 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 500
Design : ibex_top
Version: O-2018.06-SP1
Date   : Tue Apr 15 20:18:02 2025
****************************************

Operating Conditions: ss0p72vm40c   Library: saed14hvt_ss0p72vm40c
Wire Load Model Mode: top

  Startpoint: u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[5]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: core_clock_gate_i/gen_generic.u_impl_generic/en_latch_reg
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[5]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[5]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.04       0.04 f
  U3311/X (SAEDHVT14_ND2_CDC_1)                           0.02       0.06 r
  U3313/X (SAEDHVT14_ND2_CDC_1)                           0.02       0.08 f
  U3314/X (SAEDHVT14_NR2_MM_0P5)                          0.02       0.10 r
  U3322/X (SAEDHVT14_ND2_CDC_1)                           0.02       0.11 f
  U3323/X (SAEDHVT14_NR2_MM_0P5)                          0.02       0.13 r
  U3328/X (SAEDHVT14_ND2_CDC_1)                           0.02       0.15 f
  U10501/X (SAEDHVT14_NR2_MM_0P5)                         0.07       0.22 r
  U10508/X (SAEDHVT14_INV_0P5)                            0.02       0.24 f
  core_clock_gate_i/gen_generic.u_impl_generic/en_latch_reg/SE (SAEDHVT14_LDNR2PQ_1)
                                                          0.01       0.25 f
  data arrival time                                                  0.25

  clock clk_i (fall edge)                                 3.12       3.12
  clock network delay (ideal)                             0.00       3.12
  clock uncertainty                                      -0.20       2.92
  core_clock_gate_i/gen_generic.u_impl_generic/en_latch_reg/G (SAEDHVT14_LDNR2PQ_1)
                                                          0.00       2.92 f
  time borrowed from endpoint                             0.00       2.92
  data required time                                                 2.92
  --------------------------------------------------------------------------
  data required time                                                 2.92
  data arrival time                                                 -0.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.68

  Time Borrowing Information
  --------------------------------------------------------------
  clk_i nominal pulse width                               3.12   
  library setup time                                     -0.02   
  --------------------------------------------------------------
  max time borrow                                         3.10   
  actual time borrow                                      0.00   
  --------------------------------------------------------------


  Startpoint: u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[5]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: core_busy_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[5]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[5]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.04       0.04 f
  U3311/X (SAEDHVT14_ND2_CDC_1)                           0.02       0.06 r
  U3313/X (SAEDHVT14_ND2_CDC_1)                           0.02       0.08 f
  U3314/X (SAEDHVT14_NR2_MM_0P5)                          0.02       0.10 r
  U3322/X (SAEDHVT14_ND2_CDC_1)                           0.02       0.11 f
  U3323/X (SAEDHVT14_NR2_MM_0P5)                          0.02       0.13 r
  U3328/X (SAEDHVT14_ND2_CDC_1)                           0.02       0.15 f
  U3333/X (SAEDHVT14_NR2_MM_0P5)                          0.01       0.16 r
  U3346/X (SAEDHVT14_OAI21_0P5)                           0.02       0.18 f
  core_busy_q_reg[0]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)        0.01       0.18 f
  data arrival time                                                  0.18

  clock clk_i (rise edge)                                 6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  core_busy_q_reg[0]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)       0.00       6.05 r
  library setup time                                      0.01       6.06
  data required time                                                 6.06
  --------------------------------------------------------------------------
  data required time                                                 6.06
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        5.87


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[0]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[1][0]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[0]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[0]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.06       0.06 r
  gen_regfile_latch.register_file_i/U99/X (SAEDHVT14_BUF_S_0P5)
                                                          0.05       0.11 r
  gen_regfile_latch.register_file_i/mem_reg[1][0]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.12 r
  data arrival time                                                  0.12

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[1][0]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.32       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.32   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.12   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[0]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[9][0]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[0]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[0]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.06       0.06 r
  gen_regfile_latch.register_file_i/U99/X (SAEDHVT14_BUF_S_0P5)
                                                          0.05       0.11 r
  gen_regfile_latch.register_file_i/mem_reg[9][0]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.12 r
  data arrival time                                                  0.12

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[9][0]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.32       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.32   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.12   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[0]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[8][0]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[0]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[0]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.06       0.06 r
  gen_regfile_latch.register_file_i/U99/X (SAEDHVT14_BUF_S_0P5)
                                                          0.05       0.11 r
  gen_regfile_latch.register_file_i/mem_reg[8][0]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.12 r
  data arrival time                                                  0.12

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[8][0]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.32       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.32   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.12   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[0]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[7][0]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[0]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[0]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.06       0.06 r
  gen_regfile_latch.register_file_i/U99/X (SAEDHVT14_BUF_S_0P5)
                                                          0.05       0.11 r
  gen_regfile_latch.register_file_i/mem_reg[7][0]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.12 r
  data arrival time                                                  0.12

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[7][0]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.32       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.32   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.12   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[0]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[6][0]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[0]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[0]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.06       0.06 r
  gen_regfile_latch.register_file_i/U99/X (SAEDHVT14_BUF_S_0P5)
                                                          0.05       0.11 r
  gen_regfile_latch.register_file_i/mem_reg[6][0]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.12 r
  data arrival time                                                  0.12

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[6][0]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.32       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.32   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.12   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[0]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[5][0]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[0]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[0]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.06       0.06 r
  gen_regfile_latch.register_file_i/U99/X (SAEDHVT14_BUF_S_0P5)
                                                          0.05       0.11 r
  gen_regfile_latch.register_file_i/mem_reg[5][0]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.12 r
  data arrival time                                                  0.12

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[5][0]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.32       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.32   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.12   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[0]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[4][0]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[0]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[0]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.06       0.06 r
  gen_regfile_latch.register_file_i/U99/X (SAEDHVT14_BUF_S_0P5)
                                                          0.05       0.11 r
  gen_regfile_latch.register_file_i/mem_reg[4][0]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.12 r
  data arrival time                                                  0.12

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[4][0]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.32       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.32   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.12   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[0]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[2][0]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[0]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[0]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.06       0.06 r
  gen_regfile_latch.register_file_i/U99/X (SAEDHVT14_BUF_S_0P5)
                                                          0.05       0.11 r
  gen_regfile_latch.register_file_i/mem_reg[2][0]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.12 r
  data arrival time                                                  0.12

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[2][0]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.32       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.32   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.12   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[0]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[15][0]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[0]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[0]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.06       0.06 r
  gen_regfile_latch.register_file_i/U114/X (SAEDHVT14_BUF_S_0P5)
                                                          0.05       0.11 r
  gen_regfile_latch.register_file_i/mem_reg[15][0]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.12 r
  data arrival time                                                  0.12

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[15][0]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.32       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.32   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.12   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[0]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[19][0]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[0]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[0]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.06       0.06 r
  gen_regfile_latch.register_file_i/U114/X (SAEDHVT14_BUF_S_0P5)
                                                          0.05       0.11 r
  gen_regfile_latch.register_file_i/mem_reg[19][0]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.12 r
  data arrival time                                                  0.12

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[19][0]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.32       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.32   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.12   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[0]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[17][0]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[0]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[0]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.06       0.06 r
  gen_regfile_latch.register_file_i/U114/X (SAEDHVT14_BUF_S_0P5)
                                                          0.05       0.11 r
  gen_regfile_latch.register_file_i/mem_reg[17][0]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.12 r
  data arrival time                                                  0.12

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[17][0]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.32       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.32   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.12   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[0]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[13][0]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[0]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[0]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.06       0.06 r
  gen_regfile_latch.register_file_i/U114/X (SAEDHVT14_BUF_S_0P5)
                                                          0.05       0.11 r
  gen_regfile_latch.register_file_i/mem_reg[13][0]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.12 r
  data arrival time                                                  0.12

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[13][0]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.32       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.32   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.12   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[0]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[12][0]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[0]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[0]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.06       0.06 r
  gen_regfile_latch.register_file_i/U114/X (SAEDHVT14_BUF_S_0P5)
                                                          0.05       0.11 r
  gen_regfile_latch.register_file_i/mem_reg[12][0]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.12 r
  data arrival time                                                  0.12

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[12][0]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.32       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.32   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.12   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[0]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[18][0]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[0]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[0]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.06       0.06 r
  gen_regfile_latch.register_file_i/U114/X (SAEDHVT14_BUF_S_0P5)
                                                          0.05       0.11 r
  gen_regfile_latch.register_file_i/mem_reg[18][0]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.12 r
  data arrival time                                                  0.12

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[18][0]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.32       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.32   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.12   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[0]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[10][0]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[0]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[0]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.06       0.06 r
  gen_regfile_latch.register_file_i/U99/X (SAEDHVT14_BUF_S_0P5)
                                                          0.05       0.11 r
  gen_regfile_latch.register_file_i/mem_reg[10][0]/D (SAEDHVT14_LDPQ_1)
                                                          0.01       0.12 r
  data arrival time                                                  0.12

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[10][0]/G (SAEDHVT14_LDPQ_1)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.32       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                     -0.01   
  --------------------------------------------------------------
  max time borrow                                         3.12   
  --------------------------------------------------------------
  actual time borrow                                      0.32   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.12   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[0]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[3][0]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[0]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[0]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.06       0.06 r
  gen_regfile_latch.register_file_i/U99/X (SAEDHVT14_BUF_S_0P5)
                                                          0.05       0.11 r
  gen_regfile_latch.register_file_i/mem_reg[3][0]/D (SAEDHVT14_LDPQ_1)
                                                          0.01       0.12 r
  data arrival time                                                  0.12

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[3][0]/G (SAEDHVT14_LDPQ_1)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.32       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                     -0.01   
  --------------------------------------------------------------
  max time borrow                                         3.12   
  --------------------------------------------------------------
  actual time borrow                                      0.32   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.12   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[0]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[20][0]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[0]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[0]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.06       0.06 f
  gen_regfile_latch.register_file_i/U114/X (SAEDHVT14_BUF_S_0P5)
                                                          0.05       0.11 f
  gen_regfile_latch.register_file_i/mem_reg[20][0]/D (SAEDHVT14_LDPQ_1)
                                                          0.01       0.12 f
  data arrival time                                                  0.12

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[20][0]/G (SAEDHVT14_LDPQ_1)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.32       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                     -0.02   
  --------------------------------------------------------------
  max time borrow                                         3.11   
  --------------------------------------------------------------
  actual time borrow                                      0.32   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.12   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[0]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[16][0]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[0]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[0]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.06       0.06 f
  gen_regfile_latch.register_file_i/U114/X (SAEDHVT14_BUF_S_0P5)
                                                          0.05       0.11 f
  gen_regfile_latch.register_file_i/mem_reg[16][0]/D (SAEDHVT14_LDPQ_1)
                                                          0.01       0.12 f
  data arrival time                                                  0.12

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[16][0]/G (SAEDHVT14_LDPQ_1)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.32       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                     -0.02   
  --------------------------------------------------------------
  max time borrow                                         3.11   
  --------------------------------------------------------------
  actual time borrow                                      0.32   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.12   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[0]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[14][0]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[0]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[0]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.06       0.06 f
  gen_regfile_latch.register_file_i/U114/X (SAEDHVT14_BUF_S_0P5)
                                                          0.05       0.11 f
  gen_regfile_latch.register_file_i/mem_reg[14][0]/D (SAEDHVT14_LDPQ_1)
                                                          0.01       0.12 f
  data arrival time                                                  0.12

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[14][0]/G (SAEDHVT14_LDPQ_1)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.32       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                     -0.02   
  --------------------------------------------------------------
  max time borrow                                         3.11   
  --------------------------------------------------------------
  actual time borrow                                      0.32   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.12   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[0]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[11][0]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[0]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[0]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.06       0.06 f
  gen_regfile_latch.register_file_i/U114/X (SAEDHVT14_BUF_S_0P5)
                                                          0.05       0.11 f
  gen_regfile_latch.register_file_i/mem_reg[11][0]/D (SAEDHVT14_LDPQ_1)
                                                          0.01       0.12 f
  data arrival time                                                  0.12

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[11][0]/G (SAEDHVT14_LDPQ_1)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.32       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                     -0.02   
  --------------------------------------------------------------
  max time borrow                                         3.11   
  --------------------------------------------------------------
  actual time borrow                                      0.32   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.12   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[21]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[28][21]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[21]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[21]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.06       0.06 f
  gen_regfile_latch.register_file_i/U67/X (SAEDHVT14_BUF_S_0P5)
                                                          0.05       0.10 f
  gen_regfile_latch.register_file_i/mem_reg[28][21]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.12 f
  data arrival time                                                  0.12

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[28][21]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.32       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                     -0.01   
  --------------------------------------------------------------
  max time borrow                                         3.11   
  --------------------------------------------------------------
  actual time borrow                                      0.32   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.12   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[21]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[13][21]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[21]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[21]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.06       0.06 f
  gen_regfile_latch.register_file_i/U135/X (SAEDHVT14_BUF_S_0P5)
                                                          0.05       0.10 f
  gen_regfile_latch.register_file_i/mem_reg[13][21]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.12 f
  data arrival time                                                  0.12

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[13][21]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.32       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                     -0.01   
  --------------------------------------------------------------
  max time borrow                                         3.11   
  --------------------------------------------------------------
  actual time borrow                                      0.32   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.12   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[21]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[31][21]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[21]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[21]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.06       0.06 f
  gen_regfile_latch.register_file_i/U67/X (SAEDHVT14_BUF_S_0P5)
                                                          0.05       0.10 f
  gen_regfile_latch.register_file_i/mem_reg[31][21]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.12 f
  data arrival time                                                  0.12

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[31][21]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.32       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                     -0.01   
  --------------------------------------------------------------
  max time borrow                                         3.11   
  --------------------------------------------------------------
  actual time borrow                                      0.32   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.12   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[21]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[30][21]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[21]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[21]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.06       0.06 f
  gen_regfile_latch.register_file_i/U67/X (SAEDHVT14_BUF_S_0P5)
                                                          0.05       0.10 f
  gen_regfile_latch.register_file_i/mem_reg[30][21]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.12 f
  data arrival time                                                  0.12

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[30][21]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.32       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                     -0.01   
  --------------------------------------------------------------
  max time borrow                                         3.11   
  --------------------------------------------------------------
  actual time borrow                                      0.32   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.12   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[21]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[29][21]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[21]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[21]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.06       0.06 f
  gen_regfile_latch.register_file_i/U67/X (SAEDHVT14_BUF_S_0P5)
                                                          0.05       0.10 f
  gen_regfile_latch.register_file_i/mem_reg[29][21]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.12 f
  data arrival time                                                  0.12

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[29][21]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.32       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                     -0.01   
  --------------------------------------------------------------
  max time borrow                                         3.11   
  --------------------------------------------------------------
  actual time borrow                                      0.32   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.12   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[21]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[27][21]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[21]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[21]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.06       0.06 f
  gen_regfile_latch.register_file_i/U67/X (SAEDHVT14_BUF_S_0P5)
                                                          0.05       0.10 f
  gen_regfile_latch.register_file_i/mem_reg[27][21]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.12 f
  data arrival time                                                  0.12

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[27][21]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.32       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                     -0.01   
  --------------------------------------------------------------
  max time borrow                                         3.11   
  --------------------------------------------------------------
  actual time borrow                                      0.32   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.12   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[21]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[26][21]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[21]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[21]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.06       0.06 f
  gen_regfile_latch.register_file_i/U67/X (SAEDHVT14_BUF_S_0P5)
                                                          0.05       0.10 f
  gen_regfile_latch.register_file_i/mem_reg[26][21]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.12 f
  data arrival time                                                  0.12

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[26][21]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.32       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                     -0.01   
  --------------------------------------------------------------
  max time borrow                                         3.11   
  --------------------------------------------------------------
  actual time borrow                                      0.32   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.12   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[21]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[25][21]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[21]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[21]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.06       0.06 f
  gen_regfile_latch.register_file_i/U67/X (SAEDHVT14_BUF_S_0P5)
                                                          0.05       0.10 f
  gen_regfile_latch.register_file_i/mem_reg[25][21]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.12 f
  data arrival time                                                  0.12

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[25][21]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.32       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                     -0.01   
  --------------------------------------------------------------
  max time borrow                                         3.11   
  --------------------------------------------------------------
  actual time borrow                                      0.32   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.12   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[21]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[24][21]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[21]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[21]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.06       0.06 f
  gen_regfile_latch.register_file_i/U67/X (SAEDHVT14_BUF_S_0P5)
                                                          0.05       0.10 f
  gen_regfile_latch.register_file_i/mem_reg[24][21]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.12 f
  data arrival time                                                  0.12

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[24][21]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.32       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                     -0.01   
  --------------------------------------------------------------
  max time borrow                                         3.11   
  --------------------------------------------------------------
  actual time borrow                                      0.32   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.12   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[21]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[23][21]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[21]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[21]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.06       0.06 f
  gen_regfile_latch.register_file_i/U67/X (SAEDHVT14_BUF_S_0P5)
                                                          0.05       0.10 f
  gen_regfile_latch.register_file_i/mem_reg[23][21]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.12 f
  data arrival time                                                  0.12

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[23][21]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.32       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                     -0.01   
  --------------------------------------------------------------
  max time borrow                                         3.11   
  --------------------------------------------------------------
  actual time borrow                                      0.32   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.12   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[21]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[22][21]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[21]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[21]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.06       0.06 f
  gen_regfile_latch.register_file_i/U67/X (SAEDHVT14_BUF_S_0P5)
                                                          0.05       0.10 f
  gen_regfile_latch.register_file_i/mem_reg[22][21]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.12 f
  data arrival time                                                  0.12

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[22][21]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.32       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                     -0.01   
  --------------------------------------------------------------
  max time borrow                                         3.11   
  --------------------------------------------------------------
  actual time borrow                                      0.32   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.12   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[21]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[21][21]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[21]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[21]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.06       0.06 f
  gen_regfile_latch.register_file_i/U135/X (SAEDHVT14_BUF_S_0P5)
                                                          0.05       0.10 f
  gen_regfile_latch.register_file_i/mem_reg[21][21]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.12 f
  data arrival time                                                  0.12

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[21][21]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.32       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                     -0.01   
  --------------------------------------------------------------
  max time borrow                                         3.11   
  --------------------------------------------------------------
  actual time borrow                                      0.32   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.12   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[21]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[20][21]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[21]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[21]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.06       0.06 f
  gen_regfile_latch.register_file_i/U135/X (SAEDHVT14_BUF_S_0P5)
                                                          0.05       0.10 f
  gen_regfile_latch.register_file_i/mem_reg[20][21]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.12 f
  data arrival time                                                  0.12

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[20][21]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.32       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                     -0.01   
  --------------------------------------------------------------
  max time borrow                                         3.11   
  --------------------------------------------------------------
  actual time borrow                                      0.32   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.12   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[21]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[19][21]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[21]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[21]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.06       0.06 f
  gen_regfile_latch.register_file_i/U135/X (SAEDHVT14_BUF_S_0P5)
                                                          0.05       0.10 f
  gen_regfile_latch.register_file_i/mem_reg[19][21]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.12 f
  data arrival time                                                  0.12

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[19][21]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.32       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                     -0.01   
  --------------------------------------------------------------
  max time borrow                                         3.11   
  --------------------------------------------------------------
  actual time borrow                                      0.32   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.12   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[21]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[18][21]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[21]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[21]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.06       0.06 f
  gen_regfile_latch.register_file_i/U135/X (SAEDHVT14_BUF_S_0P5)
                                                          0.05       0.10 f
  gen_regfile_latch.register_file_i/mem_reg[18][21]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.12 f
  data arrival time                                                  0.12

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[18][21]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.32       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                     -0.01   
  --------------------------------------------------------------
  max time borrow                                         3.11   
  --------------------------------------------------------------
  actual time borrow                                      0.32   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.12   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[21]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[17][21]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[21]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[21]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.06       0.06 f
  gen_regfile_latch.register_file_i/U135/X (SAEDHVT14_BUF_S_0P5)
                                                          0.05       0.10 f
  gen_regfile_latch.register_file_i/mem_reg[17][21]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.12 f
  data arrival time                                                  0.12

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[17][21]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.32       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                     -0.01   
  --------------------------------------------------------------
  max time borrow                                         3.11   
  --------------------------------------------------------------
  actual time borrow                                      0.32   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.12   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[21]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[16][21]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[21]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[21]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.06       0.06 f
  gen_regfile_latch.register_file_i/U135/X (SAEDHVT14_BUF_S_0P5)
                                                          0.05       0.10 f
  gen_regfile_latch.register_file_i/mem_reg[16][21]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.12 f
  data arrival time                                                  0.12

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[16][21]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.32       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                     -0.01   
  --------------------------------------------------------------
  max time borrow                                         3.11   
  --------------------------------------------------------------
  actual time borrow                                      0.32   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.12   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[21]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[15][21]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[21]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[21]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.06       0.06 f
  gen_regfile_latch.register_file_i/U135/X (SAEDHVT14_BUF_S_0P5)
                                                          0.05       0.10 f
  gen_regfile_latch.register_file_i/mem_reg[15][21]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.12 f
  data arrival time                                                  0.12

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[15][21]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.32       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                     -0.01   
  --------------------------------------------------------------
  max time borrow                                         3.11   
  --------------------------------------------------------------
  actual time borrow                                      0.32   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.12   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[21]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[14][21]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[21]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[21]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.06       0.06 f
  gen_regfile_latch.register_file_i/U135/X (SAEDHVT14_BUF_S_0P5)
                                                          0.05       0.10 f
  gen_regfile_latch.register_file_i/mem_reg[14][21]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.12 f
  data arrival time                                                  0.12

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[14][21]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.32       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                     -0.01   
  --------------------------------------------------------------
  max time borrow                                         3.11   
  --------------------------------------------------------------
  actual time borrow                                      0.32   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.12   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[21]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[12][21]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[21]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[21]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.06       0.06 f
  gen_regfile_latch.register_file_i/U135/X (SAEDHVT14_BUF_S_0P5)
                                                          0.05       0.10 f
  gen_regfile_latch.register_file_i/mem_reg[12][21]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.12 f
  data arrival time                                                  0.12

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[12][21]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.32       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                     -0.01   
  --------------------------------------------------------------
  max time borrow                                         3.11   
  --------------------------------------------------------------
  actual time borrow                                      0.32   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.12   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[21]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[11][21]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[21]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[21]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.06       0.06 f
  gen_regfile_latch.register_file_i/U88/X (SAEDHVT14_BUF_S_0P5)
                                                          0.05       0.10 f
  gen_regfile_latch.register_file_i/mem_reg[11][21]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.12 f
  data arrival time                                                  0.12

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[11][21]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.32       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                     -0.01   
  --------------------------------------------------------------
  max time borrow                                         3.11   
  --------------------------------------------------------------
  actual time borrow                                      0.32   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.12   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[21]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[10][21]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[21]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[21]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.06       0.06 f
  gen_regfile_latch.register_file_i/U88/X (SAEDHVT14_BUF_S_0P5)
                                                          0.05       0.10 f
  gen_regfile_latch.register_file_i/mem_reg[10][21]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.12 f
  data arrival time                                                  0.12

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[10][21]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.32       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                     -0.01   
  --------------------------------------------------------------
  max time borrow                                         3.11   
  --------------------------------------------------------------
  actual time borrow                                      0.32   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.12   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[21]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[9][21]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[21]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[21]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.06       0.06 f
  gen_regfile_latch.register_file_i/U88/X (SAEDHVT14_BUF_S_0P5)
                                                          0.05       0.10 f
  gen_regfile_latch.register_file_i/mem_reg[9][21]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.12 f
  data arrival time                                                  0.12

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[9][21]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.32       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                     -0.01   
  --------------------------------------------------------------
  max time borrow                                         3.11   
  --------------------------------------------------------------
  actual time borrow                                      0.32   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.12   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[21]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[8][21]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[21]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[21]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.06       0.06 f
  gen_regfile_latch.register_file_i/U88/X (SAEDHVT14_BUF_S_0P5)
                                                          0.05       0.10 f
  gen_regfile_latch.register_file_i/mem_reg[8][21]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.12 f
  data arrival time                                                  0.12

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[8][21]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.32       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                     -0.01   
  --------------------------------------------------------------
  max time borrow                                         3.11   
  --------------------------------------------------------------
  actual time borrow                                      0.32   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.12   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[21]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[7][21]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[21]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[21]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.06       0.06 f
  gen_regfile_latch.register_file_i/U88/X (SAEDHVT14_BUF_S_0P5)
                                                          0.05       0.10 f
  gen_regfile_latch.register_file_i/mem_reg[7][21]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.12 f
  data arrival time                                                  0.12

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[7][21]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.32       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                     -0.01   
  --------------------------------------------------------------
  max time borrow                                         3.11   
  --------------------------------------------------------------
  actual time borrow                                      0.32   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.12   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[21]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[6][21]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[21]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[21]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.06       0.06 f
  gen_regfile_latch.register_file_i/U88/X (SAEDHVT14_BUF_S_0P5)
                                                          0.05       0.10 f
  gen_regfile_latch.register_file_i/mem_reg[6][21]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.12 f
  data arrival time                                                  0.12

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[6][21]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.32       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                     -0.01   
  --------------------------------------------------------------
  max time borrow                                         3.11   
  --------------------------------------------------------------
  actual time borrow                                      0.32   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.12   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[21]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[5][21]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[21]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[21]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.06       0.06 f
  gen_regfile_latch.register_file_i/U88/X (SAEDHVT14_BUF_S_0P5)
                                                          0.05       0.10 f
  gen_regfile_latch.register_file_i/mem_reg[5][21]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.12 f
  data arrival time                                                  0.12

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[5][21]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.32       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                     -0.01   
  --------------------------------------------------------------
  max time borrow                                         3.11   
  --------------------------------------------------------------
  actual time borrow                                      0.32   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.12   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[21]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[4][21]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[21]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[21]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.06       0.06 f
  gen_regfile_latch.register_file_i/U88/X (SAEDHVT14_BUF_S_0P5)
                                                          0.05       0.10 f
  gen_regfile_latch.register_file_i/mem_reg[4][21]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.12 f
  data arrival time                                                  0.12

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[4][21]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.32       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                     -0.01   
  --------------------------------------------------------------
  max time borrow                                         3.11   
  --------------------------------------------------------------
  actual time borrow                                      0.32   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.12   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[21]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[3][21]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[21]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[21]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.06       0.06 f
  gen_regfile_latch.register_file_i/U88/X (SAEDHVT14_BUF_S_0P5)
                                                          0.05       0.10 f
  gen_regfile_latch.register_file_i/mem_reg[3][21]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.12 f
  data arrival time                                                  0.12

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[3][21]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.32       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                     -0.01   
  --------------------------------------------------------------
  max time borrow                                         3.11   
  --------------------------------------------------------------
  actual time borrow                                      0.32   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.12   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[21]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[2][21]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[21]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[21]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.06       0.06 f
  gen_regfile_latch.register_file_i/U88/X (SAEDHVT14_BUF_S_0P5)
                                                          0.05       0.10 f
  gen_regfile_latch.register_file_i/mem_reg[2][21]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.12 f
  data arrival time                                                  0.12

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[2][21]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.32       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                     -0.01   
  --------------------------------------------------------------
  max time borrow                                         3.11   
  --------------------------------------------------------------
  actual time borrow                                      0.32   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.12   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[0]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[30][0]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[0]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[0]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.06       0.06 f
  gen_regfile_latch.register_file_i/U45/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.10 f
  gen_regfile_latch.register_file_i/mem_reg[30][0]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.11 f
  data arrival time                                                  0.11

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[30][0]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.31       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                     -0.01   
  --------------------------------------------------------------
  max time borrow                                         3.11   
  --------------------------------------------------------------
  actual time borrow                                      0.31   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.11   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[0]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[29][0]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[0]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[0]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.06       0.06 r
  gen_regfile_latch.register_file_i/U45/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.10 r
  gen_regfile_latch.register_file_i/mem_reg[29][0]/D (SAEDHVT14_LDPQ_1)
                                                          0.01       0.11 r
  data arrival time                                                  0.11

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[29][0]/G (SAEDHVT14_LDPQ_1)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.31       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.31   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.11   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[0]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[28][0]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[0]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[0]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.06       0.06 r
  gen_regfile_latch.register_file_i/U45/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.10 r
  gen_regfile_latch.register_file_i/mem_reg[28][0]/D (SAEDHVT14_LDPQ_1)
                                                          0.01       0.11 r
  data arrival time                                                  0.11

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[28][0]/G (SAEDHVT14_LDPQ_1)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.31       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.31   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.11   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[0]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[31][0]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[0]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[0]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.06       0.06 r
  gen_regfile_latch.register_file_i/U45/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.10 r
  gen_regfile_latch.register_file_i/mem_reg[31][0]/D (SAEDHVT14_LDPQ_1)
                                                          0.01       0.11 r
  data arrival time                                                  0.11

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[31][0]/G (SAEDHVT14_LDPQ_1)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.31       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.31   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.11   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[29]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[24][29]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[29]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[29]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U75/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[24][29]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.11 r
  data arrival time                                                  0.11

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[24][29]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.31       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.31   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.11   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[29]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[9][29]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[29]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[29]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U96/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[9][29]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.11 r
  data arrival time                                                  0.11

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[9][29]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.31       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.31   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.11   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[29]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[31][29]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[29]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[29]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U75/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[31][29]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.11 r
  data arrival time                                                  0.11

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[31][29]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.31       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.31   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.11   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[29]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[30][29]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[29]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[29]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U75/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[30][29]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.11 r
  data arrival time                                                  0.11

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[30][29]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.31       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.31   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.11   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[29]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[29][29]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[29]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[29]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U75/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[29][29]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.11 r
  data arrival time                                                  0.11

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[29][29]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.31       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.31   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.11   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[29]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[28][29]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[29]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[29]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U75/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[28][29]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.11 r
  data arrival time                                                  0.11

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[28][29]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.31       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.31   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.11   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[29]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[27][29]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[29]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[29]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U75/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[27][29]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.11 r
  data arrival time                                                  0.11

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[27][29]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.31       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.31   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.11   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[29]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[26][29]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[29]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[29]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U75/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[26][29]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.11 r
  data arrival time                                                  0.11

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[26][29]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.31       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.31   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.11   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[29]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[25][29]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[29]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[29]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U75/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[25][29]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.11 r
  data arrival time                                                  0.11

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[25][29]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.31       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.31   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.11   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[29]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[23][29]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[29]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[29]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U75/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[23][29]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.11 r
  data arrival time                                                  0.11

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[23][29]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.31       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.31   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.11   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[29]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[22][29]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[29]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[29]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U75/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[22][29]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.11 r
  data arrival time                                                  0.11

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[22][29]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.31       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.31   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.11   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[29]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[21][29]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[29]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[29]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U113/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[21][29]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.11 r
  data arrival time                                                  0.11

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[21][29]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.31       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.31   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.11   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[29]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[20][29]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[29]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[29]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U113/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[20][29]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.11 r
  data arrival time                                                  0.11

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[20][29]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.31       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.31   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.11   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[29]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[19][29]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[29]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[29]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U113/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[19][29]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.11 r
  data arrival time                                                  0.11

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[19][29]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.31       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.31   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.11   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[29]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[18][29]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[29]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[29]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U113/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[18][29]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.11 r
  data arrival time                                                  0.11

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[18][29]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.31       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.31   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.11   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[29]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[17][29]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[29]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[29]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U113/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[17][29]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.11 r
  data arrival time                                                  0.11

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[17][29]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.31       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.31   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.11   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[29]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[16][29]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[29]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[29]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U113/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[16][29]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.11 r
  data arrival time                                                  0.11

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[16][29]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.31       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.31   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.11   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[29]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[15][29]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[29]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[29]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U113/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[15][29]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.11 r
  data arrival time                                                  0.11

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[15][29]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.31       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.31   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.11   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[29]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[14][29]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[29]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[29]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U113/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[14][29]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.11 r
  data arrival time                                                  0.11

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[14][29]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.31       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.31   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.11   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[29]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[13][29]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[29]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[29]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U113/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[13][29]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.11 r
  data arrival time                                                  0.11

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[13][29]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.31       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.31   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.11   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[29]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[12][29]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[29]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[29]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U113/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[12][29]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.11 r
  data arrival time                                                  0.11

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[12][29]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.31       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.31   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.11   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[29]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[11][29]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[29]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[29]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U96/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[11][29]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.11 r
  data arrival time                                                  0.11

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[11][29]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.31       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.31   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.11   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[29]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[10][29]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[29]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[29]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U96/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[10][29]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.11 r
  data arrival time                                                  0.11

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[10][29]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.31       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.31   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.11   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[29]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[8][29]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[29]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[29]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U96/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[8][29]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.11 r
  data arrival time                                                  0.11

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[8][29]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.31       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.31   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.11   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[29]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[7][29]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[29]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[29]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U96/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[7][29]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.11 r
  data arrival time                                                  0.11

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[7][29]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.31       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.31   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.11   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[29]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[6][29]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[29]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[29]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U96/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[6][29]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.11 r
  data arrival time                                                  0.11

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[6][29]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.31       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.31   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.11   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[29]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[5][29]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[29]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[29]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U96/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[5][29]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.11 r
  data arrival time                                                  0.11

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[5][29]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.31       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.31   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.11   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[29]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[4][29]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[29]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[29]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U96/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[4][29]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.11 r
  data arrival time                                                  0.11

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[4][29]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.31       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.31   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.11   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[29]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[3][29]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[29]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[29]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U96/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[3][29]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.11 r
  data arrival time                                                  0.11

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[3][29]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.31       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.31   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.11   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[29]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[2][29]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[29]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[29]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U96/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[2][29]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.11 r
  data arrival time                                                  0.11

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[2][29]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.31       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.31   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.11   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[14]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[24][14]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[14]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[14]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U57/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[24][14]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[24][14]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[31]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[23][31]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[31]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[31]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U77/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[23][31]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[23][31]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[1]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[23][1]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[1]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[1]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U79/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[23][1]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[23][1]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[18]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[22][18]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[18]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[18]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U64/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[22][18]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[22][18]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[5]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[21][5]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[5]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[5]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U119/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[21][5]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[21][5]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[22]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[20][22]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[22]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[22]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U136/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[20][22]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[20][22]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[24]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[19][24]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[24]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[24]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U138/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[19][24]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[19][24]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[9]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[19][9]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[9]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[9]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U123/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[19][9]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[19][9]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[26]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[18][26]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[26]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[26]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U80/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[18][26]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[18][26]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[13]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[17][13]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[13]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[13]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U127/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[17][13]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[17][13]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[30]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[16][30]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[30]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[30]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U142/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[16][30]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[16][30]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[15]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[16][15]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[15]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[15]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U129/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[16][15]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[16][15]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[17]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[15][17]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[17]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[17]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U131/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[15][17]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[15][17]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[19]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[14][19]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[19]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[19]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U133/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[14][19]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[14][19]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[4]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[14][4]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[4]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[4]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U118/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[14][4]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[14][4]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[6]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[13][6]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[6]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[6]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U120/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[13][6]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[13][6]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[23]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[12][23]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[23]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[23]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U137/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[12][23]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[12][23]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[8]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[12][8]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[8]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[8]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U122/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[12][8]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[12][8]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[10]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[11][10]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[10]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[10]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U109/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[11][10]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[11][10]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[27]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[10][27]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[27]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[27]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U94/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[10][27]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[10][27]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[14]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[9][14]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[14]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[14]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U81/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[9][14]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[9][14]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[31]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[8][31]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[31]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[31]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U98/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[8][31]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[8][31]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[1]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[8][1]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[1]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[1]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U100/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[8][1]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[8][1]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[24]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[4][24]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[24]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[24]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U91/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[4][24]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[4][24]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[9]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[4][9]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[9]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[9]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U108/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[4][9]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[4][9]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[26]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[3][26]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[26]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[26]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U93/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[3][26]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[3][26]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[13]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[2][13]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[13]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[13]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U112/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[2][13]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[2][13]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[8]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[25][8]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[8]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[8]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U51/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[25][8]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[25][8]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[1]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[25][1]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[1]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[1]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U79/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[25][1]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[25][1]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[31]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[24][31]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[31]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[31]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U77/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[24][31]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[24][31]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[30]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[24][30]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[30]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[30]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U76/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[24][30]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[24][30]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[27]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[24][27]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[27]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[27]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U52/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[24][27]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[24][27]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[26]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[24][26]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[26]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[26]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U72/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[24][26]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[24][26]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[24]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[24][24]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[24]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[24]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U70/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[24][24]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[24][24]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[23]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[24][23]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[23]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[23]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U69/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[24][23]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[24][23]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[20]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[24][20]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[20]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[20]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U66/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[24][20]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[24][20]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[19]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[24][19]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[19]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[19]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U65/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[24][19]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[24][19]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[18]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[24][18]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[18]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[18]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U64/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[24][18]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[24][18]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[17]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[24][17]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[17]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[17]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U63/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[24][17]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[24][17]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[15]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[24][15]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[15]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[15]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U60/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[24][15]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[24][15]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[13]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[24][13]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[13]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[13]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U50/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[24][13]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[24][13]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[12]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[24][12]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[12]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[12]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U53/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[24][12]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[24][12]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[10]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[24][10]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[10]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[10]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U55/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[24][10]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[24][10]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[9]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[24][9]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[9]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[9]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U59/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[24][9]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[24][9]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[8]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[24][8]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[8]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[8]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U51/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[24][8]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[24][8]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[1]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[24][1]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[1]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[1]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U79/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[24][1]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[24][1]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[30]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[23][30]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[30]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[30]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U76/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[23][30]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[23][30]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[27]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[23][27]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[27]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[27]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U52/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[23][27]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[23][27]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[26]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[23][26]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[26]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[26]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U72/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[23][26]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[23][26]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[24]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[23][24]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[24]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[24]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U70/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[23][24]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[23][24]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[23]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[23][23]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[23]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[23]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U69/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[23][23]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[23][23]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[20]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[23][20]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[20]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[20]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U66/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[23][20]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[23][20]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[19]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[23][19]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[19]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[19]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U65/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[23][19]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[23][19]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[18]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[23][18]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[18]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[18]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U64/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[23][18]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[23][18]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[17]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[23][17]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[17]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[17]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U63/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[23][17]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[23][17]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[15]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[23][15]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[15]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[15]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U60/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[23][15]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[23][15]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[14]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[23][14]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[14]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[14]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U57/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[23][14]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[23][14]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[13]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[23][13]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[13]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[13]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U50/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[23][13]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[23][13]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[12]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[23][12]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[12]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[12]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U53/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[23][12]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[23][12]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[10]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[23][10]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[10]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[10]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U55/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[23][10]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[23][10]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[9]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[23][9]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[9]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[9]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U59/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[23][9]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[23][9]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[8]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[23][8]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[8]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[8]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U51/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[23][8]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[23][8]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[31]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[22][31]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[31]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[31]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U77/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[22][31]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[22][31]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[30]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[22][30]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[30]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[30]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U76/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[22][30]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[22][30]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[27]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[22][27]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[27]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[27]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U52/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[22][27]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[22][27]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[26]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[22][26]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[26]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[26]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U72/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[22][26]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[22][26]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[24]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[22][24]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[24]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[24]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U70/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[22][24]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[22][24]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[23]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[22][23]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[23]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[23]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U69/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[22][23]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[22][23]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[20]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[22][20]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[20]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[20]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U66/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[22][20]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[22][20]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[19]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[22][19]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[19]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[19]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U65/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[22][19]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[22][19]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[17]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[22][17]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[17]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[17]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U63/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[22][17]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[22][17]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[15]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[22][15]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[15]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[15]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U60/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[22][15]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[22][15]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[14]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[22][14]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[14]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[14]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U57/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[22][14]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[22][14]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[13]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[22][13]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[13]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[13]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U50/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[22][13]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[22][13]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[12]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[22][12]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[12]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[12]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U53/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[22][12]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[22][12]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[10]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[22][10]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[10]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[10]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U55/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[22][10]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[22][10]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[9]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[22][9]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[9]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[9]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U59/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[22][9]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[22][9]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[8]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[22][8]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[8]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[8]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U51/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[22][8]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[22][8]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[1]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[22][1]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[1]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[1]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U79/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[22][1]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[22][1]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[31]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[21][31]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[31]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[31]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U143/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[21][31]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[21][31]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[30]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[21][30]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[30]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[30]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U142/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[21][30]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[21][30]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[27]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[21][27]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[27]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[27]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U140/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[21][27]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[21][27]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[26]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[21][26]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[26]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[26]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U80/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[21][26]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[21][26]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[24]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[21][24]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[24]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[24]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U138/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[21][24]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[21][24]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[23]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[21][23]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[23]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[23]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U137/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[21][23]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[21][23]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[22]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[21][22]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[22]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[22]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U136/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[21][22]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[21][22]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[19]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[21][19]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[19]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[19]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U133/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[21][19]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[21][19]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[18]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[21][18]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[18]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[18]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U132/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[21][18]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[21][18]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[17]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[21][17]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[17]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[17]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U131/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[21][17]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[21][17]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[15]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[21][15]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[15]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[15]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U129/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[21][15]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[21][15]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[13]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[21][13]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[13]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[13]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U127/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[21][13]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[21][13]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[10]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[21][10]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[10]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[10]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U124/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[21][10]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[21][10]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[9]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[21][9]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[9]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[9]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U123/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[21][9]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[21][9]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[8]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[21][8]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[8]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[8]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U122/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[21][8]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[21][8]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[6]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[21][6]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[6]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[6]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U120/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[21][6]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[21][6]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[4]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[21][4]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[4]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[4]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U118/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[21][4]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[21][4]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[1]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[21][1]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[1]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[1]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U115/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[21][1]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[21][1]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[31]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[20][31]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[31]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[31]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U143/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[20][31]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[20][31]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[30]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[20][30]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[30]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[30]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U142/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[20][30]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[20][30]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[27]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[20][27]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[27]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[27]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U140/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[20][27]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[20][27]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[26]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[20][26]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[26]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[26]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U80/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[20][26]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[20][26]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[24]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[20][24]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[24]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[24]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U138/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[20][24]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[20][24]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[23]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[20][23]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[23]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[23]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U137/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[20][23]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[20][23]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[19]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[20][19]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[19]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[19]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U133/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[20][19]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[20][19]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[18]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[20][18]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[18]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[18]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U132/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[20][18]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[20][18]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[17]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[20][17]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[17]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[17]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U131/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[20][17]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[20][17]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[15]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[20][15]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[15]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[15]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U129/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[20][15]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[20][15]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[13]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[20][13]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[13]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[13]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U127/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[20][13]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[20][13]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[10]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[20][10]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[10]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[10]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U124/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[20][10]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[20][10]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[9]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[20][9]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[9]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[9]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U123/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[20][9]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[20][9]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[8]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[20][8]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[8]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[8]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U122/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[20][8]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[20][8]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[6]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[20][6]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[6]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[6]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U120/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[20][6]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[20][6]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[5]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[20][5]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[5]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[5]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U119/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[20][5]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[20][5]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[4]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[20][4]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[4]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[4]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U118/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[20][4]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[20][4]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[1]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[20][1]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[1]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[1]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U115/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[20][1]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[20][1]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[31]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[19][31]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[31]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[31]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U143/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[19][31]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[19][31]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[30]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[19][30]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[30]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[30]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U142/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[19][30]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[19][30]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[27]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[19][27]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[27]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[27]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U140/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[19][27]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[19][27]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[26]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[19][26]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[26]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[26]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U80/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[19][26]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[19][26]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[23]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[19][23]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[23]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[23]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U137/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[19][23]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[19][23]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[22]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[19][22]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[22]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[22]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U136/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[19][22]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[19][22]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[19]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[19][19]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[19]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[19]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U133/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[19][19]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[19][19]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[18]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[19][18]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[18]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[18]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U132/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[19][18]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[19][18]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[17]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[19][17]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[17]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[17]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U131/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[19][17]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[19][17]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[15]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[19][15]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[15]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[15]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U129/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[19][15]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[19][15]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[13]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[19][13]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[13]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[13]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U127/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[19][13]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[19][13]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[10]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[19][10]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[10]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[10]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U124/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[19][10]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[19][10]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[8]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[19][8]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[8]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[8]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U122/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[19][8]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[19][8]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[6]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[19][6]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[6]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[6]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U120/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[19][6]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[19][6]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[5]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[19][5]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[5]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[5]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U119/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[19][5]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[19][5]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[4]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[19][4]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[4]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[4]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U118/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[19][4]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[19][4]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[1]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[19][1]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[1]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[1]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U115/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[19][1]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[19][1]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[31]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[18][31]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[31]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[31]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U143/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[18][31]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[18][31]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[30]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[18][30]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[30]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[30]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U142/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[18][30]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[18][30]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[27]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[18][27]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[27]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[27]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U140/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[18][27]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[18][27]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[24]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[18][24]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[24]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[24]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U138/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[18][24]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[18][24]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[23]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[18][23]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[23]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[23]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U137/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[18][23]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[18][23]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[22]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[18][22]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[22]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[22]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U136/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[18][22]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[18][22]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[19]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[18][19]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[19]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[19]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U133/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[18][19]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[18][19]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[18]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[18][18]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[18]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[18]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U132/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[18][18]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[18][18]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[17]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[18][17]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[17]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[17]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U131/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[18][17]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[18][17]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[15]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[18][15]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[15]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[15]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U129/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[18][15]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[18][15]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[13]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[18][13]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[13]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[13]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U127/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[18][13]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[18][13]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[10]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[18][10]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[10]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[10]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U124/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[18][10]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[18][10]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[9]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[18][9]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[9]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[9]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U123/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[18][9]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[18][9]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[8]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[18][8]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[8]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[8]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U122/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[18][8]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[18][8]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[6]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[18][6]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[6]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[6]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U120/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[18][6]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[18][6]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[5]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[18][5]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[5]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[5]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U119/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[18][5]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[18][5]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[4]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[18][4]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[4]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[4]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U118/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[18][4]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[18][4]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[1]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[18][1]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[1]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[1]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U115/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[18][1]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[18][1]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[31]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[17][31]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[31]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[31]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U143/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[17][31]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[17][31]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[30]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[17][30]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[30]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[30]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U142/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[17][30]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[17][30]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[27]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[17][27]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[27]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[27]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U140/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[17][27]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[17][27]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[26]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[17][26]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[26]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[26]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U80/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[17][26]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[17][26]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[24]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[17][24]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[24]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[24]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U138/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[17][24]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[17][24]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[23]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[17][23]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[23]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[23]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U137/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[17][23]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[17][23]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[22]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[17][22]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[22]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[22]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U136/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[17][22]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[17][22]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[19]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[17][19]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[19]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[19]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U133/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[17][19]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[17][19]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[18]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[17][18]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[18]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[18]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U132/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[17][18]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[17][18]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[17]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[17][17]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[17]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[17]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U131/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[17][17]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[17][17]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[15]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[17][15]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[15]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[15]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U129/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[17][15]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[17][15]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[10]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[17][10]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[10]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[10]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U124/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[17][10]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[17][10]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[9]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[17][9]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[9]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[9]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U123/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[17][9]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[17][9]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[8]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[17][8]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[8]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[8]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U122/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[17][8]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[17][8]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[6]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[17][6]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[6]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[6]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U120/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[17][6]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[17][6]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[5]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[17][5]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[5]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[5]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U119/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[17][5]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[17][5]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[4]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[17][4]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[4]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[4]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U118/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[17][4]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[17][4]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[1]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[17][1]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[1]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[1]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U115/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[17][1]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[17][1]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[31]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[16][31]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[31]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[31]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U143/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[16][31]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[16][31]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[27]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[16][27]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[27]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[27]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U140/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[16][27]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[16][27]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[26]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[16][26]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[26]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[26]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U80/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[16][26]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[16][26]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[24]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[16][24]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[24]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[24]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U138/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[16][24]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[16][24]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[23]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[16][23]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[23]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[23]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U137/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[16][23]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[16][23]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[22]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[16][22]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[22]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[22]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U136/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[16][22]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[16][22]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[19]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[16][19]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[19]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[19]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U133/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[16][19]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[16][19]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[18]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[16][18]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[18]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[18]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U132/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[16][18]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[16][18]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[17]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[16][17]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[17]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[17]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U131/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[16][17]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[16][17]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[13]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[16][13]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[13]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[13]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U127/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[16][13]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[16][13]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[10]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[16][10]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[10]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[10]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U124/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[16][10]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[16][10]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[9]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[16][9]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[9]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[9]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U123/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[16][9]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[16][9]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[8]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[16][8]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[8]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[8]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U122/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[16][8]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[16][8]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[6]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[16][6]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[6]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[6]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U120/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[16][6]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[16][6]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[5]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[16][5]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[5]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[5]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U119/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[16][5]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[16][5]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[4]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[16][4]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[4]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[4]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U118/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[16][4]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[16][4]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[1]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[16][1]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[1]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[1]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U115/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[16][1]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[16][1]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[31]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[15][31]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[31]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[31]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U143/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[15][31]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[15][31]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[30]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[15][30]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[30]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[30]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U142/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[15][30]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[15][30]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[27]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[15][27]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[27]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[27]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U140/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[15][27]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[15][27]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[26]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[15][26]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[26]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[26]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U80/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[15][26]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[15][26]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[24]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[15][24]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[24]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[24]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U138/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[15][24]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[15][24]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[23]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[15][23]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[23]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[23]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U137/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[15][23]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[15][23]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[22]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[15][22]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[22]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[22]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U136/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[15][22]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[15][22]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[19]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[15][19]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[19]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[19]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U133/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[15][19]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[15][19]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[18]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[15][18]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[18]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[18]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U132/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[15][18]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[15][18]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[15]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[15][15]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[15]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[15]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U129/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[15][15]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[15][15]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[13]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[15][13]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[13]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[13]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U127/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[15][13]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[15][13]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[10]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[15][10]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[10]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[10]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U124/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[15][10]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[15][10]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[9]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[15][9]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[9]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[9]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U123/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[15][9]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[15][9]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[8]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[15][8]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[8]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[8]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U122/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[15][8]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[15][8]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[6]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[15][6]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[6]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[6]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U120/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[15][6]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[15][6]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[5]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[15][5]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[5]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[5]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U119/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[15][5]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[15][5]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[4]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[15][4]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[4]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[4]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U118/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[15][4]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[15][4]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[1]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[15][1]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[1]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[1]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U115/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[15][1]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[15][1]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[31]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[14][31]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[31]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[31]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U143/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[14][31]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[14][31]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[30]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[14][30]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[30]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[30]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U142/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[14][30]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[14][30]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[27]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[14][27]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[27]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[27]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U140/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[14][27]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[14][27]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[26]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[14][26]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[26]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[26]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U80/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[14][26]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[14][26]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[24]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[14][24]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[24]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[24]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U138/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[14][24]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[14][24]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[23]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[14][23]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[23]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[23]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U137/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[14][23]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[14][23]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[22]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[14][22]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[22]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[22]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U136/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[14][22]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[14][22]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[18]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[14][18]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[18]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[18]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U132/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[14][18]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[14][18]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[17]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[14][17]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[17]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[17]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U131/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[14][17]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[14][17]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[15]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[14][15]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[15]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[15]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U129/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[14][15]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[14][15]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[13]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[14][13]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[13]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[13]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U127/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[14][13]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[14][13]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[10]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[14][10]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[10]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[10]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U124/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[14][10]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[14][10]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[9]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[14][9]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[9]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[9]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U123/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[14][9]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[14][9]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[8]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[14][8]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[8]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[8]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U122/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[14][8]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[14][8]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[6]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[14][6]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[6]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[6]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U120/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[14][6]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[14][6]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[5]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[14][5]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[5]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[5]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U119/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[14][5]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[14][5]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[1]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[14][1]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[1]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[1]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U115/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[14][1]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[14][1]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[31]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[13][31]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[31]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[31]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U143/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[13][31]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[13][31]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[30]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[13][30]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[30]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[30]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U142/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[13][30]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[13][30]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[27]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[13][27]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[27]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[27]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U140/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[13][27]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[13][27]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[26]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[13][26]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[26]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[26]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U80/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[13][26]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[13][26]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[24]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[13][24]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[24]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[24]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U138/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[13][24]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[13][24]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[23]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[13][23]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[23]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[23]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U137/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[13][23]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[13][23]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[22]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[13][22]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[22]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[22]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U136/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[13][22]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[13][22]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[19]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[13][19]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[19]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[19]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U133/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[13][19]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[13][19]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[18]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[13][18]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[18]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[18]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U132/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[13][18]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[13][18]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[17]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[13][17]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[17]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[17]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U131/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[13][17]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[13][17]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[15]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[13][15]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[15]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[15]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U129/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[13][15]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[13][15]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[13]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[13][13]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[13]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[13]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U127/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[13][13]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[13][13]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[10]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[13][10]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[10]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[10]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U124/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[13][10]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[13][10]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[9]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[13][9]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[9]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[9]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U123/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[13][9]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[13][9]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[8]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[13][8]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[8]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[8]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U122/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[13][8]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[13][8]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[5]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[13][5]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[5]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[5]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U119/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[13][5]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[13][5]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[4]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[13][4]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[4]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[4]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U118/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[13][4]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[13][4]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[1]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[13][1]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[1]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[1]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U115/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[13][1]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[13][1]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[31]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[12][31]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[31]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[31]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U143/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[12][31]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[12][31]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[30]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[12][30]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[30]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[30]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U142/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[12][30]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[12][30]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[27]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[12][27]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[27]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[27]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U140/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[12][27]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[12][27]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[26]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[12][26]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[26]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[26]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U80/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[12][26]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[12][26]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[24]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[12][24]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[24]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[24]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U138/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[12][24]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[12][24]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[22]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[12][22]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[22]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[22]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U136/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[12][22]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[12][22]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[19]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[12][19]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[19]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[19]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U133/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[12][19]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[12][19]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[18]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[12][18]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[18]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[18]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U132/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[12][18]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[12][18]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[17]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[12][17]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[17]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[17]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U131/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[12][17]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[12][17]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[15]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[12][15]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[15]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[15]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U129/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[12][15]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[12][15]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[13]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[12][13]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[13]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[13]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U127/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[12][13]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[12][13]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[10]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[12][10]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[10]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[10]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U124/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[12][10]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[12][10]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[9]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[12][9]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[9]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[9]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U123/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[12][9]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[12][9]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[6]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[12][6]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[6]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[6]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U120/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[12][6]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[12][6]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[5]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[12][5]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[5]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[5]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U119/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[12][5]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[12][5]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[4]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[12][4]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[4]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[4]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U118/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[12][4]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[12][4]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[1]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[12][1]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[1]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[1]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U115/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[12][1]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[12][1]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[31]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[11][31]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[31]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[31]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U98/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[11][31]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[11][31]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[30]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[11][30]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[30]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[30]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U97/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[11][30]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[11][30]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[27]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[11][27]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[27]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[27]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U94/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[11][27]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[11][27]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[26]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[11][26]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[26]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[26]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U93/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[11][26]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[11][26]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[24]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[11][24]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[24]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[24]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U91/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[11][24]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[11][24]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[23]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[11][23]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[23]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[23]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U90/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[11][23]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[11][23]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[19]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[11][19]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[19]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[19]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U86/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[11][19]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[11][19]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[17]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[11][17]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[17]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[17]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U84/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[11][17]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[11][17]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[15]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[11][15]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[15]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[15]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U82/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[11][15]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[11][15]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[14]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[11][14]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[14]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[14]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U81/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[11][14]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[11][14]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[13]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[11][13]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[13]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[13]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U112/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[11][13]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[11][13]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[9]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[11][9]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[9]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[9]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U108/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[11][9]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[11][9]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[8]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[11][8]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[8]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[8]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U107/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[11][8]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[11][8]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[6]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[11][6]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[6]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[6]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U105/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[11][6]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[11][6]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[11][2]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U101/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[11][2]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[11][2]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[1]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[11][1]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[1]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[1]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U100/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[11][1]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[11][1]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[31]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[10][31]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[31]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[31]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U98/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[10][31]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[10][31]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[30]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[10][30]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[30]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[30]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U97/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[10][30]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[10][30]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[26]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[10][26]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[26]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[26]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U93/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[10][26]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[10][26]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[24]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[10][24]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[24]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[24]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U91/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[10][24]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[10][24]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[23]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[10][23]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[23]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[23]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U90/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[10][23]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[10][23]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[19]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[10][19]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[19]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[19]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U86/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[10][19]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[10][19]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[17]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[10][17]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[17]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[17]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U84/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[10][17]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[10][17]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[15]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[10][15]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[15]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[15]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U82/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[10][15]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[10][15]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[14]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[10][14]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[14]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[14]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U81/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[10][14]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[10][14]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[13]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[10][13]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[13]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[13]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U112/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[10][13]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[10][13]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[10]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[10][10]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[10]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[10]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U109/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[10][10]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[10][10]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[9]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[10][9]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[9]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[9]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U108/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[10][9]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[10][9]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[8]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[10][8]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[8]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[8]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U107/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[10][8]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[10][8]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[6]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[10][6]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[6]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[6]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U105/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[10][6]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[10][6]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[10][2]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U101/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[10][2]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[10][2]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[1]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[10][1]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[1]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[1]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U100/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[10][1]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[10][1]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[31]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[9][31]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[31]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[31]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U98/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[9][31]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[9][31]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[30]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[9][30]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[30]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[30]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U97/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[9][30]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[9][30]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[27]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[9][27]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[27]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[27]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U94/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[9][27]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[9][27]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[26]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[9][26]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[26]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[26]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U93/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[9][26]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[9][26]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[24]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[9][24]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[24]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[24]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U91/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[9][24]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[9][24]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[23]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[9][23]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[23]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[23]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U90/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[9][23]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[9][23]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[19]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[9][19]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[19]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[19]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U86/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[9][19]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[9][19]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[17]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[9][17]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[17]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[17]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U84/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[9][17]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[9][17]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[15]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[9][15]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[15]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[15]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U82/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[9][15]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[9][15]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[13]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[9][13]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[13]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[13]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U112/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[9][13]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[9][13]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[10]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[9][10]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[10]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[10]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U109/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[9][10]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[9][10]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[9]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[9][9]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[9]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[9]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U108/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[9][9]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[9][9]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[8]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[9][8]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[8]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[8]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U107/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[9][8]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[9][8]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[6]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[9][6]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[6]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[6]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U105/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[9][6]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[9][6]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[9][2]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U101/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[9][2]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[9][2]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[1]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[9][1]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[1]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[1]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U100/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[9][1]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[9][1]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[30]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[8][30]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[30]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[30]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U97/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[8][30]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[8][30]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[27]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[8][27]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[27]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[27]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U94/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[8][27]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[8][27]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[26]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[8][26]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[26]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[26]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U93/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[8][26]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[8][26]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[24]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[8][24]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[24]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[24]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U91/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[8][24]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[8][24]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[23]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[8][23]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[23]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[23]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U90/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[8][23]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[8][23]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[19]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[8][19]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[19]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[19]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U86/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[8][19]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[8][19]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[17]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[8][17]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[17]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[17]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U84/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[8][17]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[8][17]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[15]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[8][15]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[15]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[15]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U82/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[8][15]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[8][15]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[14]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[8][14]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[14]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[14]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U81/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[8][14]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[8][14]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[13]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[8][13]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[13]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[13]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U112/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[8][13]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[8][13]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[10]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[8][10]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[10]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[10]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U109/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[8][10]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[8][10]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[9]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[8][9]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[9]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[9]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U108/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[8][9]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[8][9]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[8]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[8][8]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[8]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[8]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U107/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[8][8]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[8][8]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[6]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[8][6]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[6]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[6]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U105/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[8][6]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[8][6]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[8][2]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U101/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[8][2]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[8][2]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[31]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[7][31]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[31]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[31]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U98/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[7][31]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[7][31]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[30]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[7][30]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[30]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[30]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U97/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[7][30]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[7][30]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[27]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[7][27]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[27]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[27]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U94/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[7][27]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[7][27]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[26]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[7][26]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[26]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[26]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U93/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[7][26]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[7][26]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[24]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[7][24]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[24]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[24]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U91/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[7][24]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[7][24]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[23]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[7][23]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[23]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[23]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U90/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[7][23]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[7][23]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[19]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[7][19]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[19]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[19]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U86/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[7][19]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[7][19]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[17]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[7][17]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[17]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[17]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U84/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[7][17]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[7][17]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[15]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[7][15]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[15]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[15]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U82/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[7][15]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[7][15]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[14]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[7][14]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[14]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[14]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U81/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[7][14]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[7][14]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[13]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[7][13]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[13]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[13]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U112/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[7][13]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[7][13]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[10]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[7][10]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[10]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[10]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U109/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[7][10]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[7][10]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[9]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[7][9]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[9]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[9]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U108/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[7][9]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[7][9]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[8]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[7][8]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[8]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[8]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U107/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[7][8]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[7][8]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[6]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[7][6]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[6]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[6]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U105/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[7][6]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[7][6]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[7][2]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U101/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[7][2]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[7][2]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[1]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[7][1]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[1]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[1]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U100/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[7][1]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[7][1]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[31]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[6][31]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[31]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[31]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U98/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[6][31]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[6][31]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[30]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[6][30]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[30]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[30]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U97/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[6][30]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[6][30]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[27]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[6][27]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[27]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[27]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U94/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[6][27]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[6][27]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[26]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[6][26]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[26]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[26]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U93/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[6][26]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[6][26]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[24]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[6][24]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[24]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[24]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U91/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[6][24]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[6][24]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[23]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[6][23]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[23]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[23]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U90/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[6][23]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[6][23]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[19]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[6][19]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[19]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[19]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U86/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[6][19]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[6][19]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[17]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[6][17]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[17]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[17]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U84/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[6][17]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[6][17]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[15]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[6][15]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[15]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[15]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U82/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[6][15]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[6][15]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[14]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[6][14]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[14]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[14]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U81/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[6][14]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[6][14]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[13]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[6][13]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[13]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[13]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U112/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[6][13]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[6][13]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[10]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[6][10]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[10]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[10]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U109/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[6][10]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[6][10]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[9]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[6][9]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[9]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[9]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U108/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[6][9]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[6][9]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[8]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[6][8]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[8]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[8]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U107/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[6][8]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[6][8]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[6]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[6][6]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[6]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[6]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U105/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[6][6]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[6][6]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[6][2]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U101/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[6][2]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[6][2]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[1]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[6][1]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[1]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[1]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U100/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[6][1]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[6][1]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[31]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[5][31]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[31]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[31]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U98/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[5][31]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[5][31]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[30]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[5][30]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[30]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[30]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U97/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[5][30]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[5][30]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[27]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[5][27]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[27]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[27]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U94/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[5][27]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[5][27]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[26]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[5][26]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[26]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[26]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U93/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[5][26]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[5][26]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[24]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[5][24]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[24]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[24]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U91/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[5][24]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[5][24]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[23]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[5][23]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[23]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[23]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U90/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[5][23]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[5][23]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[19]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[5][19]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[19]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[19]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U86/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[5][19]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[5][19]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[17]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[5][17]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[17]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[17]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U84/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[5][17]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[5][17]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[15]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[5][15]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[15]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[15]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U82/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[5][15]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[5][15]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[14]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[5][14]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[14]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[14]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U81/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[5][14]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[5][14]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[13]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[5][13]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[13]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[13]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U112/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[5][13]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[5][13]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[10]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[5][10]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[10]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[10]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U109/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[5][10]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[5][10]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[9]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[5][9]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[9]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[9]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U108/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[5][9]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[5][9]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[8]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[5][8]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[8]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[8]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U107/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[5][8]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[5][8]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[6]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[5][6]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[6]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[6]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U105/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[5][6]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[5][6]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[5][2]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U101/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[5][2]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[5][2]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[1]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[5][1]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[1]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[1]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U100/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[5][1]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[5][1]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[31]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[4][31]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[31]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[31]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U98/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[4][31]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[4][31]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[30]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[4][30]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[30]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[30]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U97/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[4][30]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[4][30]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[27]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[4][27]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[27]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[27]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U94/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[4][27]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[4][27]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[26]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[4][26]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[26]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[26]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U93/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[4][26]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[4][26]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[23]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[4][23]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[23]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[23]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U90/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[4][23]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[4][23]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[19]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[4][19]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[19]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[19]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U86/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[4][19]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[4][19]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[17]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[4][17]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[17]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[17]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U84/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[4][17]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[4][17]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[15]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[4][15]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[15]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[15]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U82/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[4][15]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[4][15]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[14]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[4][14]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[14]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[14]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U81/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[4][14]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[4][14]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[13]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[4][13]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[13]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[13]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U112/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[4][13]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[4][13]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[10]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[4][10]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[10]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[10]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U109/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[4][10]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[4][10]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[8]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[4][8]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[8]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[8]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U107/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[4][8]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[4][8]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[6]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[4][6]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[6]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[6]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U105/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[4][6]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[4][6]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[4][2]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U101/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[4][2]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[4][2]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[1]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[4][1]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[1]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[1]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U100/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[4][1]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[4][1]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[31]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[3][31]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[31]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[31]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U98/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[3][31]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[3][31]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[30]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[3][30]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[30]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[30]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U97/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[3][30]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[3][30]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[27]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[3][27]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[27]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[27]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U94/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[3][27]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[3][27]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[24]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[3][24]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[24]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[24]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U91/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[3][24]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[3][24]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[23]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[3][23]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[23]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[23]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U90/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[3][23]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[3][23]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[19]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[3][19]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[19]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[19]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U86/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[3][19]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[3][19]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[17]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[3][17]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[17]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[17]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U84/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[3][17]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[3][17]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[15]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[3][15]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[15]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[15]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U82/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[3][15]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[3][15]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[14]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[3][14]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[14]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[14]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U81/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[3][14]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[3][14]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[13]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[3][13]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[13]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[13]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U112/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[3][13]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[3][13]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[10]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[3][10]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[10]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[10]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U109/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[3][10]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[3][10]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[9]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[3][9]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[9]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[9]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U108/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[3][9]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[3][9]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[8]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[3][8]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[8]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[8]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U107/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[3][8]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[3][8]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[6]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[3][6]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[6]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[6]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U105/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[3][6]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[3][6]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[3][2]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U101/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[3][2]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[3][2]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[1]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[3][1]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[1]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[1]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U100/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[3][1]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[3][1]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[31]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[2][31]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[31]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[31]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U98/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[2][31]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[2][31]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[30]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[2][30]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[30]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[30]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U97/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[2][30]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[2][30]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[27]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[2][27]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[27]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[27]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U94/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[2][27]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[2][27]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[26]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[2][26]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[26]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[26]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U93/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[2][26]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[2][26]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[24]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[2][24]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[24]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[24]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U91/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[2][24]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[2][24]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[23]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[2][23]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[23]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[23]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U90/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[2][23]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[2][23]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[19]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[2][19]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[19]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[19]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U86/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[2][19]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[2][19]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[17]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[2][17]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[17]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[17]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U84/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[2][17]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[2][17]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[15]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[2][15]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[15]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[15]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U82/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[2][15]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[2][15]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[14]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[2][14]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[14]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[14]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U81/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[2][14]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[2][14]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[10]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[2][10]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[10]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[10]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U109/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[2][10]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[2][10]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[9]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[2][9]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[9]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[9]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U108/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[2][9]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[2][9]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[8]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[2][8]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[8]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[8]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U107/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[2][8]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[2][8]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[6]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[2][6]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[6]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[6]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U105/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[2][6]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[2][6]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[1]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[2][1]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[1]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[1]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U100/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[2][1]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[2][1]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


  Startpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: gen_regfile_latch.register_file_i/mem_reg[2][2]
            (positive level-sensitive latch clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_latch.register_file_i/wdata_a_q_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  gen_regfile_latch.register_file_i/wdata_a_q_reg[2]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 r
  gen_regfile_latch.register_file_i/U101/X (SAEDHVT14_BUF_S_0P5)
                                                          0.04       0.09 r
  gen_regfile_latch.register_file_i/mem_reg[2][2]/D (SAEDHVT14_LDPQ_U_0P5)
                                                          0.01       0.10 r
  data arrival time                                                  0.10

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.20      -0.20
  gen_regfile_latch.register_file_i/mem_reg[2][2]/G (SAEDHVT14_LDPQ_U_0P5)
                                                          0.00      -0.20 r
  time borrowed from endpoint                             0.30       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  cluster_clock_gating nominal pulse width                3.12   
  library setup time                                      0.00   
  --------------------------------------------------------------
  max time borrow                                         3.13   
  --------------------------------------------------------------
  actual time borrow                                      0.30   
  clock uncertainty                                      -0.20   
  --------------------------------------------------------------
  time given to startpoint                                0.10   
  --------------------------------------------------------------


1
