--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml PWM_TOP.twx PWM_TOP.ncd -o PWM_TOP.twr PWM_TOP.pcf -ucf
PWM.ucf

Design file:              PWM_TOP.ncd
Physical constraint file: PWM_TOP.pcf
Device,package,speed:     xc6slx9,csg225,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
BOTON_LED   |    1.687(R)|      SLOW  |   -0.296(R)|      SLOW  |CLK_BUFGP         |   0.000|
BOTON_MDC   |    1.171(R)|      SLOW  |    0.545(R)|      SLOW  |CLK_BUFGP         |   0.000|
BOTON_MR    |    1.344(R)|      SLOW  |    0.396(R)|      SLOW  |CLK_BUFGP         |   0.000|
ENCODER<0>  |    7.136(R)|      SLOW  |   -0.906(R)|      FAST  |CLK_BUFGP         |   0.000|
ENCODER<1>  |    6.020(R)|      SLOW  |   -0.795(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
LED          |         8.480(R)|      SLOW  |         3.312(R)|      FAST  |CLK_BUFGP         |   0.000|
MOTORREDUCTOR|         9.784(R)|      SLOW  |         4.021(R)|      FAST  |CLK_BUFGP         |   0.000|
MOTOR_DC     |         8.770(R)|      SLOW  |         3.484(R)|      FAST  |CLK_BUFGP         |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.620|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Jan 23 01:51:36 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 386 MB



