// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module LSU(
  input         clock,
                reset,
                io_ptw_req_ready,
                io_ptw_resp_valid,
                io_ptw_resp_bits_ae_final,
  input  [43:0] io_ptw_resp_bits_pte_ppn,
  input         io_ptw_resp_bits_pte_d,
                io_ptw_resp_bits_pte_a,
                io_ptw_resp_bits_pte_g,
                io_ptw_resp_bits_pte_u,
                io_ptw_resp_bits_pte_x,
                io_ptw_resp_bits_pte_w,
                io_ptw_resp_bits_pte_r,
                io_ptw_resp_bits_pte_v,
  input  [1:0]  io_ptw_resp_bits_level,
  input         io_ptw_resp_bits_homogeneous,
  input  [3:0]  io_ptw_ptbr_mode,
  input  [1:0]  io_ptw_status_dprv,
  input         io_ptw_status_mxr,
                io_ptw_status_sum,
                io_ptw_pmp_0_cfg_l,
  input  [1:0]  io_ptw_pmp_0_cfg_a,
  input         io_ptw_pmp_0_cfg_x,
                io_ptw_pmp_0_cfg_w,
                io_ptw_pmp_0_cfg_r,
  input  [29:0] io_ptw_pmp_0_addr,
  input  [31:0] io_ptw_pmp_0_mask,
  input         io_ptw_pmp_1_cfg_l,
  input  [1:0]  io_ptw_pmp_1_cfg_a,
  input         io_ptw_pmp_1_cfg_x,
                io_ptw_pmp_1_cfg_w,
                io_ptw_pmp_1_cfg_r,
  input  [29:0] io_ptw_pmp_1_addr,
  input  [31:0] io_ptw_pmp_1_mask,
  input         io_ptw_pmp_2_cfg_l,
  input  [1:0]  io_ptw_pmp_2_cfg_a,
  input         io_ptw_pmp_2_cfg_x,
                io_ptw_pmp_2_cfg_w,
                io_ptw_pmp_2_cfg_r,
  input  [29:0] io_ptw_pmp_2_addr,
  input  [31:0] io_ptw_pmp_2_mask,
  input         io_ptw_pmp_3_cfg_l,
  input  [1:0]  io_ptw_pmp_3_cfg_a,
  input         io_ptw_pmp_3_cfg_x,
                io_ptw_pmp_3_cfg_w,
                io_ptw_pmp_3_cfg_r,
  input  [29:0] io_ptw_pmp_3_addr,
  input  [31:0] io_ptw_pmp_3_mask,
  input         io_ptw_pmp_4_cfg_l,
  input  [1:0]  io_ptw_pmp_4_cfg_a,
  input         io_ptw_pmp_4_cfg_x,
                io_ptw_pmp_4_cfg_w,
                io_ptw_pmp_4_cfg_r,
  input  [29:0] io_ptw_pmp_4_addr,
  input  [31:0] io_ptw_pmp_4_mask,
  input         io_ptw_pmp_5_cfg_l,
  input  [1:0]  io_ptw_pmp_5_cfg_a,
  input         io_ptw_pmp_5_cfg_x,
                io_ptw_pmp_5_cfg_w,
                io_ptw_pmp_5_cfg_r,
  input  [29:0] io_ptw_pmp_5_addr,
  input  [31:0] io_ptw_pmp_5_mask,
  input         io_ptw_pmp_6_cfg_l,
  input  [1:0]  io_ptw_pmp_6_cfg_a,
  input         io_ptw_pmp_6_cfg_x,
                io_ptw_pmp_6_cfg_w,
                io_ptw_pmp_6_cfg_r,
  input  [29:0] io_ptw_pmp_6_addr,
  input  [31:0] io_ptw_pmp_6_mask,
  input         io_ptw_pmp_7_cfg_l,
  input  [1:0]  io_ptw_pmp_7_cfg_a,
  input         io_ptw_pmp_7_cfg_x,
                io_ptw_pmp_7_cfg_w,
                io_ptw_pmp_7_cfg_r,
  input  [29:0] io_ptw_pmp_7_addr,
  input  [31:0] io_ptw_pmp_7_mask,
  input         io_core_exe_0_req_valid,
  input  [6:0]  io_core_exe_0_req_bits_uop_uopc,
  input  [31:0] io_core_exe_0_req_bits_uop_inst,
                io_core_exe_0_req_bits_uop_debug_inst,
  input         io_core_exe_0_req_bits_uop_is_rvc,
  input  [39:0] io_core_exe_0_req_bits_uop_debug_pc,
  input  [2:0]  io_core_exe_0_req_bits_uop_iq_type,
  input  [9:0]  io_core_exe_0_req_bits_uop_fu_code,
  input  [3:0]  io_core_exe_0_req_bits_uop_ctrl_br_type,
  input  [1:0]  io_core_exe_0_req_bits_uop_ctrl_op1_sel,
  input  [2:0]  io_core_exe_0_req_bits_uop_ctrl_op2_sel,
                io_core_exe_0_req_bits_uop_ctrl_imm_sel,
  input  [3:0]  io_core_exe_0_req_bits_uop_ctrl_op_fcn,
  input         io_core_exe_0_req_bits_uop_ctrl_fcn_dw,
  input  [2:0]  io_core_exe_0_req_bits_uop_ctrl_csr_cmd,
  input         io_core_exe_0_req_bits_uop_ctrl_is_load,
                io_core_exe_0_req_bits_uop_ctrl_is_sta,
                io_core_exe_0_req_bits_uop_ctrl_is_std,
  input  [1:0]  io_core_exe_0_req_bits_uop_iw_state,
  input         io_core_exe_0_req_bits_uop_iw_p1_poisoned,
                io_core_exe_0_req_bits_uop_iw_p2_poisoned,
                io_core_exe_0_req_bits_uop_is_br,
                io_core_exe_0_req_bits_uop_is_jalr,
                io_core_exe_0_req_bits_uop_is_jal,
                io_core_exe_0_req_bits_uop_is_sfb,
  input  [15:0] io_core_exe_0_req_bits_uop_br_mask,
  input  [3:0]  io_core_exe_0_req_bits_uop_br_tag,
  input  [4:0]  io_core_exe_0_req_bits_uop_ftq_idx,
  input         io_core_exe_0_req_bits_uop_edge_inst,
  input  [5:0]  io_core_exe_0_req_bits_uop_pc_lob,
  input         io_core_exe_0_req_bits_uop_taken,
  input  [19:0] io_core_exe_0_req_bits_uop_imm_packed,
  input  [11:0] io_core_exe_0_req_bits_uop_csr_addr,
  input  [6:0]  io_core_exe_0_req_bits_uop_rob_idx,
  input  [4:0]  io_core_exe_0_req_bits_uop_ldq_idx,
                io_core_exe_0_req_bits_uop_stq_idx,
  input  [1:0]  io_core_exe_0_req_bits_uop_rxq_idx,
  input  [6:0]  io_core_exe_0_req_bits_uop_pdst,
                io_core_exe_0_req_bits_uop_prs1,
                io_core_exe_0_req_bits_uop_prs2,
                io_core_exe_0_req_bits_uop_prs3,
  input  [4:0]  io_core_exe_0_req_bits_uop_ppred,
  input         io_core_exe_0_req_bits_uop_prs1_busy,
                io_core_exe_0_req_bits_uop_prs2_busy,
                io_core_exe_0_req_bits_uop_prs3_busy,
                io_core_exe_0_req_bits_uop_ppred_busy,
  input  [6:0]  io_core_exe_0_req_bits_uop_stale_pdst,
  input         io_core_exe_0_req_bits_uop_exception,
  input  [63:0] io_core_exe_0_req_bits_uop_exc_cause,
  input         io_core_exe_0_req_bits_uop_bypassable,
  input  [4:0]  io_core_exe_0_req_bits_uop_mem_cmd,
  input  [1:0]  io_core_exe_0_req_bits_uop_mem_size,
  input         io_core_exe_0_req_bits_uop_mem_signed,
                io_core_exe_0_req_bits_uop_is_fence,
                io_core_exe_0_req_bits_uop_is_fencei,
                io_core_exe_0_req_bits_uop_is_amo,
                io_core_exe_0_req_bits_uop_uses_ldq,
                io_core_exe_0_req_bits_uop_uses_stq,
                io_core_exe_0_req_bits_uop_is_sys_pc2epc,
                io_core_exe_0_req_bits_uop_is_unique,
                io_core_exe_0_req_bits_uop_flush_on_commit,
                io_core_exe_0_req_bits_uop_ldst_is_rs1,
  input  [5:0]  io_core_exe_0_req_bits_uop_ldst,
                io_core_exe_0_req_bits_uop_lrs1,
                io_core_exe_0_req_bits_uop_lrs2,
                io_core_exe_0_req_bits_uop_lrs3,
  input         io_core_exe_0_req_bits_uop_ldst_val,
  input  [1:0]  io_core_exe_0_req_bits_uop_dst_rtype,
                io_core_exe_0_req_bits_uop_lrs1_rtype,
                io_core_exe_0_req_bits_uop_lrs2_rtype,
  input         io_core_exe_0_req_bits_uop_frs3_en,
                io_core_exe_0_req_bits_uop_fp_val,
                io_core_exe_0_req_bits_uop_fp_single,
                io_core_exe_0_req_bits_uop_xcpt_pf_if,
                io_core_exe_0_req_bits_uop_xcpt_ae_if,
                io_core_exe_0_req_bits_uop_xcpt_ma_if,
                io_core_exe_0_req_bits_uop_bp_debug_if,
                io_core_exe_0_req_bits_uop_bp_xcpt_if,
  input  [1:0]  io_core_exe_0_req_bits_uop_debug_fsrc,
                io_core_exe_0_req_bits_uop_debug_tsrc,
  input  [63:0] io_core_exe_0_req_bits_data,
  input  [39:0] io_core_exe_0_req_bits_addr,
  input         io_core_exe_0_req_bits_mxcpt_valid,
                io_core_exe_0_req_bits_sfence_valid,
                io_core_exe_0_req_bits_sfence_bits_rs1,
                io_core_exe_0_req_bits_sfence_bits_rs2,
  input  [38:0] io_core_exe_0_req_bits_sfence_bits_addr,
  input         io_core_dis_uops_0_valid,
  input  [6:0]  io_core_dis_uops_0_bits_uopc,
  input  [31:0] io_core_dis_uops_0_bits_inst,
                io_core_dis_uops_0_bits_debug_inst,
  input         io_core_dis_uops_0_bits_is_rvc,
  input  [39:0] io_core_dis_uops_0_bits_debug_pc,
  input  [2:0]  io_core_dis_uops_0_bits_iq_type,
  input  [9:0]  io_core_dis_uops_0_bits_fu_code,
  input  [3:0]  io_core_dis_uops_0_bits_ctrl_br_type,
  input  [1:0]  io_core_dis_uops_0_bits_ctrl_op1_sel,
  input  [2:0]  io_core_dis_uops_0_bits_ctrl_op2_sel,
                io_core_dis_uops_0_bits_ctrl_imm_sel,
  input  [3:0]  io_core_dis_uops_0_bits_ctrl_op_fcn,
  input         io_core_dis_uops_0_bits_ctrl_fcn_dw,
  input  [2:0]  io_core_dis_uops_0_bits_ctrl_csr_cmd,
  input         io_core_dis_uops_0_bits_ctrl_is_load,
                io_core_dis_uops_0_bits_ctrl_is_sta,
                io_core_dis_uops_0_bits_ctrl_is_std,
  input  [1:0]  io_core_dis_uops_0_bits_iw_state,
  input         io_core_dis_uops_0_bits_iw_p1_poisoned,
                io_core_dis_uops_0_bits_iw_p2_poisoned,
                io_core_dis_uops_0_bits_is_br,
                io_core_dis_uops_0_bits_is_jalr,
                io_core_dis_uops_0_bits_is_jal,
                io_core_dis_uops_0_bits_is_sfb,
  input  [15:0] io_core_dis_uops_0_bits_br_mask,
  input  [3:0]  io_core_dis_uops_0_bits_br_tag,
  input  [4:0]  io_core_dis_uops_0_bits_ftq_idx,
  input         io_core_dis_uops_0_bits_edge_inst,
  input  [5:0]  io_core_dis_uops_0_bits_pc_lob,
  input         io_core_dis_uops_0_bits_taken,
  input  [19:0] io_core_dis_uops_0_bits_imm_packed,
  input  [11:0] io_core_dis_uops_0_bits_csr_addr,
  input  [6:0]  io_core_dis_uops_0_bits_rob_idx,
  input  [4:0]  io_core_dis_uops_0_bits_ldq_idx,
                io_core_dis_uops_0_bits_stq_idx,
  input  [1:0]  io_core_dis_uops_0_bits_rxq_idx,
  input  [6:0]  io_core_dis_uops_0_bits_pdst,
                io_core_dis_uops_0_bits_prs1,
                io_core_dis_uops_0_bits_prs2,
                io_core_dis_uops_0_bits_prs3,
  input         io_core_dis_uops_0_bits_prs1_busy,
                io_core_dis_uops_0_bits_prs2_busy,
                io_core_dis_uops_0_bits_prs3_busy,
  input  [6:0]  io_core_dis_uops_0_bits_stale_pdst,
  input         io_core_dis_uops_0_bits_exception,
  input  [63:0] io_core_dis_uops_0_bits_exc_cause,
  input         io_core_dis_uops_0_bits_bypassable,
  input  [4:0]  io_core_dis_uops_0_bits_mem_cmd,
  input  [1:0]  io_core_dis_uops_0_bits_mem_size,
  input         io_core_dis_uops_0_bits_mem_signed,
                io_core_dis_uops_0_bits_is_fence,
                io_core_dis_uops_0_bits_is_fencei,
                io_core_dis_uops_0_bits_is_amo,
                io_core_dis_uops_0_bits_uses_ldq,
                io_core_dis_uops_0_bits_uses_stq,
                io_core_dis_uops_0_bits_is_sys_pc2epc,
                io_core_dis_uops_0_bits_is_unique,
                io_core_dis_uops_0_bits_flush_on_commit,
                io_core_dis_uops_0_bits_ldst_is_rs1,
  input  [5:0]  io_core_dis_uops_0_bits_ldst,
                io_core_dis_uops_0_bits_lrs1,
                io_core_dis_uops_0_bits_lrs2,
                io_core_dis_uops_0_bits_lrs3,
  input         io_core_dis_uops_0_bits_ldst_val,
  input  [1:0]  io_core_dis_uops_0_bits_dst_rtype,
                io_core_dis_uops_0_bits_lrs1_rtype,
                io_core_dis_uops_0_bits_lrs2_rtype,
  input         io_core_dis_uops_0_bits_frs3_en,
                io_core_dis_uops_0_bits_fp_val,
                io_core_dis_uops_0_bits_fp_single,
                io_core_dis_uops_0_bits_xcpt_pf_if,
                io_core_dis_uops_0_bits_xcpt_ae_if,
                io_core_dis_uops_0_bits_xcpt_ma_if,
                io_core_dis_uops_0_bits_bp_debug_if,
                io_core_dis_uops_0_bits_bp_xcpt_if,
  input  [1:0]  io_core_dis_uops_0_bits_debug_fsrc,
                io_core_dis_uops_0_bits_debug_tsrc,
  input         io_core_dis_uops_1_valid,
  input  [6:0]  io_core_dis_uops_1_bits_uopc,
  input  [31:0] io_core_dis_uops_1_bits_inst,
                io_core_dis_uops_1_bits_debug_inst,
  input         io_core_dis_uops_1_bits_is_rvc,
  input  [39:0] io_core_dis_uops_1_bits_debug_pc,
  input  [2:0]  io_core_dis_uops_1_bits_iq_type,
  input  [9:0]  io_core_dis_uops_1_bits_fu_code,
  input  [3:0]  io_core_dis_uops_1_bits_ctrl_br_type,
  input  [1:0]  io_core_dis_uops_1_bits_ctrl_op1_sel,
  input  [2:0]  io_core_dis_uops_1_bits_ctrl_op2_sel,
                io_core_dis_uops_1_bits_ctrl_imm_sel,
  input  [3:0]  io_core_dis_uops_1_bits_ctrl_op_fcn,
  input         io_core_dis_uops_1_bits_ctrl_fcn_dw,
  input  [2:0]  io_core_dis_uops_1_bits_ctrl_csr_cmd,
  input         io_core_dis_uops_1_bits_ctrl_is_load,
                io_core_dis_uops_1_bits_ctrl_is_sta,
                io_core_dis_uops_1_bits_ctrl_is_std,
  input  [1:0]  io_core_dis_uops_1_bits_iw_state,
  input         io_core_dis_uops_1_bits_iw_p1_poisoned,
                io_core_dis_uops_1_bits_iw_p2_poisoned,
                io_core_dis_uops_1_bits_is_br,
                io_core_dis_uops_1_bits_is_jalr,
                io_core_dis_uops_1_bits_is_jal,
                io_core_dis_uops_1_bits_is_sfb,
  input  [15:0] io_core_dis_uops_1_bits_br_mask,
  input  [3:0]  io_core_dis_uops_1_bits_br_tag,
  input  [4:0]  io_core_dis_uops_1_bits_ftq_idx,
  input         io_core_dis_uops_1_bits_edge_inst,
  input  [5:0]  io_core_dis_uops_1_bits_pc_lob,
  input         io_core_dis_uops_1_bits_taken,
  input  [19:0] io_core_dis_uops_1_bits_imm_packed,
  input  [11:0] io_core_dis_uops_1_bits_csr_addr,
  input  [6:0]  io_core_dis_uops_1_bits_rob_idx,
  input  [4:0]  io_core_dis_uops_1_bits_ldq_idx,
                io_core_dis_uops_1_bits_stq_idx,
  input  [1:0]  io_core_dis_uops_1_bits_rxq_idx,
  input  [6:0]  io_core_dis_uops_1_bits_pdst,
                io_core_dis_uops_1_bits_prs1,
                io_core_dis_uops_1_bits_prs2,
                io_core_dis_uops_1_bits_prs3,
  input         io_core_dis_uops_1_bits_prs1_busy,
                io_core_dis_uops_1_bits_prs2_busy,
                io_core_dis_uops_1_bits_prs3_busy,
  input  [6:0]  io_core_dis_uops_1_bits_stale_pdst,
  input         io_core_dis_uops_1_bits_exception,
  input  [63:0] io_core_dis_uops_1_bits_exc_cause,
  input         io_core_dis_uops_1_bits_bypassable,
  input  [4:0]  io_core_dis_uops_1_bits_mem_cmd,
  input  [1:0]  io_core_dis_uops_1_bits_mem_size,
  input         io_core_dis_uops_1_bits_mem_signed,
                io_core_dis_uops_1_bits_is_fence,
                io_core_dis_uops_1_bits_is_fencei,
                io_core_dis_uops_1_bits_is_amo,
                io_core_dis_uops_1_bits_uses_ldq,
                io_core_dis_uops_1_bits_uses_stq,
                io_core_dis_uops_1_bits_is_sys_pc2epc,
                io_core_dis_uops_1_bits_is_unique,
                io_core_dis_uops_1_bits_flush_on_commit,
                io_core_dis_uops_1_bits_ldst_is_rs1,
  input  [5:0]  io_core_dis_uops_1_bits_ldst,
                io_core_dis_uops_1_bits_lrs1,
                io_core_dis_uops_1_bits_lrs2,
                io_core_dis_uops_1_bits_lrs3,
  input         io_core_dis_uops_1_bits_ldst_val,
  input  [1:0]  io_core_dis_uops_1_bits_dst_rtype,
                io_core_dis_uops_1_bits_lrs1_rtype,
                io_core_dis_uops_1_bits_lrs2_rtype,
  input         io_core_dis_uops_1_bits_frs3_en,
                io_core_dis_uops_1_bits_fp_val,
                io_core_dis_uops_1_bits_fp_single,
                io_core_dis_uops_1_bits_xcpt_pf_if,
                io_core_dis_uops_1_bits_xcpt_ae_if,
                io_core_dis_uops_1_bits_xcpt_ma_if,
                io_core_dis_uops_1_bits_bp_debug_if,
                io_core_dis_uops_1_bits_bp_xcpt_if,
  input  [1:0]  io_core_dis_uops_1_bits_debug_fsrc,
                io_core_dis_uops_1_bits_debug_tsrc,
  input         io_core_dis_uops_2_valid,
  input  [6:0]  io_core_dis_uops_2_bits_uopc,
  input  [31:0] io_core_dis_uops_2_bits_inst,
                io_core_dis_uops_2_bits_debug_inst,
  input         io_core_dis_uops_2_bits_is_rvc,
  input  [39:0] io_core_dis_uops_2_bits_debug_pc,
  input  [2:0]  io_core_dis_uops_2_bits_iq_type,
  input  [9:0]  io_core_dis_uops_2_bits_fu_code,
  input  [3:0]  io_core_dis_uops_2_bits_ctrl_br_type,
  input  [1:0]  io_core_dis_uops_2_bits_ctrl_op1_sel,
  input  [2:0]  io_core_dis_uops_2_bits_ctrl_op2_sel,
                io_core_dis_uops_2_bits_ctrl_imm_sel,
  input  [3:0]  io_core_dis_uops_2_bits_ctrl_op_fcn,
  input         io_core_dis_uops_2_bits_ctrl_fcn_dw,
  input  [2:0]  io_core_dis_uops_2_bits_ctrl_csr_cmd,
  input         io_core_dis_uops_2_bits_ctrl_is_load,
                io_core_dis_uops_2_bits_ctrl_is_sta,
                io_core_dis_uops_2_bits_ctrl_is_std,
  input  [1:0]  io_core_dis_uops_2_bits_iw_state,
  input         io_core_dis_uops_2_bits_iw_p1_poisoned,
                io_core_dis_uops_2_bits_iw_p2_poisoned,
                io_core_dis_uops_2_bits_is_br,
                io_core_dis_uops_2_bits_is_jalr,
                io_core_dis_uops_2_bits_is_jal,
                io_core_dis_uops_2_bits_is_sfb,
  input  [15:0] io_core_dis_uops_2_bits_br_mask,
  input  [3:0]  io_core_dis_uops_2_bits_br_tag,
  input  [4:0]  io_core_dis_uops_2_bits_ftq_idx,
  input         io_core_dis_uops_2_bits_edge_inst,
  input  [5:0]  io_core_dis_uops_2_bits_pc_lob,
  input         io_core_dis_uops_2_bits_taken,
  input  [19:0] io_core_dis_uops_2_bits_imm_packed,
  input  [11:0] io_core_dis_uops_2_bits_csr_addr,
  input  [6:0]  io_core_dis_uops_2_bits_rob_idx,
  input  [4:0]  io_core_dis_uops_2_bits_ldq_idx,
                io_core_dis_uops_2_bits_stq_idx,
  input  [1:0]  io_core_dis_uops_2_bits_rxq_idx,
  input  [6:0]  io_core_dis_uops_2_bits_pdst,
                io_core_dis_uops_2_bits_prs1,
                io_core_dis_uops_2_bits_prs2,
                io_core_dis_uops_2_bits_prs3,
  input         io_core_dis_uops_2_bits_prs1_busy,
                io_core_dis_uops_2_bits_prs2_busy,
                io_core_dis_uops_2_bits_prs3_busy,
  input  [6:0]  io_core_dis_uops_2_bits_stale_pdst,
  input         io_core_dis_uops_2_bits_exception,
  input  [63:0] io_core_dis_uops_2_bits_exc_cause,
  input         io_core_dis_uops_2_bits_bypassable,
  input  [4:0]  io_core_dis_uops_2_bits_mem_cmd,
  input  [1:0]  io_core_dis_uops_2_bits_mem_size,
  input         io_core_dis_uops_2_bits_mem_signed,
                io_core_dis_uops_2_bits_is_fence,
                io_core_dis_uops_2_bits_is_fencei,
                io_core_dis_uops_2_bits_is_amo,
                io_core_dis_uops_2_bits_uses_ldq,
                io_core_dis_uops_2_bits_uses_stq,
                io_core_dis_uops_2_bits_is_sys_pc2epc,
                io_core_dis_uops_2_bits_is_unique,
                io_core_dis_uops_2_bits_flush_on_commit,
                io_core_dis_uops_2_bits_ldst_is_rs1,
  input  [5:0]  io_core_dis_uops_2_bits_ldst,
                io_core_dis_uops_2_bits_lrs1,
                io_core_dis_uops_2_bits_lrs2,
                io_core_dis_uops_2_bits_lrs3,
  input         io_core_dis_uops_2_bits_ldst_val,
  input  [1:0]  io_core_dis_uops_2_bits_dst_rtype,
                io_core_dis_uops_2_bits_lrs1_rtype,
                io_core_dis_uops_2_bits_lrs2_rtype,
  input         io_core_dis_uops_2_bits_frs3_en,
                io_core_dis_uops_2_bits_fp_val,
                io_core_dis_uops_2_bits_fp_single,
                io_core_dis_uops_2_bits_xcpt_pf_if,
                io_core_dis_uops_2_bits_xcpt_ae_if,
                io_core_dis_uops_2_bits_xcpt_ma_if,
                io_core_dis_uops_2_bits_bp_debug_if,
                io_core_dis_uops_2_bits_bp_xcpt_if,
  input  [1:0]  io_core_dis_uops_2_bits_debug_fsrc,
                io_core_dis_uops_2_bits_debug_tsrc,
  input         io_core_fp_stdata_valid,
  input  [15:0] io_core_fp_stdata_bits_uop_br_mask,
  input  [6:0]  io_core_fp_stdata_bits_uop_rob_idx,
  input  [4:0]  io_core_fp_stdata_bits_uop_stq_idx,
  input  [63:0] io_core_fp_stdata_bits_data,
  input         io_core_commit_valids_0,
                io_core_commit_valids_1,
                io_core_commit_valids_2,
                io_core_commit_uops_0_uses_ldq,
                io_core_commit_uops_0_uses_stq,
                io_core_commit_uops_1_uses_ldq,
                io_core_commit_uops_1_uses_stq,
                io_core_commit_uops_2_uses_ldq,
                io_core_commit_uops_2_uses_stq,
                io_core_commit_load_at_rob_head,
                io_core_fence_dmem,
  input  [15:0] io_core_brupdate_b1_resolve_mask,
                io_core_brupdate_b1_mispredict_mask,
  input  [4:0]  io_core_brupdate_b2_uop_ldq_idx,
                io_core_brupdate_b2_uop_stq_idx,
  input         io_core_brupdate_b2_mispredict,
  input  [6:0]  io_core_rob_head_idx,
  input         io_core_exception,
                io_dmem_req_ready,
                io_dmem_resp_0_valid,
  input  [4:0]  io_dmem_resp_0_bits_uop_ldq_idx,
                io_dmem_resp_0_bits_uop_stq_idx,
  input         io_dmem_resp_0_bits_uop_is_amo,
                io_dmem_resp_0_bits_uop_uses_ldq,
                io_dmem_resp_0_bits_uop_uses_stq,
  input  [63:0] io_dmem_resp_0_bits_data,
  input         io_dmem_resp_0_bits_is_hella,
                io_dmem_nack_0_valid,
  input  [4:0]  io_dmem_nack_0_bits_uop_ldq_idx,
                io_dmem_nack_0_bits_uop_stq_idx,
  input         io_dmem_nack_0_bits_uop_uses_ldq,
                io_dmem_nack_0_bits_uop_uses_stq,
                io_dmem_nack_0_bits_is_hella,
                io_dmem_release_valid,
  input  [31:0] io_dmem_release_bits_address,
  input         io_dmem_ordered,
                io_dmem_perf_acquire,
                io_hellacache_req_valid,
  input  [39:0] io_hellacache_req_bits_addr,
  input         io_hellacache_s1_kill,
  output        io_ptw_req_valid,
                io_ptw_req_bits_valid,
  output [26:0] io_ptw_req_bits_bits_addr,
  output        io_core_exe_0_iresp_valid,
  output [6:0]  io_core_exe_0_iresp_bits_uop_rob_idx,
                io_core_exe_0_iresp_bits_uop_pdst,
  output        io_core_exe_0_iresp_bits_uop_is_amo,
                io_core_exe_0_iresp_bits_uop_uses_stq,
  output [1:0]  io_core_exe_0_iresp_bits_uop_dst_rtype,
  output [63:0] io_core_exe_0_iresp_bits_data,
  output        io_core_exe_0_fresp_valid,
  output [6:0]  io_core_exe_0_fresp_bits_uop_uopc,
  output [15:0] io_core_exe_0_fresp_bits_uop_br_mask,
  output [6:0]  io_core_exe_0_fresp_bits_uop_rob_idx,
  output [4:0]  io_core_exe_0_fresp_bits_uop_stq_idx,
  output [6:0]  io_core_exe_0_fresp_bits_uop_pdst,
  output [1:0]  io_core_exe_0_fresp_bits_uop_mem_size,
  output        io_core_exe_0_fresp_bits_uop_is_amo,
                io_core_exe_0_fresp_bits_uop_uses_stq,
  output [1:0]  io_core_exe_0_fresp_bits_uop_dst_rtype,
  output        io_core_exe_0_fresp_bits_uop_fp_val,
  output [64:0] io_core_exe_0_fresp_bits_data,
  output [4:0]  io_core_dis_ldq_idx_0,
                io_core_dis_ldq_idx_1,
                io_core_dis_ldq_idx_2,
                io_core_dis_stq_idx_0,
                io_core_dis_stq_idx_1,
                io_core_dis_stq_idx_2,
  output        io_core_ldq_full_0,
                io_core_ldq_full_1,
                io_core_ldq_full_2,
                io_core_stq_full_0,
                io_core_stq_full_1,
                io_core_stq_full_2,
                io_core_fp_stdata_ready,
                io_core_clr_bsy_0_valid,
  output [6:0]  io_core_clr_bsy_0_bits,
  output        io_core_clr_bsy_1_valid,
  output [6:0]  io_core_clr_bsy_1_bits,
  output        io_core_spec_ld_wakeup_0_valid,
  output [6:0]  io_core_spec_ld_wakeup_0_bits,
  output        io_core_ld_miss,
                io_core_fencei_rdy,
                io_core_lxcpt_valid,
  output [15:0] io_core_lxcpt_bits_uop_br_mask,
  output [6:0]  io_core_lxcpt_bits_uop_rob_idx,
  output [4:0]  io_core_lxcpt_bits_cause,
  output [39:0] io_core_lxcpt_bits_badvaddr,
  output        io_core_perf_acquire,
                io_dmem_req_valid,
                io_dmem_req_bits_0_valid,
  output [6:0]  io_dmem_req_bits_0_bits_uop_uopc,
  output [31:0] io_dmem_req_bits_0_bits_uop_inst,
                io_dmem_req_bits_0_bits_uop_debug_inst,
  output        io_dmem_req_bits_0_bits_uop_is_rvc,
  output [39:0] io_dmem_req_bits_0_bits_uop_debug_pc,
  output [2:0]  io_dmem_req_bits_0_bits_uop_iq_type,
  output [9:0]  io_dmem_req_bits_0_bits_uop_fu_code,
  output [3:0]  io_dmem_req_bits_0_bits_uop_ctrl_br_type,
  output [1:0]  io_dmem_req_bits_0_bits_uop_ctrl_op1_sel,
  output [2:0]  io_dmem_req_bits_0_bits_uop_ctrl_op2_sel,
                io_dmem_req_bits_0_bits_uop_ctrl_imm_sel,
  output [3:0]  io_dmem_req_bits_0_bits_uop_ctrl_op_fcn,
  output        io_dmem_req_bits_0_bits_uop_ctrl_fcn_dw,
  output [2:0]  io_dmem_req_bits_0_bits_uop_ctrl_csr_cmd,
  output        io_dmem_req_bits_0_bits_uop_ctrl_is_load,
                io_dmem_req_bits_0_bits_uop_ctrl_is_sta,
                io_dmem_req_bits_0_bits_uop_ctrl_is_std,
  output [1:0]  io_dmem_req_bits_0_bits_uop_iw_state,
  output        io_dmem_req_bits_0_bits_uop_iw_p1_poisoned,
                io_dmem_req_bits_0_bits_uop_iw_p2_poisoned,
                io_dmem_req_bits_0_bits_uop_is_br,
                io_dmem_req_bits_0_bits_uop_is_jalr,
                io_dmem_req_bits_0_bits_uop_is_jal,
                io_dmem_req_bits_0_bits_uop_is_sfb,
  output [15:0] io_dmem_req_bits_0_bits_uop_br_mask,
  output [3:0]  io_dmem_req_bits_0_bits_uop_br_tag,
  output [4:0]  io_dmem_req_bits_0_bits_uop_ftq_idx,
  output        io_dmem_req_bits_0_bits_uop_edge_inst,
  output [5:0]  io_dmem_req_bits_0_bits_uop_pc_lob,
  output        io_dmem_req_bits_0_bits_uop_taken,
  output [19:0] io_dmem_req_bits_0_bits_uop_imm_packed,
  output [11:0] io_dmem_req_bits_0_bits_uop_csr_addr,
  output [6:0]  io_dmem_req_bits_0_bits_uop_rob_idx,
  output [4:0]  io_dmem_req_bits_0_bits_uop_ldq_idx,
                io_dmem_req_bits_0_bits_uop_stq_idx,
  output [1:0]  io_dmem_req_bits_0_bits_uop_rxq_idx,
  output [6:0]  io_dmem_req_bits_0_bits_uop_pdst,
                io_dmem_req_bits_0_bits_uop_prs1,
                io_dmem_req_bits_0_bits_uop_prs2,
                io_dmem_req_bits_0_bits_uop_prs3,
  output [4:0]  io_dmem_req_bits_0_bits_uop_ppred,
  output        io_dmem_req_bits_0_bits_uop_prs1_busy,
                io_dmem_req_bits_0_bits_uop_prs2_busy,
                io_dmem_req_bits_0_bits_uop_prs3_busy,
                io_dmem_req_bits_0_bits_uop_ppred_busy,
  output [6:0]  io_dmem_req_bits_0_bits_uop_stale_pdst,
  output        io_dmem_req_bits_0_bits_uop_exception,
  output [63:0] io_dmem_req_bits_0_bits_uop_exc_cause,
  output        io_dmem_req_bits_0_bits_uop_bypassable,
  output [4:0]  io_dmem_req_bits_0_bits_uop_mem_cmd,
  output [1:0]  io_dmem_req_bits_0_bits_uop_mem_size,
  output        io_dmem_req_bits_0_bits_uop_mem_signed,
                io_dmem_req_bits_0_bits_uop_is_fence,
                io_dmem_req_bits_0_bits_uop_is_fencei,
                io_dmem_req_bits_0_bits_uop_is_amo,
                io_dmem_req_bits_0_bits_uop_uses_ldq,
                io_dmem_req_bits_0_bits_uop_uses_stq,
                io_dmem_req_bits_0_bits_uop_is_sys_pc2epc,
                io_dmem_req_bits_0_bits_uop_is_unique,
                io_dmem_req_bits_0_bits_uop_flush_on_commit,
                io_dmem_req_bits_0_bits_uop_ldst_is_rs1,
  output [5:0]  io_dmem_req_bits_0_bits_uop_ldst,
                io_dmem_req_bits_0_bits_uop_lrs1,
                io_dmem_req_bits_0_bits_uop_lrs2,
                io_dmem_req_bits_0_bits_uop_lrs3,
  output        io_dmem_req_bits_0_bits_uop_ldst_val,
  output [1:0]  io_dmem_req_bits_0_bits_uop_dst_rtype,
                io_dmem_req_bits_0_bits_uop_lrs1_rtype,
                io_dmem_req_bits_0_bits_uop_lrs2_rtype,
  output        io_dmem_req_bits_0_bits_uop_frs3_en,
                io_dmem_req_bits_0_bits_uop_fp_val,
                io_dmem_req_bits_0_bits_uop_fp_single,
                io_dmem_req_bits_0_bits_uop_xcpt_pf_if,
                io_dmem_req_bits_0_bits_uop_xcpt_ae_if,
                io_dmem_req_bits_0_bits_uop_xcpt_ma_if,
                io_dmem_req_bits_0_bits_uop_bp_debug_if,
                io_dmem_req_bits_0_bits_uop_bp_xcpt_if,
  output [1:0]  io_dmem_req_bits_0_bits_uop_debug_fsrc,
                io_dmem_req_bits_0_bits_uop_debug_tsrc,
  output [39:0] io_dmem_req_bits_0_bits_addr,
  output [63:0] io_dmem_req_bits_0_bits_data,
  output        io_dmem_req_bits_0_bits_is_hella,
                io_dmem_s1_kill_0,
  output [15:0] io_dmem_brupdate_b1_resolve_mask,
                io_dmem_brupdate_b1_mispredict_mask,
  output        io_dmem_exception,
                io_dmem_release_ready,
                io_dmem_force_order,
                io_hellacache_req_ready,
                io_hellacache_s2_nack,
                io_hellacache_resp_valid,
  output [63:0] io_hellacache_resp_bits_data,
  output        io_hellacache_s2_xcpt_ae_ld
);

  wire              _GEN;	// @[lsu.scala:521:42, :1529:34, :1535:38, :1552:43, :1555:38, :1562:40, :1578:42]
  wire              _T_2024;	// @[lsu.scala:1578:28]
  wire              _GEN_0;	// @[lsu.scala:518:42, :1529:34, :1535:38]
  wire              _T_2013;	// @[lsu.scala:1535:28]
  wire              store_needs_order;	// @[lsu.scala:407:35, :1497:3, :1498:64]
  wire              nacking_loads_23;	// @[lsu.scala:1056:34, :1286:5, :1289:7]
  wire              nacking_loads_22;	// @[lsu.scala:1056:34, :1286:5, :1289:7]
  wire              nacking_loads_21;	// @[lsu.scala:1056:34, :1286:5, :1289:7]
  wire              nacking_loads_20;	// @[lsu.scala:1056:34, :1286:5, :1289:7]
  wire              nacking_loads_19;	// @[lsu.scala:1056:34, :1286:5, :1289:7]
  wire              nacking_loads_18;	// @[lsu.scala:1056:34, :1286:5, :1289:7]
  wire              nacking_loads_17;	// @[lsu.scala:1056:34, :1286:5, :1289:7]
  wire              nacking_loads_16;	// @[lsu.scala:1056:34, :1286:5, :1289:7]
  wire              nacking_loads_15;	// @[lsu.scala:1056:34, :1286:5, :1289:7]
  wire              nacking_loads_14;	// @[lsu.scala:1056:34, :1286:5, :1289:7]
  wire              nacking_loads_13;	// @[lsu.scala:1056:34, :1286:5, :1289:7]
  wire              nacking_loads_12;	// @[lsu.scala:1056:34, :1286:5, :1289:7]
  wire              nacking_loads_11;	// @[lsu.scala:1056:34, :1286:5, :1289:7]
  wire              nacking_loads_10;	// @[lsu.scala:1056:34, :1286:5, :1289:7]
  wire              nacking_loads_9;	// @[lsu.scala:1056:34, :1286:5, :1289:7]
  wire              nacking_loads_8;	// @[lsu.scala:1056:34, :1286:5, :1289:7]
  wire              nacking_loads_7;	// @[lsu.scala:1056:34, :1286:5, :1289:7]
  wire              nacking_loads_6;	// @[lsu.scala:1056:34, :1286:5, :1289:7]
  wire              nacking_loads_5;	// @[lsu.scala:1056:34, :1286:5, :1289:7]
  wire              nacking_loads_4;	// @[lsu.scala:1056:34, :1286:5, :1289:7]
  wire              nacking_loads_3;	// @[lsu.scala:1056:34, :1286:5, :1289:7]
  wire              nacking_loads_2;	// @[lsu.scala:1056:34, :1286:5, :1289:7]
  wire              nacking_loads_1;	// @[lsu.scala:1056:34, :1286:5, :1289:7]
  wire              nacking_loads_0;	// @[lsu.scala:1056:34, :1286:5, :1289:7]
  wire              block_load_wakeup;	// @[lsu.scala:1201:80, :1212:43, :1213:25]
  reg               mem_xcpt_valids_0;	// @[lsu.scala:669:32]
  wire              _will_fire_store_commit_0_T_2;	// @[lsu.scala:538:31]
  wire [4:0]        _forwarding_age_logic_0_io_forwarding_idx;	// @[lsu.scala:1180:57]
  wire              _dtlb_io_miss_rdy;	// @[lsu.scala:248:20]
  wire              _dtlb_io_resp_0_miss;	// @[lsu.scala:248:20]
  wire [31:0]       _dtlb_io_resp_0_paddr;	// @[lsu.scala:248:20]
  wire              _dtlb_io_resp_0_pf_ld;	// @[lsu.scala:248:20]
  wire              _dtlb_io_resp_0_pf_st;	// @[lsu.scala:248:20]
  wire              _dtlb_io_resp_0_ae_ld;	// @[lsu.scala:248:20]
  wire              _dtlb_io_resp_0_ae_st;	// @[lsu.scala:248:20]
  wire              _dtlb_io_resp_0_ma_ld;	// @[lsu.scala:248:20]
  wire              _dtlb_io_resp_0_ma_st;	// @[lsu.scala:248:20]
  wire              _dtlb_io_resp_0_cacheable;	// @[lsu.scala:248:20]
  reg               ldq_0_valid;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_0_bits_uop_uopc;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_0_bits_uop_inst;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_0_bits_uop_debug_inst;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_is_rvc;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_0_bits_uop_debug_pc;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_0_bits_uop_iq_type;	// @[lsu.scala:209:16]
  reg  [9:0]        ldq_0_bits_uop_fu_code;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_0_bits_uop_ctrl_br_type;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_0_bits_uop_ctrl_op1_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_0_bits_uop_ctrl_op2_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_0_bits_uop_ctrl_imm_sel;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_0_bits_uop_ctrl_op_fcn;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_0_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_ctrl_is_load;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_ctrl_is_sta;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_ctrl_is_std;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_0_bits_uop_iw_state;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_iw_p1_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_iw_p2_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_is_br;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_is_jalr;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_is_jal;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_is_sfb;	// @[lsu.scala:209:16]
  reg  [15:0]       ldq_0_bits_uop_br_mask;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_0_bits_uop_br_tag;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_0_bits_uop_ftq_idx;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_edge_inst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_0_bits_uop_pc_lob;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_taken;	// @[lsu.scala:209:16]
  reg  [19:0]       ldq_0_bits_uop_imm_packed;	// @[lsu.scala:209:16]
  reg  [11:0]       ldq_0_bits_uop_csr_addr;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_0_bits_uop_rob_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_0_bits_uop_ldq_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_0_bits_uop_stq_idx;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_0_bits_uop_rxq_idx;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_0_bits_uop_pdst;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_0_bits_uop_prs1;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_0_bits_uop_prs2;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_0_bits_uop_prs3;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_0_bits_uop_ppred;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_prs1_busy;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_prs2_busy;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_prs3_busy;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_ppred_busy;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_0_bits_uop_stale_pdst;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_exception;	// @[lsu.scala:209:16]
  reg  [63:0]       ldq_0_bits_uop_exc_cause;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_bypassable;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_0_bits_uop_mem_cmd;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_0_bits_uop_mem_size;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_mem_signed;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_is_fence;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_is_fencei;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_is_amo;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_uses_ldq;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_uses_stq;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_is_sys_pc2epc;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_is_unique;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_flush_on_commit;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_ldst_is_rs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_0_bits_uop_ldst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_0_bits_uop_lrs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_0_bits_uop_lrs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_0_bits_uop_lrs3;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_ldst_val;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_0_bits_uop_dst_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_0_bits_uop_lrs1_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_0_bits_uop_lrs2_rtype;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_frs3_en;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_fp_val;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_fp_single;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_xcpt_pf_if;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_xcpt_ae_if;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_xcpt_ma_if;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_bp_debug_if;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_bp_xcpt_if;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_0_bits_uop_debug_fsrc;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_0_bits_uop_debug_tsrc;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_addr_valid;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_0_bits_addr_bits;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_addr_is_virtual;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_addr_is_uncacheable;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_executed;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_succeeded;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_order_fail;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_observed;	// @[lsu.scala:209:16]
  reg  [23:0]       ldq_0_bits_st_dep_mask;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_0_bits_youngest_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_forward_std_val;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_0_bits_forward_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_1_valid;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_1_bits_uop_uopc;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_1_bits_uop_inst;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_1_bits_uop_debug_inst;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_is_rvc;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_1_bits_uop_debug_pc;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_1_bits_uop_iq_type;	// @[lsu.scala:209:16]
  reg  [9:0]        ldq_1_bits_uop_fu_code;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_1_bits_uop_ctrl_br_type;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_1_bits_uop_ctrl_op1_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_1_bits_uop_ctrl_op2_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_1_bits_uop_ctrl_imm_sel;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_1_bits_uop_ctrl_op_fcn;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_1_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_ctrl_is_load;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_ctrl_is_sta;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_ctrl_is_std;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_1_bits_uop_iw_state;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_iw_p1_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_iw_p2_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_is_br;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_is_jalr;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_is_jal;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_is_sfb;	// @[lsu.scala:209:16]
  reg  [15:0]       ldq_1_bits_uop_br_mask;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_1_bits_uop_br_tag;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_1_bits_uop_ftq_idx;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_edge_inst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_1_bits_uop_pc_lob;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_taken;	// @[lsu.scala:209:16]
  reg  [19:0]       ldq_1_bits_uop_imm_packed;	// @[lsu.scala:209:16]
  reg  [11:0]       ldq_1_bits_uop_csr_addr;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_1_bits_uop_rob_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_1_bits_uop_ldq_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_1_bits_uop_stq_idx;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_1_bits_uop_rxq_idx;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_1_bits_uop_pdst;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_1_bits_uop_prs1;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_1_bits_uop_prs2;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_1_bits_uop_prs3;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_1_bits_uop_ppred;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_prs1_busy;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_prs2_busy;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_prs3_busy;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_ppred_busy;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_1_bits_uop_stale_pdst;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_exception;	// @[lsu.scala:209:16]
  reg  [63:0]       ldq_1_bits_uop_exc_cause;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_bypassable;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_1_bits_uop_mem_cmd;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_1_bits_uop_mem_size;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_mem_signed;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_is_fence;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_is_fencei;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_is_amo;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_uses_ldq;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_uses_stq;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_is_sys_pc2epc;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_is_unique;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_flush_on_commit;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_ldst_is_rs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_1_bits_uop_ldst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_1_bits_uop_lrs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_1_bits_uop_lrs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_1_bits_uop_lrs3;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_ldst_val;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_1_bits_uop_dst_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_1_bits_uop_lrs1_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_1_bits_uop_lrs2_rtype;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_frs3_en;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_fp_val;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_fp_single;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_xcpt_pf_if;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_xcpt_ae_if;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_xcpt_ma_if;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_bp_debug_if;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_bp_xcpt_if;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_1_bits_uop_debug_fsrc;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_1_bits_uop_debug_tsrc;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_addr_valid;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_1_bits_addr_bits;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_addr_is_virtual;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_addr_is_uncacheable;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_executed;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_succeeded;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_order_fail;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_observed;	// @[lsu.scala:209:16]
  reg  [23:0]       ldq_1_bits_st_dep_mask;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_1_bits_youngest_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_forward_std_val;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_1_bits_forward_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_2_valid;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_2_bits_uop_uopc;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_2_bits_uop_inst;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_2_bits_uop_debug_inst;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_is_rvc;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_2_bits_uop_debug_pc;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_2_bits_uop_iq_type;	// @[lsu.scala:209:16]
  reg  [9:0]        ldq_2_bits_uop_fu_code;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_2_bits_uop_ctrl_br_type;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_2_bits_uop_ctrl_op1_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_2_bits_uop_ctrl_op2_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_2_bits_uop_ctrl_imm_sel;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_2_bits_uop_ctrl_op_fcn;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_2_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_ctrl_is_load;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_ctrl_is_sta;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_ctrl_is_std;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_2_bits_uop_iw_state;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_iw_p1_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_iw_p2_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_is_br;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_is_jalr;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_is_jal;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_is_sfb;	// @[lsu.scala:209:16]
  reg  [15:0]       ldq_2_bits_uop_br_mask;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_2_bits_uop_br_tag;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_2_bits_uop_ftq_idx;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_edge_inst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_2_bits_uop_pc_lob;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_taken;	// @[lsu.scala:209:16]
  reg  [19:0]       ldq_2_bits_uop_imm_packed;	// @[lsu.scala:209:16]
  reg  [11:0]       ldq_2_bits_uop_csr_addr;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_2_bits_uop_rob_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_2_bits_uop_ldq_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_2_bits_uop_stq_idx;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_2_bits_uop_rxq_idx;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_2_bits_uop_pdst;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_2_bits_uop_prs1;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_2_bits_uop_prs2;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_2_bits_uop_prs3;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_2_bits_uop_ppred;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_prs1_busy;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_prs2_busy;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_prs3_busy;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_ppred_busy;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_2_bits_uop_stale_pdst;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_exception;	// @[lsu.scala:209:16]
  reg  [63:0]       ldq_2_bits_uop_exc_cause;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_bypassable;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_2_bits_uop_mem_cmd;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_2_bits_uop_mem_size;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_mem_signed;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_is_fence;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_is_fencei;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_is_amo;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_uses_ldq;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_uses_stq;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_is_sys_pc2epc;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_is_unique;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_flush_on_commit;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_ldst_is_rs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_2_bits_uop_ldst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_2_bits_uop_lrs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_2_bits_uop_lrs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_2_bits_uop_lrs3;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_ldst_val;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_2_bits_uop_dst_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_2_bits_uop_lrs1_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_2_bits_uop_lrs2_rtype;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_frs3_en;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_fp_val;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_fp_single;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_xcpt_pf_if;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_xcpt_ae_if;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_xcpt_ma_if;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_bp_debug_if;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_bp_xcpt_if;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_2_bits_uop_debug_fsrc;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_2_bits_uop_debug_tsrc;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_addr_valid;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_2_bits_addr_bits;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_addr_is_virtual;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_addr_is_uncacheable;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_executed;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_succeeded;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_order_fail;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_observed;	// @[lsu.scala:209:16]
  reg  [23:0]       ldq_2_bits_st_dep_mask;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_2_bits_youngest_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_forward_std_val;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_2_bits_forward_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_3_valid;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_3_bits_uop_uopc;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_3_bits_uop_inst;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_3_bits_uop_debug_inst;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_is_rvc;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_3_bits_uop_debug_pc;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_3_bits_uop_iq_type;	// @[lsu.scala:209:16]
  reg  [9:0]        ldq_3_bits_uop_fu_code;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_3_bits_uop_ctrl_br_type;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_3_bits_uop_ctrl_op1_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_3_bits_uop_ctrl_op2_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_3_bits_uop_ctrl_imm_sel;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_3_bits_uop_ctrl_op_fcn;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_3_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_ctrl_is_load;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_ctrl_is_sta;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_ctrl_is_std;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_3_bits_uop_iw_state;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_iw_p1_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_iw_p2_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_is_br;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_is_jalr;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_is_jal;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_is_sfb;	// @[lsu.scala:209:16]
  reg  [15:0]       ldq_3_bits_uop_br_mask;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_3_bits_uop_br_tag;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_3_bits_uop_ftq_idx;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_edge_inst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_3_bits_uop_pc_lob;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_taken;	// @[lsu.scala:209:16]
  reg  [19:0]       ldq_3_bits_uop_imm_packed;	// @[lsu.scala:209:16]
  reg  [11:0]       ldq_3_bits_uop_csr_addr;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_3_bits_uop_rob_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_3_bits_uop_ldq_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_3_bits_uop_stq_idx;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_3_bits_uop_rxq_idx;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_3_bits_uop_pdst;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_3_bits_uop_prs1;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_3_bits_uop_prs2;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_3_bits_uop_prs3;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_3_bits_uop_ppred;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_prs1_busy;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_prs2_busy;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_prs3_busy;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_ppred_busy;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_3_bits_uop_stale_pdst;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_exception;	// @[lsu.scala:209:16]
  reg  [63:0]       ldq_3_bits_uop_exc_cause;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_bypassable;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_3_bits_uop_mem_cmd;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_3_bits_uop_mem_size;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_mem_signed;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_is_fence;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_is_fencei;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_is_amo;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_uses_ldq;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_uses_stq;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_is_sys_pc2epc;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_is_unique;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_flush_on_commit;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_ldst_is_rs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_3_bits_uop_ldst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_3_bits_uop_lrs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_3_bits_uop_lrs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_3_bits_uop_lrs3;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_ldst_val;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_3_bits_uop_dst_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_3_bits_uop_lrs1_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_3_bits_uop_lrs2_rtype;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_frs3_en;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_fp_val;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_fp_single;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_xcpt_pf_if;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_xcpt_ae_if;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_xcpt_ma_if;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_bp_debug_if;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_bp_xcpt_if;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_3_bits_uop_debug_fsrc;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_3_bits_uop_debug_tsrc;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_addr_valid;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_3_bits_addr_bits;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_addr_is_virtual;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_addr_is_uncacheable;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_executed;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_succeeded;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_order_fail;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_observed;	// @[lsu.scala:209:16]
  reg  [23:0]       ldq_3_bits_st_dep_mask;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_3_bits_youngest_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_forward_std_val;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_3_bits_forward_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_4_valid;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_4_bits_uop_uopc;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_4_bits_uop_inst;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_4_bits_uop_debug_inst;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_is_rvc;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_4_bits_uop_debug_pc;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_4_bits_uop_iq_type;	// @[lsu.scala:209:16]
  reg  [9:0]        ldq_4_bits_uop_fu_code;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_4_bits_uop_ctrl_br_type;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_4_bits_uop_ctrl_op1_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_4_bits_uop_ctrl_op2_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_4_bits_uop_ctrl_imm_sel;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_4_bits_uop_ctrl_op_fcn;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_4_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_ctrl_is_load;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_ctrl_is_sta;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_ctrl_is_std;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_4_bits_uop_iw_state;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_iw_p1_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_iw_p2_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_is_br;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_is_jalr;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_is_jal;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_is_sfb;	// @[lsu.scala:209:16]
  reg  [15:0]       ldq_4_bits_uop_br_mask;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_4_bits_uop_br_tag;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_4_bits_uop_ftq_idx;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_edge_inst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_4_bits_uop_pc_lob;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_taken;	// @[lsu.scala:209:16]
  reg  [19:0]       ldq_4_bits_uop_imm_packed;	// @[lsu.scala:209:16]
  reg  [11:0]       ldq_4_bits_uop_csr_addr;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_4_bits_uop_rob_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_4_bits_uop_ldq_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_4_bits_uop_stq_idx;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_4_bits_uop_rxq_idx;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_4_bits_uop_pdst;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_4_bits_uop_prs1;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_4_bits_uop_prs2;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_4_bits_uop_prs3;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_4_bits_uop_ppred;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_prs1_busy;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_prs2_busy;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_prs3_busy;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_ppred_busy;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_4_bits_uop_stale_pdst;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_exception;	// @[lsu.scala:209:16]
  reg  [63:0]       ldq_4_bits_uop_exc_cause;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_bypassable;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_4_bits_uop_mem_cmd;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_4_bits_uop_mem_size;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_mem_signed;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_is_fence;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_is_fencei;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_is_amo;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_uses_ldq;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_uses_stq;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_is_sys_pc2epc;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_is_unique;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_flush_on_commit;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_ldst_is_rs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_4_bits_uop_ldst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_4_bits_uop_lrs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_4_bits_uop_lrs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_4_bits_uop_lrs3;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_ldst_val;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_4_bits_uop_dst_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_4_bits_uop_lrs1_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_4_bits_uop_lrs2_rtype;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_frs3_en;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_fp_val;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_fp_single;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_xcpt_pf_if;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_xcpt_ae_if;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_xcpt_ma_if;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_bp_debug_if;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_bp_xcpt_if;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_4_bits_uop_debug_fsrc;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_4_bits_uop_debug_tsrc;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_addr_valid;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_4_bits_addr_bits;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_addr_is_virtual;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_addr_is_uncacheable;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_executed;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_succeeded;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_order_fail;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_observed;	// @[lsu.scala:209:16]
  reg  [23:0]       ldq_4_bits_st_dep_mask;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_4_bits_youngest_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_forward_std_val;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_4_bits_forward_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_5_valid;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_5_bits_uop_uopc;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_5_bits_uop_inst;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_5_bits_uop_debug_inst;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_is_rvc;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_5_bits_uop_debug_pc;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_5_bits_uop_iq_type;	// @[lsu.scala:209:16]
  reg  [9:0]        ldq_5_bits_uop_fu_code;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_5_bits_uop_ctrl_br_type;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_5_bits_uop_ctrl_op1_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_5_bits_uop_ctrl_op2_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_5_bits_uop_ctrl_imm_sel;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_5_bits_uop_ctrl_op_fcn;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_5_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_ctrl_is_load;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_ctrl_is_sta;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_ctrl_is_std;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_5_bits_uop_iw_state;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_iw_p1_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_iw_p2_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_is_br;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_is_jalr;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_is_jal;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_is_sfb;	// @[lsu.scala:209:16]
  reg  [15:0]       ldq_5_bits_uop_br_mask;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_5_bits_uop_br_tag;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_5_bits_uop_ftq_idx;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_edge_inst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_5_bits_uop_pc_lob;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_taken;	// @[lsu.scala:209:16]
  reg  [19:0]       ldq_5_bits_uop_imm_packed;	// @[lsu.scala:209:16]
  reg  [11:0]       ldq_5_bits_uop_csr_addr;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_5_bits_uop_rob_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_5_bits_uop_ldq_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_5_bits_uop_stq_idx;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_5_bits_uop_rxq_idx;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_5_bits_uop_pdst;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_5_bits_uop_prs1;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_5_bits_uop_prs2;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_5_bits_uop_prs3;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_5_bits_uop_ppred;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_prs1_busy;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_prs2_busy;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_prs3_busy;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_ppred_busy;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_5_bits_uop_stale_pdst;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_exception;	// @[lsu.scala:209:16]
  reg  [63:0]       ldq_5_bits_uop_exc_cause;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_bypassable;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_5_bits_uop_mem_cmd;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_5_bits_uop_mem_size;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_mem_signed;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_is_fence;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_is_fencei;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_is_amo;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_uses_ldq;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_uses_stq;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_is_sys_pc2epc;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_is_unique;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_flush_on_commit;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_ldst_is_rs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_5_bits_uop_ldst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_5_bits_uop_lrs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_5_bits_uop_lrs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_5_bits_uop_lrs3;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_ldst_val;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_5_bits_uop_dst_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_5_bits_uop_lrs1_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_5_bits_uop_lrs2_rtype;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_frs3_en;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_fp_val;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_fp_single;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_xcpt_pf_if;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_xcpt_ae_if;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_xcpt_ma_if;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_bp_debug_if;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_bp_xcpt_if;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_5_bits_uop_debug_fsrc;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_5_bits_uop_debug_tsrc;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_addr_valid;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_5_bits_addr_bits;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_addr_is_virtual;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_addr_is_uncacheable;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_executed;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_succeeded;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_order_fail;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_observed;	// @[lsu.scala:209:16]
  reg  [23:0]       ldq_5_bits_st_dep_mask;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_5_bits_youngest_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_forward_std_val;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_5_bits_forward_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_6_valid;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_6_bits_uop_uopc;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_6_bits_uop_inst;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_6_bits_uop_debug_inst;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_is_rvc;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_6_bits_uop_debug_pc;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_6_bits_uop_iq_type;	// @[lsu.scala:209:16]
  reg  [9:0]        ldq_6_bits_uop_fu_code;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_6_bits_uop_ctrl_br_type;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_6_bits_uop_ctrl_op1_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_6_bits_uop_ctrl_op2_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_6_bits_uop_ctrl_imm_sel;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_6_bits_uop_ctrl_op_fcn;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_6_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_ctrl_is_load;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_ctrl_is_sta;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_ctrl_is_std;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_6_bits_uop_iw_state;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_iw_p1_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_iw_p2_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_is_br;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_is_jalr;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_is_jal;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_is_sfb;	// @[lsu.scala:209:16]
  reg  [15:0]       ldq_6_bits_uop_br_mask;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_6_bits_uop_br_tag;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_6_bits_uop_ftq_idx;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_edge_inst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_6_bits_uop_pc_lob;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_taken;	// @[lsu.scala:209:16]
  reg  [19:0]       ldq_6_bits_uop_imm_packed;	// @[lsu.scala:209:16]
  reg  [11:0]       ldq_6_bits_uop_csr_addr;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_6_bits_uop_rob_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_6_bits_uop_ldq_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_6_bits_uop_stq_idx;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_6_bits_uop_rxq_idx;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_6_bits_uop_pdst;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_6_bits_uop_prs1;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_6_bits_uop_prs2;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_6_bits_uop_prs3;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_6_bits_uop_ppred;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_prs1_busy;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_prs2_busy;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_prs3_busy;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_ppred_busy;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_6_bits_uop_stale_pdst;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_exception;	// @[lsu.scala:209:16]
  reg  [63:0]       ldq_6_bits_uop_exc_cause;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_bypassable;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_6_bits_uop_mem_cmd;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_6_bits_uop_mem_size;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_mem_signed;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_is_fence;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_is_fencei;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_is_amo;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_uses_ldq;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_uses_stq;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_is_sys_pc2epc;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_is_unique;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_flush_on_commit;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_ldst_is_rs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_6_bits_uop_ldst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_6_bits_uop_lrs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_6_bits_uop_lrs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_6_bits_uop_lrs3;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_ldst_val;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_6_bits_uop_dst_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_6_bits_uop_lrs1_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_6_bits_uop_lrs2_rtype;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_frs3_en;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_fp_val;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_fp_single;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_xcpt_pf_if;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_xcpt_ae_if;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_xcpt_ma_if;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_bp_debug_if;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_bp_xcpt_if;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_6_bits_uop_debug_fsrc;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_6_bits_uop_debug_tsrc;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_addr_valid;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_6_bits_addr_bits;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_addr_is_virtual;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_addr_is_uncacheable;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_executed;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_succeeded;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_order_fail;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_observed;	// @[lsu.scala:209:16]
  reg  [23:0]       ldq_6_bits_st_dep_mask;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_6_bits_youngest_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_forward_std_val;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_6_bits_forward_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_7_valid;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_7_bits_uop_uopc;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_7_bits_uop_inst;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_7_bits_uop_debug_inst;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_is_rvc;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_7_bits_uop_debug_pc;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_7_bits_uop_iq_type;	// @[lsu.scala:209:16]
  reg  [9:0]        ldq_7_bits_uop_fu_code;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_7_bits_uop_ctrl_br_type;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_7_bits_uop_ctrl_op1_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_7_bits_uop_ctrl_op2_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_7_bits_uop_ctrl_imm_sel;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_7_bits_uop_ctrl_op_fcn;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_7_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_ctrl_is_load;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_ctrl_is_sta;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_ctrl_is_std;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_7_bits_uop_iw_state;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_iw_p1_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_iw_p2_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_is_br;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_is_jalr;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_is_jal;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_is_sfb;	// @[lsu.scala:209:16]
  reg  [15:0]       ldq_7_bits_uop_br_mask;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_7_bits_uop_br_tag;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_7_bits_uop_ftq_idx;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_edge_inst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_7_bits_uop_pc_lob;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_taken;	// @[lsu.scala:209:16]
  reg  [19:0]       ldq_7_bits_uop_imm_packed;	// @[lsu.scala:209:16]
  reg  [11:0]       ldq_7_bits_uop_csr_addr;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_7_bits_uop_rob_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_7_bits_uop_ldq_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_7_bits_uop_stq_idx;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_7_bits_uop_rxq_idx;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_7_bits_uop_pdst;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_7_bits_uop_prs1;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_7_bits_uop_prs2;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_7_bits_uop_prs3;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_7_bits_uop_ppred;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_prs1_busy;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_prs2_busy;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_prs3_busy;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_ppred_busy;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_7_bits_uop_stale_pdst;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_exception;	// @[lsu.scala:209:16]
  reg  [63:0]       ldq_7_bits_uop_exc_cause;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_bypassable;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_7_bits_uop_mem_cmd;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_7_bits_uop_mem_size;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_mem_signed;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_is_fence;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_is_fencei;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_is_amo;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_uses_ldq;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_uses_stq;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_is_sys_pc2epc;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_is_unique;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_flush_on_commit;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_ldst_is_rs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_7_bits_uop_ldst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_7_bits_uop_lrs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_7_bits_uop_lrs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_7_bits_uop_lrs3;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_ldst_val;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_7_bits_uop_dst_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_7_bits_uop_lrs1_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_7_bits_uop_lrs2_rtype;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_frs3_en;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_fp_val;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_fp_single;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_xcpt_pf_if;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_xcpt_ae_if;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_xcpt_ma_if;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_bp_debug_if;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_bp_xcpt_if;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_7_bits_uop_debug_fsrc;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_7_bits_uop_debug_tsrc;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_addr_valid;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_7_bits_addr_bits;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_addr_is_virtual;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_addr_is_uncacheable;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_executed;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_succeeded;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_order_fail;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_observed;	// @[lsu.scala:209:16]
  reg  [23:0]       ldq_7_bits_st_dep_mask;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_7_bits_youngest_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_forward_std_val;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_7_bits_forward_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_8_valid;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_8_bits_uop_uopc;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_8_bits_uop_inst;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_8_bits_uop_debug_inst;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_is_rvc;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_8_bits_uop_debug_pc;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_8_bits_uop_iq_type;	// @[lsu.scala:209:16]
  reg  [9:0]        ldq_8_bits_uop_fu_code;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_8_bits_uop_ctrl_br_type;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_8_bits_uop_ctrl_op1_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_8_bits_uop_ctrl_op2_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_8_bits_uop_ctrl_imm_sel;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_8_bits_uop_ctrl_op_fcn;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_8_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_ctrl_is_load;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_ctrl_is_sta;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_ctrl_is_std;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_8_bits_uop_iw_state;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_iw_p1_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_iw_p2_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_is_br;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_is_jalr;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_is_jal;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_is_sfb;	// @[lsu.scala:209:16]
  reg  [15:0]       ldq_8_bits_uop_br_mask;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_8_bits_uop_br_tag;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_8_bits_uop_ftq_idx;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_edge_inst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_8_bits_uop_pc_lob;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_taken;	// @[lsu.scala:209:16]
  reg  [19:0]       ldq_8_bits_uop_imm_packed;	// @[lsu.scala:209:16]
  reg  [11:0]       ldq_8_bits_uop_csr_addr;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_8_bits_uop_rob_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_8_bits_uop_ldq_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_8_bits_uop_stq_idx;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_8_bits_uop_rxq_idx;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_8_bits_uop_pdst;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_8_bits_uop_prs1;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_8_bits_uop_prs2;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_8_bits_uop_prs3;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_8_bits_uop_ppred;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_prs1_busy;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_prs2_busy;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_prs3_busy;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_ppred_busy;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_8_bits_uop_stale_pdst;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_exception;	// @[lsu.scala:209:16]
  reg  [63:0]       ldq_8_bits_uop_exc_cause;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_bypassable;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_8_bits_uop_mem_cmd;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_8_bits_uop_mem_size;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_mem_signed;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_is_fence;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_is_fencei;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_is_amo;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_uses_ldq;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_uses_stq;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_is_sys_pc2epc;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_is_unique;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_flush_on_commit;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_ldst_is_rs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_8_bits_uop_ldst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_8_bits_uop_lrs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_8_bits_uop_lrs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_8_bits_uop_lrs3;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_ldst_val;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_8_bits_uop_dst_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_8_bits_uop_lrs1_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_8_bits_uop_lrs2_rtype;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_frs3_en;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_fp_val;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_fp_single;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_xcpt_pf_if;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_xcpt_ae_if;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_xcpt_ma_if;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_bp_debug_if;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_bp_xcpt_if;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_8_bits_uop_debug_fsrc;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_8_bits_uop_debug_tsrc;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_addr_valid;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_8_bits_addr_bits;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_addr_is_virtual;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_addr_is_uncacheable;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_executed;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_succeeded;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_order_fail;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_observed;	// @[lsu.scala:209:16]
  reg  [23:0]       ldq_8_bits_st_dep_mask;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_8_bits_youngest_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_forward_std_val;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_8_bits_forward_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_9_valid;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_9_bits_uop_uopc;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_9_bits_uop_inst;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_9_bits_uop_debug_inst;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_is_rvc;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_9_bits_uop_debug_pc;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_9_bits_uop_iq_type;	// @[lsu.scala:209:16]
  reg  [9:0]        ldq_9_bits_uop_fu_code;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_9_bits_uop_ctrl_br_type;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_9_bits_uop_ctrl_op1_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_9_bits_uop_ctrl_op2_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_9_bits_uop_ctrl_imm_sel;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_9_bits_uop_ctrl_op_fcn;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_9_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_ctrl_is_load;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_ctrl_is_sta;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_ctrl_is_std;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_9_bits_uop_iw_state;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_iw_p1_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_iw_p2_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_is_br;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_is_jalr;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_is_jal;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_is_sfb;	// @[lsu.scala:209:16]
  reg  [15:0]       ldq_9_bits_uop_br_mask;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_9_bits_uop_br_tag;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_9_bits_uop_ftq_idx;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_edge_inst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_9_bits_uop_pc_lob;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_taken;	// @[lsu.scala:209:16]
  reg  [19:0]       ldq_9_bits_uop_imm_packed;	// @[lsu.scala:209:16]
  reg  [11:0]       ldq_9_bits_uop_csr_addr;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_9_bits_uop_rob_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_9_bits_uop_ldq_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_9_bits_uop_stq_idx;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_9_bits_uop_rxq_idx;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_9_bits_uop_pdst;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_9_bits_uop_prs1;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_9_bits_uop_prs2;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_9_bits_uop_prs3;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_9_bits_uop_ppred;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_prs1_busy;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_prs2_busy;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_prs3_busy;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_ppred_busy;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_9_bits_uop_stale_pdst;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_exception;	// @[lsu.scala:209:16]
  reg  [63:0]       ldq_9_bits_uop_exc_cause;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_bypassable;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_9_bits_uop_mem_cmd;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_9_bits_uop_mem_size;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_mem_signed;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_is_fence;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_is_fencei;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_is_amo;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_uses_ldq;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_uses_stq;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_is_sys_pc2epc;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_is_unique;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_flush_on_commit;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_ldst_is_rs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_9_bits_uop_ldst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_9_bits_uop_lrs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_9_bits_uop_lrs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_9_bits_uop_lrs3;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_ldst_val;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_9_bits_uop_dst_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_9_bits_uop_lrs1_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_9_bits_uop_lrs2_rtype;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_frs3_en;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_fp_val;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_fp_single;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_xcpt_pf_if;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_xcpt_ae_if;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_xcpt_ma_if;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_bp_debug_if;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_bp_xcpt_if;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_9_bits_uop_debug_fsrc;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_9_bits_uop_debug_tsrc;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_addr_valid;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_9_bits_addr_bits;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_addr_is_virtual;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_addr_is_uncacheable;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_executed;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_succeeded;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_order_fail;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_observed;	// @[lsu.scala:209:16]
  reg  [23:0]       ldq_9_bits_st_dep_mask;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_9_bits_youngest_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_forward_std_val;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_9_bits_forward_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_10_valid;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_10_bits_uop_uopc;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_10_bits_uop_inst;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_10_bits_uop_debug_inst;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_is_rvc;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_10_bits_uop_debug_pc;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_10_bits_uop_iq_type;	// @[lsu.scala:209:16]
  reg  [9:0]        ldq_10_bits_uop_fu_code;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_10_bits_uop_ctrl_br_type;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_10_bits_uop_ctrl_op1_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_10_bits_uop_ctrl_op2_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_10_bits_uop_ctrl_imm_sel;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_10_bits_uop_ctrl_op_fcn;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_10_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_ctrl_is_load;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_ctrl_is_sta;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_ctrl_is_std;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_10_bits_uop_iw_state;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_iw_p1_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_iw_p2_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_is_br;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_is_jalr;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_is_jal;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_is_sfb;	// @[lsu.scala:209:16]
  reg  [15:0]       ldq_10_bits_uop_br_mask;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_10_bits_uop_br_tag;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_10_bits_uop_ftq_idx;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_edge_inst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_10_bits_uop_pc_lob;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_taken;	// @[lsu.scala:209:16]
  reg  [19:0]       ldq_10_bits_uop_imm_packed;	// @[lsu.scala:209:16]
  reg  [11:0]       ldq_10_bits_uop_csr_addr;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_10_bits_uop_rob_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_10_bits_uop_ldq_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_10_bits_uop_stq_idx;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_10_bits_uop_rxq_idx;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_10_bits_uop_pdst;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_10_bits_uop_prs1;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_10_bits_uop_prs2;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_10_bits_uop_prs3;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_10_bits_uop_ppred;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_prs1_busy;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_prs2_busy;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_prs3_busy;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_ppred_busy;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_10_bits_uop_stale_pdst;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_exception;	// @[lsu.scala:209:16]
  reg  [63:0]       ldq_10_bits_uop_exc_cause;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_bypassable;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_10_bits_uop_mem_cmd;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_10_bits_uop_mem_size;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_mem_signed;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_is_fence;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_is_fencei;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_is_amo;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_uses_ldq;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_uses_stq;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_is_sys_pc2epc;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_is_unique;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_flush_on_commit;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_ldst_is_rs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_10_bits_uop_ldst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_10_bits_uop_lrs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_10_bits_uop_lrs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_10_bits_uop_lrs3;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_ldst_val;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_10_bits_uop_dst_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_10_bits_uop_lrs1_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_10_bits_uop_lrs2_rtype;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_frs3_en;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_fp_val;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_fp_single;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_xcpt_pf_if;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_xcpt_ae_if;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_xcpt_ma_if;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_bp_debug_if;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_bp_xcpt_if;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_10_bits_uop_debug_fsrc;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_10_bits_uop_debug_tsrc;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_addr_valid;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_10_bits_addr_bits;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_addr_is_virtual;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_addr_is_uncacheable;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_executed;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_succeeded;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_order_fail;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_observed;	// @[lsu.scala:209:16]
  reg  [23:0]       ldq_10_bits_st_dep_mask;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_10_bits_youngest_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_forward_std_val;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_10_bits_forward_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_11_valid;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_11_bits_uop_uopc;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_11_bits_uop_inst;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_11_bits_uop_debug_inst;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_is_rvc;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_11_bits_uop_debug_pc;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_11_bits_uop_iq_type;	// @[lsu.scala:209:16]
  reg  [9:0]        ldq_11_bits_uop_fu_code;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_11_bits_uop_ctrl_br_type;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_11_bits_uop_ctrl_op1_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_11_bits_uop_ctrl_op2_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_11_bits_uop_ctrl_imm_sel;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_11_bits_uop_ctrl_op_fcn;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_11_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_ctrl_is_load;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_ctrl_is_sta;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_ctrl_is_std;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_11_bits_uop_iw_state;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_iw_p1_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_iw_p2_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_is_br;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_is_jalr;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_is_jal;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_is_sfb;	// @[lsu.scala:209:16]
  reg  [15:0]       ldq_11_bits_uop_br_mask;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_11_bits_uop_br_tag;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_11_bits_uop_ftq_idx;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_edge_inst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_11_bits_uop_pc_lob;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_taken;	// @[lsu.scala:209:16]
  reg  [19:0]       ldq_11_bits_uop_imm_packed;	// @[lsu.scala:209:16]
  reg  [11:0]       ldq_11_bits_uop_csr_addr;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_11_bits_uop_rob_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_11_bits_uop_ldq_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_11_bits_uop_stq_idx;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_11_bits_uop_rxq_idx;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_11_bits_uop_pdst;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_11_bits_uop_prs1;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_11_bits_uop_prs2;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_11_bits_uop_prs3;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_11_bits_uop_ppred;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_prs1_busy;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_prs2_busy;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_prs3_busy;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_ppred_busy;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_11_bits_uop_stale_pdst;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_exception;	// @[lsu.scala:209:16]
  reg  [63:0]       ldq_11_bits_uop_exc_cause;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_bypassable;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_11_bits_uop_mem_cmd;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_11_bits_uop_mem_size;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_mem_signed;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_is_fence;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_is_fencei;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_is_amo;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_uses_ldq;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_uses_stq;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_is_sys_pc2epc;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_is_unique;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_flush_on_commit;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_ldst_is_rs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_11_bits_uop_ldst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_11_bits_uop_lrs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_11_bits_uop_lrs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_11_bits_uop_lrs3;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_ldst_val;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_11_bits_uop_dst_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_11_bits_uop_lrs1_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_11_bits_uop_lrs2_rtype;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_frs3_en;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_fp_val;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_fp_single;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_xcpt_pf_if;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_xcpt_ae_if;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_xcpt_ma_if;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_bp_debug_if;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_bp_xcpt_if;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_11_bits_uop_debug_fsrc;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_11_bits_uop_debug_tsrc;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_addr_valid;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_11_bits_addr_bits;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_addr_is_virtual;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_addr_is_uncacheable;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_executed;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_succeeded;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_order_fail;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_observed;	// @[lsu.scala:209:16]
  reg  [23:0]       ldq_11_bits_st_dep_mask;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_11_bits_youngest_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_forward_std_val;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_11_bits_forward_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_12_valid;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_12_bits_uop_uopc;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_12_bits_uop_inst;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_12_bits_uop_debug_inst;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_is_rvc;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_12_bits_uop_debug_pc;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_12_bits_uop_iq_type;	// @[lsu.scala:209:16]
  reg  [9:0]        ldq_12_bits_uop_fu_code;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_12_bits_uop_ctrl_br_type;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_12_bits_uop_ctrl_op1_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_12_bits_uop_ctrl_op2_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_12_bits_uop_ctrl_imm_sel;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_12_bits_uop_ctrl_op_fcn;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_12_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_ctrl_is_load;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_ctrl_is_sta;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_ctrl_is_std;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_12_bits_uop_iw_state;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_iw_p1_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_iw_p2_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_is_br;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_is_jalr;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_is_jal;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_is_sfb;	// @[lsu.scala:209:16]
  reg  [15:0]       ldq_12_bits_uop_br_mask;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_12_bits_uop_br_tag;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_12_bits_uop_ftq_idx;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_edge_inst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_12_bits_uop_pc_lob;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_taken;	// @[lsu.scala:209:16]
  reg  [19:0]       ldq_12_bits_uop_imm_packed;	// @[lsu.scala:209:16]
  reg  [11:0]       ldq_12_bits_uop_csr_addr;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_12_bits_uop_rob_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_12_bits_uop_ldq_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_12_bits_uop_stq_idx;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_12_bits_uop_rxq_idx;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_12_bits_uop_pdst;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_12_bits_uop_prs1;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_12_bits_uop_prs2;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_12_bits_uop_prs3;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_12_bits_uop_ppred;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_prs1_busy;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_prs2_busy;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_prs3_busy;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_ppred_busy;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_12_bits_uop_stale_pdst;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_exception;	// @[lsu.scala:209:16]
  reg  [63:0]       ldq_12_bits_uop_exc_cause;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_bypassable;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_12_bits_uop_mem_cmd;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_12_bits_uop_mem_size;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_mem_signed;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_is_fence;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_is_fencei;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_is_amo;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_uses_ldq;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_uses_stq;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_is_sys_pc2epc;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_is_unique;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_flush_on_commit;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_ldst_is_rs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_12_bits_uop_ldst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_12_bits_uop_lrs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_12_bits_uop_lrs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_12_bits_uop_lrs3;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_ldst_val;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_12_bits_uop_dst_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_12_bits_uop_lrs1_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_12_bits_uop_lrs2_rtype;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_frs3_en;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_fp_val;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_fp_single;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_xcpt_pf_if;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_xcpt_ae_if;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_xcpt_ma_if;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_bp_debug_if;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_bp_xcpt_if;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_12_bits_uop_debug_fsrc;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_12_bits_uop_debug_tsrc;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_addr_valid;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_12_bits_addr_bits;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_addr_is_virtual;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_addr_is_uncacheable;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_executed;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_succeeded;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_order_fail;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_observed;	// @[lsu.scala:209:16]
  reg  [23:0]       ldq_12_bits_st_dep_mask;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_12_bits_youngest_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_forward_std_val;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_12_bits_forward_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_13_valid;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_13_bits_uop_uopc;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_13_bits_uop_inst;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_13_bits_uop_debug_inst;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_is_rvc;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_13_bits_uop_debug_pc;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_13_bits_uop_iq_type;	// @[lsu.scala:209:16]
  reg  [9:0]        ldq_13_bits_uop_fu_code;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_13_bits_uop_ctrl_br_type;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_13_bits_uop_ctrl_op1_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_13_bits_uop_ctrl_op2_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_13_bits_uop_ctrl_imm_sel;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_13_bits_uop_ctrl_op_fcn;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_13_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_ctrl_is_load;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_ctrl_is_sta;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_ctrl_is_std;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_13_bits_uop_iw_state;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_iw_p1_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_iw_p2_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_is_br;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_is_jalr;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_is_jal;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_is_sfb;	// @[lsu.scala:209:16]
  reg  [15:0]       ldq_13_bits_uop_br_mask;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_13_bits_uop_br_tag;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_13_bits_uop_ftq_idx;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_edge_inst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_13_bits_uop_pc_lob;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_taken;	// @[lsu.scala:209:16]
  reg  [19:0]       ldq_13_bits_uop_imm_packed;	// @[lsu.scala:209:16]
  reg  [11:0]       ldq_13_bits_uop_csr_addr;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_13_bits_uop_rob_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_13_bits_uop_ldq_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_13_bits_uop_stq_idx;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_13_bits_uop_rxq_idx;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_13_bits_uop_pdst;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_13_bits_uop_prs1;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_13_bits_uop_prs2;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_13_bits_uop_prs3;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_13_bits_uop_ppred;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_prs1_busy;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_prs2_busy;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_prs3_busy;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_ppred_busy;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_13_bits_uop_stale_pdst;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_exception;	// @[lsu.scala:209:16]
  reg  [63:0]       ldq_13_bits_uop_exc_cause;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_bypassable;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_13_bits_uop_mem_cmd;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_13_bits_uop_mem_size;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_mem_signed;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_is_fence;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_is_fencei;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_is_amo;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_uses_ldq;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_uses_stq;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_is_sys_pc2epc;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_is_unique;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_flush_on_commit;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_ldst_is_rs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_13_bits_uop_ldst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_13_bits_uop_lrs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_13_bits_uop_lrs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_13_bits_uop_lrs3;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_ldst_val;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_13_bits_uop_dst_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_13_bits_uop_lrs1_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_13_bits_uop_lrs2_rtype;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_frs3_en;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_fp_val;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_fp_single;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_xcpt_pf_if;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_xcpt_ae_if;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_xcpt_ma_if;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_bp_debug_if;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_bp_xcpt_if;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_13_bits_uop_debug_fsrc;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_13_bits_uop_debug_tsrc;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_addr_valid;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_13_bits_addr_bits;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_addr_is_virtual;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_addr_is_uncacheable;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_executed;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_succeeded;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_order_fail;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_observed;	// @[lsu.scala:209:16]
  reg  [23:0]       ldq_13_bits_st_dep_mask;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_13_bits_youngest_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_forward_std_val;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_13_bits_forward_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_14_valid;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_14_bits_uop_uopc;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_14_bits_uop_inst;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_14_bits_uop_debug_inst;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_is_rvc;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_14_bits_uop_debug_pc;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_14_bits_uop_iq_type;	// @[lsu.scala:209:16]
  reg  [9:0]        ldq_14_bits_uop_fu_code;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_14_bits_uop_ctrl_br_type;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_14_bits_uop_ctrl_op1_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_14_bits_uop_ctrl_op2_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_14_bits_uop_ctrl_imm_sel;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_14_bits_uop_ctrl_op_fcn;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_14_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_ctrl_is_load;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_ctrl_is_sta;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_ctrl_is_std;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_14_bits_uop_iw_state;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_iw_p1_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_iw_p2_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_is_br;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_is_jalr;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_is_jal;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_is_sfb;	// @[lsu.scala:209:16]
  reg  [15:0]       ldq_14_bits_uop_br_mask;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_14_bits_uop_br_tag;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_14_bits_uop_ftq_idx;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_edge_inst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_14_bits_uop_pc_lob;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_taken;	// @[lsu.scala:209:16]
  reg  [19:0]       ldq_14_bits_uop_imm_packed;	// @[lsu.scala:209:16]
  reg  [11:0]       ldq_14_bits_uop_csr_addr;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_14_bits_uop_rob_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_14_bits_uop_ldq_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_14_bits_uop_stq_idx;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_14_bits_uop_rxq_idx;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_14_bits_uop_pdst;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_14_bits_uop_prs1;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_14_bits_uop_prs2;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_14_bits_uop_prs3;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_14_bits_uop_ppred;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_prs1_busy;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_prs2_busy;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_prs3_busy;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_ppred_busy;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_14_bits_uop_stale_pdst;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_exception;	// @[lsu.scala:209:16]
  reg  [63:0]       ldq_14_bits_uop_exc_cause;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_bypassable;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_14_bits_uop_mem_cmd;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_14_bits_uop_mem_size;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_mem_signed;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_is_fence;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_is_fencei;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_is_amo;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_uses_ldq;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_uses_stq;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_is_sys_pc2epc;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_is_unique;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_flush_on_commit;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_ldst_is_rs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_14_bits_uop_ldst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_14_bits_uop_lrs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_14_bits_uop_lrs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_14_bits_uop_lrs3;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_ldst_val;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_14_bits_uop_dst_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_14_bits_uop_lrs1_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_14_bits_uop_lrs2_rtype;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_frs3_en;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_fp_val;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_fp_single;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_xcpt_pf_if;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_xcpt_ae_if;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_xcpt_ma_if;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_bp_debug_if;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_bp_xcpt_if;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_14_bits_uop_debug_fsrc;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_14_bits_uop_debug_tsrc;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_addr_valid;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_14_bits_addr_bits;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_addr_is_virtual;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_addr_is_uncacheable;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_executed;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_succeeded;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_order_fail;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_observed;	// @[lsu.scala:209:16]
  reg  [23:0]       ldq_14_bits_st_dep_mask;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_14_bits_youngest_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_forward_std_val;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_14_bits_forward_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_15_valid;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_15_bits_uop_uopc;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_15_bits_uop_inst;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_15_bits_uop_debug_inst;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_is_rvc;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_15_bits_uop_debug_pc;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_15_bits_uop_iq_type;	// @[lsu.scala:209:16]
  reg  [9:0]        ldq_15_bits_uop_fu_code;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_15_bits_uop_ctrl_br_type;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_15_bits_uop_ctrl_op1_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_15_bits_uop_ctrl_op2_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_15_bits_uop_ctrl_imm_sel;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_15_bits_uop_ctrl_op_fcn;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_15_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_ctrl_is_load;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_ctrl_is_sta;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_ctrl_is_std;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_15_bits_uop_iw_state;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_iw_p1_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_iw_p2_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_is_br;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_is_jalr;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_is_jal;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_is_sfb;	// @[lsu.scala:209:16]
  reg  [15:0]       ldq_15_bits_uop_br_mask;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_15_bits_uop_br_tag;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_15_bits_uop_ftq_idx;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_edge_inst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_15_bits_uop_pc_lob;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_taken;	// @[lsu.scala:209:16]
  reg  [19:0]       ldq_15_bits_uop_imm_packed;	// @[lsu.scala:209:16]
  reg  [11:0]       ldq_15_bits_uop_csr_addr;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_15_bits_uop_rob_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_15_bits_uop_ldq_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_15_bits_uop_stq_idx;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_15_bits_uop_rxq_idx;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_15_bits_uop_pdst;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_15_bits_uop_prs1;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_15_bits_uop_prs2;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_15_bits_uop_prs3;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_15_bits_uop_ppred;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_prs1_busy;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_prs2_busy;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_prs3_busy;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_ppred_busy;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_15_bits_uop_stale_pdst;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_exception;	// @[lsu.scala:209:16]
  reg  [63:0]       ldq_15_bits_uop_exc_cause;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_bypassable;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_15_bits_uop_mem_cmd;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_15_bits_uop_mem_size;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_mem_signed;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_is_fence;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_is_fencei;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_is_amo;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_uses_ldq;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_uses_stq;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_is_sys_pc2epc;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_is_unique;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_flush_on_commit;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_ldst_is_rs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_15_bits_uop_ldst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_15_bits_uop_lrs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_15_bits_uop_lrs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_15_bits_uop_lrs3;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_ldst_val;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_15_bits_uop_dst_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_15_bits_uop_lrs1_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_15_bits_uop_lrs2_rtype;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_frs3_en;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_fp_val;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_fp_single;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_xcpt_pf_if;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_xcpt_ae_if;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_xcpt_ma_if;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_bp_debug_if;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_bp_xcpt_if;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_15_bits_uop_debug_fsrc;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_15_bits_uop_debug_tsrc;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_addr_valid;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_15_bits_addr_bits;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_addr_is_virtual;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_addr_is_uncacheable;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_executed;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_succeeded;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_order_fail;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_observed;	// @[lsu.scala:209:16]
  reg  [23:0]       ldq_15_bits_st_dep_mask;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_15_bits_youngest_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_forward_std_val;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_15_bits_forward_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_16_valid;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_16_bits_uop_uopc;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_16_bits_uop_inst;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_16_bits_uop_debug_inst;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_uop_is_rvc;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_16_bits_uop_debug_pc;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_16_bits_uop_iq_type;	// @[lsu.scala:209:16]
  reg  [9:0]        ldq_16_bits_uop_fu_code;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_16_bits_uop_ctrl_br_type;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_16_bits_uop_ctrl_op1_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_16_bits_uop_ctrl_op2_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_16_bits_uop_ctrl_imm_sel;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_16_bits_uop_ctrl_op_fcn;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_16_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_uop_ctrl_is_load;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_uop_ctrl_is_sta;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_uop_ctrl_is_std;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_16_bits_uop_iw_state;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_uop_iw_p1_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_uop_iw_p2_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_uop_is_br;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_uop_is_jalr;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_uop_is_jal;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_uop_is_sfb;	// @[lsu.scala:209:16]
  reg  [15:0]       ldq_16_bits_uop_br_mask;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_16_bits_uop_br_tag;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_16_bits_uop_ftq_idx;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_uop_edge_inst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_16_bits_uop_pc_lob;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_uop_taken;	// @[lsu.scala:209:16]
  reg  [19:0]       ldq_16_bits_uop_imm_packed;	// @[lsu.scala:209:16]
  reg  [11:0]       ldq_16_bits_uop_csr_addr;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_16_bits_uop_rob_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_16_bits_uop_ldq_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_16_bits_uop_stq_idx;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_16_bits_uop_rxq_idx;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_16_bits_uop_pdst;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_16_bits_uop_prs1;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_16_bits_uop_prs2;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_16_bits_uop_prs3;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_16_bits_uop_ppred;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_uop_prs1_busy;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_uop_prs2_busy;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_uop_prs3_busy;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_uop_ppred_busy;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_16_bits_uop_stale_pdst;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_uop_exception;	// @[lsu.scala:209:16]
  reg  [63:0]       ldq_16_bits_uop_exc_cause;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_uop_bypassable;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_16_bits_uop_mem_cmd;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_16_bits_uop_mem_size;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_uop_mem_signed;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_uop_is_fence;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_uop_is_fencei;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_uop_is_amo;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_uop_uses_ldq;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_uop_uses_stq;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_uop_is_sys_pc2epc;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_uop_is_unique;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_uop_flush_on_commit;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_uop_ldst_is_rs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_16_bits_uop_ldst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_16_bits_uop_lrs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_16_bits_uop_lrs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_16_bits_uop_lrs3;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_uop_ldst_val;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_16_bits_uop_dst_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_16_bits_uop_lrs1_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_16_bits_uop_lrs2_rtype;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_uop_frs3_en;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_uop_fp_val;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_uop_fp_single;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_uop_xcpt_pf_if;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_uop_xcpt_ae_if;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_uop_xcpt_ma_if;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_uop_bp_debug_if;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_uop_bp_xcpt_if;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_16_bits_uop_debug_fsrc;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_16_bits_uop_debug_tsrc;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_addr_valid;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_16_bits_addr_bits;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_addr_is_virtual;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_addr_is_uncacheable;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_executed;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_succeeded;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_order_fail;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_observed;	// @[lsu.scala:209:16]
  reg  [23:0]       ldq_16_bits_st_dep_mask;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_16_bits_youngest_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_forward_std_val;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_16_bits_forward_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_17_valid;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_17_bits_uop_uopc;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_17_bits_uop_inst;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_17_bits_uop_debug_inst;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_uop_is_rvc;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_17_bits_uop_debug_pc;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_17_bits_uop_iq_type;	// @[lsu.scala:209:16]
  reg  [9:0]        ldq_17_bits_uop_fu_code;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_17_bits_uop_ctrl_br_type;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_17_bits_uop_ctrl_op1_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_17_bits_uop_ctrl_op2_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_17_bits_uop_ctrl_imm_sel;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_17_bits_uop_ctrl_op_fcn;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_17_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_uop_ctrl_is_load;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_uop_ctrl_is_sta;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_uop_ctrl_is_std;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_17_bits_uop_iw_state;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_uop_iw_p1_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_uop_iw_p2_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_uop_is_br;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_uop_is_jalr;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_uop_is_jal;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_uop_is_sfb;	// @[lsu.scala:209:16]
  reg  [15:0]       ldq_17_bits_uop_br_mask;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_17_bits_uop_br_tag;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_17_bits_uop_ftq_idx;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_uop_edge_inst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_17_bits_uop_pc_lob;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_uop_taken;	// @[lsu.scala:209:16]
  reg  [19:0]       ldq_17_bits_uop_imm_packed;	// @[lsu.scala:209:16]
  reg  [11:0]       ldq_17_bits_uop_csr_addr;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_17_bits_uop_rob_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_17_bits_uop_ldq_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_17_bits_uop_stq_idx;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_17_bits_uop_rxq_idx;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_17_bits_uop_pdst;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_17_bits_uop_prs1;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_17_bits_uop_prs2;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_17_bits_uop_prs3;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_17_bits_uop_ppred;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_uop_prs1_busy;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_uop_prs2_busy;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_uop_prs3_busy;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_uop_ppred_busy;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_17_bits_uop_stale_pdst;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_uop_exception;	// @[lsu.scala:209:16]
  reg  [63:0]       ldq_17_bits_uop_exc_cause;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_uop_bypassable;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_17_bits_uop_mem_cmd;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_17_bits_uop_mem_size;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_uop_mem_signed;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_uop_is_fence;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_uop_is_fencei;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_uop_is_amo;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_uop_uses_ldq;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_uop_uses_stq;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_uop_is_sys_pc2epc;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_uop_is_unique;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_uop_flush_on_commit;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_uop_ldst_is_rs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_17_bits_uop_ldst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_17_bits_uop_lrs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_17_bits_uop_lrs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_17_bits_uop_lrs3;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_uop_ldst_val;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_17_bits_uop_dst_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_17_bits_uop_lrs1_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_17_bits_uop_lrs2_rtype;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_uop_frs3_en;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_uop_fp_val;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_uop_fp_single;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_uop_xcpt_pf_if;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_uop_xcpt_ae_if;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_uop_xcpt_ma_if;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_uop_bp_debug_if;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_uop_bp_xcpt_if;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_17_bits_uop_debug_fsrc;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_17_bits_uop_debug_tsrc;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_addr_valid;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_17_bits_addr_bits;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_addr_is_virtual;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_addr_is_uncacheable;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_executed;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_succeeded;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_order_fail;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_observed;	// @[lsu.scala:209:16]
  reg  [23:0]       ldq_17_bits_st_dep_mask;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_17_bits_youngest_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_forward_std_val;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_17_bits_forward_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_18_valid;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_18_bits_uop_uopc;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_18_bits_uop_inst;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_18_bits_uop_debug_inst;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_uop_is_rvc;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_18_bits_uop_debug_pc;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_18_bits_uop_iq_type;	// @[lsu.scala:209:16]
  reg  [9:0]        ldq_18_bits_uop_fu_code;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_18_bits_uop_ctrl_br_type;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_18_bits_uop_ctrl_op1_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_18_bits_uop_ctrl_op2_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_18_bits_uop_ctrl_imm_sel;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_18_bits_uop_ctrl_op_fcn;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_18_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_uop_ctrl_is_load;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_uop_ctrl_is_sta;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_uop_ctrl_is_std;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_18_bits_uop_iw_state;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_uop_iw_p1_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_uop_iw_p2_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_uop_is_br;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_uop_is_jalr;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_uop_is_jal;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_uop_is_sfb;	// @[lsu.scala:209:16]
  reg  [15:0]       ldq_18_bits_uop_br_mask;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_18_bits_uop_br_tag;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_18_bits_uop_ftq_idx;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_uop_edge_inst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_18_bits_uop_pc_lob;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_uop_taken;	// @[lsu.scala:209:16]
  reg  [19:0]       ldq_18_bits_uop_imm_packed;	// @[lsu.scala:209:16]
  reg  [11:0]       ldq_18_bits_uop_csr_addr;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_18_bits_uop_rob_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_18_bits_uop_ldq_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_18_bits_uop_stq_idx;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_18_bits_uop_rxq_idx;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_18_bits_uop_pdst;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_18_bits_uop_prs1;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_18_bits_uop_prs2;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_18_bits_uop_prs3;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_18_bits_uop_ppred;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_uop_prs1_busy;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_uop_prs2_busy;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_uop_prs3_busy;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_uop_ppred_busy;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_18_bits_uop_stale_pdst;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_uop_exception;	// @[lsu.scala:209:16]
  reg  [63:0]       ldq_18_bits_uop_exc_cause;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_uop_bypassable;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_18_bits_uop_mem_cmd;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_18_bits_uop_mem_size;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_uop_mem_signed;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_uop_is_fence;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_uop_is_fencei;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_uop_is_amo;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_uop_uses_ldq;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_uop_uses_stq;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_uop_is_sys_pc2epc;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_uop_is_unique;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_uop_flush_on_commit;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_uop_ldst_is_rs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_18_bits_uop_ldst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_18_bits_uop_lrs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_18_bits_uop_lrs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_18_bits_uop_lrs3;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_uop_ldst_val;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_18_bits_uop_dst_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_18_bits_uop_lrs1_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_18_bits_uop_lrs2_rtype;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_uop_frs3_en;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_uop_fp_val;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_uop_fp_single;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_uop_xcpt_pf_if;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_uop_xcpt_ae_if;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_uop_xcpt_ma_if;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_uop_bp_debug_if;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_uop_bp_xcpt_if;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_18_bits_uop_debug_fsrc;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_18_bits_uop_debug_tsrc;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_addr_valid;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_18_bits_addr_bits;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_addr_is_virtual;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_addr_is_uncacheable;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_executed;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_succeeded;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_order_fail;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_observed;	// @[lsu.scala:209:16]
  reg  [23:0]       ldq_18_bits_st_dep_mask;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_18_bits_youngest_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_forward_std_val;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_18_bits_forward_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_19_valid;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_19_bits_uop_uopc;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_19_bits_uop_inst;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_19_bits_uop_debug_inst;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_uop_is_rvc;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_19_bits_uop_debug_pc;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_19_bits_uop_iq_type;	// @[lsu.scala:209:16]
  reg  [9:0]        ldq_19_bits_uop_fu_code;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_19_bits_uop_ctrl_br_type;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_19_bits_uop_ctrl_op1_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_19_bits_uop_ctrl_op2_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_19_bits_uop_ctrl_imm_sel;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_19_bits_uop_ctrl_op_fcn;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_19_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_uop_ctrl_is_load;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_uop_ctrl_is_sta;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_uop_ctrl_is_std;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_19_bits_uop_iw_state;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_uop_iw_p1_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_uop_iw_p2_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_uop_is_br;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_uop_is_jalr;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_uop_is_jal;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_uop_is_sfb;	// @[lsu.scala:209:16]
  reg  [15:0]       ldq_19_bits_uop_br_mask;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_19_bits_uop_br_tag;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_19_bits_uop_ftq_idx;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_uop_edge_inst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_19_bits_uop_pc_lob;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_uop_taken;	// @[lsu.scala:209:16]
  reg  [19:0]       ldq_19_bits_uop_imm_packed;	// @[lsu.scala:209:16]
  reg  [11:0]       ldq_19_bits_uop_csr_addr;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_19_bits_uop_rob_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_19_bits_uop_ldq_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_19_bits_uop_stq_idx;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_19_bits_uop_rxq_idx;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_19_bits_uop_pdst;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_19_bits_uop_prs1;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_19_bits_uop_prs2;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_19_bits_uop_prs3;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_19_bits_uop_ppred;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_uop_prs1_busy;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_uop_prs2_busy;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_uop_prs3_busy;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_uop_ppred_busy;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_19_bits_uop_stale_pdst;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_uop_exception;	// @[lsu.scala:209:16]
  reg  [63:0]       ldq_19_bits_uop_exc_cause;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_uop_bypassable;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_19_bits_uop_mem_cmd;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_19_bits_uop_mem_size;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_uop_mem_signed;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_uop_is_fence;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_uop_is_fencei;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_uop_is_amo;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_uop_uses_ldq;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_uop_uses_stq;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_uop_is_sys_pc2epc;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_uop_is_unique;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_uop_flush_on_commit;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_uop_ldst_is_rs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_19_bits_uop_ldst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_19_bits_uop_lrs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_19_bits_uop_lrs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_19_bits_uop_lrs3;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_uop_ldst_val;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_19_bits_uop_dst_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_19_bits_uop_lrs1_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_19_bits_uop_lrs2_rtype;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_uop_frs3_en;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_uop_fp_val;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_uop_fp_single;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_uop_xcpt_pf_if;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_uop_xcpt_ae_if;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_uop_xcpt_ma_if;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_uop_bp_debug_if;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_uop_bp_xcpt_if;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_19_bits_uop_debug_fsrc;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_19_bits_uop_debug_tsrc;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_addr_valid;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_19_bits_addr_bits;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_addr_is_virtual;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_addr_is_uncacheable;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_executed;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_succeeded;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_order_fail;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_observed;	// @[lsu.scala:209:16]
  reg  [23:0]       ldq_19_bits_st_dep_mask;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_19_bits_youngest_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_forward_std_val;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_19_bits_forward_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_20_valid;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_20_bits_uop_uopc;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_20_bits_uop_inst;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_20_bits_uop_debug_inst;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_uop_is_rvc;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_20_bits_uop_debug_pc;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_20_bits_uop_iq_type;	// @[lsu.scala:209:16]
  reg  [9:0]        ldq_20_bits_uop_fu_code;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_20_bits_uop_ctrl_br_type;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_20_bits_uop_ctrl_op1_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_20_bits_uop_ctrl_op2_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_20_bits_uop_ctrl_imm_sel;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_20_bits_uop_ctrl_op_fcn;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_20_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_uop_ctrl_is_load;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_uop_ctrl_is_sta;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_uop_ctrl_is_std;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_20_bits_uop_iw_state;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_uop_iw_p1_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_uop_iw_p2_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_uop_is_br;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_uop_is_jalr;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_uop_is_jal;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_uop_is_sfb;	// @[lsu.scala:209:16]
  reg  [15:0]       ldq_20_bits_uop_br_mask;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_20_bits_uop_br_tag;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_20_bits_uop_ftq_idx;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_uop_edge_inst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_20_bits_uop_pc_lob;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_uop_taken;	// @[lsu.scala:209:16]
  reg  [19:0]       ldq_20_bits_uop_imm_packed;	// @[lsu.scala:209:16]
  reg  [11:0]       ldq_20_bits_uop_csr_addr;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_20_bits_uop_rob_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_20_bits_uop_ldq_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_20_bits_uop_stq_idx;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_20_bits_uop_rxq_idx;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_20_bits_uop_pdst;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_20_bits_uop_prs1;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_20_bits_uop_prs2;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_20_bits_uop_prs3;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_20_bits_uop_ppred;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_uop_prs1_busy;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_uop_prs2_busy;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_uop_prs3_busy;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_uop_ppred_busy;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_20_bits_uop_stale_pdst;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_uop_exception;	// @[lsu.scala:209:16]
  reg  [63:0]       ldq_20_bits_uop_exc_cause;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_uop_bypassable;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_20_bits_uop_mem_cmd;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_20_bits_uop_mem_size;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_uop_mem_signed;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_uop_is_fence;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_uop_is_fencei;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_uop_is_amo;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_uop_uses_ldq;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_uop_uses_stq;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_uop_is_sys_pc2epc;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_uop_is_unique;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_uop_flush_on_commit;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_uop_ldst_is_rs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_20_bits_uop_ldst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_20_bits_uop_lrs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_20_bits_uop_lrs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_20_bits_uop_lrs3;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_uop_ldst_val;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_20_bits_uop_dst_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_20_bits_uop_lrs1_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_20_bits_uop_lrs2_rtype;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_uop_frs3_en;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_uop_fp_val;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_uop_fp_single;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_uop_xcpt_pf_if;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_uop_xcpt_ae_if;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_uop_xcpt_ma_if;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_uop_bp_debug_if;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_uop_bp_xcpt_if;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_20_bits_uop_debug_fsrc;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_20_bits_uop_debug_tsrc;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_addr_valid;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_20_bits_addr_bits;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_addr_is_virtual;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_addr_is_uncacheable;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_executed;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_succeeded;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_order_fail;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_observed;	// @[lsu.scala:209:16]
  reg  [23:0]       ldq_20_bits_st_dep_mask;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_20_bits_youngest_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_forward_std_val;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_20_bits_forward_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_21_valid;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_21_bits_uop_uopc;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_21_bits_uop_inst;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_21_bits_uop_debug_inst;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_uop_is_rvc;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_21_bits_uop_debug_pc;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_21_bits_uop_iq_type;	// @[lsu.scala:209:16]
  reg  [9:0]        ldq_21_bits_uop_fu_code;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_21_bits_uop_ctrl_br_type;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_21_bits_uop_ctrl_op1_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_21_bits_uop_ctrl_op2_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_21_bits_uop_ctrl_imm_sel;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_21_bits_uop_ctrl_op_fcn;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_21_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_uop_ctrl_is_load;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_uop_ctrl_is_sta;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_uop_ctrl_is_std;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_21_bits_uop_iw_state;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_uop_iw_p1_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_uop_iw_p2_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_uop_is_br;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_uop_is_jalr;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_uop_is_jal;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_uop_is_sfb;	// @[lsu.scala:209:16]
  reg  [15:0]       ldq_21_bits_uop_br_mask;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_21_bits_uop_br_tag;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_21_bits_uop_ftq_idx;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_uop_edge_inst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_21_bits_uop_pc_lob;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_uop_taken;	// @[lsu.scala:209:16]
  reg  [19:0]       ldq_21_bits_uop_imm_packed;	// @[lsu.scala:209:16]
  reg  [11:0]       ldq_21_bits_uop_csr_addr;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_21_bits_uop_rob_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_21_bits_uop_ldq_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_21_bits_uop_stq_idx;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_21_bits_uop_rxq_idx;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_21_bits_uop_pdst;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_21_bits_uop_prs1;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_21_bits_uop_prs2;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_21_bits_uop_prs3;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_21_bits_uop_ppred;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_uop_prs1_busy;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_uop_prs2_busy;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_uop_prs3_busy;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_uop_ppred_busy;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_21_bits_uop_stale_pdst;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_uop_exception;	// @[lsu.scala:209:16]
  reg  [63:0]       ldq_21_bits_uop_exc_cause;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_uop_bypassable;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_21_bits_uop_mem_cmd;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_21_bits_uop_mem_size;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_uop_mem_signed;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_uop_is_fence;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_uop_is_fencei;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_uop_is_amo;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_uop_uses_ldq;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_uop_uses_stq;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_uop_is_sys_pc2epc;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_uop_is_unique;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_uop_flush_on_commit;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_uop_ldst_is_rs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_21_bits_uop_ldst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_21_bits_uop_lrs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_21_bits_uop_lrs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_21_bits_uop_lrs3;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_uop_ldst_val;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_21_bits_uop_dst_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_21_bits_uop_lrs1_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_21_bits_uop_lrs2_rtype;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_uop_frs3_en;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_uop_fp_val;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_uop_fp_single;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_uop_xcpt_pf_if;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_uop_xcpt_ae_if;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_uop_xcpt_ma_if;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_uop_bp_debug_if;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_uop_bp_xcpt_if;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_21_bits_uop_debug_fsrc;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_21_bits_uop_debug_tsrc;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_addr_valid;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_21_bits_addr_bits;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_addr_is_virtual;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_addr_is_uncacheable;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_executed;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_succeeded;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_order_fail;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_observed;	// @[lsu.scala:209:16]
  reg  [23:0]       ldq_21_bits_st_dep_mask;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_21_bits_youngest_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_forward_std_val;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_21_bits_forward_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_22_valid;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_22_bits_uop_uopc;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_22_bits_uop_inst;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_22_bits_uop_debug_inst;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_uop_is_rvc;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_22_bits_uop_debug_pc;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_22_bits_uop_iq_type;	// @[lsu.scala:209:16]
  reg  [9:0]        ldq_22_bits_uop_fu_code;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_22_bits_uop_ctrl_br_type;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_22_bits_uop_ctrl_op1_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_22_bits_uop_ctrl_op2_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_22_bits_uop_ctrl_imm_sel;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_22_bits_uop_ctrl_op_fcn;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_22_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_uop_ctrl_is_load;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_uop_ctrl_is_sta;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_uop_ctrl_is_std;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_22_bits_uop_iw_state;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_uop_iw_p1_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_uop_iw_p2_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_uop_is_br;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_uop_is_jalr;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_uop_is_jal;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_uop_is_sfb;	// @[lsu.scala:209:16]
  reg  [15:0]       ldq_22_bits_uop_br_mask;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_22_bits_uop_br_tag;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_22_bits_uop_ftq_idx;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_uop_edge_inst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_22_bits_uop_pc_lob;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_uop_taken;	// @[lsu.scala:209:16]
  reg  [19:0]       ldq_22_bits_uop_imm_packed;	// @[lsu.scala:209:16]
  reg  [11:0]       ldq_22_bits_uop_csr_addr;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_22_bits_uop_rob_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_22_bits_uop_ldq_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_22_bits_uop_stq_idx;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_22_bits_uop_rxq_idx;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_22_bits_uop_pdst;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_22_bits_uop_prs1;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_22_bits_uop_prs2;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_22_bits_uop_prs3;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_22_bits_uop_ppred;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_uop_prs1_busy;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_uop_prs2_busy;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_uop_prs3_busy;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_uop_ppred_busy;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_22_bits_uop_stale_pdst;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_uop_exception;	// @[lsu.scala:209:16]
  reg  [63:0]       ldq_22_bits_uop_exc_cause;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_uop_bypassable;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_22_bits_uop_mem_cmd;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_22_bits_uop_mem_size;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_uop_mem_signed;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_uop_is_fence;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_uop_is_fencei;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_uop_is_amo;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_uop_uses_ldq;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_uop_uses_stq;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_uop_is_sys_pc2epc;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_uop_is_unique;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_uop_flush_on_commit;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_uop_ldst_is_rs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_22_bits_uop_ldst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_22_bits_uop_lrs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_22_bits_uop_lrs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_22_bits_uop_lrs3;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_uop_ldst_val;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_22_bits_uop_dst_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_22_bits_uop_lrs1_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_22_bits_uop_lrs2_rtype;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_uop_frs3_en;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_uop_fp_val;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_uop_fp_single;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_uop_xcpt_pf_if;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_uop_xcpt_ae_if;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_uop_xcpt_ma_if;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_uop_bp_debug_if;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_uop_bp_xcpt_if;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_22_bits_uop_debug_fsrc;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_22_bits_uop_debug_tsrc;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_addr_valid;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_22_bits_addr_bits;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_addr_is_virtual;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_addr_is_uncacheable;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_executed;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_succeeded;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_order_fail;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_observed;	// @[lsu.scala:209:16]
  reg  [23:0]       ldq_22_bits_st_dep_mask;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_22_bits_youngest_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_forward_std_val;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_22_bits_forward_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_23_valid;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_23_bits_uop_uopc;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_23_bits_uop_inst;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_23_bits_uop_debug_inst;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_uop_is_rvc;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_23_bits_uop_debug_pc;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_23_bits_uop_iq_type;	// @[lsu.scala:209:16]
  reg  [9:0]        ldq_23_bits_uop_fu_code;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_23_bits_uop_ctrl_br_type;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_23_bits_uop_ctrl_op1_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_23_bits_uop_ctrl_op2_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_23_bits_uop_ctrl_imm_sel;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_23_bits_uop_ctrl_op_fcn;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_23_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_uop_ctrl_is_load;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_uop_ctrl_is_sta;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_uop_ctrl_is_std;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_23_bits_uop_iw_state;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_uop_iw_p1_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_uop_iw_p2_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_uop_is_br;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_uop_is_jalr;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_uop_is_jal;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_uop_is_sfb;	// @[lsu.scala:209:16]
  reg  [15:0]       ldq_23_bits_uop_br_mask;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_23_bits_uop_br_tag;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_23_bits_uop_ftq_idx;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_uop_edge_inst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_23_bits_uop_pc_lob;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_uop_taken;	// @[lsu.scala:209:16]
  reg  [19:0]       ldq_23_bits_uop_imm_packed;	// @[lsu.scala:209:16]
  reg  [11:0]       ldq_23_bits_uop_csr_addr;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_23_bits_uop_rob_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_23_bits_uop_ldq_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_23_bits_uop_stq_idx;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_23_bits_uop_rxq_idx;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_23_bits_uop_pdst;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_23_bits_uop_prs1;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_23_bits_uop_prs2;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_23_bits_uop_prs3;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_23_bits_uop_ppred;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_uop_prs1_busy;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_uop_prs2_busy;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_uop_prs3_busy;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_uop_ppred_busy;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_23_bits_uop_stale_pdst;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_uop_exception;	// @[lsu.scala:209:16]
  reg  [63:0]       ldq_23_bits_uop_exc_cause;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_uop_bypassable;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_23_bits_uop_mem_cmd;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_23_bits_uop_mem_size;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_uop_mem_signed;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_uop_is_fence;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_uop_is_fencei;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_uop_is_amo;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_uop_uses_ldq;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_uop_uses_stq;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_uop_is_sys_pc2epc;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_uop_is_unique;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_uop_flush_on_commit;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_uop_ldst_is_rs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_23_bits_uop_ldst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_23_bits_uop_lrs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_23_bits_uop_lrs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_23_bits_uop_lrs3;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_uop_ldst_val;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_23_bits_uop_dst_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_23_bits_uop_lrs1_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_23_bits_uop_lrs2_rtype;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_uop_frs3_en;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_uop_fp_val;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_uop_fp_single;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_uop_xcpt_pf_if;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_uop_xcpt_ae_if;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_uop_xcpt_ma_if;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_uop_bp_debug_if;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_uop_bp_xcpt_if;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_23_bits_uop_debug_fsrc;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_23_bits_uop_debug_tsrc;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_addr_valid;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_23_bits_addr_bits;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_addr_is_virtual;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_addr_is_uncacheable;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_executed;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_succeeded;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_order_fail;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_observed;	// @[lsu.scala:209:16]
  reg  [23:0]       ldq_23_bits_st_dep_mask;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_23_bits_youngest_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_forward_std_val;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_23_bits_forward_stq_idx;	// @[lsu.scala:209:16]
  reg               stq_0_valid;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_0_bits_uop_uopc;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_0_bits_uop_inst;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_0_bits_uop_debug_inst;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_is_rvc;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_0_bits_uop_debug_pc;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_0_bits_uop_iq_type;	// @[lsu.scala:210:16]
  reg  [9:0]        stq_0_bits_uop_fu_code;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_0_bits_uop_ctrl_br_type;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_0_bits_uop_ctrl_op1_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_0_bits_uop_ctrl_op2_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_0_bits_uop_ctrl_imm_sel;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_0_bits_uop_ctrl_op_fcn;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_0_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_ctrl_is_load;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_ctrl_is_sta;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_ctrl_is_std;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_0_bits_uop_iw_state;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_iw_p1_poisoned;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_iw_p2_poisoned;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_is_br;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_is_jalr;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_is_jal;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_is_sfb;	// @[lsu.scala:210:16]
  reg  [15:0]       stq_0_bits_uop_br_mask;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_0_bits_uop_br_tag;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_0_bits_uop_ftq_idx;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_edge_inst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_0_bits_uop_pc_lob;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_taken;	// @[lsu.scala:210:16]
  reg  [19:0]       stq_0_bits_uop_imm_packed;	// @[lsu.scala:210:16]
  reg  [11:0]       stq_0_bits_uop_csr_addr;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_0_bits_uop_rob_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_0_bits_uop_ldq_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_0_bits_uop_stq_idx;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_0_bits_uop_rxq_idx;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_0_bits_uop_pdst;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_0_bits_uop_prs1;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_0_bits_uop_prs2;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_0_bits_uop_prs3;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_0_bits_uop_ppred;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_prs1_busy;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_prs2_busy;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_prs3_busy;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_ppred_busy;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_0_bits_uop_stale_pdst;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_exception;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_0_bits_uop_exc_cause;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_bypassable;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_0_bits_uop_mem_cmd;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_0_bits_uop_mem_size;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_mem_signed;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_is_fence;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_is_fencei;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_is_amo;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_uses_ldq;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_uses_stq;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_is_sys_pc2epc;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_is_unique;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_flush_on_commit;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_ldst_is_rs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_0_bits_uop_ldst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_0_bits_uop_lrs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_0_bits_uop_lrs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_0_bits_uop_lrs3;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_ldst_val;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_0_bits_uop_dst_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_0_bits_uop_lrs1_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_0_bits_uop_lrs2_rtype;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_frs3_en;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_fp_val;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_fp_single;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_xcpt_pf_if;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_xcpt_ae_if;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_xcpt_ma_if;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_bp_debug_if;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_bp_xcpt_if;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_0_bits_uop_debug_fsrc;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_0_bits_uop_debug_tsrc;	// @[lsu.scala:210:16]
  reg               stq_0_bits_addr_valid;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_0_bits_addr_bits;	// @[lsu.scala:210:16]
  reg               stq_0_bits_addr_is_virtual;	// @[lsu.scala:210:16]
  reg               stq_0_bits_data_valid;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_0_bits_data_bits;	// @[lsu.scala:210:16]
  reg               stq_0_bits_committed;	// @[lsu.scala:210:16]
  reg               stq_0_bits_succeeded;	// @[lsu.scala:210:16]
  reg               stq_1_valid;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_1_bits_uop_uopc;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_1_bits_uop_inst;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_1_bits_uop_debug_inst;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_is_rvc;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_1_bits_uop_debug_pc;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_1_bits_uop_iq_type;	// @[lsu.scala:210:16]
  reg  [9:0]        stq_1_bits_uop_fu_code;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_1_bits_uop_ctrl_br_type;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_1_bits_uop_ctrl_op1_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_1_bits_uop_ctrl_op2_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_1_bits_uop_ctrl_imm_sel;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_1_bits_uop_ctrl_op_fcn;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_1_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_ctrl_is_load;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_ctrl_is_sta;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_ctrl_is_std;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_1_bits_uop_iw_state;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_iw_p1_poisoned;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_iw_p2_poisoned;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_is_br;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_is_jalr;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_is_jal;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_is_sfb;	// @[lsu.scala:210:16]
  reg  [15:0]       stq_1_bits_uop_br_mask;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_1_bits_uop_br_tag;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_1_bits_uop_ftq_idx;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_edge_inst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_1_bits_uop_pc_lob;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_taken;	// @[lsu.scala:210:16]
  reg  [19:0]       stq_1_bits_uop_imm_packed;	// @[lsu.scala:210:16]
  reg  [11:0]       stq_1_bits_uop_csr_addr;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_1_bits_uop_rob_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_1_bits_uop_ldq_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_1_bits_uop_stq_idx;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_1_bits_uop_rxq_idx;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_1_bits_uop_pdst;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_1_bits_uop_prs1;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_1_bits_uop_prs2;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_1_bits_uop_prs3;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_1_bits_uop_ppred;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_prs1_busy;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_prs2_busy;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_prs3_busy;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_ppred_busy;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_1_bits_uop_stale_pdst;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_exception;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_1_bits_uop_exc_cause;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_bypassable;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_1_bits_uop_mem_cmd;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_1_bits_uop_mem_size;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_mem_signed;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_is_fence;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_is_fencei;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_is_amo;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_uses_ldq;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_uses_stq;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_is_sys_pc2epc;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_is_unique;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_flush_on_commit;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_ldst_is_rs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_1_bits_uop_ldst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_1_bits_uop_lrs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_1_bits_uop_lrs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_1_bits_uop_lrs3;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_ldst_val;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_1_bits_uop_dst_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_1_bits_uop_lrs1_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_1_bits_uop_lrs2_rtype;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_frs3_en;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_fp_val;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_fp_single;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_xcpt_pf_if;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_xcpt_ae_if;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_xcpt_ma_if;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_bp_debug_if;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_bp_xcpt_if;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_1_bits_uop_debug_fsrc;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_1_bits_uop_debug_tsrc;	// @[lsu.scala:210:16]
  reg               stq_1_bits_addr_valid;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_1_bits_addr_bits;	// @[lsu.scala:210:16]
  reg               stq_1_bits_addr_is_virtual;	// @[lsu.scala:210:16]
  reg               stq_1_bits_data_valid;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_1_bits_data_bits;	// @[lsu.scala:210:16]
  reg               stq_1_bits_committed;	// @[lsu.scala:210:16]
  reg               stq_1_bits_succeeded;	// @[lsu.scala:210:16]
  reg               stq_2_valid;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_2_bits_uop_uopc;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_2_bits_uop_inst;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_2_bits_uop_debug_inst;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_is_rvc;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_2_bits_uop_debug_pc;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_2_bits_uop_iq_type;	// @[lsu.scala:210:16]
  reg  [9:0]        stq_2_bits_uop_fu_code;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_2_bits_uop_ctrl_br_type;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_2_bits_uop_ctrl_op1_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_2_bits_uop_ctrl_op2_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_2_bits_uop_ctrl_imm_sel;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_2_bits_uop_ctrl_op_fcn;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_2_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_ctrl_is_load;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_ctrl_is_sta;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_ctrl_is_std;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_2_bits_uop_iw_state;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_iw_p1_poisoned;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_iw_p2_poisoned;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_is_br;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_is_jalr;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_is_jal;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_is_sfb;	// @[lsu.scala:210:16]
  reg  [15:0]       stq_2_bits_uop_br_mask;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_2_bits_uop_br_tag;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_2_bits_uop_ftq_idx;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_edge_inst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_2_bits_uop_pc_lob;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_taken;	// @[lsu.scala:210:16]
  reg  [19:0]       stq_2_bits_uop_imm_packed;	// @[lsu.scala:210:16]
  reg  [11:0]       stq_2_bits_uop_csr_addr;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_2_bits_uop_rob_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_2_bits_uop_ldq_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_2_bits_uop_stq_idx;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_2_bits_uop_rxq_idx;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_2_bits_uop_pdst;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_2_bits_uop_prs1;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_2_bits_uop_prs2;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_2_bits_uop_prs3;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_2_bits_uop_ppred;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_prs1_busy;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_prs2_busy;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_prs3_busy;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_ppred_busy;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_2_bits_uop_stale_pdst;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_exception;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_2_bits_uop_exc_cause;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_bypassable;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_2_bits_uop_mem_cmd;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_2_bits_uop_mem_size;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_mem_signed;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_is_fence;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_is_fencei;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_is_amo;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_uses_ldq;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_uses_stq;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_is_sys_pc2epc;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_is_unique;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_flush_on_commit;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_ldst_is_rs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_2_bits_uop_ldst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_2_bits_uop_lrs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_2_bits_uop_lrs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_2_bits_uop_lrs3;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_ldst_val;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_2_bits_uop_dst_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_2_bits_uop_lrs1_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_2_bits_uop_lrs2_rtype;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_frs3_en;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_fp_val;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_fp_single;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_xcpt_pf_if;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_xcpt_ae_if;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_xcpt_ma_if;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_bp_debug_if;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_bp_xcpt_if;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_2_bits_uop_debug_fsrc;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_2_bits_uop_debug_tsrc;	// @[lsu.scala:210:16]
  reg               stq_2_bits_addr_valid;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_2_bits_addr_bits;	// @[lsu.scala:210:16]
  reg               stq_2_bits_addr_is_virtual;	// @[lsu.scala:210:16]
  reg               stq_2_bits_data_valid;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_2_bits_data_bits;	// @[lsu.scala:210:16]
  reg               stq_2_bits_committed;	// @[lsu.scala:210:16]
  reg               stq_2_bits_succeeded;	// @[lsu.scala:210:16]
  reg               stq_3_valid;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_3_bits_uop_uopc;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_3_bits_uop_inst;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_3_bits_uop_debug_inst;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_is_rvc;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_3_bits_uop_debug_pc;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_3_bits_uop_iq_type;	// @[lsu.scala:210:16]
  reg  [9:0]        stq_3_bits_uop_fu_code;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_3_bits_uop_ctrl_br_type;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_3_bits_uop_ctrl_op1_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_3_bits_uop_ctrl_op2_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_3_bits_uop_ctrl_imm_sel;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_3_bits_uop_ctrl_op_fcn;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_3_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_ctrl_is_load;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_ctrl_is_sta;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_ctrl_is_std;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_3_bits_uop_iw_state;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_iw_p1_poisoned;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_iw_p2_poisoned;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_is_br;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_is_jalr;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_is_jal;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_is_sfb;	// @[lsu.scala:210:16]
  reg  [15:0]       stq_3_bits_uop_br_mask;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_3_bits_uop_br_tag;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_3_bits_uop_ftq_idx;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_edge_inst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_3_bits_uop_pc_lob;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_taken;	// @[lsu.scala:210:16]
  reg  [19:0]       stq_3_bits_uop_imm_packed;	// @[lsu.scala:210:16]
  reg  [11:0]       stq_3_bits_uop_csr_addr;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_3_bits_uop_rob_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_3_bits_uop_ldq_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_3_bits_uop_stq_idx;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_3_bits_uop_rxq_idx;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_3_bits_uop_pdst;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_3_bits_uop_prs1;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_3_bits_uop_prs2;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_3_bits_uop_prs3;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_3_bits_uop_ppred;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_prs1_busy;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_prs2_busy;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_prs3_busy;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_ppred_busy;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_3_bits_uop_stale_pdst;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_exception;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_3_bits_uop_exc_cause;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_bypassable;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_3_bits_uop_mem_cmd;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_3_bits_uop_mem_size;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_mem_signed;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_is_fence;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_is_fencei;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_is_amo;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_uses_ldq;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_uses_stq;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_is_sys_pc2epc;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_is_unique;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_flush_on_commit;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_ldst_is_rs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_3_bits_uop_ldst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_3_bits_uop_lrs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_3_bits_uop_lrs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_3_bits_uop_lrs3;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_ldst_val;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_3_bits_uop_dst_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_3_bits_uop_lrs1_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_3_bits_uop_lrs2_rtype;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_frs3_en;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_fp_val;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_fp_single;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_xcpt_pf_if;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_xcpt_ae_if;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_xcpt_ma_if;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_bp_debug_if;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_bp_xcpt_if;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_3_bits_uop_debug_fsrc;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_3_bits_uop_debug_tsrc;	// @[lsu.scala:210:16]
  reg               stq_3_bits_addr_valid;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_3_bits_addr_bits;	// @[lsu.scala:210:16]
  reg               stq_3_bits_addr_is_virtual;	// @[lsu.scala:210:16]
  reg               stq_3_bits_data_valid;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_3_bits_data_bits;	// @[lsu.scala:210:16]
  reg               stq_3_bits_committed;	// @[lsu.scala:210:16]
  reg               stq_3_bits_succeeded;	// @[lsu.scala:210:16]
  reg               stq_4_valid;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_4_bits_uop_uopc;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_4_bits_uop_inst;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_4_bits_uop_debug_inst;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_is_rvc;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_4_bits_uop_debug_pc;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_4_bits_uop_iq_type;	// @[lsu.scala:210:16]
  reg  [9:0]        stq_4_bits_uop_fu_code;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_4_bits_uop_ctrl_br_type;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_4_bits_uop_ctrl_op1_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_4_bits_uop_ctrl_op2_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_4_bits_uop_ctrl_imm_sel;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_4_bits_uop_ctrl_op_fcn;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_4_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_ctrl_is_load;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_ctrl_is_sta;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_ctrl_is_std;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_4_bits_uop_iw_state;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_iw_p1_poisoned;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_iw_p2_poisoned;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_is_br;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_is_jalr;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_is_jal;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_is_sfb;	// @[lsu.scala:210:16]
  reg  [15:0]       stq_4_bits_uop_br_mask;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_4_bits_uop_br_tag;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_4_bits_uop_ftq_idx;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_edge_inst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_4_bits_uop_pc_lob;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_taken;	// @[lsu.scala:210:16]
  reg  [19:0]       stq_4_bits_uop_imm_packed;	// @[lsu.scala:210:16]
  reg  [11:0]       stq_4_bits_uop_csr_addr;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_4_bits_uop_rob_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_4_bits_uop_ldq_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_4_bits_uop_stq_idx;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_4_bits_uop_rxq_idx;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_4_bits_uop_pdst;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_4_bits_uop_prs1;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_4_bits_uop_prs2;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_4_bits_uop_prs3;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_4_bits_uop_ppred;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_prs1_busy;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_prs2_busy;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_prs3_busy;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_ppred_busy;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_4_bits_uop_stale_pdst;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_exception;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_4_bits_uop_exc_cause;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_bypassable;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_4_bits_uop_mem_cmd;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_4_bits_uop_mem_size;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_mem_signed;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_is_fence;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_is_fencei;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_is_amo;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_uses_ldq;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_uses_stq;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_is_sys_pc2epc;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_is_unique;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_flush_on_commit;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_ldst_is_rs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_4_bits_uop_ldst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_4_bits_uop_lrs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_4_bits_uop_lrs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_4_bits_uop_lrs3;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_ldst_val;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_4_bits_uop_dst_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_4_bits_uop_lrs1_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_4_bits_uop_lrs2_rtype;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_frs3_en;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_fp_val;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_fp_single;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_xcpt_pf_if;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_xcpt_ae_if;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_xcpt_ma_if;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_bp_debug_if;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_bp_xcpt_if;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_4_bits_uop_debug_fsrc;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_4_bits_uop_debug_tsrc;	// @[lsu.scala:210:16]
  reg               stq_4_bits_addr_valid;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_4_bits_addr_bits;	// @[lsu.scala:210:16]
  reg               stq_4_bits_addr_is_virtual;	// @[lsu.scala:210:16]
  reg               stq_4_bits_data_valid;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_4_bits_data_bits;	// @[lsu.scala:210:16]
  reg               stq_4_bits_committed;	// @[lsu.scala:210:16]
  reg               stq_4_bits_succeeded;	// @[lsu.scala:210:16]
  reg               stq_5_valid;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_5_bits_uop_uopc;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_5_bits_uop_inst;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_5_bits_uop_debug_inst;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_is_rvc;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_5_bits_uop_debug_pc;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_5_bits_uop_iq_type;	// @[lsu.scala:210:16]
  reg  [9:0]        stq_5_bits_uop_fu_code;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_5_bits_uop_ctrl_br_type;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_5_bits_uop_ctrl_op1_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_5_bits_uop_ctrl_op2_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_5_bits_uop_ctrl_imm_sel;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_5_bits_uop_ctrl_op_fcn;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_5_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_ctrl_is_load;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_ctrl_is_sta;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_ctrl_is_std;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_5_bits_uop_iw_state;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_iw_p1_poisoned;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_iw_p2_poisoned;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_is_br;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_is_jalr;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_is_jal;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_is_sfb;	// @[lsu.scala:210:16]
  reg  [15:0]       stq_5_bits_uop_br_mask;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_5_bits_uop_br_tag;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_5_bits_uop_ftq_idx;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_edge_inst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_5_bits_uop_pc_lob;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_taken;	// @[lsu.scala:210:16]
  reg  [19:0]       stq_5_bits_uop_imm_packed;	// @[lsu.scala:210:16]
  reg  [11:0]       stq_5_bits_uop_csr_addr;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_5_bits_uop_rob_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_5_bits_uop_ldq_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_5_bits_uop_stq_idx;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_5_bits_uop_rxq_idx;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_5_bits_uop_pdst;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_5_bits_uop_prs1;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_5_bits_uop_prs2;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_5_bits_uop_prs3;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_5_bits_uop_ppred;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_prs1_busy;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_prs2_busy;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_prs3_busy;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_ppred_busy;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_5_bits_uop_stale_pdst;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_exception;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_5_bits_uop_exc_cause;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_bypassable;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_5_bits_uop_mem_cmd;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_5_bits_uop_mem_size;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_mem_signed;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_is_fence;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_is_fencei;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_is_amo;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_uses_ldq;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_uses_stq;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_is_sys_pc2epc;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_is_unique;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_flush_on_commit;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_ldst_is_rs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_5_bits_uop_ldst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_5_bits_uop_lrs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_5_bits_uop_lrs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_5_bits_uop_lrs3;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_ldst_val;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_5_bits_uop_dst_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_5_bits_uop_lrs1_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_5_bits_uop_lrs2_rtype;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_frs3_en;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_fp_val;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_fp_single;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_xcpt_pf_if;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_xcpt_ae_if;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_xcpt_ma_if;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_bp_debug_if;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_bp_xcpt_if;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_5_bits_uop_debug_fsrc;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_5_bits_uop_debug_tsrc;	// @[lsu.scala:210:16]
  reg               stq_5_bits_addr_valid;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_5_bits_addr_bits;	// @[lsu.scala:210:16]
  reg               stq_5_bits_addr_is_virtual;	// @[lsu.scala:210:16]
  reg               stq_5_bits_data_valid;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_5_bits_data_bits;	// @[lsu.scala:210:16]
  reg               stq_5_bits_committed;	// @[lsu.scala:210:16]
  reg               stq_5_bits_succeeded;	// @[lsu.scala:210:16]
  reg               stq_6_valid;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_6_bits_uop_uopc;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_6_bits_uop_inst;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_6_bits_uop_debug_inst;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_is_rvc;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_6_bits_uop_debug_pc;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_6_bits_uop_iq_type;	// @[lsu.scala:210:16]
  reg  [9:0]        stq_6_bits_uop_fu_code;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_6_bits_uop_ctrl_br_type;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_6_bits_uop_ctrl_op1_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_6_bits_uop_ctrl_op2_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_6_bits_uop_ctrl_imm_sel;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_6_bits_uop_ctrl_op_fcn;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_6_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_ctrl_is_load;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_ctrl_is_sta;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_ctrl_is_std;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_6_bits_uop_iw_state;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_iw_p1_poisoned;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_iw_p2_poisoned;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_is_br;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_is_jalr;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_is_jal;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_is_sfb;	// @[lsu.scala:210:16]
  reg  [15:0]       stq_6_bits_uop_br_mask;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_6_bits_uop_br_tag;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_6_bits_uop_ftq_idx;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_edge_inst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_6_bits_uop_pc_lob;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_taken;	// @[lsu.scala:210:16]
  reg  [19:0]       stq_6_bits_uop_imm_packed;	// @[lsu.scala:210:16]
  reg  [11:0]       stq_6_bits_uop_csr_addr;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_6_bits_uop_rob_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_6_bits_uop_ldq_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_6_bits_uop_stq_idx;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_6_bits_uop_rxq_idx;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_6_bits_uop_pdst;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_6_bits_uop_prs1;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_6_bits_uop_prs2;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_6_bits_uop_prs3;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_6_bits_uop_ppred;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_prs1_busy;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_prs2_busy;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_prs3_busy;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_ppred_busy;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_6_bits_uop_stale_pdst;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_exception;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_6_bits_uop_exc_cause;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_bypassable;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_6_bits_uop_mem_cmd;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_6_bits_uop_mem_size;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_mem_signed;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_is_fence;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_is_fencei;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_is_amo;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_uses_ldq;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_uses_stq;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_is_sys_pc2epc;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_is_unique;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_flush_on_commit;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_ldst_is_rs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_6_bits_uop_ldst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_6_bits_uop_lrs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_6_bits_uop_lrs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_6_bits_uop_lrs3;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_ldst_val;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_6_bits_uop_dst_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_6_bits_uop_lrs1_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_6_bits_uop_lrs2_rtype;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_frs3_en;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_fp_val;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_fp_single;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_xcpt_pf_if;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_xcpt_ae_if;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_xcpt_ma_if;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_bp_debug_if;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_bp_xcpt_if;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_6_bits_uop_debug_fsrc;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_6_bits_uop_debug_tsrc;	// @[lsu.scala:210:16]
  reg               stq_6_bits_addr_valid;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_6_bits_addr_bits;	// @[lsu.scala:210:16]
  reg               stq_6_bits_addr_is_virtual;	// @[lsu.scala:210:16]
  reg               stq_6_bits_data_valid;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_6_bits_data_bits;	// @[lsu.scala:210:16]
  reg               stq_6_bits_committed;	// @[lsu.scala:210:16]
  reg               stq_6_bits_succeeded;	// @[lsu.scala:210:16]
  reg               stq_7_valid;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_7_bits_uop_uopc;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_7_bits_uop_inst;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_7_bits_uop_debug_inst;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_is_rvc;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_7_bits_uop_debug_pc;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_7_bits_uop_iq_type;	// @[lsu.scala:210:16]
  reg  [9:0]        stq_7_bits_uop_fu_code;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_7_bits_uop_ctrl_br_type;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_7_bits_uop_ctrl_op1_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_7_bits_uop_ctrl_op2_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_7_bits_uop_ctrl_imm_sel;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_7_bits_uop_ctrl_op_fcn;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_7_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_ctrl_is_load;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_ctrl_is_sta;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_ctrl_is_std;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_7_bits_uop_iw_state;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_iw_p1_poisoned;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_iw_p2_poisoned;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_is_br;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_is_jalr;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_is_jal;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_is_sfb;	// @[lsu.scala:210:16]
  reg  [15:0]       stq_7_bits_uop_br_mask;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_7_bits_uop_br_tag;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_7_bits_uop_ftq_idx;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_edge_inst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_7_bits_uop_pc_lob;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_taken;	// @[lsu.scala:210:16]
  reg  [19:0]       stq_7_bits_uop_imm_packed;	// @[lsu.scala:210:16]
  reg  [11:0]       stq_7_bits_uop_csr_addr;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_7_bits_uop_rob_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_7_bits_uop_ldq_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_7_bits_uop_stq_idx;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_7_bits_uop_rxq_idx;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_7_bits_uop_pdst;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_7_bits_uop_prs1;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_7_bits_uop_prs2;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_7_bits_uop_prs3;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_7_bits_uop_ppred;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_prs1_busy;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_prs2_busy;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_prs3_busy;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_ppred_busy;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_7_bits_uop_stale_pdst;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_exception;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_7_bits_uop_exc_cause;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_bypassable;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_7_bits_uop_mem_cmd;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_7_bits_uop_mem_size;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_mem_signed;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_is_fence;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_is_fencei;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_is_amo;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_uses_ldq;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_uses_stq;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_is_sys_pc2epc;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_is_unique;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_flush_on_commit;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_ldst_is_rs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_7_bits_uop_ldst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_7_bits_uop_lrs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_7_bits_uop_lrs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_7_bits_uop_lrs3;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_ldst_val;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_7_bits_uop_dst_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_7_bits_uop_lrs1_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_7_bits_uop_lrs2_rtype;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_frs3_en;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_fp_val;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_fp_single;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_xcpt_pf_if;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_xcpt_ae_if;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_xcpt_ma_if;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_bp_debug_if;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_bp_xcpt_if;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_7_bits_uop_debug_fsrc;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_7_bits_uop_debug_tsrc;	// @[lsu.scala:210:16]
  reg               stq_7_bits_addr_valid;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_7_bits_addr_bits;	// @[lsu.scala:210:16]
  reg               stq_7_bits_addr_is_virtual;	// @[lsu.scala:210:16]
  reg               stq_7_bits_data_valid;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_7_bits_data_bits;	// @[lsu.scala:210:16]
  reg               stq_7_bits_committed;	// @[lsu.scala:210:16]
  reg               stq_7_bits_succeeded;	// @[lsu.scala:210:16]
  reg               stq_8_valid;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_8_bits_uop_uopc;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_8_bits_uop_inst;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_8_bits_uop_debug_inst;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_is_rvc;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_8_bits_uop_debug_pc;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_8_bits_uop_iq_type;	// @[lsu.scala:210:16]
  reg  [9:0]        stq_8_bits_uop_fu_code;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_8_bits_uop_ctrl_br_type;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_8_bits_uop_ctrl_op1_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_8_bits_uop_ctrl_op2_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_8_bits_uop_ctrl_imm_sel;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_8_bits_uop_ctrl_op_fcn;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_8_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_ctrl_is_load;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_ctrl_is_sta;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_ctrl_is_std;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_8_bits_uop_iw_state;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_iw_p1_poisoned;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_iw_p2_poisoned;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_is_br;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_is_jalr;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_is_jal;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_is_sfb;	// @[lsu.scala:210:16]
  reg  [15:0]       stq_8_bits_uop_br_mask;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_8_bits_uop_br_tag;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_8_bits_uop_ftq_idx;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_edge_inst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_8_bits_uop_pc_lob;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_taken;	// @[lsu.scala:210:16]
  reg  [19:0]       stq_8_bits_uop_imm_packed;	// @[lsu.scala:210:16]
  reg  [11:0]       stq_8_bits_uop_csr_addr;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_8_bits_uop_rob_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_8_bits_uop_ldq_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_8_bits_uop_stq_idx;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_8_bits_uop_rxq_idx;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_8_bits_uop_pdst;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_8_bits_uop_prs1;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_8_bits_uop_prs2;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_8_bits_uop_prs3;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_8_bits_uop_ppred;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_prs1_busy;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_prs2_busy;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_prs3_busy;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_ppred_busy;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_8_bits_uop_stale_pdst;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_exception;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_8_bits_uop_exc_cause;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_bypassable;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_8_bits_uop_mem_cmd;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_8_bits_uop_mem_size;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_mem_signed;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_is_fence;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_is_fencei;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_is_amo;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_uses_ldq;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_uses_stq;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_is_sys_pc2epc;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_is_unique;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_flush_on_commit;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_ldst_is_rs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_8_bits_uop_ldst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_8_bits_uop_lrs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_8_bits_uop_lrs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_8_bits_uop_lrs3;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_ldst_val;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_8_bits_uop_dst_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_8_bits_uop_lrs1_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_8_bits_uop_lrs2_rtype;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_frs3_en;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_fp_val;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_fp_single;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_xcpt_pf_if;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_xcpt_ae_if;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_xcpt_ma_if;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_bp_debug_if;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_bp_xcpt_if;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_8_bits_uop_debug_fsrc;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_8_bits_uop_debug_tsrc;	// @[lsu.scala:210:16]
  reg               stq_8_bits_addr_valid;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_8_bits_addr_bits;	// @[lsu.scala:210:16]
  reg               stq_8_bits_addr_is_virtual;	// @[lsu.scala:210:16]
  reg               stq_8_bits_data_valid;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_8_bits_data_bits;	// @[lsu.scala:210:16]
  reg               stq_8_bits_committed;	// @[lsu.scala:210:16]
  reg               stq_8_bits_succeeded;	// @[lsu.scala:210:16]
  reg               stq_9_valid;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_9_bits_uop_uopc;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_9_bits_uop_inst;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_9_bits_uop_debug_inst;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_is_rvc;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_9_bits_uop_debug_pc;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_9_bits_uop_iq_type;	// @[lsu.scala:210:16]
  reg  [9:0]        stq_9_bits_uop_fu_code;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_9_bits_uop_ctrl_br_type;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_9_bits_uop_ctrl_op1_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_9_bits_uop_ctrl_op2_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_9_bits_uop_ctrl_imm_sel;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_9_bits_uop_ctrl_op_fcn;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_9_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_ctrl_is_load;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_ctrl_is_sta;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_ctrl_is_std;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_9_bits_uop_iw_state;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_iw_p1_poisoned;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_iw_p2_poisoned;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_is_br;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_is_jalr;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_is_jal;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_is_sfb;	// @[lsu.scala:210:16]
  reg  [15:0]       stq_9_bits_uop_br_mask;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_9_bits_uop_br_tag;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_9_bits_uop_ftq_idx;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_edge_inst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_9_bits_uop_pc_lob;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_taken;	// @[lsu.scala:210:16]
  reg  [19:0]       stq_9_bits_uop_imm_packed;	// @[lsu.scala:210:16]
  reg  [11:0]       stq_9_bits_uop_csr_addr;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_9_bits_uop_rob_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_9_bits_uop_ldq_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_9_bits_uop_stq_idx;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_9_bits_uop_rxq_idx;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_9_bits_uop_pdst;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_9_bits_uop_prs1;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_9_bits_uop_prs2;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_9_bits_uop_prs3;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_9_bits_uop_ppred;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_prs1_busy;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_prs2_busy;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_prs3_busy;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_ppred_busy;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_9_bits_uop_stale_pdst;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_exception;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_9_bits_uop_exc_cause;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_bypassable;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_9_bits_uop_mem_cmd;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_9_bits_uop_mem_size;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_mem_signed;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_is_fence;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_is_fencei;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_is_amo;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_uses_ldq;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_uses_stq;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_is_sys_pc2epc;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_is_unique;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_flush_on_commit;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_ldst_is_rs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_9_bits_uop_ldst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_9_bits_uop_lrs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_9_bits_uop_lrs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_9_bits_uop_lrs3;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_ldst_val;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_9_bits_uop_dst_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_9_bits_uop_lrs1_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_9_bits_uop_lrs2_rtype;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_frs3_en;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_fp_val;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_fp_single;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_xcpt_pf_if;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_xcpt_ae_if;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_xcpt_ma_if;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_bp_debug_if;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_bp_xcpt_if;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_9_bits_uop_debug_fsrc;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_9_bits_uop_debug_tsrc;	// @[lsu.scala:210:16]
  reg               stq_9_bits_addr_valid;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_9_bits_addr_bits;	// @[lsu.scala:210:16]
  reg               stq_9_bits_addr_is_virtual;	// @[lsu.scala:210:16]
  reg               stq_9_bits_data_valid;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_9_bits_data_bits;	// @[lsu.scala:210:16]
  reg               stq_9_bits_committed;	// @[lsu.scala:210:16]
  reg               stq_9_bits_succeeded;	// @[lsu.scala:210:16]
  reg               stq_10_valid;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_10_bits_uop_uopc;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_10_bits_uop_inst;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_10_bits_uop_debug_inst;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_is_rvc;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_10_bits_uop_debug_pc;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_10_bits_uop_iq_type;	// @[lsu.scala:210:16]
  reg  [9:0]        stq_10_bits_uop_fu_code;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_10_bits_uop_ctrl_br_type;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_10_bits_uop_ctrl_op1_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_10_bits_uop_ctrl_op2_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_10_bits_uop_ctrl_imm_sel;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_10_bits_uop_ctrl_op_fcn;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_10_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_ctrl_is_load;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_ctrl_is_sta;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_ctrl_is_std;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_10_bits_uop_iw_state;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_iw_p1_poisoned;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_iw_p2_poisoned;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_is_br;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_is_jalr;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_is_jal;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_is_sfb;	// @[lsu.scala:210:16]
  reg  [15:0]       stq_10_bits_uop_br_mask;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_10_bits_uop_br_tag;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_10_bits_uop_ftq_idx;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_edge_inst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_10_bits_uop_pc_lob;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_taken;	// @[lsu.scala:210:16]
  reg  [19:0]       stq_10_bits_uop_imm_packed;	// @[lsu.scala:210:16]
  reg  [11:0]       stq_10_bits_uop_csr_addr;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_10_bits_uop_rob_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_10_bits_uop_ldq_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_10_bits_uop_stq_idx;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_10_bits_uop_rxq_idx;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_10_bits_uop_pdst;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_10_bits_uop_prs1;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_10_bits_uop_prs2;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_10_bits_uop_prs3;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_10_bits_uop_ppred;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_prs1_busy;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_prs2_busy;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_prs3_busy;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_ppred_busy;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_10_bits_uop_stale_pdst;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_exception;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_10_bits_uop_exc_cause;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_bypassable;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_10_bits_uop_mem_cmd;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_10_bits_uop_mem_size;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_mem_signed;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_is_fence;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_is_fencei;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_is_amo;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_uses_ldq;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_uses_stq;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_is_sys_pc2epc;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_is_unique;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_flush_on_commit;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_ldst_is_rs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_10_bits_uop_ldst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_10_bits_uop_lrs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_10_bits_uop_lrs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_10_bits_uop_lrs3;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_ldst_val;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_10_bits_uop_dst_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_10_bits_uop_lrs1_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_10_bits_uop_lrs2_rtype;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_frs3_en;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_fp_val;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_fp_single;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_xcpt_pf_if;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_xcpt_ae_if;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_xcpt_ma_if;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_bp_debug_if;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_bp_xcpt_if;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_10_bits_uop_debug_fsrc;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_10_bits_uop_debug_tsrc;	// @[lsu.scala:210:16]
  reg               stq_10_bits_addr_valid;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_10_bits_addr_bits;	// @[lsu.scala:210:16]
  reg               stq_10_bits_addr_is_virtual;	// @[lsu.scala:210:16]
  reg               stq_10_bits_data_valid;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_10_bits_data_bits;	// @[lsu.scala:210:16]
  reg               stq_10_bits_committed;	// @[lsu.scala:210:16]
  reg               stq_10_bits_succeeded;	// @[lsu.scala:210:16]
  reg               stq_11_valid;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_11_bits_uop_uopc;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_11_bits_uop_inst;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_11_bits_uop_debug_inst;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_is_rvc;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_11_bits_uop_debug_pc;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_11_bits_uop_iq_type;	// @[lsu.scala:210:16]
  reg  [9:0]        stq_11_bits_uop_fu_code;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_11_bits_uop_ctrl_br_type;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_11_bits_uop_ctrl_op1_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_11_bits_uop_ctrl_op2_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_11_bits_uop_ctrl_imm_sel;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_11_bits_uop_ctrl_op_fcn;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_11_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_ctrl_is_load;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_ctrl_is_sta;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_ctrl_is_std;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_11_bits_uop_iw_state;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_iw_p1_poisoned;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_iw_p2_poisoned;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_is_br;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_is_jalr;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_is_jal;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_is_sfb;	// @[lsu.scala:210:16]
  reg  [15:0]       stq_11_bits_uop_br_mask;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_11_bits_uop_br_tag;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_11_bits_uop_ftq_idx;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_edge_inst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_11_bits_uop_pc_lob;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_taken;	// @[lsu.scala:210:16]
  reg  [19:0]       stq_11_bits_uop_imm_packed;	// @[lsu.scala:210:16]
  reg  [11:0]       stq_11_bits_uop_csr_addr;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_11_bits_uop_rob_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_11_bits_uop_ldq_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_11_bits_uop_stq_idx;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_11_bits_uop_rxq_idx;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_11_bits_uop_pdst;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_11_bits_uop_prs1;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_11_bits_uop_prs2;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_11_bits_uop_prs3;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_11_bits_uop_ppred;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_prs1_busy;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_prs2_busy;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_prs3_busy;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_ppred_busy;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_11_bits_uop_stale_pdst;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_exception;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_11_bits_uop_exc_cause;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_bypassable;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_11_bits_uop_mem_cmd;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_11_bits_uop_mem_size;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_mem_signed;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_is_fence;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_is_fencei;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_is_amo;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_uses_ldq;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_uses_stq;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_is_sys_pc2epc;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_is_unique;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_flush_on_commit;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_ldst_is_rs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_11_bits_uop_ldst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_11_bits_uop_lrs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_11_bits_uop_lrs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_11_bits_uop_lrs3;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_ldst_val;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_11_bits_uop_dst_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_11_bits_uop_lrs1_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_11_bits_uop_lrs2_rtype;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_frs3_en;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_fp_val;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_fp_single;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_xcpt_pf_if;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_xcpt_ae_if;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_xcpt_ma_if;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_bp_debug_if;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_bp_xcpt_if;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_11_bits_uop_debug_fsrc;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_11_bits_uop_debug_tsrc;	// @[lsu.scala:210:16]
  reg               stq_11_bits_addr_valid;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_11_bits_addr_bits;	// @[lsu.scala:210:16]
  reg               stq_11_bits_addr_is_virtual;	// @[lsu.scala:210:16]
  reg               stq_11_bits_data_valid;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_11_bits_data_bits;	// @[lsu.scala:210:16]
  reg               stq_11_bits_committed;	// @[lsu.scala:210:16]
  reg               stq_11_bits_succeeded;	// @[lsu.scala:210:16]
  reg               stq_12_valid;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_12_bits_uop_uopc;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_12_bits_uop_inst;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_12_bits_uop_debug_inst;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_is_rvc;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_12_bits_uop_debug_pc;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_12_bits_uop_iq_type;	// @[lsu.scala:210:16]
  reg  [9:0]        stq_12_bits_uop_fu_code;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_12_bits_uop_ctrl_br_type;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_12_bits_uop_ctrl_op1_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_12_bits_uop_ctrl_op2_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_12_bits_uop_ctrl_imm_sel;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_12_bits_uop_ctrl_op_fcn;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_12_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_ctrl_is_load;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_ctrl_is_sta;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_ctrl_is_std;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_12_bits_uop_iw_state;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_iw_p1_poisoned;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_iw_p2_poisoned;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_is_br;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_is_jalr;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_is_jal;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_is_sfb;	// @[lsu.scala:210:16]
  reg  [15:0]       stq_12_bits_uop_br_mask;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_12_bits_uop_br_tag;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_12_bits_uop_ftq_idx;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_edge_inst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_12_bits_uop_pc_lob;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_taken;	// @[lsu.scala:210:16]
  reg  [19:0]       stq_12_bits_uop_imm_packed;	// @[lsu.scala:210:16]
  reg  [11:0]       stq_12_bits_uop_csr_addr;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_12_bits_uop_rob_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_12_bits_uop_ldq_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_12_bits_uop_stq_idx;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_12_bits_uop_rxq_idx;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_12_bits_uop_pdst;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_12_bits_uop_prs1;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_12_bits_uop_prs2;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_12_bits_uop_prs3;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_12_bits_uop_ppred;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_prs1_busy;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_prs2_busy;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_prs3_busy;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_ppred_busy;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_12_bits_uop_stale_pdst;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_exception;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_12_bits_uop_exc_cause;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_bypassable;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_12_bits_uop_mem_cmd;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_12_bits_uop_mem_size;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_mem_signed;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_is_fence;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_is_fencei;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_is_amo;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_uses_ldq;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_uses_stq;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_is_sys_pc2epc;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_is_unique;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_flush_on_commit;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_ldst_is_rs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_12_bits_uop_ldst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_12_bits_uop_lrs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_12_bits_uop_lrs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_12_bits_uop_lrs3;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_ldst_val;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_12_bits_uop_dst_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_12_bits_uop_lrs1_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_12_bits_uop_lrs2_rtype;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_frs3_en;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_fp_val;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_fp_single;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_xcpt_pf_if;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_xcpt_ae_if;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_xcpt_ma_if;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_bp_debug_if;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_bp_xcpt_if;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_12_bits_uop_debug_fsrc;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_12_bits_uop_debug_tsrc;	// @[lsu.scala:210:16]
  reg               stq_12_bits_addr_valid;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_12_bits_addr_bits;	// @[lsu.scala:210:16]
  reg               stq_12_bits_addr_is_virtual;	// @[lsu.scala:210:16]
  reg               stq_12_bits_data_valid;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_12_bits_data_bits;	// @[lsu.scala:210:16]
  reg               stq_12_bits_committed;	// @[lsu.scala:210:16]
  reg               stq_12_bits_succeeded;	// @[lsu.scala:210:16]
  reg               stq_13_valid;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_13_bits_uop_uopc;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_13_bits_uop_inst;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_13_bits_uop_debug_inst;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_is_rvc;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_13_bits_uop_debug_pc;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_13_bits_uop_iq_type;	// @[lsu.scala:210:16]
  reg  [9:0]        stq_13_bits_uop_fu_code;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_13_bits_uop_ctrl_br_type;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_13_bits_uop_ctrl_op1_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_13_bits_uop_ctrl_op2_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_13_bits_uop_ctrl_imm_sel;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_13_bits_uop_ctrl_op_fcn;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_13_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_ctrl_is_load;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_ctrl_is_sta;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_ctrl_is_std;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_13_bits_uop_iw_state;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_iw_p1_poisoned;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_iw_p2_poisoned;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_is_br;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_is_jalr;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_is_jal;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_is_sfb;	// @[lsu.scala:210:16]
  reg  [15:0]       stq_13_bits_uop_br_mask;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_13_bits_uop_br_tag;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_13_bits_uop_ftq_idx;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_edge_inst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_13_bits_uop_pc_lob;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_taken;	// @[lsu.scala:210:16]
  reg  [19:0]       stq_13_bits_uop_imm_packed;	// @[lsu.scala:210:16]
  reg  [11:0]       stq_13_bits_uop_csr_addr;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_13_bits_uop_rob_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_13_bits_uop_ldq_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_13_bits_uop_stq_idx;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_13_bits_uop_rxq_idx;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_13_bits_uop_pdst;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_13_bits_uop_prs1;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_13_bits_uop_prs2;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_13_bits_uop_prs3;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_13_bits_uop_ppred;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_prs1_busy;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_prs2_busy;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_prs3_busy;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_ppred_busy;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_13_bits_uop_stale_pdst;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_exception;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_13_bits_uop_exc_cause;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_bypassable;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_13_bits_uop_mem_cmd;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_13_bits_uop_mem_size;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_mem_signed;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_is_fence;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_is_fencei;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_is_amo;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_uses_ldq;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_uses_stq;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_is_sys_pc2epc;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_is_unique;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_flush_on_commit;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_ldst_is_rs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_13_bits_uop_ldst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_13_bits_uop_lrs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_13_bits_uop_lrs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_13_bits_uop_lrs3;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_ldst_val;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_13_bits_uop_dst_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_13_bits_uop_lrs1_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_13_bits_uop_lrs2_rtype;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_frs3_en;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_fp_val;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_fp_single;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_xcpt_pf_if;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_xcpt_ae_if;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_xcpt_ma_if;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_bp_debug_if;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_bp_xcpt_if;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_13_bits_uop_debug_fsrc;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_13_bits_uop_debug_tsrc;	// @[lsu.scala:210:16]
  reg               stq_13_bits_addr_valid;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_13_bits_addr_bits;	// @[lsu.scala:210:16]
  reg               stq_13_bits_addr_is_virtual;	// @[lsu.scala:210:16]
  reg               stq_13_bits_data_valid;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_13_bits_data_bits;	// @[lsu.scala:210:16]
  reg               stq_13_bits_committed;	// @[lsu.scala:210:16]
  reg               stq_13_bits_succeeded;	// @[lsu.scala:210:16]
  reg               stq_14_valid;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_14_bits_uop_uopc;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_14_bits_uop_inst;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_14_bits_uop_debug_inst;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_is_rvc;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_14_bits_uop_debug_pc;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_14_bits_uop_iq_type;	// @[lsu.scala:210:16]
  reg  [9:0]        stq_14_bits_uop_fu_code;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_14_bits_uop_ctrl_br_type;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_14_bits_uop_ctrl_op1_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_14_bits_uop_ctrl_op2_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_14_bits_uop_ctrl_imm_sel;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_14_bits_uop_ctrl_op_fcn;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_14_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_ctrl_is_load;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_ctrl_is_sta;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_ctrl_is_std;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_14_bits_uop_iw_state;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_iw_p1_poisoned;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_iw_p2_poisoned;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_is_br;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_is_jalr;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_is_jal;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_is_sfb;	// @[lsu.scala:210:16]
  reg  [15:0]       stq_14_bits_uop_br_mask;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_14_bits_uop_br_tag;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_14_bits_uop_ftq_idx;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_edge_inst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_14_bits_uop_pc_lob;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_taken;	// @[lsu.scala:210:16]
  reg  [19:0]       stq_14_bits_uop_imm_packed;	// @[lsu.scala:210:16]
  reg  [11:0]       stq_14_bits_uop_csr_addr;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_14_bits_uop_rob_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_14_bits_uop_ldq_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_14_bits_uop_stq_idx;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_14_bits_uop_rxq_idx;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_14_bits_uop_pdst;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_14_bits_uop_prs1;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_14_bits_uop_prs2;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_14_bits_uop_prs3;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_14_bits_uop_ppred;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_prs1_busy;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_prs2_busy;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_prs3_busy;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_ppred_busy;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_14_bits_uop_stale_pdst;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_exception;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_14_bits_uop_exc_cause;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_bypassable;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_14_bits_uop_mem_cmd;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_14_bits_uop_mem_size;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_mem_signed;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_is_fence;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_is_fencei;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_is_amo;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_uses_ldq;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_uses_stq;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_is_sys_pc2epc;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_is_unique;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_flush_on_commit;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_ldst_is_rs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_14_bits_uop_ldst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_14_bits_uop_lrs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_14_bits_uop_lrs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_14_bits_uop_lrs3;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_ldst_val;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_14_bits_uop_dst_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_14_bits_uop_lrs1_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_14_bits_uop_lrs2_rtype;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_frs3_en;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_fp_val;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_fp_single;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_xcpt_pf_if;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_xcpt_ae_if;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_xcpt_ma_if;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_bp_debug_if;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_bp_xcpt_if;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_14_bits_uop_debug_fsrc;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_14_bits_uop_debug_tsrc;	// @[lsu.scala:210:16]
  reg               stq_14_bits_addr_valid;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_14_bits_addr_bits;	// @[lsu.scala:210:16]
  reg               stq_14_bits_addr_is_virtual;	// @[lsu.scala:210:16]
  reg               stq_14_bits_data_valid;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_14_bits_data_bits;	// @[lsu.scala:210:16]
  reg               stq_14_bits_committed;	// @[lsu.scala:210:16]
  reg               stq_14_bits_succeeded;	// @[lsu.scala:210:16]
  reg               stq_15_valid;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_15_bits_uop_uopc;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_15_bits_uop_inst;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_15_bits_uop_debug_inst;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_is_rvc;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_15_bits_uop_debug_pc;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_15_bits_uop_iq_type;	// @[lsu.scala:210:16]
  reg  [9:0]        stq_15_bits_uop_fu_code;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_15_bits_uop_ctrl_br_type;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_15_bits_uop_ctrl_op1_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_15_bits_uop_ctrl_op2_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_15_bits_uop_ctrl_imm_sel;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_15_bits_uop_ctrl_op_fcn;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_15_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_ctrl_is_load;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_ctrl_is_sta;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_ctrl_is_std;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_15_bits_uop_iw_state;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_iw_p1_poisoned;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_iw_p2_poisoned;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_is_br;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_is_jalr;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_is_jal;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_is_sfb;	// @[lsu.scala:210:16]
  reg  [15:0]       stq_15_bits_uop_br_mask;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_15_bits_uop_br_tag;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_15_bits_uop_ftq_idx;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_edge_inst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_15_bits_uop_pc_lob;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_taken;	// @[lsu.scala:210:16]
  reg  [19:0]       stq_15_bits_uop_imm_packed;	// @[lsu.scala:210:16]
  reg  [11:0]       stq_15_bits_uop_csr_addr;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_15_bits_uop_rob_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_15_bits_uop_ldq_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_15_bits_uop_stq_idx;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_15_bits_uop_rxq_idx;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_15_bits_uop_pdst;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_15_bits_uop_prs1;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_15_bits_uop_prs2;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_15_bits_uop_prs3;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_15_bits_uop_ppred;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_prs1_busy;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_prs2_busy;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_prs3_busy;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_ppred_busy;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_15_bits_uop_stale_pdst;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_exception;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_15_bits_uop_exc_cause;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_bypassable;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_15_bits_uop_mem_cmd;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_15_bits_uop_mem_size;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_mem_signed;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_is_fence;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_is_fencei;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_is_amo;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_uses_ldq;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_uses_stq;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_is_sys_pc2epc;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_is_unique;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_flush_on_commit;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_ldst_is_rs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_15_bits_uop_ldst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_15_bits_uop_lrs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_15_bits_uop_lrs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_15_bits_uop_lrs3;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_ldst_val;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_15_bits_uop_dst_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_15_bits_uop_lrs1_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_15_bits_uop_lrs2_rtype;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_frs3_en;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_fp_val;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_fp_single;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_xcpt_pf_if;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_xcpt_ae_if;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_xcpt_ma_if;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_bp_debug_if;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_bp_xcpt_if;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_15_bits_uop_debug_fsrc;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_15_bits_uop_debug_tsrc;	// @[lsu.scala:210:16]
  reg               stq_15_bits_addr_valid;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_15_bits_addr_bits;	// @[lsu.scala:210:16]
  reg               stq_15_bits_addr_is_virtual;	// @[lsu.scala:210:16]
  reg               stq_15_bits_data_valid;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_15_bits_data_bits;	// @[lsu.scala:210:16]
  reg               stq_15_bits_committed;	// @[lsu.scala:210:16]
  reg               stq_15_bits_succeeded;	// @[lsu.scala:210:16]
  reg               stq_16_valid;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_16_bits_uop_uopc;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_16_bits_uop_inst;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_16_bits_uop_debug_inst;	// @[lsu.scala:210:16]
  reg               stq_16_bits_uop_is_rvc;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_16_bits_uop_debug_pc;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_16_bits_uop_iq_type;	// @[lsu.scala:210:16]
  reg  [9:0]        stq_16_bits_uop_fu_code;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_16_bits_uop_ctrl_br_type;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_16_bits_uop_ctrl_op1_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_16_bits_uop_ctrl_op2_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_16_bits_uop_ctrl_imm_sel;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_16_bits_uop_ctrl_op_fcn;	// @[lsu.scala:210:16]
  reg               stq_16_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_16_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:210:16]
  reg               stq_16_bits_uop_ctrl_is_load;	// @[lsu.scala:210:16]
  reg               stq_16_bits_uop_ctrl_is_sta;	// @[lsu.scala:210:16]
  reg               stq_16_bits_uop_ctrl_is_std;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_16_bits_uop_iw_state;	// @[lsu.scala:210:16]
  reg               stq_16_bits_uop_iw_p1_poisoned;	// @[lsu.scala:210:16]
  reg               stq_16_bits_uop_iw_p2_poisoned;	// @[lsu.scala:210:16]
  reg               stq_16_bits_uop_is_br;	// @[lsu.scala:210:16]
  reg               stq_16_bits_uop_is_jalr;	// @[lsu.scala:210:16]
  reg               stq_16_bits_uop_is_jal;	// @[lsu.scala:210:16]
  reg               stq_16_bits_uop_is_sfb;	// @[lsu.scala:210:16]
  reg  [15:0]       stq_16_bits_uop_br_mask;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_16_bits_uop_br_tag;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_16_bits_uop_ftq_idx;	// @[lsu.scala:210:16]
  reg               stq_16_bits_uop_edge_inst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_16_bits_uop_pc_lob;	// @[lsu.scala:210:16]
  reg               stq_16_bits_uop_taken;	// @[lsu.scala:210:16]
  reg  [19:0]       stq_16_bits_uop_imm_packed;	// @[lsu.scala:210:16]
  reg  [11:0]       stq_16_bits_uop_csr_addr;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_16_bits_uop_rob_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_16_bits_uop_ldq_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_16_bits_uop_stq_idx;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_16_bits_uop_rxq_idx;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_16_bits_uop_pdst;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_16_bits_uop_prs1;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_16_bits_uop_prs2;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_16_bits_uop_prs3;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_16_bits_uop_ppred;	// @[lsu.scala:210:16]
  reg               stq_16_bits_uop_prs1_busy;	// @[lsu.scala:210:16]
  reg               stq_16_bits_uop_prs2_busy;	// @[lsu.scala:210:16]
  reg               stq_16_bits_uop_prs3_busy;	// @[lsu.scala:210:16]
  reg               stq_16_bits_uop_ppred_busy;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_16_bits_uop_stale_pdst;	// @[lsu.scala:210:16]
  reg               stq_16_bits_uop_exception;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_16_bits_uop_exc_cause;	// @[lsu.scala:210:16]
  reg               stq_16_bits_uop_bypassable;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_16_bits_uop_mem_cmd;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_16_bits_uop_mem_size;	// @[lsu.scala:210:16]
  reg               stq_16_bits_uop_mem_signed;	// @[lsu.scala:210:16]
  reg               stq_16_bits_uop_is_fence;	// @[lsu.scala:210:16]
  reg               stq_16_bits_uop_is_fencei;	// @[lsu.scala:210:16]
  reg               stq_16_bits_uop_is_amo;	// @[lsu.scala:210:16]
  reg               stq_16_bits_uop_uses_ldq;	// @[lsu.scala:210:16]
  reg               stq_16_bits_uop_uses_stq;	// @[lsu.scala:210:16]
  reg               stq_16_bits_uop_is_sys_pc2epc;	// @[lsu.scala:210:16]
  reg               stq_16_bits_uop_is_unique;	// @[lsu.scala:210:16]
  reg               stq_16_bits_uop_flush_on_commit;	// @[lsu.scala:210:16]
  reg               stq_16_bits_uop_ldst_is_rs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_16_bits_uop_ldst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_16_bits_uop_lrs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_16_bits_uop_lrs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_16_bits_uop_lrs3;	// @[lsu.scala:210:16]
  reg               stq_16_bits_uop_ldst_val;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_16_bits_uop_dst_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_16_bits_uop_lrs1_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_16_bits_uop_lrs2_rtype;	// @[lsu.scala:210:16]
  reg               stq_16_bits_uop_frs3_en;	// @[lsu.scala:210:16]
  reg               stq_16_bits_uop_fp_val;	// @[lsu.scala:210:16]
  reg               stq_16_bits_uop_fp_single;	// @[lsu.scala:210:16]
  reg               stq_16_bits_uop_xcpt_pf_if;	// @[lsu.scala:210:16]
  reg               stq_16_bits_uop_xcpt_ae_if;	// @[lsu.scala:210:16]
  reg               stq_16_bits_uop_xcpt_ma_if;	// @[lsu.scala:210:16]
  reg               stq_16_bits_uop_bp_debug_if;	// @[lsu.scala:210:16]
  reg               stq_16_bits_uop_bp_xcpt_if;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_16_bits_uop_debug_fsrc;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_16_bits_uop_debug_tsrc;	// @[lsu.scala:210:16]
  reg               stq_16_bits_addr_valid;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_16_bits_addr_bits;	// @[lsu.scala:210:16]
  reg               stq_16_bits_addr_is_virtual;	// @[lsu.scala:210:16]
  reg               stq_16_bits_data_valid;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_16_bits_data_bits;	// @[lsu.scala:210:16]
  reg               stq_16_bits_committed;	// @[lsu.scala:210:16]
  reg               stq_16_bits_succeeded;	// @[lsu.scala:210:16]
  reg               stq_17_valid;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_17_bits_uop_uopc;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_17_bits_uop_inst;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_17_bits_uop_debug_inst;	// @[lsu.scala:210:16]
  reg               stq_17_bits_uop_is_rvc;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_17_bits_uop_debug_pc;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_17_bits_uop_iq_type;	// @[lsu.scala:210:16]
  reg  [9:0]        stq_17_bits_uop_fu_code;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_17_bits_uop_ctrl_br_type;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_17_bits_uop_ctrl_op1_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_17_bits_uop_ctrl_op2_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_17_bits_uop_ctrl_imm_sel;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_17_bits_uop_ctrl_op_fcn;	// @[lsu.scala:210:16]
  reg               stq_17_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_17_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:210:16]
  reg               stq_17_bits_uop_ctrl_is_load;	// @[lsu.scala:210:16]
  reg               stq_17_bits_uop_ctrl_is_sta;	// @[lsu.scala:210:16]
  reg               stq_17_bits_uop_ctrl_is_std;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_17_bits_uop_iw_state;	// @[lsu.scala:210:16]
  reg               stq_17_bits_uop_iw_p1_poisoned;	// @[lsu.scala:210:16]
  reg               stq_17_bits_uop_iw_p2_poisoned;	// @[lsu.scala:210:16]
  reg               stq_17_bits_uop_is_br;	// @[lsu.scala:210:16]
  reg               stq_17_bits_uop_is_jalr;	// @[lsu.scala:210:16]
  reg               stq_17_bits_uop_is_jal;	// @[lsu.scala:210:16]
  reg               stq_17_bits_uop_is_sfb;	// @[lsu.scala:210:16]
  reg  [15:0]       stq_17_bits_uop_br_mask;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_17_bits_uop_br_tag;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_17_bits_uop_ftq_idx;	// @[lsu.scala:210:16]
  reg               stq_17_bits_uop_edge_inst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_17_bits_uop_pc_lob;	// @[lsu.scala:210:16]
  reg               stq_17_bits_uop_taken;	// @[lsu.scala:210:16]
  reg  [19:0]       stq_17_bits_uop_imm_packed;	// @[lsu.scala:210:16]
  reg  [11:0]       stq_17_bits_uop_csr_addr;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_17_bits_uop_rob_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_17_bits_uop_ldq_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_17_bits_uop_stq_idx;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_17_bits_uop_rxq_idx;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_17_bits_uop_pdst;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_17_bits_uop_prs1;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_17_bits_uop_prs2;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_17_bits_uop_prs3;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_17_bits_uop_ppred;	// @[lsu.scala:210:16]
  reg               stq_17_bits_uop_prs1_busy;	// @[lsu.scala:210:16]
  reg               stq_17_bits_uop_prs2_busy;	// @[lsu.scala:210:16]
  reg               stq_17_bits_uop_prs3_busy;	// @[lsu.scala:210:16]
  reg               stq_17_bits_uop_ppred_busy;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_17_bits_uop_stale_pdst;	// @[lsu.scala:210:16]
  reg               stq_17_bits_uop_exception;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_17_bits_uop_exc_cause;	// @[lsu.scala:210:16]
  reg               stq_17_bits_uop_bypassable;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_17_bits_uop_mem_cmd;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_17_bits_uop_mem_size;	// @[lsu.scala:210:16]
  reg               stq_17_bits_uop_mem_signed;	// @[lsu.scala:210:16]
  reg               stq_17_bits_uop_is_fence;	// @[lsu.scala:210:16]
  reg               stq_17_bits_uop_is_fencei;	// @[lsu.scala:210:16]
  reg               stq_17_bits_uop_is_amo;	// @[lsu.scala:210:16]
  reg               stq_17_bits_uop_uses_ldq;	// @[lsu.scala:210:16]
  reg               stq_17_bits_uop_uses_stq;	// @[lsu.scala:210:16]
  reg               stq_17_bits_uop_is_sys_pc2epc;	// @[lsu.scala:210:16]
  reg               stq_17_bits_uop_is_unique;	// @[lsu.scala:210:16]
  reg               stq_17_bits_uop_flush_on_commit;	// @[lsu.scala:210:16]
  reg               stq_17_bits_uop_ldst_is_rs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_17_bits_uop_ldst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_17_bits_uop_lrs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_17_bits_uop_lrs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_17_bits_uop_lrs3;	// @[lsu.scala:210:16]
  reg               stq_17_bits_uop_ldst_val;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_17_bits_uop_dst_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_17_bits_uop_lrs1_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_17_bits_uop_lrs2_rtype;	// @[lsu.scala:210:16]
  reg               stq_17_bits_uop_frs3_en;	// @[lsu.scala:210:16]
  reg               stq_17_bits_uop_fp_val;	// @[lsu.scala:210:16]
  reg               stq_17_bits_uop_fp_single;	// @[lsu.scala:210:16]
  reg               stq_17_bits_uop_xcpt_pf_if;	// @[lsu.scala:210:16]
  reg               stq_17_bits_uop_xcpt_ae_if;	// @[lsu.scala:210:16]
  reg               stq_17_bits_uop_xcpt_ma_if;	// @[lsu.scala:210:16]
  reg               stq_17_bits_uop_bp_debug_if;	// @[lsu.scala:210:16]
  reg               stq_17_bits_uop_bp_xcpt_if;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_17_bits_uop_debug_fsrc;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_17_bits_uop_debug_tsrc;	// @[lsu.scala:210:16]
  reg               stq_17_bits_addr_valid;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_17_bits_addr_bits;	// @[lsu.scala:210:16]
  reg               stq_17_bits_addr_is_virtual;	// @[lsu.scala:210:16]
  reg               stq_17_bits_data_valid;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_17_bits_data_bits;	// @[lsu.scala:210:16]
  reg               stq_17_bits_committed;	// @[lsu.scala:210:16]
  reg               stq_17_bits_succeeded;	// @[lsu.scala:210:16]
  reg               stq_18_valid;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_18_bits_uop_uopc;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_18_bits_uop_inst;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_18_bits_uop_debug_inst;	// @[lsu.scala:210:16]
  reg               stq_18_bits_uop_is_rvc;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_18_bits_uop_debug_pc;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_18_bits_uop_iq_type;	// @[lsu.scala:210:16]
  reg  [9:0]        stq_18_bits_uop_fu_code;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_18_bits_uop_ctrl_br_type;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_18_bits_uop_ctrl_op1_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_18_bits_uop_ctrl_op2_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_18_bits_uop_ctrl_imm_sel;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_18_bits_uop_ctrl_op_fcn;	// @[lsu.scala:210:16]
  reg               stq_18_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_18_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:210:16]
  reg               stq_18_bits_uop_ctrl_is_load;	// @[lsu.scala:210:16]
  reg               stq_18_bits_uop_ctrl_is_sta;	// @[lsu.scala:210:16]
  reg               stq_18_bits_uop_ctrl_is_std;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_18_bits_uop_iw_state;	// @[lsu.scala:210:16]
  reg               stq_18_bits_uop_iw_p1_poisoned;	// @[lsu.scala:210:16]
  reg               stq_18_bits_uop_iw_p2_poisoned;	// @[lsu.scala:210:16]
  reg               stq_18_bits_uop_is_br;	// @[lsu.scala:210:16]
  reg               stq_18_bits_uop_is_jalr;	// @[lsu.scala:210:16]
  reg               stq_18_bits_uop_is_jal;	// @[lsu.scala:210:16]
  reg               stq_18_bits_uop_is_sfb;	// @[lsu.scala:210:16]
  reg  [15:0]       stq_18_bits_uop_br_mask;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_18_bits_uop_br_tag;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_18_bits_uop_ftq_idx;	// @[lsu.scala:210:16]
  reg               stq_18_bits_uop_edge_inst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_18_bits_uop_pc_lob;	// @[lsu.scala:210:16]
  reg               stq_18_bits_uop_taken;	// @[lsu.scala:210:16]
  reg  [19:0]       stq_18_bits_uop_imm_packed;	// @[lsu.scala:210:16]
  reg  [11:0]       stq_18_bits_uop_csr_addr;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_18_bits_uop_rob_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_18_bits_uop_ldq_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_18_bits_uop_stq_idx;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_18_bits_uop_rxq_idx;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_18_bits_uop_pdst;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_18_bits_uop_prs1;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_18_bits_uop_prs2;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_18_bits_uop_prs3;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_18_bits_uop_ppred;	// @[lsu.scala:210:16]
  reg               stq_18_bits_uop_prs1_busy;	// @[lsu.scala:210:16]
  reg               stq_18_bits_uop_prs2_busy;	// @[lsu.scala:210:16]
  reg               stq_18_bits_uop_prs3_busy;	// @[lsu.scala:210:16]
  reg               stq_18_bits_uop_ppred_busy;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_18_bits_uop_stale_pdst;	// @[lsu.scala:210:16]
  reg               stq_18_bits_uop_exception;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_18_bits_uop_exc_cause;	// @[lsu.scala:210:16]
  reg               stq_18_bits_uop_bypassable;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_18_bits_uop_mem_cmd;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_18_bits_uop_mem_size;	// @[lsu.scala:210:16]
  reg               stq_18_bits_uop_mem_signed;	// @[lsu.scala:210:16]
  reg               stq_18_bits_uop_is_fence;	// @[lsu.scala:210:16]
  reg               stq_18_bits_uop_is_fencei;	// @[lsu.scala:210:16]
  reg               stq_18_bits_uop_is_amo;	// @[lsu.scala:210:16]
  reg               stq_18_bits_uop_uses_ldq;	// @[lsu.scala:210:16]
  reg               stq_18_bits_uop_uses_stq;	// @[lsu.scala:210:16]
  reg               stq_18_bits_uop_is_sys_pc2epc;	// @[lsu.scala:210:16]
  reg               stq_18_bits_uop_is_unique;	// @[lsu.scala:210:16]
  reg               stq_18_bits_uop_flush_on_commit;	// @[lsu.scala:210:16]
  reg               stq_18_bits_uop_ldst_is_rs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_18_bits_uop_ldst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_18_bits_uop_lrs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_18_bits_uop_lrs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_18_bits_uop_lrs3;	// @[lsu.scala:210:16]
  reg               stq_18_bits_uop_ldst_val;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_18_bits_uop_dst_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_18_bits_uop_lrs1_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_18_bits_uop_lrs2_rtype;	// @[lsu.scala:210:16]
  reg               stq_18_bits_uop_frs3_en;	// @[lsu.scala:210:16]
  reg               stq_18_bits_uop_fp_val;	// @[lsu.scala:210:16]
  reg               stq_18_bits_uop_fp_single;	// @[lsu.scala:210:16]
  reg               stq_18_bits_uop_xcpt_pf_if;	// @[lsu.scala:210:16]
  reg               stq_18_bits_uop_xcpt_ae_if;	// @[lsu.scala:210:16]
  reg               stq_18_bits_uop_xcpt_ma_if;	// @[lsu.scala:210:16]
  reg               stq_18_bits_uop_bp_debug_if;	// @[lsu.scala:210:16]
  reg               stq_18_bits_uop_bp_xcpt_if;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_18_bits_uop_debug_fsrc;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_18_bits_uop_debug_tsrc;	// @[lsu.scala:210:16]
  reg               stq_18_bits_addr_valid;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_18_bits_addr_bits;	// @[lsu.scala:210:16]
  reg               stq_18_bits_addr_is_virtual;	// @[lsu.scala:210:16]
  reg               stq_18_bits_data_valid;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_18_bits_data_bits;	// @[lsu.scala:210:16]
  reg               stq_18_bits_committed;	// @[lsu.scala:210:16]
  reg               stq_18_bits_succeeded;	// @[lsu.scala:210:16]
  reg               stq_19_valid;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_19_bits_uop_uopc;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_19_bits_uop_inst;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_19_bits_uop_debug_inst;	// @[lsu.scala:210:16]
  reg               stq_19_bits_uop_is_rvc;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_19_bits_uop_debug_pc;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_19_bits_uop_iq_type;	// @[lsu.scala:210:16]
  reg  [9:0]        stq_19_bits_uop_fu_code;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_19_bits_uop_ctrl_br_type;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_19_bits_uop_ctrl_op1_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_19_bits_uop_ctrl_op2_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_19_bits_uop_ctrl_imm_sel;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_19_bits_uop_ctrl_op_fcn;	// @[lsu.scala:210:16]
  reg               stq_19_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_19_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:210:16]
  reg               stq_19_bits_uop_ctrl_is_load;	// @[lsu.scala:210:16]
  reg               stq_19_bits_uop_ctrl_is_sta;	// @[lsu.scala:210:16]
  reg               stq_19_bits_uop_ctrl_is_std;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_19_bits_uop_iw_state;	// @[lsu.scala:210:16]
  reg               stq_19_bits_uop_iw_p1_poisoned;	// @[lsu.scala:210:16]
  reg               stq_19_bits_uop_iw_p2_poisoned;	// @[lsu.scala:210:16]
  reg               stq_19_bits_uop_is_br;	// @[lsu.scala:210:16]
  reg               stq_19_bits_uop_is_jalr;	// @[lsu.scala:210:16]
  reg               stq_19_bits_uop_is_jal;	// @[lsu.scala:210:16]
  reg               stq_19_bits_uop_is_sfb;	// @[lsu.scala:210:16]
  reg  [15:0]       stq_19_bits_uop_br_mask;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_19_bits_uop_br_tag;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_19_bits_uop_ftq_idx;	// @[lsu.scala:210:16]
  reg               stq_19_bits_uop_edge_inst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_19_bits_uop_pc_lob;	// @[lsu.scala:210:16]
  reg               stq_19_bits_uop_taken;	// @[lsu.scala:210:16]
  reg  [19:0]       stq_19_bits_uop_imm_packed;	// @[lsu.scala:210:16]
  reg  [11:0]       stq_19_bits_uop_csr_addr;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_19_bits_uop_rob_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_19_bits_uop_ldq_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_19_bits_uop_stq_idx;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_19_bits_uop_rxq_idx;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_19_bits_uop_pdst;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_19_bits_uop_prs1;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_19_bits_uop_prs2;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_19_bits_uop_prs3;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_19_bits_uop_ppred;	// @[lsu.scala:210:16]
  reg               stq_19_bits_uop_prs1_busy;	// @[lsu.scala:210:16]
  reg               stq_19_bits_uop_prs2_busy;	// @[lsu.scala:210:16]
  reg               stq_19_bits_uop_prs3_busy;	// @[lsu.scala:210:16]
  reg               stq_19_bits_uop_ppred_busy;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_19_bits_uop_stale_pdst;	// @[lsu.scala:210:16]
  reg               stq_19_bits_uop_exception;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_19_bits_uop_exc_cause;	// @[lsu.scala:210:16]
  reg               stq_19_bits_uop_bypassable;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_19_bits_uop_mem_cmd;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_19_bits_uop_mem_size;	// @[lsu.scala:210:16]
  reg               stq_19_bits_uop_mem_signed;	// @[lsu.scala:210:16]
  reg               stq_19_bits_uop_is_fence;	// @[lsu.scala:210:16]
  reg               stq_19_bits_uop_is_fencei;	// @[lsu.scala:210:16]
  reg               stq_19_bits_uop_is_amo;	// @[lsu.scala:210:16]
  reg               stq_19_bits_uop_uses_ldq;	// @[lsu.scala:210:16]
  reg               stq_19_bits_uop_uses_stq;	// @[lsu.scala:210:16]
  reg               stq_19_bits_uop_is_sys_pc2epc;	// @[lsu.scala:210:16]
  reg               stq_19_bits_uop_is_unique;	// @[lsu.scala:210:16]
  reg               stq_19_bits_uop_flush_on_commit;	// @[lsu.scala:210:16]
  reg               stq_19_bits_uop_ldst_is_rs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_19_bits_uop_ldst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_19_bits_uop_lrs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_19_bits_uop_lrs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_19_bits_uop_lrs3;	// @[lsu.scala:210:16]
  reg               stq_19_bits_uop_ldst_val;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_19_bits_uop_dst_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_19_bits_uop_lrs1_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_19_bits_uop_lrs2_rtype;	// @[lsu.scala:210:16]
  reg               stq_19_bits_uop_frs3_en;	// @[lsu.scala:210:16]
  reg               stq_19_bits_uop_fp_val;	// @[lsu.scala:210:16]
  reg               stq_19_bits_uop_fp_single;	// @[lsu.scala:210:16]
  reg               stq_19_bits_uop_xcpt_pf_if;	// @[lsu.scala:210:16]
  reg               stq_19_bits_uop_xcpt_ae_if;	// @[lsu.scala:210:16]
  reg               stq_19_bits_uop_xcpt_ma_if;	// @[lsu.scala:210:16]
  reg               stq_19_bits_uop_bp_debug_if;	// @[lsu.scala:210:16]
  reg               stq_19_bits_uop_bp_xcpt_if;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_19_bits_uop_debug_fsrc;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_19_bits_uop_debug_tsrc;	// @[lsu.scala:210:16]
  reg               stq_19_bits_addr_valid;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_19_bits_addr_bits;	// @[lsu.scala:210:16]
  reg               stq_19_bits_addr_is_virtual;	// @[lsu.scala:210:16]
  reg               stq_19_bits_data_valid;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_19_bits_data_bits;	// @[lsu.scala:210:16]
  reg               stq_19_bits_committed;	// @[lsu.scala:210:16]
  reg               stq_19_bits_succeeded;	// @[lsu.scala:210:16]
  reg               stq_20_valid;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_20_bits_uop_uopc;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_20_bits_uop_inst;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_20_bits_uop_debug_inst;	// @[lsu.scala:210:16]
  reg               stq_20_bits_uop_is_rvc;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_20_bits_uop_debug_pc;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_20_bits_uop_iq_type;	// @[lsu.scala:210:16]
  reg  [9:0]        stq_20_bits_uop_fu_code;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_20_bits_uop_ctrl_br_type;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_20_bits_uop_ctrl_op1_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_20_bits_uop_ctrl_op2_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_20_bits_uop_ctrl_imm_sel;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_20_bits_uop_ctrl_op_fcn;	// @[lsu.scala:210:16]
  reg               stq_20_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_20_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:210:16]
  reg               stq_20_bits_uop_ctrl_is_load;	// @[lsu.scala:210:16]
  reg               stq_20_bits_uop_ctrl_is_sta;	// @[lsu.scala:210:16]
  reg               stq_20_bits_uop_ctrl_is_std;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_20_bits_uop_iw_state;	// @[lsu.scala:210:16]
  reg               stq_20_bits_uop_iw_p1_poisoned;	// @[lsu.scala:210:16]
  reg               stq_20_bits_uop_iw_p2_poisoned;	// @[lsu.scala:210:16]
  reg               stq_20_bits_uop_is_br;	// @[lsu.scala:210:16]
  reg               stq_20_bits_uop_is_jalr;	// @[lsu.scala:210:16]
  reg               stq_20_bits_uop_is_jal;	// @[lsu.scala:210:16]
  reg               stq_20_bits_uop_is_sfb;	// @[lsu.scala:210:16]
  reg  [15:0]       stq_20_bits_uop_br_mask;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_20_bits_uop_br_tag;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_20_bits_uop_ftq_idx;	// @[lsu.scala:210:16]
  reg               stq_20_bits_uop_edge_inst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_20_bits_uop_pc_lob;	// @[lsu.scala:210:16]
  reg               stq_20_bits_uop_taken;	// @[lsu.scala:210:16]
  reg  [19:0]       stq_20_bits_uop_imm_packed;	// @[lsu.scala:210:16]
  reg  [11:0]       stq_20_bits_uop_csr_addr;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_20_bits_uop_rob_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_20_bits_uop_ldq_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_20_bits_uop_stq_idx;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_20_bits_uop_rxq_idx;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_20_bits_uop_pdst;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_20_bits_uop_prs1;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_20_bits_uop_prs2;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_20_bits_uop_prs3;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_20_bits_uop_ppred;	// @[lsu.scala:210:16]
  reg               stq_20_bits_uop_prs1_busy;	// @[lsu.scala:210:16]
  reg               stq_20_bits_uop_prs2_busy;	// @[lsu.scala:210:16]
  reg               stq_20_bits_uop_prs3_busy;	// @[lsu.scala:210:16]
  reg               stq_20_bits_uop_ppred_busy;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_20_bits_uop_stale_pdst;	// @[lsu.scala:210:16]
  reg               stq_20_bits_uop_exception;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_20_bits_uop_exc_cause;	// @[lsu.scala:210:16]
  reg               stq_20_bits_uop_bypassable;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_20_bits_uop_mem_cmd;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_20_bits_uop_mem_size;	// @[lsu.scala:210:16]
  reg               stq_20_bits_uop_mem_signed;	// @[lsu.scala:210:16]
  reg               stq_20_bits_uop_is_fence;	// @[lsu.scala:210:16]
  reg               stq_20_bits_uop_is_fencei;	// @[lsu.scala:210:16]
  reg               stq_20_bits_uop_is_amo;	// @[lsu.scala:210:16]
  reg               stq_20_bits_uop_uses_ldq;	// @[lsu.scala:210:16]
  reg               stq_20_bits_uop_uses_stq;	// @[lsu.scala:210:16]
  reg               stq_20_bits_uop_is_sys_pc2epc;	// @[lsu.scala:210:16]
  reg               stq_20_bits_uop_is_unique;	// @[lsu.scala:210:16]
  reg               stq_20_bits_uop_flush_on_commit;	// @[lsu.scala:210:16]
  reg               stq_20_bits_uop_ldst_is_rs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_20_bits_uop_ldst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_20_bits_uop_lrs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_20_bits_uop_lrs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_20_bits_uop_lrs3;	// @[lsu.scala:210:16]
  reg               stq_20_bits_uop_ldst_val;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_20_bits_uop_dst_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_20_bits_uop_lrs1_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_20_bits_uop_lrs2_rtype;	// @[lsu.scala:210:16]
  reg               stq_20_bits_uop_frs3_en;	// @[lsu.scala:210:16]
  reg               stq_20_bits_uop_fp_val;	// @[lsu.scala:210:16]
  reg               stq_20_bits_uop_fp_single;	// @[lsu.scala:210:16]
  reg               stq_20_bits_uop_xcpt_pf_if;	// @[lsu.scala:210:16]
  reg               stq_20_bits_uop_xcpt_ae_if;	// @[lsu.scala:210:16]
  reg               stq_20_bits_uop_xcpt_ma_if;	// @[lsu.scala:210:16]
  reg               stq_20_bits_uop_bp_debug_if;	// @[lsu.scala:210:16]
  reg               stq_20_bits_uop_bp_xcpt_if;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_20_bits_uop_debug_fsrc;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_20_bits_uop_debug_tsrc;	// @[lsu.scala:210:16]
  reg               stq_20_bits_addr_valid;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_20_bits_addr_bits;	// @[lsu.scala:210:16]
  reg               stq_20_bits_addr_is_virtual;	// @[lsu.scala:210:16]
  reg               stq_20_bits_data_valid;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_20_bits_data_bits;	// @[lsu.scala:210:16]
  reg               stq_20_bits_committed;	// @[lsu.scala:210:16]
  reg               stq_20_bits_succeeded;	// @[lsu.scala:210:16]
  reg               stq_21_valid;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_21_bits_uop_uopc;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_21_bits_uop_inst;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_21_bits_uop_debug_inst;	// @[lsu.scala:210:16]
  reg               stq_21_bits_uop_is_rvc;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_21_bits_uop_debug_pc;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_21_bits_uop_iq_type;	// @[lsu.scala:210:16]
  reg  [9:0]        stq_21_bits_uop_fu_code;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_21_bits_uop_ctrl_br_type;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_21_bits_uop_ctrl_op1_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_21_bits_uop_ctrl_op2_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_21_bits_uop_ctrl_imm_sel;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_21_bits_uop_ctrl_op_fcn;	// @[lsu.scala:210:16]
  reg               stq_21_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_21_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:210:16]
  reg               stq_21_bits_uop_ctrl_is_load;	// @[lsu.scala:210:16]
  reg               stq_21_bits_uop_ctrl_is_sta;	// @[lsu.scala:210:16]
  reg               stq_21_bits_uop_ctrl_is_std;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_21_bits_uop_iw_state;	// @[lsu.scala:210:16]
  reg               stq_21_bits_uop_iw_p1_poisoned;	// @[lsu.scala:210:16]
  reg               stq_21_bits_uop_iw_p2_poisoned;	// @[lsu.scala:210:16]
  reg               stq_21_bits_uop_is_br;	// @[lsu.scala:210:16]
  reg               stq_21_bits_uop_is_jalr;	// @[lsu.scala:210:16]
  reg               stq_21_bits_uop_is_jal;	// @[lsu.scala:210:16]
  reg               stq_21_bits_uop_is_sfb;	// @[lsu.scala:210:16]
  reg  [15:0]       stq_21_bits_uop_br_mask;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_21_bits_uop_br_tag;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_21_bits_uop_ftq_idx;	// @[lsu.scala:210:16]
  reg               stq_21_bits_uop_edge_inst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_21_bits_uop_pc_lob;	// @[lsu.scala:210:16]
  reg               stq_21_bits_uop_taken;	// @[lsu.scala:210:16]
  reg  [19:0]       stq_21_bits_uop_imm_packed;	// @[lsu.scala:210:16]
  reg  [11:0]       stq_21_bits_uop_csr_addr;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_21_bits_uop_rob_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_21_bits_uop_ldq_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_21_bits_uop_stq_idx;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_21_bits_uop_rxq_idx;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_21_bits_uop_pdst;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_21_bits_uop_prs1;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_21_bits_uop_prs2;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_21_bits_uop_prs3;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_21_bits_uop_ppred;	// @[lsu.scala:210:16]
  reg               stq_21_bits_uop_prs1_busy;	// @[lsu.scala:210:16]
  reg               stq_21_bits_uop_prs2_busy;	// @[lsu.scala:210:16]
  reg               stq_21_bits_uop_prs3_busy;	// @[lsu.scala:210:16]
  reg               stq_21_bits_uop_ppred_busy;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_21_bits_uop_stale_pdst;	// @[lsu.scala:210:16]
  reg               stq_21_bits_uop_exception;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_21_bits_uop_exc_cause;	// @[lsu.scala:210:16]
  reg               stq_21_bits_uop_bypassable;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_21_bits_uop_mem_cmd;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_21_bits_uop_mem_size;	// @[lsu.scala:210:16]
  reg               stq_21_bits_uop_mem_signed;	// @[lsu.scala:210:16]
  reg               stq_21_bits_uop_is_fence;	// @[lsu.scala:210:16]
  reg               stq_21_bits_uop_is_fencei;	// @[lsu.scala:210:16]
  reg               stq_21_bits_uop_is_amo;	// @[lsu.scala:210:16]
  reg               stq_21_bits_uop_uses_ldq;	// @[lsu.scala:210:16]
  reg               stq_21_bits_uop_uses_stq;	// @[lsu.scala:210:16]
  reg               stq_21_bits_uop_is_sys_pc2epc;	// @[lsu.scala:210:16]
  reg               stq_21_bits_uop_is_unique;	// @[lsu.scala:210:16]
  reg               stq_21_bits_uop_flush_on_commit;	// @[lsu.scala:210:16]
  reg               stq_21_bits_uop_ldst_is_rs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_21_bits_uop_ldst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_21_bits_uop_lrs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_21_bits_uop_lrs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_21_bits_uop_lrs3;	// @[lsu.scala:210:16]
  reg               stq_21_bits_uop_ldst_val;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_21_bits_uop_dst_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_21_bits_uop_lrs1_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_21_bits_uop_lrs2_rtype;	// @[lsu.scala:210:16]
  reg               stq_21_bits_uop_frs3_en;	// @[lsu.scala:210:16]
  reg               stq_21_bits_uop_fp_val;	// @[lsu.scala:210:16]
  reg               stq_21_bits_uop_fp_single;	// @[lsu.scala:210:16]
  reg               stq_21_bits_uop_xcpt_pf_if;	// @[lsu.scala:210:16]
  reg               stq_21_bits_uop_xcpt_ae_if;	// @[lsu.scala:210:16]
  reg               stq_21_bits_uop_xcpt_ma_if;	// @[lsu.scala:210:16]
  reg               stq_21_bits_uop_bp_debug_if;	// @[lsu.scala:210:16]
  reg               stq_21_bits_uop_bp_xcpt_if;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_21_bits_uop_debug_fsrc;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_21_bits_uop_debug_tsrc;	// @[lsu.scala:210:16]
  reg               stq_21_bits_addr_valid;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_21_bits_addr_bits;	// @[lsu.scala:210:16]
  reg               stq_21_bits_addr_is_virtual;	// @[lsu.scala:210:16]
  reg               stq_21_bits_data_valid;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_21_bits_data_bits;	// @[lsu.scala:210:16]
  reg               stq_21_bits_committed;	// @[lsu.scala:210:16]
  reg               stq_21_bits_succeeded;	// @[lsu.scala:210:16]
  reg               stq_22_valid;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_22_bits_uop_uopc;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_22_bits_uop_inst;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_22_bits_uop_debug_inst;	// @[lsu.scala:210:16]
  reg               stq_22_bits_uop_is_rvc;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_22_bits_uop_debug_pc;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_22_bits_uop_iq_type;	// @[lsu.scala:210:16]
  reg  [9:0]        stq_22_bits_uop_fu_code;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_22_bits_uop_ctrl_br_type;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_22_bits_uop_ctrl_op1_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_22_bits_uop_ctrl_op2_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_22_bits_uop_ctrl_imm_sel;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_22_bits_uop_ctrl_op_fcn;	// @[lsu.scala:210:16]
  reg               stq_22_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_22_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:210:16]
  reg               stq_22_bits_uop_ctrl_is_load;	// @[lsu.scala:210:16]
  reg               stq_22_bits_uop_ctrl_is_sta;	// @[lsu.scala:210:16]
  reg               stq_22_bits_uop_ctrl_is_std;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_22_bits_uop_iw_state;	// @[lsu.scala:210:16]
  reg               stq_22_bits_uop_iw_p1_poisoned;	// @[lsu.scala:210:16]
  reg               stq_22_bits_uop_iw_p2_poisoned;	// @[lsu.scala:210:16]
  reg               stq_22_bits_uop_is_br;	// @[lsu.scala:210:16]
  reg               stq_22_bits_uop_is_jalr;	// @[lsu.scala:210:16]
  reg               stq_22_bits_uop_is_jal;	// @[lsu.scala:210:16]
  reg               stq_22_bits_uop_is_sfb;	// @[lsu.scala:210:16]
  reg  [15:0]       stq_22_bits_uop_br_mask;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_22_bits_uop_br_tag;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_22_bits_uop_ftq_idx;	// @[lsu.scala:210:16]
  reg               stq_22_bits_uop_edge_inst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_22_bits_uop_pc_lob;	// @[lsu.scala:210:16]
  reg               stq_22_bits_uop_taken;	// @[lsu.scala:210:16]
  reg  [19:0]       stq_22_bits_uop_imm_packed;	// @[lsu.scala:210:16]
  reg  [11:0]       stq_22_bits_uop_csr_addr;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_22_bits_uop_rob_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_22_bits_uop_ldq_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_22_bits_uop_stq_idx;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_22_bits_uop_rxq_idx;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_22_bits_uop_pdst;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_22_bits_uop_prs1;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_22_bits_uop_prs2;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_22_bits_uop_prs3;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_22_bits_uop_ppred;	// @[lsu.scala:210:16]
  reg               stq_22_bits_uop_prs1_busy;	// @[lsu.scala:210:16]
  reg               stq_22_bits_uop_prs2_busy;	// @[lsu.scala:210:16]
  reg               stq_22_bits_uop_prs3_busy;	// @[lsu.scala:210:16]
  reg               stq_22_bits_uop_ppred_busy;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_22_bits_uop_stale_pdst;	// @[lsu.scala:210:16]
  reg               stq_22_bits_uop_exception;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_22_bits_uop_exc_cause;	// @[lsu.scala:210:16]
  reg               stq_22_bits_uop_bypassable;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_22_bits_uop_mem_cmd;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_22_bits_uop_mem_size;	// @[lsu.scala:210:16]
  reg               stq_22_bits_uop_mem_signed;	// @[lsu.scala:210:16]
  reg               stq_22_bits_uop_is_fence;	// @[lsu.scala:210:16]
  reg               stq_22_bits_uop_is_fencei;	// @[lsu.scala:210:16]
  reg               stq_22_bits_uop_is_amo;	// @[lsu.scala:210:16]
  reg               stq_22_bits_uop_uses_ldq;	// @[lsu.scala:210:16]
  reg               stq_22_bits_uop_uses_stq;	// @[lsu.scala:210:16]
  reg               stq_22_bits_uop_is_sys_pc2epc;	// @[lsu.scala:210:16]
  reg               stq_22_bits_uop_is_unique;	// @[lsu.scala:210:16]
  reg               stq_22_bits_uop_flush_on_commit;	// @[lsu.scala:210:16]
  reg               stq_22_bits_uop_ldst_is_rs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_22_bits_uop_ldst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_22_bits_uop_lrs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_22_bits_uop_lrs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_22_bits_uop_lrs3;	// @[lsu.scala:210:16]
  reg               stq_22_bits_uop_ldst_val;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_22_bits_uop_dst_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_22_bits_uop_lrs1_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_22_bits_uop_lrs2_rtype;	// @[lsu.scala:210:16]
  reg               stq_22_bits_uop_frs3_en;	// @[lsu.scala:210:16]
  reg               stq_22_bits_uop_fp_val;	// @[lsu.scala:210:16]
  reg               stq_22_bits_uop_fp_single;	// @[lsu.scala:210:16]
  reg               stq_22_bits_uop_xcpt_pf_if;	// @[lsu.scala:210:16]
  reg               stq_22_bits_uop_xcpt_ae_if;	// @[lsu.scala:210:16]
  reg               stq_22_bits_uop_xcpt_ma_if;	// @[lsu.scala:210:16]
  reg               stq_22_bits_uop_bp_debug_if;	// @[lsu.scala:210:16]
  reg               stq_22_bits_uop_bp_xcpt_if;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_22_bits_uop_debug_fsrc;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_22_bits_uop_debug_tsrc;	// @[lsu.scala:210:16]
  reg               stq_22_bits_addr_valid;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_22_bits_addr_bits;	// @[lsu.scala:210:16]
  reg               stq_22_bits_addr_is_virtual;	// @[lsu.scala:210:16]
  reg               stq_22_bits_data_valid;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_22_bits_data_bits;	// @[lsu.scala:210:16]
  reg               stq_22_bits_committed;	// @[lsu.scala:210:16]
  reg               stq_22_bits_succeeded;	// @[lsu.scala:210:16]
  reg               stq_23_valid;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_23_bits_uop_uopc;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_23_bits_uop_inst;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_23_bits_uop_debug_inst;	// @[lsu.scala:210:16]
  reg               stq_23_bits_uop_is_rvc;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_23_bits_uop_debug_pc;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_23_bits_uop_iq_type;	// @[lsu.scala:210:16]
  reg  [9:0]        stq_23_bits_uop_fu_code;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_23_bits_uop_ctrl_br_type;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_23_bits_uop_ctrl_op1_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_23_bits_uop_ctrl_op2_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_23_bits_uop_ctrl_imm_sel;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_23_bits_uop_ctrl_op_fcn;	// @[lsu.scala:210:16]
  reg               stq_23_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_23_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:210:16]
  reg               stq_23_bits_uop_ctrl_is_load;	// @[lsu.scala:210:16]
  reg               stq_23_bits_uop_ctrl_is_sta;	// @[lsu.scala:210:16]
  reg               stq_23_bits_uop_ctrl_is_std;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_23_bits_uop_iw_state;	// @[lsu.scala:210:16]
  reg               stq_23_bits_uop_iw_p1_poisoned;	// @[lsu.scala:210:16]
  reg               stq_23_bits_uop_iw_p2_poisoned;	// @[lsu.scala:210:16]
  reg               stq_23_bits_uop_is_br;	// @[lsu.scala:210:16]
  reg               stq_23_bits_uop_is_jalr;	// @[lsu.scala:210:16]
  reg               stq_23_bits_uop_is_jal;	// @[lsu.scala:210:16]
  reg               stq_23_bits_uop_is_sfb;	// @[lsu.scala:210:16]
  reg  [15:0]       stq_23_bits_uop_br_mask;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_23_bits_uop_br_tag;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_23_bits_uop_ftq_idx;	// @[lsu.scala:210:16]
  reg               stq_23_bits_uop_edge_inst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_23_bits_uop_pc_lob;	// @[lsu.scala:210:16]
  reg               stq_23_bits_uop_taken;	// @[lsu.scala:210:16]
  reg  [19:0]       stq_23_bits_uop_imm_packed;	// @[lsu.scala:210:16]
  reg  [11:0]       stq_23_bits_uop_csr_addr;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_23_bits_uop_rob_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_23_bits_uop_ldq_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_23_bits_uop_stq_idx;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_23_bits_uop_rxq_idx;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_23_bits_uop_pdst;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_23_bits_uop_prs1;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_23_bits_uop_prs2;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_23_bits_uop_prs3;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_23_bits_uop_ppred;	// @[lsu.scala:210:16]
  reg               stq_23_bits_uop_prs1_busy;	// @[lsu.scala:210:16]
  reg               stq_23_bits_uop_prs2_busy;	// @[lsu.scala:210:16]
  reg               stq_23_bits_uop_prs3_busy;	// @[lsu.scala:210:16]
  reg               stq_23_bits_uop_ppred_busy;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_23_bits_uop_stale_pdst;	// @[lsu.scala:210:16]
  reg               stq_23_bits_uop_exception;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_23_bits_uop_exc_cause;	// @[lsu.scala:210:16]
  reg               stq_23_bits_uop_bypassable;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_23_bits_uop_mem_cmd;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_23_bits_uop_mem_size;	// @[lsu.scala:210:16]
  reg               stq_23_bits_uop_mem_signed;	// @[lsu.scala:210:16]
  reg               stq_23_bits_uop_is_fence;	// @[lsu.scala:210:16]
  reg               stq_23_bits_uop_is_fencei;	// @[lsu.scala:210:16]
  reg               stq_23_bits_uop_is_amo;	// @[lsu.scala:210:16]
  reg               stq_23_bits_uop_uses_ldq;	// @[lsu.scala:210:16]
  reg               stq_23_bits_uop_uses_stq;	// @[lsu.scala:210:16]
  reg               stq_23_bits_uop_is_sys_pc2epc;	// @[lsu.scala:210:16]
  reg               stq_23_bits_uop_is_unique;	// @[lsu.scala:210:16]
  reg               stq_23_bits_uop_flush_on_commit;	// @[lsu.scala:210:16]
  reg               stq_23_bits_uop_ldst_is_rs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_23_bits_uop_ldst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_23_bits_uop_lrs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_23_bits_uop_lrs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_23_bits_uop_lrs3;	// @[lsu.scala:210:16]
  reg               stq_23_bits_uop_ldst_val;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_23_bits_uop_dst_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_23_bits_uop_lrs1_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_23_bits_uop_lrs2_rtype;	// @[lsu.scala:210:16]
  reg               stq_23_bits_uop_frs3_en;	// @[lsu.scala:210:16]
  reg               stq_23_bits_uop_fp_val;	// @[lsu.scala:210:16]
  reg               stq_23_bits_uop_fp_single;	// @[lsu.scala:210:16]
  reg               stq_23_bits_uop_xcpt_pf_if;	// @[lsu.scala:210:16]
  reg               stq_23_bits_uop_xcpt_ae_if;	// @[lsu.scala:210:16]
  reg               stq_23_bits_uop_xcpt_ma_if;	// @[lsu.scala:210:16]
  reg               stq_23_bits_uop_bp_debug_if;	// @[lsu.scala:210:16]
  reg               stq_23_bits_uop_bp_xcpt_if;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_23_bits_uop_debug_fsrc;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_23_bits_uop_debug_tsrc;	// @[lsu.scala:210:16]
  reg               stq_23_bits_addr_valid;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_23_bits_addr_bits;	// @[lsu.scala:210:16]
  reg               stq_23_bits_addr_is_virtual;	// @[lsu.scala:210:16]
  reg               stq_23_bits_data_valid;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_23_bits_data_bits;	// @[lsu.scala:210:16]
  reg               stq_23_bits_committed;	// @[lsu.scala:210:16]
  reg               stq_23_bits_succeeded;	// @[lsu.scala:210:16]
  reg  [4:0]        ldq_head;	// @[lsu.scala:214:29]
  reg  [4:0]        ldq_tail;	// @[lsu.scala:215:29]
  reg  [4:0]        stq_head;	// @[lsu.scala:216:29]
  reg  [4:0]        stq_tail;	// @[lsu.scala:217:29]
  reg  [4:0]        stq_commit_head;	// @[lsu.scala:218:29]
  reg  [4:0]        stq_execute_head;	// @[lsu.scala:219:29]
  wire [31:0]       _GEN_1 = {{stq_0_valid}, {stq_0_valid}, {stq_0_valid}, {stq_0_valid}, {stq_0_valid}, {stq_0_valid}, {stq_0_valid}, {stq_0_valid}, {stq_23_valid}, {stq_22_valid}, {stq_21_valid}, {stq_20_valid}, {stq_19_valid}, {stq_18_valid}, {stq_17_valid}, {stq_16_valid}, {stq_15_valid}, {stq_14_valid}, {stq_13_valid}, {stq_12_valid}, {stq_11_valid}, {stq_10_valid}, {stq_9_valid}, {stq_8_valid}, {stq_7_valid}, {stq_6_valid}, {stq_5_valid}, {stq_4_valid}, {stq_3_valid}, {stq_2_valid}, {stq_1_valid}, {stq_0_valid}};	// @[lsu.scala:210:16, :223:42]
  wire              _GEN_2 = _GEN_1[stq_execute_head];	// @[lsu.scala:219:29, :223:42]
  wire [31:0][6:0]  _GEN_3 = {{stq_0_bits_uop_uopc}, {stq_0_bits_uop_uopc}, {stq_0_bits_uop_uopc}, {stq_0_bits_uop_uopc}, {stq_0_bits_uop_uopc}, {stq_0_bits_uop_uopc}, {stq_0_bits_uop_uopc}, {stq_0_bits_uop_uopc}, {stq_23_bits_uop_uopc}, {stq_22_bits_uop_uopc}, {stq_21_bits_uop_uopc}, {stq_20_bits_uop_uopc}, {stq_19_bits_uop_uopc}, {stq_18_bits_uop_uopc}, {stq_17_bits_uop_uopc}, {stq_16_bits_uop_uopc}, {stq_15_bits_uop_uopc}, {stq_14_bits_uop_uopc}, {stq_13_bits_uop_uopc}, {stq_12_bits_uop_uopc}, {stq_11_bits_uop_uopc}, {stq_10_bits_uop_uopc}, {stq_9_bits_uop_uopc}, {stq_8_bits_uop_uopc}, {stq_7_bits_uop_uopc}, {stq_6_bits_uop_uopc}, {stq_5_bits_uop_uopc}, {stq_4_bits_uop_uopc}, {stq_3_bits_uop_uopc}, {stq_2_bits_uop_uopc}, {stq_1_bits_uop_uopc}, {stq_0_bits_uop_uopc}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][31:0] _GEN_4 = {{stq_0_bits_uop_inst}, {stq_0_bits_uop_inst}, {stq_0_bits_uop_inst}, {stq_0_bits_uop_inst}, {stq_0_bits_uop_inst}, {stq_0_bits_uop_inst}, {stq_0_bits_uop_inst}, {stq_0_bits_uop_inst}, {stq_23_bits_uop_inst}, {stq_22_bits_uop_inst}, {stq_21_bits_uop_inst}, {stq_20_bits_uop_inst}, {stq_19_bits_uop_inst}, {stq_18_bits_uop_inst}, {stq_17_bits_uop_inst}, {stq_16_bits_uop_inst}, {stq_15_bits_uop_inst}, {stq_14_bits_uop_inst}, {stq_13_bits_uop_inst}, {stq_12_bits_uop_inst}, {stq_11_bits_uop_inst}, {stq_10_bits_uop_inst}, {stq_9_bits_uop_inst}, {stq_8_bits_uop_inst}, {stq_7_bits_uop_inst}, {stq_6_bits_uop_inst}, {stq_5_bits_uop_inst}, {stq_4_bits_uop_inst}, {stq_3_bits_uop_inst}, {stq_2_bits_uop_inst}, {stq_1_bits_uop_inst}, {stq_0_bits_uop_inst}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][31:0] _GEN_5 = {{stq_0_bits_uop_debug_inst}, {stq_0_bits_uop_debug_inst}, {stq_0_bits_uop_debug_inst}, {stq_0_bits_uop_debug_inst}, {stq_0_bits_uop_debug_inst}, {stq_0_bits_uop_debug_inst}, {stq_0_bits_uop_debug_inst}, {stq_0_bits_uop_debug_inst}, {stq_23_bits_uop_debug_inst}, {stq_22_bits_uop_debug_inst}, {stq_21_bits_uop_debug_inst}, {stq_20_bits_uop_debug_inst}, {stq_19_bits_uop_debug_inst}, {stq_18_bits_uop_debug_inst}, {stq_17_bits_uop_debug_inst}, {stq_16_bits_uop_debug_inst}, {stq_15_bits_uop_debug_inst}, {stq_14_bits_uop_debug_inst}, {stq_13_bits_uop_debug_inst}, {stq_12_bits_uop_debug_inst}, {stq_11_bits_uop_debug_inst}, {stq_10_bits_uop_debug_inst}, {stq_9_bits_uop_debug_inst}, {stq_8_bits_uop_debug_inst}, {stq_7_bits_uop_debug_inst}, {stq_6_bits_uop_debug_inst}, {stq_5_bits_uop_debug_inst}, {stq_4_bits_uop_debug_inst}, {stq_3_bits_uop_debug_inst}, {stq_2_bits_uop_debug_inst}, {stq_1_bits_uop_debug_inst}, {stq_0_bits_uop_debug_inst}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0]       _GEN_6 = {{stq_0_bits_uop_is_rvc}, {stq_0_bits_uop_is_rvc}, {stq_0_bits_uop_is_rvc}, {stq_0_bits_uop_is_rvc}, {stq_0_bits_uop_is_rvc}, {stq_0_bits_uop_is_rvc}, {stq_0_bits_uop_is_rvc}, {stq_0_bits_uop_is_rvc}, {stq_23_bits_uop_is_rvc}, {stq_22_bits_uop_is_rvc}, {stq_21_bits_uop_is_rvc}, {stq_20_bits_uop_is_rvc}, {stq_19_bits_uop_is_rvc}, {stq_18_bits_uop_is_rvc}, {stq_17_bits_uop_is_rvc}, {stq_16_bits_uop_is_rvc}, {stq_15_bits_uop_is_rvc}, {stq_14_bits_uop_is_rvc}, {stq_13_bits_uop_is_rvc}, {stq_12_bits_uop_is_rvc}, {stq_11_bits_uop_is_rvc}, {stq_10_bits_uop_is_rvc}, {stq_9_bits_uop_is_rvc}, {stq_8_bits_uop_is_rvc}, {stq_7_bits_uop_is_rvc}, {stq_6_bits_uop_is_rvc}, {stq_5_bits_uop_is_rvc}, {stq_4_bits_uop_is_rvc}, {stq_3_bits_uop_is_rvc}, {stq_2_bits_uop_is_rvc}, {stq_1_bits_uop_is_rvc}, {stq_0_bits_uop_is_rvc}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][39:0] _GEN_7 = {{stq_0_bits_uop_debug_pc}, {stq_0_bits_uop_debug_pc}, {stq_0_bits_uop_debug_pc}, {stq_0_bits_uop_debug_pc}, {stq_0_bits_uop_debug_pc}, {stq_0_bits_uop_debug_pc}, {stq_0_bits_uop_debug_pc}, {stq_0_bits_uop_debug_pc}, {stq_23_bits_uop_debug_pc}, {stq_22_bits_uop_debug_pc}, {stq_21_bits_uop_debug_pc}, {stq_20_bits_uop_debug_pc}, {stq_19_bits_uop_debug_pc}, {stq_18_bits_uop_debug_pc}, {stq_17_bits_uop_debug_pc}, {stq_16_bits_uop_debug_pc}, {stq_15_bits_uop_debug_pc}, {stq_14_bits_uop_debug_pc}, {stq_13_bits_uop_debug_pc}, {stq_12_bits_uop_debug_pc}, {stq_11_bits_uop_debug_pc}, {stq_10_bits_uop_debug_pc}, {stq_9_bits_uop_debug_pc}, {stq_8_bits_uop_debug_pc}, {stq_7_bits_uop_debug_pc}, {stq_6_bits_uop_debug_pc}, {stq_5_bits_uop_debug_pc}, {stq_4_bits_uop_debug_pc}, {stq_3_bits_uop_debug_pc}, {stq_2_bits_uop_debug_pc}, {stq_1_bits_uop_debug_pc}, {stq_0_bits_uop_debug_pc}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][2:0]  _GEN_8 = {{stq_0_bits_uop_iq_type}, {stq_0_bits_uop_iq_type}, {stq_0_bits_uop_iq_type}, {stq_0_bits_uop_iq_type}, {stq_0_bits_uop_iq_type}, {stq_0_bits_uop_iq_type}, {stq_0_bits_uop_iq_type}, {stq_0_bits_uop_iq_type}, {stq_23_bits_uop_iq_type}, {stq_22_bits_uop_iq_type}, {stq_21_bits_uop_iq_type}, {stq_20_bits_uop_iq_type}, {stq_19_bits_uop_iq_type}, {stq_18_bits_uop_iq_type}, {stq_17_bits_uop_iq_type}, {stq_16_bits_uop_iq_type}, {stq_15_bits_uop_iq_type}, {stq_14_bits_uop_iq_type}, {stq_13_bits_uop_iq_type}, {stq_12_bits_uop_iq_type}, {stq_11_bits_uop_iq_type}, {stq_10_bits_uop_iq_type}, {stq_9_bits_uop_iq_type}, {stq_8_bits_uop_iq_type}, {stq_7_bits_uop_iq_type}, {stq_6_bits_uop_iq_type}, {stq_5_bits_uop_iq_type}, {stq_4_bits_uop_iq_type}, {stq_3_bits_uop_iq_type}, {stq_2_bits_uop_iq_type}, {stq_1_bits_uop_iq_type}, {stq_0_bits_uop_iq_type}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][9:0]  _GEN_9 = {{stq_0_bits_uop_fu_code}, {stq_0_bits_uop_fu_code}, {stq_0_bits_uop_fu_code}, {stq_0_bits_uop_fu_code}, {stq_0_bits_uop_fu_code}, {stq_0_bits_uop_fu_code}, {stq_0_bits_uop_fu_code}, {stq_0_bits_uop_fu_code}, {stq_23_bits_uop_fu_code}, {stq_22_bits_uop_fu_code}, {stq_21_bits_uop_fu_code}, {stq_20_bits_uop_fu_code}, {stq_19_bits_uop_fu_code}, {stq_18_bits_uop_fu_code}, {stq_17_bits_uop_fu_code}, {stq_16_bits_uop_fu_code}, {stq_15_bits_uop_fu_code}, {stq_14_bits_uop_fu_code}, {stq_13_bits_uop_fu_code}, {stq_12_bits_uop_fu_code}, {stq_11_bits_uop_fu_code}, {stq_10_bits_uop_fu_code}, {stq_9_bits_uop_fu_code}, {stq_8_bits_uop_fu_code}, {stq_7_bits_uop_fu_code}, {stq_6_bits_uop_fu_code}, {stq_5_bits_uop_fu_code}, {stq_4_bits_uop_fu_code}, {stq_3_bits_uop_fu_code}, {stq_2_bits_uop_fu_code}, {stq_1_bits_uop_fu_code}, {stq_0_bits_uop_fu_code}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][3:0]  _GEN_10 = {{stq_0_bits_uop_ctrl_br_type}, {stq_0_bits_uop_ctrl_br_type}, {stq_0_bits_uop_ctrl_br_type}, {stq_0_bits_uop_ctrl_br_type}, {stq_0_bits_uop_ctrl_br_type}, {stq_0_bits_uop_ctrl_br_type}, {stq_0_bits_uop_ctrl_br_type}, {stq_0_bits_uop_ctrl_br_type}, {stq_23_bits_uop_ctrl_br_type}, {stq_22_bits_uop_ctrl_br_type}, {stq_21_bits_uop_ctrl_br_type}, {stq_20_bits_uop_ctrl_br_type}, {stq_19_bits_uop_ctrl_br_type}, {stq_18_bits_uop_ctrl_br_type}, {stq_17_bits_uop_ctrl_br_type}, {stq_16_bits_uop_ctrl_br_type}, {stq_15_bits_uop_ctrl_br_type}, {stq_14_bits_uop_ctrl_br_type}, {stq_13_bits_uop_ctrl_br_type}, {stq_12_bits_uop_ctrl_br_type}, {stq_11_bits_uop_ctrl_br_type}, {stq_10_bits_uop_ctrl_br_type}, {stq_9_bits_uop_ctrl_br_type}, {stq_8_bits_uop_ctrl_br_type}, {stq_7_bits_uop_ctrl_br_type}, {stq_6_bits_uop_ctrl_br_type}, {stq_5_bits_uop_ctrl_br_type}, {stq_4_bits_uop_ctrl_br_type}, {stq_3_bits_uop_ctrl_br_type}, {stq_2_bits_uop_ctrl_br_type}, {stq_1_bits_uop_ctrl_br_type}, {stq_0_bits_uop_ctrl_br_type}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][1:0]  _GEN_11 = {{stq_0_bits_uop_ctrl_op1_sel}, {stq_0_bits_uop_ctrl_op1_sel}, {stq_0_bits_uop_ctrl_op1_sel}, {stq_0_bits_uop_ctrl_op1_sel}, {stq_0_bits_uop_ctrl_op1_sel}, {stq_0_bits_uop_ctrl_op1_sel}, {stq_0_bits_uop_ctrl_op1_sel}, {stq_0_bits_uop_ctrl_op1_sel}, {stq_23_bits_uop_ctrl_op1_sel}, {stq_22_bits_uop_ctrl_op1_sel}, {stq_21_bits_uop_ctrl_op1_sel}, {stq_20_bits_uop_ctrl_op1_sel}, {stq_19_bits_uop_ctrl_op1_sel}, {stq_18_bits_uop_ctrl_op1_sel}, {stq_17_bits_uop_ctrl_op1_sel}, {stq_16_bits_uop_ctrl_op1_sel}, {stq_15_bits_uop_ctrl_op1_sel}, {stq_14_bits_uop_ctrl_op1_sel}, {stq_13_bits_uop_ctrl_op1_sel}, {stq_12_bits_uop_ctrl_op1_sel}, {stq_11_bits_uop_ctrl_op1_sel}, {stq_10_bits_uop_ctrl_op1_sel}, {stq_9_bits_uop_ctrl_op1_sel}, {stq_8_bits_uop_ctrl_op1_sel}, {stq_7_bits_uop_ctrl_op1_sel}, {stq_6_bits_uop_ctrl_op1_sel}, {stq_5_bits_uop_ctrl_op1_sel}, {stq_4_bits_uop_ctrl_op1_sel}, {stq_3_bits_uop_ctrl_op1_sel}, {stq_2_bits_uop_ctrl_op1_sel}, {stq_1_bits_uop_ctrl_op1_sel}, {stq_0_bits_uop_ctrl_op1_sel}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][2:0]  _GEN_12 = {{stq_0_bits_uop_ctrl_op2_sel}, {stq_0_bits_uop_ctrl_op2_sel}, {stq_0_bits_uop_ctrl_op2_sel}, {stq_0_bits_uop_ctrl_op2_sel}, {stq_0_bits_uop_ctrl_op2_sel}, {stq_0_bits_uop_ctrl_op2_sel}, {stq_0_bits_uop_ctrl_op2_sel}, {stq_0_bits_uop_ctrl_op2_sel}, {stq_23_bits_uop_ctrl_op2_sel}, {stq_22_bits_uop_ctrl_op2_sel}, {stq_21_bits_uop_ctrl_op2_sel}, {stq_20_bits_uop_ctrl_op2_sel}, {stq_19_bits_uop_ctrl_op2_sel}, {stq_18_bits_uop_ctrl_op2_sel}, {stq_17_bits_uop_ctrl_op2_sel}, {stq_16_bits_uop_ctrl_op2_sel}, {stq_15_bits_uop_ctrl_op2_sel}, {stq_14_bits_uop_ctrl_op2_sel}, {stq_13_bits_uop_ctrl_op2_sel}, {stq_12_bits_uop_ctrl_op2_sel}, {stq_11_bits_uop_ctrl_op2_sel}, {stq_10_bits_uop_ctrl_op2_sel}, {stq_9_bits_uop_ctrl_op2_sel}, {stq_8_bits_uop_ctrl_op2_sel}, {stq_7_bits_uop_ctrl_op2_sel}, {stq_6_bits_uop_ctrl_op2_sel}, {stq_5_bits_uop_ctrl_op2_sel}, {stq_4_bits_uop_ctrl_op2_sel}, {stq_3_bits_uop_ctrl_op2_sel}, {stq_2_bits_uop_ctrl_op2_sel}, {stq_1_bits_uop_ctrl_op2_sel}, {stq_0_bits_uop_ctrl_op2_sel}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][2:0]  _GEN_13 = {{stq_0_bits_uop_ctrl_imm_sel}, {stq_0_bits_uop_ctrl_imm_sel}, {stq_0_bits_uop_ctrl_imm_sel}, {stq_0_bits_uop_ctrl_imm_sel}, {stq_0_bits_uop_ctrl_imm_sel}, {stq_0_bits_uop_ctrl_imm_sel}, {stq_0_bits_uop_ctrl_imm_sel}, {stq_0_bits_uop_ctrl_imm_sel}, {stq_23_bits_uop_ctrl_imm_sel}, {stq_22_bits_uop_ctrl_imm_sel}, {stq_21_bits_uop_ctrl_imm_sel}, {stq_20_bits_uop_ctrl_imm_sel}, {stq_19_bits_uop_ctrl_imm_sel}, {stq_18_bits_uop_ctrl_imm_sel}, {stq_17_bits_uop_ctrl_imm_sel}, {stq_16_bits_uop_ctrl_imm_sel}, {stq_15_bits_uop_ctrl_imm_sel}, {stq_14_bits_uop_ctrl_imm_sel}, {stq_13_bits_uop_ctrl_imm_sel}, {stq_12_bits_uop_ctrl_imm_sel}, {stq_11_bits_uop_ctrl_imm_sel}, {stq_10_bits_uop_ctrl_imm_sel}, {stq_9_bits_uop_ctrl_imm_sel}, {stq_8_bits_uop_ctrl_imm_sel}, {stq_7_bits_uop_ctrl_imm_sel}, {stq_6_bits_uop_ctrl_imm_sel}, {stq_5_bits_uop_ctrl_imm_sel}, {stq_4_bits_uop_ctrl_imm_sel}, {stq_3_bits_uop_ctrl_imm_sel}, {stq_2_bits_uop_ctrl_imm_sel}, {stq_1_bits_uop_ctrl_imm_sel}, {stq_0_bits_uop_ctrl_imm_sel}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][3:0]  _GEN_14 = {{stq_0_bits_uop_ctrl_op_fcn}, {stq_0_bits_uop_ctrl_op_fcn}, {stq_0_bits_uop_ctrl_op_fcn}, {stq_0_bits_uop_ctrl_op_fcn}, {stq_0_bits_uop_ctrl_op_fcn}, {stq_0_bits_uop_ctrl_op_fcn}, {stq_0_bits_uop_ctrl_op_fcn}, {stq_0_bits_uop_ctrl_op_fcn}, {stq_23_bits_uop_ctrl_op_fcn}, {stq_22_bits_uop_ctrl_op_fcn}, {stq_21_bits_uop_ctrl_op_fcn}, {stq_20_bits_uop_ctrl_op_fcn}, {stq_19_bits_uop_ctrl_op_fcn}, {stq_18_bits_uop_ctrl_op_fcn}, {stq_17_bits_uop_ctrl_op_fcn}, {stq_16_bits_uop_ctrl_op_fcn}, {stq_15_bits_uop_ctrl_op_fcn}, {stq_14_bits_uop_ctrl_op_fcn}, {stq_13_bits_uop_ctrl_op_fcn}, {stq_12_bits_uop_ctrl_op_fcn}, {stq_11_bits_uop_ctrl_op_fcn}, {stq_10_bits_uop_ctrl_op_fcn}, {stq_9_bits_uop_ctrl_op_fcn}, {stq_8_bits_uop_ctrl_op_fcn}, {stq_7_bits_uop_ctrl_op_fcn}, {stq_6_bits_uop_ctrl_op_fcn}, {stq_5_bits_uop_ctrl_op_fcn}, {stq_4_bits_uop_ctrl_op_fcn}, {stq_3_bits_uop_ctrl_op_fcn}, {stq_2_bits_uop_ctrl_op_fcn}, {stq_1_bits_uop_ctrl_op_fcn}, {stq_0_bits_uop_ctrl_op_fcn}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0]       _GEN_15 = {{stq_0_bits_uop_ctrl_fcn_dw}, {stq_0_bits_uop_ctrl_fcn_dw}, {stq_0_bits_uop_ctrl_fcn_dw}, {stq_0_bits_uop_ctrl_fcn_dw}, {stq_0_bits_uop_ctrl_fcn_dw}, {stq_0_bits_uop_ctrl_fcn_dw}, {stq_0_bits_uop_ctrl_fcn_dw}, {stq_0_bits_uop_ctrl_fcn_dw}, {stq_23_bits_uop_ctrl_fcn_dw}, {stq_22_bits_uop_ctrl_fcn_dw}, {stq_21_bits_uop_ctrl_fcn_dw}, {stq_20_bits_uop_ctrl_fcn_dw}, {stq_19_bits_uop_ctrl_fcn_dw}, {stq_18_bits_uop_ctrl_fcn_dw}, {stq_17_bits_uop_ctrl_fcn_dw}, {stq_16_bits_uop_ctrl_fcn_dw}, {stq_15_bits_uop_ctrl_fcn_dw}, {stq_14_bits_uop_ctrl_fcn_dw}, {stq_13_bits_uop_ctrl_fcn_dw}, {stq_12_bits_uop_ctrl_fcn_dw}, {stq_11_bits_uop_ctrl_fcn_dw}, {stq_10_bits_uop_ctrl_fcn_dw}, {stq_9_bits_uop_ctrl_fcn_dw}, {stq_8_bits_uop_ctrl_fcn_dw}, {stq_7_bits_uop_ctrl_fcn_dw}, {stq_6_bits_uop_ctrl_fcn_dw}, {stq_5_bits_uop_ctrl_fcn_dw}, {stq_4_bits_uop_ctrl_fcn_dw}, {stq_3_bits_uop_ctrl_fcn_dw}, {stq_2_bits_uop_ctrl_fcn_dw}, {stq_1_bits_uop_ctrl_fcn_dw}, {stq_0_bits_uop_ctrl_fcn_dw}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][2:0]  _GEN_16 = {{stq_0_bits_uop_ctrl_csr_cmd}, {stq_0_bits_uop_ctrl_csr_cmd}, {stq_0_bits_uop_ctrl_csr_cmd}, {stq_0_bits_uop_ctrl_csr_cmd}, {stq_0_bits_uop_ctrl_csr_cmd}, {stq_0_bits_uop_ctrl_csr_cmd}, {stq_0_bits_uop_ctrl_csr_cmd}, {stq_0_bits_uop_ctrl_csr_cmd}, {stq_23_bits_uop_ctrl_csr_cmd}, {stq_22_bits_uop_ctrl_csr_cmd}, {stq_21_bits_uop_ctrl_csr_cmd}, {stq_20_bits_uop_ctrl_csr_cmd}, {stq_19_bits_uop_ctrl_csr_cmd}, {stq_18_bits_uop_ctrl_csr_cmd}, {stq_17_bits_uop_ctrl_csr_cmd}, {stq_16_bits_uop_ctrl_csr_cmd}, {stq_15_bits_uop_ctrl_csr_cmd}, {stq_14_bits_uop_ctrl_csr_cmd}, {stq_13_bits_uop_ctrl_csr_cmd}, {stq_12_bits_uop_ctrl_csr_cmd}, {stq_11_bits_uop_ctrl_csr_cmd}, {stq_10_bits_uop_ctrl_csr_cmd}, {stq_9_bits_uop_ctrl_csr_cmd}, {stq_8_bits_uop_ctrl_csr_cmd}, {stq_7_bits_uop_ctrl_csr_cmd}, {stq_6_bits_uop_ctrl_csr_cmd}, {stq_5_bits_uop_ctrl_csr_cmd}, {stq_4_bits_uop_ctrl_csr_cmd}, {stq_3_bits_uop_ctrl_csr_cmd}, {stq_2_bits_uop_ctrl_csr_cmd}, {stq_1_bits_uop_ctrl_csr_cmd}, {stq_0_bits_uop_ctrl_csr_cmd}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0]       _GEN_17 = {{stq_0_bits_uop_ctrl_is_load}, {stq_0_bits_uop_ctrl_is_load}, {stq_0_bits_uop_ctrl_is_load}, {stq_0_bits_uop_ctrl_is_load}, {stq_0_bits_uop_ctrl_is_load}, {stq_0_bits_uop_ctrl_is_load}, {stq_0_bits_uop_ctrl_is_load}, {stq_0_bits_uop_ctrl_is_load}, {stq_23_bits_uop_ctrl_is_load}, {stq_22_bits_uop_ctrl_is_load}, {stq_21_bits_uop_ctrl_is_load}, {stq_20_bits_uop_ctrl_is_load}, {stq_19_bits_uop_ctrl_is_load}, {stq_18_bits_uop_ctrl_is_load}, {stq_17_bits_uop_ctrl_is_load}, {stq_16_bits_uop_ctrl_is_load}, {stq_15_bits_uop_ctrl_is_load}, {stq_14_bits_uop_ctrl_is_load}, {stq_13_bits_uop_ctrl_is_load}, {stq_12_bits_uop_ctrl_is_load}, {stq_11_bits_uop_ctrl_is_load}, {stq_10_bits_uop_ctrl_is_load}, {stq_9_bits_uop_ctrl_is_load}, {stq_8_bits_uop_ctrl_is_load}, {stq_7_bits_uop_ctrl_is_load}, {stq_6_bits_uop_ctrl_is_load}, {stq_5_bits_uop_ctrl_is_load}, {stq_4_bits_uop_ctrl_is_load}, {stq_3_bits_uop_ctrl_is_load}, {stq_2_bits_uop_ctrl_is_load}, {stq_1_bits_uop_ctrl_is_load}, {stq_0_bits_uop_ctrl_is_load}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0]       _GEN_18 = {{stq_0_bits_uop_ctrl_is_sta}, {stq_0_bits_uop_ctrl_is_sta}, {stq_0_bits_uop_ctrl_is_sta}, {stq_0_bits_uop_ctrl_is_sta}, {stq_0_bits_uop_ctrl_is_sta}, {stq_0_bits_uop_ctrl_is_sta}, {stq_0_bits_uop_ctrl_is_sta}, {stq_0_bits_uop_ctrl_is_sta}, {stq_23_bits_uop_ctrl_is_sta}, {stq_22_bits_uop_ctrl_is_sta}, {stq_21_bits_uop_ctrl_is_sta}, {stq_20_bits_uop_ctrl_is_sta}, {stq_19_bits_uop_ctrl_is_sta}, {stq_18_bits_uop_ctrl_is_sta}, {stq_17_bits_uop_ctrl_is_sta}, {stq_16_bits_uop_ctrl_is_sta}, {stq_15_bits_uop_ctrl_is_sta}, {stq_14_bits_uop_ctrl_is_sta}, {stq_13_bits_uop_ctrl_is_sta}, {stq_12_bits_uop_ctrl_is_sta}, {stq_11_bits_uop_ctrl_is_sta}, {stq_10_bits_uop_ctrl_is_sta}, {stq_9_bits_uop_ctrl_is_sta}, {stq_8_bits_uop_ctrl_is_sta}, {stq_7_bits_uop_ctrl_is_sta}, {stq_6_bits_uop_ctrl_is_sta}, {stq_5_bits_uop_ctrl_is_sta}, {stq_4_bits_uop_ctrl_is_sta}, {stq_3_bits_uop_ctrl_is_sta}, {stq_2_bits_uop_ctrl_is_sta}, {stq_1_bits_uop_ctrl_is_sta}, {stq_0_bits_uop_ctrl_is_sta}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0]       _GEN_19 = {{stq_0_bits_uop_ctrl_is_std}, {stq_0_bits_uop_ctrl_is_std}, {stq_0_bits_uop_ctrl_is_std}, {stq_0_bits_uop_ctrl_is_std}, {stq_0_bits_uop_ctrl_is_std}, {stq_0_bits_uop_ctrl_is_std}, {stq_0_bits_uop_ctrl_is_std}, {stq_0_bits_uop_ctrl_is_std}, {stq_23_bits_uop_ctrl_is_std}, {stq_22_bits_uop_ctrl_is_std}, {stq_21_bits_uop_ctrl_is_std}, {stq_20_bits_uop_ctrl_is_std}, {stq_19_bits_uop_ctrl_is_std}, {stq_18_bits_uop_ctrl_is_std}, {stq_17_bits_uop_ctrl_is_std}, {stq_16_bits_uop_ctrl_is_std}, {stq_15_bits_uop_ctrl_is_std}, {stq_14_bits_uop_ctrl_is_std}, {stq_13_bits_uop_ctrl_is_std}, {stq_12_bits_uop_ctrl_is_std}, {stq_11_bits_uop_ctrl_is_std}, {stq_10_bits_uop_ctrl_is_std}, {stq_9_bits_uop_ctrl_is_std}, {stq_8_bits_uop_ctrl_is_std}, {stq_7_bits_uop_ctrl_is_std}, {stq_6_bits_uop_ctrl_is_std}, {stq_5_bits_uop_ctrl_is_std}, {stq_4_bits_uop_ctrl_is_std}, {stq_3_bits_uop_ctrl_is_std}, {stq_2_bits_uop_ctrl_is_std}, {stq_1_bits_uop_ctrl_is_std}, {stq_0_bits_uop_ctrl_is_std}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][1:0]  _GEN_20 = {{stq_0_bits_uop_iw_state}, {stq_0_bits_uop_iw_state}, {stq_0_bits_uop_iw_state}, {stq_0_bits_uop_iw_state}, {stq_0_bits_uop_iw_state}, {stq_0_bits_uop_iw_state}, {stq_0_bits_uop_iw_state}, {stq_0_bits_uop_iw_state}, {stq_23_bits_uop_iw_state}, {stq_22_bits_uop_iw_state}, {stq_21_bits_uop_iw_state}, {stq_20_bits_uop_iw_state}, {stq_19_bits_uop_iw_state}, {stq_18_bits_uop_iw_state}, {stq_17_bits_uop_iw_state}, {stq_16_bits_uop_iw_state}, {stq_15_bits_uop_iw_state}, {stq_14_bits_uop_iw_state}, {stq_13_bits_uop_iw_state}, {stq_12_bits_uop_iw_state}, {stq_11_bits_uop_iw_state}, {stq_10_bits_uop_iw_state}, {stq_9_bits_uop_iw_state}, {stq_8_bits_uop_iw_state}, {stq_7_bits_uop_iw_state}, {stq_6_bits_uop_iw_state}, {stq_5_bits_uop_iw_state}, {stq_4_bits_uop_iw_state}, {stq_3_bits_uop_iw_state}, {stq_2_bits_uop_iw_state}, {stq_1_bits_uop_iw_state}, {stq_0_bits_uop_iw_state}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0]       _GEN_21 = {{stq_0_bits_uop_iw_p1_poisoned}, {stq_0_bits_uop_iw_p1_poisoned}, {stq_0_bits_uop_iw_p1_poisoned}, {stq_0_bits_uop_iw_p1_poisoned}, {stq_0_bits_uop_iw_p1_poisoned}, {stq_0_bits_uop_iw_p1_poisoned}, {stq_0_bits_uop_iw_p1_poisoned}, {stq_0_bits_uop_iw_p1_poisoned}, {stq_23_bits_uop_iw_p1_poisoned}, {stq_22_bits_uop_iw_p1_poisoned}, {stq_21_bits_uop_iw_p1_poisoned}, {stq_20_bits_uop_iw_p1_poisoned}, {stq_19_bits_uop_iw_p1_poisoned}, {stq_18_bits_uop_iw_p1_poisoned}, {stq_17_bits_uop_iw_p1_poisoned}, {stq_16_bits_uop_iw_p1_poisoned}, {stq_15_bits_uop_iw_p1_poisoned}, {stq_14_bits_uop_iw_p1_poisoned}, {stq_13_bits_uop_iw_p1_poisoned}, {stq_12_bits_uop_iw_p1_poisoned}, {stq_11_bits_uop_iw_p1_poisoned}, {stq_10_bits_uop_iw_p1_poisoned}, {stq_9_bits_uop_iw_p1_poisoned}, {stq_8_bits_uop_iw_p1_poisoned}, {stq_7_bits_uop_iw_p1_poisoned}, {stq_6_bits_uop_iw_p1_poisoned}, {stq_5_bits_uop_iw_p1_poisoned}, {stq_4_bits_uop_iw_p1_poisoned}, {stq_3_bits_uop_iw_p1_poisoned}, {stq_2_bits_uop_iw_p1_poisoned}, {stq_1_bits_uop_iw_p1_poisoned}, {stq_0_bits_uop_iw_p1_poisoned}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0]       _GEN_22 = {{stq_0_bits_uop_iw_p2_poisoned}, {stq_0_bits_uop_iw_p2_poisoned}, {stq_0_bits_uop_iw_p2_poisoned}, {stq_0_bits_uop_iw_p2_poisoned}, {stq_0_bits_uop_iw_p2_poisoned}, {stq_0_bits_uop_iw_p2_poisoned}, {stq_0_bits_uop_iw_p2_poisoned}, {stq_0_bits_uop_iw_p2_poisoned}, {stq_23_bits_uop_iw_p2_poisoned}, {stq_22_bits_uop_iw_p2_poisoned}, {stq_21_bits_uop_iw_p2_poisoned}, {stq_20_bits_uop_iw_p2_poisoned}, {stq_19_bits_uop_iw_p2_poisoned}, {stq_18_bits_uop_iw_p2_poisoned}, {stq_17_bits_uop_iw_p2_poisoned}, {stq_16_bits_uop_iw_p2_poisoned}, {stq_15_bits_uop_iw_p2_poisoned}, {stq_14_bits_uop_iw_p2_poisoned}, {stq_13_bits_uop_iw_p2_poisoned}, {stq_12_bits_uop_iw_p2_poisoned}, {stq_11_bits_uop_iw_p2_poisoned}, {stq_10_bits_uop_iw_p2_poisoned}, {stq_9_bits_uop_iw_p2_poisoned}, {stq_8_bits_uop_iw_p2_poisoned}, {stq_7_bits_uop_iw_p2_poisoned}, {stq_6_bits_uop_iw_p2_poisoned}, {stq_5_bits_uop_iw_p2_poisoned}, {stq_4_bits_uop_iw_p2_poisoned}, {stq_3_bits_uop_iw_p2_poisoned}, {stq_2_bits_uop_iw_p2_poisoned}, {stq_1_bits_uop_iw_p2_poisoned}, {stq_0_bits_uop_iw_p2_poisoned}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0]       _GEN_23 = {{stq_0_bits_uop_is_br}, {stq_0_bits_uop_is_br}, {stq_0_bits_uop_is_br}, {stq_0_bits_uop_is_br}, {stq_0_bits_uop_is_br}, {stq_0_bits_uop_is_br}, {stq_0_bits_uop_is_br}, {stq_0_bits_uop_is_br}, {stq_23_bits_uop_is_br}, {stq_22_bits_uop_is_br}, {stq_21_bits_uop_is_br}, {stq_20_bits_uop_is_br}, {stq_19_bits_uop_is_br}, {stq_18_bits_uop_is_br}, {stq_17_bits_uop_is_br}, {stq_16_bits_uop_is_br}, {stq_15_bits_uop_is_br}, {stq_14_bits_uop_is_br}, {stq_13_bits_uop_is_br}, {stq_12_bits_uop_is_br}, {stq_11_bits_uop_is_br}, {stq_10_bits_uop_is_br}, {stq_9_bits_uop_is_br}, {stq_8_bits_uop_is_br}, {stq_7_bits_uop_is_br}, {stq_6_bits_uop_is_br}, {stq_5_bits_uop_is_br}, {stq_4_bits_uop_is_br}, {stq_3_bits_uop_is_br}, {stq_2_bits_uop_is_br}, {stq_1_bits_uop_is_br}, {stq_0_bits_uop_is_br}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0]       _GEN_24 = {{stq_0_bits_uop_is_jalr}, {stq_0_bits_uop_is_jalr}, {stq_0_bits_uop_is_jalr}, {stq_0_bits_uop_is_jalr}, {stq_0_bits_uop_is_jalr}, {stq_0_bits_uop_is_jalr}, {stq_0_bits_uop_is_jalr}, {stq_0_bits_uop_is_jalr}, {stq_23_bits_uop_is_jalr}, {stq_22_bits_uop_is_jalr}, {stq_21_bits_uop_is_jalr}, {stq_20_bits_uop_is_jalr}, {stq_19_bits_uop_is_jalr}, {stq_18_bits_uop_is_jalr}, {stq_17_bits_uop_is_jalr}, {stq_16_bits_uop_is_jalr}, {stq_15_bits_uop_is_jalr}, {stq_14_bits_uop_is_jalr}, {stq_13_bits_uop_is_jalr}, {stq_12_bits_uop_is_jalr}, {stq_11_bits_uop_is_jalr}, {stq_10_bits_uop_is_jalr}, {stq_9_bits_uop_is_jalr}, {stq_8_bits_uop_is_jalr}, {stq_7_bits_uop_is_jalr}, {stq_6_bits_uop_is_jalr}, {stq_5_bits_uop_is_jalr}, {stq_4_bits_uop_is_jalr}, {stq_3_bits_uop_is_jalr}, {stq_2_bits_uop_is_jalr}, {stq_1_bits_uop_is_jalr}, {stq_0_bits_uop_is_jalr}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0]       _GEN_25 = {{stq_0_bits_uop_is_jal}, {stq_0_bits_uop_is_jal}, {stq_0_bits_uop_is_jal}, {stq_0_bits_uop_is_jal}, {stq_0_bits_uop_is_jal}, {stq_0_bits_uop_is_jal}, {stq_0_bits_uop_is_jal}, {stq_0_bits_uop_is_jal}, {stq_23_bits_uop_is_jal}, {stq_22_bits_uop_is_jal}, {stq_21_bits_uop_is_jal}, {stq_20_bits_uop_is_jal}, {stq_19_bits_uop_is_jal}, {stq_18_bits_uop_is_jal}, {stq_17_bits_uop_is_jal}, {stq_16_bits_uop_is_jal}, {stq_15_bits_uop_is_jal}, {stq_14_bits_uop_is_jal}, {stq_13_bits_uop_is_jal}, {stq_12_bits_uop_is_jal}, {stq_11_bits_uop_is_jal}, {stq_10_bits_uop_is_jal}, {stq_9_bits_uop_is_jal}, {stq_8_bits_uop_is_jal}, {stq_7_bits_uop_is_jal}, {stq_6_bits_uop_is_jal}, {stq_5_bits_uop_is_jal}, {stq_4_bits_uop_is_jal}, {stq_3_bits_uop_is_jal}, {stq_2_bits_uop_is_jal}, {stq_1_bits_uop_is_jal}, {stq_0_bits_uop_is_jal}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0]       _GEN_26 = {{stq_0_bits_uop_is_sfb}, {stq_0_bits_uop_is_sfb}, {stq_0_bits_uop_is_sfb}, {stq_0_bits_uop_is_sfb}, {stq_0_bits_uop_is_sfb}, {stq_0_bits_uop_is_sfb}, {stq_0_bits_uop_is_sfb}, {stq_0_bits_uop_is_sfb}, {stq_23_bits_uop_is_sfb}, {stq_22_bits_uop_is_sfb}, {stq_21_bits_uop_is_sfb}, {stq_20_bits_uop_is_sfb}, {stq_19_bits_uop_is_sfb}, {stq_18_bits_uop_is_sfb}, {stq_17_bits_uop_is_sfb}, {stq_16_bits_uop_is_sfb}, {stq_15_bits_uop_is_sfb}, {stq_14_bits_uop_is_sfb}, {stq_13_bits_uop_is_sfb}, {stq_12_bits_uop_is_sfb}, {stq_11_bits_uop_is_sfb}, {stq_10_bits_uop_is_sfb}, {stq_9_bits_uop_is_sfb}, {stq_8_bits_uop_is_sfb}, {stq_7_bits_uop_is_sfb}, {stq_6_bits_uop_is_sfb}, {stq_5_bits_uop_is_sfb}, {stq_4_bits_uop_is_sfb}, {stq_3_bits_uop_is_sfb}, {stq_2_bits_uop_is_sfb}, {stq_1_bits_uop_is_sfb}, {stq_0_bits_uop_is_sfb}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][15:0] _GEN_27 = {{stq_0_bits_uop_br_mask}, {stq_0_bits_uop_br_mask}, {stq_0_bits_uop_br_mask}, {stq_0_bits_uop_br_mask}, {stq_0_bits_uop_br_mask}, {stq_0_bits_uop_br_mask}, {stq_0_bits_uop_br_mask}, {stq_0_bits_uop_br_mask}, {stq_23_bits_uop_br_mask}, {stq_22_bits_uop_br_mask}, {stq_21_bits_uop_br_mask}, {stq_20_bits_uop_br_mask}, {stq_19_bits_uop_br_mask}, {stq_18_bits_uop_br_mask}, {stq_17_bits_uop_br_mask}, {stq_16_bits_uop_br_mask}, {stq_15_bits_uop_br_mask}, {stq_14_bits_uop_br_mask}, {stq_13_bits_uop_br_mask}, {stq_12_bits_uop_br_mask}, {stq_11_bits_uop_br_mask}, {stq_10_bits_uop_br_mask}, {stq_9_bits_uop_br_mask}, {stq_8_bits_uop_br_mask}, {stq_7_bits_uop_br_mask}, {stq_6_bits_uop_br_mask}, {stq_5_bits_uop_br_mask}, {stq_4_bits_uop_br_mask}, {stq_3_bits_uop_br_mask}, {stq_2_bits_uop_br_mask}, {stq_1_bits_uop_br_mask}, {stq_0_bits_uop_br_mask}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][3:0]  _GEN_28 = {{stq_0_bits_uop_br_tag}, {stq_0_bits_uop_br_tag}, {stq_0_bits_uop_br_tag}, {stq_0_bits_uop_br_tag}, {stq_0_bits_uop_br_tag}, {stq_0_bits_uop_br_tag}, {stq_0_bits_uop_br_tag}, {stq_0_bits_uop_br_tag}, {stq_23_bits_uop_br_tag}, {stq_22_bits_uop_br_tag}, {stq_21_bits_uop_br_tag}, {stq_20_bits_uop_br_tag}, {stq_19_bits_uop_br_tag}, {stq_18_bits_uop_br_tag}, {stq_17_bits_uop_br_tag}, {stq_16_bits_uop_br_tag}, {stq_15_bits_uop_br_tag}, {stq_14_bits_uop_br_tag}, {stq_13_bits_uop_br_tag}, {stq_12_bits_uop_br_tag}, {stq_11_bits_uop_br_tag}, {stq_10_bits_uop_br_tag}, {stq_9_bits_uop_br_tag}, {stq_8_bits_uop_br_tag}, {stq_7_bits_uop_br_tag}, {stq_6_bits_uop_br_tag}, {stq_5_bits_uop_br_tag}, {stq_4_bits_uop_br_tag}, {stq_3_bits_uop_br_tag}, {stq_2_bits_uop_br_tag}, {stq_1_bits_uop_br_tag}, {stq_0_bits_uop_br_tag}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][4:0]  _GEN_29 = {{stq_0_bits_uop_ftq_idx}, {stq_0_bits_uop_ftq_idx}, {stq_0_bits_uop_ftq_idx}, {stq_0_bits_uop_ftq_idx}, {stq_0_bits_uop_ftq_idx}, {stq_0_bits_uop_ftq_idx}, {stq_0_bits_uop_ftq_idx}, {stq_0_bits_uop_ftq_idx}, {stq_23_bits_uop_ftq_idx}, {stq_22_bits_uop_ftq_idx}, {stq_21_bits_uop_ftq_idx}, {stq_20_bits_uop_ftq_idx}, {stq_19_bits_uop_ftq_idx}, {stq_18_bits_uop_ftq_idx}, {stq_17_bits_uop_ftq_idx}, {stq_16_bits_uop_ftq_idx}, {stq_15_bits_uop_ftq_idx}, {stq_14_bits_uop_ftq_idx}, {stq_13_bits_uop_ftq_idx}, {stq_12_bits_uop_ftq_idx}, {stq_11_bits_uop_ftq_idx}, {stq_10_bits_uop_ftq_idx}, {stq_9_bits_uop_ftq_idx}, {stq_8_bits_uop_ftq_idx}, {stq_7_bits_uop_ftq_idx}, {stq_6_bits_uop_ftq_idx}, {stq_5_bits_uop_ftq_idx}, {stq_4_bits_uop_ftq_idx}, {stq_3_bits_uop_ftq_idx}, {stq_2_bits_uop_ftq_idx}, {stq_1_bits_uop_ftq_idx}, {stq_0_bits_uop_ftq_idx}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0]       _GEN_30 = {{stq_0_bits_uop_edge_inst}, {stq_0_bits_uop_edge_inst}, {stq_0_bits_uop_edge_inst}, {stq_0_bits_uop_edge_inst}, {stq_0_bits_uop_edge_inst}, {stq_0_bits_uop_edge_inst}, {stq_0_bits_uop_edge_inst}, {stq_0_bits_uop_edge_inst}, {stq_23_bits_uop_edge_inst}, {stq_22_bits_uop_edge_inst}, {stq_21_bits_uop_edge_inst}, {stq_20_bits_uop_edge_inst}, {stq_19_bits_uop_edge_inst}, {stq_18_bits_uop_edge_inst}, {stq_17_bits_uop_edge_inst}, {stq_16_bits_uop_edge_inst}, {stq_15_bits_uop_edge_inst}, {stq_14_bits_uop_edge_inst}, {stq_13_bits_uop_edge_inst}, {stq_12_bits_uop_edge_inst}, {stq_11_bits_uop_edge_inst}, {stq_10_bits_uop_edge_inst}, {stq_9_bits_uop_edge_inst}, {stq_8_bits_uop_edge_inst}, {stq_7_bits_uop_edge_inst}, {stq_6_bits_uop_edge_inst}, {stq_5_bits_uop_edge_inst}, {stq_4_bits_uop_edge_inst}, {stq_3_bits_uop_edge_inst}, {stq_2_bits_uop_edge_inst}, {stq_1_bits_uop_edge_inst}, {stq_0_bits_uop_edge_inst}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][5:0]  _GEN_31 = {{stq_0_bits_uop_pc_lob}, {stq_0_bits_uop_pc_lob}, {stq_0_bits_uop_pc_lob}, {stq_0_bits_uop_pc_lob}, {stq_0_bits_uop_pc_lob}, {stq_0_bits_uop_pc_lob}, {stq_0_bits_uop_pc_lob}, {stq_0_bits_uop_pc_lob}, {stq_23_bits_uop_pc_lob}, {stq_22_bits_uop_pc_lob}, {stq_21_bits_uop_pc_lob}, {stq_20_bits_uop_pc_lob}, {stq_19_bits_uop_pc_lob}, {stq_18_bits_uop_pc_lob}, {stq_17_bits_uop_pc_lob}, {stq_16_bits_uop_pc_lob}, {stq_15_bits_uop_pc_lob}, {stq_14_bits_uop_pc_lob}, {stq_13_bits_uop_pc_lob}, {stq_12_bits_uop_pc_lob}, {stq_11_bits_uop_pc_lob}, {stq_10_bits_uop_pc_lob}, {stq_9_bits_uop_pc_lob}, {stq_8_bits_uop_pc_lob}, {stq_7_bits_uop_pc_lob}, {stq_6_bits_uop_pc_lob}, {stq_5_bits_uop_pc_lob}, {stq_4_bits_uop_pc_lob}, {stq_3_bits_uop_pc_lob}, {stq_2_bits_uop_pc_lob}, {stq_1_bits_uop_pc_lob}, {stq_0_bits_uop_pc_lob}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0]       _GEN_32 = {{stq_0_bits_uop_taken}, {stq_0_bits_uop_taken}, {stq_0_bits_uop_taken}, {stq_0_bits_uop_taken}, {stq_0_bits_uop_taken}, {stq_0_bits_uop_taken}, {stq_0_bits_uop_taken}, {stq_0_bits_uop_taken}, {stq_23_bits_uop_taken}, {stq_22_bits_uop_taken}, {stq_21_bits_uop_taken}, {stq_20_bits_uop_taken}, {stq_19_bits_uop_taken}, {stq_18_bits_uop_taken}, {stq_17_bits_uop_taken}, {stq_16_bits_uop_taken}, {stq_15_bits_uop_taken}, {stq_14_bits_uop_taken}, {stq_13_bits_uop_taken}, {stq_12_bits_uop_taken}, {stq_11_bits_uop_taken}, {stq_10_bits_uop_taken}, {stq_9_bits_uop_taken}, {stq_8_bits_uop_taken}, {stq_7_bits_uop_taken}, {stq_6_bits_uop_taken}, {stq_5_bits_uop_taken}, {stq_4_bits_uop_taken}, {stq_3_bits_uop_taken}, {stq_2_bits_uop_taken}, {stq_1_bits_uop_taken}, {stq_0_bits_uop_taken}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][19:0] _GEN_33 = {{stq_0_bits_uop_imm_packed}, {stq_0_bits_uop_imm_packed}, {stq_0_bits_uop_imm_packed}, {stq_0_bits_uop_imm_packed}, {stq_0_bits_uop_imm_packed}, {stq_0_bits_uop_imm_packed}, {stq_0_bits_uop_imm_packed}, {stq_0_bits_uop_imm_packed}, {stq_23_bits_uop_imm_packed}, {stq_22_bits_uop_imm_packed}, {stq_21_bits_uop_imm_packed}, {stq_20_bits_uop_imm_packed}, {stq_19_bits_uop_imm_packed}, {stq_18_bits_uop_imm_packed}, {stq_17_bits_uop_imm_packed}, {stq_16_bits_uop_imm_packed}, {stq_15_bits_uop_imm_packed}, {stq_14_bits_uop_imm_packed}, {stq_13_bits_uop_imm_packed}, {stq_12_bits_uop_imm_packed}, {stq_11_bits_uop_imm_packed}, {stq_10_bits_uop_imm_packed}, {stq_9_bits_uop_imm_packed}, {stq_8_bits_uop_imm_packed}, {stq_7_bits_uop_imm_packed}, {stq_6_bits_uop_imm_packed}, {stq_5_bits_uop_imm_packed}, {stq_4_bits_uop_imm_packed}, {stq_3_bits_uop_imm_packed}, {stq_2_bits_uop_imm_packed}, {stq_1_bits_uop_imm_packed}, {stq_0_bits_uop_imm_packed}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][11:0] _GEN_34 = {{stq_0_bits_uop_csr_addr}, {stq_0_bits_uop_csr_addr}, {stq_0_bits_uop_csr_addr}, {stq_0_bits_uop_csr_addr}, {stq_0_bits_uop_csr_addr}, {stq_0_bits_uop_csr_addr}, {stq_0_bits_uop_csr_addr}, {stq_0_bits_uop_csr_addr}, {stq_23_bits_uop_csr_addr}, {stq_22_bits_uop_csr_addr}, {stq_21_bits_uop_csr_addr}, {stq_20_bits_uop_csr_addr}, {stq_19_bits_uop_csr_addr}, {stq_18_bits_uop_csr_addr}, {stq_17_bits_uop_csr_addr}, {stq_16_bits_uop_csr_addr}, {stq_15_bits_uop_csr_addr}, {stq_14_bits_uop_csr_addr}, {stq_13_bits_uop_csr_addr}, {stq_12_bits_uop_csr_addr}, {stq_11_bits_uop_csr_addr}, {stq_10_bits_uop_csr_addr}, {stq_9_bits_uop_csr_addr}, {stq_8_bits_uop_csr_addr}, {stq_7_bits_uop_csr_addr}, {stq_6_bits_uop_csr_addr}, {stq_5_bits_uop_csr_addr}, {stq_4_bits_uop_csr_addr}, {stq_3_bits_uop_csr_addr}, {stq_2_bits_uop_csr_addr}, {stq_1_bits_uop_csr_addr}, {stq_0_bits_uop_csr_addr}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][6:0]  _GEN_35 = {{stq_0_bits_uop_rob_idx}, {stq_0_bits_uop_rob_idx}, {stq_0_bits_uop_rob_idx}, {stq_0_bits_uop_rob_idx}, {stq_0_bits_uop_rob_idx}, {stq_0_bits_uop_rob_idx}, {stq_0_bits_uop_rob_idx}, {stq_0_bits_uop_rob_idx}, {stq_23_bits_uop_rob_idx}, {stq_22_bits_uop_rob_idx}, {stq_21_bits_uop_rob_idx}, {stq_20_bits_uop_rob_idx}, {stq_19_bits_uop_rob_idx}, {stq_18_bits_uop_rob_idx}, {stq_17_bits_uop_rob_idx}, {stq_16_bits_uop_rob_idx}, {stq_15_bits_uop_rob_idx}, {stq_14_bits_uop_rob_idx}, {stq_13_bits_uop_rob_idx}, {stq_12_bits_uop_rob_idx}, {stq_11_bits_uop_rob_idx}, {stq_10_bits_uop_rob_idx}, {stq_9_bits_uop_rob_idx}, {stq_8_bits_uop_rob_idx}, {stq_7_bits_uop_rob_idx}, {stq_6_bits_uop_rob_idx}, {stq_5_bits_uop_rob_idx}, {stq_4_bits_uop_rob_idx}, {stq_3_bits_uop_rob_idx}, {stq_2_bits_uop_rob_idx}, {stq_1_bits_uop_rob_idx}, {stq_0_bits_uop_rob_idx}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][4:0]  _GEN_36 = {{stq_0_bits_uop_ldq_idx}, {stq_0_bits_uop_ldq_idx}, {stq_0_bits_uop_ldq_idx}, {stq_0_bits_uop_ldq_idx}, {stq_0_bits_uop_ldq_idx}, {stq_0_bits_uop_ldq_idx}, {stq_0_bits_uop_ldq_idx}, {stq_0_bits_uop_ldq_idx}, {stq_23_bits_uop_ldq_idx}, {stq_22_bits_uop_ldq_idx}, {stq_21_bits_uop_ldq_idx}, {stq_20_bits_uop_ldq_idx}, {stq_19_bits_uop_ldq_idx}, {stq_18_bits_uop_ldq_idx}, {stq_17_bits_uop_ldq_idx}, {stq_16_bits_uop_ldq_idx}, {stq_15_bits_uop_ldq_idx}, {stq_14_bits_uop_ldq_idx}, {stq_13_bits_uop_ldq_idx}, {stq_12_bits_uop_ldq_idx}, {stq_11_bits_uop_ldq_idx}, {stq_10_bits_uop_ldq_idx}, {stq_9_bits_uop_ldq_idx}, {stq_8_bits_uop_ldq_idx}, {stq_7_bits_uop_ldq_idx}, {stq_6_bits_uop_ldq_idx}, {stq_5_bits_uop_ldq_idx}, {stq_4_bits_uop_ldq_idx}, {stq_3_bits_uop_ldq_idx}, {stq_2_bits_uop_ldq_idx}, {stq_1_bits_uop_ldq_idx}, {stq_0_bits_uop_ldq_idx}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][4:0]  _GEN_37 = {{stq_0_bits_uop_stq_idx}, {stq_0_bits_uop_stq_idx}, {stq_0_bits_uop_stq_idx}, {stq_0_bits_uop_stq_idx}, {stq_0_bits_uop_stq_idx}, {stq_0_bits_uop_stq_idx}, {stq_0_bits_uop_stq_idx}, {stq_0_bits_uop_stq_idx}, {stq_23_bits_uop_stq_idx}, {stq_22_bits_uop_stq_idx}, {stq_21_bits_uop_stq_idx}, {stq_20_bits_uop_stq_idx}, {stq_19_bits_uop_stq_idx}, {stq_18_bits_uop_stq_idx}, {stq_17_bits_uop_stq_idx}, {stq_16_bits_uop_stq_idx}, {stq_15_bits_uop_stq_idx}, {stq_14_bits_uop_stq_idx}, {stq_13_bits_uop_stq_idx}, {stq_12_bits_uop_stq_idx}, {stq_11_bits_uop_stq_idx}, {stq_10_bits_uop_stq_idx}, {stq_9_bits_uop_stq_idx}, {stq_8_bits_uop_stq_idx}, {stq_7_bits_uop_stq_idx}, {stq_6_bits_uop_stq_idx}, {stq_5_bits_uop_stq_idx}, {stq_4_bits_uop_stq_idx}, {stq_3_bits_uop_stq_idx}, {stq_2_bits_uop_stq_idx}, {stq_1_bits_uop_stq_idx}, {stq_0_bits_uop_stq_idx}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][1:0]  _GEN_38 = {{stq_0_bits_uop_rxq_idx}, {stq_0_bits_uop_rxq_idx}, {stq_0_bits_uop_rxq_idx}, {stq_0_bits_uop_rxq_idx}, {stq_0_bits_uop_rxq_idx}, {stq_0_bits_uop_rxq_idx}, {stq_0_bits_uop_rxq_idx}, {stq_0_bits_uop_rxq_idx}, {stq_23_bits_uop_rxq_idx}, {stq_22_bits_uop_rxq_idx}, {stq_21_bits_uop_rxq_idx}, {stq_20_bits_uop_rxq_idx}, {stq_19_bits_uop_rxq_idx}, {stq_18_bits_uop_rxq_idx}, {stq_17_bits_uop_rxq_idx}, {stq_16_bits_uop_rxq_idx}, {stq_15_bits_uop_rxq_idx}, {stq_14_bits_uop_rxq_idx}, {stq_13_bits_uop_rxq_idx}, {stq_12_bits_uop_rxq_idx}, {stq_11_bits_uop_rxq_idx}, {stq_10_bits_uop_rxq_idx}, {stq_9_bits_uop_rxq_idx}, {stq_8_bits_uop_rxq_idx}, {stq_7_bits_uop_rxq_idx}, {stq_6_bits_uop_rxq_idx}, {stq_5_bits_uop_rxq_idx}, {stq_4_bits_uop_rxq_idx}, {stq_3_bits_uop_rxq_idx}, {stq_2_bits_uop_rxq_idx}, {stq_1_bits_uop_rxq_idx}, {stq_0_bits_uop_rxq_idx}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][6:0]  _GEN_39 = {{stq_0_bits_uop_pdst}, {stq_0_bits_uop_pdst}, {stq_0_bits_uop_pdst}, {stq_0_bits_uop_pdst}, {stq_0_bits_uop_pdst}, {stq_0_bits_uop_pdst}, {stq_0_bits_uop_pdst}, {stq_0_bits_uop_pdst}, {stq_23_bits_uop_pdst}, {stq_22_bits_uop_pdst}, {stq_21_bits_uop_pdst}, {stq_20_bits_uop_pdst}, {stq_19_bits_uop_pdst}, {stq_18_bits_uop_pdst}, {stq_17_bits_uop_pdst}, {stq_16_bits_uop_pdst}, {stq_15_bits_uop_pdst}, {stq_14_bits_uop_pdst}, {stq_13_bits_uop_pdst}, {stq_12_bits_uop_pdst}, {stq_11_bits_uop_pdst}, {stq_10_bits_uop_pdst}, {stq_9_bits_uop_pdst}, {stq_8_bits_uop_pdst}, {stq_7_bits_uop_pdst}, {stq_6_bits_uop_pdst}, {stq_5_bits_uop_pdst}, {stq_4_bits_uop_pdst}, {stq_3_bits_uop_pdst}, {stq_2_bits_uop_pdst}, {stq_1_bits_uop_pdst}, {stq_0_bits_uop_pdst}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][6:0]  _GEN_40 = {{stq_0_bits_uop_prs1}, {stq_0_bits_uop_prs1}, {stq_0_bits_uop_prs1}, {stq_0_bits_uop_prs1}, {stq_0_bits_uop_prs1}, {stq_0_bits_uop_prs1}, {stq_0_bits_uop_prs1}, {stq_0_bits_uop_prs1}, {stq_23_bits_uop_prs1}, {stq_22_bits_uop_prs1}, {stq_21_bits_uop_prs1}, {stq_20_bits_uop_prs1}, {stq_19_bits_uop_prs1}, {stq_18_bits_uop_prs1}, {stq_17_bits_uop_prs1}, {stq_16_bits_uop_prs1}, {stq_15_bits_uop_prs1}, {stq_14_bits_uop_prs1}, {stq_13_bits_uop_prs1}, {stq_12_bits_uop_prs1}, {stq_11_bits_uop_prs1}, {stq_10_bits_uop_prs1}, {stq_9_bits_uop_prs1}, {stq_8_bits_uop_prs1}, {stq_7_bits_uop_prs1}, {stq_6_bits_uop_prs1}, {stq_5_bits_uop_prs1}, {stq_4_bits_uop_prs1}, {stq_3_bits_uop_prs1}, {stq_2_bits_uop_prs1}, {stq_1_bits_uop_prs1}, {stq_0_bits_uop_prs1}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][6:0]  _GEN_41 = {{stq_0_bits_uop_prs2}, {stq_0_bits_uop_prs2}, {stq_0_bits_uop_prs2}, {stq_0_bits_uop_prs2}, {stq_0_bits_uop_prs2}, {stq_0_bits_uop_prs2}, {stq_0_bits_uop_prs2}, {stq_0_bits_uop_prs2}, {stq_23_bits_uop_prs2}, {stq_22_bits_uop_prs2}, {stq_21_bits_uop_prs2}, {stq_20_bits_uop_prs2}, {stq_19_bits_uop_prs2}, {stq_18_bits_uop_prs2}, {stq_17_bits_uop_prs2}, {stq_16_bits_uop_prs2}, {stq_15_bits_uop_prs2}, {stq_14_bits_uop_prs2}, {stq_13_bits_uop_prs2}, {stq_12_bits_uop_prs2}, {stq_11_bits_uop_prs2}, {stq_10_bits_uop_prs2}, {stq_9_bits_uop_prs2}, {stq_8_bits_uop_prs2}, {stq_7_bits_uop_prs2}, {stq_6_bits_uop_prs2}, {stq_5_bits_uop_prs2}, {stq_4_bits_uop_prs2}, {stq_3_bits_uop_prs2}, {stq_2_bits_uop_prs2}, {stq_1_bits_uop_prs2}, {stq_0_bits_uop_prs2}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][6:0]  _GEN_42 = {{stq_0_bits_uop_prs3}, {stq_0_bits_uop_prs3}, {stq_0_bits_uop_prs3}, {stq_0_bits_uop_prs3}, {stq_0_bits_uop_prs3}, {stq_0_bits_uop_prs3}, {stq_0_bits_uop_prs3}, {stq_0_bits_uop_prs3}, {stq_23_bits_uop_prs3}, {stq_22_bits_uop_prs3}, {stq_21_bits_uop_prs3}, {stq_20_bits_uop_prs3}, {stq_19_bits_uop_prs3}, {stq_18_bits_uop_prs3}, {stq_17_bits_uop_prs3}, {stq_16_bits_uop_prs3}, {stq_15_bits_uop_prs3}, {stq_14_bits_uop_prs3}, {stq_13_bits_uop_prs3}, {stq_12_bits_uop_prs3}, {stq_11_bits_uop_prs3}, {stq_10_bits_uop_prs3}, {stq_9_bits_uop_prs3}, {stq_8_bits_uop_prs3}, {stq_7_bits_uop_prs3}, {stq_6_bits_uop_prs3}, {stq_5_bits_uop_prs3}, {stq_4_bits_uop_prs3}, {stq_3_bits_uop_prs3}, {stq_2_bits_uop_prs3}, {stq_1_bits_uop_prs3}, {stq_0_bits_uop_prs3}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][4:0]  _GEN_43 = {{stq_0_bits_uop_ppred}, {stq_0_bits_uop_ppred}, {stq_0_bits_uop_ppred}, {stq_0_bits_uop_ppred}, {stq_0_bits_uop_ppred}, {stq_0_bits_uop_ppred}, {stq_0_bits_uop_ppred}, {stq_0_bits_uop_ppred}, {stq_23_bits_uop_ppred}, {stq_22_bits_uop_ppred}, {stq_21_bits_uop_ppred}, {stq_20_bits_uop_ppred}, {stq_19_bits_uop_ppred}, {stq_18_bits_uop_ppred}, {stq_17_bits_uop_ppred}, {stq_16_bits_uop_ppred}, {stq_15_bits_uop_ppred}, {stq_14_bits_uop_ppred}, {stq_13_bits_uop_ppred}, {stq_12_bits_uop_ppred}, {stq_11_bits_uop_ppred}, {stq_10_bits_uop_ppred}, {stq_9_bits_uop_ppred}, {stq_8_bits_uop_ppred}, {stq_7_bits_uop_ppred}, {stq_6_bits_uop_ppred}, {stq_5_bits_uop_ppred}, {stq_4_bits_uop_ppred}, {stq_3_bits_uop_ppred}, {stq_2_bits_uop_ppred}, {stq_1_bits_uop_ppred}, {stq_0_bits_uop_ppred}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0]       _GEN_44 = {{stq_0_bits_uop_prs1_busy}, {stq_0_bits_uop_prs1_busy}, {stq_0_bits_uop_prs1_busy}, {stq_0_bits_uop_prs1_busy}, {stq_0_bits_uop_prs1_busy}, {stq_0_bits_uop_prs1_busy}, {stq_0_bits_uop_prs1_busy}, {stq_0_bits_uop_prs1_busy}, {stq_23_bits_uop_prs1_busy}, {stq_22_bits_uop_prs1_busy}, {stq_21_bits_uop_prs1_busy}, {stq_20_bits_uop_prs1_busy}, {stq_19_bits_uop_prs1_busy}, {stq_18_bits_uop_prs1_busy}, {stq_17_bits_uop_prs1_busy}, {stq_16_bits_uop_prs1_busy}, {stq_15_bits_uop_prs1_busy}, {stq_14_bits_uop_prs1_busy}, {stq_13_bits_uop_prs1_busy}, {stq_12_bits_uop_prs1_busy}, {stq_11_bits_uop_prs1_busy}, {stq_10_bits_uop_prs1_busy}, {stq_9_bits_uop_prs1_busy}, {stq_8_bits_uop_prs1_busy}, {stq_7_bits_uop_prs1_busy}, {stq_6_bits_uop_prs1_busy}, {stq_5_bits_uop_prs1_busy}, {stq_4_bits_uop_prs1_busy}, {stq_3_bits_uop_prs1_busy}, {stq_2_bits_uop_prs1_busy}, {stq_1_bits_uop_prs1_busy}, {stq_0_bits_uop_prs1_busy}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0]       _GEN_45 = {{stq_0_bits_uop_prs2_busy}, {stq_0_bits_uop_prs2_busy}, {stq_0_bits_uop_prs2_busy}, {stq_0_bits_uop_prs2_busy}, {stq_0_bits_uop_prs2_busy}, {stq_0_bits_uop_prs2_busy}, {stq_0_bits_uop_prs2_busy}, {stq_0_bits_uop_prs2_busy}, {stq_23_bits_uop_prs2_busy}, {stq_22_bits_uop_prs2_busy}, {stq_21_bits_uop_prs2_busy}, {stq_20_bits_uop_prs2_busy}, {stq_19_bits_uop_prs2_busy}, {stq_18_bits_uop_prs2_busy}, {stq_17_bits_uop_prs2_busy}, {stq_16_bits_uop_prs2_busy}, {stq_15_bits_uop_prs2_busy}, {stq_14_bits_uop_prs2_busy}, {stq_13_bits_uop_prs2_busy}, {stq_12_bits_uop_prs2_busy}, {stq_11_bits_uop_prs2_busy}, {stq_10_bits_uop_prs2_busy}, {stq_9_bits_uop_prs2_busy}, {stq_8_bits_uop_prs2_busy}, {stq_7_bits_uop_prs2_busy}, {stq_6_bits_uop_prs2_busy}, {stq_5_bits_uop_prs2_busy}, {stq_4_bits_uop_prs2_busy}, {stq_3_bits_uop_prs2_busy}, {stq_2_bits_uop_prs2_busy}, {stq_1_bits_uop_prs2_busy}, {stq_0_bits_uop_prs2_busy}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0]       _GEN_46 = {{stq_0_bits_uop_prs3_busy}, {stq_0_bits_uop_prs3_busy}, {stq_0_bits_uop_prs3_busy}, {stq_0_bits_uop_prs3_busy}, {stq_0_bits_uop_prs3_busy}, {stq_0_bits_uop_prs3_busy}, {stq_0_bits_uop_prs3_busy}, {stq_0_bits_uop_prs3_busy}, {stq_23_bits_uop_prs3_busy}, {stq_22_bits_uop_prs3_busy}, {stq_21_bits_uop_prs3_busy}, {stq_20_bits_uop_prs3_busy}, {stq_19_bits_uop_prs3_busy}, {stq_18_bits_uop_prs3_busy}, {stq_17_bits_uop_prs3_busy}, {stq_16_bits_uop_prs3_busy}, {stq_15_bits_uop_prs3_busy}, {stq_14_bits_uop_prs3_busy}, {stq_13_bits_uop_prs3_busy}, {stq_12_bits_uop_prs3_busy}, {stq_11_bits_uop_prs3_busy}, {stq_10_bits_uop_prs3_busy}, {stq_9_bits_uop_prs3_busy}, {stq_8_bits_uop_prs3_busy}, {stq_7_bits_uop_prs3_busy}, {stq_6_bits_uop_prs3_busy}, {stq_5_bits_uop_prs3_busy}, {stq_4_bits_uop_prs3_busy}, {stq_3_bits_uop_prs3_busy}, {stq_2_bits_uop_prs3_busy}, {stq_1_bits_uop_prs3_busy}, {stq_0_bits_uop_prs3_busy}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0]       _GEN_47 = {{stq_0_bits_uop_ppred_busy}, {stq_0_bits_uop_ppred_busy}, {stq_0_bits_uop_ppred_busy}, {stq_0_bits_uop_ppred_busy}, {stq_0_bits_uop_ppred_busy}, {stq_0_bits_uop_ppred_busy}, {stq_0_bits_uop_ppred_busy}, {stq_0_bits_uop_ppred_busy}, {stq_23_bits_uop_ppred_busy}, {stq_22_bits_uop_ppred_busy}, {stq_21_bits_uop_ppred_busy}, {stq_20_bits_uop_ppred_busy}, {stq_19_bits_uop_ppred_busy}, {stq_18_bits_uop_ppred_busy}, {stq_17_bits_uop_ppred_busy}, {stq_16_bits_uop_ppred_busy}, {stq_15_bits_uop_ppred_busy}, {stq_14_bits_uop_ppred_busy}, {stq_13_bits_uop_ppred_busy}, {stq_12_bits_uop_ppred_busy}, {stq_11_bits_uop_ppred_busy}, {stq_10_bits_uop_ppred_busy}, {stq_9_bits_uop_ppred_busy}, {stq_8_bits_uop_ppred_busy}, {stq_7_bits_uop_ppred_busy}, {stq_6_bits_uop_ppred_busy}, {stq_5_bits_uop_ppred_busy}, {stq_4_bits_uop_ppred_busy}, {stq_3_bits_uop_ppred_busy}, {stq_2_bits_uop_ppred_busy}, {stq_1_bits_uop_ppred_busy}, {stq_0_bits_uop_ppred_busy}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][6:0]  _GEN_48 = {{stq_0_bits_uop_stale_pdst}, {stq_0_bits_uop_stale_pdst}, {stq_0_bits_uop_stale_pdst}, {stq_0_bits_uop_stale_pdst}, {stq_0_bits_uop_stale_pdst}, {stq_0_bits_uop_stale_pdst}, {stq_0_bits_uop_stale_pdst}, {stq_0_bits_uop_stale_pdst}, {stq_23_bits_uop_stale_pdst}, {stq_22_bits_uop_stale_pdst}, {stq_21_bits_uop_stale_pdst}, {stq_20_bits_uop_stale_pdst}, {stq_19_bits_uop_stale_pdst}, {stq_18_bits_uop_stale_pdst}, {stq_17_bits_uop_stale_pdst}, {stq_16_bits_uop_stale_pdst}, {stq_15_bits_uop_stale_pdst}, {stq_14_bits_uop_stale_pdst}, {stq_13_bits_uop_stale_pdst}, {stq_12_bits_uop_stale_pdst}, {stq_11_bits_uop_stale_pdst}, {stq_10_bits_uop_stale_pdst}, {stq_9_bits_uop_stale_pdst}, {stq_8_bits_uop_stale_pdst}, {stq_7_bits_uop_stale_pdst}, {stq_6_bits_uop_stale_pdst}, {stq_5_bits_uop_stale_pdst}, {stq_4_bits_uop_stale_pdst}, {stq_3_bits_uop_stale_pdst}, {stq_2_bits_uop_stale_pdst}, {stq_1_bits_uop_stale_pdst}, {stq_0_bits_uop_stale_pdst}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0]       _GEN_49 = {{stq_0_bits_uop_exception}, {stq_0_bits_uop_exception}, {stq_0_bits_uop_exception}, {stq_0_bits_uop_exception}, {stq_0_bits_uop_exception}, {stq_0_bits_uop_exception}, {stq_0_bits_uop_exception}, {stq_0_bits_uop_exception}, {stq_23_bits_uop_exception}, {stq_22_bits_uop_exception}, {stq_21_bits_uop_exception}, {stq_20_bits_uop_exception}, {stq_19_bits_uop_exception}, {stq_18_bits_uop_exception}, {stq_17_bits_uop_exception}, {stq_16_bits_uop_exception}, {stq_15_bits_uop_exception}, {stq_14_bits_uop_exception}, {stq_13_bits_uop_exception}, {stq_12_bits_uop_exception}, {stq_11_bits_uop_exception}, {stq_10_bits_uop_exception}, {stq_9_bits_uop_exception}, {stq_8_bits_uop_exception}, {stq_7_bits_uop_exception}, {stq_6_bits_uop_exception}, {stq_5_bits_uop_exception}, {stq_4_bits_uop_exception}, {stq_3_bits_uop_exception}, {stq_2_bits_uop_exception}, {stq_1_bits_uop_exception}, {stq_0_bits_uop_exception}};	// @[lsu.scala:210:16, :223:42]
  wire              _GEN_50 = _GEN_49[stq_execute_head];	// @[lsu.scala:219:29, :223:42]
  wire [31:0][63:0] _GEN_51 = {{stq_0_bits_uop_exc_cause}, {stq_0_bits_uop_exc_cause}, {stq_0_bits_uop_exc_cause}, {stq_0_bits_uop_exc_cause}, {stq_0_bits_uop_exc_cause}, {stq_0_bits_uop_exc_cause}, {stq_0_bits_uop_exc_cause}, {stq_0_bits_uop_exc_cause}, {stq_23_bits_uop_exc_cause}, {stq_22_bits_uop_exc_cause}, {stq_21_bits_uop_exc_cause}, {stq_20_bits_uop_exc_cause}, {stq_19_bits_uop_exc_cause}, {stq_18_bits_uop_exc_cause}, {stq_17_bits_uop_exc_cause}, {stq_16_bits_uop_exc_cause}, {stq_15_bits_uop_exc_cause}, {stq_14_bits_uop_exc_cause}, {stq_13_bits_uop_exc_cause}, {stq_12_bits_uop_exc_cause}, {stq_11_bits_uop_exc_cause}, {stq_10_bits_uop_exc_cause}, {stq_9_bits_uop_exc_cause}, {stq_8_bits_uop_exc_cause}, {stq_7_bits_uop_exc_cause}, {stq_6_bits_uop_exc_cause}, {stq_5_bits_uop_exc_cause}, {stq_4_bits_uop_exc_cause}, {stq_3_bits_uop_exc_cause}, {stq_2_bits_uop_exc_cause}, {stq_1_bits_uop_exc_cause}, {stq_0_bits_uop_exc_cause}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0]       _GEN_52 = {{stq_0_bits_uop_bypassable}, {stq_0_bits_uop_bypassable}, {stq_0_bits_uop_bypassable}, {stq_0_bits_uop_bypassable}, {stq_0_bits_uop_bypassable}, {stq_0_bits_uop_bypassable}, {stq_0_bits_uop_bypassable}, {stq_0_bits_uop_bypassable}, {stq_23_bits_uop_bypassable}, {stq_22_bits_uop_bypassable}, {stq_21_bits_uop_bypassable}, {stq_20_bits_uop_bypassable}, {stq_19_bits_uop_bypassable}, {stq_18_bits_uop_bypassable}, {stq_17_bits_uop_bypassable}, {stq_16_bits_uop_bypassable}, {stq_15_bits_uop_bypassable}, {stq_14_bits_uop_bypassable}, {stq_13_bits_uop_bypassable}, {stq_12_bits_uop_bypassable}, {stq_11_bits_uop_bypassable}, {stq_10_bits_uop_bypassable}, {stq_9_bits_uop_bypassable}, {stq_8_bits_uop_bypassable}, {stq_7_bits_uop_bypassable}, {stq_6_bits_uop_bypassable}, {stq_5_bits_uop_bypassable}, {stq_4_bits_uop_bypassable}, {stq_3_bits_uop_bypassable}, {stq_2_bits_uop_bypassable}, {stq_1_bits_uop_bypassable}, {stq_0_bits_uop_bypassable}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][4:0]  _GEN_53 = {{stq_0_bits_uop_mem_cmd}, {stq_0_bits_uop_mem_cmd}, {stq_0_bits_uop_mem_cmd}, {stq_0_bits_uop_mem_cmd}, {stq_0_bits_uop_mem_cmd}, {stq_0_bits_uop_mem_cmd}, {stq_0_bits_uop_mem_cmd}, {stq_0_bits_uop_mem_cmd}, {stq_23_bits_uop_mem_cmd}, {stq_22_bits_uop_mem_cmd}, {stq_21_bits_uop_mem_cmd}, {stq_20_bits_uop_mem_cmd}, {stq_19_bits_uop_mem_cmd}, {stq_18_bits_uop_mem_cmd}, {stq_17_bits_uop_mem_cmd}, {stq_16_bits_uop_mem_cmd}, {stq_15_bits_uop_mem_cmd}, {stq_14_bits_uop_mem_cmd}, {stq_13_bits_uop_mem_cmd}, {stq_12_bits_uop_mem_cmd}, {stq_11_bits_uop_mem_cmd}, {stq_10_bits_uop_mem_cmd}, {stq_9_bits_uop_mem_cmd}, {stq_8_bits_uop_mem_cmd}, {stq_7_bits_uop_mem_cmd}, {stq_6_bits_uop_mem_cmd}, {stq_5_bits_uop_mem_cmd}, {stq_4_bits_uop_mem_cmd}, {stq_3_bits_uop_mem_cmd}, {stq_2_bits_uop_mem_cmd}, {stq_1_bits_uop_mem_cmd}, {stq_0_bits_uop_mem_cmd}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][1:0]  _GEN_54 = {{stq_0_bits_uop_mem_size}, {stq_0_bits_uop_mem_size}, {stq_0_bits_uop_mem_size}, {stq_0_bits_uop_mem_size}, {stq_0_bits_uop_mem_size}, {stq_0_bits_uop_mem_size}, {stq_0_bits_uop_mem_size}, {stq_0_bits_uop_mem_size}, {stq_23_bits_uop_mem_size}, {stq_22_bits_uop_mem_size}, {stq_21_bits_uop_mem_size}, {stq_20_bits_uop_mem_size}, {stq_19_bits_uop_mem_size}, {stq_18_bits_uop_mem_size}, {stq_17_bits_uop_mem_size}, {stq_16_bits_uop_mem_size}, {stq_15_bits_uop_mem_size}, {stq_14_bits_uop_mem_size}, {stq_13_bits_uop_mem_size}, {stq_12_bits_uop_mem_size}, {stq_11_bits_uop_mem_size}, {stq_10_bits_uop_mem_size}, {stq_9_bits_uop_mem_size}, {stq_8_bits_uop_mem_size}, {stq_7_bits_uop_mem_size}, {stq_6_bits_uop_mem_size}, {stq_5_bits_uop_mem_size}, {stq_4_bits_uop_mem_size}, {stq_3_bits_uop_mem_size}, {stq_2_bits_uop_mem_size}, {stq_1_bits_uop_mem_size}, {stq_0_bits_uop_mem_size}};	// @[lsu.scala:210:16, :223:42]
  wire [1:0]        _GEN_55 = _GEN_54[stq_execute_head];	// @[lsu.scala:219:29, :223:42]
  wire [31:0]       _GEN_56 = {{stq_0_bits_uop_mem_signed}, {stq_0_bits_uop_mem_signed}, {stq_0_bits_uop_mem_signed}, {stq_0_bits_uop_mem_signed}, {stq_0_bits_uop_mem_signed}, {stq_0_bits_uop_mem_signed}, {stq_0_bits_uop_mem_signed}, {stq_0_bits_uop_mem_signed}, {stq_23_bits_uop_mem_signed}, {stq_22_bits_uop_mem_signed}, {stq_21_bits_uop_mem_signed}, {stq_20_bits_uop_mem_signed}, {stq_19_bits_uop_mem_signed}, {stq_18_bits_uop_mem_signed}, {stq_17_bits_uop_mem_signed}, {stq_16_bits_uop_mem_signed}, {stq_15_bits_uop_mem_signed}, {stq_14_bits_uop_mem_signed}, {stq_13_bits_uop_mem_signed}, {stq_12_bits_uop_mem_signed}, {stq_11_bits_uop_mem_signed}, {stq_10_bits_uop_mem_signed}, {stq_9_bits_uop_mem_signed}, {stq_8_bits_uop_mem_signed}, {stq_7_bits_uop_mem_signed}, {stq_6_bits_uop_mem_signed}, {stq_5_bits_uop_mem_signed}, {stq_4_bits_uop_mem_signed}, {stq_3_bits_uop_mem_signed}, {stq_2_bits_uop_mem_signed}, {stq_1_bits_uop_mem_signed}, {stq_0_bits_uop_mem_signed}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0]       _GEN_57 = {{stq_0_bits_uop_is_fence}, {stq_0_bits_uop_is_fence}, {stq_0_bits_uop_is_fence}, {stq_0_bits_uop_is_fence}, {stq_0_bits_uop_is_fence}, {stq_0_bits_uop_is_fence}, {stq_0_bits_uop_is_fence}, {stq_0_bits_uop_is_fence}, {stq_23_bits_uop_is_fence}, {stq_22_bits_uop_is_fence}, {stq_21_bits_uop_is_fence}, {stq_20_bits_uop_is_fence}, {stq_19_bits_uop_is_fence}, {stq_18_bits_uop_is_fence}, {stq_17_bits_uop_is_fence}, {stq_16_bits_uop_is_fence}, {stq_15_bits_uop_is_fence}, {stq_14_bits_uop_is_fence}, {stq_13_bits_uop_is_fence}, {stq_12_bits_uop_is_fence}, {stq_11_bits_uop_is_fence}, {stq_10_bits_uop_is_fence}, {stq_9_bits_uop_is_fence}, {stq_8_bits_uop_is_fence}, {stq_7_bits_uop_is_fence}, {stq_6_bits_uop_is_fence}, {stq_5_bits_uop_is_fence}, {stq_4_bits_uop_is_fence}, {stq_3_bits_uop_is_fence}, {stq_2_bits_uop_is_fence}, {stq_1_bits_uop_is_fence}, {stq_0_bits_uop_is_fence}};	// @[lsu.scala:210:16, :223:42]
  wire              _GEN_58 = _GEN_57[stq_execute_head];	// @[lsu.scala:219:29, :223:42]
  wire [31:0]       _GEN_59 = {{stq_0_bits_uop_is_fencei}, {stq_0_bits_uop_is_fencei}, {stq_0_bits_uop_is_fencei}, {stq_0_bits_uop_is_fencei}, {stq_0_bits_uop_is_fencei}, {stq_0_bits_uop_is_fencei}, {stq_0_bits_uop_is_fencei}, {stq_0_bits_uop_is_fencei}, {stq_23_bits_uop_is_fencei}, {stq_22_bits_uop_is_fencei}, {stq_21_bits_uop_is_fencei}, {stq_20_bits_uop_is_fencei}, {stq_19_bits_uop_is_fencei}, {stq_18_bits_uop_is_fencei}, {stq_17_bits_uop_is_fencei}, {stq_16_bits_uop_is_fencei}, {stq_15_bits_uop_is_fencei}, {stq_14_bits_uop_is_fencei}, {stq_13_bits_uop_is_fencei}, {stq_12_bits_uop_is_fencei}, {stq_11_bits_uop_is_fencei}, {stq_10_bits_uop_is_fencei}, {stq_9_bits_uop_is_fencei}, {stq_8_bits_uop_is_fencei}, {stq_7_bits_uop_is_fencei}, {stq_6_bits_uop_is_fencei}, {stq_5_bits_uop_is_fencei}, {stq_4_bits_uop_is_fencei}, {stq_3_bits_uop_is_fencei}, {stq_2_bits_uop_is_fencei}, {stq_1_bits_uop_is_fencei}, {stq_0_bits_uop_is_fencei}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0]       _GEN_60 = {{stq_0_bits_uop_is_amo}, {stq_0_bits_uop_is_amo}, {stq_0_bits_uop_is_amo}, {stq_0_bits_uop_is_amo}, {stq_0_bits_uop_is_amo}, {stq_0_bits_uop_is_amo}, {stq_0_bits_uop_is_amo}, {stq_0_bits_uop_is_amo}, {stq_23_bits_uop_is_amo}, {stq_22_bits_uop_is_amo}, {stq_21_bits_uop_is_amo}, {stq_20_bits_uop_is_amo}, {stq_19_bits_uop_is_amo}, {stq_18_bits_uop_is_amo}, {stq_17_bits_uop_is_amo}, {stq_16_bits_uop_is_amo}, {stq_15_bits_uop_is_amo}, {stq_14_bits_uop_is_amo}, {stq_13_bits_uop_is_amo}, {stq_12_bits_uop_is_amo}, {stq_11_bits_uop_is_amo}, {stq_10_bits_uop_is_amo}, {stq_9_bits_uop_is_amo}, {stq_8_bits_uop_is_amo}, {stq_7_bits_uop_is_amo}, {stq_6_bits_uop_is_amo}, {stq_5_bits_uop_is_amo}, {stq_4_bits_uop_is_amo}, {stq_3_bits_uop_is_amo}, {stq_2_bits_uop_is_amo}, {stq_1_bits_uop_is_amo}, {stq_0_bits_uop_is_amo}};	// @[lsu.scala:210:16, :223:42]
  wire              _GEN_61 = _GEN_60[stq_execute_head];	// @[lsu.scala:219:29, :223:42]
  wire [31:0]       _GEN_62 = {{stq_0_bits_uop_uses_ldq}, {stq_0_bits_uop_uses_ldq}, {stq_0_bits_uop_uses_ldq}, {stq_0_bits_uop_uses_ldq}, {stq_0_bits_uop_uses_ldq}, {stq_0_bits_uop_uses_ldq}, {stq_0_bits_uop_uses_ldq}, {stq_0_bits_uop_uses_ldq}, {stq_23_bits_uop_uses_ldq}, {stq_22_bits_uop_uses_ldq}, {stq_21_bits_uop_uses_ldq}, {stq_20_bits_uop_uses_ldq}, {stq_19_bits_uop_uses_ldq}, {stq_18_bits_uop_uses_ldq}, {stq_17_bits_uop_uses_ldq}, {stq_16_bits_uop_uses_ldq}, {stq_15_bits_uop_uses_ldq}, {stq_14_bits_uop_uses_ldq}, {stq_13_bits_uop_uses_ldq}, {stq_12_bits_uop_uses_ldq}, {stq_11_bits_uop_uses_ldq}, {stq_10_bits_uop_uses_ldq}, {stq_9_bits_uop_uses_ldq}, {stq_8_bits_uop_uses_ldq}, {stq_7_bits_uop_uses_ldq}, {stq_6_bits_uop_uses_ldq}, {stq_5_bits_uop_uses_ldq}, {stq_4_bits_uop_uses_ldq}, {stq_3_bits_uop_uses_ldq}, {stq_2_bits_uop_uses_ldq}, {stq_1_bits_uop_uses_ldq}, {stq_0_bits_uop_uses_ldq}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0]       _GEN_63 = {{stq_0_bits_uop_uses_stq}, {stq_0_bits_uop_uses_stq}, {stq_0_bits_uop_uses_stq}, {stq_0_bits_uop_uses_stq}, {stq_0_bits_uop_uses_stq}, {stq_0_bits_uop_uses_stq}, {stq_0_bits_uop_uses_stq}, {stq_0_bits_uop_uses_stq}, {stq_23_bits_uop_uses_stq}, {stq_22_bits_uop_uses_stq}, {stq_21_bits_uop_uses_stq}, {stq_20_bits_uop_uses_stq}, {stq_19_bits_uop_uses_stq}, {stq_18_bits_uop_uses_stq}, {stq_17_bits_uop_uses_stq}, {stq_16_bits_uop_uses_stq}, {stq_15_bits_uop_uses_stq}, {stq_14_bits_uop_uses_stq}, {stq_13_bits_uop_uses_stq}, {stq_12_bits_uop_uses_stq}, {stq_11_bits_uop_uses_stq}, {stq_10_bits_uop_uses_stq}, {stq_9_bits_uop_uses_stq}, {stq_8_bits_uop_uses_stq}, {stq_7_bits_uop_uses_stq}, {stq_6_bits_uop_uses_stq}, {stq_5_bits_uop_uses_stq}, {stq_4_bits_uop_uses_stq}, {stq_3_bits_uop_uses_stq}, {stq_2_bits_uop_uses_stq}, {stq_1_bits_uop_uses_stq}, {stq_0_bits_uop_uses_stq}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0]       _GEN_64 = {{stq_0_bits_uop_is_sys_pc2epc}, {stq_0_bits_uop_is_sys_pc2epc}, {stq_0_bits_uop_is_sys_pc2epc}, {stq_0_bits_uop_is_sys_pc2epc}, {stq_0_bits_uop_is_sys_pc2epc}, {stq_0_bits_uop_is_sys_pc2epc}, {stq_0_bits_uop_is_sys_pc2epc}, {stq_0_bits_uop_is_sys_pc2epc}, {stq_23_bits_uop_is_sys_pc2epc}, {stq_22_bits_uop_is_sys_pc2epc}, {stq_21_bits_uop_is_sys_pc2epc}, {stq_20_bits_uop_is_sys_pc2epc}, {stq_19_bits_uop_is_sys_pc2epc}, {stq_18_bits_uop_is_sys_pc2epc}, {stq_17_bits_uop_is_sys_pc2epc}, {stq_16_bits_uop_is_sys_pc2epc}, {stq_15_bits_uop_is_sys_pc2epc}, {stq_14_bits_uop_is_sys_pc2epc}, {stq_13_bits_uop_is_sys_pc2epc}, {stq_12_bits_uop_is_sys_pc2epc}, {stq_11_bits_uop_is_sys_pc2epc}, {stq_10_bits_uop_is_sys_pc2epc}, {stq_9_bits_uop_is_sys_pc2epc}, {stq_8_bits_uop_is_sys_pc2epc}, {stq_7_bits_uop_is_sys_pc2epc}, {stq_6_bits_uop_is_sys_pc2epc}, {stq_5_bits_uop_is_sys_pc2epc}, {stq_4_bits_uop_is_sys_pc2epc}, {stq_3_bits_uop_is_sys_pc2epc}, {stq_2_bits_uop_is_sys_pc2epc}, {stq_1_bits_uop_is_sys_pc2epc}, {stq_0_bits_uop_is_sys_pc2epc}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0]       _GEN_65 = {{stq_0_bits_uop_is_unique}, {stq_0_bits_uop_is_unique}, {stq_0_bits_uop_is_unique}, {stq_0_bits_uop_is_unique}, {stq_0_bits_uop_is_unique}, {stq_0_bits_uop_is_unique}, {stq_0_bits_uop_is_unique}, {stq_0_bits_uop_is_unique}, {stq_23_bits_uop_is_unique}, {stq_22_bits_uop_is_unique}, {stq_21_bits_uop_is_unique}, {stq_20_bits_uop_is_unique}, {stq_19_bits_uop_is_unique}, {stq_18_bits_uop_is_unique}, {stq_17_bits_uop_is_unique}, {stq_16_bits_uop_is_unique}, {stq_15_bits_uop_is_unique}, {stq_14_bits_uop_is_unique}, {stq_13_bits_uop_is_unique}, {stq_12_bits_uop_is_unique}, {stq_11_bits_uop_is_unique}, {stq_10_bits_uop_is_unique}, {stq_9_bits_uop_is_unique}, {stq_8_bits_uop_is_unique}, {stq_7_bits_uop_is_unique}, {stq_6_bits_uop_is_unique}, {stq_5_bits_uop_is_unique}, {stq_4_bits_uop_is_unique}, {stq_3_bits_uop_is_unique}, {stq_2_bits_uop_is_unique}, {stq_1_bits_uop_is_unique}, {stq_0_bits_uop_is_unique}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0]       _GEN_66 = {{stq_0_bits_uop_flush_on_commit}, {stq_0_bits_uop_flush_on_commit}, {stq_0_bits_uop_flush_on_commit}, {stq_0_bits_uop_flush_on_commit}, {stq_0_bits_uop_flush_on_commit}, {stq_0_bits_uop_flush_on_commit}, {stq_0_bits_uop_flush_on_commit}, {stq_0_bits_uop_flush_on_commit}, {stq_23_bits_uop_flush_on_commit}, {stq_22_bits_uop_flush_on_commit}, {stq_21_bits_uop_flush_on_commit}, {stq_20_bits_uop_flush_on_commit}, {stq_19_bits_uop_flush_on_commit}, {stq_18_bits_uop_flush_on_commit}, {stq_17_bits_uop_flush_on_commit}, {stq_16_bits_uop_flush_on_commit}, {stq_15_bits_uop_flush_on_commit}, {stq_14_bits_uop_flush_on_commit}, {stq_13_bits_uop_flush_on_commit}, {stq_12_bits_uop_flush_on_commit}, {stq_11_bits_uop_flush_on_commit}, {stq_10_bits_uop_flush_on_commit}, {stq_9_bits_uop_flush_on_commit}, {stq_8_bits_uop_flush_on_commit}, {stq_7_bits_uop_flush_on_commit}, {stq_6_bits_uop_flush_on_commit}, {stq_5_bits_uop_flush_on_commit}, {stq_4_bits_uop_flush_on_commit}, {stq_3_bits_uop_flush_on_commit}, {stq_2_bits_uop_flush_on_commit}, {stq_1_bits_uop_flush_on_commit}, {stq_0_bits_uop_flush_on_commit}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0]       _GEN_67 = {{stq_0_bits_uop_ldst_is_rs1}, {stq_0_bits_uop_ldst_is_rs1}, {stq_0_bits_uop_ldst_is_rs1}, {stq_0_bits_uop_ldst_is_rs1}, {stq_0_bits_uop_ldst_is_rs1}, {stq_0_bits_uop_ldst_is_rs1}, {stq_0_bits_uop_ldst_is_rs1}, {stq_0_bits_uop_ldst_is_rs1}, {stq_23_bits_uop_ldst_is_rs1}, {stq_22_bits_uop_ldst_is_rs1}, {stq_21_bits_uop_ldst_is_rs1}, {stq_20_bits_uop_ldst_is_rs1}, {stq_19_bits_uop_ldst_is_rs1}, {stq_18_bits_uop_ldst_is_rs1}, {stq_17_bits_uop_ldst_is_rs1}, {stq_16_bits_uop_ldst_is_rs1}, {stq_15_bits_uop_ldst_is_rs1}, {stq_14_bits_uop_ldst_is_rs1}, {stq_13_bits_uop_ldst_is_rs1}, {stq_12_bits_uop_ldst_is_rs1}, {stq_11_bits_uop_ldst_is_rs1}, {stq_10_bits_uop_ldst_is_rs1}, {stq_9_bits_uop_ldst_is_rs1}, {stq_8_bits_uop_ldst_is_rs1}, {stq_7_bits_uop_ldst_is_rs1}, {stq_6_bits_uop_ldst_is_rs1}, {stq_5_bits_uop_ldst_is_rs1}, {stq_4_bits_uop_ldst_is_rs1}, {stq_3_bits_uop_ldst_is_rs1}, {stq_2_bits_uop_ldst_is_rs1}, {stq_1_bits_uop_ldst_is_rs1}, {stq_0_bits_uop_ldst_is_rs1}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][5:0]  _GEN_68 = {{stq_0_bits_uop_ldst}, {stq_0_bits_uop_ldst}, {stq_0_bits_uop_ldst}, {stq_0_bits_uop_ldst}, {stq_0_bits_uop_ldst}, {stq_0_bits_uop_ldst}, {stq_0_bits_uop_ldst}, {stq_0_bits_uop_ldst}, {stq_23_bits_uop_ldst}, {stq_22_bits_uop_ldst}, {stq_21_bits_uop_ldst}, {stq_20_bits_uop_ldst}, {stq_19_bits_uop_ldst}, {stq_18_bits_uop_ldst}, {stq_17_bits_uop_ldst}, {stq_16_bits_uop_ldst}, {stq_15_bits_uop_ldst}, {stq_14_bits_uop_ldst}, {stq_13_bits_uop_ldst}, {stq_12_bits_uop_ldst}, {stq_11_bits_uop_ldst}, {stq_10_bits_uop_ldst}, {stq_9_bits_uop_ldst}, {stq_8_bits_uop_ldst}, {stq_7_bits_uop_ldst}, {stq_6_bits_uop_ldst}, {stq_5_bits_uop_ldst}, {stq_4_bits_uop_ldst}, {stq_3_bits_uop_ldst}, {stq_2_bits_uop_ldst}, {stq_1_bits_uop_ldst}, {stq_0_bits_uop_ldst}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][5:0]  _GEN_69 = {{stq_0_bits_uop_lrs1}, {stq_0_bits_uop_lrs1}, {stq_0_bits_uop_lrs1}, {stq_0_bits_uop_lrs1}, {stq_0_bits_uop_lrs1}, {stq_0_bits_uop_lrs1}, {stq_0_bits_uop_lrs1}, {stq_0_bits_uop_lrs1}, {stq_23_bits_uop_lrs1}, {stq_22_bits_uop_lrs1}, {stq_21_bits_uop_lrs1}, {stq_20_bits_uop_lrs1}, {stq_19_bits_uop_lrs1}, {stq_18_bits_uop_lrs1}, {stq_17_bits_uop_lrs1}, {stq_16_bits_uop_lrs1}, {stq_15_bits_uop_lrs1}, {stq_14_bits_uop_lrs1}, {stq_13_bits_uop_lrs1}, {stq_12_bits_uop_lrs1}, {stq_11_bits_uop_lrs1}, {stq_10_bits_uop_lrs1}, {stq_9_bits_uop_lrs1}, {stq_8_bits_uop_lrs1}, {stq_7_bits_uop_lrs1}, {stq_6_bits_uop_lrs1}, {stq_5_bits_uop_lrs1}, {stq_4_bits_uop_lrs1}, {stq_3_bits_uop_lrs1}, {stq_2_bits_uop_lrs1}, {stq_1_bits_uop_lrs1}, {stq_0_bits_uop_lrs1}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][5:0]  _GEN_70 = {{stq_0_bits_uop_lrs2}, {stq_0_bits_uop_lrs2}, {stq_0_bits_uop_lrs2}, {stq_0_bits_uop_lrs2}, {stq_0_bits_uop_lrs2}, {stq_0_bits_uop_lrs2}, {stq_0_bits_uop_lrs2}, {stq_0_bits_uop_lrs2}, {stq_23_bits_uop_lrs2}, {stq_22_bits_uop_lrs2}, {stq_21_bits_uop_lrs2}, {stq_20_bits_uop_lrs2}, {stq_19_bits_uop_lrs2}, {stq_18_bits_uop_lrs2}, {stq_17_bits_uop_lrs2}, {stq_16_bits_uop_lrs2}, {stq_15_bits_uop_lrs2}, {stq_14_bits_uop_lrs2}, {stq_13_bits_uop_lrs2}, {stq_12_bits_uop_lrs2}, {stq_11_bits_uop_lrs2}, {stq_10_bits_uop_lrs2}, {stq_9_bits_uop_lrs2}, {stq_8_bits_uop_lrs2}, {stq_7_bits_uop_lrs2}, {stq_6_bits_uop_lrs2}, {stq_5_bits_uop_lrs2}, {stq_4_bits_uop_lrs2}, {stq_3_bits_uop_lrs2}, {stq_2_bits_uop_lrs2}, {stq_1_bits_uop_lrs2}, {stq_0_bits_uop_lrs2}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][5:0]  _GEN_71 = {{stq_0_bits_uop_lrs3}, {stq_0_bits_uop_lrs3}, {stq_0_bits_uop_lrs3}, {stq_0_bits_uop_lrs3}, {stq_0_bits_uop_lrs3}, {stq_0_bits_uop_lrs3}, {stq_0_bits_uop_lrs3}, {stq_0_bits_uop_lrs3}, {stq_23_bits_uop_lrs3}, {stq_22_bits_uop_lrs3}, {stq_21_bits_uop_lrs3}, {stq_20_bits_uop_lrs3}, {stq_19_bits_uop_lrs3}, {stq_18_bits_uop_lrs3}, {stq_17_bits_uop_lrs3}, {stq_16_bits_uop_lrs3}, {stq_15_bits_uop_lrs3}, {stq_14_bits_uop_lrs3}, {stq_13_bits_uop_lrs3}, {stq_12_bits_uop_lrs3}, {stq_11_bits_uop_lrs3}, {stq_10_bits_uop_lrs3}, {stq_9_bits_uop_lrs3}, {stq_8_bits_uop_lrs3}, {stq_7_bits_uop_lrs3}, {stq_6_bits_uop_lrs3}, {stq_5_bits_uop_lrs3}, {stq_4_bits_uop_lrs3}, {stq_3_bits_uop_lrs3}, {stq_2_bits_uop_lrs3}, {stq_1_bits_uop_lrs3}, {stq_0_bits_uop_lrs3}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0]       _GEN_72 = {{stq_0_bits_uop_ldst_val}, {stq_0_bits_uop_ldst_val}, {stq_0_bits_uop_ldst_val}, {stq_0_bits_uop_ldst_val}, {stq_0_bits_uop_ldst_val}, {stq_0_bits_uop_ldst_val}, {stq_0_bits_uop_ldst_val}, {stq_0_bits_uop_ldst_val}, {stq_23_bits_uop_ldst_val}, {stq_22_bits_uop_ldst_val}, {stq_21_bits_uop_ldst_val}, {stq_20_bits_uop_ldst_val}, {stq_19_bits_uop_ldst_val}, {stq_18_bits_uop_ldst_val}, {stq_17_bits_uop_ldst_val}, {stq_16_bits_uop_ldst_val}, {stq_15_bits_uop_ldst_val}, {stq_14_bits_uop_ldst_val}, {stq_13_bits_uop_ldst_val}, {stq_12_bits_uop_ldst_val}, {stq_11_bits_uop_ldst_val}, {stq_10_bits_uop_ldst_val}, {stq_9_bits_uop_ldst_val}, {stq_8_bits_uop_ldst_val}, {stq_7_bits_uop_ldst_val}, {stq_6_bits_uop_ldst_val}, {stq_5_bits_uop_ldst_val}, {stq_4_bits_uop_ldst_val}, {stq_3_bits_uop_ldst_val}, {stq_2_bits_uop_ldst_val}, {stq_1_bits_uop_ldst_val}, {stq_0_bits_uop_ldst_val}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][1:0]  _GEN_73 = {{stq_0_bits_uop_dst_rtype}, {stq_0_bits_uop_dst_rtype}, {stq_0_bits_uop_dst_rtype}, {stq_0_bits_uop_dst_rtype}, {stq_0_bits_uop_dst_rtype}, {stq_0_bits_uop_dst_rtype}, {stq_0_bits_uop_dst_rtype}, {stq_0_bits_uop_dst_rtype}, {stq_23_bits_uop_dst_rtype}, {stq_22_bits_uop_dst_rtype}, {stq_21_bits_uop_dst_rtype}, {stq_20_bits_uop_dst_rtype}, {stq_19_bits_uop_dst_rtype}, {stq_18_bits_uop_dst_rtype}, {stq_17_bits_uop_dst_rtype}, {stq_16_bits_uop_dst_rtype}, {stq_15_bits_uop_dst_rtype}, {stq_14_bits_uop_dst_rtype}, {stq_13_bits_uop_dst_rtype}, {stq_12_bits_uop_dst_rtype}, {stq_11_bits_uop_dst_rtype}, {stq_10_bits_uop_dst_rtype}, {stq_9_bits_uop_dst_rtype}, {stq_8_bits_uop_dst_rtype}, {stq_7_bits_uop_dst_rtype}, {stq_6_bits_uop_dst_rtype}, {stq_5_bits_uop_dst_rtype}, {stq_4_bits_uop_dst_rtype}, {stq_3_bits_uop_dst_rtype}, {stq_2_bits_uop_dst_rtype}, {stq_1_bits_uop_dst_rtype}, {stq_0_bits_uop_dst_rtype}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][1:0]  _GEN_74 = {{stq_0_bits_uop_lrs1_rtype}, {stq_0_bits_uop_lrs1_rtype}, {stq_0_bits_uop_lrs1_rtype}, {stq_0_bits_uop_lrs1_rtype}, {stq_0_bits_uop_lrs1_rtype}, {stq_0_bits_uop_lrs1_rtype}, {stq_0_bits_uop_lrs1_rtype}, {stq_0_bits_uop_lrs1_rtype}, {stq_23_bits_uop_lrs1_rtype}, {stq_22_bits_uop_lrs1_rtype}, {stq_21_bits_uop_lrs1_rtype}, {stq_20_bits_uop_lrs1_rtype}, {stq_19_bits_uop_lrs1_rtype}, {stq_18_bits_uop_lrs1_rtype}, {stq_17_bits_uop_lrs1_rtype}, {stq_16_bits_uop_lrs1_rtype}, {stq_15_bits_uop_lrs1_rtype}, {stq_14_bits_uop_lrs1_rtype}, {stq_13_bits_uop_lrs1_rtype}, {stq_12_bits_uop_lrs1_rtype}, {stq_11_bits_uop_lrs1_rtype}, {stq_10_bits_uop_lrs1_rtype}, {stq_9_bits_uop_lrs1_rtype}, {stq_8_bits_uop_lrs1_rtype}, {stq_7_bits_uop_lrs1_rtype}, {stq_6_bits_uop_lrs1_rtype}, {stq_5_bits_uop_lrs1_rtype}, {stq_4_bits_uop_lrs1_rtype}, {stq_3_bits_uop_lrs1_rtype}, {stq_2_bits_uop_lrs1_rtype}, {stq_1_bits_uop_lrs1_rtype}, {stq_0_bits_uop_lrs1_rtype}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][1:0]  _GEN_75 = {{stq_0_bits_uop_lrs2_rtype}, {stq_0_bits_uop_lrs2_rtype}, {stq_0_bits_uop_lrs2_rtype}, {stq_0_bits_uop_lrs2_rtype}, {stq_0_bits_uop_lrs2_rtype}, {stq_0_bits_uop_lrs2_rtype}, {stq_0_bits_uop_lrs2_rtype}, {stq_0_bits_uop_lrs2_rtype}, {stq_23_bits_uop_lrs2_rtype}, {stq_22_bits_uop_lrs2_rtype}, {stq_21_bits_uop_lrs2_rtype}, {stq_20_bits_uop_lrs2_rtype}, {stq_19_bits_uop_lrs2_rtype}, {stq_18_bits_uop_lrs2_rtype}, {stq_17_bits_uop_lrs2_rtype}, {stq_16_bits_uop_lrs2_rtype}, {stq_15_bits_uop_lrs2_rtype}, {stq_14_bits_uop_lrs2_rtype}, {stq_13_bits_uop_lrs2_rtype}, {stq_12_bits_uop_lrs2_rtype}, {stq_11_bits_uop_lrs2_rtype}, {stq_10_bits_uop_lrs2_rtype}, {stq_9_bits_uop_lrs2_rtype}, {stq_8_bits_uop_lrs2_rtype}, {stq_7_bits_uop_lrs2_rtype}, {stq_6_bits_uop_lrs2_rtype}, {stq_5_bits_uop_lrs2_rtype}, {stq_4_bits_uop_lrs2_rtype}, {stq_3_bits_uop_lrs2_rtype}, {stq_2_bits_uop_lrs2_rtype}, {stq_1_bits_uop_lrs2_rtype}, {stq_0_bits_uop_lrs2_rtype}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0]       _GEN_76 = {{stq_0_bits_uop_frs3_en}, {stq_0_bits_uop_frs3_en}, {stq_0_bits_uop_frs3_en}, {stq_0_bits_uop_frs3_en}, {stq_0_bits_uop_frs3_en}, {stq_0_bits_uop_frs3_en}, {stq_0_bits_uop_frs3_en}, {stq_0_bits_uop_frs3_en}, {stq_23_bits_uop_frs3_en}, {stq_22_bits_uop_frs3_en}, {stq_21_bits_uop_frs3_en}, {stq_20_bits_uop_frs3_en}, {stq_19_bits_uop_frs3_en}, {stq_18_bits_uop_frs3_en}, {stq_17_bits_uop_frs3_en}, {stq_16_bits_uop_frs3_en}, {stq_15_bits_uop_frs3_en}, {stq_14_bits_uop_frs3_en}, {stq_13_bits_uop_frs3_en}, {stq_12_bits_uop_frs3_en}, {stq_11_bits_uop_frs3_en}, {stq_10_bits_uop_frs3_en}, {stq_9_bits_uop_frs3_en}, {stq_8_bits_uop_frs3_en}, {stq_7_bits_uop_frs3_en}, {stq_6_bits_uop_frs3_en}, {stq_5_bits_uop_frs3_en}, {stq_4_bits_uop_frs3_en}, {stq_3_bits_uop_frs3_en}, {stq_2_bits_uop_frs3_en}, {stq_1_bits_uop_frs3_en}, {stq_0_bits_uop_frs3_en}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0]       _GEN_77 = {{stq_0_bits_uop_fp_val}, {stq_0_bits_uop_fp_val}, {stq_0_bits_uop_fp_val}, {stq_0_bits_uop_fp_val}, {stq_0_bits_uop_fp_val}, {stq_0_bits_uop_fp_val}, {stq_0_bits_uop_fp_val}, {stq_0_bits_uop_fp_val}, {stq_23_bits_uop_fp_val}, {stq_22_bits_uop_fp_val}, {stq_21_bits_uop_fp_val}, {stq_20_bits_uop_fp_val}, {stq_19_bits_uop_fp_val}, {stq_18_bits_uop_fp_val}, {stq_17_bits_uop_fp_val}, {stq_16_bits_uop_fp_val}, {stq_15_bits_uop_fp_val}, {stq_14_bits_uop_fp_val}, {stq_13_bits_uop_fp_val}, {stq_12_bits_uop_fp_val}, {stq_11_bits_uop_fp_val}, {stq_10_bits_uop_fp_val}, {stq_9_bits_uop_fp_val}, {stq_8_bits_uop_fp_val}, {stq_7_bits_uop_fp_val}, {stq_6_bits_uop_fp_val}, {stq_5_bits_uop_fp_val}, {stq_4_bits_uop_fp_val}, {stq_3_bits_uop_fp_val}, {stq_2_bits_uop_fp_val}, {stq_1_bits_uop_fp_val}, {stq_0_bits_uop_fp_val}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0]       _GEN_78 = {{stq_0_bits_uop_fp_single}, {stq_0_bits_uop_fp_single}, {stq_0_bits_uop_fp_single}, {stq_0_bits_uop_fp_single}, {stq_0_bits_uop_fp_single}, {stq_0_bits_uop_fp_single}, {stq_0_bits_uop_fp_single}, {stq_0_bits_uop_fp_single}, {stq_23_bits_uop_fp_single}, {stq_22_bits_uop_fp_single}, {stq_21_bits_uop_fp_single}, {stq_20_bits_uop_fp_single}, {stq_19_bits_uop_fp_single}, {stq_18_bits_uop_fp_single}, {stq_17_bits_uop_fp_single}, {stq_16_bits_uop_fp_single}, {stq_15_bits_uop_fp_single}, {stq_14_bits_uop_fp_single}, {stq_13_bits_uop_fp_single}, {stq_12_bits_uop_fp_single}, {stq_11_bits_uop_fp_single}, {stq_10_bits_uop_fp_single}, {stq_9_bits_uop_fp_single}, {stq_8_bits_uop_fp_single}, {stq_7_bits_uop_fp_single}, {stq_6_bits_uop_fp_single}, {stq_5_bits_uop_fp_single}, {stq_4_bits_uop_fp_single}, {stq_3_bits_uop_fp_single}, {stq_2_bits_uop_fp_single}, {stq_1_bits_uop_fp_single}, {stq_0_bits_uop_fp_single}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0]       _GEN_79 = {{stq_0_bits_uop_xcpt_pf_if}, {stq_0_bits_uop_xcpt_pf_if}, {stq_0_bits_uop_xcpt_pf_if}, {stq_0_bits_uop_xcpt_pf_if}, {stq_0_bits_uop_xcpt_pf_if}, {stq_0_bits_uop_xcpt_pf_if}, {stq_0_bits_uop_xcpt_pf_if}, {stq_0_bits_uop_xcpt_pf_if}, {stq_23_bits_uop_xcpt_pf_if}, {stq_22_bits_uop_xcpt_pf_if}, {stq_21_bits_uop_xcpt_pf_if}, {stq_20_bits_uop_xcpt_pf_if}, {stq_19_bits_uop_xcpt_pf_if}, {stq_18_bits_uop_xcpt_pf_if}, {stq_17_bits_uop_xcpt_pf_if}, {stq_16_bits_uop_xcpt_pf_if}, {stq_15_bits_uop_xcpt_pf_if}, {stq_14_bits_uop_xcpt_pf_if}, {stq_13_bits_uop_xcpt_pf_if}, {stq_12_bits_uop_xcpt_pf_if}, {stq_11_bits_uop_xcpt_pf_if}, {stq_10_bits_uop_xcpt_pf_if}, {stq_9_bits_uop_xcpt_pf_if}, {stq_8_bits_uop_xcpt_pf_if}, {stq_7_bits_uop_xcpt_pf_if}, {stq_6_bits_uop_xcpt_pf_if}, {stq_5_bits_uop_xcpt_pf_if}, {stq_4_bits_uop_xcpt_pf_if}, {stq_3_bits_uop_xcpt_pf_if}, {stq_2_bits_uop_xcpt_pf_if}, {stq_1_bits_uop_xcpt_pf_if}, {stq_0_bits_uop_xcpt_pf_if}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0]       _GEN_80 = {{stq_0_bits_uop_xcpt_ae_if}, {stq_0_bits_uop_xcpt_ae_if}, {stq_0_bits_uop_xcpt_ae_if}, {stq_0_bits_uop_xcpt_ae_if}, {stq_0_bits_uop_xcpt_ae_if}, {stq_0_bits_uop_xcpt_ae_if}, {stq_0_bits_uop_xcpt_ae_if}, {stq_0_bits_uop_xcpt_ae_if}, {stq_23_bits_uop_xcpt_ae_if}, {stq_22_bits_uop_xcpt_ae_if}, {stq_21_bits_uop_xcpt_ae_if}, {stq_20_bits_uop_xcpt_ae_if}, {stq_19_bits_uop_xcpt_ae_if}, {stq_18_bits_uop_xcpt_ae_if}, {stq_17_bits_uop_xcpt_ae_if}, {stq_16_bits_uop_xcpt_ae_if}, {stq_15_bits_uop_xcpt_ae_if}, {stq_14_bits_uop_xcpt_ae_if}, {stq_13_bits_uop_xcpt_ae_if}, {stq_12_bits_uop_xcpt_ae_if}, {stq_11_bits_uop_xcpt_ae_if}, {stq_10_bits_uop_xcpt_ae_if}, {stq_9_bits_uop_xcpt_ae_if}, {stq_8_bits_uop_xcpt_ae_if}, {stq_7_bits_uop_xcpt_ae_if}, {stq_6_bits_uop_xcpt_ae_if}, {stq_5_bits_uop_xcpt_ae_if}, {stq_4_bits_uop_xcpt_ae_if}, {stq_3_bits_uop_xcpt_ae_if}, {stq_2_bits_uop_xcpt_ae_if}, {stq_1_bits_uop_xcpt_ae_if}, {stq_0_bits_uop_xcpt_ae_if}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0]       _GEN_81 = {{stq_0_bits_uop_xcpt_ma_if}, {stq_0_bits_uop_xcpt_ma_if}, {stq_0_bits_uop_xcpt_ma_if}, {stq_0_bits_uop_xcpt_ma_if}, {stq_0_bits_uop_xcpt_ma_if}, {stq_0_bits_uop_xcpt_ma_if}, {stq_0_bits_uop_xcpt_ma_if}, {stq_0_bits_uop_xcpt_ma_if}, {stq_23_bits_uop_xcpt_ma_if}, {stq_22_bits_uop_xcpt_ma_if}, {stq_21_bits_uop_xcpt_ma_if}, {stq_20_bits_uop_xcpt_ma_if}, {stq_19_bits_uop_xcpt_ma_if}, {stq_18_bits_uop_xcpt_ma_if}, {stq_17_bits_uop_xcpt_ma_if}, {stq_16_bits_uop_xcpt_ma_if}, {stq_15_bits_uop_xcpt_ma_if}, {stq_14_bits_uop_xcpt_ma_if}, {stq_13_bits_uop_xcpt_ma_if}, {stq_12_bits_uop_xcpt_ma_if}, {stq_11_bits_uop_xcpt_ma_if}, {stq_10_bits_uop_xcpt_ma_if}, {stq_9_bits_uop_xcpt_ma_if}, {stq_8_bits_uop_xcpt_ma_if}, {stq_7_bits_uop_xcpt_ma_if}, {stq_6_bits_uop_xcpt_ma_if}, {stq_5_bits_uop_xcpt_ma_if}, {stq_4_bits_uop_xcpt_ma_if}, {stq_3_bits_uop_xcpt_ma_if}, {stq_2_bits_uop_xcpt_ma_if}, {stq_1_bits_uop_xcpt_ma_if}, {stq_0_bits_uop_xcpt_ma_if}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0]       _GEN_82 = {{stq_0_bits_uop_bp_debug_if}, {stq_0_bits_uop_bp_debug_if}, {stq_0_bits_uop_bp_debug_if}, {stq_0_bits_uop_bp_debug_if}, {stq_0_bits_uop_bp_debug_if}, {stq_0_bits_uop_bp_debug_if}, {stq_0_bits_uop_bp_debug_if}, {stq_0_bits_uop_bp_debug_if}, {stq_23_bits_uop_bp_debug_if}, {stq_22_bits_uop_bp_debug_if}, {stq_21_bits_uop_bp_debug_if}, {stq_20_bits_uop_bp_debug_if}, {stq_19_bits_uop_bp_debug_if}, {stq_18_bits_uop_bp_debug_if}, {stq_17_bits_uop_bp_debug_if}, {stq_16_bits_uop_bp_debug_if}, {stq_15_bits_uop_bp_debug_if}, {stq_14_bits_uop_bp_debug_if}, {stq_13_bits_uop_bp_debug_if}, {stq_12_bits_uop_bp_debug_if}, {stq_11_bits_uop_bp_debug_if}, {stq_10_bits_uop_bp_debug_if}, {stq_9_bits_uop_bp_debug_if}, {stq_8_bits_uop_bp_debug_if}, {stq_7_bits_uop_bp_debug_if}, {stq_6_bits_uop_bp_debug_if}, {stq_5_bits_uop_bp_debug_if}, {stq_4_bits_uop_bp_debug_if}, {stq_3_bits_uop_bp_debug_if}, {stq_2_bits_uop_bp_debug_if}, {stq_1_bits_uop_bp_debug_if}, {stq_0_bits_uop_bp_debug_if}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0]       _GEN_83 = {{stq_0_bits_uop_bp_xcpt_if}, {stq_0_bits_uop_bp_xcpt_if}, {stq_0_bits_uop_bp_xcpt_if}, {stq_0_bits_uop_bp_xcpt_if}, {stq_0_bits_uop_bp_xcpt_if}, {stq_0_bits_uop_bp_xcpt_if}, {stq_0_bits_uop_bp_xcpt_if}, {stq_0_bits_uop_bp_xcpt_if}, {stq_23_bits_uop_bp_xcpt_if}, {stq_22_bits_uop_bp_xcpt_if}, {stq_21_bits_uop_bp_xcpt_if}, {stq_20_bits_uop_bp_xcpt_if}, {stq_19_bits_uop_bp_xcpt_if}, {stq_18_bits_uop_bp_xcpt_if}, {stq_17_bits_uop_bp_xcpt_if}, {stq_16_bits_uop_bp_xcpt_if}, {stq_15_bits_uop_bp_xcpt_if}, {stq_14_bits_uop_bp_xcpt_if}, {stq_13_bits_uop_bp_xcpt_if}, {stq_12_bits_uop_bp_xcpt_if}, {stq_11_bits_uop_bp_xcpt_if}, {stq_10_bits_uop_bp_xcpt_if}, {stq_9_bits_uop_bp_xcpt_if}, {stq_8_bits_uop_bp_xcpt_if}, {stq_7_bits_uop_bp_xcpt_if}, {stq_6_bits_uop_bp_xcpt_if}, {stq_5_bits_uop_bp_xcpt_if}, {stq_4_bits_uop_bp_xcpt_if}, {stq_3_bits_uop_bp_xcpt_if}, {stq_2_bits_uop_bp_xcpt_if}, {stq_1_bits_uop_bp_xcpt_if}, {stq_0_bits_uop_bp_xcpt_if}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][1:0]  _GEN_84 = {{stq_0_bits_uop_debug_fsrc}, {stq_0_bits_uop_debug_fsrc}, {stq_0_bits_uop_debug_fsrc}, {stq_0_bits_uop_debug_fsrc}, {stq_0_bits_uop_debug_fsrc}, {stq_0_bits_uop_debug_fsrc}, {stq_0_bits_uop_debug_fsrc}, {stq_0_bits_uop_debug_fsrc}, {stq_23_bits_uop_debug_fsrc}, {stq_22_bits_uop_debug_fsrc}, {stq_21_bits_uop_debug_fsrc}, {stq_20_bits_uop_debug_fsrc}, {stq_19_bits_uop_debug_fsrc}, {stq_18_bits_uop_debug_fsrc}, {stq_17_bits_uop_debug_fsrc}, {stq_16_bits_uop_debug_fsrc}, {stq_15_bits_uop_debug_fsrc}, {stq_14_bits_uop_debug_fsrc}, {stq_13_bits_uop_debug_fsrc}, {stq_12_bits_uop_debug_fsrc}, {stq_11_bits_uop_debug_fsrc}, {stq_10_bits_uop_debug_fsrc}, {stq_9_bits_uop_debug_fsrc}, {stq_8_bits_uop_debug_fsrc}, {stq_7_bits_uop_debug_fsrc}, {stq_6_bits_uop_debug_fsrc}, {stq_5_bits_uop_debug_fsrc}, {stq_4_bits_uop_debug_fsrc}, {stq_3_bits_uop_debug_fsrc}, {stq_2_bits_uop_debug_fsrc}, {stq_1_bits_uop_debug_fsrc}, {stq_0_bits_uop_debug_fsrc}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][1:0]  _GEN_85 = {{stq_0_bits_uop_debug_tsrc}, {stq_0_bits_uop_debug_tsrc}, {stq_0_bits_uop_debug_tsrc}, {stq_0_bits_uop_debug_tsrc}, {stq_0_bits_uop_debug_tsrc}, {stq_0_bits_uop_debug_tsrc}, {stq_0_bits_uop_debug_tsrc}, {stq_0_bits_uop_debug_tsrc}, {stq_23_bits_uop_debug_tsrc}, {stq_22_bits_uop_debug_tsrc}, {stq_21_bits_uop_debug_tsrc}, {stq_20_bits_uop_debug_tsrc}, {stq_19_bits_uop_debug_tsrc}, {stq_18_bits_uop_debug_tsrc}, {stq_17_bits_uop_debug_tsrc}, {stq_16_bits_uop_debug_tsrc}, {stq_15_bits_uop_debug_tsrc}, {stq_14_bits_uop_debug_tsrc}, {stq_13_bits_uop_debug_tsrc}, {stq_12_bits_uop_debug_tsrc}, {stq_11_bits_uop_debug_tsrc}, {stq_10_bits_uop_debug_tsrc}, {stq_9_bits_uop_debug_tsrc}, {stq_8_bits_uop_debug_tsrc}, {stq_7_bits_uop_debug_tsrc}, {stq_6_bits_uop_debug_tsrc}, {stq_5_bits_uop_debug_tsrc}, {stq_4_bits_uop_debug_tsrc}, {stq_3_bits_uop_debug_tsrc}, {stq_2_bits_uop_debug_tsrc}, {stq_1_bits_uop_debug_tsrc}, {stq_0_bits_uop_debug_tsrc}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0]       _GEN_86 = {{stq_0_bits_addr_valid}, {stq_0_bits_addr_valid}, {stq_0_bits_addr_valid}, {stq_0_bits_addr_valid}, {stq_0_bits_addr_valid}, {stq_0_bits_addr_valid}, {stq_0_bits_addr_valid}, {stq_0_bits_addr_valid}, {stq_23_bits_addr_valid}, {stq_22_bits_addr_valid}, {stq_21_bits_addr_valid}, {stq_20_bits_addr_valid}, {stq_19_bits_addr_valid}, {stq_18_bits_addr_valid}, {stq_17_bits_addr_valid}, {stq_16_bits_addr_valid}, {stq_15_bits_addr_valid}, {stq_14_bits_addr_valid}, {stq_13_bits_addr_valid}, {stq_12_bits_addr_valid}, {stq_11_bits_addr_valid}, {stq_10_bits_addr_valid}, {stq_9_bits_addr_valid}, {stq_8_bits_addr_valid}, {stq_7_bits_addr_valid}, {stq_6_bits_addr_valid}, {stq_5_bits_addr_valid}, {stq_4_bits_addr_valid}, {stq_3_bits_addr_valid}, {stq_2_bits_addr_valid}, {stq_1_bits_addr_valid}, {stq_0_bits_addr_valid}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][39:0] _GEN_87 = {{stq_0_bits_addr_bits}, {stq_0_bits_addr_bits}, {stq_0_bits_addr_bits}, {stq_0_bits_addr_bits}, {stq_0_bits_addr_bits}, {stq_0_bits_addr_bits}, {stq_0_bits_addr_bits}, {stq_0_bits_addr_bits}, {stq_23_bits_addr_bits}, {stq_22_bits_addr_bits}, {stq_21_bits_addr_bits}, {stq_20_bits_addr_bits}, {stq_19_bits_addr_bits}, {stq_18_bits_addr_bits}, {stq_17_bits_addr_bits}, {stq_16_bits_addr_bits}, {stq_15_bits_addr_bits}, {stq_14_bits_addr_bits}, {stq_13_bits_addr_bits}, {stq_12_bits_addr_bits}, {stq_11_bits_addr_bits}, {stq_10_bits_addr_bits}, {stq_9_bits_addr_bits}, {stq_8_bits_addr_bits}, {stq_7_bits_addr_bits}, {stq_6_bits_addr_bits}, {stq_5_bits_addr_bits}, {stq_4_bits_addr_bits}, {stq_3_bits_addr_bits}, {stq_2_bits_addr_bits}, {stq_1_bits_addr_bits}, {stq_0_bits_addr_bits}};	// @[lsu.scala:210:16, :223:42]
  wire [39:0]       _GEN_88 = _GEN_87[stq_execute_head];	// @[lsu.scala:219:29, :223:42]
  wire [31:0]       _GEN_89 = {{stq_0_bits_addr_is_virtual}, {stq_0_bits_addr_is_virtual}, {stq_0_bits_addr_is_virtual}, {stq_0_bits_addr_is_virtual}, {stq_0_bits_addr_is_virtual}, {stq_0_bits_addr_is_virtual}, {stq_0_bits_addr_is_virtual}, {stq_0_bits_addr_is_virtual}, {stq_23_bits_addr_is_virtual}, {stq_22_bits_addr_is_virtual}, {stq_21_bits_addr_is_virtual}, {stq_20_bits_addr_is_virtual}, {stq_19_bits_addr_is_virtual}, {stq_18_bits_addr_is_virtual}, {stq_17_bits_addr_is_virtual}, {stq_16_bits_addr_is_virtual}, {stq_15_bits_addr_is_virtual}, {stq_14_bits_addr_is_virtual}, {stq_13_bits_addr_is_virtual}, {stq_12_bits_addr_is_virtual}, {stq_11_bits_addr_is_virtual}, {stq_10_bits_addr_is_virtual}, {stq_9_bits_addr_is_virtual}, {stq_8_bits_addr_is_virtual}, {stq_7_bits_addr_is_virtual}, {stq_6_bits_addr_is_virtual}, {stq_5_bits_addr_is_virtual}, {stq_4_bits_addr_is_virtual}, {stq_3_bits_addr_is_virtual}, {stq_2_bits_addr_is_virtual}, {stq_1_bits_addr_is_virtual}, {stq_0_bits_addr_is_virtual}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0]       _GEN_90 = {{stq_0_bits_data_valid}, {stq_0_bits_data_valid}, {stq_0_bits_data_valid}, {stq_0_bits_data_valid}, {stq_0_bits_data_valid}, {stq_0_bits_data_valid}, {stq_0_bits_data_valid}, {stq_0_bits_data_valid}, {stq_23_bits_data_valid}, {stq_22_bits_data_valid}, {stq_21_bits_data_valid}, {stq_20_bits_data_valid}, {stq_19_bits_data_valid}, {stq_18_bits_data_valid}, {stq_17_bits_data_valid}, {stq_16_bits_data_valid}, {stq_15_bits_data_valid}, {stq_14_bits_data_valid}, {stq_13_bits_data_valid}, {stq_12_bits_data_valid}, {stq_11_bits_data_valid}, {stq_10_bits_data_valid}, {stq_9_bits_data_valid}, {stq_8_bits_data_valid}, {stq_7_bits_data_valid}, {stq_6_bits_data_valid}, {stq_5_bits_data_valid}, {stq_4_bits_data_valid}, {stq_3_bits_data_valid}, {stq_2_bits_data_valid}, {stq_1_bits_data_valid}, {stq_0_bits_data_valid}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][63:0] _GEN_91 = {{stq_0_bits_data_bits}, {stq_0_bits_data_bits}, {stq_0_bits_data_bits}, {stq_0_bits_data_bits}, {stq_0_bits_data_bits}, {stq_0_bits_data_bits}, {stq_0_bits_data_bits}, {stq_0_bits_data_bits}, {stq_23_bits_data_bits}, {stq_22_bits_data_bits}, {stq_21_bits_data_bits}, {stq_20_bits_data_bits}, {stq_19_bits_data_bits}, {stq_18_bits_data_bits}, {stq_17_bits_data_bits}, {stq_16_bits_data_bits}, {stq_15_bits_data_bits}, {stq_14_bits_data_bits}, {stq_13_bits_data_bits}, {stq_12_bits_data_bits}, {stq_11_bits_data_bits}, {stq_10_bits_data_bits}, {stq_9_bits_data_bits}, {stq_8_bits_data_bits}, {stq_7_bits_data_bits}, {stq_6_bits_data_bits}, {stq_5_bits_data_bits}, {stq_4_bits_data_bits}, {stq_3_bits_data_bits}, {stq_2_bits_data_bits}, {stq_1_bits_data_bits}, {stq_0_bits_data_bits}};	// @[lsu.scala:210:16, :223:42]
  wire [63:0]       _GEN_92 = _GEN_91[stq_execute_head];	// @[lsu.scala:219:29, :223:42]
  wire [31:0]       _GEN_93 = {{stq_0_bits_committed}, {stq_0_bits_committed}, {stq_0_bits_committed}, {stq_0_bits_committed}, {stq_0_bits_committed}, {stq_0_bits_committed}, {stq_0_bits_committed}, {stq_0_bits_committed}, {stq_23_bits_committed}, {stq_22_bits_committed}, {stq_21_bits_committed}, {stq_20_bits_committed}, {stq_19_bits_committed}, {stq_18_bits_committed}, {stq_17_bits_committed}, {stq_16_bits_committed}, {stq_15_bits_committed}, {stq_14_bits_committed}, {stq_13_bits_committed}, {stq_12_bits_committed}, {stq_11_bits_committed}, {stq_10_bits_committed}, {stq_9_bits_committed}, {stq_8_bits_committed}, {stq_7_bits_committed}, {stq_6_bits_committed}, {stq_5_bits_committed}, {stq_4_bits_committed}, {stq_3_bits_committed}, {stq_2_bits_committed}, {stq_1_bits_committed}, {stq_0_bits_committed}};	// @[lsu.scala:210:16, :223:42]
  reg  [2:0]        hella_state;	// @[lsu.scala:241:38]
  reg  [39:0]       hella_req_addr;	// @[lsu.scala:242:34]
  reg  [4:0]        hella_req_cmd;	// @[lsu.scala:242:34]
  reg  [1:0]        hella_req_size;	// @[lsu.scala:242:34]
  reg               hella_req_signed;	// @[lsu.scala:242:34]
  reg               hella_req_phys;	// @[lsu.scala:242:34]
  reg  [63:0]       hella_data_data;	// @[lsu.scala:243:34]
  reg  [31:0]       hella_paddr;	// @[lsu.scala:244:34]
  reg               hella_xcpt_ma_ld;	// @[lsu.scala:245:34]
  reg               hella_xcpt_ma_st;	// @[lsu.scala:245:34]
  reg               hella_xcpt_pf_ld;	// @[lsu.scala:245:34]
  reg               hella_xcpt_pf_st;	// @[lsu.scala:245:34]
  reg               hella_xcpt_gf_ld;	// @[lsu.scala:245:34]
  reg               hella_xcpt_gf_st;	// @[lsu.scala:245:34]
  reg               hella_xcpt_ae_ld;	// @[lsu.scala:245:34]
  reg               hella_xcpt_ae_st;	// @[lsu.scala:245:34]
  reg  [23:0]       live_store_mask;	// @[lsu.scala:259:32]
  wire              wrap = ldq_tail == 5'h17;	// @[lsu.scala:215:29, util.scala:205:25]
  wire [4:0]        _T_9 = ldq_tail + 5'h1;	// @[lsu.scala:215:29, :305:44, util.scala:206:28]
  wire              wrap_1 = stq_tail == 5'h17;	// @[lsu.scala:217:29, util.scala:205:25]
  wire [4:0]        _T_13 = stq_tail + 5'h1;	// @[lsu.scala:217:29, :305:44, util.scala:206:28]
  wire              dis_ld_val = io_core_dis_uops_0_valid & io_core_dis_uops_0_bits_uses_ldq & ~io_core_dis_uops_0_bits_exception;	// @[lsu.scala:301:{85,88}]
  wire              dis_st_val = io_core_dis_uops_0_valid & io_core_dis_uops_0_bits_uses_stq & ~io_core_dis_uops_0_bits_exception;	// @[lsu.scala:301:88, :302:85]
  wire [31:0]       _GEN_94 = {{ldq_0_valid}, {ldq_0_valid}, {ldq_0_valid}, {ldq_0_valid}, {ldq_0_valid}, {ldq_0_valid}, {ldq_0_valid}, {ldq_0_valid}, {ldq_23_valid}, {ldq_22_valid}, {ldq_21_valid}, {ldq_20_valid}, {ldq_19_valid}, {ldq_18_valid}, {ldq_17_valid}, {ldq_16_valid}, {ldq_15_valid}, {ldq_14_valid}, {ldq_13_valid}, {ldq_12_valid}, {ldq_11_valid}, {ldq_10_valid}, {ldq_9_valid}, {ldq_8_valid}, {ldq_7_valid}, {ldq_6_valid}, {ldq_5_valid}, {ldq_4_valid}, {ldq_3_valid}, {ldq_2_valid}, {ldq_1_valid}, {ldq_0_valid}};	// @[lsu.scala:209:16, :305:44]
  wire [4:0]        _T_35 = dis_ld_val ? (wrap ? 5'h0 : _T_9) : ldq_tail;	// @[lsu.scala:215:29, :301:85, :333:21, util.scala:205:25, :206:{10,28}]
  wire [4:0]        _T_42 = dis_st_val ? (wrap_1 ? 5'h0 : _T_13) : stq_tail;	// @[lsu.scala:217:29, :302:85, :338:21, util.scala:205:25, :206:{10,28}]
  wire              wrap_4 = _T_35 == 5'h17;	// @[lsu.scala:333:21, util.scala:205:25]
  wire [4:0]        _T_49 = _T_35 + 5'h1;	// @[lsu.scala:305:44, :333:21, util.scala:206:28]
  wire              wrap_5 = _T_42 == 5'h17;	// @[lsu.scala:338:21, util.scala:205:25]
  wire [4:0]        _T_53 = _T_42 + 5'h1;	// @[lsu.scala:305:44, :338:21, util.scala:206:28]
  wire              dis_ld_val_1 = io_core_dis_uops_1_valid & io_core_dis_uops_1_bits_uses_ldq & ~io_core_dis_uops_1_bits_exception;	// @[lsu.scala:301:{85,88}]
  wire              dis_st_val_1 = io_core_dis_uops_1_valid & io_core_dis_uops_1_bits_uses_stq & ~io_core_dis_uops_1_bits_exception;	// @[lsu.scala:301:88, :302:85]
  wire [4:0]        _T_75 = dis_ld_val_1 ? (wrap_4 ? 5'h0 : _T_49) : _T_35;	// @[lsu.scala:301:85, :333:21, util.scala:205:25, :206:{10,28}]
  wire [4:0]        _T_82 = dis_st_val_1 ? (wrap_5 ? 5'h0 : _T_53) : _T_42;	// @[lsu.scala:302:85, :338:21, util.scala:205:25, :206:{10,28}]
  wire              wrap_8 = _T_75 == 5'h17;	// @[lsu.scala:333:21, util.scala:205:25]
  wire [4:0]        _T_89 = _T_75 + 5'h1;	// @[lsu.scala:305:44, :333:21, util.scala:206:28]
  wire              wrap_9 = _T_82 == 5'h17;	// @[lsu.scala:338:21, util.scala:205:25]
  wire [4:0]        _T_92 = _T_82 + 5'h1;	// @[lsu.scala:305:44, :338:21, util.scala:206:28]
  wire              dis_ld_val_2 = io_core_dis_uops_2_valid & io_core_dis_uops_2_bits_uses_ldq & ~io_core_dis_uops_2_bits_exception;	// @[lsu.scala:301:{85,88}]
  wire              dis_st_val_2 = io_core_dis_uops_2_valid & io_core_dis_uops_2_bits_uses_stq & ~io_core_dis_uops_2_bits_exception;	// @[lsu.scala:301:88, :302:85]
  reg               p1_block_load_mask_0;	// @[lsu.scala:398:35]
  reg               p1_block_load_mask_1;	// @[lsu.scala:398:35]
  reg               p1_block_load_mask_2;	// @[lsu.scala:398:35]
  reg               p1_block_load_mask_3;	// @[lsu.scala:398:35]
  reg               p1_block_load_mask_4;	// @[lsu.scala:398:35]
  reg               p1_block_load_mask_5;	// @[lsu.scala:398:35]
  reg               p1_block_load_mask_6;	// @[lsu.scala:398:35]
  reg               p1_block_load_mask_7;	// @[lsu.scala:398:35]
  reg               p1_block_load_mask_8;	// @[lsu.scala:398:35]
  reg               p1_block_load_mask_9;	// @[lsu.scala:398:35]
  reg               p1_block_load_mask_10;	// @[lsu.scala:398:35]
  reg               p1_block_load_mask_11;	// @[lsu.scala:398:35]
  reg               p1_block_load_mask_12;	// @[lsu.scala:398:35]
  reg               p1_block_load_mask_13;	// @[lsu.scala:398:35]
  reg               p1_block_load_mask_14;	// @[lsu.scala:398:35]
  reg               p1_block_load_mask_15;	// @[lsu.scala:398:35]
  reg               p1_block_load_mask_16;	// @[lsu.scala:398:35]
  reg               p1_block_load_mask_17;	// @[lsu.scala:398:35]
  reg               p1_block_load_mask_18;	// @[lsu.scala:398:35]
  reg               p1_block_load_mask_19;	// @[lsu.scala:398:35]
  reg               p1_block_load_mask_20;	// @[lsu.scala:398:35]
  reg               p1_block_load_mask_21;	// @[lsu.scala:398:35]
  reg               p1_block_load_mask_22;	// @[lsu.scala:398:35]
  reg               p1_block_load_mask_23;	// @[lsu.scala:398:35]
  reg               p2_block_load_mask_0;	// @[lsu.scala:399:35]
  reg               p2_block_load_mask_1;	// @[lsu.scala:399:35]
  reg               p2_block_load_mask_2;	// @[lsu.scala:399:35]
  reg               p2_block_load_mask_3;	// @[lsu.scala:399:35]
  reg               p2_block_load_mask_4;	// @[lsu.scala:399:35]
  reg               p2_block_load_mask_5;	// @[lsu.scala:399:35]
  reg               p2_block_load_mask_6;	// @[lsu.scala:399:35]
  reg               p2_block_load_mask_7;	// @[lsu.scala:399:35]
  reg               p2_block_load_mask_8;	// @[lsu.scala:399:35]
  reg               p2_block_load_mask_9;	// @[lsu.scala:399:35]
  reg               p2_block_load_mask_10;	// @[lsu.scala:399:35]
  reg               p2_block_load_mask_11;	// @[lsu.scala:399:35]
  reg               p2_block_load_mask_12;	// @[lsu.scala:399:35]
  reg               p2_block_load_mask_13;	// @[lsu.scala:399:35]
  reg               p2_block_load_mask_14;	// @[lsu.scala:399:35]
  reg               p2_block_load_mask_15;	// @[lsu.scala:399:35]
  reg               p2_block_load_mask_16;	// @[lsu.scala:399:35]
  reg               p2_block_load_mask_17;	// @[lsu.scala:399:35]
  reg               p2_block_load_mask_18;	// @[lsu.scala:399:35]
  reg               p2_block_load_mask_19;	// @[lsu.scala:399:35]
  reg               p2_block_load_mask_20;	// @[lsu.scala:399:35]
  reg               p2_block_load_mask_21;	// @[lsu.scala:399:35]
  reg               p2_block_load_mask_22;	// @[lsu.scala:399:35]
  reg               p2_block_load_mask_23;	// @[lsu.scala:399:35]
  wire [31:0][15:0] _GEN_95 = {{ldq_0_bits_uop_br_mask}, {ldq_0_bits_uop_br_mask}, {ldq_0_bits_uop_br_mask}, {ldq_0_bits_uop_br_mask}, {ldq_0_bits_uop_br_mask}, {ldq_0_bits_uop_br_mask}, {ldq_0_bits_uop_br_mask}, {ldq_0_bits_uop_br_mask}, {ldq_23_bits_uop_br_mask}, {ldq_22_bits_uop_br_mask}, {ldq_21_bits_uop_br_mask}, {ldq_20_bits_uop_br_mask}, {ldq_19_bits_uop_br_mask}, {ldq_18_bits_uop_br_mask}, {ldq_17_bits_uop_br_mask}, {ldq_16_bits_uop_br_mask}, {ldq_15_bits_uop_br_mask}, {ldq_14_bits_uop_br_mask}, {ldq_13_bits_uop_br_mask}, {ldq_12_bits_uop_br_mask}, {ldq_11_bits_uop_br_mask}, {ldq_10_bits_uop_br_mask}, {ldq_9_bits_uop_br_mask}, {ldq_8_bits_uop_br_mask}, {ldq_7_bits_uop_br_mask}, {ldq_6_bits_uop_br_mask}, {ldq_5_bits_uop_br_mask}, {ldq_4_bits_uop_br_mask}, {ldq_3_bits_uop_br_mask}, {ldq_2_bits_uop_br_mask}, {ldq_1_bits_uop_br_mask}, {ldq_0_bits_uop_br_mask}};	// @[lsu.scala:209:16, :264:49]
  wire [31:0][4:0]  _GEN_96 = {{ldq_0_bits_uop_stq_idx}, {ldq_0_bits_uop_stq_idx}, {ldq_0_bits_uop_stq_idx}, {ldq_0_bits_uop_stq_idx}, {ldq_0_bits_uop_stq_idx}, {ldq_0_bits_uop_stq_idx}, {ldq_0_bits_uop_stq_idx}, {ldq_0_bits_uop_stq_idx}, {ldq_23_bits_uop_stq_idx}, {ldq_22_bits_uop_stq_idx}, {ldq_21_bits_uop_stq_idx}, {ldq_20_bits_uop_stq_idx}, {ldq_19_bits_uop_stq_idx}, {ldq_18_bits_uop_stq_idx}, {ldq_17_bits_uop_stq_idx}, {ldq_16_bits_uop_stq_idx}, {ldq_15_bits_uop_stq_idx}, {ldq_14_bits_uop_stq_idx}, {ldq_13_bits_uop_stq_idx}, {ldq_12_bits_uop_stq_idx}, {ldq_11_bits_uop_stq_idx}, {ldq_10_bits_uop_stq_idx}, {ldq_9_bits_uop_stq_idx}, {ldq_8_bits_uop_stq_idx}, {ldq_7_bits_uop_stq_idx}, {ldq_6_bits_uop_stq_idx}, {ldq_5_bits_uop_stq_idx}, {ldq_4_bits_uop_stq_idx}, {ldq_3_bits_uop_stq_idx}, {ldq_2_bits_uop_stq_idx}, {ldq_1_bits_uop_stq_idx}, {ldq_0_bits_uop_stq_idx}};	// @[lsu.scala:209:16, :264:49]
  wire [31:0][1:0]  _GEN_97 = {{ldq_0_bits_uop_mem_size}, {ldq_0_bits_uop_mem_size}, {ldq_0_bits_uop_mem_size}, {ldq_0_bits_uop_mem_size}, {ldq_0_bits_uop_mem_size}, {ldq_0_bits_uop_mem_size}, {ldq_0_bits_uop_mem_size}, {ldq_0_bits_uop_mem_size}, {ldq_23_bits_uop_mem_size}, {ldq_22_bits_uop_mem_size}, {ldq_21_bits_uop_mem_size}, {ldq_20_bits_uop_mem_size}, {ldq_19_bits_uop_mem_size}, {ldq_18_bits_uop_mem_size}, {ldq_17_bits_uop_mem_size}, {ldq_16_bits_uop_mem_size}, {ldq_15_bits_uop_mem_size}, {ldq_14_bits_uop_mem_size}, {ldq_13_bits_uop_mem_size}, {ldq_12_bits_uop_mem_size}, {ldq_11_bits_uop_mem_size}, {ldq_10_bits_uop_mem_size}, {ldq_9_bits_uop_mem_size}, {ldq_8_bits_uop_mem_size}, {ldq_7_bits_uop_mem_size}, {ldq_6_bits_uop_mem_size}, {ldq_5_bits_uop_mem_size}, {ldq_4_bits_uop_mem_size}, {ldq_3_bits_uop_mem_size}, {ldq_2_bits_uop_mem_size}, {ldq_1_bits_uop_mem_size}, {ldq_0_bits_uop_mem_size}};	// @[lsu.scala:209:16, :264:49]
  wire [31:0]       _GEN_98 = {{ldq_0_bits_addr_valid}, {ldq_0_bits_addr_valid}, {ldq_0_bits_addr_valid}, {ldq_0_bits_addr_valid}, {ldq_0_bits_addr_valid}, {ldq_0_bits_addr_valid}, {ldq_0_bits_addr_valid}, {ldq_0_bits_addr_valid}, {ldq_23_bits_addr_valid}, {ldq_22_bits_addr_valid}, {ldq_21_bits_addr_valid}, {ldq_20_bits_addr_valid}, {ldq_19_bits_addr_valid}, {ldq_18_bits_addr_valid}, {ldq_17_bits_addr_valid}, {ldq_16_bits_addr_valid}, {ldq_15_bits_addr_valid}, {ldq_14_bits_addr_valid}, {ldq_13_bits_addr_valid}, {ldq_12_bits_addr_valid}, {ldq_11_bits_addr_valid}, {ldq_10_bits_addr_valid}, {ldq_9_bits_addr_valid}, {ldq_8_bits_addr_valid}, {ldq_7_bits_addr_valid}, {ldq_6_bits_addr_valid}, {ldq_5_bits_addr_valid}, {ldq_4_bits_addr_valid}, {ldq_3_bits_addr_valid}, {ldq_2_bits_addr_valid}, {ldq_1_bits_addr_valid}, {ldq_0_bits_addr_valid}};	// @[lsu.scala:209:16, :264:49]
  wire [31:0]       _GEN_99 = {{ldq_0_bits_executed}, {ldq_0_bits_executed}, {ldq_0_bits_executed}, {ldq_0_bits_executed}, {ldq_0_bits_executed}, {ldq_0_bits_executed}, {ldq_0_bits_executed}, {ldq_0_bits_executed}, {ldq_23_bits_executed}, {ldq_22_bits_executed}, {ldq_21_bits_executed}, {ldq_20_bits_executed}, {ldq_19_bits_executed}, {ldq_18_bits_executed}, {ldq_17_bits_executed}, {ldq_16_bits_executed}, {ldq_15_bits_executed}, {ldq_14_bits_executed}, {ldq_13_bits_executed}, {ldq_12_bits_executed}, {ldq_11_bits_executed}, {ldq_10_bits_executed}, {ldq_9_bits_executed}, {ldq_8_bits_executed}, {ldq_7_bits_executed}, {ldq_6_bits_executed}, {ldq_5_bits_executed}, {ldq_4_bits_executed}, {ldq_3_bits_executed}, {ldq_2_bits_executed}, {ldq_1_bits_executed}, {ldq_0_bits_executed}};	// @[lsu.scala:209:16, :264:49]
  wire [31:0][23:0] _GEN_100 = {{ldq_0_bits_st_dep_mask}, {ldq_0_bits_st_dep_mask}, {ldq_0_bits_st_dep_mask}, {ldq_0_bits_st_dep_mask}, {ldq_0_bits_st_dep_mask}, {ldq_0_bits_st_dep_mask}, {ldq_0_bits_st_dep_mask}, {ldq_0_bits_st_dep_mask}, {ldq_23_bits_st_dep_mask}, {ldq_22_bits_st_dep_mask}, {ldq_21_bits_st_dep_mask}, {ldq_20_bits_st_dep_mask}, {ldq_19_bits_st_dep_mask}, {ldq_18_bits_st_dep_mask}, {ldq_17_bits_st_dep_mask}, {ldq_16_bits_st_dep_mask}, {ldq_15_bits_st_dep_mask}, {ldq_14_bits_st_dep_mask}, {ldq_13_bits_st_dep_mask}, {ldq_12_bits_st_dep_mask}, {ldq_11_bits_st_dep_mask}, {ldq_10_bits_st_dep_mask}, {ldq_9_bits_st_dep_mask}, {ldq_8_bits_st_dep_mask}, {ldq_7_bits_st_dep_mask}, {ldq_6_bits_st_dep_mask}, {ldq_5_bits_st_dep_mask}, {ldq_4_bits_st_dep_mask}, {ldq_3_bits_st_dep_mask}, {ldq_2_bits_st_dep_mask}, {ldq_1_bits_st_dep_mask}, {ldq_0_bits_st_dep_mask}};	// @[lsu.scala:209:16, :264:49]
  wire              _mem_stq_incoming_e_WIRE_0_bits_addr_valid = _GEN_86[io_core_exe_0_req_bits_uop_stq_idx];	// @[lsu.scala:223:42, :264:49]
  reg  [4:0]        ldq_retry_idx;	// @[lsu.scala:415:30]
  reg  [4:0]        stq_retry_idx;	// @[lsu.scala:422:30]
  reg  [4:0]        ldq_wakeup_idx;	// @[lsu.scala:430:31]
  wire              _can_fire_sta_incoming_T = io_core_exe_0_req_valid & io_core_exe_0_req_bits_uop_ctrl_is_sta;	// @[lsu.scala:444:63]
  wire [31:0][6:0]  _GEN_101 = {{ldq_0_bits_uop_uopc}, {ldq_0_bits_uop_uopc}, {ldq_0_bits_uop_uopc}, {ldq_0_bits_uop_uopc}, {ldq_0_bits_uop_uopc}, {ldq_0_bits_uop_uopc}, {ldq_0_bits_uop_uopc}, {ldq_0_bits_uop_uopc}, {ldq_23_bits_uop_uopc}, {ldq_22_bits_uop_uopc}, {ldq_21_bits_uop_uopc}, {ldq_20_bits_uop_uopc}, {ldq_19_bits_uop_uopc}, {ldq_18_bits_uop_uopc}, {ldq_17_bits_uop_uopc}, {ldq_16_bits_uop_uopc}, {ldq_15_bits_uop_uopc}, {ldq_14_bits_uop_uopc}, {ldq_13_bits_uop_uopc}, {ldq_12_bits_uop_uopc}, {ldq_11_bits_uop_uopc}, {ldq_10_bits_uop_uopc}, {ldq_9_bits_uop_uopc}, {ldq_8_bits_uop_uopc}, {ldq_7_bits_uop_uopc}, {ldq_6_bits_uop_uopc}, {ldq_5_bits_uop_uopc}, {ldq_4_bits_uop_uopc}, {ldq_3_bits_uop_uopc}, {ldq_2_bits_uop_uopc}, {ldq_1_bits_uop_uopc}, {ldq_0_bits_uop_uopc}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0][31:0] _GEN_102 = {{ldq_0_bits_uop_inst}, {ldq_0_bits_uop_inst}, {ldq_0_bits_uop_inst}, {ldq_0_bits_uop_inst}, {ldq_0_bits_uop_inst}, {ldq_0_bits_uop_inst}, {ldq_0_bits_uop_inst}, {ldq_0_bits_uop_inst}, {ldq_23_bits_uop_inst}, {ldq_22_bits_uop_inst}, {ldq_21_bits_uop_inst}, {ldq_20_bits_uop_inst}, {ldq_19_bits_uop_inst}, {ldq_18_bits_uop_inst}, {ldq_17_bits_uop_inst}, {ldq_16_bits_uop_inst}, {ldq_15_bits_uop_inst}, {ldq_14_bits_uop_inst}, {ldq_13_bits_uop_inst}, {ldq_12_bits_uop_inst}, {ldq_11_bits_uop_inst}, {ldq_10_bits_uop_inst}, {ldq_9_bits_uop_inst}, {ldq_8_bits_uop_inst}, {ldq_7_bits_uop_inst}, {ldq_6_bits_uop_inst}, {ldq_5_bits_uop_inst}, {ldq_4_bits_uop_inst}, {ldq_3_bits_uop_inst}, {ldq_2_bits_uop_inst}, {ldq_1_bits_uop_inst}, {ldq_0_bits_uop_inst}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0][31:0] _GEN_103 = {{ldq_0_bits_uop_debug_inst}, {ldq_0_bits_uop_debug_inst}, {ldq_0_bits_uop_debug_inst}, {ldq_0_bits_uop_debug_inst}, {ldq_0_bits_uop_debug_inst}, {ldq_0_bits_uop_debug_inst}, {ldq_0_bits_uop_debug_inst}, {ldq_0_bits_uop_debug_inst}, {ldq_23_bits_uop_debug_inst}, {ldq_22_bits_uop_debug_inst}, {ldq_21_bits_uop_debug_inst}, {ldq_20_bits_uop_debug_inst}, {ldq_19_bits_uop_debug_inst}, {ldq_18_bits_uop_debug_inst}, {ldq_17_bits_uop_debug_inst}, {ldq_16_bits_uop_debug_inst}, {ldq_15_bits_uop_debug_inst}, {ldq_14_bits_uop_debug_inst}, {ldq_13_bits_uop_debug_inst}, {ldq_12_bits_uop_debug_inst}, {ldq_11_bits_uop_debug_inst}, {ldq_10_bits_uop_debug_inst}, {ldq_9_bits_uop_debug_inst}, {ldq_8_bits_uop_debug_inst}, {ldq_7_bits_uop_debug_inst}, {ldq_6_bits_uop_debug_inst}, {ldq_5_bits_uop_debug_inst}, {ldq_4_bits_uop_debug_inst}, {ldq_3_bits_uop_debug_inst}, {ldq_2_bits_uop_debug_inst}, {ldq_1_bits_uop_debug_inst}, {ldq_0_bits_uop_debug_inst}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0]       _GEN_104 = {{ldq_0_bits_uop_is_rvc}, {ldq_0_bits_uop_is_rvc}, {ldq_0_bits_uop_is_rvc}, {ldq_0_bits_uop_is_rvc}, {ldq_0_bits_uop_is_rvc}, {ldq_0_bits_uop_is_rvc}, {ldq_0_bits_uop_is_rvc}, {ldq_0_bits_uop_is_rvc}, {ldq_23_bits_uop_is_rvc}, {ldq_22_bits_uop_is_rvc}, {ldq_21_bits_uop_is_rvc}, {ldq_20_bits_uop_is_rvc}, {ldq_19_bits_uop_is_rvc}, {ldq_18_bits_uop_is_rvc}, {ldq_17_bits_uop_is_rvc}, {ldq_16_bits_uop_is_rvc}, {ldq_15_bits_uop_is_rvc}, {ldq_14_bits_uop_is_rvc}, {ldq_13_bits_uop_is_rvc}, {ldq_12_bits_uop_is_rvc}, {ldq_11_bits_uop_is_rvc}, {ldq_10_bits_uop_is_rvc}, {ldq_9_bits_uop_is_rvc}, {ldq_8_bits_uop_is_rvc}, {ldq_7_bits_uop_is_rvc}, {ldq_6_bits_uop_is_rvc}, {ldq_5_bits_uop_is_rvc}, {ldq_4_bits_uop_is_rvc}, {ldq_3_bits_uop_is_rvc}, {ldq_2_bits_uop_is_rvc}, {ldq_1_bits_uop_is_rvc}, {ldq_0_bits_uop_is_rvc}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0][39:0] _GEN_105 = {{ldq_0_bits_uop_debug_pc}, {ldq_0_bits_uop_debug_pc}, {ldq_0_bits_uop_debug_pc}, {ldq_0_bits_uop_debug_pc}, {ldq_0_bits_uop_debug_pc}, {ldq_0_bits_uop_debug_pc}, {ldq_0_bits_uop_debug_pc}, {ldq_0_bits_uop_debug_pc}, {ldq_23_bits_uop_debug_pc}, {ldq_22_bits_uop_debug_pc}, {ldq_21_bits_uop_debug_pc}, {ldq_20_bits_uop_debug_pc}, {ldq_19_bits_uop_debug_pc}, {ldq_18_bits_uop_debug_pc}, {ldq_17_bits_uop_debug_pc}, {ldq_16_bits_uop_debug_pc}, {ldq_15_bits_uop_debug_pc}, {ldq_14_bits_uop_debug_pc}, {ldq_13_bits_uop_debug_pc}, {ldq_12_bits_uop_debug_pc}, {ldq_11_bits_uop_debug_pc}, {ldq_10_bits_uop_debug_pc}, {ldq_9_bits_uop_debug_pc}, {ldq_8_bits_uop_debug_pc}, {ldq_7_bits_uop_debug_pc}, {ldq_6_bits_uop_debug_pc}, {ldq_5_bits_uop_debug_pc}, {ldq_4_bits_uop_debug_pc}, {ldq_3_bits_uop_debug_pc}, {ldq_2_bits_uop_debug_pc}, {ldq_1_bits_uop_debug_pc}, {ldq_0_bits_uop_debug_pc}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0][2:0]  _GEN_106 = {{ldq_0_bits_uop_iq_type}, {ldq_0_bits_uop_iq_type}, {ldq_0_bits_uop_iq_type}, {ldq_0_bits_uop_iq_type}, {ldq_0_bits_uop_iq_type}, {ldq_0_bits_uop_iq_type}, {ldq_0_bits_uop_iq_type}, {ldq_0_bits_uop_iq_type}, {ldq_23_bits_uop_iq_type}, {ldq_22_bits_uop_iq_type}, {ldq_21_bits_uop_iq_type}, {ldq_20_bits_uop_iq_type}, {ldq_19_bits_uop_iq_type}, {ldq_18_bits_uop_iq_type}, {ldq_17_bits_uop_iq_type}, {ldq_16_bits_uop_iq_type}, {ldq_15_bits_uop_iq_type}, {ldq_14_bits_uop_iq_type}, {ldq_13_bits_uop_iq_type}, {ldq_12_bits_uop_iq_type}, {ldq_11_bits_uop_iq_type}, {ldq_10_bits_uop_iq_type}, {ldq_9_bits_uop_iq_type}, {ldq_8_bits_uop_iq_type}, {ldq_7_bits_uop_iq_type}, {ldq_6_bits_uop_iq_type}, {ldq_5_bits_uop_iq_type}, {ldq_4_bits_uop_iq_type}, {ldq_3_bits_uop_iq_type}, {ldq_2_bits_uop_iq_type}, {ldq_1_bits_uop_iq_type}, {ldq_0_bits_uop_iq_type}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0][9:0]  _GEN_107 = {{ldq_0_bits_uop_fu_code}, {ldq_0_bits_uop_fu_code}, {ldq_0_bits_uop_fu_code}, {ldq_0_bits_uop_fu_code}, {ldq_0_bits_uop_fu_code}, {ldq_0_bits_uop_fu_code}, {ldq_0_bits_uop_fu_code}, {ldq_0_bits_uop_fu_code}, {ldq_23_bits_uop_fu_code}, {ldq_22_bits_uop_fu_code}, {ldq_21_bits_uop_fu_code}, {ldq_20_bits_uop_fu_code}, {ldq_19_bits_uop_fu_code}, {ldq_18_bits_uop_fu_code}, {ldq_17_bits_uop_fu_code}, {ldq_16_bits_uop_fu_code}, {ldq_15_bits_uop_fu_code}, {ldq_14_bits_uop_fu_code}, {ldq_13_bits_uop_fu_code}, {ldq_12_bits_uop_fu_code}, {ldq_11_bits_uop_fu_code}, {ldq_10_bits_uop_fu_code}, {ldq_9_bits_uop_fu_code}, {ldq_8_bits_uop_fu_code}, {ldq_7_bits_uop_fu_code}, {ldq_6_bits_uop_fu_code}, {ldq_5_bits_uop_fu_code}, {ldq_4_bits_uop_fu_code}, {ldq_3_bits_uop_fu_code}, {ldq_2_bits_uop_fu_code}, {ldq_1_bits_uop_fu_code}, {ldq_0_bits_uop_fu_code}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0][3:0]  _GEN_108 = {{ldq_0_bits_uop_ctrl_br_type}, {ldq_0_bits_uop_ctrl_br_type}, {ldq_0_bits_uop_ctrl_br_type}, {ldq_0_bits_uop_ctrl_br_type}, {ldq_0_bits_uop_ctrl_br_type}, {ldq_0_bits_uop_ctrl_br_type}, {ldq_0_bits_uop_ctrl_br_type}, {ldq_0_bits_uop_ctrl_br_type}, {ldq_23_bits_uop_ctrl_br_type}, {ldq_22_bits_uop_ctrl_br_type}, {ldq_21_bits_uop_ctrl_br_type}, {ldq_20_bits_uop_ctrl_br_type}, {ldq_19_bits_uop_ctrl_br_type}, {ldq_18_bits_uop_ctrl_br_type}, {ldq_17_bits_uop_ctrl_br_type}, {ldq_16_bits_uop_ctrl_br_type}, {ldq_15_bits_uop_ctrl_br_type}, {ldq_14_bits_uop_ctrl_br_type}, {ldq_13_bits_uop_ctrl_br_type}, {ldq_12_bits_uop_ctrl_br_type}, {ldq_11_bits_uop_ctrl_br_type}, {ldq_10_bits_uop_ctrl_br_type}, {ldq_9_bits_uop_ctrl_br_type}, {ldq_8_bits_uop_ctrl_br_type}, {ldq_7_bits_uop_ctrl_br_type}, {ldq_6_bits_uop_ctrl_br_type}, {ldq_5_bits_uop_ctrl_br_type}, {ldq_4_bits_uop_ctrl_br_type}, {ldq_3_bits_uop_ctrl_br_type}, {ldq_2_bits_uop_ctrl_br_type}, {ldq_1_bits_uop_ctrl_br_type}, {ldq_0_bits_uop_ctrl_br_type}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0][1:0]  _GEN_109 = {{ldq_0_bits_uop_ctrl_op1_sel}, {ldq_0_bits_uop_ctrl_op1_sel}, {ldq_0_bits_uop_ctrl_op1_sel}, {ldq_0_bits_uop_ctrl_op1_sel}, {ldq_0_bits_uop_ctrl_op1_sel}, {ldq_0_bits_uop_ctrl_op1_sel}, {ldq_0_bits_uop_ctrl_op1_sel}, {ldq_0_bits_uop_ctrl_op1_sel}, {ldq_23_bits_uop_ctrl_op1_sel}, {ldq_22_bits_uop_ctrl_op1_sel}, {ldq_21_bits_uop_ctrl_op1_sel}, {ldq_20_bits_uop_ctrl_op1_sel}, {ldq_19_bits_uop_ctrl_op1_sel}, {ldq_18_bits_uop_ctrl_op1_sel}, {ldq_17_bits_uop_ctrl_op1_sel}, {ldq_16_bits_uop_ctrl_op1_sel}, {ldq_15_bits_uop_ctrl_op1_sel}, {ldq_14_bits_uop_ctrl_op1_sel}, {ldq_13_bits_uop_ctrl_op1_sel}, {ldq_12_bits_uop_ctrl_op1_sel}, {ldq_11_bits_uop_ctrl_op1_sel}, {ldq_10_bits_uop_ctrl_op1_sel}, {ldq_9_bits_uop_ctrl_op1_sel}, {ldq_8_bits_uop_ctrl_op1_sel}, {ldq_7_bits_uop_ctrl_op1_sel}, {ldq_6_bits_uop_ctrl_op1_sel}, {ldq_5_bits_uop_ctrl_op1_sel}, {ldq_4_bits_uop_ctrl_op1_sel}, {ldq_3_bits_uop_ctrl_op1_sel}, {ldq_2_bits_uop_ctrl_op1_sel}, {ldq_1_bits_uop_ctrl_op1_sel}, {ldq_0_bits_uop_ctrl_op1_sel}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0][2:0]  _GEN_110 = {{ldq_0_bits_uop_ctrl_op2_sel}, {ldq_0_bits_uop_ctrl_op2_sel}, {ldq_0_bits_uop_ctrl_op2_sel}, {ldq_0_bits_uop_ctrl_op2_sel}, {ldq_0_bits_uop_ctrl_op2_sel}, {ldq_0_bits_uop_ctrl_op2_sel}, {ldq_0_bits_uop_ctrl_op2_sel}, {ldq_0_bits_uop_ctrl_op2_sel}, {ldq_23_bits_uop_ctrl_op2_sel}, {ldq_22_bits_uop_ctrl_op2_sel}, {ldq_21_bits_uop_ctrl_op2_sel}, {ldq_20_bits_uop_ctrl_op2_sel}, {ldq_19_bits_uop_ctrl_op2_sel}, {ldq_18_bits_uop_ctrl_op2_sel}, {ldq_17_bits_uop_ctrl_op2_sel}, {ldq_16_bits_uop_ctrl_op2_sel}, {ldq_15_bits_uop_ctrl_op2_sel}, {ldq_14_bits_uop_ctrl_op2_sel}, {ldq_13_bits_uop_ctrl_op2_sel}, {ldq_12_bits_uop_ctrl_op2_sel}, {ldq_11_bits_uop_ctrl_op2_sel}, {ldq_10_bits_uop_ctrl_op2_sel}, {ldq_9_bits_uop_ctrl_op2_sel}, {ldq_8_bits_uop_ctrl_op2_sel}, {ldq_7_bits_uop_ctrl_op2_sel}, {ldq_6_bits_uop_ctrl_op2_sel}, {ldq_5_bits_uop_ctrl_op2_sel}, {ldq_4_bits_uop_ctrl_op2_sel}, {ldq_3_bits_uop_ctrl_op2_sel}, {ldq_2_bits_uop_ctrl_op2_sel}, {ldq_1_bits_uop_ctrl_op2_sel}, {ldq_0_bits_uop_ctrl_op2_sel}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0][2:0]  _GEN_111 = {{ldq_0_bits_uop_ctrl_imm_sel}, {ldq_0_bits_uop_ctrl_imm_sel}, {ldq_0_bits_uop_ctrl_imm_sel}, {ldq_0_bits_uop_ctrl_imm_sel}, {ldq_0_bits_uop_ctrl_imm_sel}, {ldq_0_bits_uop_ctrl_imm_sel}, {ldq_0_bits_uop_ctrl_imm_sel}, {ldq_0_bits_uop_ctrl_imm_sel}, {ldq_23_bits_uop_ctrl_imm_sel}, {ldq_22_bits_uop_ctrl_imm_sel}, {ldq_21_bits_uop_ctrl_imm_sel}, {ldq_20_bits_uop_ctrl_imm_sel}, {ldq_19_bits_uop_ctrl_imm_sel}, {ldq_18_bits_uop_ctrl_imm_sel}, {ldq_17_bits_uop_ctrl_imm_sel}, {ldq_16_bits_uop_ctrl_imm_sel}, {ldq_15_bits_uop_ctrl_imm_sel}, {ldq_14_bits_uop_ctrl_imm_sel}, {ldq_13_bits_uop_ctrl_imm_sel}, {ldq_12_bits_uop_ctrl_imm_sel}, {ldq_11_bits_uop_ctrl_imm_sel}, {ldq_10_bits_uop_ctrl_imm_sel}, {ldq_9_bits_uop_ctrl_imm_sel}, {ldq_8_bits_uop_ctrl_imm_sel}, {ldq_7_bits_uop_ctrl_imm_sel}, {ldq_6_bits_uop_ctrl_imm_sel}, {ldq_5_bits_uop_ctrl_imm_sel}, {ldq_4_bits_uop_ctrl_imm_sel}, {ldq_3_bits_uop_ctrl_imm_sel}, {ldq_2_bits_uop_ctrl_imm_sel}, {ldq_1_bits_uop_ctrl_imm_sel}, {ldq_0_bits_uop_ctrl_imm_sel}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0][3:0]  _GEN_112 = {{ldq_0_bits_uop_ctrl_op_fcn}, {ldq_0_bits_uop_ctrl_op_fcn}, {ldq_0_bits_uop_ctrl_op_fcn}, {ldq_0_bits_uop_ctrl_op_fcn}, {ldq_0_bits_uop_ctrl_op_fcn}, {ldq_0_bits_uop_ctrl_op_fcn}, {ldq_0_bits_uop_ctrl_op_fcn}, {ldq_0_bits_uop_ctrl_op_fcn}, {ldq_23_bits_uop_ctrl_op_fcn}, {ldq_22_bits_uop_ctrl_op_fcn}, {ldq_21_bits_uop_ctrl_op_fcn}, {ldq_20_bits_uop_ctrl_op_fcn}, {ldq_19_bits_uop_ctrl_op_fcn}, {ldq_18_bits_uop_ctrl_op_fcn}, {ldq_17_bits_uop_ctrl_op_fcn}, {ldq_16_bits_uop_ctrl_op_fcn}, {ldq_15_bits_uop_ctrl_op_fcn}, {ldq_14_bits_uop_ctrl_op_fcn}, {ldq_13_bits_uop_ctrl_op_fcn}, {ldq_12_bits_uop_ctrl_op_fcn}, {ldq_11_bits_uop_ctrl_op_fcn}, {ldq_10_bits_uop_ctrl_op_fcn}, {ldq_9_bits_uop_ctrl_op_fcn}, {ldq_8_bits_uop_ctrl_op_fcn}, {ldq_7_bits_uop_ctrl_op_fcn}, {ldq_6_bits_uop_ctrl_op_fcn}, {ldq_5_bits_uop_ctrl_op_fcn}, {ldq_4_bits_uop_ctrl_op_fcn}, {ldq_3_bits_uop_ctrl_op_fcn}, {ldq_2_bits_uop_ctrl_op_fcn}, {ldq_1_bits_uop_ctrl_op_fcn}, {ldq_0_bits_uop_ctrl_op_fcn}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0]       _GEN_113 = {{ldq_0_bits_uop_ctrl_fcn_dw}, {ldq_0_bits_uop_ctrl_fcn_dw}, {ldq_0_bits_uop_ctrl_fcn_dw}, {ldq_0_bits_uop_ctrl_fcn_dw}, {ldq_0_bits_uop_ctrl_fcn_dw}, {ldq_0_bits_uop_ctrl_fcn_dw}, {ldq_0_bits_uop_ctrl_fcn_dw}, {ldq_0_bits_uop_ctrl_fcn_dw}, {ldq_23_bits_uop_ctrl_fcn_dw}, {ldq_22_bits_uop_ctrl_fcn_dw}, {ldq_21_bits_uop_ctrl_fcn_dw}, {ldq_20_bits_uop_ctrl_fcn_dw}, {ldq_19_bits_uop_ctrl_fcn_dw}, {ldq_18_bits_uop_ctrl_fcn_dw}, {ldq_17_bits_uop_ctrl_fcn_dw}, {ldq_16_bits_uop_ctrl_fcn_dw}, {ldq_15_bits_uop_ctrl_fcn_dw}, {ldq_14_bits_uop_ctrl_fcn_dw}, {ldq_13_bits_uop_ctrl_fcn_dw}, {ldq_12_bits_uop_ctrl_fcn_dw}, {ldq_11_bits_uop_ctrl_fcn_dw}, {ldq_10_bits_uop_ctrl_fcn_dw}, {ldq_9_bits_uop_ctrl_fcn_dw}, {ldq_8_bits_uop_ctrl_fcn_dw}, {ldq_7_bits_uop_ctrl_fcn_dw}, {ldq_6_bits_uop_ctrl_fcn_dw}, {ldq_5_bits_uop_ctrl_fcn_dw}, {ldq_4_bits_uop_ctrl_fcn_dw}, {ldq_3_bits_uop_ctrl_fcn_dw}, {ldq_2_bits_uop_ctrl_fcn_dw}, {ldq_1_bits_uop_ctrl_fcn_dw}, {ldq_0_bits_uop_ctrl_fcn_dw}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0][2:0]  _GEN_114 = {{ldq_0_bits_uop_ctrl_csr_cmd}, {ldq_0_bits_uop_ctrl_csr_cmd}, {ldq_0_bits_uop_ctrl_csr_cmd}, {ldq_0_bits_uop_ctrl_csr_cmd}, {ldq_0_bits_uop_ctrl_csr_cmd}, {ldq_0_bits_uop_ctrl_csr_cmd}, {ldq_0_bits_uop_ctrl_csr_cmd}, {ldq_0_bits_uop_ctrl_csr_cmd}, {ldq_23_bits_uop_ctrl_csr_cmd}, {ldq_22_bits_uop_ctrl_csr_cmd}, {ldq_21_bits_uop_ctrl_csr_cmd}, {ldq_20_bits_uop_ctrl_csr_cmd}, {ldq_19_bits_uop_ctrl_csr_cmd}, {ldq_18_bits_uop_ctrl_csr_cmd}, {ldq_17_bits_uop_ctrl_csr_cmd}, {ldq_16_bits_uop_ctrl_csr_cmd}, {ldq_15_bits_uop_ctrl_csr_cmd}, {ldq_14_bits_uop_ctrl_csr_cmd}, {ldq_13_bits_uop_ctrl_csr_cmd}, {ldq_12_bits_uop_ctrl_csr_cmd}, {ldq_11_bits_uop_ctrl_csr_cmd}, {ldq_10_bits_uop_ctrl_csr_cmd}, {ldq_9_bits_uop_ctrl_csr_cmd}, {ldq_8_bits_uop_ctrl_csr_cmd}, {ldq_7_bits_uop_ctrl_csr_cmd}, {ldq_6_bits_uop_ctrl_csr_cmd}, {ldq_5_bits_uop_ctrl_csr_cmd}, {ldq_4_bits_uop_ctrl_csr_cmd}, {ldq_3_bits_uop_ctrl_csr_cmd}, {ldq_2_bits_uop_ctrl_csr_cmd}, {ldq_1_bits_uop_ctrl_csr_cmd}, {ldq_0_bits_uop_ctrl_csr_cmd}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0]       _GEN_115 = {{ldq_0_bits_uop_ctrl_is_load}, {ldq_0_bits_uop_ctrl_is_load}, {ldq_0_bits_uop_ctrl_is_load}, {ldq_0_bits_uop_ctrl_is_load}, {ldq_0_bits_uop_ctrl_is_load}, {ldq_0_bits_uop_ctrl_is_load}, {ldq_0_bits_uop_ctrl_is_load}, {ldq_0_bits_uop_ctrl_is_load}, {ldq_23_bits_uop_ctrl_is_load}, {ldq_22_bits_uop_ctrl_is_load}, {ldq_21_bits_uop_ctrl_is_load}, {ldq_20_bits_uop_ctrl_is_load}, {ldq_19_bits_uop_ctrl_is_load}, {ldq_18_bits_uop_ctrl_is_load}, {ldq_17_bits_uop_ctrl_is_load}, {ldq_16_bits_uop_ctrl_is_load}, {ldq_15_bits_uop_ctrl_is_load}, {ldq_14_bits_uop_ctrl_is_load}, {ldq_13_bits_uop_ctrl_is_load}, {ldq_12_bits_uop_ctrl_is_load}, {ldq_11_bits_uop_ctrl_is_load}, {ldq_10_bits_uop_ctrl_is_load}, {ldq_9_bits_uop_ctrl_is_load}, {ldq_8_bits_uop_ctrl_is_load}, {ldq_7_bits_uop_ctrl_is_load}, {ldq_6_bits_uop_ctrl_is_load}, {ldq_5_bits_uop_ctrl_is_load}, {ldq_4_bits_uop_ctrl_is_load}, {ldq_3_bits_uop_ctrl_is_load}, {ldq_2_bits_uop_ctrl_is_load}, {ldq_1_bits_uop_ctrl_is_load}, {ldq_0_bits_uop_ctrl_is_load}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0]       _GEN_116 = {{ldq_0_bits_uop_ctrl_is_sta}, {ldq_0_bits_uop_ctrl_is_sta}, {ldq_0_bits_uop_ctrl_is_sta}, {ldq_0_bits_uop_ctrl_is_sta}, {ldq_0_bits_uop_ctrl_is_sta}, {ldq_0_bits_uop_ctrl_is_sta}, {ldq_0_bits_uop_ctrl_is_sta}, {ldq_0_bits_uop_ctrl_is_sta}, {ldq_23_bits_uop_ctrl_is_sta}, {ldq_22_bits_uop_ctrl_is_sta}, {ldq_21_bits_uop_ctrl_is_sta}, {ldq_20_bits_uop_ctrl_is_sta}, {ldq_19_bits_uop_ctrl_is_sta}, {ldq_18_bits_uop_ctrl_is_sta}, {ldq_17_bits_uop_ctrl_is_sta}, {ldq_16_bits_uop_ctrl_is_sta}, {ldq_15_bits_uop_ctrl_is_sta}, {ldq_14_bits_uop_ctrl_is_sta}, {ldq_13_bits_uop_ctrl_is_sta}, {ldq_12_bits_uop_ctrl_is_sta}, {ldq_11_bits_uop_ctrl_is_sta}, {ldq_10_bits_uop_ctrl_is_sta}, {ldq_9_bits_uop_ctrl_is_sta}, {ldq_8_bits_uop_ctrl_is_sta}, {ldq_7_bits_uop_ctrl_is_sta}, {ldq_6_bits_uop_ctrl_is_sta}, {ldq_5_bits_uop_ctrl_is_sta}, {ldq_4_bits_uop_ctrl_is_sta}, {ldq_3_bits_uop_ctrl_is_sta}, {ldq_2_bits_uop_ctrl_is_sta}, {ldq_1_bits_uop_ctrl_is_sta}, {ldq_0_bits_uop_ctrl_is_sta}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0]       _GEN_117 = {{ldq_0_bits_uop_ctrl_is_std}, {ldq_0_bits_uop_ctrl_is_std}, {ldq_0_bits_uop_ctrl_is_std}, {ldq_0_bits_uop_ctrl_is_std}, {ldq_0_bits_uop_ctrl_is_std}, {ldq_0_bits_uop_ctrl_is_std}, {ldq_0_bits_uop_ctrl_is_std}, {ldq_0_bits_uop_ctrl_is_std}, {ldq_23_bits_uop_ctrl_is_std}, {ldq_22_bits_uop_ctrl_is_std}, {ldq_21_bits_uop_ctrl_is_std}, {ldq_20_bits_uop_ctrl_is_std}, {ldq_19_bits_uop_ctrl_is_std}, {ldq_18_bits_uop_ctrl_is_std}, {ldq_17_bits_uop_ctrl_is_std}, {ldq_16_bits_uop_ctrl_is_std}, {ldq_15_bits_uop_ctrl_is_std}, {ldq_14_bits_uop_ctrl_is_std}, {ldq_13_bits_uop_ctrl_is_std}, {ldq_12_bits_uop_ctrl_is_std}, {ldq_11_bits_uop_ctrl_is_std}, {ldq_10_bits_uop_ctrl_is_std}, {ldq_9_bits_uop_ctrl_is_std}, {ldq_8_bits_uop_ctrl_is_std}, {ldq_7_bits_uop_ctrl_is_std}, {ldq_6_bits_uop_ctrl_is_std}, {ldq_5_bits_uop_ctrl_is_std}, {ldq_4_bits_uop_ctrl_is_std}, {ldq_3_bits_uop_ctrl_is_std}, {ldq_2_bits_uop_ctrl_is_std}, {ldq_1_bits_uop_ctrl_is_std}, {ldq_0_bits_uop_ctrl_is_std}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0][1:0]  _GEN_118 = {{ldq_0_bits_uop_iw_state}, {ldq_0_bits_uop_iw_state}, {ldq_0_bits_uop_iw_state}, {ldq_0_bits_uop_iw_state}, {ldq_0_bits_uop_iw_state}, {ldq_0_bits_uop_iw_state}, {ldq_0_bits_uop_iw_state}, {ldq_0_bits_uop_iw_state}, {ldq_23_bits_uop_iw_state}, {ldq_22_bits_uop_iw_state}, {ldq_21_bits_uop_iw_state}, {ldq_20_bits_uop_iw_state}, {ldq_19_bits_uop_iw_state}, {ldq_18_bits_uop_iw_state}, {ldq_17_bits_uop_iw_state}, {ldq_16_bits_uop_iw_state}, {ldq_15_bits_uop_iw_state}, {ldq_14_bits_uop_iw_state}, {ldq_13_bits_uop_iw_state}, {ldq_12_bits_uop_iw_state}, {ldq_11_bits_uop_iw_state}, {ldq_10_bits_uop_iw_state}, {ldq_9_bits_uop_iw_state}, {ldq_8_bits_uop_iw_state}, {ldq_7_bits_uop_iw_state}, {ldq_6_bits_uop_iw_state}, {ldq_5_bits_uop_iw_state}, {ldq_4_bits_uop_iw_state}, {ldq_3_bits_uop_iw_state}, {ldq_2_bits_uop_iw_state}, {ldq_1_bits_uop_iw_state}, {ldq_0_bits_uop_iw_state}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0]       _GEN_119 = {{ldq_0_bits_uop_iw_p1_poisoned}, {ldq_0_bits_uop_iw_p1_poisoned}, {ldq_0_bits_uop_iw_p1_poisoned}, {ldq_0_bits_uop_iw_p1_poisoned}, {ldq_0_bits_uop_iw_p1_poisoned}, {ldq_0_bits_uop_iw_p1_poisoned}, {ldq_0_bits_uop_iw_p1_poisoned}, {ldq_0_bits_uop_iw_p1_poisoned}, {ldq_23_bits_uop_iw_p1_poisoned}, {ldq_22_bits_uop_iw_p1_poisoned}, {ldq_21_bits_uop_iw_p1_poisoned}, {ldq_20_bits_uop_iw_p1_poisoned}, {ldq_19_bits_uop_iw_p1_poisoned}, {ldq_18_bits_uop_iw_p1_poisoned}, {ldq_17_bits_uop_iw_p1_poisoned}, {ldq_16_bits_uop_iw_p1_poisoned}, {ldq_15_bits_uop_iw_p1_poisoned}, {ldq_14_bits_uop_iw_p1_poisoned}, {ldq_13_bits_uop_iw_p1_poisoned}, {ldq_12_bits_uop_iw_p1_poisoned}, {ldq_11_bits_uop_iw_p1_poisoned}, {ldq_10_bits_uop_iw_p1_poisoned}, {ldq_9_bits_uop_iw_p1_poisoned}, {ldq_8_bits_uop_iw_p1_poisoned}, {ldq_7_bits_uop_iw_p1_poisoned}, {ldq_6_bits_uop_iw_p1_poisoned}, {ldq_5_bits_uop_iw_p1_poisoned}, {ldq_4_bits_uop_iw_p1_poisoned}, {ldq_3_bits_uop_iw_p1_poisoned}, {ldq_2_bits_uop_iw_p1_poisoned}, {ldq_1_bits_uop_iw_p1_poisoned}, {ldq_0_bits_uop_iw_p1_poisoned}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0]       _GEN_120 = {{ldq_0_bits_uop_iw_p2_poisoned}, {ldq_0_bits_uop_iw_p2_poisoned}, {ldq_0_bits_uop_iw_p2_poisoned}, {ldq_0_bits_uop_iw_p2_poisoned}, {ldq_0_bits_uop_iw_p2_poisoned}, {ldq_0_bits_uop_iw_p2_poisoned}, {ldq_0_bits_uop_iw_p2_poisoned}, {ldq_0_bits_uop_iw_p2_poisoned}, {ldq_23_bits_uop_iw_p2_poisoned}, {ldq_22_bits_uop_iw_p2_poisoned}, {ldq_21_bits_uop_iw_p2_poisoned}, {ldq_20_bits_uop_iw_p2_poisoned}, {ldq_19_bits_uop_iw_p2_poisoned}, {ldq_18_bits_uop_iw_p2_poisoned}, {ldq_17_bits_uop_iw_p2_poisoned}, {ldq_16_bits_uop_iw_p2_poisoned}, {ldq_15_bits_uop_iw_p2_poisoned}, {ldq_14_bits_uop_iw_p2_poisoned}, {ldq_13_bits_uop_iw_p2_poisoned}, {ldq_12_bits_uop_iw_p2_poisoned}, {ldq_11_bits_uop_iw_p2_poisoned}, {ldq_10_bits_uop_iw_p2_poisoned}, {ldq_9_bits_uop_iw_p2_poisoned}, {ldq_8_bits_uop_iw_p2_poisoned}, {ldq_7_bits_uop_iw_p2_poisoned}, {ldq_6_bits_uop_iw_p2_poisoned}, {ldq_5_bits_uop_iw_p2_poisoned}, {ldq_4_bits_uop_iw_p2_poisoned}, {ldq_3_bits_uop_iw_p2_poisoned}, {ldq_2_bits_uop_iw_p2_poisoned}, {ldq_1_bits_uop_iw_p2_poisoned}, {ldq_0_bits_uop_iw_p2_poisoned}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0]       _GEN_121 = {{ldq_0_bits_uop_is_br}, {ldq_0_bits_uop_is_br}, {ldq_0_bits_uop_is_br}, {ldq_0_bits_uop_is_br}, {ldq_0_bits_uop_is_br}, {ldq_0_bits_uop_is_br}, {ldq_0_bits_uop_is_br}, {ldq_0_bits_uop_is_br}, {ldq_23_bits_uop_is_br}, {ldq_22_bits_uop_is_br}, {ldq_21_bits_uop_is_br}, {ldq_20_bits_uop_is_br}, {ldq_19_bits_uop_is_br}, {ldq_18_bits_uop_is_br}, {ldq_17_bits_uop_is_br}, {ldq_16_bits_uop_is_br}, {ldq_15_bits_uop_is_br}, {ldq_14_bits_uop_is_br}, {ldq_13_bits_uop_is_br}, {ldq_12_bits_uop_is_br}, {ldq_11_bits_uop_is_br}, {ldq_10_bits_uop_is_br}, {ldq_9_bits_uop_is_br}, {ldq_8_bits_uop_is_br}, {ldq_7_bits_uop_is_br}, {ldq_6_bits_uop_is_br}, {ldq_5_bits_uop_is_br}, {ldq_4_bits_uop_is_br}, {ldq_3_bits_uop_is_br}, {ldq_2_bits_uop_is_br}, {ldq_1_bits_uop_is_br}, {ldq_0_bits_uop_is_br}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0]       _GEN_122 = {{ldq_0_bits_uop_is_jalr}, {ldq_0_bits_uop_is_jalr}, {ldq_0_bits_uop_is_jalr}, {ldq_0_bits_uop_is_jalr}, {ldq_0_bits_uop_is_jalr}, {ldq_0_bits_uop_is_jalr}, {ldq_0_bits_uop_is_jalr}, {ldq_0_bits_uop_is_jalr}, {ldq_23_bits_uop_is_jalr}, {ldq_22_bits_uop_is_jalr}, {ldq_21_bits_uop_is_jalr}, {ldq_20_bits_uop_is_jalr}, {ldq_19_bits_uop_is_jalr}, {ldq_18_bits_uop_is_jalr}, {ldq_17_bits_uop_is_jalr}, {ldq_16_bits_uop_is_jalr}, {ldq_15_bits_uop_is_jalr}, {ldq_14_bits_uop_is_jalr}, {ldq_13_bits_uop_is_jalr}, {ldq_12_bits_uop_is_jalr}, {ldq_11_bits_uop_is_jalr}, {ldq_10_bits_uop_is_jalr}, {ldq_9_bits_uop_is_jalr}, {ldq_8_bits_uop_is_jalr}, {ldq_7_bits_uop_is_jalr}, {ldq_6_bits_uop_is_jalr}, {ldq_5_bits_uop_is_jalr}, {ldq_4_bits_uop_is_jalr}, {ldq_3_bits_uop_is_jalr}, {ldq_2_bits_uop_is_jalr}, {ldq_1_bits_uop_is_jalr}, {ldq_0_bits_uop_is_jalr}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0]       _GEN_123 = {{ldq_0_bits_uop_is_jal}, {ldq_0_bits_uop_is_jal}, {ldq_0_bits_uop_is_jal}, {ldq_0_bits_uop_is_jal}, {ldq_0_bits_uop_is_jal}, {ldq_0_bits_uop_is_jal}, {ldq_0_bits_uop_is_jal}, {ldq_0_bits_uop_is_jal}, {ldq_23_bits_uop_is_jal}, {ldq_22_bits_uop_is_jal}, {ldq_21_bits_uop_is_jal}, {ldq_20_bits_uop_is_jal}, {ldq_19_bits_uop_is_jal}, {ldq_18_bits_uop_is_jal}, {ldq_17_bits_uop_is_jal}, {ldq_16_bits_uop_is_jal}, {ldq_15_bits_uop_is_jal}, {ldq_14_bits_uop_is_jal}, {ldq_13_bits_uop_is_jal}, {ldq_12_bits_uop_is_jal}, {ldq_11_bits_uop_is_jal}, {ldq_10_bits_uop_is_jal}, {ldq_9_bits_uop_is_jal}, {ldq_8_bits_uop_is_jal}, {ldq_7_bits_uop_is_jal}, {ldq_6_bits_uop_is_jal}, {ldq_5_bits_uop_is_jal}, {ldq_4_bits_uop_is_jal}, {ldq_3_bits_uop_is_jal}, {ldq_2_bits_uop_is_jal}, {ldq_1_bits_uop_is_jal}, {ldq_0_bits_uop_is_jal}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0]       _GEN_124 = {{ldq_0_bits_uop_is_sfb}, {ldq_0_bits_uop_is_sfb}, {ldq_0_bits_uop_is_sfb}, {ldq_0_bits_uop_is_sfb}, {ldq_0_bits_uop_is_sfb}, {ldq_0_bits_uop_is_sfb}, {ldq_0_bits_uop_is_sfb}, {ldq_0_bits_uop_is_sfb}, {ldq_23_bits_uop_is_sfb}, {ldq_22_bits_uop_is_sfb}, {ldq_21_bits_uop_is_sfb}, {ldq_20_bits_uop_is_sfb}, {ldq_19_bits_uop_is_sfb}, {ldq_18_bits_uop_is_sfb}, {ldq_17_bits_uop_is_sfb}, {ldq_16_bits_uop_is_sfb}, {ldq_15_bits_uop_is_sfb}, {ldq_14_bits_uop_is_sfb}, {ldq_13_bits_uop_is_sfb}, {ldq_12_bits_uop_is_sfb}, {ldq_11_bits_uop_is_sfb}, {ldq_10_bits_uop_is_sfb}, {ldq_9_bits_uop_is_sfb}, {ldq_8_bits_uop_is_sfb}, {ldq_7_bits_uop_is_sfb}, {ldq_6_bits_uop_is_sfb}, {ldq_5_bits_uop_is_sfb}, {ldq_4_bits_uop_is_sfb}, {ldq_3_bits_uop_is_sfb}, {ldq_2_bits_uop_is_sfb}, {ldq_1_bits_uop_is_sfb}, {ldq_0_bits_uop_is_sfb}};	// @[lsu.scala:209:16, :465:79]
  wire [15:0]       _GEN_125 = _GEN_95[ldq_retry_idx];	// @[lsu.scala:264:49, :415:30, :465:79]
  wire [31:0][3:0]  _GEN_126 = {{ldq_0_bits_uop_br_tag}, {ldq_0_bits_uop_br_tag}, {ldq_0_bits_uop_br_tag}, {ldq_0_bits_uop_br_tag}, {ldq_0_bits_uop_br_tag}, {ldq_0_bits_uop_br_tag}, {ldq_0_bits_uop_br_tag}, {ldq_0_bits_uop_br_tag}, {ldq_23_bits_uop_br_tag}, {ldq_22_bits_uop_br_tag}, {ldq_21_bits_uop_br_tag}, {ldq_20_bits_uop_br_tag}, {ldq_19_bits_uop_br_tag}, {ldq_18_bits_uop_br_tag}, {ldq_17_bits_uop_br_tag}, {ldq_16_bits_uop_br_tag}, {ldq_15_bits_uop_br_tag}, {ldq_14_bits_uop_br_tag}, {ldq_13_bits_uop_br_tag}, {ldq_12_bits_uop_br_tag}, {ldq_11_bits_uop_br_tag}, {ldq_10_bits_uop_br_tag}, {ldq_9_bits_uop_br_tag}, {ldq_8_bits_uop_br_tag}, {ldq_7_bits_uop_br_tag}, {ldq_6_bits_uop_br_tag}, {ldq_5_bits_uop_br_tag}, {ldq_4_bits_uop_br_tag}, {ldq_3_bits_uop_br_tag}, {ldq_2_bits_uop_br_tag}, {ldq_1_bits_uop_br_tag}, {ldq_0_bits_uop_br_tag}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0][4:0]  _GEN_127 = {{ldq_0_bits_uop_ftq_idx}, {ldq_0_bits_uop_ftq_idx}, {ldq_0_bits_uop_ftq_idx}, {ldq_0_bits_uop_ftq_idx}, {ldq_0_bits_uop_ftq_idx}, {ldq_0_bits_uop_ftq_idx}, {ldq_0_bits_uop_ftq_idx}, {ldq_0_bits_uop_ftq_idx}, {ldq_23_bits_uop_ftq_idx}, {ldq_22_bits_uop_ftq_idx}, {ldq_21_bits_uop_ftq_idx}, {ldq_20_bits_uop_ftq_idx}, {ldq_19_bits_uop_ftq_idx}, {ldq_18_bits_uop_ftq_idx}, {ldq_17_bits_uop_ftq_idx}, {ldq_16_bits_uop_ftq_idx}, {ldq_15_bits_uop_ftq_idx}, {ldq_14_bits_uop_ftq_idx}, {ldq_13_bits_uop_ftq_idx}, {ldq_12_bits_uop_ftq_idx}, {ldq_11_bits_uop_ftq_idx}, {ldq_10_bits_uop_ftq_idx}, {ldq_9_bits_uop_ftq_idx}, {ldq_8_bits_uop_ftq_idx}, {ldq_7_bits_uop_ftq_idx}, {ldq_6_bits_uop_ftq_idx}, {ldq_5_bits_uop_ftq_idx}, {ldq_4_bits_uop_ftq_idx}, {ldq_3_bits_uop_ftq_idx}, {ldq_2_bits_uop_ftq_idx}, {ldq_1_bits_uop_ftq_idx}, {ldq_0_bits_uop_ftq_idx}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0]       _GEN_128 = {{ldq_0_bits_uop_edge_inst}, {ldq_0_bits_uop_edge_inst}, {ldq_0_bits_uop_edge_inst}, {ldq_0_bits_uop_edge_inst}, {ldq_0_bits_uop_edge_inst}, {ldq_0_bits_uop_edge_inst}, {ldq_0_bits_uop_edge_inst}, {ldq_0_bits_uop_edge_inst}, {ldq_23_bits_uop_edge_inst}, {ldq_22_bits_uop_edge_inst}, {ldq_21_bits_uop_edge_inst}, {ldq_20_bits_uop_edge_inst}, {ldq_19_bits_uop_edge_inst}, {ldq_18_bits_uop_edge_inst}, {ldq_17_bits_uop_edge_inst}, {ldq_16_bits_uop_edge_inst}, {ldq_15_bits_uop_edge_inst}, {ldq_14_bits_uop_edge_inst}, {ldq_13_bits_uop_edge_inst}, {ldq_12_bits_uop_edge_inst}, {ldq_11_bits_uop_edge_inst}, {ldq_10_bits_uop_edge_inst}, {ldq_9_bits_uop_edge_inst}, {ldq_8_bits_uop_edge_inst}, {ldq_7_bits_uop_edge_inst}, {ldq_6_bits_uop_edge_inst}, {ldq_5_bits_uop_edge_inst}, {ldq_4_bits_uop_edge_inst}, {ldq_3_bits_uop_edge_inst}, {ldq_2_bits_uop_edge_inst}, {ldq_1_bits_uop_edge_inst}, {ldq_0_bits_uop_edge_inst}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0][5:0]  _GEN_129 = {{ldq_0_bits_uop_pc_lob}, {ldq_0_bits_uop_pc_lob}, {ldq_0_bits_uop_pc_lob}, {ldq_0_bits_uop_pc_lob}, {ldq_0_bits_uop_pc_lob}, {ldq_0_bits_uop_pc_lob}, {ldq_0_bits_uop_pc_lob}, {ldq_0_bits_uop_pc_lob}, {ldq_23_bits_uop_pc_lob}, {ldq_22_bits_uop_pc_lob}, {ldq_21_bits_uop_pc_lob}, {ldq_20_bits_uop_pc_lob}, {ldq_19_bits_uop_pc_lob}, {ldq_18_bits_uop_pc_lob}, {ldq_17_bits_uop_pc_lob}, {ldq_16_bits_uop_pc_lob}, {ldq_15_bits_uop_pc_lob}, {ldq_14_bits_uop_pc_lob}, {ldq_13_bits_uop_pc_lob}, {ldq_12_bits_uop_pc_lob}, {ldq_11_bits_uop_pc_lob}, {ldq_10_bits_uop_pc_lob}, {ldq_9_bits_uop_pc_lob}, {ldq_8_bits_uop_pc_lob}, {ldq_7_bits_uop_pc_lob}, {ldq_6_bits_uop_pc_lob}, {ldq_5_bits_uop_pc_lob}, {ldq_4_bits_uop_pc_lob}, {ldq_3_bits_uop_pc_lob}, {ldq_2_bits_uop_pc_lob}, {ldq_1_bits_uop_pc_lob}, {ldq_0_bits_uop_pc_lob}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0]       _GEN_130 = {{ldq_0_bits_uop_taken}, {ldq_0_bits_uop_taken}, {ldq_0_bits_uop_taken}, {ldq_0_bits_uop_taken}, {ldq_0_bits_uop_taken}, {ldq_0_bits_uop_taken}, {ldq_0_bits_uop_taken}, {ldq_0_bits_uop_taken}, {ldq_23_bits_uop_taken}, {ldq_22_bits_uop_taken}, {ldq_21_bits_uop_taken}, {ldq_20_bits_uop_taken}, {ldq_19_bits_uop_taken}, {ldq_18_bits_uop_taken}, {ldq_17_bits_uop_taken}, {ldq_16_bits_uop_taken}, {ldq_15_bits_uop_taken}, {ldq_14_bits_uop_taken}, {ldq_13_bits_uop_taken}, {ldq_12_bits_uop_taken}, {ldq_11_bits_uop_taken}, {ldq_10_bits_uop_taken}, {ldq_9_bits_uop_taken}, {ldq_8_bits_uop_taken}, {ldq_7_bits_uop_taken}, {ldq_6_bits_uop_taken}, {ldq_5_bits_uop_taken}, {ldq_4_bits_uop_taken}, {ldq_3_bits_uop_taken}, {ldq_2_bits_uop_taken}, {ldq_1_bits_uop_taken}, {ldq_0_bits_uop_taken}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0][19:0] _GEN_131 = {{ldq_0_bits_uop_imm_packed}, {ldq_0_bits_uop_imm_packed}, {ldq_0_bits_uop_imm_packed}, {ldq_0_bits_uop_imm_packed}, {ldq_0_bits_uop_imm_packed}, {ldq_0_bits_uop_imm_packed}, {ldq_0_bits_uop_imm_packed}, {ldq_0_bits_uop_imm_packed}, {ldq_23_bits_uop_imm_packed}, {ldq_22_bits_uop_imm_packed}, {ldq_21_bits_uop_imm_packed}, {ldq_20_bits_uop_imm_packed}, {ldq_19_bits_uop_imm_packed}, {ldq_18_bits_uop_imm_packed}, {ldq_17_bits_uop_imm_packed}, {ldq_16_bits_uop_imm_packed}, {ldq_15_bits_uop_imm_packed}, {ldq_14_bits_uop_imm_packed}, {ldq_13_bits_uop_imm_packed}, {ldq_12_bits_uop_imm_packed}, {ldq_11_bits_uop_imm_packed}, {ldq_10_bits_uop_imm_packed}, {ldq_9_bits_uop_imm_packed}, {ldq_8_bits_uop_imm_packed}, {ldq_7_bits_uop_imm_packed}, {ldq_6_bits_uop_imm_packed}, {ldq_5_bits_uop_imm_packed}, {ldq_4_bits_uop_imm_packed}, {ldq_3_bits_uop_imm_packed}, {ldq_2_bits_uop_imm_packed}, {ldq_1_bits_uop_imm_packed}, {ldq_0_bits_uop_imm_packed}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0][11:0] _GEN_132 = {{ldq_0_bits_uop_csr_addr}, {ldq_0_bits_uop_csr_addr}, {ldq_0_bits_uop_csr_addr}, {ldq_0_bits_uop_csr_addr}, {ldq_0_bits_uop_csr_addr}, {ldq_0_bits_uop_csr_addr}, {ldq_0_bits_uop_csr_addr}, {ldq_0_bits_uop_csr_addr}, {ldq_23_bits_uop_csr_addr}, {ldq_22_bits_uop_csr_addr}, {ldq_21_bits_uop_csr_addr}, {ldq_20_bits_uop_csr_addr}, {ldq_19_bits_uop_csr_addr}, {ldq_18_bits_uop_csr_addr}, {ldq_17_bits_uop_csr_addr}, {ldq_16_bits_uop_csr_addr}, {ldq_15_bits_uop_csr_addr}, {ldq_14_bits_uop_csr_addr}, {ldq_13_bits_uop_csr_addr}, {ldq_12_bits_uop_csr_addr}, {ldq_11_bits_uop_csr_addr}, {ldq_10_bits_uop_csr_addr}, {ldq_9_bits_uop_csr_addr}, {ldq_8_bits_uop_csr_addr}, {ldq_7_bits_uop_csr_addr}, {ldq_6_bits_uop_csr_addr}, {ldq_5_bits_uop_csr_addr}, {ldq_4_bits_uop_csr_addr}, {ldq_3_bits_uop_csr_addr}, {ldq_2_bits_uop_csr_addr}, {ldq_1_bits_uop_csr_addr}, {ldq_0_bits_uop_csr_addr}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0][6:0]  _GEN_133 = {{ldq_0_bits_uop_rob_idx}, {ldq_0_bits_uop_rob_idx}, {ldq_0_bits_uop_rob_idx}, {ldq_0_bits_uop_rob_idx}, {ldq_0_bits_uop_rob_idx}, {ldq_0_bits_uop_rob_idx}, {ldq_0_bits_uop_rob_idx}, {ldq_0_bits_uop_rob_idx}, {ldq_23_bits_uop_rob_idx}, {ldq_22_bits_uop_rob_idx}, {ldq_21_bits_uop_rob_idx}, {ldq_20_bits_uop_rob_idx}, {ldq_19_bits_uop_rob_idx}, {ldq_18_bits_uop_rob_idx}, {ldq_17_bits_uop_rob_idx}, {ldq_16_bits_uop_rob_idx}, {ldq_15_bits_uop_rob_idx}, {ldq_14_bits_uop_rob_idx}, {ldq_13_bits_uop_rob_idx}, {ldq_12_bits_uop_rob_idx}, {ldq_11_bits_uop_rob_idx}, {ldq_10_bits_uop_rob_idx}, {ldq_9_bits_uop_rob_idx}, {ldq_8_bits_uop_rob_idx}, {ldq_7_bits_uop_rob_idx}, {ldq_6_bits_uop_rob_idx}, {ldq_5_bits_uop_rob_idx}, {ldq_4_bits_uop_rob_idx}, {ldq_3_bits_uop_rob_idx}, {ldq_2_bits_uop_rob_idx}, {ldq_1_bits_uop_rob_idx}, {ldq_0_bits_uop_rob_idx}};	// @[lsu.scala:209:16, :465:79]
  wire [6:0]        _GEN_134 = _GEN_133[ldq_retry_idx];	// @[lsu.scala:415:30, :465:79]
  wire [31:0][4:0]  _GEN_135 = {{ldq_0_bits_uop_ldq_idx}, {ldq_0_bits_uop_ldq_idx}, {ldq_0_bits_uop_ldq_idx}, {ldq_0_bits_uop_ldq_idx}, {ldq_0_bits_uop_ldq_idx}, {ldq_0_bits_uop_ldq_idx}, {ldq_0_bits_uop_ldq_idx}, {ldq_0_bits_uop_ldq_idx}, {ldq_23_bits_uop_ldq_idx}, {ldq_22_bits_uop_ldq_idx}, {ldq_21_bits_uop_ldq_idx}, {ldq_20_bits_uop_ldq_idx}, {ldq_19_bits_uop_ldq_idx}, {ldq_18_bits_uop_ldq_idx}, {ldq_17_bits_uop_ldq_idx}, {ldq_16_bits_uop_ldq_idx}, {ldq_15_bits_uop_ldq_idx}, {ldq_14_bits_uop_ldq_idx}, {ldq_13_bits_uop_ldq_idx}, {ldq_12_bits_uop_ldq_idx}, {ldq_11_bits_uop_ldq_idx}, {ldq_10_bits_uop_ldq_idx}, {ldq_9_bits_uop_ldq_idx}, {ldq_8_bits_uop_ldq_idx}, {ldq_7_bits_uop_ldq_idx}, {ldq_6_bits_uop_ldq_idx}, {ldq_5_bits_uop_ldq_idx}, {ldq_4_bits_uop_ldq_idx}, {ldq_3_bits_uop_ldq_idx}, {ldq_2_bits_uop_ldq_idx}, {ldq_1_bits_uop_ldq_idx}, {ldq_0_bits_uop_ldq_idx}};	// @[lsu.scala:209:16, :465:79]
  wire [4:0]        _GEN_136 = _GEN_135[ldq_retry_idx];	// @[lsu.scala:415:30, :465:79]
  wire [4:0]        mem_ldq_retry_e_out_bits_uop_stq_idx = _GEN_96[ldq_retry_idx];	// @[lsu.scala:264:49, :415:30, :465:79]
  wire [31:0][1:0]  _GEN_137 = {{ldq_0_bits_uop_rxq_idx}, {ldq_0_bits_uop_rxq_idx}, {ldq_0_bits_uop_rxq_idx}, {ldq_0_bits_uop_rxq_idx}, {ldq_0_bits_uop_rxq_idx}, {ldq_0_bits_uop_rxq_idx}, {ldq_0_bits_uop_rxq_idx}, {ldq_0_bits_uop_rxq_idx}, {ldq_23_bits_uop_rxq_idx}, {ldq_22_bits_uop_rxq_idx}, {ldq_21_bits_uop_rxq_idx}, {ldq_20_bits_uop_rxq_idx}, {ldq_19_bits_uop_rxq_idx}, {ldq_18_bits_uop_rxq_idx}, {ldq_17_bits_uop_rxq_idx}, {ldq_16_bits_uop_rxq_idx}, {ldq_15_bits_uop_rxq_idx}, {ldq_14_bits_uop_rxq_idx}, {ldq_13_bits_uop_rxq_idx}, {ldq_12_bits_uop_rxq_idx}, {ldq_11_bits_uop_rxq_idx}, {ldq_10_bits_uop_rxq_idx}, {ldq_9_bits_uop_rxq_idx}, {ldq_8_bits_uop_rxq_idx}, {ldq_7_bits_uop_rxq_idx}, {ldq_6_bits_uop_rxq_idx}, {ldq_5_bits_uop_rxq_idx}, {ldq_4_bits_uop_rxq_idx}, {ldq_3_bits_uop_rxq_idx}, {ldq_2_bits_uop_rxq_idx}, {ldq_1_bits_uop_rxq_idx}, {ldq_0_bits_uop_rxq_idx}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0][6:0]  _GEN_138 = {{ldq_0_bits_uop_pdst}, {ldq_0_bits_uop_pdst}, {ldq_0_bits_uop_pdst}, {ldq_0_bits_uop_pdst}, {ldq_0_bits_uop_pdst}, {ldq_0_bits_uop_pdst}, {ldq_0_bits_uop_pdst}, {ldq_0_bits_uop_pdst}, {ldq_23_bits_uop_pdst}, {ldq_22_bits_uop_pdst}, {ldq_21_bits_uop_pdst}, {ldq_20_bits_uop_pdst}, {ldq_19_bits_uop_pdst}, {ldq_18_bits_uop_pdst}, {ldq_17_bits_uop_pdst}, {ldq_16_bits_uop_pdst}, {ldq_15_bits_uop_pdst}, {ldq_14_bits_uop_pdst}, {ldq_13_bits_uop_pdst}, {ldq_12_bits_uop_pdst}, {ldq_11_bits_uop_pdst}, {ldq_10_bits_uop_pdst}, {ldq_9_bits_uop_pdst}, {ldq_8_bits_uop_pdst}, {ldq_7_bits_uop_pdst}, {ldq_6_bits_uop_pdst}, {ldq_5_bits_uop_pdst}, {ldq_4_bits_uop_pdst}, {ldq_3_bits_uop_pdst}, {ldq_2_bits_uop_pdst}, {ldq_1_bits_uop_pdst}, {ldq_0_bits_uop_pdst}};	// @[lsu.scala:209:16, :465:79]
  wire [6:0]        _GEN_139 = _GEN_138[ldq_retry_idx];	// @[lsu.scala:415:30, :465:79]
  wire [31:0][6:0]  _GEN_140 = {{ldq_0_bits_uop_prs1}, {ldq_0_bits_uop_prs1}, {ldq_0_bits_uop_prs1}, {ldq_0_bits_uop_prs1}, {ldq_0_bits_uop_prs1}, {ldq_0_bits_uop_prs1}, {ldq_0_bits_uop_prs1}, {ldq_0_bits_uop_prs1}, {ldq_23_bits_uop_prs1}, {ldq_22_bits_uop_prs1}, {ldq_21_bits_uop_prs1}, {ldq_20_bits_uop_prs1}, {ldq_19_bits_uop_prs1}, {ldq_18_bits_uop_prs1}, {ldq_17_bits_uop_prs1}, {ldq_16_bits_uop_prs1}, {ldq_15_bits_uop_prs1}, {ldq_14_bits_uop_prs1}, {ldq_13_bits_uop_prs1}, {ldq_12_bits_uop_prs1}, {ldq_11_bits_uop_prs1}, {ldq_10_bits_uop_prs1}, {ldq_9_bits_uop_prs1}, {ldq_8_bits_uop_prs1}, {ldq_7_bits_uop_prs1}, {ldq_6_bits_uop_prs1}, {ldq_5_bits_uop_prs1}, {ldq_4_bits_uop_prs1}, {ldq_3_bits_uop_prs1}, {ldq_2_bits_uop_prs1}, {ldq_1_bits_uop_prs1}, {ldq_0_bits_uop_prs1}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0][6:0]  _GEN_141 = {{ldq_0_bits_uop_prs2}, {ldq_0_bits_uop_prs2}, {ldq_0_bits_uop_prs2}, {ldq_0_bits_uop_prs2}, {ldq_0_bits_uop_prs2}, {ldq_0_bits_uop_prs2}, {ldq_0_bits_uop_prs2}, {ldq_0_bits_uop_prs2}, {ldq_23_bits_uop_prs2}, {ldq_22_bits_uop_prs2}, {ldq_21_bits_uop_prs2}, {ldq_20_bits_uop_prs2}, {ldq_19_bits_uop_prs2}, {ldq_18_bits_uop_prs2}, {ldq_17_bits_uop_prs2}, {ldq_16_bits_uop_prs2}, {ldq_15_bits_uop_prs2}, {ldq_14_bits_uop_prs2}, {ldq_13_bits_uop_prs2}, {ldq_12_bits_uop_prs2}, {ldq_11_bits_uop_prs2}, {ldq_10_bits_uop_prs2}, {ldq_9_bits_uop_prs2}, {ldq_8_bits_uop_prs2}, {ldq_7_bits_uop_prs2}, {ldq_6_bits_uop_prs2}, {ldq_5_bits_uop_prs2}, {ldq_4_bits_uop_prs2}, {ldq_3_bits_uop_prs2}, {ldq_2_bits_uop_prs2}, {ldq_1_bits_uop_prs2}, {ldq_0_bits_uop_prs2}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0][6:0]  _GEN_142 = {{ldq_0_bits_uop_prs3}, {ldq_0_bits_uop_prs3}, {ldq_0_bits_uop_prs3}, {ldq_0_bits_uop_prs3}, {ldq_0_bits_uop_prs3}, {ldq_0_bits_uop_prs3}, {ldq_0_bits_uop_prs3}, {ldq_0_bits_uop_prs3}, {ldq_23_bits_uop_prs3}, {ldq_22_bits_uop_prs3}, {ldq_21_bits_uop_prs3}, {ldq_20_bits_uop_prs3}, {ldq_19_bits_uop_prs3}, {ldq_18_bits_uop_prs3}, {ldq_17_bits_uop_prs3}, {ldq_16_bits_uop_prs3}, {ldq_15_bits_uop_prs3}, {ldq_14_bits_uop_prs3}, {ldq_13_bits_uop_prs3}, {ldq_12_bits_uop_prs3}, {ldq_11_bits_uop_prs3}, {ldq_10_bits_uop_prs3}, {ldq_9_bits_uop_prs3}, {ldq_8_bits_uop_prs3}, {ldq_7_bits_uop_prs3}, {ldq_6_bits_uop_prs3}, {ldq_5_bits_uop_prs3}, {ldq_4_bits_uop_prs3}, {ldq_3_bits_uop_prs3}, {ldq_2_bits_uop_prs3}, {ldq_1_bits_uop_prs3}, {ldq_0_bits_uop_prs3}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0][4:0]  _GEN_143 = {{ldq_0_bits_uop_ppred}, {ldq_0_bits_uop_ppred}, {ldq_0_bits_uop_ppred}, {ldq_0_bits_uop_ppred}, {ldq_0_bits_uop_ppred}, {ldq_0_bits_uop_ppred}, {ldq_0_bits_uop_ppred}, {ldq_0_bits_uop_ppred}, {ldq_23_bits_uop_ppred}, {ldq_22_bits_uop_ppred}, {ldq_21_bits_uop_ppred}, {ldq_20_bits_uop_ppred}, {ldq_19_bits_uop_ppred}, {ldq_18_bits_uop_ppred}, {ldq_17_bits_uop_ppred}, {ldq_16_bits_uop_ppred}, {ldq_15_bits_uop_ppred}, {ldq_14_bits_uop_ppred}, {ldq_13_bits_uop_ppred}, {ldq_12_bits_uop_ppred}, {ldq_11_bits_uop_ppred}, {ldq_10_bits_uop_ppred}, {ldq_9_bits_uop_ppred}, {ldq_8_bits_uop_ppred}, {ldq_7_bits_uop_ppred}, {ldq_6_bits_uop_ppred}, {ldq_5_bits_uop_ppred}, {ldq_4_bits_uop_ppred}, {ldq_3_bits_uop_ppred}, {ldq_2_bits_uop_ppred}, {ldq_1_bits_uop_ppred}, {ldq_0_bits_uop_ppred}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0]       _GEN_144 = {{ldq_0_bits_uop_prs1_busy}, {ldq_0_bits_uop_prs1_busy}, {ldq_0_bits_uop_prs1_busy}, {ldq_0_bits_uop_prs1_busy}, {ldq_0_bits_uop_prs1_busy}, {ldq_0_bits_uop_prs1_busy}, {ldq_0_bits_uop_prs1_busy}, {ldq_0_bits_uop_prs1_busy}, {ldq_23_bits_uop_prs1_busy}, {ldq_22_bits_uop_prs1_busy}, {ldq_21_bits_uop_prs1_busy}, {ldq_20_bits_uop_prs1_busy}, {ldq_19_bits_uop_prs1_busy}, {ldq_18_bits_uop_prs1_busy}, {ldq_17_bits_uop_prs1_busy}, {ldq_16_bits_uop_prs1_busy}, {ldq_15_bits_uop_prs1_busy}, {ldq_14_bits_uop_prs1_busy}, {ldq_13_bits_uop_prs1_busy}, {ldq_12_bits_uop_prs1_busy}, {ldq_11_bits_uop_prs1_busy}, {ldq_10_bits_uop_prs1_busy}, {ldq_9_bits_uop_prs1_busy}, {ldq_8_bits_uop_prs1_busy}, {ldq_7_bits_uop_prs1_busy}, {ldq_6_bits_uop_prs1_busy}, {ldq_5_bits_uop_prs1_busy}, {ldq_4_bits_uop_prs1_busy}, {ldq_3_bits_uop_prs1_busy}, {ldq_2_bits_uop_prs1_busy}, {ldq_1_bits_uop_prs1_busy}, {ldq_0_bits_uop_prs1_busy}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0]       _GEN_145 = {{ldq_0_bits_uop_prs2_busy}, {ldq_0_bits_uop_prs2_busy}, {ldq_0_bits_uop_prs2_busy}, {ldq_0_bits_uop_prs2_busy}, {ldq_0_bits_uop_prs2_busy}, {ldq_0_bits_uop_prs2_busy}, {ldq_0_bits_uop_prs2_busy}, {ldq_0_bits_uop_prs2_busy}, {ldq_23_bits_uop_prs2_busy}, {ldq_22_bits_uop_prs2_busy}, {ldq_21_bits_uop_prs2_busy}, {ldq_20_bits_uop_prs2_busy}, {ldq_19_bits_uop_prs2_busy}, {ldq_18_bits_uop_prs2_busy}, {ldq_17_bits_uop_prs2_busy}, {ldq_16_bits_uop_prs2_busy}, {ldq_15_bits_uop_prs2_busy}, {ldq_14_bits_uop_prs2_busy}, {ldq_13_bits_uop_prs2_busy}, {ldq_12_bits_uop_prs2_busy}, {ldq_11_bits_uop_prs2_busy}, {ldq_10_bits_uop_prs2_busy}, {ldq_9_bits_uop_prs2_busy}, {ldq_8_bits_uop_prs2_busy}, {ldq_7_bits_uop_prs2_busy}, {ldq_6_bits_uop_prs2_busy}, {ldq_5_bits_uop_prs2_busy}, {ldq_4_bits_uop_prs2_busy}, {ldq_3_bits_uop_prs2_busy}, {ldq_2_bits_uop_prs2_busy}, {ldq_1_bits_uop_prs2_busy}, {ldq_0_bits_uop_prs2_busy}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0]       _GEN_146 = {{ldq_0_bits_uop_prs3_busy}, {ldq_0_bits_uop_prs3_busy}, {ldq_0_bits_uop_prs3_busy}, {ldq_0_bits_uop_prs3_busy}, {ldq_0_bits_uop_prs3_busy}, {ldq_0_bits_uop_prs3_busy}, {ldq_0_bits_uop_prs3_busy}, {ldq_0_bits_uop_prs3_busy}, {ldq_23_bits_uop_prs3_busy}, {ldq_22_bits_uop_prs3_busy}, {ldq_21_bits_uop_prs3_busy}, {ldq_20_bits_uop_prs3_busy}, {ldq_19_bits_uop_prs3_busy}, {ldq_18_bits_uop_prs3_busy}, {ldq_17_bits_uop_prs3_busy}, {ldq_16_bits_uop_prs3_busy}, {ldq_15_bits_uop_prs3_busy}, {ldq_14_bits_uop_prs3_busy}, {ldq_13_bits_uop_prs3_busy}, {ldq_12_bits_uop_prs3_busy}, {ldq_11_bits_uop_prs3_busy}, {ldq_10_bits_uop_prs3_busy}, {ldq_9_bits_uop_prs3_busy}, {ldq_8_bits_uop_prs3_busy}, {ldq_7_bits_uop_prs3_busy}, {ldq_6_bits_uop_prs3_busy}, {ldq_5_bits_uop_prs3_busy}, {ldq_4_bits_uop_prs3_busy}, {ldq_3_bits_uop_prs3_busy}, {ldq_2_bits_uop_prs3_busy}, {ldq_1_bits_uop_prs3_busy}, {ldq_0_bits_uop_prs3_busy}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0]       _GEN_147 = {{ldq_0_bits_uop_ppred_busy}, {ldq_0_bits_uop_ppred_busy}, {ldq_0_bits_uop_ppred_busy}, {ldq_0_bits_uop_ppred_busy}, {ldq_0_bits_uop_ppred_busy}, {ldq_0_bits_uop_ppred_busy}, {ldq_0_bits_uop_ppred_busy}, {ldq_0_bits_uop_ppred_busy}, {ldq_23_bits_uop_ppred_busy}, {ldq_22_bits_uop_ppred_busy}, {ldq_21_bits_uop_ppred_busy}, {ldq_20_bits_uop_ppred_busy}, {ldq_19_bits_uop_ppred_busy}, {ldq_18_bits_uop_ppred_busy}, {ldq_17_bits_uop_ppred_busy}, {ldq_16_bits_uop_ppred_busy}, {ldq_15_bits_uop_ppred_busy}, {ldq_14_bits_uop_ppred_busy}, {ldq_13_bits_uop_ppred_busy}, {ldq_12_bits_uop_ppred_busy}, {ldq_11_bits_uop_ppred_busy}, {ldq_10_bits_uop_ppred_busy}, {ldq_9_bits_uop_ppred_busy}, {ldq_8_bits_uop_ppred_busy}, {ldq_7_bits_uop_ppred_busy}, {ldq_6_bits_uop_ppred_busy}, {ldq_5_bits_uop_ppred_busy}, {ldq_4_bits_uop_ppred_busy}, {ldq_3_bits_uop_ppred_busy}, {ldq_2_bits_uop_ppred_busy}, {ldq_1_bits_uop_ppred_busy}, {ldq_0_bits_uop_ppred_busy}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0][6:0]  _GEN_148 = {{ldq_0_bits_uop_stale_pdst}, {ldq_0_bits_uop_stale_pdst}, {ldq_0_bits_uop_stale_pdst}, {ldq_0_bits_uop_stale_pdst}, {ldq_0_bits_uop_stale_pdst}, {ldq_0_bits_uop_stale_pdst}, {ldq_0_bits_uop_stale_pdst}, {ldq_0_bits_uop_stale_pdst}, {ldq_23_bits_uop_stale_pdst}, {ldq_22_bits_uop_stale_pdst}, {ldq_21_bits_uop_stale_pdst}, {ldq_20_bits_uop_stale_pdst}, {ldq_19_bits_uop_stale_pdst}, {ldq_18_bits_uop_stale_pdst}, {ldq_17_bits_uop_stale_pdst}, {ldq_16_bits_uop_stale_pdst}, {ldq_15_bits_uop_stale_pdst}, {ldq_14_bits_uop_stale_pdst}, {ldq_13_bits_uop_stale_pdst}, {ldq_12_bits_uop_stale_pdst}, {ldq_11_bits_uop_stale_pdst}, {ldq_10_bits_uop_stale_pdst}, {ldq_9_bits_uop_stale_pdst}, {ldq_8_bits_uop_stale_pdst}, {ldq_7_bits_uop_stale_pdst}, {ldq_6_bits_uop_stale_pdst}, {ldq_5_bits_uop_stale_pdst}, {ldq_4_bits_uop_stale_pdst}, {ldq_3_bits_uop_stale_pdst}, {ldq_2_bits_uop_stale_pdst}, {ldq_1_bits_uop_stale_pdst}, {ldq_0_bits_uop_stale_pdst}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0]       _GEN_149 = {{ldq_0_bits_uop_exception}, {ldq_0_bits_uop_exception}, {ldq_0_bits_uop_exception}, {ldq_0_bits_uop_exception}, {ldq_0_bits_uop_exception}, {ldq_0_bits_uop_exception}, {ldq_0_bits_uop_exception}, {ldq_0_bits_uop_exception}, {ldq_23_bits_uop_exception}, {ldq_22_bits_uop_exception}, {ldq_21_bits_uop_exception}, {ldq_20_bits_uop_exception}, {ldq_19_bits_uop_exception}, {ldq_18_bits_uop_exception}, {ldq_17_bits_uop_exception}, {ldq_16_bits_uop_exception}, {ldq_15_bits_uop_exception}, {ldq_14_bits_uop_exception}, {ldq_13_bits_uop_exception}, {ldq_12_bits_uop_exception}, {ldq_11_bits_uop_exception}, {ldq_10_bits_uop_exception}, {ldq_9_bits_uop_exception}, {ldq_8_bits_uop_exception}, {ldq_7_bits_uop_exception}, {ldq_6_bits_uop_exception}, {ldq_5_bits_uop_exception}, {ldq_4_bits_uop_exception}, {ldq_3_bits_uop_exception}, {ldq_2_bits_uop_exception}, {ldq_1_bits_uop_exception}, {ldq_0_bits_uop_exception}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0][63:0] _GEN_150 = {{ldq_0_bits_uop_exc_cause}, {ldq_0_bits_uop_exc_cause}, {ldq_0_bits_uop_exc_cause}, {ldq_0_bits_uop_exc_cause}, {ldq_0_bits_uop_exc_cause}, {ldq_0_bits_uop_exc_cause}, {ldq_0_bits_uop_exc_cause}, {ldq_0_bits_uop_exc_cause}, {ldq_23_bits_uop_exc_cause}, {ldq_22_bits_uop_exc_cause}, {ldq_21_bits_uop_exc_cause}, {ldq_20_bits_uop_exc_cause}, {ldq_19_bits_uop_exc_cause}, {ldq_18_bits_uop_exc_cause}, {ldq_17_bits_uop_exc_cause}, {ldq_16_bits_uop_exc_cause}, {ldq_15_bits_uop_exc_cause}, {ldq_14_bits_uop_exc_cause}, {ldq_13_bits_uop_exc_cause}, {ldq_12_bits_uop_exc_cause}, {ldq_11_bits_uop_exc_cause}, {ldq_10_bits_uop_exc_cause}, {ldq_9_bits_uop_exc_cause}, {ldq_8_bits_uop_exc_cause}, {ldq_7_bits_uop_exc_cause}, {ldq_6_bits_uop_exc_cause}, {ldq_5_bits_uop_exc_cause}, {ldq_4_bits_uop_exc_cause}, {ldq_3_bits_uop_exc_cause}, {ldq_2_bits_uop_exc_cause}, {ldq_1_bits_uop_exc_cause}, {ldq_0_bits_uop_exc_cause}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0]       _GEN_151 = {{ldq_0_bits_uop_bypassable}, {ldq_0_bits_uop_bypassable}, {ldq_0_bits_uop_bypassable}, {ldq_0_bits_uop_bypassable}, {ldq_0_bits_uop_bypassable}, {ldq_0_bits_uop_bypassable}, {ldq_0_bits_uop_bypassable}, {ldq_0_bits_uop_bypassable}, {ldq_23_bits_uop_bypassable}, {ldq_22_bits_uop_bypassable}, {ldq_21_bits_uop_bypassable}, {ldq_20_bits_uop_bypassable}, {ldq_19_bits_uop_bypassable}, {ldq_18_bits_uop_bypassable}, {ldq_17_bits_uop_bypassable}, {ldq_16_bits_uop_bypassable}, {ldq_15_bits_uop_bypassable}, {ldq_14_bits_uop_bypassable}, {ldq_13_bits_uop_bypassable}, {ldq_12_bits_uop_bypassable}, {ldq_11_bits_uop_bypassable}, {ldq_10_bits_uop_bypassable}, {ldq_9_bits_uop_bypassable}, {ldq_8_bits_uop_bypassable}, {ldq_7_bits_uop_bypassable}, {ldq_6_bits_uop_bypassable}, {ldq_5_bits_uop_bypassable}, {ldq_4_bits_uop_bypassable}, {ldq_3_bits_uop_bypassable}, {ldq_2_bits_uop_bypassable}, {ldq_1_bits_uop_bypassable}, {ldq_0_bits_uop_bypassable}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0][4:0]  _GEN_152 = {{ldq_0_bits_uop_mem_cmd}, {ldq_0_bits_uop_mem_cmd}, {ldq_0_bits_uop_mem_cmd}, {ldq_0_bits_uop_mem_cmd}, {ldq_0_bits_uop_mem_cmd}, {ldq_0_bits_uop_mem_cmd}, {ldq_0_bits_uop_mem_cmd}, {ldq_0_bits_uop_mem_cmd}, {ldq_23_bits_uop_mem_cmd}, {ldq_22_bits_uop_mem_cmd}, {ldq_21_bits_uop_mem_cmd}, {ldq_20_bits_uop_mem_cmd}, {ldq_19_bits_uop_mem_cmd}, {ldq_18_bits_uop_mem_cmd}, {ldq_17_bits_uop_mem_cmd}, {ldq_16_bits_uop_mem_cmd}, {ldq_15_bits_uop_mem_cmd}, {ldq_14_bits_uop_mem_cmd}, {ldq_13_bits_uop_mem_cmd}, {ldq_12_bits_uop_mem_cmd}, {ldq_11_bits_uop_mem_cmd}, {ldq_10_bits_uop_mem_cmd}, {ldq_9_bits_uop_mem_cmd}, {ldq_8_bits_uop_mem_cmd}, {ldq_7_bits_uop_mem_cmd}, {ldq_6_bits_uop_mem_cmd}, {ldq_5_bits_uop_mem_cmd}, {ldq_4_bits_uop_mem_cmd}, {ldq_3_bits_uop_mem_cmd}, {ldq_2_bits_uop_mem_cmd}, {ldq_1_bits_uop_mem_cmd}, {ldq_0_bits_uop_mem_cmd}};	// @[lsu.scala:209:16, :465:79]
  wire [1:0]        mem_ldq_retry_e_out_bits_uop_mem_size = _GEN_97[ldq_retry_idx];	// @[lsu.scala:264:49, :415:30, :465:79]
  wire [31:0]       _GEN_153 = {{ldq_0_bits_uop_mem_signed}, {ldq_0_bits_uop_mem_signed}, {ldq_0_bits_uop_mem_signed}, {ldq_0_bits_uop_mem_signed}, {ldq_0_bits_uop_mem_signed}, {ldq_0_bits_uop_mem_signed}, {ldq_0_bits_uop_mem_signed}, {ldq_0_bits_uop_mem_signed}, {ldq_23_bits_uop_mem_signed}, {ldq_22_bits_uop_mem_signed}, {ldq_21_bits_uop_mem_signed}, {ldq_20_bits_uop_mem_signed}, {ldq_19_bits_uop_mem_signed}, {ldq_18_bits_uop_mem_signed}, {ldq_17_bits_uop_mem_signed}, {ldq_16_bits_uop_mem_signed}, {ldq_15_bits_uop_mem_signed}, {ldq_14_bits_uop_mem_signed}, {ldq_13_bits_uop_mem_signed}, {ldq_12_bits_uop_mem_signed}, {ldq_11_bits_uop_mem_signed}, {ldq_10_bits_uop_mem_signed}, {ldq_9_bits_uop_mem_signed}, {ldq_8_bits_uop_mem_signed}, {ldq_7_bits_uop_mem_signed}, {ldq_6_bits_uop_mem_signed}, {ldq_5_bits_uop_mem_signed}, {ldq_4_bits_uop_mem_signed}, {ldq_3_bits_uop_mem_signed}, {ldq_2_bits_uop_mem_signed}, {ldq_1_bits_uop_mem_signed}, {ldq_0_bits_uop_mem_signed}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0]       _GEN_154 = {{ldq_0_bits_uop_is_fence}, {ldq_0_bits_uop_is_fence}, {ldq_0_bits_uop_is_fence}, {ldq_0_bits_uop_is_fence}, {ldq_0_bits_uop_is_fence}, {ldq_0_bits_uop_is_fence}, {ldq_0_bits_uop_is_fence}, {ldq_0_bits_uop_is_fence}, {ldq_23_bits_uop_is_fence}, {ldq_22_bits_uop_is_fence}, {ldq_21_bits_uop_is_fence}, {ldq_20_bits_uop_is_fence}, {ldq_19_bits_uop_is_fence}, {ldq_18_bits_uop_is_fence}, {ldq_17_bits_uop_is_fence}, {ldq_16_bits_uop_is_fence}, {ldq_15_bits_uop_is_fence}, {ldq_14_bits_uop_is_fence}, {ldq_13_bits_uop_is_fence}, {ldq_12_bits_uop_is_fence}, {ldq_11_bits_uop_is_fence}, {ldq_10_bits_uop_is_fence}, {ldq_9_bits_uop_is_fence}, {ldq_8_bits_uop_is_fence}, {ldq_7_bits_uop_is_fence}, {ldq_6_bits_uop_is_fence}, {ldq_5_bits_uop_is_fence}, {ldq_4_bits_uop_is_fence}, {ldq_3_bits_uop_is_fence}, {ldq_2_bits_uop_is_fence}, {ldq_1_bits_uop_is_fence}, {ldq_0_bits_uop_is_fence}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0]       _GEN_155 = {{ldq_0_bits_uop_is_fencei}, {ldq_0_bits_uop_is_fencei}, {ldq_0_bits_uop_is_fencei}, {ldq_0_bits_uop_is_fencei}, {ldq_0_bits_uop_is_fencei}, {ldq_0_bits_uop_is_fencei}, {ldq_0_bits_uop_is_fencei}, {ldq_0_bits_uop_is_fencei}, {ldq_23_bits_uop_is_fencei}, {ldq_22_bits_uop_is_fencei}, {ldq_21_bits_uop_is_fencei}, {ldq_20_bits_uop_is_fencei}, {ldq_19_bits_uop_is_fencei}, {ldq_18_bits_uop_is_fencei}, {ldq_17_bits_uop_is_fencei}, {ldq_16_bits_uop_is_fencei}, {ldq_15_bits_uop_is_fencei}, {ldq_14_bits_uop_is_fencei}, {ldq_13_bits_uop_is_fencei}, {ldq_12_bits_uop_is_fencei}, {ldq_11_bits_uop_is_fencei}, {ldq_10_bits_uop_is_fencei}, {ldq_9_bits_uop_is_fencei}, {ldq_8_bits_uop_is_fencei}, {ldq_7_bits_uop_is_fencei}, {ldq_6_bits_uop_is_fencei}, {ldq_5_bits_uop_is_fencei}, {ldq_4_bits_uop_is_fencei}, {ldq_3_bits_uop_is_fencei}, {ldq_2_bits_uop_is_fencei}, {ldq_1_bits_uop_is_fencei}, {ldq_0_bits_uop_is_fencei}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0]       _GEN_156 = {{ldq_0_bits_uop_is_amo}, {ldq_0_bits_uop_is_amo}, {ldq_0_bits_uop_is_amo}, {ldq_0_bits_uop_is_amo}, {ldq_0_bits_uop_is_amo}, {ldq_0_bits_uop_is_amo}, {ldq_0_bits_uop_is_amo}, {ldq_0_bits_uop_is_amo}, {ldq_23_bits_uop_is_amo}, {ldq_22_bits_uop_is_amo}, {ldq_21_bits_uop_is_amo}, {ldq_20_bits_uop_is_amo}, {ldq_19_bits_uop_is_amo}, {ldq_18_bits_uop_is_amo}, {ldq_17_bits_uop_is_amo}, {ldq_16_bits_uop_is_amo}, {ldq_15_bits_uop_is_amo}, {ldq_14_bits_uop_is_amo}, {ldq_13_bits_uop_is_amo}, {ldq_12_bits_uop_is_amo}, {ldq_11_bits_uop_is_amo}, {ldq_10_bits_uop_is_amo}, {ldq_9_bits_uop_is_amo}, {ldq_8_bits_uop_is_amo}, {ldq_7_bits_uop_is_amo}, {ldq_6_bits_uop_is_amo}, {ldq_5_bits_uop_is_amo}, {ldq_4_bits_uop_is_amo}, {ldq_3_bits_uop_is_amo}, {ldq_2_bits_uop_is_amo}, {ldq_1_bits_uop_is_amo}, {ldq_0_bits_uop_is_amo}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0]       _GEN_157 = {{ldq_0_bits_uop_uses_ldq}, {ldq_0_bits_uop_uses_ldq}, {ldq_0_bits_uop_uses_ldq}, {ldq_0_bits_uop_uses_ldq}, {ldq_0_bits_uop_uses_ldq}, {ldq_0_bits_uop_uses_ldq}, {ldq_0_bits_uop_uses_ldq}, {ldq_0_bits_uop_uses_ldq}, {ldq_23_bits_uop_uses_ldq}, {ldq_22_bits_uop_uses_ldq}, {ldq_21_bits_uop_uses_ldq}, {ldq_20_bits_uop_uses_ldq}, {ldq_19_bits_uop_uses_ldq}, {ldq_18_bits_uop_uses_ldq}, {ldq_17_bits_uop_uses_ldq}, {ldq_16_bits_uop_uses_ldq}, {ldq_15_bits_uop_uses_ldq}, {ldq_14_bits_uop_uses_ldq}, {ldq_13_bits_uop_uses_ldq}, {ldq_12_bits_uop_uses_ldq}, {ldq_11_bits_uop_uses_ldq}, {ldq_10_bits_uop_uses_ldq}, {ldq_9_bits_uop_uses_ldq}, {ldq_8_bits_uop_uses_ldq}, {ldq_7_bits_uop_uses_ldq}, {ldq_6_bits_uop_uses_ldq}, {ldq_5_bits_uop_uses_ldq}, {ldq_4_bits_uop_uses_ldq}, {ldq_3_bits_uop_uses_ldq}, {ldq_2_bits_uop_uses_ldq}, {ldq_1_bits_uop_uses_ldq}, {ldq_0_bits_uop_uses_ldq}};	// @[lsu.scala:209:16, :465:79]
  wire              _GEN_158 = _GEN_157[ldq_retry_idx];	// @[lsu.scala:415:30, :465:79]
  wire [31:0]       _GEN_159 = {{ldq_0_bits_uop_uses_stq}, {ldq_0_bits_uop_uses_stq}, {ldq_0_bits_uop_uses_stq}, {ldq_0_bits_uop_uses_stq}, {ldq_0_bits_uop_uses_stq}, {ldq_0_bits_uop_uses_stq}, {ldq_0_bits_uop_uses_stq}, {ldq_0_bits_uop_uses_stq}, {ldq_23_bits_uop_uses_stq}, {ldq_22_bits_uop_uses_stq}, {ldq_21_bits_uop_uses_stq}, {ldq_20_bits_uop_uses_stq}, {ldq_19_bits_uop_uses_stq}, {ldq_18_bits_uop_uses_stq}, {ldq_17_bits_uop_uses_stq}, {ldq_16_bits_uop_uses_stq}, {ldq_15_bits_uop_uses_stq}, {ldq_14_bits_uop_uses_stq}, {ldq_13_bits_uop_uses_stq}, {ldq_12_bits_uop_uses_stq}, {ldq_11_bits_uop_uses_stq}, {ldq_10_bits_uop_uses_stq}, {ldq_9_bits_uop_uses_stq}, {ldq_8_bits_uop_uses_stq}, {ldq_7_bits_uop_uses_stq}, {ldq_6_bits_uop_uses_stq}, {ldq_5_bits_uop_uses_stq}, {ldq_4_bits_uop_uses_stq}, {ldq_3_bits_uop_uses_stq}, {ldq_2_bits_uop_uses_stq}, {ldq_1_bits_uop_uses_stq}, {ldq_0_bits_uop_uses_stq}};	// @[lsu.scala:209:16, :465:79]
  wire              _GEN_160 = _GEN_159[ldq_retry_idx];	// @[lsu.scala:415:30, :465:79]
  wire [31:0]       _GEN_161 = {{ldq_0_bits_uop_is_sys_pc2epc}, {ldq_0_bits_uop_is_sys_pc2epc}, {ldq_0_bits_uop_is_sys_pc2epc}, {ldq_0_bits_uop_is_sys_pc2epc}, {ldq_0_bits_uop_is_sys_pc2epc}, {ldq_0_bits_uop_is_sys_pc2epc}, {ldq_0_bits_uop_is_sys_pc2epc}, {ldq_0_bits_uop_is_sys_pc2epc}, {ldq_23_bits_uop_is_sys_pc2epc}, {ldq_22_bits_uop_is_sys_pc2epc}, {ldq_21_bits_uop_is_sys_pc2epc}, {ldq_20_bits_uop_is_sys_pc2epc}, {ldq_19_bits_uop_is_sys_pc2epc}, {ldq_18_bits_uop_is_sys_pc2epc}, {ldq_17_bits_uop_is_sys_pc2epc}, {ldq_16_bits_uop_is_sys_pc2epc}, {ldq_15_bits_uop_is_sys_pc2epc}, {ldq_14_bits_uop_is_sys_pc2epc}, {ldq_13_bits_uop_is_sys_pc2epc}, {ldq_12_bits_uop_is_sys_pc2epc}, {ldq_11_bits_uop_is_sys_pc2epc}, {ldq_10_bits_uop_is_sys_pc2epc}, {ldq_9_bits_uop_is_sys_pc2epc}, {ldq_8_bits_uop_is_sys_pc2epc}, {ldq_7_bits_uop_is_sys_pc2epc}, {ldq_6_bits_uop_is_sys_pc2epc}, {ldq_5_bits_uop_is_sys_pc2epc}, {ldq_4_bits_uop_is_sys_pc2epc}, {ldq_3_bits_uop_is_sys_pc2epc}, {ldq_2_bits_uop_is_sys_pc2epc}, {ldq_1_bits_uop_is_sys_pc2epc}, {ldq_0_bits_uop_is_sys_pc2epc}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0]       _GEN_162 = {{ldq_0_bits_uop_is_unique}, {ldq_0_bits_uop_is_unique}, {ldq_0_bits_uop_is_unique}, {ldq_0_bits_uop_is_unique}, {ldq_0_bits_uop_is_unique}, {ldq_0_bits_uop_is_unique}, {ldq_0_bits_uop_is_unique}, {ldq_0_bits_uop_is_unique}, {ldq_23_bits_uop_is_unique}, {ldq_22_bits_uop_is_unique}, {ldq_21_bits_uop_is_unique}, {ldq_20_bits_uop_is_unique}, {ldq_19_bits_uop_is_unique}, {ldq_18_bits_uop_is_unique}, {ldq_17_bits_uop_is_unique}, {ldq_16_bits_uop_is_unique}, {ldq_15_bits_uop_is_unique}, {ldq_14_bits_uop_is_unique}, {ldq_13_bits_uop_is_unique}, {ldq_12_bits_uop_is_unique}, {ldq_11_bits_uop_is_unique}, {ldq_10_bits_uop_is_unique}, {ldq_9_bits_uop_is_unique}, {ldq_8_bits_uop_is_unique}, {ldq_7_bits_uop_is_unique}, {ldq_6_bits_uop_is_unique}, {ldq_5_bits_uop_is_unique}, {ldq_4_bits_uop_is_unique}, {ldq_3_bits_uop_is_unique}, {ldq_2_bits_uop_is_unique}, {ldq_1_bits_uop_is_unique}, {ldq_0_bits_uop_is_unique}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0]       _GEN_163 = {{ldq_0_bits_uop_flush_on_commit}, {ldq_0_bits_uop_flush_on_commit}, {ldq_0_bits_uop_flush_on_commit}, {ldq_0_bits_uop_flush_on_commit}, {ldq_0_bits_uop_flush_on_commit}, {ldq_0_bits_uop_flush_on_commit}, {ldq_0_bits_uop_flush_on_commit}, {ldq_0_bits_uop_flush_on_commit}, {ldq_23_bits_uop_flush_on_commit}, {ldq_22_bits_uop_flush_on_commit}, {ldq_21_bits_uop_flush_on_commit}, {ldq_20_bits_uop_flush_on_commit}, {ldq_19_bits_uop_flush_on_commit}, {ldq_18_bits_uop_flush_on_commit}, {ldq_17_bits_uop_flush_on_commit}, {ldq_16_bits_uop_flush_on_commit}, {ldq_15_bits_uop_flush_on_commit}, {ldq_14_bits_uop_flush_on_commit}, {ldq_13_bits_uop_flush_on_commit}, {ldq_12_bits_uop_flush_on_commit}, {ldq_11_bits_uop_flush_on_commit}, {ldq_10_bits_uop_flush_on_commit}, {ldq_9_bits_uop_flush_on_commit}, {ldq_8_bits_uop_flush_on_commit}, {ldq_7_bits_uop_flush_on_commit}, {ldq_6_bits_uop_flush_on_commit}, {ldq_5_bits_uop_flush_on_commit}, {ldq_4_bits_uop_flush_on_commit}, {ldq_3_bits_uop_flush_on_commit}, {ldq_2_bits_uop_flush_on_commit}, {ldq_1_bits_uop_flush_on_commit}, {ldq_0_bits_uop_flush_on_commit}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0]       _GEN_164 = {{ldq_0_bits_uop_ldst_is_rs1}, {ldq_0_bits_uop_ldst_is_rs1}, {ldq_0_bits_uop_ldst_is_rs1}, {ldq_0_bits_uop_ldst_is_rs1}, {ldq_0_bits_uop_ldst_is_rs1}, {ldq_0_bits_uop_ldst_is_rs1}, {ldq_0_bits_uop_ldst_is_rs1}, {ldq_0_bits_uop_ldst_is_rs1}, {ldq_23_bits_uop_ldst_is_rs1}, {ldq_22_bits_uop_ldst_is_rs1}, {ldq_21_bits_uop_ldst_is_rs1}, {ldq_20_bits_uop_ldst_is_rs1}, {ldq_19_bits_uop_ldst_is_rs1}, {ldq_18_bits_uop_ldst_is_rs1}, {ldq_17_bits_uop_ldst_is_rs1}, {ldq_16_bits_uop_ldst_is_rs1}, {ldq_15_bits_uop_ldst_is_rs1}, {ldq_14_bits_uop_ldst_is_rs1}, {ldq_13_bits_uop_ldst_is_rs1}, {ldq_12_bits_uop_ldst_is_rs1}, {ldq_11_bits_uop_ldst_is_rs1}, {ldq_10_bits_uop_ldst_is_rs1}, {ldq_9_bits_uop_ldst_is_rs1}, {ldq_8_bits_uop_ldst_is_rs1}, {ldq_7_bits_uop_ldst_is_rs1}, {ldq_6_bits_uop_ldst_is_rs1}, {ldq_5_bits_uop_ldst_is_rs1}, {ldq_4_bits_uop_ldst_is_rs1}, {ldq_3_bits_uop_ldst_is_rs1}, {ldq_2_bits_uop_ldst_is_rs1}, {ldq_1_bits_uop_ldst_is_rs1}, {ldq_0_bits_uop_ldst_is_rs1}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0][5:0]  _GEN_165 = {{ldq_0_bits_uop_ldst}, {ldq_0_bits_uop_ldst}, {ldq_0_bits_uop_ldst}, {ldq_0_bits_uop_ldst}, {ldq_0_bits_uop_ldst}, {ldq_0_bits_uop_ldst}, {ldq_0_bits_uop_ldst}, {ldq_0_bits_uop_ldst}, {ldq_23_bits_uop_ldst}, {ldq_22_bits_uop_ldst}, {ldq_21_bits_uop_ldst}, {ldq_20_bits_uop_ldst}, {ldq_19_bits_uop_ldst}, {ldq_18_bits_uop_ldst}, {ldq_17_bits_uop_ldst}, {ldq_16_bits_uop_ldst}, {ldq_15_bits_uop_ldst}, {ldq_14_bits_uop_ldst}, {ldq_13_bits_uop_ldst}, {ldq_12_bits_uop_ldst}, {ldq_11_bits_uop_ldst}, {ldq_10_bits_uop_ldst}, {ldq_9_bits_uop_ldst}, {ldq_8_bits_uop_ldst}, {ldq_7_bits_uop_ldst}, {ldq_6_bits_uop_ldst}, {ldq_5_bits_uop_ldst}, {ldq_4_bits_uop_ldst}, {ldq_3_bits_uop_ldst}, {ldq_2_bits_uop_ldst}, {ldq_1_bits_uop_ldst}, {ldq_0_bits_uop_ldst}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0][5:0]  _GEN_166 = {{ldq_0_bits_uop_lrs1}, {ldq_0_bits_uop_lrs1}, {ldq_0_bits_uop_lrs1}, {ldq_0_bits_uop_lrs1}, {ldq_0_bits_uop_lrs1}, {ldq_0_bits_uop_lrs1}, {ldq_0_bits_uop_lrs1}, {ldq_0_bits_uop_lrs1}, {ldq_23_bits_uop_lrs1}, {ldq_22_bits_uop_lrs1}, {ldq_21_bits_uop_lrs1}, {ldq_20_bits_uop_lrs1}, {ldq_19_bits_uop_lrs1}, {ldq_18_bits_uop_lrs1}, {ldq_17_bits_uop_lrs1}, {ldq_16_bits_uop_lrs1}, {ldq_15_bits_uop_lrs1}, {ldq_14_bits_uop_lrs1}, {ldq_13_bits_uop_lrs1}, {ldq_12_bits_uop_lrs1}, {ldq_11_bits_uop_lrs1}, {ldq_10_bits_uop_lrs1}, {ldq_9_bits_uop_lrs1}, {ldq_8_bits_uop_lrs1}, {ldq_7_bits_uop_lrs1}, {ldq_6_bits_uop_lrs1}, {ldq_5_bits_uop_lrs1}, {ldq_4_bits_uop_lrs1}, {ldq_3_bits_uop_lrs1}, {ldq_2_bits_uop_lrs1}, {ldq_1_bits_uop_lrs1}, {ldq_0_bits_uop_lrs1}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0][5:0]  _GEN_167 = {{ldq_0_bits_uop_lrs2}, {ldq_0_bits_uop_lrs2}, {ldq_0_bits_uop_lrs2}, {ldq_0_bits_uop_lrs2}, {ldq_0_bits_uop_lrs2}, {ldq_0_bits_uop_lrs2}, {ldq_0_bits_uop_lrs2}, {ldq_0_bits_uop_lrs2}, {ldq_23_bits_uop_lrs2}, {ldq_22_bits_uop_lrs2}, {ldq_21_bits_uop_lrs2}, {ldq_20_bits_uop_lrs2}, {ldq_19_bits_uop_lrs2}, {ldq_18_bits_uop_lrs2}, {ldq_17_bits_uop_lrs2}, {ldq_16_bits_uop_lrs2}, {ldq_15_bits_uop_lrs2}, {ldq_14_bits_uop_lrs2}, {ldq_13_bits_uop_lrs2}, {ldq_12_bits_uop_lrs2}, {ldq_11_bits_uop_lrs2}, {ldq_10_bits_uop_lrs2}, {ldq_9_bits_uop_lrs2}, {ldq_8_bits_uop_lrs2}, {ldq_7_bits_uop_lrs2}, {ldq_6_bits_uop_lrs2}, {ldq_5_bits_uop_lrs2}, {ldq_4_bits_uop_lrs2}, {ldq_3_bits_uop_lrs2}, {ldq_2_bits_uop_lrs2}, {ldq_1_bits_uop_lrs2}, {ldq_0_bits_uop_lrs2}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0][5:0]  _GEN_168 = {{ldq_0_bits_uop_lrs3}, {ldq_0_bits_uop_lrs3}, {ldq_0_bits_uop_lrs3}, {ldq_0_bits_uop_lrs3}, {ldq_0_bits_uop_lrs3}, {ldq_0_bits_uop_lrs3}, {ldq_0_bits_uop_lrs3}, {ldq_0_bits_uop_lrs3}, {ldq_23_bits_uop_lrs3}, {ldq_22_bits_uop_lrs3}, {ldq_21_bits_uop_lrs3}, {ldq_20_bits_uop_lrs3}, {ldq_19_bits_uop_lrs3}, {ldq_18_bits_uop_lrs3}, {ldq_17_bits_uop_lrs3}, {ldq_16_bits_uop_lrs3}, {ldq_15_bits_uop_lrs3}, {ldq_14_bits_uop_lrs3}, {ldq_13_bits_uop_lrs3}, {ldq_12_bits_uop_lrs3}, {ldq_11_bits_uop_lrs3}, {ldq_10_bits_uop_lrs3}, {ldq_9_bits_uop_lrs3}, {ldq_8_bits_uop_lrs3}, {ldq_7_bits_uop_lrs3}, {ldq_6_bits_uop_lrs3}, {ldq_5_bits_uop_lrs3}, {ldq_4_bits_uop_lrs3}, {ldq_3_bits_uop_lrs3}, {ldq_2_bits_uop_lrs3}, {ldq_1_bits_uop_lrs3}, {ldq_0_bits_uop_lrs3}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0]       _GEN_169 = {{ldq_0_bits_uop_ldst_val}, {ldq_0_bits_uop_ldst_val}, {ldq_0_bits_uop_ldst_val}, {ldq_0_bits_uop_ldst_val}, {ldq_0_bits_uop_ldst_val}, {ldq_0_bits_uop_ldst_val}, {ldq_0_bits_uop_ldst_val}, {ldq_0_bits_uop_ldst_val}, {ldq_23_bits_uop_ldst_val}, {ldq_22_bits_uop_ldst_val}, {ldq_21_bits_uop_ldst_val}, {ldq_20_bits_uop_ldst_val}, {ldq_19_bits_uop_ldst_val}, {ldq_18_bits_uop_ldst_val}, {ldq_17_bits_uop_ldst_val}, {ldq_16_bits_uop_ldst_val}, {ldq_15_bits_uop_ldst_val}, {ldq_14_bits_uop_ldst_val}, {ldq_13_bits_uop_ldst_val}, {ldq_12_bits_uop_ldst_val}, {ldq_11_bits_uop_ldst_val}, {ldq_10_bits_uop_ldst_val}, {ldq_9_bits_uop_ldst_val}, {ldq_8_bits_uop_ldst_val}, {ldq_7_bits_uop_ldst_val}, {ldq_6_bits_uop_ldst_val}, {ldq_5_bits_uop_ldst_val}, {ldq_4_bits_uop_ldst_val}, {ldq_3_bits_uop_ldst_val}, {ldq_2_bits_uop_ldst_val}, {ldq_1_bits_uop_ldst_val}, {ldq_0_bits_uop_ldst_val}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0][1:0]  _GEN_170 = {{ldq_0_bits_uop_dst_rtype}, {ldq_0_bits_uop_dst_rtype}, {ldq_0_bits_uop_dst_rtype}, {ldq_0_bits_uop_dst_rtype}, {ldq_0_bits_uop_dst_rtype}, {ldq_0_bits_uop_dst_rtype}, {ldq_0_bits_uop_dst_rtype}, {ldq_0_bits_uop_dst_rtype}, {ldq_23_bits_uop_dst_rtype}, {ldq_22_bits_uop_dst_rtype}, {ldq_21_bits_uop_dst_rtype}, {ldq_20_bits_uop_dst_rtype}, {ldq_19_bits_uop_dst_rtype}, {ldq_18_bits_uop_dst_rtype}, {ldq_17_bits_uop_dst_rtype}, {ldq_16_bits_uop_dst_rtype}, {ldq_15_bits_uop_dst_rtype}, {ldq_14_bits_uop_dst_rtype}, {ldq_13_bits_uop_dst_rtype}, {ldq_12_bits_uop_dst_rtype}, {ldq_11_bits_uop_dst_rtype}, {ldq_10_bits_uop_dst_rtype}, {ldq_9_bits_uop_dst_rtype}, {ldq_8_bits_uop_dst_rtype}, {ldq_7_bits_uop_dst_rtype}, {ldq_6_bits_uop_dst_rtype}, {ldq_5_bits_uop_dst_rtype}, {ldq_4_bits_uop_dst_rtype}, {ldq_3_bits_uop_dst_rtype}, {ldq_2_bits_uop_dst_rtype}, {ldq_1_bits_uop_dst_rtype}, {ldq_0_bits_uop_dst_rtype}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0][1:0]  _GEN_171 = {{ldq_0_bits_uop_lrs1_rtype}, {ldq_0_bits_uop_lrs1_rtype}, {ldq_0_bits_uop_lrs1_rtype}, {ldq_0_bits_uop_lrs1_rtype}, {ldq_0_bits_uop_lrs1_rtype}, {ldq_0_bits_uop_lrs1_rtype}, {ldq_0_bits_uop_lrs1_rtype}, {ldq_0_bits_uop_lrs1_rtype}, {ldq_23_bits_uop_lrs1_rtype}, {ldq_22_bits_uop_lrs1_rtype}, {ldq_21_bits_uop_lrs1_rtype}, {ldq_20_bits_uop_lrs1_rtype}, {ldq_19_bits_uop_lrs1_rtype}, {ldq_18_bits_uop_lrs1_rtype}, {ldq_17_bits_uop_lrs1_rtype}, {ldq_16_bits_uop_lrs1_rtype}, {ldq_15_bits_uop_lrs1_rtype}, {ldq_14_bits_uop_lrs1_rtype}, {ldq_13_bits_uop_lrs1_rtype}, {ldq_12_bits_uop_lrs1_rtype}, {ldq_11_bits_uop_lrs1_rtype}, {ldq_10_bits_uop_lrs1_rtype}, {ldq_9_bits_uop_lrs1_rtype}, {ldq_8_bits_uop_lrs1_rtype}, {ldq_7_bits_uop_lrs1_rtype}, {ldq_6_bits_uop_lrs1_rtype}, {ldq_5_bits_uop_lrs1_rtype}, {ldq_4_bits_uop_lrs1_rtype}, {ldq_3_bits_uop_lrs1_rtype}, {ldq_2_bits_uop_lrs1_rtype}, {ldq_1_bits_uop_lrs1_rtype}, {ldq_0_bits_uop_lrs1_rtype}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0][1:0]  _GEN_172 = {{ldq_0_bits_uop_lrs2_rtype}, {ldq_0_bits_uop_lrs2_rtype}, {ldq_0_bits_uop_lrs2_rtype}, {ldq_0_bits_uop_lrs2_rtype}, {ldq_0_bits_uop_lrs2_rtype}, {ldq_0_bits_uop_lrs2_rtype}, {ldq_0_bits_uop_lrs2_rtype}, {ldq_0_bits_uop_lrs2_rtype}, {ldq_23_bits_uop_lrs2_rtype}, {ldq_22_bits_uop_lrs2_rtype}, {ldq_21_bits_uop_lrs2_rtype}, {ldq_20_bits_uop_lrs2_rtype}, {ldq_19_bits_uop_lrs2_rtype}, {ldq_18_bits_uop_lrs2_rtype}, {ldq_17_bits_uop_lrs2_rtype}, {ldq_16_bits_uop_lrs2_rtype}, {ldq_15_bits_uop_lrs2_rtype}, {ldq_14_bits_uop_lrs2_rtype}, {ldq_13_bits_uop_lrs2_rtype}, {ldq_12_bits_uop_lrs2_rtype}, {ldq_11_bits_uop_lrs2_rtype}, {ldq_10_bits_uop_lrs2_rtype}, {ldq_9_bits_uop_lrs2_rtype}, {ldq_8_bits_uop_lrs2_rtype}, {ldq_7_bits_uop_lrs2_rtype}, {ldq_6_bits_uop_lrs2_rtype}, {ldq_5_bits_uop_lrs2_rtype}, {ldq_4_bits_uop_lrs2_rtype}, {ldq_3_bits_uop_lrs2_rtype}, {ldq_2_bits_uop_lrs2_rtype}, {ldq_1_bits_uop_lrs2_rtype}, {ldq_0_bits_uop_lrs2_rtype}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0]       _GEN_173 = {{ldq_0_bits_uop_frs3_en}, {ldq_0_bits_uop_frs3_en}, {ldq_0_bits_uop_frs3_en}, {ldq_0_bits_uop_frs3_en}, {ldq_0_bits_uop_frs3_en}, {ldq_0_bits_uop_frs3_en}, {ldq_0_bits_uop_frs3_en}, {ldq_0_bits_uop_frs3_en}, {ldq_23_bits_uop_frs3_en}, {ldq_22_bits_uop_frs3_en}, {ldq_21_bits_uop_frs3_en}, {ldq_20_bits_uop_frs3_en}, {ldq_19_bits_uop_frs3_en}, {ldq_18_bits_uop_frs3_en}, {ldq_17_bits_uop_frs3_en}, {ldq_16_bits_uop_frs3_en}, {ldq_15_bits_uop_frs3_en}, {ldq_14_bits_uop_frs3_en}, {ldq_13_bits_uop_frs3_en}, {ldq_12_bits_uop_frs3_en}, {ldq_11_bits_uop_frs3_en}, {ldq_10_bits_uop_frs3_en}, {ldq_9_bits_uop_frs3_en}, {ldq_8_bits_uop_frs3_en}, {ldq_7_bits_uop_frs3_en}, {ldq_6_bits_uop_frs3_en}, {ldq_5_bits_uop_frs3_en}, {ldq_4_bits_uop_frs3_en}, {ldq_3_bits_uop_frs3_en}, {ldq_2_bits_uop_frs3_en}, {ldq_1_bits_uop_frs3_en}, {ldq_0_bits_uop_frs3_en}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0]       _GEN_174 = {{ldq_0_bits_uop_fp_val}, {ldq_0_bits_uop_fp_val}, {ldq_0_bits_uop_fp_val}, {ldq_0_bits_uop_fp_val}, {ldq_0_bits_uop_fp_val}, {ldq_0_bits_uop_fp_val}, {ldq_0_bits_uop_fp_val}, {ldq_0_bits_uop_fp_val}, {ldq_23_bits_uop_fp_val}, {ldq_22_bits_uop_fp_val}, {ldq_21_bits_uop_fp_val}, {ldq_20_bits_uop_fp_val}, {ldq_19_bits_uop_fp_val}, {ldq_18_bits_uop_fp_val}, {ldq_17_bits_uop_fp_val}, {ldq_16_bits_uop_fp_val}, {ldq_15_bits_uop_fp_val}, {ldq_14_bits_uop_fp_val}, {ldq_13_bits_uop_fp_val}, {ldq_12_bits_uop_fp_val}, {ldq_11_bits_uop_fp_val}, {ldq_10_bits_uop_fp_val}, {ldq_9_bits_uop_fp_val}, {ldq_8_bits_uop_fp_val}, {ldq_7_bits_uop_fp_val}, {ldq_6_bits_uop_fp_val}, {ldq_5_bits_uop_fp_val}, {ldq_4_bits_uop_fp_val}, {ldq_3_bits_uop_fp_val}, {ldq_2_bits_uop_fp_val}, {ldq_1_bits_uop_fp_val}, {ldq_0_bits_uop_fp_val}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0]       _GEN_175 = {{ldq_0_bits_uop_fp_single}, {ldq_0_bits_uop_fp_single}, {ldq_0_bits_uop_fp_single}, {ldq_0_bits_uop_fp_single}, {ldq_0_bits_uop_fp_single}, {ldq_0_bits_uop_fp_single}, {ldq_0_bits_uop_fp_single}, {ldq_0_bits_uop_fp_single}, {ldq_23_bits_uop_fp_single}, {ldq_22_bits_uop_fp_single}, {ldq_21_bits_uop_fp_single}, {ldq_20_bits_uop_fp_single}, {ldq_19_bits_uop_fp_single}, {ldq_18_bits_uop_fp_single}, {ldq_17_bits_uop_fp_single}, {ldq_16_bits_uop_fp_single}, {ldq_15_bits_uop_fp_single}, {ldq_14_bits_uop_fp_single}, {ldq_13_bits_uop_fp_single}, {ldq_12_bits_uop_fp_single}, {ldq_11_bits_uop_fp_single}, {ldq_10_bits_uop_fp_single}, {ldq_9_bits_uop_fp_single}, {ldq_8_bits_uop_fp_single}, {ldq_7_bits_uop_fp_single}, {ldq_6_bits_uop_fp_single}, {ldq_5_bits_uop_fp_single}, {ldq_4_bits_uop_fp_single}, {ldq_3_bits_uop_fp_single}, {ldq_2_bits_uop_fp_single}, {ldq_1_bits_uop_fp_single}, {ldq_0_bits_uop_fp_single}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0]       _GEN_176 = {{ldq_0_bits_uop_xcpt_pf_if}, {ldq_0_bits_uop_xcpt_pf_if}, {ldq_0_bits_uop_xcpt_pf_if}, {ldq_0_bits_uop_xcpt_pf_if}, {ldq_0_bits_uop_xcpt_pf_if}, {ldq_0_bits_uop_xcpt_pf_if}, {ldq_0_bits_uop_xcpt_pf_if}, {ldq_0_bits_uop_xcpt_pf_if}, {ldq_23_bits_uop_xcpt_pf_if}, {ldq_22_bits_uop_xcpt_pf_if}, {ldq_21_bits_uop_xcpt_pf_if}, {ldq_20_bits_uop_xcpt_pf_if}, {ldq_19_bits_uop_xcpt_pf_if}, {ldq_18_bits_uop_xcpt_pf_if}, {ldq_17_bits_uop_xcpt_pf_if}, {ldq_16_bits_uop_xcpt_pf_if}, {ldq_15_bits_uop_xcpt_pf_if}, {ldq_14_bits_uop_xcpt_pf_if}, {ldq_13_bits_uop_xcpt_pf_if}, {ldq_12_bits_uop_xcpt_pf_if}, {ldq_11_bits_uop_xcpt_pf_if}, {ldq_10_bits_uop_xcpt_pf_if}, {ldq_9_bits_uop_xcpt_pf_if}, {ldq_8_bits_uop_xcpt_pf_if}, {ldq_7_bits_uop_xcpt_pf_if}, {ldq_6_bits_uop_xcpt_pf_if}, {ldq_5_bits_uop_xcpt_pf_if}, {ldq_4_bits_uop_xcpt_pf_if}, {ldq_3_bits_uop_xcpt_pf_if}, {ldq_2_bits_uop_xcpt_pf_if}, {ldq_1_bits_uop_xcpt_pf_if}, {ldq_0_bits_uop_xcpt_pf_if}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0]       _GEN_177 = {{ldq_0_bits_uop_xcpt_ae_if}, {ldq_0_bits_uop_xcpt_ae_if}, {ldq_0_bits_uop_xcpt_ae_if}, {ldq_0_bits_uop_xcpt_ae_if}, {ldq_0_bits_uop_xcpt_ae_if}, {ldq_0_bits_uop_xcpt_ae_if}, {ldq_0_bits_uop_xcpt_ae_if}, {ldq_0_bits_uop_xcpt_ae_if}, {ldq_23_bits_uop_xcpt_ae_if}, {ldq_22_bits_uop_xcpt_ae_if}, {ldq_21_bits_uop_xcpt_ae_if}, {ldq_20_bits_uop_xcpt_ae_if}, {ldq_19_bits_uop_xcpt_ae_if}, {ldq_18_bits_uop_xcpt_ae_if}, {ldq_17_bits_uop_xcpt_ae_if}, {ldq_16_bits_uop_xcpt_ae_if}, {ldq_15_bits_uop_xcpt_ae_if}, {ldq_14_bits_uop_xcpt_ae_if}, {ldq_13_bits_uop_xcpt_ae_if}, {ldq_12_bits_uop_xcpt_ae_if}, {ldq_11_bits_uop_xcpt_ae_if}, {ldq_10_bits_uop_xcpt_ae_if}, {ldq_9_bits_uop_xcpt_ae_if}, {ldq_8_bits_uop_xcpt_ae_if}, {ldq_7_bits_uop_xcpt_ae_if}, {ldq_6_bits_uop_xcpt_ae_if}, {ldq_5_bits_uop_xcpt_ae_if}, {ldq_4_bits_uop_xcpt_ae_if}, {ldq_3_bits_uop_xcpt_ae_if}, {ldq_2_bits_uop_xcpt_ae_if}, {ldq_1_bits_uop_xcpt_ae_if}, {ldq_0_bits_uop_xcpt_ae_if}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0]       _GEN_178 = {{ldq_0_bits_uop_xcpt_ma_if}, {ldq_0_bits_uop_xcpt_ma_if}, {ldq_0_bits_uop_xcpt_ma_if}, {ldq_0_bits_uop_xcpt_ma_if}, {ldq_0_bits_uop_xcpt_ma_if}, {ldq_0_bits_uop_xcpt_ma_if}, {ldq_0_bits_uop_xcpt_ma_if}, {ldq_0_bits_uop_xcpt_ma_if}, {ldq_23_bits_uop_xcpt_ma_if}, {ldq_22_bits_uop_xcpt_ma_if}, {ldq_21_bits_uop_xcpt_ma_if}, {ldq_20_bits_uop_xcpt_ma_if}, {ldq_19_bits_uop_xcpt_ma_if}, {ldq_18_bits_uop_xcpt_ma_if}, {ldq_17_bits_uop_xcpt_ma_if}, {ldq_16_bits_uop_xcpt_ma_if}, {ldq_15_bits_uop_xcpt_ma_if}, {ldq_14_bits_uop_xcpt_ma_if}, {ldq_13_bits_uop_xcpt_ma_if}, {ldq_12_bits_uop_xcpt_ma_if}, {ldq_11_bits_uop_xcpt_ma_if}, {ldq_10_bits_uop_xcpt_ma_if}, {ldq_9_bits_uop_xcpt_ma_if}, {ldq_8_bits_uop_xcpt_ma_if}, {ldq_7_bits_uop_xcpt_ma_if}, {ldq_6_bits_uop_xcpt_ma_if}, {ldq_5_bits_uop_xcpt_ma_if}, {ldq_4_bits_uop_xcpt_ma_if}, {ldq_3_bits_uop_xcpt_ma_if}, {ldq_2_bits_uop_xcpt_ma_if}, {ldq_1_bits_uop_xcpt_ma_if}, {ldq_0_bits_uop_xcpt_ma_if}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0]       _GEN_179 = {{ldq_0_bits_uop_bp_debug_if}, {ldq_0_bits_uop_bp_debug_if}, {ldq_0_bits_uop_bp_debug_if}, {ldq_0_bits_uop_bp_debug_if}, {ldq_0_bits_uop_bp_debug_if}, {ldq_0_bits_uop_bp_debug_if}, {ldq_0_bits_uop_bp_debug_if}, {ldq_0_bits_uop_bp_debug_if}, {ldq_23_bits_uop_bp_debug_if}, {ldq_22_bits_uop_bp_debug_if}, {ldq_21_bits_uop_bp_debug_if}, {ldq_20_bits_uop_bp_debug_if}, {ldq_19_bits_uop_bp_debug_if}, {ldq_18_bits_uop_bp_debug_if}, {ldq_17_bits_uop_bp_debug_if}, {ldq_16_bits_uop_bp_debug_if}, {ldq_15_bits_uop_bp_debug_if}, {ldq_14_bits_uop_bp_debug_if}, {ldq_13_bits_uop_bp_debug_if}, {ldq_12_bits_uop_bp_debug_if}, {ldq_11_bits_uop_bp_debug_if}, {ldq_10_bits_uop_bp_debug_if}, {ldq_9_bits_uop_bp_debug_if}, {ldq_8_bits_uop_bp_debug_if}, {ldq_7_bits_uop_bp_debug_if}, {ldq_6_bits_uop_bp_debug_if}, {ldq_5_bits_uop_bp_debug_if}, {ldq_4_bits_uop_bp_debug_if}, {ldq_3_bits_uop_bp_debug_if}, {ldq_2_bits_uop_bp_debug_if}, {ldq_1_bits_uop_bp_debug_if}, {ldq_0_bits_uop_bp_debug_if}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0]       _GEN_180 = {{ldq_0_bits_uop_bp_xcpt_if}, {ldq_0_bits_uop_bp_xcpt_if}, {ldq_0_bits_uop_bp_xcpt_if}, {ldq_0_bits_uop_bp_xcpt_if}, {ldq_0_bits_uop_bp_xcpt_if}, {ldq_0_bits_uop_bp_xcpt_if}, {ldq_0_bits_uop_bp_xcpt_if}, {ldq_0_bits_uop_bp_xcpt_if}, {ldq_23_bits_uop_bp_xcpt_if}, {ldq_22_bits_uop_bp_xcpt_if}, {ldq_21_bits_uop_bp_xcpt_if}, {ldq_20_bits_uop_bp_xcpt_if}, {ldq_19_bits_uop_bp_xcpt_if}, {ldq_18_bits_uop_bp_xcpt_if}, {ldq_17_bits_uop_bp_xcpt_if}, {ldq_16_bits_uop_bp_xcpt_if}, {ldq_15_bits_uop_bp_xcpt_if}, {ldq_14_bits_uop_bp_xcpt_if}, {ldq_13_bits_uop_bp_xcpt_if}, {ldq_12_bits_uop_bp_xcpt_if}, {ldq_11_bits_uop_bp_xcpt_if}, {ldq_10_bits_uop_bp_xcpt_if}, {ldq_9_bits_uop_bp_xcpt_if}, {ldq_8_bits_uop_bp_xcpt_if}, {ldq_7_bits_uop_bp_xcpt_if}, {ldq_6_bits_uop_bp_xcpt_if}, {ldq_5_bits_uop_bp_xcpt_if}, {ldq_4_bits_uop_bp_xcpt_if}, {ldq_3_bits_uop_bp_xcpt_if}, {ldq_2_bits_uop_bp_xcpt_if}, {ldq_1_bits_uop_bp_xcpt_if}, {ldq_0_bits_uop_bp_xcpt_if}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0][1:0]  _GEN_181 = {{ldq_0_bits_uop_debug_fsrc}, {ldq_0_bits_uop_debug_fsrc}, {ldq_0_bits_uop_debug_fsrc}, {ldq_0_bits_uop_debug_fsrc}, {ldq_0_bits_uop_debug_fsrc}, {ldq_0_bits_uop_debug_fsrc}, {ldq_0_bits_uop_debug_fsrc}, {ldq_0_bits_uop_debug_fsrc}, {ldq_23_bits_uop_debug_fsrc}, {ldq_22_bits_uop_debug_fsrc}, {ldq_21_bits_uop_debug_fsrc}, {ldq_20_bits_uop_debug_fsrc}, {ldq_19_bits_uop_debug_fsrc}, {ldq_18_bits_uop_debug_fsrc}, {ldq_17_bits_uop_debug_fsrc}, {ldq_16_bits_uop_debug_fsrc}, {ldq_15_bits_uop_debug_fsrc}, {ldq_14_bits_uop_debug_fsrc}, {ldq_13_bits_uop_debug_fsrc}, {ldq_12_bits_uop_debug_fsrc}, {ldq_11_bits_uop_debug_fsrc}, {ldq_10_bits_uop_debug_fsrc}, {ldq_9_bits_uop_debug_fsrc}, {ldq_8_bits_uop_debug_fsrc}, {ldq_7_bits_uop_debug_fsrc}, {ldq_6_bits_uop_debug_fsrc}, {ldq_5_bits_uop_debug_fsrc}, {ldq_4_bits_uop_debug_fsrc}, {ldq_3_bits_uop_debug_fsrc}, {ldq_2_bits_uop_debug_fsrc}, {ldq_1_bits_uop_debug_fsrc}, {ldq_0_bits_uop_debug_fsrc}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0][1:0]  _GEN_182 = {{ldq_0_bits_uop_debug_tsrc}, {ldq_0_bits_uop_debug_tsrc}, {ldq_0_bits_uop_debug_tsrc}, {ldq_0_bits_uop_debug_tsrc}, {ldq_0_bits_uop_debug_tsrc}, {ldq_0_bits_uop_debug_tsrc}, {ldq_0_bits_uop_debug_tsrc}, {ldq_0_bits_uop_debug_tsrc}, {ldq_23_bits_uop_debug_tsrc}, {ldq_22_bits_uop_debug_tsrc}, {ldq_21_bits_uop_debug_tsrc}, {ldq_20_bits_uop_debug_tsrc}, {ldq_19_bits_uop_debug_tsrc}, {ldq_18_bits_uop_debug_tsrc}, {ldq_17_bits_uop_debug_tsrc}, {ldq_16_bits_uop_debug_tsrc}, {ldq_15_bits_uop_debug_tsrc}, {ldq_14_bits_uop_debug_tsrc}, {ldq_13_bits_uop_debug_tsrc}, {ldq_12_bits_uop_debug_tsrc}, {ldq_11_bits_uop_debug_tsrc}, {ldq_10_bits_uop_debug_tsrc}, {ldq_9_bits_uop_debug_tsrc}, {ldq_8_bits_uop_debug_tsrc}, {ldq_7_bits_uop_debug_tsrc}, {ldq_6_bits_uop_debug_tsrc}, {ldq_5_bits_uop_debug_tsrc}, {ldq_4_bits_uop_debug_tsrc}, {ldq_3_bits_uop_debug_tsrc}, {ldq_2_bits_uop_debug_tsrc}, {ldq_1_bits_uop_debug_tsrc}, {ldq_0_bits_uop_debug_tsrc}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0][39:0] _GEN_183 = {{ldq_0_bits_addr_bits}, {ldq_0_bits_addr_bits}, {ldq_0_bits_addr_bits}, {ldq_0_bits_addr_bits}, {ldq_0_bits_addr_bits}, {ldq_0_bits_addr_bits}, {ldq_0_bits_addr_bits}, {ldq_0_bits_addr_bits}, {ldq_23_bits_addr_bits}, {ldq_22_bits_addr_bits}, {ldq_21_bits_addr_bits}, {ldq_20_bits_addr_bits}, {ldq_19_bits_addr_bits}, {ldq_18_bits_addr_bits}, {ldq_17_bits_addr_bits}, {ldq_16_bits_addr_bits}, {ldq_15_bits_addr_bits}, {ldq_14_bits_addr_bits}, {ldq_13_bits_addr_bits}, {ldq_12_bits_addr_bits}, {ldq_11_bits_addr_bits}, {ldq_10_bits_addr_bits}, {ldq_9_bits_addr_bits}, {ldq_8_bits_addr_bits}, {ldq_7_bits_addr_bits}, {ldq_6_bits_addr_bits}, {ldq_5_bits_addr_bits}, {ldq_4_bits_addr_bits}, {ldq_3_bits_addr_bits}, {ldq_2_bits_addr_bits}, {ldq_1_bits_addr_bits}, {ldq_0_bits_addr_bits}};	// @[lsu.scala:209:16, :465:79]
  wire [39:0]       _GEN_184 = _GEN_183[ldq_retry_idx];	// @[lsu.scala:415:30, :465:79]
  wire [31:0]       _GEN_185 = {{ldq_0_bits_addr_is_virtual}, {ldq_0_bits_addr_is_virtual}, {ldq_0_bits_addr_is_virtual}, {ldq_0_bits_addr_is_virtual}, {ldq_0_bits_addr_is_virtual}, {ldq_0_bits_addr_is_virtual}, {ldq_0_bits_addr_is_virtual}, {ldq_0_bits_addr_is_virtual}, {ldq_23_bits_addr_is_virtual}, {ldq_22_bits_addr_is_virtual}, {ldq_21_bits_addr_is_virtual}, {ldq_20_bits_addr_is_virtual}, {ldq_19_bits_addr_is_virtual}, {ldq_18_bits_addr_is_virtual}, {ldq_17_bits_addr_is_virtual}, {ldq_16_bits_addr_is_virtual}, {ldq_15_bits_addr_is_virtual}, {ldq_14_bits_addr_is_virtual}, {ldq_13_bits_addr_is_virtual}, {ldq_12_bits_addr_is_virtual}, {ldq_11_bits_addr_is_virtual}, {ldq_10_bits_addr_is_virtual}, {ldq_9_bits_addr_is_virtual}, {ldq_8_bits_addr_is_virtual}, {ldq_7_bits_addr_is_virtual}, {ldq_6_bits_addr_is_virtual}, {ldq_5_bits_addr_is_virtual}, {ldq_4_bits_addr_is_virtual}, {ldq_3_bits_addr_is_virtual}, {ldq_2_bits_addr_is_virtual}, {ldq_1_bits_addr_is_virtual}, {ldq_0_bits_addr_is_virtual}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0]       _GEN_186 = {{ldq_0_bits_order_fail}, {ldq_0_bits_order_fail}, {ldq_0_bits_order_fail}, {ldq_0_bits_order_fail}, {ldq_0_bits_order_fail}, {ldq_0_bits_order_fail}, {ldq_0_bits_order_fail}, {ldq_0_bits_order_fail}, {ldq_23_bits_order_fail}, {ldq_22_bits_order_fail}, {ldq_21_bits_order_fail}, {ldq_20_bits_order_fail}, {ldq_19_bits_order_fail}, {ldq_18_bits_order_fail}, {ldq_17_bits_order_fail}, {ldq_16_bits_order_fail}, {ldq_15_bits_order_fail}, {ldq_14_bits_order_fail}, {ldq_13_bits_order_fail}, {ldq_12_bits_order_fail}, {ldq_11_bits_order_fail}, {ldq_10_bits_order_fail}, {ldq_9_bits_order_fail}, {ldq_8_bits_order_fail}, {ldq_7_bits_order_fail}, {ldq_6_bits_order_fail}, {ldq_5_bits_order_fail}, {ldq_4_bits_order_fail}, {ldq_3_bits_order_fail}, {ldq_2_bits_order_fail}, {ldq_1_bits_order_fail}, {ldq_0_bits_order_fail}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0]       _GEN_187 = {{p1_block_load_mask_0}, {p1_block_load_mask_0}, {p1_block_load_mask_0}, {p1_block_load_mask_0}, {p1_block_load_mask_0}, {p1_block_load_mask_0}, {p1_block_load_mask_0}, {p1_block_load_mask_0}, {p1_block_load_mask_23}, {p1_block_load_mask_22}, {p1_block_load_mask_21}, {p1_block_load_mask_20}, {p1_block_load_mask_19}, {p1_block_load_mask_18}, {p1_block_load_mask_17}, {p1_block_load_mask_16}, {p1_block_load_mask_15}, {p1_block_load_mask_14}, {p1_block_load_mask_13}, {p1_block_load_mask_12}, {p1_block_load_mask_11}, {p1_block_load_mask_10}, {p1_block_load_mask_9}, {p1_block_load_mask_8}, {p1_block_load_mask_7}, {p1_block_load_mask_6}, {p1_block_load_mask_5}, {p1_block_load_mask_4}, {p1_block_load_mask_3}, {p1_block_load_mask_2}, {p1_block_load_mask_1}, {p1_block_load_mask_0}};	// @[lsu.scala:398:35, :468:33]
  wire [31:0]       _GEN_188 = {{p2_block_load_mask_0}, {p2_block_load_mask_0}, {p2_block_load_mask_0}, {p2_block_load_mask_0}, {p2_block_load_mask_0}, {p2_block_load_mask_0}, {p2_block_load_mask_0}, {p2_block_load_mask_0}, {p2_block_load_mask_23}, {p2_block_load_mask_22}, {p2_block_load_mask_21}, {p2_block_load_mask_20}, {p2_block_load_mask_19}, {p2_block_load_mask_18}, {p2_block_load_mask_17}, {p2_block_load_mask_16}, {p2_block_load_mask_15}, {p2_block_load_mask_14}, {p2_block_load_mask_13}, {p2_block_load_mask_12}, {p2_block_load_mask_11}, {p2_block_load_mask_10}, {p2_block_load_mask_9}, {p2_block_load_mask_8}, {p2_block_load_mask_7}, {p2_block_load_mask_6}, {p2_block_load_mask_5}, {p2_block_load_mask_4}, {p2_block_load_mask_3}, {p2_block_load_mask_2}, {p2_block_load_mask_1}, {p2_block_load_mask_0}};	// @[lsu.scala:399:35, :469:33]
  reg               can_fire_load_retry_REG;	// @[lsu.scala:470:40]
  wire              _GEN_189 = _GEN_1[stq_retry_idx];	// @[lsu.scala:223:42, :422:30, :478:79]
  wire [15:0]       _GEN_190 = _GEN_27[stq_retry_idx];	// @[lsu.scala:223:42, :422:30, :478:79]
  wire [6:0]        mem_stq_retry_e_out_bits_uop_rob_idx = _GEN_35[stq_retry_idx];	// @[lsu.scala:223:42, :422:30, :478:79]
  wire [4:0]        _GEN_191 = _GEN_36[stq_retry_idx];	// @[lsu.scala:223:42, :422:30, :478:79]
  wire [4:0]        mem_stq_retry_e_out_bits_uop_stq_idx = _GEN_37[stq_retry_idx];	// @[lsu.scala:223:42, :422:30, :478:79]
  wire [6:0]        _GEN_192 = _GEN_39[stq_retry_idx];	// @[lsu.scala:223:42, :422:30, :478:79]
  wire [1:0]        mem_stq_retry_e_out_bits_uop_mem_size = _GEN_54[stq_retry_idx];	// @[lsu.scala:223:42, :422:30, :478:79]
  wire              mem_stq_retry_e_out_bits_uop_is_amo = _GEN_60[stq_retry_idx];	// @[lsu.scala:223:42, :422:30, :478:79]
  wire [39:0]       _GEN_193 = _GEN_87[stq_retry_idx];	// @[lsu.scala:223:42, :422:30, :478:79]
  reg               can_fire_sta_retry_REG;	// @[lsu.scala:482:41]
  wire              can_fire_store_commit_0 = _GEN_2 & ~_GEN_58 & ~mem_xcpt_valids_0 & ~_GEN_50 & (_GEN_93[stq_execute_head] | _GEN_61 & _GEN_86[stq_execute_head] & ~_GEN_89[stq_execute_head] & _GEN_90[stq_execute_head]);	// @[lsu.scala:219:29, :223:42, :490:33, :491:33, :492:33, :493:79, :494:62, :496:{66,101}, :669:32]
  wire [15:0]       _GEN_194 = _GEN_95[ldq_wakeup_idx];	// @[lsu.scala:264:49, :430:31, :502:88]
  wire [4:0]        mem_ldq_wakeup_e_out_bits_uop_stq_idx = _GEN_96[ldq_wakeup_idx];	// @[lsu.scala:264:49, :430:31, :502:88]
  wire [1:0]        mem_ldq_wakeup_e_out_bits_uop_mem_size = _GEN_97[ldq_wakeup_idx];	// @[lsu.scala:264:49, :430:31, :502:88]
  wire [39:0]       _GEN_195 = _GEN_183[ldq_wakeup_idx];	// @[lsu.scala:430:31, :465:79, :502:88]
  wire              _GEN_196 = _GEN_185[ldq_wakeup_idx];	// @[lsu.scala:430:31, :465:79, :502:88]
  wire [31:0]       _GEN_197 = {{ldq_0_bits_addr_is_uncacheable}, {ldq_0_bits_addr_is_uncacheable}, {ldq_0_bits_addr_is_uncacheable}, {ldq_0_bits_addr_is_uncacheable}, {ldq_0_bits_addr_is_uncacheable}, {ldq_0_bits_addr_is_uncacheable}, {ldq_0_bits_addr_is_uncacheable}, {ldq_0_bits_addr_is_uncacheable}, {ldq_23_bits_addr_is_uncacheable}, {ldq_22_bits_addr_is_uncacheable}, {ldq_21_bits_addr_is_uncacheable}, {ldq_20_bits_addr_is_uncacheable}, {ldq_19_bits_addr_is_uncacheable}, {ldq_18_bits_addr_is_uncacheable}, {ldq_17_bits_addr_is_uncacheable}, {ldq_16_bits_addr_is_uncacheable}, {ldq_15_bits_addr_is_uncacheable}, {ldq_14_bits_addr_is_uncacheable}, {ldq_13_bits_addr_is_uncacheable}, {ldq_12_bits_addr_is_uncacheable}, {ldq_11_bits_addr_is_uncacheable}, {ldq_10_bits_addr_is_uncacheable}, {ldq_9_bits_addr_is_uncacheable}, {ldq_8_bits_addr_is_uncacheable}, {ldq_7_bits_addr_is_uncacheable}, {ldq_6_bits_addr_is_uncacheable}, {ldq_5_bits_addr_is_uncacheable}, {ldq_4_bits_addr_is_uncacheable}, {ldq_3_bits_addr_is_uncacheable}, {ldq_2_bits_addr_is_uncacheable}, {ldq_1_bits_addr_is_uncacheable}, {ldq_0_bits_addr_is_uncacheable}};	// @[lsu.scala:209:16, :502:88]
  wire              _GEN_198 = _GEN_99[ldq_wakeup_idx];	// @[lsu.scala:264:49, :430:31, :502:88]
  wire [31:0]       _GEN_199 = {{ldq_0_bits_succeeded}, {ldq_0_bits_succeeded}, {ldq_0_bits_succeeded}, {ldq_0_bits_succeeded}, {ldq_0_bits_succeeded}, {ldq_0_bits_succeeded}, {ldq_0_bits_succeeded}, {ldq_0_bits_succeeded}, {ldq_23_bits_succeeded}, {ldq_22_bits_succeeded}, {ldq_21_bits_succeeded}, {ldq_20_bits_succeeded}, {ldq_19_bits_succeeded}, {ldq_18_bits_succeeded}, {ldq_17_bits_succeeded}, {ldq_16_bits_succeeded}, {ldq_15_bits_succeeded}, {ldq_14_bits_succeeded}, {ldq_13_bits_succeeded}, {ldq_12_bits_succeeded}, {ldq_11_bits_succeeded}, {ldq_10_bits_succeeded}, {ldq_9_bits_succeeded}, {ldq_8_bits_succeeded}, {ldq_7_bits_succeeded}, {ldq_6_bits_succeeded}, {ldq_5_bits_succeeded}, {ldq_4_bits_succeeded}, {ldq_3_bits_succeeded}, {ldq_2_bits_succeeded}, {ldq_1_bits_succeeded}, {ldq_0_bits_succeeded}};	// @[lsu.scala:209:16, :502:88]
  wire [23:0]       mem_ldq_wakeup_e_out_bits_st_dep_mask = _GEN_100[ldq_wakeup_idx];	// @[lsu.scala:264:49, :430:31, :502:88]
  wire              will_fire_load_incoming_0_will_fire = io_core_exe_0_req_valid & io_core_exe_0_req_bits_uop_ctrl_is_load;	// @[lsu.scala:441:63, :536:61]
  wire              will_fire_stad_incoming_0_will_fire = _can_fire_sta_incoming_T & io_core_exe_0_req_bits_uop_ctrl_is_std & ~will_fire_load_incoming_0_will_fire & ~will_fire_load_incoming_0_will_fire;	// @[lsu.scala:444:63, :534:{35,63}, :535:35, :536:61]
  wire              _will_fire_stad_incoming_0_T_2 = ~will_fire_load_incoming_0_will_fire & ~will_fire_stad_incoming_0_will_fire;	// @[lsu.scala:536:61, :538:{31,34}]
  wire              _will_fire_stad_incoming_0_T_5 = ~will_fire_load_incoming_0_will_fire & ~will_fire_stad_incoming_0_will_fire;	// @[lsu.scala:536:61, :539:{31,34}]
  wire              will_fire_sta_incoming_0_will_fire = _can_fire_sta_incoming_T & ~io_core_exe_0_req_bits_uop_ctrl_is_std & _will_fire_stad_incoming_0_T_2 & _will_fire_stad_incoming_0_T_5 & ~will_fire_stad_incoming_0_will_fire;	// @[lsu.scala:444:63, :449:66, :536:61, :537:35, :538:31, :539:31]
  wire              _will_fire_std_incoming_0_T_2 = _will_fire_stad_incoming_0_T_2 & ~will_fire_sta_incoming_0_will_fire;	// @[lsu.scala:536:61, :538:{31,34}]
  wire              _will_fire_sfence_0_T_5 = _will_fire_stad_incoming_0_T_5 & ~will_fire_sta_incoming_0_will_fire;	// @[lsu.scala:536:61, :539:{31,34}]
  wire              _will_fire_sta_incoming_0_T_11 = ~will_fire_stad_incoming_0_will_fire & ~will_fire_sta_incoming_0_will_fire;	// @[lsu.scala:536:61, :541:{31,34}]
  wire              will_fire_std_incoming_0_will_fire = io_core_exe_0_req_valid & io_core_exe_0_req_bits_uop_ctrl_is_std & ~io_core_exe_0_req_bits_uop_ctrl_is_sta & _will_fire_sta_incoming_0_T_11;	// @[lsu.scala:453:66, :536:61, :541:31]
  wire              _will_fire_std_incoming_0_T_11 = _will_fire_sta_incoming_0_T_11 & ~will_fire_std_incoming_0_will_fire;	// @[lsu.scala:536:61, :541:{31,34}]
  wire              will_fire_sfence_0_will_fire = io_core_exe_0_req_valid & io_core_exe_0_req_bits_sfence_valid & _will_fire_std_incoming_0_T_2 & _will_fire_std_incoming_0_T_11;	// @[lsu.scala:536:61, :538:31, :541:31]
  wire              _will_fire_release_0_T_2 = _will_fire_std_incoming_0_T_2 & ~will_fire_sfence_0_will_fire;	// @[lsu.scala:536:61, :538:{31,34}]
  wire              will_fire_release_0_will_fire = io_dmem_release_valid & _will_fire_sfence_0_T_5;	// @[lsu.scala:534:63, :536:61, :539:31]
  wire              _will_fire_hella_wakeup_0_T_5 = _will_fire_sfence_0_T_5 & ~will_fire_release_0_will_fire;	// @[lsu.scala:536:61, :539:{31,34}]
  wire              will_fire_hella_incoming_0_will_fire = _GEN_0 & _T_2013 & _will_fire_release_0_T_2 & ~will_fire_load_incoming_0_will_fire;	// @[lsu.scala:518:42, :535:65, :536:{35,61}, :538:31, :1529:34, :1535:{28,38}]
  wire              _will_fire_hella_wakeup_0_T_2 = _will_fire_release_0_T_2 & ~will_fire_hella_incoming_0_will_fire;	// @[lsu.scala:536:61, :538:{31,34}]
  wire              _will_fire_hella_incoming_0_T_8 = ~will_fire_load_incoming_0_will_fire & ~will_fire_hella_incoming_0_will_fire;	// @[lsu.scala:536:61, :540:{31,34}]
  wire              will_fire_hella_wakeup_0_will_fire = _GEN & _T_2024 & _will_fire_hella_incoming_0_T_8;	// @[lsu.scala:521:42, :535:65, :536:61, :540:31, :1529:34, :1535:38, :1552:43, :1555:38, :1562:40, :1578:{28,42}]
  wire              _will_fire_hella_wakeup_0_T_8 = _will_fire_hella_incoming_0_T_8 & ~will_fire_hella_wakeup_0_will_fire;	// @[lsu.scala:536:61, :540:{31,34}]
  wire              will_fire_load_retry_0_will_fire = _GEN_94[ldq_retry_idx] & _GEN_98[ldq_retry_idx] & _GEN_185[ldq_retry_idx] & ~_GEN_187[ldq_retry_idx] & ~_GEN_188[ldq_retry_idx] & can_fire_load_retry_REG & ~store_needs_order & ~_GEN_186[ldq_retry_idx] & _will_fire_hella_wakeup_0_T_2 & _will_fire_hella_wakeup_0_T_5 & _will_fire_hella_wakeup_0_T_8;	// @[lsu.scala:264:49, :305:44, :407:35, :415:30, :465:79, :468:33, :469:33, :470:40, :471:33, :473:33, :535:65, :536:61, :538:31, :539:31, :540:31, :1497:3, :1498:64]
  wire              _will_fire_load_retry_0_T_2 = _will_fire_hella_wakeup_0_T_2 & ~will_fire_load_retry_0_will_fire;	// @[lsu.scala:536:61, :538:{31,34}]
  wire              _will_fire_load_retry_0_T_5 = _will_fire_hella_wakeup_0_T_5 & ~will_fire_load_retry_0_will_fire;	// @[lsu.scala:536:61, :539:{31,34}]
  wire              _will_fire_sta_retry_0_T_8 = _will_fire_hella_wakeup_0_T_8 & ~will_fire_load_retry_0_will_fire;	// @[lsu.scala:536:61, :540:{31,34}]
  wire              will_fire_sta_retry_0_will_fire = _GEN_189 & _GEN_86[stq_retry_idx] & _GEN_89[stq_retry_idx] & can_fire_sta_retry_REG & _will_fire_load_retry_0_T_2 & _will_fire_load_retry_0_T_5 & _will_fire_std_incoming_0_T_11 & ~will_fire_sfence_0_will_fire;	// @[lsu.scala:223:42, :422:30, :478:79, :482:41, :536:61, :538:31, :539:31, :541:{31,34}]
  assign _will_fire_store_commit_0_T_2 = _will_fire_load_retry_0_T_2 & ~will_fire_sta_retry_0_will_fire;	// @[lsu.scala:536:61, :538:{31,34}]
  wire              will_fire_load_wakeup_0_will_fire = _GEN_94[ldq_wakeup_idx] & _GEN_98[ldq_wakeup_idx] & ~_GEN_199[ldq_wakeup_idx] & ~_GEN_196 & ~_GEN_198 & ~_GEN_186[ldq_wakeup_idx] & ~_GEN_187[ldq_wakeup_idx] & ~_GEN_188[ldq_wakeup_idx] & ~store_needs_order & ~block_load_wakeup & (~_GEN_197[ldq_wakeup_idx] | io_core_commit_load_at_rob_head & ldq_head == ldq_wakeup_idx & mem_ldq_wakeup_e_out_bits_st_dep_mask == 24'h0) & _will_fire_load_retry_0_T_5 & ~will_fire_sta_retry_0_will_fire & _will_fire_sta_retry_0_T_8;	// @[lsu.scala:214:29, :259:32, :264:49, :305:44, :407:35, :430:31, :465:79, :468:33, :469:33, :471:33, :502:88, :504:31, :505:31, :506:31, :507:31, :508:31, :509:31, :511:31, :513:{32,71}, :514:{84,103}, :515:112, :535:65, :536:61, :539:{31,34}, :540:31, :1201:80, :1212:43, :1213:25, :1497:3, :1498:64]
  wire              will_fire_store_commit_0_will_fire = can_fire_store_commit_0 & _will_fire_sta_retry_0_T_8 & ~will_fire_load_wakeup_0_will_fire;	// @[lsu.scala:493:79, :535:65, :536:61, :540:{31,34}]
  wire              _T_184 = will_fire_load_incoming_0_will_fire | will_fire_stad_incoming_0_will_fire;	// @[lsu.scala:536:61, :567:63]
  wire              _GEN_200 = ldq_wakeup_idx == 5'h0;	// @[lsu.scala:430:31, :570:49]
  wire              _GEN_201 = ldq_wakeup_idx == 5'h1;	// @[lsu.scala:305:44, :430:31, :570:49]
  wire              _GEN_202 = ldq_wakeup_idx == 5'h2;	// @[lsu.scala:305:44, :430:31, :570:49]
  wire              _GEN_203 = ldq_wakeup_idx == 5'h3;	// @[lsu.scala:305:44, :430:31, :570:49]
  wire              _GEN_204 = ldq_wakeup_idx == 5'h4;	// @[lsu.scala:305:44, :430:31, :570:49]
  wire              _GEN_205 = ldq_wakeup_idx == 5'h5;	// @[lsu.scala:305:44, :430:31, :570:49]
  wire              _GEN_206 = ldq_wakeup_idx == 5'h6;	// @[lsu.scala:305:44, :430:31, :570:49]
  wire              _GEN_207 = ldq_wakeup_idx == 5'h7;	// @[lsu.scala:305:44, :430:31, :570:49]
  wire              _GEN_208 = ldq_wakeup_idx == 5'h8;	// @[lsu.scala:305:44, :430:31, :570:49]
  wire              _GEN_209 = ldq_wakeup_idx == 5'h9;	// @[lsu.scala:305:44, :430:31, :570:49]
  wire              _GEN_210 = ldq_wakeup_idx == 5'hA;	// @[lsu.scala:305:44, :430:31, :570:49]
  wire              _GEN_211 = ldq_wakeup_idx == 5'hB;	// @[lsu.scala:305:44, :430:31, :570:49]
  wire              _GEN_212 = ldq_wakeup_idx == 5'hC;	// @[lsu.scala:305:44, :430:31, :570:49]
  wire              _GEN_213 = ldq_wakeup_idx == 5'hD;	// @[lsu.scala:305:44, :430:31, :570:49]
  wire              _GEN_214 = ldq_wakeup_idx == 5'hE;	// @[lsu.scala:305:44, :430:31, :570:49]
  wire              _GEN_215 = ldq_wakeup_idx == 5'hF;	// @[lsu.scala:305:44, :430:31, :570:49]
  wire              _GEN_216 = ldq_wakeup_idx == 5'h10;	// @[lsu.scala:305:44, :430:31, :570:49]
  wire              _GEN_217 = ldq_wakeup_idx == 5'h11;	// @[lsu.scala:305:44, :430:31, :570:49]
  wire              _GEN_218 = ldq_wakeup_idx == 5'h12;	// @[lsu.scala:305:44, :430:31, :570:49]
  wire              _GEN_219 = ldq_wakeup_idx == 5'h13;	// @[lsu.scala:305:44, :430:31, :570:49]
  wire              _GEN_220 = ldq_wakeup_idx == 5'h14;	// @[lsu.scala:305:44, :430:31, :570:49]
  wire              _GEN_221 = ldq_wakeup_idx == 5'h15;	// @[lsu.scala:305:44, :430:31, :570:49]
  wire              _GEN_222 = ldq_wakeup_idx == 5'h16;	// @[lsu.scala:305:44, :430:31, :570:49]
  wire              _GEN_223 = ldq_wakeup_idx == 5'h17;	// @[lsu.scala:430:31, :570:49, util.scala:205:25]
  wire              _GEN_224 = io_core_exe_0_req_bits_uop_ldq_idx == 5'h0;	// @[lsu.scala:572:52]
  wire              _GEN_225 = io_core_exe_0_req_bits_uop_ldq_idx == 5'h1;	// @[lsu.scala:305:44, :572:52]
  wire              _GEN_226 = io_core_exe_0_req_bits_uop_ldq_idx == 5'h2;	// @[lsu.scala:305:44, :572:52]
  wire              _GEN_227 = io_core_exe_0_req_bits_uop_ldq_idx == 5'h3;	// @[lsu.scala:305:44, :572:52]
  wire              _GEN_228 = io_core_exe_0_req_bits_uop_ldq_idx == 5'h4;	// @[lsu.scala:305:44, :572:52]
  wire              _GEN_229 = io_core_exe_0_req_bits_uop_ldq_idx == 5'h5;	// @[lsu.scala:305:44, :572:52]
  wire              _GEN_230 = io_core_exe_0_req_bits_uop_ldq_idx == 5'h6;	// @[lsu.scala:305:44, :572:52]
  wire              _GEN_231 = io_core_exe_0_req_bits_uop_ldq_idx == 5'h7;	// @[lsu.scala:305:44, :572:52]
  wire              _GEN_232 = io_core_exe_0_req_bits_uop_ldq_idx == 5'h8;	// @[lsu.scala:305:44, :572:52]
  wire              _GEN_233 = io_core_exe_0_req_bits_uop_ldq_idx == 5'h9;	// @[lsu.scala:305:44, :572:52]
  wire              _GEN_234 = io_core_exe_0_req_bits_uop_ldq_idx == 5'hA;	// @[lsu.scala:305:44, :572:52]
  wire              _GEN_235 = io_core_exe_0_req_bits_uop_ldq_idx == 5'hB;	// @[lsu.scala:305:44, :572:52]
  wire              _GEN_236 = io_core_exe_0_req_bits_uop_ldq_idx == 5'hC;	// @[lsu.scala:305:44, :572:52]
  wire              _GEN_237 = io_core_exe_0_req_bits_uop_ldq_idx == 5'hD;	// @[lsu.scala:305:44, :572:52]
  wire              _GEN_238 = io_core_exe_0_req_bits_uop_ldq_idx == 5'hE;	// @[lsu.scala:305:44, :572:52]
  wire              _GEN_239 = io_core_exe_0_req_bits_uop_ldq_idx == 5'hF;	// @[lsu.scala:305:44, :572:52]
  wire              _GEN_240 = io_core_exe_0_req_bits_uop_ldq_idx == 5'h10;	// @[lsu.scala:305:44, :572:52]
  wire              _GEN_241 = io_core_exe_0_req_bits_uop_ldq_idx == 5'h11;	// @[lsu.scala:305:44, :572:52]
  wire              _GEN_242 = io_core_exe_0_req_bits_uop_ldq_idx == 5'h12;	// @[lsu.scala:305:44, :572:52]
  wire              _GEN_243 = io_core_exe_0_req_bits_uop_ldq_idx == 5'h13;	// @[lsu.scala:305:44, :572:52]
  wire              _GEN_244 = io_core_exe_0_req_bits_uop_ldq_idx == 5'h14;	// @[lsu.scala:305:44, :572:52]
  wire              _GEN_245 = io_core_exe_0_req_bits_uop_ldq_idx == 5'h15;	// @[lsu.scala:305:44, :572:52]
  wire              _GEN_246 = io_core_exe_0_req_bits_uop_ldq_idx == 5'h16;	// @[lsu.scala:305:44, :572:52]
  wire              _GEN_247 = io_core_exe_0_req_bits_uop_ldq_idx == 5'h17;	// @[lsu.scala:572:52, util.scala:205:25]
  wire              _GEN_248 = ldq_retry_idx == 5'h0;	// @[lsu.scala:415:30, :574:49]
  wire              _GEN_249 = will_fire_load_retry_0_will_fire & _GEN_248;	// @[lsu.scala:397:36, :536:61, :573:43, :574:49]
  wire              _GEN_250 = ldq_retry_idx == 5'h1;	// @[lsu.scala:305:44, :415:30, :574:49]
  wire              _GEN_251 = will_fire_load_retry_0_will_fire & _GEN_250;	// @[lsu.scala:397:36, :536:61, :573:43, :574:49]
  wire              _GEN_252 = ldq_retry_idx == 5'h2;	// @[lsu.scala:305:44, :415:30, :574:49]
  wire              _GEN_253 = will_fire_load_retry_0_will_fire & _GEN_252;	// @[lsu.scala:397:36, :536:61, :573:43, :574:49]
  wire              _GEN_254 = ldq_retry_idx == 5'h3;	// @[lsu.scala:305:44, :415:30, :574:49]
  wire              _GEN_255 = will_fire_load_retry_0_will_fire & _GEN_254;	// @[lsu.scala:397:36, :536:61, :573:43, :574:49]
  wire              _GEN_256 = ldq_retry_idx == 5'h4;	// @[lsu.scala:305:44, :415:30, :574:49]
  wire              _GEN_257 = will_fire_load_retry_0_will_fire & _GEN_256;	// @[lsu.scala:397:36, :536:61, :573:43, :574:49]
  wire              _GEN_258 = ldq_retry_idx == 5'h5;	// @[lsu.scala:305:44, :415:30, :574:49]
  wire              _GEN_259 = will_fire_load_retry_0_will_fire & _GEN_258;	// @[lsu.scala:397:36, :536:61, :573:43, :574:49]
  wire              _GEN_260 = ldq_retry_idx == 5'h6;	// @[lsu.scala:305:44, :415:30, :574:49]
  wire              _GEN_261 = will_fire_load_retry_0_will_fire & _GEN_260;	// @[lsu.scala:397:36, :536:61, :573:43, :574:49]
  wire              _GEN_262 = ldq_retry_idx == 5'h7;	// @[lsu.scala:305:44, :415:30, :574:49]
  wire              _GEN_263 = will_fire_load_retry_0_will_fire & _GEN_262;	// @[lsu.scala:397:36, :536:61, :573:43, :574:49]
  wire              _GEN_264 = ldq_retry_idx == 5'h8;	// @[lsu.scala:305:44, :415:30, :574:49]
  wire              _GEN_265 = will_fire_load_retry_0_will_fire & _GEN_264;	// @[lsu.scala:397:36, :536:61, :573:43, :574:49]
  wire              _GEN_266 = ldq_retry_idx == 5'h9;	// @[lsu.scala:305:44, :415:30, :574:49]
  wire              _GEN_267 = will_fire_load_retry_0_will_fire & _GEN_266;	// @[lsu.scala:397:36, :536:61, :573:43, :574:49]
  wire              _GEN_268 = ldq_retry_idx == 5'hA;	// @[lsu.scala:305:44, :415:30, :574:49]
  wire              _GEN_269 = will_fire_load_retry_0_will_fire & _GEN_268;	// @[lsu.scala:397:36, :536:61, :573:43, :574:49]
  wire              _GEN_270 = ldq_retry_idx == 5'hB;	// @[lsu.scala:305:44, :415:30, :574:49]
  wire              _GEN_271 = will_fire_load_retry_0_will_fire & _GEN_270;	// @[lsu.scala:397:36, :536:61, :573:43, :574:49]
  wire              _GEN_272 = ldq_retry_idx == 5'hC;	// @[lsu.scala:305:44, :415:30, :574:49]
  wire              _GEN_273 = will_fire_load_retry_0_will_fire & _GEN_272;	// @[lsu.scala:397:36, :536:61, :573:43, :574:49]
  wire              _GEN_274 = ldq_retry_idx == 5'hD;	// @[lsu.scala:305:44, :415:30, :574:49]
  wire              _GEN_275 = will_fire_load_retry_0_will_fire & _GEN_274;	// @[lsu.scala:397:36, :536:61, :573:43, :574:49]
  wire              _GEN_276 = ldq_retry_idx == 5'hE;	// @[lsu.scala:305:44, :415:30, :574:49]
  wire              _GEN_277 = will_fire_load_retry_0_will_fire & _GEN_276;	// @[lsu.scala:397:36, :536:61, :573:43, :574:49]
  wire              _GEN_278 = ldq_retry_idx == 5'hF;	// @[lsu.scala:305:44, :415:30, :574:49]
  wire              _GEN_279 = will_fire_load_retry_0_will_fire & _GEN_278;	// @[lsu.scala:397:36, :536:61, :573:43, :574:49]
  wire              _GEN_280 = ldq_retry_idx == 5'h10;	// @[lsu.scala:305:44, :415:30, :574:49]
  wire              _GEN_281 = will_fire_load_retry_0_will_fire & _GEN_280;	// @[lsu.scala:397:36, :536:61, :573:43, :574:49]
  wire              _GEN_282 = ldq_retry_idx == 5'h11;	// @[lsu.scala:305:44, :415:30, :574:49]
  wire              _GEN_283 = will_fire_load_retry_0_will_fire & _GEN_282;	// @[lsu.scala:397:36, :536:61, :573:43, :574:49]
  wire              _GEN_284 = ldq_retry_idx == 5'h12;	// @[lsu.scala:305:44, :415:30, :574:49]
  wire              _GEN_285 = will_fire_load_retry_0_will_fire & _GEN_284;	// @[lsu.scala:397:36, :536:61, :573:43, :574:49]
  wire              _GEN_286 = ldq_retry_idx == 5'h13;	// @[lsu.scala:305:44, :415:30, :574:49]
  wire              _GEN_287 = will_fire_load_retry_0_will_fire & _GEN_286;	// @[lsu.scala:397:36, :536:61, :573:43, :574:49]
  wire              _GEN_288 = ldq_retry_idx == 5'h14;	// @[lsu.scala:305:44, :415:30, :574:49]
  wire              _GEN_289 = will_fire_load_retry_0_will_fire & _GEN_288;	// @[lsu.scala:397:36, :536:61, :573:43, :574:49]
  wire              _GEN_290 = ldq_retry_idx == 5'h15;	// @[lsu.scala:305:44, :415:30, :574:49]
  wire              _GEN_291 = will_fire_load_retry_0_will_fire & _GEN_290;	// @[lsu.scala:397:36, :536:61, :573:43, :574:49]
  wire              _GEN_292 = ldq_retry_idx == 5'h16;	// @[lsu.scala:305:44, :415:30, :574:49]
  wire              _GEN_293 = will_fire_load_retry_0_will_fire & _GEN_292;	// @[lsu.scala:397:36, :536:61, :573:43, :574:49]
  wire              _GEN_294 = ldq_retry_idx == 5'h17;	// @[lsu.scala:415:30, :574:49, util.scala:205:25]
  wire              _GEN_295 = will_fire_load_retry_0_will_fire & _GEN_294;	// @[lsu.scala:397:36, :536:61, :573:43, :574:49]
  wire              _exe_tlb_uop_T_2 = _T_184 | will_fire_sta_incoming_0_will_fire | will_fire_sfence_0_will_fire;	// @[lsu.scala:536:61, :567:63, :599:53]
  wire              _exe_tlb_uop_T_4_uses_ldq = will_fire_sta_retry_0_will_fire & _GEN_62[stq_retry_idx];	// @[lsu.scala:223:42, :422:30, :478:79, :536:61, :602:24]
  wire              _exe_tlb_uop_T_4_uses_stq = will_fire_sta_retry_0_will_fire & _GEN_63[stq_retry_idx];	// @[lsu.scala:223:42, :422:30, :478:79, :536:61, :602:24]
  wire              exe_tlb_uop_0_ctrl_is_load = _exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ctrl_is_load : will_fire_load_retry_0_will_fire ? _GEN_115[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_17[stq_retry_idx];	// @[lsu.scala:223:42, :415:30, :422:30, :465:79, :478:79, :536:61, :597:24, :599:53, :601:24, :602:24]
  wire              exe_tlb_uop_0_ctrl_is_sta = _exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ctrl_is_sta : will_fire_load_retry_0_will_fire ? _GEN_116[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_18[stq_retry_idx];	// @[lsu.scala:223:42, :415:30, :422:30, :465:79, :478:79, :536:61, :597:24, :599:53, :601:24, :602:24]
  wire [15:0]       exe_tlb_uop_0_br_mask = _exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_br_mask : will_fire_load_retry_0_will_fire ? _GEN_125 : will_fire_sta_retry_0_will_fire ? _GEN_190 : 16'h0;	// @[lsu.scala:465:79, :478:79, :536:61, :597:24, :599:53, :601:24, :602:24]
  wire [4:0]        exe_tlb_uop_0_mem_cmd = _exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_mem_cmd : will_fire_load_retry_0_will_fire ? _GEN_152[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_53[stq_retry_idx] : 5'h0;	// @[lsu.scala:223:42, :415:30, :422:30, :465:79, :478:79, :536:61, :597:24, :599:53, :601:24, :602:24]
  wire [1:0]        exe_tlb_uop_0_mem_size = _exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_mem_size : will_fire_load_retry_0_will_fire ? mem_ldq_retry_e_out_bits_uop_mem_size : will_fire_sta_retry_0_will_fire ? mem_stq_retry_e_out_bits_uop_mem_size : 2'h0;	// @[lsu.scala:465:79, :478:79, :536:61, :597:24, :599:53, :601:24, :602:24]
  wire              exe_tlb_uop_0_is_fence = _exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_is_fence : will_fire_load_retry_0_will_fire ? _GEN_154[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_57[stq_retry_idx];	// @[lsu.scala:223:42, :415:30, :422:30, :465:79, :478:79, :536:61, :597:24, :599:53, :601:24, :602:24]
  wire              _mem_xcpt_uops_WIRE_0_uses_ldq = _exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_uses_ldq : will_fire_load_retry_0_will_fire ? _GEN_158 : _exe_tlb_uop_T_4_uses_ldq;	// @[lsu.scala:465:79, :536:61, :597:24, :599:53, :601:24, :602:24]
  wire              _mem_xcpt_uops_WIRE_0_uses_stq = _exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_uses_stq : will_fire_load_retry_0_will_fire ? _GEN_160 : _exe_tlb_uop_T_4_uses_stq;	// @[lsu.scala:465:79, :536:61, :597:24, :599:53, :601:24, :602:24]
  wire              _exe_tlb_vaddr_T_1 = _T_184 | will_fire_sta_incoming_0_will_fire;	// @[lsu.scala:536:61, :567:63, :608:53]
  wire [39:0]       _GEN_296 = {1'h0, io_core_exe_0_req_bits_sfence_bits_addr};	// @[lsu.scala:610:24]
  wire [39:0]       exe_tlb_vaddr_0 = _exe_tlb_vaddr_T_1 ? io_core_exe_0_req_bits_addr : will_fire_sfence_0_will_fire ? _GEN_296 : will_fire_load_retry_0_will_fire ? _GEN_184 : will_fire_sta_retry_0_will_fire ? _GEN_193 : will_fire_hella_incoming_0_will_fire ? hella_req_addr : 40'h0;	// @[lsu.scala:242:34, :465:79, :478:79, :536:61, :607:24, :608:53, :610:24, :611:24, :612:24, :613:24]
  wire              _stq_idx_T = will_fire_sta_incoming_0_will_fire | will_fire_stad_incoming_0_will_fire;	// @[lsu.scala:536:61, :662:56]
  reg  [15:0]       mem_xcpt_uops_0_br_mask;	// @[lsu.scala:673:32]
  reg  [6:0]        mem_xcpt_uops_0_rob_idx;	// @[lsu.scala:673:32]
  reg  [4:0]        mem_xcpt_uops_0_ldq_idx;	// @[lsu.scala:673:32]
  reg  [4:0]        mem_xcpt_uops_0_stq_idx;	// @[lsu.scala:673:32]
  reg               mem_xcpt_uops_0_uses_ldq;	// @[lsu.scala:673:32]
  reg               mem_xcpt_uops_0_uses_stq;	// @[lsu.scala:673:32]
  reg  [3:0]        mem_xcpt_causes_0;	// @[lsu.scala:674:32]
  reg  [39:0]       mem_xcpt_vaddrs_0;	// @[lsu.scala:681:32]
  wire              exe_tlb_miss_0 = ~_will_fire_store_commit_0_T_2 & _dtlb_io_resp_0_miss;	// @[lsu.scala:248:20, :538:31, :576:25, :710:58]
  wire [31:0]       exe_tlb_paddr_0 = {_dtlb_io_resp_0_paddr[31:12], exe_tlb_vaddr_0[11:0]};	// @[Cat.scala:33:92, lsu.scala:248:20, :607:24, :711:62, :712:57]
  reg               REG;	// @[lsu.scala:720:21]
  wire [39:0]       _GEN_297 = {8'h0, _dtlb_io_resp_0_paddr[31:12], exe_tlb_vaddr_0[11:0]};	// @[lsu.scala:248:20, :260:63, :607:24, :711:62, :712:57, :770:30]
  wire [3:0][63:0]  _GEN_298 = {{_GEN_92}, {{2{_GEN_92[31:0]}}}, {{2{{2{_GEN_92[15:0]}}}}}, {{2{{2{{2{_GEN_92[7:0]}}}}}}}};	// @[AMOALU.scala:27:{13,19,62}, Cat.scala:33:92, lsu.scala:223:42]
  wire              _GEN_299 = will_fire_load_incoming_0_will_fire | will_fire_load_retry_0_will_fire;	// @[lsu.scala:219:29, :536:61, :768:39, :775:43, :782:45]
  wire              _GEN_300 = will_fire_store_commit_0_will_fire | will_fire_load_wakeup_0_will_fire;	// @[lsu.scala:244:34, :536:61, :782:45, :796:44, :804:47]
  wire              _GEN_301 = will_fire_load_incoming_0_will_fire | will_fire_load_retry_0_will_fire | _GEN_300;	// @[lsu.scala:244:34, :536:61, :768:39, :775:43, :782:45, :796:44, :804:47]
  wire              dmem_req_0_valid = will_fire_load_incoming_0_will_fire ? ~exe_tlb_miss_0 & _dtlb_io_resp_0_cacheable : will_fire_load_retry_0_will_fire ? ~exe_tlb_miss_0 & _dtlb_io_resp_0_cacheable : _GEN_300 | (will_fire_hella_incoming_0_will_fire ? ~io_hellacache_s1_kill & (~exe_tlb_miss_0 | hella_req_phys) : will_fire_hella_wakeup_0_will_fire);	// @[lsu.scala:242:34, :244:34, :248:20, :536:61, :710:58, :768:39, :769:{30,33,50}, :775:43, :776:{30,33,50}, :782:45, :783:33, :796:44, :797:30, :804:47, :807:{39,42,65,69,86}, :821:5]
  wire [39:0]       _GEN_302 = {8'h0, hella_paddr};	// @[lsu.scala:244:34, :260:63, :824:39]
  wire              _GEN_303 = will_fire_load_incoming_0_will_fire | will_fire_load_retry_0_will_fire;	// @[lsu.scala:536:61, :768:39, :770:30, :775:43]
  wire [3:0][63:0]  _GEN_304 = {{hella_data_data}, {{2{hella_data_data[31:0]}}}, {{2{{2{hella_data_data[15:0]}}}}}, {{2{{2{{2{hella_data_data[7:0]}}}}}}}};	// @[AMOALU.scala:27:{13,19,62}, Cat.scala:33:92, lsu.scala:243:34]
  wire              _GEN_305 = will_fire_hella_incoming_0_will_fire | will_fire_hella_wakeup_0_will_fire;	// @[lsu.scala:536:61, :761:28, :804:47, :813:39, :821:5, :829:39]
  wire              _T_221 = will_fire_load_incoming_0_will_fire | will_fire_load_retry_0_will_fire;	// @[lsu.scala:536:61, :837:38]
  wire              _T_238 = _stq_idx_T | will_fire_sta_retry_0_will_fire;	// @[lsu.scala:536:61, :662:56, :850:67]
  wire              _io_core_fp_stdata_ready_output = ~will_fire_std_incoming_0_will_fire & ~will_fire_stad_incoming_0_will_fire;	// @[lsu.scala:536:61, :868:{34,61,64}]
  wire              fp_stdata_fire = _io_core_fp_stdata_ready_output & io_core_fp_stdata_valid;	// @[Decoupled.scala:51:35, lsu.scala:868:61]
  wire              _stq_bits_data_bits_T = will_fire_std_incoming_0_will_fire | will_fire_stad_incoming_0_will_fire;	// @[lsu.scala:536:61, :870:37]
  wire              _T_253 = _stq_bits_data_bits_T | fp_stdata_fire;	// @[Decoupled.scala:51:35, lsu.scala:870:{37,67}]
  wire [4:0]        sidx = _stq_bits_data_bits_T ? io_core_exe_0_req_bits_uop_stq_idx : io_core_fp_stdata_bits_uop_stq_idx;	// @[lsu.scala:870:37, :872:21]
  reg               fired_load_incoming_REG;	// @[lsu.scala:896:51]
  reg               fired_stad_incoming_REG;	// @[lsu.scala:897:51]
  reg               fired_sta_incoming_REG;	// @[lsu.scala:898:51]
  reg               fired_std_incoming_REG;	// @[lsu.scala:899:51]
  reg               fired_stdf_incoming;	// @[lsu.scala:900:37]
  reg               fired_sfence_0;	// @[lsu.scala:901:37]
  reg               fired_release_0;	// @[lsu.scala:902:37]
  reg               fired_load_retry_REG;	// @[lsu.scala:903:51]
  reg               fired_sta_retry_REG;	// @[lsu.scala:904:51]
  reg               fired_load_wakeup_REG;	// @[lsu.scala:906:51]
  reg  [15:0]       mem_incoming_uop_0_br_mask;	// @[lsu.scala:910:37]
  reg  [6:0]        mem_incoming_uop_0_rob_idx;	// @[lsu.scala:910:37]
  reg  [4:0]        mem_incoming_uop_0_ldq_idx;	// @[lsu.scala:910:37]
  reg  [4:0]        mem_incoming_uop_0_stq_idx;	// @[lsu.scala:910:37]
  reg  [6:0]        mem_incoming_uop_0_pdst;	// @[lsu.scala:910:37]
  reg               mem_incoming_uop_0_fp_val;	// @[lsu.scala:910:37]
  reg  [15:0]       mem_ldq_incoming_e_0_bits_uop_br_mask;	// @[lsu.scala:911:37]
  reg  [4:0]        mem_ldq_incoming_e_0_bits_uop_stq_idx;	// @[lsu.scala:911:37]
  reg  [1:0]        mem_ldq_incoming_e_0_bits_uop_mem_size;	// @[lsu.scala:911:37]
  reg  [23:0]       mem_ldq_incoming_e_0_bits_st_dep_mask;	// @[lsu.scala:911:37]
  reg               mem_stq_incoming_e_0_valid;	// @[lsu.scala:912:37]
  reg  [15:0]       mem_stq_incoming_e_0_bits_uop_br_mask;	// @[lsu.scala:912:37]
  reg  [6:0]        mem_stq_incoming_e_0_bits_uop_rob_idx;	// @[lsu.scala:912:37]
  reg  [4:0]        mem_stq_incoming_e_0_bits_uop_stq_idx;	// @[lsu.scala:912:37]
  reg  [1:0]        mem_stq_incoming_e_0_bits_uop_mem_size;	// @[lsu.scala:912:37]
  reg               mem_stq_incoming_e_0_bits_uop_is_amo;	// @[lsu.scala:912:37]
  reg               mem_stq_incoming_e_0_bits_addr_valid;	// @[lsu.scala:912:37]
  reg               mem_stq_incoming_e_0_bits_addr_is_virtual;	// @[lsu.scala:912:37]
  reg               mem_stq_incoming_e_0_bits_data_valid;	// @[lsu.scala:912:37]
  reg  [15:0]       mem_ldq_wakeup_e_bits_uop_br_mask;	// @[lsu.scala:913:37]
  reg  [4:0]        mem_ldq_wakeup_e_bits_uop_stq_idx;	// @[lsu.scala:913:37]
  reg  [1:0]        mem_ldq_wakeup_e_bits_uop_mem_size;	// @[lsu.scala:913:37]
  reg  [23:0]       mem_ldq_wakeup_e_bits_st_dep_mask;	// @[lsu.scala:913:37]
  reg  [15:0]       mem_ldq_retry_e_bits_uop_br_mask;	// @[lsu.scala:914:37]
  reg  [4:0]        mem_ldq_retry_e_bits_uop_stq_idx;	// @[lsu.scala:914:37]
  reg  [1:0]        mem_ldq_retry_e_bits_uop_mem_size;	// @[lsu.scala:914:37]
  reg  [23:0]       mem_ldq_retry_e_bits_st_dep_mask;	// @[lsu.scala:914:37]
  reg               mem_stq_retry_e_valid;	// @[lsu.scala:915:37]
  reg  [15:0]       mem_stq_retry_e_bits_uop_br_mask;	// @[lsu.scala:915:37]
  reg  [6:0]        mem_stq_retry_e_bits_uop_rob_idx;	// @[lsu.scala:915:37]
  reg  [4:0]        mem_stq_retry_e_bits_uop_stq_idx;	// @[lsu.scala:915:37]
  reg  [1:0]        mem_stq_retry_e_bits_uop_mem_size;	// @[lsu.scala:915:37]
  reg               mem_stq_retry_e_bits_uop_is_amo;	// @[lsu.scala:915:37]
  reg               mem_stq_retry_e_bits_data_valid;	// @[lsu.scala:915:37]
  wire [23:0]       lcam_st_dep_mask_0 = fired_load_incoming_REG ? mem_ldq_incoming_e_0_bits_st_dep_mask : fired_load_retry_REG ? mem_ldq_retry_e_bits_st_dep_mask : fired_load_wakeup_REG ? mem_ldq_wakeup_e_bits_st_dep_mask : 24'h0;	// @[lsu.scala:259:32, :896:51, :903:51, :906:51, :911:37, :913:37, :914:37, :917:33, :918:33, :919:33]
  wire              _lcam_stq_idx_T = fired_stad_incoming_REG | fired_sta_incoming_REG;	// @[lsu.scala:897:51, :898:51, :921:57]
  reg  [15:0]       mem_stdf_uop_br_mask;	// @[lsu.scala:924:37]
  reg  [6:0]        mem_stdf_uop_rob_idx;	// @[lsu.scala:924:37]
  reg  [4:0]        mem_stdf_uop_stq_idx;	// @[lsu.scala:924:37]
  reg               mem_tlb_miss_0;	// @[lsu.scala:927:41]
  reg               mem_tlb_uncacheable_0;	// @[lsu.scala:928:41]
  reg  [39:0]       mem_paddr_0;	// @[lsu.scala:929:41]
  reg               clr_bsy_valid_0;	// @[lsu.scala:932:32]
  reg  [6:0]        clr_bsy_rob_idx_0;	// @[lsu.scala:933:28]
  reg  [15:0]       clr_bsy_brmask_0;	// @[lsu.scala:934:28]
  reg               io_core_clr_bsy_0_valid_REG;	// @[lsu.scala:981:62]
  reg               io_core_clr_bsy_0_valid_REG_1;	// @[lsu.scala:981:101]
  reg               io_core_clr_bsy_0_valid_REG_2;	// @[lsu.scala:981:93]
  reg               stdf_clr_bsy_valid;	// @[lsu.scala:985:37]
  reg  [6:0]        stdf_clr_bsy_rob_idx;	// @[lsu.scala:986:33]
  reg  [15:0]       stdf_clr_bsy_brmask;	// @[lsu.scala:987:33]
  reg               io_core_clr_bsy_1_valid_REG;	// @[lsu.scala:1006:67]
  reg               io_core_clr_bsy_1_valid_REG_1;	// @[lsu.scala:1006:106]
  reg               io_core_clr_bsy_1_valid_REG_2;	// @[lsu.scala:1006:98]
  wire              do_st_search_0 = (_lcam_stq_idx_T | fired_sta_retry_REG) & ~mem_tlb_miss_0;	// @[lsu.scala:904:51, :921:57, :927:41, :1016:{85,108,111}]
  wire              _can_forward_T = fired_load_incoming_REG | fired_load_retry_REG;	// @[lsu.scala:896:51, :903:51, :1018:61]
  wire              do_ld_search_0 = _can_forward_T & ~mem_tlb_miss_0 | fired_load_wakeup_REG;	// @[lsu.scala:906:51, :927:41, :1016:111, :1018:{61,85,106}]
  wire              _lcam_addr_T_1 = _lcam_stq_idx_T | fired_sta_retry_REG;	// @[lsu.scala:904:51, :921:57, :1027:86]
  reg  [31:0]       lcam_addr_REG;	// @[lsu.scala:1028:45]
  reg  [31:0]       lcam_addr_REG_1;	// @[lsu.scala:1029:67]
  wire [39:0]       _GEN_306 = {8'h0, lcam_addr_REG_1};	// @[lsu.scala:260:63, :1029:{41,67}]
  wire [39:0]       _GEN_307 = {8'h0, lcam_addr_REG};	// @[lsu.scala:260:63, :1027:37, :1028:45]
  wire [39:0]       lcam_addr_0 = _lcam_addr_T_1 ? _GEN_307 : fired_release_0 ? _GEN_306 : mem_paddr_0;	// @[lsu.scala:902:37, :929:41, :1027:{37,86}, :1029:41]
  wire [14:0]       _lcam_mask_mask_T_2 = 15'h1 << lcam_addr_0[2:0];	// @[lsu.scala:1027:37, :1665:{48,55}]
  wire [14:0]       _lcam_mask_mask_T_6 = 15'h3 << {12'h0, lcam_addr_0[2:1], 1'h0};	// @[lsu.scala:1027:37, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_308 = {{8'hFF}, {lcam_addr_0[2] ? 8'hF0 : 8'hF}, {_lcam_mask_mask_T_6[7:0]}, {_lcam_mask_mask_T_2[7:0]}};	// @[Mux.scala:101:16, lsu.scala:1027:37, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire [7:0]        lcam_mask_0 = _GEN_308[do_st_search_0 ? (_lcam_stq_idx_T ? mem_stq_incoming_e_0_bits_uop_mem_size : fired_sta_retry_REG ? mem_stq_retry_e_bits_uop_mem_size : 2'h0) : do_ld_search_0 ? (fired_load_incoming_REG ? mem_ldq_incoming_e_0_bits_uop_mem_size : fired_load_retry_REG ? mem_ldq_retry_e_bits_uop_mem_size : fired_load_wakeup_REG ? mem_ldq_wakeup_e_bits_uop_mem_size : 2'h0) : 2'h0];	// @[Mux.scala:101:16, lsu.scala:896:51, :903:51, :904:51, :906:51, :911:37, :912:37, :913:37, :914:37, :915:37, :917:33, :918:33, :919:33, :921:{33,57}, :923:33, :1016:108, :1018:106, :1031:37, :1032:37, :1665:26, :1666:26, :1667:26]
  reg  [4:0]        lcam_ldq_idx_REG;	// @[lsu.scala:1039:58]
  reg  [4:0]        lcam_ldq_idx_REG_1;	// @[lsu.scala:1040:58]
  wire [4:0]        lcam_ldq_idx_0 = fired_load_incoming_REG ? mem_incoming_uop_0_ldq_idx : fired_load_wakeup_REG ? lcam_ldq_idx_REG : fired_load_retry_REG ? lcam_ldq_idx_REG_1 : 5'h0;	// @[lsu.scala:896:51, :903:51, :906:51, :910:37, :1038:26, :1039:{26,58}, :1040:{26,58}]
  reg  [4:0]        lcam_stq_idx_REG;	// @[lsu.scala:1044:58]
  wire [4:0]        lcam_stq_idx_0 = _lcam_stq_idx_T ? mem_incoming_uop_0_stq_idx : fired_sta_retry_REG ? lcam_stq_idx_REG : 5'h0;	// @[lsu.scala:904:51, :910:37, :921:57, :1042:26, :1044:{26,58}]
  reg               s1_executing_loads_0;	// @[lsu.scala:1058:35]
  reg               s1_executing_loads_1;	// @[lsu.scala:1058:35]
  reg               s1_executing_loads_2;	// @[lsu.scala:1058:35]
  reg               s1_executing_loads_3;	// @[lsu.scala:1058:35]
  reg               s1_executing_loads_4;	// @[lsu.scala:1058:35]
  reg               s1_executing_loads_5;	// @[lsu.scala:1058:35]
  reg               s1_executing_loads_6;	// @[lsu.scala:1058:35]
  reg               s1_executing_loads_7;	// @[lsu.scala:1058:35]
  reg               s1_executing_loads_8;	// @[lsu.scala:1058:35]
  reg               s1_executing_loads_9;	// @[lsu.scala:1058:35]
  reg               s1_executing_loads_10;	// @[lsu.scala:1058:35]
  reg               s1_executing_loads_11;	// @[lsu.scala:1058:35]
  reg               s1_executing_loads_12;	// @[lsu.scala:1058:35]
  reg               s1_executing_loads_13;	// @[lsu.scala:1058:35]
  reg               s1_executing_loads_14;	// @[lsu.scala:1058:35]
  reg               s1_executing_loads_15;	// @[lsu.scala:1058:35]
  reg               s1_executing_loads_16;	// @[lsu.scala:1058:35]
  reg               s1_executing_loads_17;	// @[lsu.scala:1058:35]
  reg               s1_executing_loads_18;	// @[lsu.scala:1058:35]
  reg               s1_executing_loads_19;	// @[lsu.scala:1058:35]
  reg               s1_executing_loads_20;	// @[lsu.scala:1058:35]
  reg               s1_executing_loads_21;	// @[lsu.scala:1058:35]
  reg               s1_executing_loads_22;	// @[lsu.scala:1058:35]
  reg               s1_executing_loads_23;	// @[lsu.scala:1058:35]
  reg               wb_forward_valid_0;	// @[lsu.scala:1066:36]
  reg  [4:0]        wb_forward_ldq_idx_0;	// @[lsu.scala:1067:36]
  reg  [39:0]       wb_forward_ld_addr_0;	// @[lsu.scala:1068:36]
  reg  [4:0]        wb_forward_stq_idx_0;	// @[lsu.scala:1069:36]
  wire [14:0]       _l_mask_mask_T_2 = 15'h1 << ldq_0_bits_addr_bits[2:0];	// @[lsu.scala:209:16, :1665:{48,55}]
  wire [14:0]       _l_mask_mask_T_6 = 15'h3 << {12'h0, ldq_0_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:209:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_309 = {{8'hFF}, {ldq_0_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_6[7:0]}, {_l_mask_mask_T_2[7:0]}};	// @[Mux.scala:101:16, lsu.scala:209:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              l_forwarders_0 = wb_forward_valid_0 & ~(|wb_forward_ldq_idx_0);	// @[lsu.scala:1066:36, :1067:36, :1077:{63,88}]
  wire              block_addr_matches_0 = lcam_addr_0[39:6] == ldq_0_bits_addr_bits[39:6];	// @[lsu.scala:209:16, :1027:37, :1082:{57,73,84}]
  wire              dword_addr_matches_0 = block_addr_matches_0 & lcam_addr_0[5:3] == ldq_0_bits_addr_bits[5:3];	// @[lsu.scala:209:16, :1027:37, :1082:73, :1083:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T = _GEN_309[ldq_0_bits_uop_mem_size] & lcam_mask_0;	// @[Mux.scala:101:16, lsu.scala:209:16, :1084:46, :1665:26, :1666:26, :1667:26]
  wire              _T_260 = fired_release_0 & ldq_0_valid & ldq_0_bits_addr_valid & block_addr_matches_0;	// @[lsu.scala:209:16, :902:37, :1082:73, :1092:34]
  wire              _T_289 = ldq_0_bits_executed | ldq_0_bits_succeeded;	// @[lsu.scala:209:16, :1100:37]
  wire [23:0]       _GEN_310 = {19'h0, lcam_stq_idx_0};	// @[lsu.scala:1042:26, :1102:38]
  wire [23:0]       _T_268 = ldq_0_bits_st_dep_mask >> _GEN_310;	// @[lsu.scala:209:16, :1102:38]
  wire              _T_272 = do_st_search_0 & ldq_0_valid & ldq_0_bits_addr_valid & (_T_289 | l_forwarders_0) & ~ldq_0_bits_addr_is_virtual & _T_268[0] & dword_addr_matches_0 & (|_mask_overlap_T);	// @[lsu.scala:209:16, :433:52, :1016:108, :1077:63, :1083:66, :1084:46, :1085:62, :1100:{37,57}, :1102:38, :1103:131]
  wire              _T_282 = do_ld_search_0 & ldq_0_valid & ldq_0_bits_addr_valid & ~ldq_0_bits_addr_is_virtual & dword_addr_matches_0 & (|_mask_overlap_T);	// @[lsu.scala:209:16, :433:52, :1018:106, :1083:66, :1084:46, :1085:62, :1117:47]
  wire              searcher_is_older = lcam_ldq_idx_0 < ldq_head ^ (|ldq_head);	// @[lsu.scala:214:29, :1038:26, util.scala:363:{64,72,78}]
  reg               older_nacked_REG;	// @[lsu.scala:1130:57]
  wire              _T_291 = ~_T_289 | nacking_loads_0 | older_nacked_REG;	// @[lsu.scala:1056:34, :1100:37, :1130:57, :1131:{17,56}, :1286:5, :1289:7]
  wire              _GEN_311 = _T_260 | _T_272;	// @[lsu.scala:1059:36, :1092:34, :1093:36, :1103:131, :1104:37, :1118:37]
  reg               io_dmem_s1_kill_0_REG;	// @[lsu.scala:1133:58]
  wire              _GEN_312 = (|lcam_ldq_idx_0) & _T_291;	// @[lsu.scala:766:24, :1038:26, :1127:{38,47}, :1131:{56,73}, :1133:48]
  wire [14:0]       _l_mask_mask_T_17 = 15'h1 << ldq_1_bits_addr_bits[2:0];	// @[lsu.scala:209:16, :1665:{48,55}]
  wire [14:0]       _l_mask_mask_T_21 = 15'h3 << {12'h0, ldq_1_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:209:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_313 = {{8'hFF}, {ldq_1_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_21[7:0]}, {_l_mask_mask_T_17[7:0]}};	// @[Mux.scala:101:16, lsu.scala:209:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              l_forwarders_1_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 5'h1;	// @[lsu.scala:305:44, :1066:36, :1067:36, :1077:{63,88}]
  wire              block_addr_matches_1_0 = lcam_addr_0[39:6] == ldq_1_bits_addr_bits[39:6];	// @[lsu.scala:209:16, :1027:37, :1082:{57,73,84}]
  wire              dword_addr_matches_1_0 = block_addr_matches_1_0 & lcam_addr_0[5:3] == ldq_1_bits_addr_bits[5:3];	// @[lsu.scala:209:16, :1027:37, :1082:73, :1083:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_2 = _GEN_313[ldq_1_bits_uop_mem_size] & lcam_mask_0;	// @[Mux.scala:101:16, lsu.scala:209:16, :1084:46, :1665:26, :1666:26, :1667:26]
  wire              _T_296 = fired_release_0 & ldq_1_valid & ldq_1_bits_addr_valid & block_addr_matches_1_0;	// @[lsu.scala:209:16, :902:37, :1082:73, :1092:34]
  wire              _T_325 = ldq_1_bits_executed | ldq_1_bits_succeeded;	// @[lsu.scala:209:16, :1100:37]
  wire [23:0]       _T_304 = ldq_1_bits_st_dep_mask >> _GEN_310;	// @[lsu.scala:209:16, :1102:38]
  wire              _T_308 = do_st_search_0 & ldq_1_valid & ldq_1_bits_addr_valid & (_T_325 | l_forwarders_1_0) & ~ldq_1_bits_addr_is_virtual & _T_304[0] & dword_addr_matches_1_0 & (|_mask_overlap_T_2);	// @[lsu.scala:209:16, :433:52, :1016:108, :1077:63, :1083:66, :1084:46, :1085:62, :1100:{37,57}, :1102:38, :1103:131]
  wire              _T_318 = do_ld_search_0 & ldq_1_valid & ldq_1_bits_addr_valid & ~ldq_1_bits_addr_is_virtual & dword_addr_matches_1_0 & (|_mask_overlap_T_2);	// @[lsu.scala:209:16, :433:52, :1018:106, :1083:66, :1084:46, :1085:62, :1117:47]
  wire              searcher_is_older_1 = lcam_ldq_idx_0 == 5'h0 ^ lcam_ldq_idx_0 < ldq_head ^ (|(ldq_head[4:1]));	// @[lsu.scala:214:29, :1038:26, util.scala:363:{52,64,72,78}]
  wire              _T_324 = lcam_ldq_idx_0 != 5'h1;	// @[lsu.scala:305:44, :1038:26, :1127:38]
  reg               older_nacked_REG_1;	// @[lsu.scala:1130:57]
  wire              _T_327 = ~_T_325 | nacking_loads_1 | older_nacked_REG_1;	// @[lsu.scala:1056:34, :1100:37, :1130:57, :1131:{17,56}, :1286:5, :1289:7]
  wire              _GEN_314 = _T_296 | _T_308;	// @[lsu.scala:1092:34, :1093:36, :1103:131, :1104:37, :1118:37]
  reg               io_dmem_s1_kill_0_REG_1;	// @[lsu.scala:1133:58]
  wire              _GEN_315 = _GEN_314 | ~_T_318 | searcher_is_older_1 | ~(_T_324 & _T_327);	// @[lsu.scala:1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1133:48, util.scala:363:72]
  wire [14:0]       _l_mask_mask_T_32 = 15'h1 << ldq_2_bits_addr_bits[2:0];	// @[lsu.scala:209:16, :1665:{48,55}]
  wire [14:0]       _l_mask_mask_T_36 = 15'h3 << {12'h0, ldq_2_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:209:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_316 = {{8'hFF}, {ldq_2_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_36[7:0]}, {_l_mask_mask_T_32[7:0]}};	// @[Mux.scala:101:16, lsu.scala:209:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              l_forwarders_2_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 5'h2;	// @[lsu.scala:305:44, :1066:36, :1067:36, :1077:{63,88}]
  wire              block_addr_matches_2_0 = lcam_addr_0[39:6] == ldq_2_bits_addr_bits[39:6];	// @[lsu.scala:209:16, :1027:37, :1082:{57,73,84}]
  wire              dword_addr_matches_2_0 = block_addr_matches_2_0 & lcam_addr_0[5:3] == ldq_2_bits_addr_bits[5:3];	// @[lsu.scala:209:16, :1027:37, :1082:73, :1083:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_4 = _GEN_316[ldq_2_bits_uop_mem_size] & lcam_mask_0;	// @[Mux.scala:101:16, lsu.scala:209:16, :1084:46, :1665:26, :1666:26, :1667:26]
  wire              _T_332 = fired_release_0 & ldq_2_valid & ldq_2_bits_addr_valid & block_addr_matches_2_0;	// @[lsu.scala:209:16, :902:37, :1082:73, :1092:34]
  wire              _T_361 = ldq_2_bits_executed | ldq_2_bits_succeeded;	// @[lsu.scala:209:16, :1100:37]
  wire [23:0]       _T_340 = ldq_2_bits_st_dep_mask >> _GEN_310;	// @[lsu.scala:209:16, :1102:38]
  wire              _T_344 = do_st_search_0 & ldq_2_valid & ldq_2_bits_addr_valid & (_T_361 | l_forwarders_2_0) & ~ldq_2_bits_addr_is_virtual & _T_340[0] & dword_addr_matches_2_0 & (|_mask_overlap_T_4);	// @[lsu.scala:209:16, :433:52, :1016:108, :1077:63, :1083:66, :1084:46, :1085:62, :1100:{37,57}, :1102:38, :1103:131]
  wire              _T_354 = do_ld_search_0 & ldq_2_valid & ldq_2_bits_addr_valid & ~ldq_2_bits_addr_is_virtual & dword_addr_matches_2_0 & (|_mask_overlap_T_4);	// @[lsu.scala:209:16, :433:52, :1018:106, :1083:66, :1084:46, :1085:62, :1117:47]
  wire              searcher_is_older_2 = lcam_ldq_idx_0 < 5'h2 ^ lcam_ldq_idx_0 < ldq_head ^ ldq_head > 5'h2;	// @[lsu.scala:214:29, :305:44, :1038:26, util.scala:363:{52,64,72,78}]
  wire              _T_360 = lcam_ldq_idx_0 != 5'h2;	// @[lsu.scala:305:44, :1038:26, :1127:38]
  reg               older_nacked_REG_2;	// @[lsu.scala:1130:57]
  wire              _T_363 = ~_T_361 | nacking_loads_2 | older_nacked_REG_2;	// @[lsu.scala:1056:34, :1100:37, :1130:57, :1131:{17,56}, :1286:5, :1289:7]
  wire              _GEN_317 = _T_332 | _T_344;	// @[lsu.scala:1092:34, :1093:36, :1103:131, :1104:37, :1118:37]
  reg               io_dmem_s1_kill_0_REG_2;	// @[lsu.scala:1133:58]
  wire              _GEN_318 = _GEN_317 | ~_T_354 | searcher_is_older_2 | ~(_T_360 & _T_363);	// @[lsu.scala:1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1133:48, util.scala:363:72]
  wire [14:0]       _l_mask_mask_T_47 = 15'h1 << ldq_3_bits_addr_bits[2:0];	// @[lsu.scala:209:16, :1665:{48,55}]
  wire [14:0]       _l_mask_mask_T_51 = 15'h3 << {12'h0, ldq_3_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:209:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_319 = {{8'hFF}, {ldq_3_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_51[7:0]}, {_l_mask_mask_T_47[7:0]}};	// @[Mux.scala:101:16, lsu.scala:209:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              l_forwarders_3_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 5'h3;	// @[lsu.scala:305:44, :1066:36, :1067:36, :1077:{63,88}]
  wire              block_addr_matches_3_0 = lcam_addr_0[39:6] == ldq_3_bits_addr_bits[39:6];	// @[lsu.scala:209:16, :1027:37, :1082:{57,73,84}]
  wire              dword_addr_matches_3_0 = block_addr_matches_3_0 & lcam_addr_0[5:3] == ldq_3_bits_addr_bits[5:3];	// @[lsu.scala:209:16, :1027:37, :1082:73, :1083:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_6 = _GEN_319[ldq_3_bits_uop_mem_size] & lcam_mask_0;	// @[Mux.scala:101:16, lsu.scala:209:16, :1084:46, :1665:26, :1666:26, :1667:26]
  wire              _T_368 = fired_release_0 & ldq_3_valid & ldq_3_bits_addr_valid & block_addr_matches_3_0;	// @[lsu.scala:209:16, :902:37, :1082:73, :1092:34]
  wire              _T_397 = ldq_3_bits_executed | ldq_3_bits_succeeded;	// @[lsu.scala:209:16, :1100:37]
  wire [23:0]       _T_376 = ldq_3_bits_st_dep_mask >> _GEN_310;	// @[lsu.scala:209:16, :1102:38]
  wire              _T_380 = do_st_search_0 & ldq_3_valid & ldq_3_bits_addr_valid & (_T_397 | l_forwarders_3_0) & ~ldq_3_bits_addr_is_virtual & _T_376[0] & dword_addr_matches_3_0 & (|_mask_overlap_T_6);	// @[lsu.scala:209:16, :433:52, :1016:108, :1077:63, :1083:66, :1084:46, :1085:62, :1100:{37,57}, :1102:38, :1103:131]
  wire              _T_390 = do_ld_search_0 & ldq_3_valid & ldq_3_bits_addr_valid & ~ldq_3_bits_addr_is_virtual & dword_addr_matches_3_0 & (|_mask_overlap_T_6);	// @[lsu.scala:209:16, :433:52, :1018:106, :1083:66, :1084:46, :1085:62, :1117:47]
  wire              searcher_is_older_3 = lcam_ldq_idx_0 < 5'h3 ^ lcam_ldq_idx_0 < ldq_head ^ (|(ldq_head[4:2]));	// @[lsu.scala:214:29, :305:44, :1038:26, util.scala:363:{52,64,72,78}]
  wire              _T_396 = lcam_ldq_idx_0 != 5'h3;	// @[lsu.scala:305:44, :1038:26, :1127:38]
  reg               older_nacked_REG_3;	// @[lsu.scala:1130:57]
  wire              _T_399 = ~_T_397 | nacking_loads_3 | older_nacked_REG_3;	// @[lsu.scala:1056:34, :1100:37, :1130:57, :1131:{17,56}, :1286:5, :1289:7]
  wire              _GEN_320 = _T_368 | _T_380;	// @[lsu.scala:1092:34, :1093:36, :1103:131, :1104:37, :1118:37]
  reg               io_dmem_s1_kill_0_REG_3;	// @[lsu.scala:1133:58]
  wire              _GEN_321 = _GEN_320 | ~_T_390 | searcher_is_older_3 | ~(_T_396 & _T_399);	// @[lsu.scala:1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1133:48, util.scala:363:72]
  wire [14:0]       _l_mask_mask_T_62 = 15'h1 << ldq_4_bits_addr_bits[2:0];	// @[lsu.scala:209:16, :1665:{48,55}]
  wire [14:0]       _l_mask_mask_T_66 = 15'h3 << {12'h0, ldq_4_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:209:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_322 = {{8'hFF}, {ldq_4_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_66[7:0]}, {_l_mask_mask_T_62[7:0]}};	// @[Mux.scala:101:16, lsu.scala:209:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              l_forwarders_4_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 5'h4;	// @[lsu.scala:305:44, :1066:36, :1067:36, :1077:{63,88}]
  wire              block_addr_matches_4_0 = lcam_addr_0[39:6] == ldq_4_bits_addr_bits[39:6];	// @[lsu.scala:209:16, :1027:37, :1082:{57,73,84}]
  wire              dword_addr_matches_4_0 = block_addr_matches_4_0 & lcam_addr_0[5:3] == ldq_4_bits_addr_bits[5:3];	// @[lsu.scala:209:16, :1027:37, :1082:73, :1083:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_8 = _GEN_322[ldq_4_bits_uop_mem_size] & lcam_mask_0;	// @[Mux.scala:101:16, lsu.scala:209:16, :1084:46, :1665:26, :1666:26, :1667:26]
  wire              _T_404 = fired_release_0 & ldq_4_valid & ldq_4_bits_addr_valid & block_addr_matches_4_0;	// @[lsu.scala:209:16, :902:37, :1082:73, :1092:34]
  wire              _T_433 = ldq_4_bits_executed | ldq_4_bits_succeeded;	// @[lsu.scala:209:16, :1100:37]
  wire [23:0]       _T_412 = ldq_4_bits_st_dep_mask >> _GEN_310;	// @[lsu.scala:209:16, :1102:38]
  wire              _T_416 = do_st_search_0 & ldq_4_valid & ldq_4_bits_addr_valid & (_T_433 | l_forwarders_4_0) & ~ldq_4_bits_addr_is_virtual & _T_412[0] & dword_addr_matches_4_0 & (|_mask_overlap_T_8);	// @[lsu.scala:209:16, :433:52, :1016:108, :1077:63, :1083:66, :1084:46, :1085:62, :1100:{37,57}, :1102:38, :1103:131]
  wire              _T_426 = do_ld_search_0 & ldq_4_valid & ldq_4_bits_addr_valid & ~ldq_4_bits_addr_is_virtual & dword_addr_matches_4_0 & (|_mask_overlap_T_8);	// @[lsu.scala:209:16, :433:52, :1018:106, :1083:66, :1084:46, :1085:62, :1117:47]
  wire              searcher_is_older_4 = lcam_ldq_idx_0 < 5'h4 ^ lcam_ldq_idx_0 < ldq_head ^ ldq_head > 5'h4;	// @[lsu.scala:214:29, :305:44, :1038:26, util.scala:363:{52,64,72,78}]
  wire              _T_432 = lcam_ldq_idx_0 != 5'h4;	// @[lsu.scala:305:44, :1038:26, :1127:38]
  reg               older_nacked_REG_4;	// @[lsu.scala:1130:57]
  wire              _T_435 = ~_T_433 | nacking_loads_4 | older_nacked_REG_4;	// @[lsu.scala:1056:34, :1100:37, :1130:57, :1131:{17,56}, :1286:5, :1289:7]
  wire              _GEN_323 = _T_404 | _T_416;	// @[lsu.scala:1092:34, :1093:36, :1103:131, :1104:37, :1118:37]
  reg               io_dmem_s1_kill_0_REG_4;	// @[lsu.scala:1133:58]
  wire              _GEN_324 = _GEN_323 | ~_T_426 | searcher_is_older_4 | ~(_T_432 & _T_435);	// @[lsu.scala:1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1133:48, util.scala:363:72]
  wire [14:0]       _l_mask_mask_T_77 = 15'h1 << ldq_5_bits_addr_bits[2:0];	// @[lsu.scala:209:16, :1665:{48,55}]
  wire [14:0]       _l_mask_mask_T_81 = 15'h3 << {12'h0, ldq_5_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:209:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_325 = {{8'hFF}, {ldq_5_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_81[7:0]}, {_l_mask_mask_T_77[7:0]}};	// @[Mux.scala:101:16, lsu.scala:209:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              l_forwarders_5_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 5'h5;	// @[lsu.scala:305:44, :1066:36, :1067:36, :1077:{63,88}]
  wire              block_addr_matches_5_0 = lcam_addr_0[39:6] == ldq_5_bits_addr_bits[39:6];	// @[lsu.scala:209:16, :1027:37, :1082:{57,73,84}]
  wire              dword_addr_matches_5_0 = block_addr_matches_5_0 & lcam_addr_0[5:3] == ldq_5_bits_addr_bits[5:3];	// @[lsu.scala:209:16, :1027:37, :1082:73, :1083:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_10 = _GEN_325[ldq_5_bits_uop_mem_size] & lcam_mask_0;	// @[Mux.scala:101:16, lsu.scala:209:16, :1084:46, :1665:26, :1666:26, :1667:26]
  wire              _T_440 = fired_release_0 & ldq_5_valid & ldq_5_bits_addr_valid & block_addr_matches_5_0;	// @[lsu.scala:209:16, :902:37, :1082:73, :1092:34]
  wire              _T_469 = ldq_5_bits_executed | ldq_5_bits_succeeded;	// @[lsu.scala:209:16, :1100:37]
  wire [23:0]       _T_448 = ldq_5_bits_st_dep_mask >> _GEN_310;	// @[lsu.scala:209:16, :1102:38]
  wire              _T_452 = do_st_search_0 & ldq_5_valid & ldq_5_bits_addr_valid & (_T_469 | l_forwarders_5_0) & ~ldq_5_bits_addr_is_virtual & _T_448[0] & dword_addr_matches_5_0 & (|_mask_overlap_T_10);	// @[lsu.scala:209:16, :433:52, :1016:108, :1077:63, :1083:66, :1084:46, :1085:62, :1100:{37,57}, :1102:38, :1103:131]
  wire              _T_462 = do_ld_search_0 & ldq_5_valid & ldq_5_bits_addr_valid & ~ldq_5_bits_addr_is_virtual & dword_addr_matches_5_0 & (|_mask_overlap_T_10);	// @[lsu.scala:209:16, :433:52, :1018:106, :1083:66, :1084:46, :1085:62, :1117:47]
  wire              searcher_is_older_5 = lcam_ldq_idx_0 < 5'h5 ^ lcam_ldq_idx_0 < ldq_head ^ ldq_head > 5'h5;	// @[lsu.scala:214:29, :305:44, :1038:26, util.scala:363:{52,64,72,78}]
  wire              _T_468 = lcam_ldq_idx_0 != 5'h5;	// @[lsu.scala:305:44, :1038:26, :1127:38]
  reg               older_nacked_REG_5;	// @[lsu.scala:1130:57]
  wire              _T_471 = ~_T_469 | nacking_loads_5 | older_nacked_REG_5;	// @[lsu.scala:1056:34, :1100:37, :1130:57, :1131:{17,56}, :1286:5, :1289:7]
  wire              _GEN_326 = _T_440 | _T_452;	// @[lsu.scala:1092:34, :1093:36, :1103:131, :1104:37, :1118:37]
  reg               io_dmem_s1_kill_0_REG_5;	// @[lsu.scala:1133:58]
  wire              _GEN_327 = _GEN_326 | ~_T_462 | searcher_is_older_5 | ~(_T_468 & _T_471);	// @[lsu.scala:1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1133:48, util.scala:363:72]
  wire [14:0]       _l_mask_mask_T_92 = 15'h1 << ldq_6_bits_addr_bits[2:0];	// @[lsu.scala:209:16, :1665:{48,55}]
  wire [14:0]       _l_mask_mask_T_96 = 15'h3 << {12'h0, ldq_6_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:209:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_328 = {{8'hFF}, {ldq_6_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_96[7:0]}, {_l_mask_mask_T_92[7:0]}};	// @[Mux.scala:101:16, lsu.scala:209:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              l_forwarders_6_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 5'h6;	// @[lsu.scala:305:44, :1066:36, :1067:36, :1077:{63,88}]
  wire              block_addr_matches_6_0 = lcam_addr_0[39:6] == ldq_6_bits_addr_bits[39:6];	// @[lsu.scala:209:16, :1027:37, :1082:{57,73,84}]
  wire              dword_addr_matches_6_0 = block_addr_matches_6_0 & lcam_addr_0[5:3] == ldq_6_bits_addr_bits[5:3];	// @[lsu.scala:209:16, :1027:37, :1082:73, :1083:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_12 = _GEN_328[ldq_6_bits_uop_mem_size] & lcam_mask_0;	// @[Mux.scala:101:16, lsu.scala:209:16, :1084:46, :1665:26, :1666:26, :1667:26]
  wire              _T_476 = fired_release_0 & ldq_6_valid & ldq_6_bits_addr_valid & block_addr_matches_6_0;	// @[lsu.scala:209:16, :902:37, :1082:73, :1092:34]
  wire              _T_505 = ldq_6_bits_executed | ldq_6_bits_succeeded;	// @[lsu.scala:209:16, :1100:37]
  wire [23:0]       _T_484 = ldq_6_bits_st_dep_mask >> _GEN_310;	// @[lsu.scala:209:16, :1102:38]
  wire              _T_488 = do_st_search_0 & ldq_6_valid & ldq_6_bits_addr_valid & (_T_505 | l_forwarders_6_0) & ~ldq_6_bits_addr_is_virtual & _T_484[0] & dword_addr_matches_6_0 & (|_mask_overlap_T_12);	// @[lsu.scala:209:16, :433:52, :1016:108, :1077:63, :1083:66, :1084:46, :1085:62, :1100:{37,57}, :1102:38, :1103:131]
  wire              _T_498 = do_ld_search_0 & ldq_6_valid & ldq_6_bits_addr_valid & ~ldq_6_bits_addr_is_virtual & dword_addr_matches_6_0 & (|_mask_overlap_T_12);	// @[lsu.scala:209:16, :433:52, :1018:106, :1083:66, :1084:46, :1085:62, :1117:47]
  wire              searcher_is_older_6 = lcam_ldq_idx_0 < 5'h6 ^ lcam_ldq_idx_0 < ldq_head ^ ldq_head > 5'h6;	// @[lsu.scala:214:29, :305:44, :1038:26, util.scala:363:{52,64,72,78}]
  wire              _T_504 = lcam_ldq_idx_0 != 5'h6;	// @[lsu.scala:305:44, :1038:26, :1127:38]
  reg               older_nacked_REG_6;	// @[lsu.scala:1130:57]
  wire              _T_507 = ~_T_505 | nacking_loads_6 | older_nacked_REG_6;	// @[lsu.scala:1056:34, :1100:37, :1130:57, :1131:{17,56}, :1286:5, :1289:7]
  wire              _GEN_329 = _T_476 | _T_488;	// @[lsu.scala:1092:34, :1093:36, :1103:131, :1104:37, :1118:37]
  reg               io_dmem_s1_kill_0_REG_6;	// @[lsu.scala:1133:58]
  wire              _GEN_330 = _GEN_329 | ~_T_498 | searcher_is_older_6 | ~(_T_504 & _T_507);	// @[lsu.scala:1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1133:48, util.scala:363:72]
  wire [14:0]       _l_mask_mask_T_107 = 15'h1 << ldq_7_bits_addr_bits[2:0];	// @[lsu.scala:209:16, :1665:{48,55}]
  wire [14:0]       _l_mask_mask_T_111 = 15'h3 << {12'h0, ldq_7_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:209:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_331 = {{8'hFF}, {ldq_7_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_111[7:0]}, {_l_mask_mask_T_107[7:0]}};	// @[Mux.scala:101:16, lsu.scala:209:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              l_forwarders_7_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 5'h7;	// @[lsu.scala:305:44, :1066:36, :1067:36, :1077:{63,88}]
  wire              block_addr_matches_7_0 = lcam_addr_0[39:6] == ldq_7_bits_addr_bits[39:6];	// @[lsu.scala:209:16, :1027:37, :1082:{57,73,84}]
  wire              dword_addr_matches_7_0 = block_addr_matches_7_0 & lcam_addr_0[5:3] == ldq_7_bits_addr_bits[5:3];	// @[lsu.scala:209:16, :1027:37, :1082:73, :1083:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_14 = _GEN_331[ldq_7_bits_uop_mem_size] & lcam_mask_0;	// @[Mux.scala:101:16, lsu.scala:209:16, :1084:46, :1665:26, :1666:26, :1667:26]
  wire              _T_512 = fired_release_0 & ldq_7_valid & ldq_7_bits_addr_valid & block_addr_matches_7_0;	// @[lsu.scala:209:16, :902:37, :1082:73, :1092:34]
  wire              _T_541 = ldq_7_bits_executed | ldq_7_bits_succeeded;	// @[lsu.scala:209:16, :1100:37]
  wire [23:0]       _T_520 = ldq_7_bits_st_dep_mask >> _GEN_310;	// @[lsu.scala:209:16, :1102:38]
  wire              _T_524 = do_st_search_0 & ldq_7_valid & ldq_7_bits_addr_valid & (_T_541 | l_forwarders_7_0) & ~ldq_7_bits_addr_is_virtual & _T_520[0] & dword_addr_matches_7_0 & (|_mask_overlap_T_14);	// @[lsu.scala:209:16, :433:52, :1016:108, :1077:63, :1083:66, :1084:46, :1085:62, :1100:{37,57}, :1102:38, :1103:131]
  wire              _T_534 = do_ld_search_0 & ldq_7_valid & ldq_7_bits_addr_valid & ~ldq_7_bits_addr_is_virtual & dword_addr_matches_7_0 & (|_mask_overlap_T_14);	// @[lsu.scala:209:16, :433:52, :1018:106, :1083:66, :1084:46, :1085:62, :1117:47]
  wire              searcher_is_older_7 = lcam_ldq_idx_0 < 5'h7 ^ lcam_ldq_idx_0 < ldq_head ^ (|(ldq_head[4:3]));	// @[lsu.scala:214:29, :305:44, :1038:26, util.scala:351:72, :363:{52,64,72,78}]
  wire              _T_540 = lcam_ldq_idx_0 != 5'h7;	// @[lsu.scala:305:44, :1038:26, :1127:38]
  reg               older_nacked_REG_7;	// @[lsu.scala:1130:57]
  wire              _T_543 = ~_T_541 | nacking_loads_7 | older_nacked_REG_7;	// @[lsu.scala:1056:34, :1100:37, :1130:57, :1131:{17,56}, :1286:5, :1289:7]
  wire              _GEN_332 = _T_512 | _T_524;	// @[lsu.scala:1092:34, :1093:36, :1103:131, :1104:37, :1118:37]
  reg               io_dmem_s1_kill_0_REG_7;	// @[lsu.scala:1133:58]
  wire              _GEN_333 = _GEN_332 | ~_T_534 | searcher_is_older_7 | ~(_T_540 & _T_543);	// @[lsu.scala:1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1133:48, util.scala:363:72]
  wire [14:0]       _l_mask_mask_T_122 = 15'h1 << ldq_8_bits_addr_bits[2:0];	// @[lsu.scala:209:16, :1665:{48,55}]
  wire [14:0]       _l_mask_mask_T_126 = 15'h3 << {12'h0, ldq_8_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:209:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_334 = {{8'hFF}, {ldq_8_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_126[7:0]}, {_l_mask_mask_T_122[7:0]}};	// @[Mux.scala:101:16, lsu.scala:209:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              l_forwarders_8_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 5'h8;	// @[lsu.scala:305:44, :1066:36, :1067:36, :1077:{63,88}]
  wire              block_addr_matches_8_0 = lcam_addr_0[39:6] == ldq_8_bits_addr_bits[39:6];	// @[lsu.scala:209:16, :1027:37, :1082:{57,73,84}]
  wire              dword_addr_matches_8_0 = block_addr_matches_8_0 & lcam_addr_0[5:3] == ldq_8_bits_addr_bits[5:3];	// @[lsu.scala:209:16, :1027:37, :1082:73, :1083:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_16 = _GEN_334[ldq_8_bits_uop_mem_size] & lcam_mask_0;	// @[Mux.scala:101:16, lsu.scala:209:16, :1084:46, :1665:26, :1666:26, :1667:26]
  wire              _T_548 = fired_release_0 & ldq_8_valid & ldq_8_bits_addr_valid & block_addr_matches_8_0;	// @[lsu.scala:209:16, :902:37, :1082:73, :1092:34]
  wire              _T_577 = ldq_8_bits_executed | ldq_8_bits_succeeded;	// @[lsu.scala:209:16, :1100:37]
  wire [23:0]       _T_556 = ldq_8_bits_st_dep_mask >> _GEN_310;	// @[lsu.scala:209:16, :1102:38]
  wire              _T_560 = do_st_search_0 & ldq_8_valid & ldq_8_bits_addr_valid & (_T_577 | l_forwarders_8_0) & ~ldq_8_bits_addr_is_virtual & _T_556[0] & dword_addr_matches_8_0 & (|_mask_overlap_T_16);	// @[lsu.scala:209:16, :433:52, :1016:108, :1077:63, :1083:66, :1084:46, :1085:62, :1100:{37,57}, :1102:38, :1103:131]
  wire              _T_570 = do_ld_search_0 & ldq_8_valid & ldq_8_bits_addr_valid & ~ldq_8_bits_addr_is_virtual & dword_addr_matches_8_0 & (|_mask_overlap_T_16);	// @[lsu.scala:209:16, :433:52, :1018:106, :1083:66, :1084:46, :1085:62, :1117:47]
  wire              searcher_is_older_8 = lcam_ldq_idx_0 < 5'h8 ^ lcam_ldq_idx_0 < ldq_head ^ ldq_head > 5'h8;	// @[lsu.scala:214:29, :305:44, :1038:26, util.scala:363:{52,64,72,78}]
  wire              _T_576 = lcam_ldq_idx_0 != 5'h8;	// @[lsu.scala:305:44, :1038:26, :1127:38]
  reg               older_nacked_REG_8;	// @[lsu.scala:1130:57]
  wire              _T_579 = ~_T_577 | nacking_loads_8 | older_nacked_REG_8;	// @[lsu.scala:1056:34, :1100:37, :1130:57, :1131:{17,56}, :1286:5, :1289:7]
  wire              _GEN_335 = _T_548 | _T_560;	// @[lsu.scala:1092:34, :1093:36, :1103:131, :1104:37, :1118:37]
  reg               io_dmem_s1_kill_0_REG_8;	// @[lsu.scala:1133:58]
  wire              _GEN_336 = _GEN_335 | ~_T_570 | searcher_is_older_8 | ~(_T_576 & _T_579);	// @[lsu.scala:1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1133:48, util.scala:363:72]
  wire [14:0]       _l_mask_mask_T_137 = 15'h1 << ldq_9_bits_addr_bits[2:0];	// @[lsu.scala:209:16, :1665:{48,55}]
  wire [14:0]       _l_mask_mask_T_141 = 15'h3 << {12'h0, ldq_9_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:209:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_337 = {{8'hFF}, {ldq_9_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_141[7:0]}, {_l_mask_mask_T_137[7:0]}};	// @[Mux.scala:101:16, lsu.scala:209:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              l_forwarders_9_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 5'h9;	// @[lsu.scala:305:44, :1066:36, :1067:36, :1077:{63,88}]
  wire              block_addr_matches_9_0 = lcam_addr_0[39:6] == ldq_9_bits_addr_bits[39:6];	// @[lsu.scala:209:16, :1027:37, :1082:{57,73,84}]
  wire              dword_addr_matches_9_0 = block_addr_matches_9_0 & lcam_addr_0[5:3] == ldq_9_bits_addr_bits[5:3];	// @[lsu.scala:209:16, :1027:37, :1082:73, :1083:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_18 = _GEN_337[ldq_9_bits_uop_mem_size] & lcam_mask_0;	// @[Mux.scala:101:16, lsu.scala:209:16, :1084:46, :1665:26, :1666:26, :1667:26]
  wire              _T_584 = fired_release_0 & ldq_9_valid & ldq_9_bits_addr_valid & block_addr_matches_9_0;	// @[lsu.scala:209:16, :902:37, :1082:73, :1092:34]
  wire              _T_613 = ldq_9_bits_executed | ldq_9_bits_succeeded;	// @[lsu.scala:209:16, :1100:37]
  wire [23:0]       _T_592 = ldq_9_bits_st_dep_mask >> _GEN_310;	// @[lsu.scala:209:16, :1102:38]
  wire              _T_596 = do_st_search_0 & ldq_9_valid & ldq_9_bits_addr_valid & (_T_613 | l_forwarders_9_0) & ~ldq_9_bits_addr_is_virtual & _T_592[0] & dword_addr_matches_9_0 & (|_mask_overlap_T_18);	// @[lsu.scala:209:16, :433:52, :1016:108, :1077:63, :1083:66, :1084:46, :1085:62, :1100:{37,57}, :1102:38, :1103:131]
  wire              _T_606 = do_ld_search_0 & ldq_9_valid & ldq_9_bits_addr_valid & ~ldq_9_bits_addr_is_virtual & dword_addr_matches_9_0 & (|_mask_overlap_T_18);	// @[lsu.scala:209:16, :433:52, :1018:106, :1083:66, :1084:46, :1085:62, :1117:47]
  wire              searcher_is_older_9 = lcam_ldq_idx_0 < 5'h9 ^ lcam_ldq_idx_0 < ldq_head ^ ldq_head > 5'h9;	// @[lsu.scala:214:29, :305:44, :1038:26, util.scala:363:{52,64,72,78}]
  wire              _T_612 = lcam_ldq_idx_0 != 5'h9;	// @[lsu.scala:305:44, :1038:26, :1127:38]
  reg               older_nacked_REG_9;	// @[lsu.scala:1130:57]
  wire              _T_615 = ~_T_613 | nacking_loads_9 | older_nacked_REG_9;	// @[lsu.scala:1056:34, :1100:37, :1130:57, :1131:{17,56}, :1286:5, :1289:7]
  wire              _GEN_338 = _T_584 | _T_596;	// @[lsu.scala:1092:34, :1093:36, :1103:131, :1104:37, :1118:37]
  reg               io_dmem_s1_kill_0_REG_9;	// @[lsu.scala:1133:58]
  wire              _GEN_339 = _GEN_338 | ~_T_606 | searcher_is_older_9 | ~(_T_612 & _T_615);	// @[lsu.scala:1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1133:48, util.scala:363:72]
  wire [14:0]       _l_mask_mask_T_152 = 15'h1 << ldq_10_bits_addr_bits[2:0];	// @[lsu.scala:209:16, :1665:{48,55}]
  wire [14:0]       _l_mask_mask_T_156 = 15'h3 << {12'h0, ldq_10_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:209:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_340 = {{8'hFF}, {ldq_10_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_156[7:0]}, {_l_mask_mask_T_152[7:0]}};	// @[Mux.scala:101:16, lsu.scala:209:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              l_forwarders_10_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 5'hA;	// @[lsu.scala:305:44, :1066:36, :1067:36, :1077:{63,88}]
  wire              block_addr_matches_10_0 = lcam_addr_0[39:6] == ldq_10_bits_addr_bits[39:6];	// @[lsu.scala:209:16, :1027:37, :1082:{57,73,84}]
  wire              dword_addr_matches_10_0 = block_addr_matches_10_0 & lcam_addr_0[5:3] == ldq_10_bits_addr_bits[5:3];	// @[lsu.scala:209:16, :1027:37, :1082:73, :1083:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_20 = _GEN_340[ldq_10_bits_uop_mem_size] & lcam_mask_0;	// @[Mux.scala:101:16, lsu.scala:209:16, :1084:46, :1665:26, :1666:26, :1667:26]
  wire              _T_620 = fired_release_0 & ldq_10_valid & ldq_10_bits_addr_valid & block_addr_matches_10_0;	// @[lsu.scala:209:16, :902:37, :1082:73, :1092:34]
  wire              _T_649 = ldq_10_bits_executed | ldq_10_bits_succeeded;	// @[lsu.scala:209:16, :1100:37]
  wire [23:0]       _T_628 = ldq_10_bits_st_dep_mask >> _GEN_310;	// @[lsu.scala:209:16, :1102:38]
  wire              _T_632 = do_st_search_0 & ldq_10_valid & ldq_10_bits_addr_valid & (_T_649 | l_forwarders_10_0) & ~ldq_10_bits_addr_is_virtual & _T_628[0] & dword_addr_matches_10_0 & (|_mask_overlap_T_20);	// @[lsu.scala:209:16, :433:52, :1016:108, :1077:63, :1083:66, :1084:46, :1085:62, :1100:{37,57}, :1102:38, :1103:131]
  wire              _T_642 = do_ld_search_0 & ldq_10_valid & ldq_10_bits_addr_valid & ~ldq_10_bits_addr_is_virtual & dword_addr_matches_10_0 & (|_mask_overlap_T_20);	// @[lsu.scala:209:16, :433:52, :1018:106, :1083:66, :1084:46, :1085:62, :1117:47]
  wire              searcher_is_older_10 = lcam_ldq_idx_0 < 5'hA ^ lcam_ldq_idx_0 < ldq_head ^ ldq_head > 5'hA;	// @[lsu.scala:214:29, :305:44, :1038:26, util.scala:363:{52,64,72,78}]
  wire              _T_648 = lcam_ldq_idx_0 != 5'hA;	// @[lsu.scala:305:44, :1038:26, :1127:38]
  reg               older_nacked_REG_10;	// @[lsu.scala:1130:57]
  wire              _T_651 = ~_T_649 | nacking_loads_10 | older_nacked_REG_10;	// @[lsu.scala:1056:34, :1100:37, :1130:57, :1131:{17,56}, :1286:5, :1289:7]
  wire              _GEN_341 = _T_620 | _T_632;	// @[lsu.scala:1092:34, :1093:36, :1103:131, :1104:37, :1118:37]
  reg               io_dmem_s1_kill_0_REG_10;	// @[lsu.scala:1133:58]
  wire              _GEN_342 = _GEN_341 | ~_T_642 | searcher_is_older_10 | ~(_T_648 & _T_651);	// @[lsu.scala:1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1133:48, util.scala:363:72]
  wire [14:0]       _l_mask_mask_T_167 = 15'h1 << ldq_11_bits_addr_bits[2:0];	// @[lsu.scala:209:16, :1665:{48,55}]
  wire [14:0]       _l_mask_mask_T_171 = 15'h3 << {12'h0, ldq_11_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:209:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_343 = {{8'hFF}, {ldq_11_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_171[7:0]}, {_l_mask_mask_T_167[7:0]}};	// @[Mux.scala:101:16, lsu.scala:209:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              l_forwarders_11_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 5'hB;	// @[lsu.scala:305:44, :1066:36, :1067:36, :1077:{63,88}]
  wire              block_addr_matches_11_0 = lcam_addr_0[39:6] == ldq_11_bits_addr_bits[39:6];	// @[lsu.scala:209:16, :1027:37, :1082:{57,73,84}]
  wire              dword_addr_matches_11_0 = block_addr_matches_11_0 & lcam_addr_0[5:3] == ldq_11_bits_addr_bits[5:3];	// @[lsu.scala:209:16, :1027:37, :1082:73, :1083:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_22 = _GEN_343[ldq_11_bits_uop_mem_size] & lcam_mask_0;	// @[Mux.scala:101:16, lsu.scala:209:16, :1084:46, :1665:26, :1666:26, :1667:26]
  wire              _T_656 = fired_release_0 & ldq_11_valid & ldq_11_bits_addr_valid & block_addr_matches_11_0;	// @[lsu.scala:209:16, :902:37, :1082:73, :1092:34]
  wire              _T_685 = ldq_11_bits_executed | ldq_11_bits_succeeded;	// @[lsu.scala:209:16, :1100:37]
  wire [23:0]       _T_664 = ldq_11_bits_st_dep_mask >> _GEN_310;	// @[lsu.scala:209:16, :1102:38]
  wire              _T_668 = do_st_search_0 & ldq_11_valid & ldq_11_bits_addr_valid & (_T_685 | l_forwarders_11_0) & ~ldq_11_bits_addr_is_virtual & _T_664[0] & dword_addr_matches_11_0 & (|_mask_overlap_T_22);	// @[lsu.scala:209:16, :433:52, :1016:108, :1077:63, :1083:66, :1084:46, :1085:62, :1100:{37,57}, :1102:38, :1103:131]
  wire              _T_678 = do_ld_search_0 & ldq_11_valid & ldq_11_bits_addr_valid & ~ldq_11_bits_addr_is_virtual & dword_addr_matches_11_0 & (|_mask_overlap_T_22);	// @[lsu.scala:209:16, :433:52, :1018:106, :1083:66, :1084:46, :1085:62, :1117:47]
  wire              searcher_is_older_11 = lcam_ldq_idx_0 < 5'hB ^ lcam_ldq_idx_0 < ldq_head ^ ldq_head > 5'hB;	// @[lsu.scala:214:29, :305:44, :1038:26, util.scala:363:{52,64,72,78}]
  wire              _T_684 = lcam_ldq_idx_0 != 5'hB;	// @[lsu.scala:305:44, :1038:26, :1127:38]
  reg               older_nacked_REG_11;	// @[lsu.scala:1130:57]
  wire              _T_687 = ~_T_685 | nacking_loads_11 | older_nacked_REG_11;	// @[lsu.scala:1056:34, :1100:37, :1130:57, :1131:{17,56}, :1286:5, :1289:7]
  wire              _GEN_344 = _T_656 | _T_668;	// @[lsu.scala:1092:34, :1093:36, :1103:131, :1104:37, :1118:37]
  reg               io_dmem_s1_kill_0_REG_11;	// @[lsu.scala:1133:58]
  wire              _GEN_345 = _GEN_344 | ~_T_678 | searcher_is_older_11 | ~(_T_684 & _T_687);	// @[lsu.scala:1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1133:48, util.scala:363:72]
  wire [14:0]       _l_mask_mask_T_182 = 15'h1 << ldq_12_bits_addr_bits[2:0];	// @[lsu.scala:209:16, :1665:{48,55}]
  wire [14:0]       _l_mask_mask_T_186 = 15'h3 << {12'h0, ldq_12_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:209:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_346 = {{8'hFF}, {ldq_12_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_186[7:0]}, {_l_mask_mask_T_182[7:0]}};	// @[Mux.scala:101:16, lsu.scala:209:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              l_forwarders_12_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 5'hC;	// @[lsu.scala:305:44, :1066:36, :1067:36, :1077:{63,88}]
  wire              block_addr_matches_12_0 = lcam_addr_0[39:6] == ldq_12_bits_addr_bits[39:6];	// @[lsu.scala:209:16, :1027:37, :1082:{57,73,84}]
  wire              dword_addr_matches_12_0 = block_addr_matches_12_0 & lcam_addr_0[5:3] == ldq_12_bits_addr_bits[5:3];	// @[lsu.scala:209:16, :1027:37, :1082:73, :1083:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_24 = _GEN_346[ldq_12_bits_uop_mem_size] & lcam_mask_0;	// @[Mux.scala:101:16, lsu.scala:209:16, :1084:46, :1665:26, :1666:26, :1667:26]
  wire              _T_692 = fired_release_0 & ldq_12_valid & ldq_12_bits_addr_valid & block_addr_matches_12_0;	// @[lsu.scala:209:16, :902:37, :1082:73, :1092:34]
  wire              _T_721 = ldq_12_bits_executed | ldq_12_bits_succeeded;	// @[lsu.scala:209:16, :1100:37]
  wire [23:0]       _T_700 = ldq_12_bits_st_dep_mask >> _GEN_310;	// @[lsu.scala:209:16, :1102:38]
  wire              _T_704 = do_st_search_0 & ldq_12_valid & ldq_12_bits_addr_valid & (_T_721 | l_forwarders_12_0) & ~ldq_12_bits_addr_is_virtual & _T_700[0] & dword_addr_matches_12_0 & (|_mask_overlap_T_24);	// @[lsu.scala:209:16, :433:52, :1016:108, :1077:63, :1083:66, :1084:46, :1085:62, :1100:{37,57}, :1102:38, :1103:131]
  wire              _T_714 = do_ld_search_0 & ldq_12_valid & ldq_12_bits_addr_valid & ~ldq_12_bits_addr_is_virtual & dword_addr_matches_12_0 & (|_mask_overlap_T_24);	// @[lsu.scala:209:16, :433:52, :1018:106, :1083:66, :1084:46, :1085:62, :1117:47]
  wire              searcher_is_older_12 = lcam_ldq_idx_0 < 5'hC ^ lcam_ldq_idx_0 < ldq_head ^ ldq_head > 5'hC;	// @[lsu.scala:214:29, :305:44, :1038:26, util.scala:363:{52,64,72,78}]
  wire              _T_720 = lcam_ldq_idx_0 != 5'hC;	// @[lsu.scala:305:44, :1038:26, :1127:38]
  reg               older_nacked_REG_12;	// @[lsu.scala:1130:57]
  wire              _T_723 = ~_T_721 | nacking_loads_12 | older_nacked_REG_12;	// @[lsu.scala:1056:34, :1100:37, :1130:57, :1131:{17,56}, :1286:5, :1289:7]
  wire              _GEN_347 = _T_692 | _T_704;	// @[lsu.scala:1092:34, :1093:36, :1103:131, :1104:37, :1118:37]
  reg               io_dmem_s1_kill_0_REG_12;	// @[lsu.scala:1133:58]
  wire              _GEN_348 = _GEN_347 | ~_T_714 | searcher_is_older_12 | ~(_T_720 & _T_723);	// @[lsu.scala:1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1133:48, util.scala:363:72]
  wire [14:0]       _l_mask_mask_T_197 = 15'h1 << ldq_13_bits_addr_bits[2:0];	// @[lsu.scala:209:16, :1665:{48,55}]
  wire [14:0]       _l_mask_mask_T_201 = 15'h3 << {12'h0, ldq_13_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:209:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_349 = {{8'hFF}, {ldq_13_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_201[7:0]}, {_l_mask_mask_T_197[7:0]}};	// @[Mux.scala:101:16, lsu.scala:209:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              l_forwarders_13_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 5'hD;	// @[lsu.scala:305:44, :1066:36, :1067:36, :1077:{63,88}]
  wire              block_addr_matches_13_0 = lcam_addr_0[39:6] == ldq_13_bits_addr_bits[39:6];	// @[lsu.scala:209:16, :1027:37, :1082:{57,73,84}]
  wire              dword_addr_matches_13_0 = block_addr_matches_13_0 & lcam_addr_0[5:3] == ldq_13_bits_addr_bits[5:3];	// @[lsu.scala:209:16, :1027:37, :1082:73, :1083:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_26 = _GEN_349[ldq_13_bits_uop_mem_size] & lcam_mask_0;	// @[Mux.scala:101:16, lsu.scala:209:16, :1084:46, :1665:26, :1666:26, :1667:26]
  wire              _T_728 = fired_release_0 & ldq_13_valid & ldq_13_bits_addr_valid & block_addr_matches_13_0;	// @[lsu.scala:209:16, :902:37, :1082:73, :1092:34]
  wire              _T_757 = ldq_13_bits_executed | ldq_13_bits_succeeded;	// @[lsu.scala:209:16, :1100:37]
  wire [23:0]       _T_736 = ldq_13_bits_st_dep_mask >> _GEN_310;	// @[lsu.scala:209:16, :1102:38]
  wire              _T_740 = do_st_search_0 & ldq_13_valid & ldq_13_bits_addr_valid & (_T_757 | l_forwarders_13_0) & ~ldq_13_bits_addr_is_virtual & _T_736[0] & dword_addr_matches_13_0 & (|_mask_overlap_T_26);	// @[lsu.scala:209:16, :433:52, :1016:108, :1077:63, :1083:66, :1084:46, :1085:62, :1100:{37,57}, :1102:38, :1103:131]
  wire              _T_750 = do_ld_search_0 & ldq_13_valid & ldq_13_bits_addr_valid & ~ldq_13_bits_addr_is_virtual & dword_addr_matches_13_0 & (|_mask_overlap_T_26);	// @[lsu.scala:209:16, :433:52, :1018:106, :1083:66, :1084:46, :1085:62, :1117:47]
  wire              searcher_is_older_13 = lcam_ldq_idx_0 < 5'hD ^ lcam_ldq_idx_0 < ldq_head ^ ldq_head > 5'hD;	// @[lsu.scala:214:29, :305:44, :1038:26, util.scala:363:{52,64,72,78}]
  wire              _T_756 = lcam_ldq_idx_0 != 5'hD;	// @[lsu.scala:305:44, :1038:26, :1127:38]
  reg               older_nacked_REG_13;	// @[lsu.scala:1130:57]
  wire              _T_759 = ~_T_757 | nacking_loads_13 | older_nacked_REG_13;	// @[lsu.scala:1056:34, :1100:37, :1130:57, :1131:{17,56}, :1286:5, :1289:7]
  wire              _GEN_350 = _T_728 | _T_740;	// @[lsu.scala:1092:34, :1093:36, :1103:131, :1104:37, :1118:37]
  reg               io_dmem_s1_kill_0_REG_13;	// @[lsu.scala:1133:58]
  wire              _GEN_351 = _GEN_350 | ~_T_750 | searcher_is_older_13 | ~(_T_756 & _T_759);	// @[lsu.scala:1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1133:48, util.scala:363:72]
  wire [14:0]       _l_mask_mask_T_212 = 15'h1 << ldq_14_bits_addr_bits[2:0];	// @[lsu.scala:209:16, :1665:{48,55}]
  wire [14:0]       _l_mask_mask_T_216 = 15'h3 << {12'h0, ldq_14_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:209:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_352 = {{8'hFF}, {ldq_14_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_216[7:0]}, {_l_mask_mask_T_212[7:0]}};	// @[Mux.scala:101:16, lsu.scala:209:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              l_forwarders_14_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 5'hE;	// @[lsu.scala:305:44, :1066:36, :1067:36, :1077:{63,88}]
  wire              block_addr_matches_14_0 = lcam_addr_0[39:6] == ldq_14_bits_addr_bits[39:6];	// @[lsu.scala:209:16, :1027:37, :1082:{57,73,84}]
  wire              dword_addr_matches_14_0 = block_addr_matches_14_0 & lcam_addr_0[5:3] == ldq_14_bits_addr_bits[5:3];	// @[lsu.scala:209:16, :1027:37, :1082:73, :1083:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_28 = _GEN_352[ldq_14_bits_uop_mem_size] & lcam_mask_0;	// @[Mux.scala:101:16, lsu.scala:209:16, :1084:46, :1665:26, :1666:26, :1667:26]
  wire              _T_764 = fired_release_0 & ldq_14_valid & ldq_14_bits_addr_valid & block_addr_matches_14_0;	// @[lsu.scala:209:16, :902:37, :1082:73, :1092:34]
  wire              _T_793 = ldq_14_bits_executed | ldq_14_bits_succeeded;	// @[lsu.scala:209:16, :1100:37]
  wire [23:0]       _T_772 = ldq_14_bits_st_dep_mask >> _GEN_310;	// @[lsu.scala:209:16, :1102:38]
  wire              _T_776 = do_st_search_0 & ldq_14_valid & ldq_14_bits_addr_valid & (_T_793 | l_forwarders_14_0) & ~ldq_14_bits_addr_is_virtual & _T_772[0] & dword_addr_matches_14_0 & (|_mask_overlap_T_28);	// @[lsu.scala:209:16, :433:52, :1016:108, :1077:63, :1083:66, :1084:46, :1085:62, :1100:{37,57}, :1102:38, :1103:131]
  wire              _T_786 = do_ld_search_0 & ldq_14_valid & ldq_14_bits_addr_valid & ~ldq_14_bits_addr_is_virtual & dword_addr_matches_14_0 & (|_mask_overlap_T_28);	// @[lsu.scala:209:16, :433:52, :1018:106, :1083:66, :1084:46, :1085:62, :1117:47]
  wire              searcher_is_older_14 = lcam_ldq_idx_0 < 5'hE ^ lcam_ldq_idx_0 < ldq_head ^ ldq_head > 5'hE;	// @[lsu.scala:214:29, :305:44, :1038:26, util.scala:363:{52,64,72,78}]
  wire              _T_792 = lcam_ldq_idx_0 != 5'hE;	// @[lsu.scala:305:44, :1038:26, :1127:38]
  reg               older_nacked_REG_14;	// @[lsu.scala:1130:57]
  wire              _T_795 = ~_T_793 | nacking_loads_14 | older_nacked_REG_14;	// @[lsu.scala:1056:34, :1100:37, :1130:57, :1131:{17,56}, :1286:5, :1289:7]
  wire              _GEN_353 = _T_764 | _T_776;	// @[lsu.scala:1092:34, :1093:36, :1103:131, :1104:37, :1118:37]
  reg               io_dmem_s1_kill_0_REG_14;	// @[lsu.scala:1133:58]
  wire              _GEN_354 = _GEN_353 | ~_T_786 | searcher_is_older_14 | ~(_T_792 & _T_795);	// @[lsu.scala:1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1133:48, util.scala:363:72]
  wire [14:0]       _l_mask_mask_T_227 = 15'h1 << ldq_15_bits_addr_bits[2:0];	// @[lsu.scala:209:16, :1665:{48,55}]
  wire [14:0]       _l_mask_mask_T_231 = 15'h3 << {12'h0, ldq_15_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:209:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_355 = {{8'hFF}, {ldq_15_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_231[7:0]}, {_l_mask_mask_T_227[7:0]}};	// @[Mux.scala:101:16, lsu.scala:209:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              l_forwarders_15_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 5'hF;	// @[lsu.scala:305:44, :1066:36, :1067:36, :1077:{63,88}]
  wire              block_addr_matches_15_0 = lcam_addr_0[39:6] == ldq_15_bits_addr_bits[39:6];	// @[lsu.scala:209:16, :1027:37, :1082:{57,73,84}]
  wire              dword_addr_matches_15_0 = block_addr_matches_15_0 & lcam_addr_0[5:3] == ldq_15_bits_addr_bits[5:3];	// @[lsu.scala:209:16, :1027:37, :1082:73, :1083:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_30 = _GEN_355[ldq_15_bits_uop_mem_size] & lcam_mask_0;	// @[Mux.scala:101:16, lsu.scala:209:16, :1084:46, :1665:26, :1666:26, :1667:26]
  wire              _T_800 = fired_release_0 & ldq_15_valid & ldq_15_bits_addr_valid & block_addr_matches_15_0;	// @[lsu.scala:209:16, :902:37, :1082:73, :1092:34]
  wire              _T_829 = ldq_15_bits_executed | ldq_15_bits_succeeded;	// @[lsu.scala:209:16, :1100:37]
  wire [23:0]       _T_808 = ldq_15_bits_st_dep_mask >> _GEN_310;	// @[lsu.scala:209:16, :1102:38]
  wire              _T_812 = do_st_search_0 & ldq_15_valid & ldq_15_bits_addr_valid & (_T_829 | l_forwarders_15_0) & ~ldq_15_bits_addr_is_virtual & _T_808[0] & dword_addr_matches_15_0 & (|_mask_overlap_T_30);	// @[lsu.scala:209:16, :433:52, :1016:108, :1077:63, :1083:66, :1084:46, :1085:62, :1100:{37,57}, :1102:38, :1103:131]
  wire              _T_822 = do_ld_search_0 & ldq_15_valid & ldq_15_bits_addr_valid & ~ldq_15_bits_addr_is_virtual & dword_addr_matches_15_0 & (|_mask_overlap_T_30);	// @[lsu.scala:209:16, :433:52, :1018:106, :1083:66, :1084:46, :1085:62, :1117:47]
  wire              searcher_is_older_15 = lcam_ldq_idx_0 < 5'hF ^ lcam_ldq_idx_0 < ldq_head ^ ldq_head[4];	// @[lsu.scala:214:29, :305:44, :1038:26, util.scala:363:{52,64,72,78}]
  wire              _T_828 = lcam_ldq_idx_0 != 5'hF;	// @[lsu.scala:305:44, :1038:26, :1127:38]
  reg               older_nacked_REG_15;	// @[lsu.scala:1130:57]
  wire              _T_831 = ~_T_829 | nacking_loads_15 | older_nacked_REG_15;	// @[lsu.scala:1056:34, :1100:37, :1130:57, :1131:{17,56}, :1286:5, :1289:7]
  wire              _GEN_356 = _T_800 | _T_812;	// @[lsu.scala:1092:34, :1093:36, :1103:131, :1104:37, :1118:37]
  reg               io_dmem_s1_kill_0_REG_15;	// @[lsu.scala:1133:58]
  wire              _GEN_357 = _GEN_356 | ~_T_822 | searcher_is_older_15 | ~(_T_828 & _T_831);	// @[lsu.scala:1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1133:48, util.scala:363:72]
  wire [14:0]       _l_mask_mask_T_242 = 15'h1 << ldq_16_bits_addr_bits[2:0];	// @[lsu.scala:209:16, :1665:{48,55}]
  wire [14:0]       _l_mask_mask_T_246 = 15'h3 << {12'h0, ldq_16_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:209:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_358 = {{8'hFF}, {ldq_16_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_246[7:0]}, {_l_mask_mask_T_242[7:0]}};	// @[Mux.scala:101:16, lsu.scala:209:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              l_forwarders_16_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 5'h10;	// @[lsu.scala:305:44, :1066:36, :1067:36, :1077:{63,88}]
  wire              block_addr_matches_16_0 = lcam_addr_0[39:6] == ldq_16_bits_addr_bits[39:6];	// @[lsu.scala:209:16, :1027:37, :1082:{57,73,84}]
  wire              dword_addr_matches_16_0 = block_addr_matches_16_0 & lcam_addr_0[5:3] == ldq_16_bits_addr_bits[5:3];	// @[lsu.scala:209:16, :1027:37, :1082:73, :1083:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_32 = _GEN_358[ldq_16_bits_uop_mem_size] & lcam_mask_0;	// @[Mux.scala:101:16, lsu.scala:209:16, :1084:46, :1665:26, :1666:26, :1667:26]
  wire              _T_836 = fired_release_0 & ldq_16_valid & ldq_16_bits_addr_valid & block_addr_matches_16_0;	// @[lsu.scala:209:16, :902:37, :1082:73, :1092:34]
  wire              _T_865 = ldq_16_bits_executed | ldq_16_bits_succeeded;	// @[lsu.scala:209:16, :1100:37]
  wire [23:0]       _T_844 = ldq_16_bits_st_dep_mask >> _GEN_310;	// @[lsu.scala:209:16, :1102:38]
  wire              _T_848 = do_st_search_0 & ldq_16_valid & ldq_16_bits_addr_valid & (_T_865 | l_forwarders_16_0) & ~ldq_16_bits_addr_is_virtual & _T_844[0] & dword_addr_matches_16_0 & (|_mask_overlap_T_32);	// @[lsu.scala:209:16, :433:52, :1016:108, :1077:63, :1083:66, :1084:46, :1085:62, :1100:{37,57}, :1102:38, :1103:131]
  wire              _T_858 = do_ld_search_0 & ldq_16_valid & ldq_16_bits_addr_valid & ~ldq_16_bits_addr_is_virtual & dword_addr_matches_16_0 & (|_mask_overlap_T_32);	// @[lsu.scala:209:16, :433:52, :1018:106, :1083:66, :1084:46, :1085:62, :1117:47]
  wire              searcher_is_older_16 = lcam_ldq_idx_0[4] ^ lcam_ldq_idx_0 >= ldq_head ^ ldq_head > 5'h10;	// @[lsu.scala:214:29, :305:44, :1038:26, util.scala:363:{52,64,72,78}]
  wire              _T_864 = lcam_ldq_idx_0 != 5'h10;	// @[lsu.scala:305:44, :1038:26, :1127:38]
  reg               older_nacked_REG_16;	// @[lsu.scala:1130:57]
  wire              _T_867 = ~_T_865 | nacking_loads_16 | older_nacked_REG_16;	// @[lsu.scala:1056:34, :1100:37, :1130:57, :1131:{17,56}, :1286:5, :1289:7]
  wire              _GEN_359 = _T_836 | _T_848;	// @[lsu.scala:1092:34, :1093:36, :1103:131, :1104:37, :1118:37]
  reg               io_dmem_s1_kill_0_REG_16;	// @[lsu.scala:1133:58]
  wire              _GEN_360 = _GEN_359 | ~_T_858 | searcher_is_older_16 | ~(_T_864 & _T_867);	// @[lsu.scala:1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1133:48, util.scala:363:72]
  wire [14:0]       _l_mask_mask_T_257 = 15'h1 << ldq_17_bits_addr_bits[2:0];	// @[lsu.scala:209:16, :1665:{48,55}]
  wire [14:0]       _l_mask_mask_T_261 = 15'h3 << {12'h0, ldq_17_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:209:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_361 = {{8'hFF}, {ldq_17_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_261[7:0]}, {_l_mask_mask_T_257[7:0]}};	// @[Mux.scala:101:16, lsu.scala:209:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              l_forwarders_17_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 5'h11;	// @[lsu.scala:305:44, :1066:36, :1067:36, :1077:{63,88}]
  wire              block_addr_matches_17_0 = lcam_addr_0[39:6] == ldq_17_bits_addr_bits[39:6];	// @[lsu.scala:209:16, :1027:37, :1082:{57,73,84}]
  wire              dword_addr_matches_17_0 = block_addr_matches_17_0 & lcam_addr_0[5:3] == ldq_17_bits_addr_bits[5:3];	// @[lsu.scala:209:16, :1027:37, :1082:73, :1083:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_34 = _GEN_361[ldq_17_bits_uop_mem_size] & lcam_mask_0;	// @[Mux.scala:101:16, lsu.scala:209:16, :1084:46, :1665:26, :1666:26, :1667:26]
  wire              _T_872 = fired_release_0 & ldq_17_valid & ldq_17_bits_addr_valid & block_addr_matches_17_0;	// @[lsu.scala:209:16, :902:37, :1082:73, :1092:34]
  wire              _T_901 = ldq_17_bits_executed | ldq_17_bits_succeeded;	// @[lsu.scala:209:16, :1100:37]
  wire [23:0]       _T_880 = ldq_17_bits_st_dep_mask >> _GEN_310;	// @[lsu.scala:209:16, :1102:38]
  wire              _T_884 = do_st_search_0 & ldq_17_valid & ldq_17_bits_addr_valid & (_T_901 | l_forwarders_17_0) & ~ldq_17_bits_addr_is_virtual & _T_880[0] & dword_addr_matches_17_0 & (|_mask_overlap_T_34);	// @[lsu.scala:209:16, :433:52, :1016:108, :1077:63, :1083:66, :1084:46, :1085:62, :1100:{37,57}, :1102:38, :1103:131]
  wire              _T_894 = do_ld_search_0 & ldq_17_valid & ldq_17_bits_addr_valid & ~ldq_17_bits_addr_is_virtual & dword_addr_matches_17_0 & (|_mask_overlap_T_34);	// @[lsu.scala:209:16, :433:52, :1018:106, :1083:66, :1084:46, :1085:62, :1117:47]
  wire              searcher_is_older_17 = lcam_ldq_idx_0 < 5'h11 ^ lcam_ldq_idx_0 < ldq_head ^ ldq_head > 5'h11;	// @[lsu.scala:214:29, :305:44, :1038:26, util.scala:363:{52,64,72,78}]
  wire              _T_900 = lcam_ldq_idx_0 != 5'h11;	// @[lsu.scala:305:44, :1038:26, :1127:38]
  reg               older_nacked_REG_17;	// @[lsu.scala:1130:57]
  wire              _T_903 = ~_T_901 | nacking_loads_17 | older_nacked_REG_17;	// @[lsu.scala:1056:34, :1100:37, :1130:57, :1131:{17,56}, :1286:5, :1289:7]
  wire              _GEN_362 = _T_872 | _T_884;	// @[lsu.scala:1092:34, :1093:36, :1103:131, :1104:37, :1118:37]
  reg               io_dmem_s1_kill_0_REG_17;	// @[lsu.scala:1133:58]
  wire              _GEN_363 = _GEN_362 | ~_T_894 | searcher_is_older_17 | ~(_T_900 & _T_903);	// @[lsu.scala:1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1133:48, util.scala:363:72]
  wire [14:0]       _l_mask_mask_T_272 = 15'h1 << ldq_18_bits_addr_bits[2:0];	// @[lsu.scala:209:16, :1665:{48,55}]
  wire [14:0]       _l_mask_mask_T_276 = 15'h3 << {12'h0, ldq_18_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:209:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_364 = {{8'hFF}, {ldq_18_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_276[7:0]}, {_l_mask_mask_T_272[7:0]}};	// @[Mux.scala:101:16, lsu.scala:209:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              l_forwarders_18_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 5'h12;	// @[lsu.scala:305:44, :1066:36, :1067:36, :1077:{63,88}]
  wire              block_addr_matches_18_0 = lcam_addr_0[39:6] == ldq_18_bits_addr_bits[39:6];	// @[lsu.scala:209:16, :1027:37, :1082:{57,73,84}]
  wire              dword_addr_matches_18_0 = block_addr_matches_18_0 & lcam_addr_0[5:3] == ldq_18_bits_addr_bits[5:3];	// @[lsu.scala:209:16, :1027:37, :1082:73, :1083:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_36 = _GEN_364[ldq_18_bits_uop_mem_size] & lcam_mask_0;	// @[Mux.scala:101:16, lsu.scala:209:16, :1084:46, :1665:26, :1666:26, :1667:26]
  wire              _T_908 = fired_release_0 & ldq_18_valid & ldq_18_bits_addr_valid & block_addr_matches_18_0;	// @[lsu.scala:209:16, :902:37, :1082:73, :1092:34]
  wire              _T_937 = ldq_18_bits_executed | ldq_18_bits_succeeded;	// @[lsu.scala:209:16, :1100:37]
  wire [23:0]       _T_916 = ldq_18_bits_st_dep_mask >> _GEN_310;	// @[lsu.scala:209:16, :1102:38]
  wire              _T_920 = do_st_search_0 & ldq_18_valid & ldq_18_bits_addr_valid & (_T_937 | l_forwarders_18_0) & ~ldq_18_bits_addr_is_virtual & _T_916[0] & dword_addr_matches_18_0 & (|_mask_overlap_T_36);	// @[lsu.scala:209:16, :433:52, :1016:108, :1077:63, :1083:66, :1084:46, :1085:62, :1100:{37,57}, :1102:38, :1103:131]
  wire              _T_930 = do_ld_search_0 & ldq_18_valid & ldq_18_bits_addr_valid & ~ldq_18_bits_addr_is_virtual & dword_addr_matches_18_0 & (|_mask_overlap_T_36);	// @[lsu.scala:209:16, :433:52, :1018:106, :1083:66, :1084:46, :1085:62, :1117:47]
  wire              searcher_is_older_18 = lcam_ldq_idx_0 < 5'h12 ^ lcam_ldq_idx_0 < ldq_head ^ ldq_head > 5'h12;	// @[lsu.scala:214:29, :305:44, :1038:26, util.scala:363:{52,64,72,78}]
  wire              _T_936 = lcam_ldq_idx_0 != 5'h12;	// @[lsu.scala:305:44, :1038:26, :1127:38]
  reg               older_nacked_REG_18;	// @[lsu.scala:1130:57]
  wire              _T_939 = ~_T_937 | nacking_loads_18 | older_nacked_REG_18;	// @[lsu.scala:1056:34, :1100:37, :1130:57, :1131:{17,56}, :1286:5, :1289:7]
  wire              _GEN_365 = _T_908 | _T_920;	// @[lsu.scala:1092:34, :1093:36, :1103:131, :1104:37, :1118:37]
  reg               io_dmem_s1_kill_0_REG_18;	// @[lsu.scala:1133:58]
  wire              _GEN_366 = _GEN_365 | ~_T_930 | searcher_is_older_18 | ~(_T_936 & _T_939);	// @[lsu.scala:1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1133:48, util.scala:363:72]
  wire [14:0]       _l_mask_mask_T_287 = 15'h1 << ldq_19_bits_addr_bits[2:0];	// @[lsu.scala:209:16, :1665:{48,55}]
  wire [14:0]       _l_mask_mask_T_291 = 15'h3 << {12'h0, ldq_19_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:209:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_367 = {{8'hFF}, {ldq_19_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_291[7:0]}, {_l_mask_mask_T_287[7:0]}};	// @[Mux.scala:101:16, lsu.scala:209:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              l_forwarders_19_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 5'h13;	// @[lsu.scala:305:44, :1066:36, :1067:36, :1077:{63,88}]
  wire              block_addr_matches_19_0 = lcam_addr_0[39:6] == ldq_19_bits_addr_bits[39:6];	// @[lsu.scala:209:16, :1027:37, :1082:{57,73,84}]
  wire              dword_addr_matches_19_0 = block_addr_matches_19_0 & lcam_addr_0[5:3] == ldq_19_bits_addr_bits[5:3];	// @[lsu.scala:209:16, :1027:37, :1082:73, :1083:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_38 = _GEN_367[ldq_19_bits_uop_mem_size] & lcam_mask_0;	// @[Mux.scala:101:16, lsu.scala:209:16, :1084:46, :1665:26, :1666:26, :1667:26]
  wire              _T_944 = fired_release_0 & ldq_19_valid & ldq_19_bits_addr_valid & block_addr_matches_19_0;	// @[lsu.scala:209:16, :902:37, :1082:73, :1092:34]
  wire              _T_973 = ldq_19_bits_executed | ldq_19_bits_succeeded;	// @[lsu.scala:209:16, :1100:37]
  wire [23:0]       _T_952 = ldq_19_bits_st_dep_mask >> _GEN_310;	// @[lsu.scala:209:16, :1102:38]
  wire              _T_956 = do_st_search_0 & ldq_19_valid & ldq_19_bits_addr_valid & (_T_973 | l_forwarders_19_0) & ~ldq_19_bits_addr_is_virtual & _T_952[0] & dword_addr_matches_19_0 & (|_mask_overlap_T_38);	// @[lsu.scala:209:16, :433:52, :1016:108, :1077:63, :1083:66, :1084:46, :1085:62, :1100:{37,57}, :1102:38, :1103:131]
  wire              _T_966 = do_ld_search_0 & ldq_19_valid & ldq_19_bits_addr_valid & ~ldq_19_bits_addr_is_virtual & dword_addr_matches_19_0 & (|_mask_overlap_T_38);	// @[lsu.scala:209:16, :433:52, :1018:106, :1083:66, :1084:46, :1085:62, :1117:47]
  wire              searcher_is_older_19 = lcam_ldq_idx_0 < 5'h13 ^ lcam_ldq_idx_0 < ldq_head ^ ldq_head > 5'h13;	// @[lsu.scala:214:29, :305:44, :1038:26, util.scala:363:{52,64,72,78}]
  wire              _T_972 = lcam_ldq_idx_0 != 5'h13;	// @[lsu.scala:305:44, :1038:26, :1127:38]
  reg               older_nacked_REG_19;	// @[lsu.scala:1130:57]
  wire              _T_975 = ~_T_973 | nacking_loads_19 | older_nacked_REG_19;	// @[lsu.scala:1056:34, :1100:37, :1130:57, :1131:{17,56}, :1286:5, :1289:7]
  wire              _GEN_368 = _T_944 | _T_956;	// @[lsu.scala:1092:34, :1093:36, :1103:131, :1104:37, :1118:37]
  reg               io_dmem_s1_kill_0_REG_19;	// @[lsu.scala:1133:58]
  wire              _GEN_369 = _GEN_368 | ~_T_966 | searcher_is_older_19 | ~(_T_972 & _T_975);	// @[lsu.scala:1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1133:48, util.scala:363:72]
  wire [14:0]       _l_mask_mask_T_302 = 15'h1 << ldq_20_bits_addr_bits[2:0];	// @[lsu.scala:209:16, :1665:{48,55}]
  wire [14:0]       _l_mask_mask_T_306 = 15'h3 << {12'h0, ldq_20_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:209:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_370 = {{8'hFF}, {ldq_20_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_306[7:0]}, {_l_mask_mask_T_302[7:0]}};	// @[Mux.scala:101:16, lsu.scala:209:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              l_forwarders_20_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 5'h14;	// @[lsu.scala:305:44, :1066:36, :1067:36, :1077:{63,88}]
  wire              block_addr_matches_20_0 = lcam_addr_0[39:6] == ldq_20_bits_addr_bits[39:6];	// @[lsu.scala:209:16, :1027:37, :1082:{57,73,84}]
  wire              dword_addr_matches_20_0 = block_addr_matches_20_0 & lcam_addr_0[5:3] == ldq_20_bits_addr_bits[5:3];	// @[lsu.scala:209:16, :1027:37, :1082:73, :1083:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_40 = _GEN_370[ldq_20_bits_uop_mem_size] & lcam_mask_0;	// @[Mux.scala:101:16, lsu.scala:209:16, :1084:46, :1665:26, :1666:26, :1667:26]
  wire              _T_980 = fired_release_0 & ldq_20_valid & ldq_20_bits_addr_valid & block_addr_matches_20_0;	// @[lsu.scala:209:16, :902:37, :1082:73, :1092:34]
  wire              _T_1009 = ldq_20_bits_executed | ldq_20_bits_succeeded;	// @[lsu.scala:209:16, :1100:37]
  wire [23:0]       _T_988 = ldq_20_bits_st_dep_mask >> _GEN_310;	// @[lsu.scala:209:16, :1102:38]
  wire              _T_992 = do_st_search_0 & ldq_20_valid & ldq_20_bits_addr_valid & (_T_1009 | l_forwarders_20_0) & ~ldq_20_bits_addr_is_virtual & _T_988[0] & dword_addr_matches_20_0 & (|_mask_overlap_T_40);	// @[lsu.scala:209:16, :433:52, :1016:108, :1077:63, :1083:66, :1084:46, :1085:62, :1100:{37,57}, :1102:38, :1103:131]
  wire              _T_1002 = do_ld_search_0 & ldq_20_valid & ldq_20_bits_addr_valid & ~ldq_20_bits_addr_is_virtual & dword_addr_matches_20_0 & (|_mask_overlap_T_40);	// @[lsu.scala:209:16, :433:52, :1018:106, :1083:66, :1084:46, :1085:62, :1117:47]
  wire              searcher_is_older_20 = lcam_ldq_idx_0 < 5'h14 ^ lcam_ldq_idx_0 < ldq_head ^ ldq_head > 5'h14;	// @[lsu.scala:214:29, :305:44, :1038:26, util.scala:363:{52,64,72,78}]
  wire              _T_1008 = lcam_ldq_idx_0 != 5'h14;	// @[lsu.scala:305:44, :1038:26, :1127:38]
  reg               older_nacked_REG_20;	// @[lsu.scala:1130:57]
  wire              _T_1011 = ~_T_1009 | nacking_loads_20 | older_nacked_REG_20;	// @[lsu.scala:1056:34, :1100:37, :1130:57, :1131:{17,56}, :1286:5, :1289:7]
  wire              _GEN_371 = _T_980 | _T_992;	// @[lsu.scala:1092:34, :1093:36, :1103:131, :1104:37, :1118:37]
  reg               io_dmem_s1_kill_0_REG_20;	// @[lsu.scala:1133:58]
  wire              _GEN_372 = _GEN_371 | ~_T_1002 | searcher_is_older_20 | ~(_T_1008 & _T_1011);	// @[lsu.scala:1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1133:48, util.scala:363:72]
  wire [14:0]       _l_mask_mask_T_317 = 15'h1 << ldq_21_bits_addr_bits[2:0];	// @[lsu.scala:209:16, :1665:{48,55}]
  wire [14:0]       _l_mask_mask_T_321 = 15'h3 << {12'h0, ldq_21_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:209:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_373 = {{8'hFF}, {ldq_21_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_321[7:0]}, {_l_mask_mask_T_317[7:0]}};	// @[Mux.scala:101:16, lsu.scala:209:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              l_forwarders_21_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 5'h15;	// @[lsu.scala:305:44, :1066:36, :1067:36, :1077:{63,88}]
  wire              block_addr_matches_21_0 = lcam_addr_0[39:6] == ldq_21_bits_addr_bits[39:6];	// @[lsu.scala:209:16, :1027:37, :1082:{57,73,84}]
  wire              dword_addr_matches_21_0 = block_addr_matches_21_0 & lcam_addr_0[5:3] == ldq_21_bits_addr_bits[5:3];	// @[lsu.scala:209:16, :1027:37, :1082:73, :1083:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_42 = _GEN_373[ldq_21_bits_uop_mem_size] & lcam_mask_0;	// @[Mux.scala:101:16, lsu.scala:209:16, :1084:46, :1665:26, :1666:26, :1667:26]
  wire              _T_1016 = fired_release_0 & ldq_21_valid & ldq_21_bits_addr_valid & block_addr_matches_21_0;	// @[lsu.scala:209:16, :902:37, :1082:73, :1092:34]
  wire              _T_1045 = ldq_21_bits_executed | ldq_21_bits_succeeded;	// @[lsu.scala:209:16, :1100:37]
  wire [23:0]       _T_1024 = ldq_21_bits_st_dep_mask >> _GEN_310;	// @[lsu.scala:209:16, :1102:38]
  wire              _T_1028 = do_st_search_0 & ldq_21_valid & ldq_21_bits_addr_valid & (_T_1045 | l_forwarders_21_0) & ~ldq_21_bits_addr_is_virtual & _T_1024[0] & dword_addr_matches_21_0 & (|_mask_overlap_T_42);	// @[lsu.scala:209:16, :433:52, :1016:108, :1077:63, :1083:66, :1084:46, :1085:62, :1100:{37,57}, :1102:38, :1103:131]
  wire              _T_1038 = do_ld_search_0 & ldq_21_valid & ldq_21_bits_addr_valid & ~ldq_21_bits_addr_is_virtual & dword_addr_matches_21_0 & (|_mask_overlap_T_42);	// @[lsu.scala:209:16, :433:52, :1018:106, :1083:66, :1084:46, :1085:62, :1117:47]
  wire              searcher_is_older_21 = lcam_ldq_idx_0 < 5'h15 ^ lcam_ldq_idx_0 < ldq_head ^ ldq_head > 5'h15;	// @[lsu.scala:214:29, :305:44, :1038:26, util.scala:363:{52,64,72,78}]
  wire              _T_1044 = lcam_ldq_idx_0 != 5'h15;	// @[lsu.scala:305:44, :1038:26, :1127:38]
  reg               older_nacked_REG_21;	// @[lsu.scala:1130:57]
  wire              _T_1047 = ~_T_1045 | nacking_loads_21 | older_nacked_REG_21;	// @[lsu.scala:1056:34, :1100:37, :1130:57, :1131:{17,56}, :1286:5, :1289:7]
  wire              _GEN_374 = _T_1016 | _T_1028;	// @[lsu.scala:1092:34, :1093:36, :1103:131, :1104:37, :1118:37]
  reg               io_dmem_s1_kill_0_REG_21;	// @[lsu.scala:1133:58]
  wire              _GEN_375 = _GEN_374 | ~_T_1038 | searcher_is_older_21 | ~(_T_1044 & _T_1047);	// @[lsu.scala:1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1133:48, util.scala:363:72]
  wire [14:0]       _l_mask_mask_T_332 = 15'h1 << ldq_22_bits_addr_bits[2:0];	// @[lsu.scala:209:16, :1665:{48,55}]
  wire [14:0]       _l_mask_mask_T_336 = 15'h3 << {12'h0, ldq_22_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:209:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_376 = {{8'hFF}, {ldq_22_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_336[7:0]}, {_l_mask_mask_T_332[7:0]}};	// @[Mux.scala:101:16, lsu.scala:209:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              l_forwarders_22_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 5'h16;	// @[lsu.scala:305:44, :1066:36, :1067:36, :1077:{63,88}]
  wire              block_addr_matches_22_0 = lcam_addr_0[39:6] == ldq_22_bits_addr_bits[39:6];	// @[lsu.scala:209:16, :1027:37, :1082:{57,73,84}]
  wire              dword_addr_matches_22_0 = block_addr_matches_22_0 & lcam_addr_0[5:3] == ldq_22_bits_addr_bits[5:3];	// @[lsu.scala:209:16, :1027:37, :1082:73, :1083:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_44 = _GEN_376[ldq_22_bits_uop_mem_size] & lcam_mask_0;	// @[Mux.scala:101:16, lsu.scala:209:16, :1084:46, :1665:26, :1666:26, :1667:26]
  wire              _T_1052 = fired_release_0 & ldq_22_valid & ldq_22_bits_addr_valid & block_addr_matches_22_0;	// @[lsu.scala:209:16, :902:37, :1082:73, :1092:34]
  wire              _T_1081 = ldq_22_bits_executed | ldq_22_bits_succeeded;	// @[lsu.scala:209:16, :1100:37]
  wire [23:0]       _T_1060 = ldq_22_bits_st_dep_mask >> _GEN_310;	// @[lsu.scala:209:16, :1102:38]
  wire              _T_1064 = do_st_search_0 & ldq_22_valid & ldq_22_bits_addr_valid & (_T_1081 | l_forwarders_22_0) & ~ldq_22_bits_addr_is_virtual & _T_1060[0] & dword_addr_matches_22_0 & (|_mask_overlap_T_44);	// @[lsu.scala:209:16, :433:52, :1016:108, :1077:63, :1083:66, :1084:46, :1085:62, :1100:{37,57}, :1102:38, :1103:131]
  wire              _T_1074 = do_ld_search_0 & ldq_22_valid & ldq_22_bits_addr_valid & ~ldq_22_bits_addr_is_virtual & dword_addr_matches_22_0 & (|_mask_overlap_T_44);	// @[lsu.scala:209:16, :433:52, :1018:106, :1083:66, :1084:46, :1085:62, :1117:47]
  wire              searcher_is_older_22 = lcam_ldq_idx_0 < 5'h16 ^ lcam_ldq_idx_0 < ldq_head ^ ldq_head > 5'h16;	// @[lsu.scala:214:29, :305:44, :1038:26, util.scala:363:{52,64,72,78}]
  wire              _T_1080 = lcam_ldq_idx_0 != 5'h16;	// @[lsu.scala:305:44, :1038:26, :1127:38]
  reg               older_nacked_REG_22;	// @[lsu.scala:1130:57]
  wire              _T_1083 = ~_T_1081 | nacking_loads_22 | older_nacked_REG_22;	// @[lsu.scala:1056:34, :1100:37, :1130:57, :1131:{17,56}, :1286:5, :1289:7]
  wire              _GEN_377 = _T_1052 | _T_1064;	// @[lsu.scala:1092:34, :1093:36, :1103:131, :1104:37, :1118:37]
  reg               io_dmem_s1_kill_0_REG_22;	// @[lsu.scala:1133:58]
  wire              _GEN_378 = _GEN_377 | ~_T_1074 | searcher_is_older_22 | ~(_T_1080 & _T_1083);	// @[lsu.scala:1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1133:48, util.scala:363:72]
  wire [14:0]       _l_mask_mask_T_347 = 15'h1 << ldq_23_bits_addr_bits[2:0];	// @[lsu.scala:209:16, :1665:{48,55}]
  wire [14:0]       _l_mask_mask_T_351 = 15'h3 << {12'h0, ldq_23_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:209:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_379 = {{8'hFF}, {ldq_23_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_351[7:0]}, {_l_mask_mask_T_347[7:0]}};	// @[Mux.scala:101:16, lsu.scala:209:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              l_forwarders_23_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 5'h17;	// @[lsu.scala:1066:36, :1067:36, :1077:{63,88}, util.scala:205:25]
  wire              block_addr_matches_23_0 = lcam_addr_0[39:6] == ldq_23_bits_addr_bits[39:6];	// @[lsu.scala:209:16, :1027:37, :1082:{57,73,84}]
  wire              dword_addr_matches_23_0 = block_addr_matches_23_0 & lcam_addr_0[5:3] == ldq_23_bits_addr_bits[5:3];	// @[lsu.scala:209:16, :1027:37, :1082:73, :1083:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_46 = _GEN_379[ldq_23_bits_uop_mem_size] & lcam_mask_0;	// @[Mux.scala:101:16, lsu.scala:209:16, :1084:46, :1665:26, :1666:26, :1667:26]
  wire              _T_1088 = fired_release_0 & ldq_23_valid & ldq_23_bits_addr_valid & block_addr_matches_23_0;	// @[lsu.scala:209:16, :902:37, :1082:73, :1092:34]
  wire              _T_1117 = ldq_23_bits_executed | ldq_23_bits_succeeded;	// @[lsu.scala:209:16, :1100:37]
  wire [23:0]       _T_1096 = ldq_23_bits_st_dep_mask >> _GEN_310;	// @[lsu.scala:209:16, :1102:38]
  wire              _T_1100 = do_st_search_0 & ldq_23_valid & ldq_23_bits_addr_valid & (_T_1117 | l_forwarders_23_0) & ~ldq_23_bits_addr_is_virtual & _T_1096[0] & dword_addr_matches_23_0 & (|_mask_overlap_T_46);	// @[lsu.scala:209:16, :433:52, :1016:108, :1077:63, :1083:66, :1084:46, :1085:62, :1100:{37,57}, :1102:38, :1103:131]
  wire              _T_1110 = do_ld_search_0 & ldq_23_valid & ldq_23_bits_addr_valid & ~ldq_23_bits_addr_is_virtual & dword_addr_matches_23_0 & (|_mask_overlap_T_46);	// @[lsu.scala:209:16, :433:52, :1018:106, :1083:66, :1084:46, :1085:62, :1117:47]
  wire              searcher_is_older_23 = lcam_ldq_idx_0 < 5'h17 ^ lcam_ldq_idx_0 < ldq_head ^ ldq_head > 5'h17;	// @[lsu.scala:214:29, :1038:26, util.scala:205:25, :363:{52,64,72,78}]
  wire              _T_1116 = lcam_ldq_idx_0 != 5'h17;	// @[lsu.scala:1038:26, :1127:38, util.scala:205:25]
  reg               older_nacked_REG_23;	// @[lsu.scala:1130:57]
  wire              _T_1119 = ~_T_1117 | nacking_loads_23 | older_nacked_REG_23;	// @[lsu.scala:1056:34, :1100:37, :1130:57, :1131:{17,56}, :1286:5, :1289:7]
  wire              _GEN_380 = _T_1088 | _T_1100;	// @[lsu.scala:1092:34, :1093:36, :1103:131, :1104:37, :1118:37]
  reg               io_dmem_s1_kill_0_REG_23;	// @[lsu.scala:1133:58]
  wire              _GEN_381 = _GEN_380 | ~_T_1110 | searcher_is_older_23 | ~(_T_1116 & _T_1119);	// @[lsu.scala:1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1133:48, util.scala:363:72]
  wire              _GEN_382 = _GEN_381 ? (_GEN_378 ? (_GEN_375 ? (_GEN_372 ? (_GEN_369 ? (_GEN_366 ? (_GEN_363 ? (_GEN_360 ? (_GEN_357 ? (_GEN_354 ? (_GEN_351 ? (_GEN_348 ? (_GEN_345 ? (_GEN_342 ? (_GEN_339 ? (_GEN_336 ? (_GEN_333 ? (_GEN_330 ? (_GEN_327 ? (_GEN_324 ? (_GEN_321 ? (_GEN_318 ? (_GEN_315 ? ~_GEN_311 & _T_282 & ~searcher_is_older & _GEN_312 & io_dmem_s1_kill_0_REG : io_dmem_s1_kill_0_REG_1) : io_dmem_s1_kill_0_REG_2) : io_dmem_s1_kill_0_REG_3) : io_dmem_s1_kill_0_REG_4) : io_dmem_s1_kill_0_REG_5) : io_dmem_s1_kill_0_REG_6) : io_dmem_s1_kill_0_REG_7) : io_dmem_s1_kill_0_REG_8) : io_dmem_s1_kill_0_REG_9) : io_dmem_s1_kill_0_REG_10) : io_dmem_s1_kill_0_REG_11) : io_dmem_s1_kill_0_REG_12) : io_dmem_s1_kill_0_REG_13) : io_dmem_s1_kill_0_REG_14) : io_dmem_s1_kill_0_REG_15) : io_dmem_s1_kill_0_REG_16) : io_dmem_s1_kill_0_REG_17) : io_dmem_s1_kill_0_REG_18) : io_dmem_s1_kill_0_REG_19) : io_dmem_s1_kill_0_REG_20) : io_dmem_s1_kill_0_REG_21) : io_dmem_s1_kill_0_REG_22) : io_dmem_s1_kill_0_REG_23;	// @[lsu.scala:766:24, :1059:36, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:47, :1131:73, :1133:{48,58}, util.scala:363:72]
  wire              can_forward_0 = _GEN_381 & _GEN_378 & _GEN_375 & _GEN_372 & _GEN_369 & _GEN_366 & _GEN_363 & _GEN_360 & _GEN_357 & _GEN_354 & _GEN_351 & _GEN_348 & _GEN_345 & _GEN_342 & _GEN_339 & _GEN_336 & _GEN_333 & _GEN_330 & _GEN_327 & _GEN_324 & _GEN_321 & _GEN_318 & _GEN_315 & (_GEN_311 | ~_T_282 | searcher_is_older | ~_GEN_312) & (_can_forward_T ? ~mem_tlb_uncacheable_0 : ~_GEN_197[lcam_ldq_idx_0]);	// @[lsu.scala:502:88, :766:24, :928:41, :1018:61, :1038:26, :1046:29, :1047:{8,56}, :1048:7, :1059:36, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:47, :1131:73, :1133:48, :1134:48, util.scala:363:72]
  wire              dword_addr_matches_24_0 = stq_0_bits_addr_valid & ~stq_0_bits_addr_is_virtual & stq_0_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[lsu.scala:210:16, :1027:37, :1146:{31,60}, :1147:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_2 = 15'h1 << stq_0_bits_addr_bits[2:0];	// @[lsu.scala:210:16, :1665:{48,55}]
  wire [14:0]       _write_mask_mask_T_6 = 15'h3 << {12'h0, stq_0_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:210:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_383 = {{8'hFF}, {stq_0_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_6[7:0]}, {_write_mask_mask_T_2[7:0]}};	// @[Mux.scala:101:16, lsu.scala:210:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              _T_1124 = do_ld_search_0 & stq_0_valid & lcam_st_dep_mask_0[0];	// @[lsu.scala:210:16, :917:33, :1018:106, :1150:{45,67}]
  wire [7:0]        _T_1133 = lcam_mask_0 & _GEN_383[stq_0_bits_uop_mem_size];	// @[Mux.scala:101:16, lsu.scala:210:16, :1151:30, :1665:26, :1666:26, :1667:26]
  wire              _T_1130 = _T_1133 == lcam_mask_0 & ~stq_0_bits_uop_is_fence & dword_addr_matches_24_0 & can_forward_0;	// @[Mux.scala:101:16, lsu.scala:210:16, :1093:36, :1104:37, :1118:37, :1146:60, :1151:{30,44,65,106}]
  reg               io_dmem_s1_kill_0_REG_24;	// @[lsu.scala:1155:56]
  wire              _T_1135 = (|_T_1133) & dword_addr_matches_24_0;	// @[lsu.scala:1146:60, :1151:30, :1158:{51,60}]
  reg               io_dmem_s1_kill_0_REG_25;	// @[lsu.scala:1161:56]
  wire              _T_1138 = stq_0_bits_uop_is_fence | stq_0_bits_uop_is_amo;	// @[lsu.scala:210:16, :1164:37]
  wire              ldst_addr_matches_0_0 = _T_1124 & (_T_1130 | _T_1135 | _T_1138);	// @[lsu.scala:1051:38, :1150:{45,72}, :1151:106, :1152:9, :1153:46, :1158:60, :1159:9, :1160:46, :1164:37, :1165:9]
  reg               io_dmem_s1_kill_0_REG_26;	// @[lsu.scala:1167:56]
  wire              _GEN_384 = _T_1124 ? (_T_1130 ? io_dmem_s1_kill_0_REG_24 : _T_1135 ? io_dmem_s1_kill_0_REG_25 : _T_1138 ? io_dmem_s1_kill_0_REG_26 : _GEN_382) : _GEN_382;	// @[lsu.scala:1093:36, :1104:37, :1118:37, :1150:{45,72}, :1151:106, :1152:9, :1155:{46,56}, :1158:60, :1159:9, :1161:{46,56}, :1164:37, :1165:9, :1167:{46,56}]
  wire              dword_addr_matches_25_0 = stq_1_bits_addr_valid & ~stq_1_bits_addr_is_virtual & stq_1_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[lsu.scala:210:16, :1027:37, :1146:{31,60}, :1147:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_17 = 15'h1 << stq_1_bits_addr_bits[2:0];	// @[lsu.scala:210:16, :1665:{48,55}]
  wire [14:0]       _write_mask_mask_T_21 = 15'h3 << {12'h0, stq_1_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:210:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_385 = {{8'hFF}, {stq_1_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_21[7:0]}, {_write_mask_mask_T_17[7:0]}};	// @[Mux.scala:101:16, lsu.scala:210:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              _T_1143 = do_ld_search_0 & stq_1_valid & lcam_st_dep_mask_0[1];	// @[lsu.scala:210:16, :917:33, :1018:106, :1150:{45,67}]
  wire [7:0]        _T_1152 = lcam_mask_0 & _GEN_385[stq_1_bits_uop_mem_size];	// @[Mux.scala:101:16, lsu.scala:210:16, :1151:30, :1665:26, :1666:26, :1667:26]
  wire              _T_1149 = _T_1152 == lcam_mask_0 & ~stq_1_bits_uop_is_fence & dword_addr_matches_25_0 & can_forward_0;	// @[Mux.scala:101:16, lsu.scala:210:16, :1093:36, :1104:37, :1118:37, :1146:60, :1151:{30,44,65,106}]
  reg               io_dmem_s1_kill_0_REG_27;	// @[lsu.scala:1155:56]
  wire              _T_1154 = (|_T_1152) & dword_addr_matches_25_0;	// @[lsu.scala:1146:60, :1151:30, :1158:{51,60}]
  reg               io_dmem_s1_kill_0_REG_28;	// @[lsu.scala:1161:56]
  wire              _T_1157 = stq_1_bits_uop_is_fence | stq_1_bits_uop_is_amo;	// @[lsu.scala:210:16, :1164:37]
  wire              ldst_addr_matches_0_1 = _T_1143 & (_T_1149 | _T_1154 | _T_1157);	// @[lsu.scala:1051:38, :1150:{45,72}, :1151:106, :1152:9, :1153:46, :1158:60, :1159:9, :1160:46, :1164:37, :1165:9]
  reg               io_dmem_s1_kill_0_REG_29;	// @[lsu.scala:1167:56]
  wire              _GEN_386 = _T_1143 ? (_T_1149 ? io_dmem_s1_kill_0_REG_27 : _T_1154 ? io_dmem_s1_kill_0_REG_28 : _T_1157 ? io_dmem_s1_kill_0_REG_29 : _GEN_384) : _GEN_384;	// @[lsu.scala:1093:36, :1150:{45,72}, :1151:106, :1152:9, :1155:{46,56}, :1158:60, :1159:9, :1161:{46,56}, :1164:37, :1165:9, :1167:{46,56}]
  wire              dword_addr_matches_26_0 = stq_2_bits_addr_valid & ~stq_2_bits_addr_is_virtual & stq_2_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[lsu.scala:210:16, :1027:37, :1146:{31,60}, :1147:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_32 = 15'h1 << stq_2_bits_addr_bits[2:0];	// @[lsu.scala:210:16, :1665:{48,55}]
  wire [14:0]       _write_mask_mask_T_36 = 15'h3 << {12'h0, stq_2_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:210:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_387 = {{8'hFF}, {stq_2_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_36[7:0]}, {_write_mask_mask_T_32[7:0]}};	// @[Mux.scala:101:16, lsu.scala:210:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              _T_1162 = do_ld_search_0 & stq_2_valid & lcam_st_dep_mask_0[2];	// @[lsu.scala:210:16, :917:33, :1018:106, :1150:{45,67}]
  wire [7:0]        _T_1171 = lcam_mask_0 & _GEN_387[stq_2_bits_uop_mem_size];	// @[Mux.scala:101:16, lsu.scala:210:16, :1151:30, :1665:26, :1666:26, :1667:26]
  wire              _T_1168 = _T_1171 == lcam_mask_0 & ~stq_2_bits_uop_is_fence & dword_addr_matches_26_0 & can_forward_0;	// @[Mux.scala:101:16, lsu.scala:210:16, :1093:36, :1104:37, :1118:37, :1146:60, :1151:{30,44,65,106}]
  reg               io_dmem_s1_kill_0_REG_30;	// @[lsu.scala:1155:56]
  wire              _T_1173 = (|_T_1171) & dword_addr_matches_26_0;	// @[lsu.scala:1146:60, :1151:30, :1158:{51,60}]
  reg               io_dmem_s1_kill_0_REG_31;	// @[lsu.scala:1161:56]
  wire              _T_1176 = stq_2_bits_uop_is_fence | stq_2_bits_uop_is_amo;	// @[lsu.scala:210:16, :1164:37]
  wire              ldst_addr_matches_0_2 = _T_1162 & (_T_1168 | _T_1173 | _T_1176);	// @[lsu.scala:1051:38, :1150:{45,72}, :1151:106, :1152:9, :1153:46, :1158:60, :1159:9, :1160:46, :1164:37, :1165:9]
  reg               io_dmem_s1_kill_0_REG_32;	// @[lsu.scala:1167:56]
  wire              _GEN_388 = _T_1162 ? (_T_1168 ? io_dmem_s1_kill_0_REG_30 : _T_1173 ? io_dmem_s1_kill_0_REG_31 : _T_1176 ? io_dmem_s1_kill_0_REG_32 : _GEN_386) : _GEN_386;	// @[lsu.scala:1150:{45,72}, :1151:106, :1152:9, :1155:{46,56}, :1158:60, :1159:9, :1161:{46,56}, :1164:37, :1165:9, :1167:{46,56}]
  wire              dword_addr_matches_27_0 = stq_3_bits_addr_valid & ~stq_3_bits_addr_is_virtual & stq_3_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[lsu.scala:210:16, :1027:37, :1146:{31,60}, :1147:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_47 = 15'h1 << stq_3_bits_addr_bits[2:0];	// @[lsu.scala:210:16, :1665:{48,55}]
  wire [14:0]       _write_mask_mask_T_51 = 15'h3 << {12'h0, stq_3_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:210:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_389 = {{8'hFF}, {stq_3_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_51[7:0]}, {_write_mask_mask_T_47[7:0]}};	// @[Mux.scala:101:16, lsu.scala:210:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              _T_1181 = do_ld_search_0 & stq_3_valid & lcam_st_dep_mask_0[3];	// @[lsu.scala:210:16, :917:33, :1018:106, :1150:{45,67}]
  wire [7:0]        _T_1190 = lcam_mask_0 & _GEN_389[stq_3_bits_uop_mem_size];	// @[Mux.scala:101:16, lsu.scala:210:16, :1151:30, :1665:26, :1666:26, :1667:26]
  wire              _T_1187 = _T_1190 == lcam_mask_0 & ~stq_3_bits_uop_is_fence & dword_addr_matches_27_0 & can_forward_0;	// @[Mux.scala:101:16, lsu.scala:210:16, :1093:36, :1104:37, :1118:37, :1146:60, :1151:{30,44,65,106}]
  reg               io_dmem_s1_kill_0_REG_33;	// @[lsu.scala:1155:56]
  wire              _T_1192 = (|_T_1190) & dword_addr_matches_27_0;	// @[lsu.scala:1146:60, :1151:30, :1158:{51,60}]
  reg               io_dmem_s1_kill_0_REG_34;	// @[lsu.scala:1161:56]
  wire              _T_1195 = stq_3_bits_uop_is_fence | stq_3_bits_uop_is_amo;	// @[lsu.scala:210:16, :1164:37]
  wire              ldst_addr_matches_0_3 = _T_1181 & (_T_1187 | _T_1192 | _T_1195);	// @[lsu.scala:1051:38, :1150:{45,72}, :1151:106, :1152:9, :1153:46, :1158:60, :1159:9, :1160:46, :1164:37, :1165:9]
  reg               io_dmem_s1_kill_0_REG_35;	// @[lsu.scala:1167:56]
  wire              _GEN_390 = _T_1181 ? (_T_1187 ? io_dmem_s1_kill_0_REG_33 : _T_1192 ? io_dmem_s1_kill_0_REG_34 : _T_1195 ? io_dmem_s1_kill_0_REG_35 : _GEN_388) : _GEN_388;	// @[lsu.scala:1150:{45,72}, :1151:106, :1152:9, :1155:{46,56}, :1158:60, :1159:9, :1161:{46,56}, :1164:37, :1165:9, :1167:{46,56}]
  wire              dword_addr_matches_28_0 = stq_4_bits_addr_valid & ~stq_4_bits_addr_is_virtual & stq_4_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[lsu.scala:210:16, :1027:37, :1146:{31,60}, :1147:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_62 = 15'h1 << stq_4_bits_addr_bits[2:0];	// @[lsu.scala:210:16, :1665:{48,55}]
  wire [14:0]       _write_mask_mask_T_66 = 15'h3 << {12'h0, stq_4_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:210:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_391 = {{8'hFF}, {stq_4_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_66[7:0]}, {_write_mask_mask_T_62[7:0]}};	// @[Mux.scala:101:16, lsu.scala:210:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              _T_1200 = do_ld_search_0 & stq_4_valid & lcam_st_dep_mask_0[4];	// @[lsu.scala:210:16, :917:33, :1018:106, :1150:{45,67}]
  wire [7:0]        _T_1209 = lcam_mask_0 & _GEN_391[stq_4_bits_uop_mem_size];	// @[Mux.scala:101:16, lsu.scala:210:16, :1151:30, :1665:26, :1666:26, :1667:26]
  wire              _T_1206 = _T_1209 == lcam_mask_0 & ~stq_4_bits_uop_is_fence & dword_addr_matches_28_0 & can_forward_0;	// @[Mux.scala:101:16, lsu.scala:210:16, :1093:36, :1104:37, :1118:37, :1146:60, :1151:{30,44,65,106}]
  reg               io_dmem_s1_kill_0_REG_36;	// @[lsu.scala:1155:56]
  wire              _T_1211 = (|_T_1209) & dword_addr_matches_28_0;	// @[lsu.scala:1146:60, :1151:30, :1158:{51,60}]
  reg               io_dmem_s1_kill_0_REG_37;	// @[lsu.scala:1161:56]
  wire              _T_1214 = stq_4_bits_uop_is_fence | stq_4_bits_uop_is_amo;	// @[lsu.scala:210:16, :1164:37]
  wire              ldst_addr_matches_0_4 = _T_1200 & (_T_1206 | _T_1211 | _T_1214);	// @[lsu.scala:1051:38, :1150:{45,72}, :1151:106, :1152:9, :1153:46, :1158:60, :1159:9, :1160:46, :1164:37, :1165:9]
  reg               io_dmem_s1_kill_0_REG_38;	// @[lsu.scala:1167:56]
  wire              _GEN_392 = _T_1200 ? (_T_1206 ? io_dmem_s1_kill_0_REG_36 : _T_1211 ? io_dmem_s1_kill_0_REG_37 : _T_1214 ? io_dmem_s1_kill_0_REG_38 : _GEN_390) : _GEN_390;	// @[lsu.scala:1150:{45,72}, :1151:106, :1152:9, :1155:{46,56}, :1158:60, :1159:9, :1161:{46,56}, :1164:37, :1165:9, :1167:{46,56}]
  wire              dword_addr_matches_29_0 = stq_5_bits_addr_valid & ~stq_5_bits_addr_is_virtual & stq_5_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[lsu.scala:210:16, :1027:37, :1146:{31,60}, :1147:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_77 = 15'h1 << stq_5_bits_addr_bits[2:0];	// @[lsu.scala:210:16, :1665:{48,55}]
  wire [14:0]       _write_mask_mask_T_81 = 15'h3 << {12'h0, stq_5_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:210:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_393 = {{8'hFF}, {stq_5_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_81[7:0]}, {_write_mask_mask_T_77[7:0]}};	// @[Mux.scala:101:16, lsu.scala:210:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              _T_1219 = do_ld_search_0 & stq_5_valid & lcam_st_dep_mask_0[5];	// @[lsu.scala:210:16, :917:33, :1018:106, :1150:{45,67}]
  wire [7:0]        _T_1228 = lcam_mask_0 & _GEN_393[stq_5_bits_uop_mem_size];	// @[Mux.scala:101:16, lsu.scala:210:16, :1151:30, :1665:26, :1666:26, :1667:26]
  wire              _T_1225 = _T_1228 == lcam_mask_0 & ~stq_5_bits_uop_is_fence & dword_addr_matches_29_0 & can_forward_0;	// @[Mux.scala:101:16, lsu.scala:210:16, :1093:36, :1104:37, :1118:37, :1146:60, :1151:{30,44,65,106}]
  reg               io_dmem_s1_kill_0_REG_39;	// @[lsu.scala:1155:56]
  wire              _T_1230 = (|_T_1228) & dword_addr_matches_29_0;	// @[lsu.scala:1146:60, :1151:30, :1158:{51,60}]
  reg               io_dmem_s1_kill_0_REG_40;	// @[lsu.scala:1161:56]
  wire              _T_1233 = stq_5_bits_uop_is_fence | stq_5_bits_uop_is_amo;	// @[lsu.scala:210:16, :1164:37]
  wire              ldst_addr_matches_0_5 = _T_1219 & (_T_1225 | _T_1230 | _T_1233);	// @[lsu.scala:1051:38, :1150:{45,72}, :1151:106, :1152:9, :1153:46, :1158:60, :1159:9, :1160:46, :1164:37, :1165:9]
  reg               io_dmem_s1_kill_0_REG_41;	// @[lsu.scala:1167:56]
  wire              _GEN_394 = _T_1219 ? (_T_1225 ? io_dmem_s1_kill_0_REG_39 : _T_1230 ? io_dmem_s1_kill_0_REG_40 : _T_1233 ? io_dmem_s1_kill_0_REG_41 : _GEN_392) : _GEN_392;	// @[lsu.scala:1150:{45,72}, :1151:106, :1152:9, :1155:{46,56}, :1158:60, :1159:9, :1161:{46,56}, :1164:37, :1165:9, :1167:{46,56}]
  wire              dword_addr_matches_30_0 = stq_6_bits_addr_valid & ~stq_6_bits_addr_is_virtual & stq_6_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[lsu.scala:210:16, :1027:37, :1146:{31,60}, :1147:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_92 = 15'h1 << stq_6_bits_addr_bits[2:0];	// @[lsu.scala:210:16, :1665:{48,55}]
  wire [14:0]       _write_mask_mask_T_96 = 15'h3 << {12'h0, stq_6_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:210:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_395 = {{8'hFF}, {stq_6_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_96[7:0]}, {_write_mask_mask_T_92[7:0]}};	// @[Mux.scala:101:16, lsu.scala:210:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              _T_1238 = do_ld_search_0 & stq_6_valid & lcam_st_dep_mask_0[6];	// @[lsu.scala:210:16, :917:33, :1018:106, :1150:{45,67}]
  wire [7:0]        _T_1247 = lcam_mask_0 & _GEN_395[stq_6_bits_uop_mem_size];	// @[Mux.scala:101:16, lsu.scala:210:16, :1151:30, :1665:26, :1666:26, :1667:26]
  wire              _T_1244 = _T_1247 == lcam_mask_0 & ~stq_6_bits_uop_is_fence & dword_addr_matches_30_0 & can_forward_0;	// @[Mux.scala:101:16, lsu.scala:210:16, :1093:36, :1104:37, :1118:37, :1146:60, :1151:{30,44,65,106}]
  reg               io_dmem_s1_kill_0_REG_42;	// @[lsu.scala:1155:56]
  wire              _T_1249 = (|_T_1247) & dword_addr_matches_30_0;	// @[lsu.scala:1146:60, :1151:30, :1158:{51,60}]
  reg               io_dmem_s1_kill_0_REG_43;	// @[lsu.scala:1161:56]
  wire              _T_1252 = stq_6_bits_uop_is_fence | stq_6_bits_uop_is_amo;	// @[lsu.scala:210:16, :1164:37]
  wire              ldst_addr_matches_0_6 = _T_1238 & (_T_1244 | _T_1249 | _T_1252);	// @[lsu.scala:1051:38, :1150:{45,72}, :1151:106, :1152:9, :1153:46, :1158:60, :1159:9, :1160:46, :1164:37, :1165:9]
  reg               io_dmem_s1_kill_0_REG_44;	// @[lsu.scala:1167:56]
  wire              _GEN_396 = _T_1238 ? (_T_1244 ? io_dmem_s1_kill_0_REG_42 : _T_1249 ? io_dmem_s1_kill_0_REG_43 : _T_1252 ? io_dmem_s1_kill_0_REG_44 : _GEN_394) : _GEN_394;	// @[lsu.scala:1150:{45,72}, :1151:106, :1152:9, :1155:{46,56}, :1158:60, :1159:9, :1161:{46,56}, :1164:37, :1165:9, :1167:{46,56}]
  wire              dword_addr_matches_31_0 = stq_7_bits_addr_valid & ~stq_7_bits_addr_is_virtual & stq_7_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[lsu.scala:210:16, :1027:37, :1146:{31,60}, :1147:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_107 = 15'h1 << stq_7_bits_addr_bits[2:0];	// @[lsu.scala:210:16, :1665:{48,55}]
  wire [14:0]       _write_mask_mask_T_111 = 15'h3 << {12'h0, stq_7_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:210:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_397 = {{8'hFF}, {stq_7_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_111[7:0]}, {_write_mask_mask_T_107[7:0]}};	// @[Mux.scala:101:16, lsu.scala:210:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              _T_1257 = do_ld_search_0 & stq_7_valid & lcam_st_dep_mask_0[7];	// @[lsu.scala:210:16, :917:33, :1018:106, :1150:{45,67}]
  wire [7:0]        _T_1266 = lcam_mask_0 & _GEN_397[stq_7_bits_uop_mem_size];	// @[Mux.scala:101:16, lsu.scala:210:16, :1151:30, :1665:26, :1666:26, :1667:26]
  wire              _T_1263 = _T_1266 == lcam_mask_0 & ~stq_7_bits_uop_is_fence & dword_addr_matches_31_0 & can_forward_0;	// @[Mux.scala:101:16, lsu.scala:210:16, :1093:36, :1104:37, :1118:37, :1146:60, :1151:{30,44,65,106}]
  reg               io_dmem_s1_kill_0_REG_45;	// @[lsu.scala:1155:56]
  wire              _T_1268 = (|_T_1266) & dword_addr_matches_31_0;	// @[lsu.scala:1146:60, :1151:30, :1158:{51,60}]
  reg               io_dmem_s1_kill_0_REG_46;	// @[lsu.scala:1161:56]
  wire              _T_1271 = stq_7_bits_uop_is_fence | stq_7_bits_uop_is_amo;	// @[lsu.scala:210:16, :1164:37]
  wire              ldst_addr_matches_0_7 = _T_1257 & (_T_1263 | _T_1268 | _T_1271);	// @[lsu.scala:1051:38, :1150:{45,72}, :1151:106, :1152:9, :1153:46, :1158:60, :1159:9, :1160:46, :1164:37, :1165:9]
  reg               io_dmem_s1_kill_0_REG_47;	// @[lsu.scala:1167:56]
  wire              _GEN_398 = _T_1257 ? (_T_1263 ? io_dmem_s1_kill_0_REG_45 : _T_1268 ? io_dmem_s1_kill_0_REG_46 : _T_1271 ? io_dmem_s1_kill_0_REG_47 : _GEN_396) : _GEN_396;	// @[lsu.scala:1150:{45,72}, :1151:106, :1152:9, :1155:{46,56}, :1158:60, :1159:9, :1161:{46,56}, :1164:37, :1165:9, :1167:{46,56}]
  wire              dword_addr_matches_32_0 = stq_8_bits_addr_valid & ~stq_8_bits_addr_is_virtual & stq_8_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[lsu.scala:210:16, :1027:37, :1146:{31,60}, :1147:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_122 = 15'h1 << stq_8_bits_addr_bits[2:0];	// @[lsu.scala:210:16, :1665:{48,55}]
  wire [14:0]       _write_mask_mask_T_126 = 15'h3 << {12'h0, stq_8_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:210:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_399 = {{8'hFF}, {stq_8_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_126[7:0]}, {_write_mask_mask_T_122[7:0]}};	// @[Mux.scala:101:16, lsu.scala:210:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              _T_1276 = do_ld_search_0 & stq_8_valid & lcam_st_dep_mask_0[8];	// @[lsu.scala:210:16, :917:33, :1018:106, :1150:{45,67}]
  wire [7:0]        _T_1285 = lcam_mask_0 & _GEN_399[stq_8_bits_uop_mem_size];	// @[Mux.scala:101:16, lsu.scala:210:16, :1151:30, :1665:26, :1666:26, :1667:26]
  wire              _T_1282 = _T_1285 == lcam_mask_0 & ~stq_8_bits_uop_is_fence & dword_addr_matches_32_0 & can_forward_0;	// @[Mux.scala:101:16, lsu.scala:210:16, :1093:36, :1104:37, :1118:37, :1146:60, :1151:{30,44,65,106}]
  reg               io_dmem_s1_kill_0_REG_48;	// @[lsu.scala:1155:56]
  wire              _T_1287 = (|_T_1285) & dword_addr_matches_32_0;	// @[lsu.scala:1146:60, :1151:30, :1158:{51,60}]
  reg               io_dmem_s1_kill_0_REG_49;	// @[lsu.scala:1161:56]
  wire              _T_1290 = stq_8_bits_uop_is_fence | stq_8_bits_uop_is_amo;	// @[lsu.scala:210:16, :1164:37]
  wire              ldst_addr_matches_0_8 = _T_1276 & (_T_1282 | _T_1287 | _T_1290);	// @[lsu.scala:1051:38, :1150:{45,72}, :1151:106, :1152:9, :1153:46, :1158:60, :1159:9, :1160:46, :1164:37, :1165:9]
  reg               io_dmem_s1_kill_0_REG_50;	// @[lsu.scala:1167:56]
  wire              _GEN_400 = _T_1276 ? (_T_1282 ? io_dmem_s1_kill_0_REG_48 : _T_1287 ? io_dmem_s1_kill_0_REG_49 : _T_1290 ? io_dmem_s1_kill_0_REG_50 : _GEN_398) : _GEN_398;	// @[lsu.scala:1150:{45,72}, :1151:106, :1152:9, :1155:{46,56}, :1158:60, :1159:9, :1161:{46,56}, :1164:37, :1165:9, :1167:{46,56}]
  wire              dword_addr_matches_33_0 = stq_9_bits_addr_valid & ~stq_9_bits_addr_is_virtual & stq_9_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[lsu.scala:210:16, :1027:37, :1146:{31,60}, :1147:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_137 = 15'h1 << stq_9_bits_addr_bits[2:0];	// @[lsu.scala:210:16, :1665:{48,55}]
  wire [14:0]       _write_mask_mask_T_141 = 15'h3 << {12'h0, stq_9_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:210:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_401 = {{8'hFF}, {stq_9_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_141[7:0]}, {_write_mask_mask_T_137[7:0]}};	// @[Mux.scala:101:16, lsu.scala:210:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              _T_1295 = do_ld_search_0 & stq_9_valid & lcam_st_dep_mask_0[9];	// @[lsu.scala:210:16, :917:33, :1018:106, :1150:{45,67}]
  wire [7:0]        _T_1304 = lcam_mask_0 & _GEN_401[stq_9_bits_uop_mem_size];	// @[Mux.scala:101:16, lsu.scala:210:16, :1151:30, :1665:26, :1666:26, :1667:26]
  wire              _T_1301 = _T_1304 == lcam_mask_0 & ~stq_9_bits_uop_is_fence & dword_addr_matches_33_0 & can_forward_0;	// @[Mux.scala:101:16, lsu.scala:210:16, :1093:36, :1104:37, :1118:37, :1146:60, :1151:{30,44,65,106}]
  reg               io_dmem_s1_kill_0_REG_51;	// @[lsu.scala:1155:56]
  wire              _T_1306 = (|_T_1304) & dword_addr_matches_33_0;	// @[lsu.scala:1146:60, :1151:30, :1158:{51,60}]
  reg               io_dmem_s1_kill_0_REG_52;	// @[lsu.scala:1161:56]
  wire              _T_1309 = stq_9_bits_uop_is_fence | stq_9_bits_uop_is_amo;	// @[lsu.scala:210:16, :1164:37]
  wire              ldst_addr_matches_0_9 = _T_1295 & (_T_1301 | _T_1306 | _T_1309);	// @[lsu.scala:1051:38, :1150:{45,72}, :1151:106, :1152:9, :1153:46, :1158:60, :1159:9, :1160:46, :1164:37, :1165:9]
  reg               io_dmem_s1_kill_0_REG_53;	// @[lsu.scala:1167:56]
  wire              _GEN_402 = _T_1295 ? (_T_1301 ? io_dmem_s1_kill_0_REG_51 : _T_1306 ? io_dmem_s1_kill_0_REG_52 : _T_1309 ? io_dmem_s1_kill_0_REG_53 : _GEN_400) : _GEN_400;	// @[lsu.scala:1150:{45,72}, :1151:106, :1152:9, :1155:{46,56}, :1158:60, :1159:9, :1161:{46,56}, :1164:37, :1165:9, :1167:{46,56}]
  wire              dword_addr_matches_34_0 = stq_10_bits_addr_valid & ~stq_10_bits_addr_is_virtual & stq_10_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[lsu.scala:210:16, :1027:37, :1146:{31,60}, :1147:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_152 = 15'h1 << stq_10_bits_addr_bits[2:0];	// @[lsu.scala:210:16, :1665:{48,55}]
  wire [14:0]       _write_mask_mask_T_156 = 15'h3 << {12'h0, stq_10_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:210:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_403 = {{8'hFF}, {stq_10_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_156[7:0]}, {_write_mask_mask_T_152[7:0]}};	// @[Mux.scala:101:16, lsu.scala:210:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              _T_1314 = do_ld_search_0 & stq_10_valid & lcam_st_dep_mask_0[10];	// @[lsu.scala:210:16, :917:33, :1018:106, :1150:{45,67}]
  wire [7:0]        _T_1323 = lcam_mask_0 & _GEN_403[stq_10_bits_uop_mem_size];	// @[Mux.scala:101:16, lsu.scala:210:16, :1151:30, :1665:26, :1666:26, :1667:26]
  wire              _T_1320 = _T_1323 == lcam_mask_0 & ~stq_10_bits_uop_is_fence & dword_addr_matches_34_0 & can_forward_0;	// @[Mux.scala:101:16, lsu.scala:210:16, :1093:36, :1104:37, :1118:37, :1146:60, :1151:{30,44,65,106}]
  reg               io_dmem_s1_kill_0_REG_54;	// @[lsu.scala:1155:56]
  wire              _T_1325 = (|_T_1323) & dword_addr_matches_34_0;	// @[lsu.scala:1146:60, :1151:30, :1158:{51,60}]
  reg               io_dmem_s1_kill_0_REG_55;	// @[lsu.scala:1161:56]
  wire              _T_1328 = stq_10_bits_uop_is_fence | stq_10_bits_uop_is_amo;	// @[lsu.scala:210:16, :1164:37]
  wire              ldst_addr_matches_0_10 = _T_1314 & (_T_1320 | _T_1325 | _T_1328);	// @[lsu.scala:1051:38, :1150:{45,72}, :1151:106, :1152:9, :1153:46, :1158:60, :1159:9, :1160:46, :1164:37, :1165:9]
  reg               io_dmem_s1_kill_0_REG_56;	// @[lsu.scala:1167:56]
  wire              _GEN_404 = _T_1314 ? (_T_1320 ? io_dmem_s1_kill_0_REG_54 : _T_1325 ? io_dmem_s1_kill_0_REG_55 : _T_1328 ? io_dmem_s1_kill_0_REG_56 : _GEN_402) : _GEN_402;	// @[lsu.scala:1150:{45,72}, :1151:106, :1152:9, :1155:{46,56}, :1158:60, :1159:9, :1161:{46,56}, :1164:37, :1165:9, :1167:{46,56}]
  wire              dword_addr_matches_35_0 = stq_11_bits_addr_valid & ~stq_11_bits_addr_is_virtual & stq_11_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[lsu.scala:210:16, :1027:37, :1146:{31,60}, :1147:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_167 = 15'h1 << stq_11_bits_addr_bits[2:0];	// @[lsu.scala:210:16, :1665:{48,55}]
  wire [14:0]       _write_mask_mask_T_171 = 15'h3 << {12'h0, stq_11_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:210:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_405 = {{8'hFF}, {stq_11_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_171[7:0]}, {_write_mask_mask_T_167[7:0]}};	// @[Mux.scala:101:16, lsu.scala:210:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              _T_1333 = do_ld_search_0 & stq_11_valid & lcam_st_dep_mask_0[11];	// @[lsu.scala:210:16, :917:33, :1018:106, :1150:{45,67}]
  wire [7:0]        _T_1342 = lcam_mask_0 & _GEN_405[stq_11_bits_uop_mem_size];	// @[Mux.scala:101:16, lsu.scala:210:16, :1151:30, :1665:26, :1666:26, :1667:26]
  wire              _T_1339 = _T_1342 == lcam_mask_0 & ~stq_11_bits_uop_is_fence & dword_addr_matches_35_0 & can_forward_0;	// @[Mux.scala:101:16, lsu.scala:210:16, :1093:36, :1104:37, :1118:37, :1146:60, :1151:{30,44,65,106}]
  reg               io_dmem_s1_kill_0_REG_57;	// @[lsu.scala:1155:56]
  wire              _T_1344 = (|_T_1342) & dword_addr_matches_35_0;	// @[lsu.scala:1146:60, :1151:30, :1158:{51,60}]
  reg               io_dmem_s1_kill_0_REG_58;	// @[lsu.scala:1161:56]
  wire              _T_1347 = stq_11_bits_uop_is_fence | stq_11_bits_uop_is_amo;	// @[lsu.scala:210:16, :1164:37]
  wire              ldst_addr_matches_0_11 = _T_1333 & (_T_1339 | _T_1344 | _T_1347);	// @[lsu.scala:1051:38, :1150:{45,72}, :1151:106, :1152:9, :1153:46, :1158:60, :1159:9, :1160:46, :1164:37, :1165:9]
  reg               io_dmem_s1_kill_0_REG_59;	// @[lsu.scala:1167:56]
  wire              _GEN_406 = _T_1333 ? (_T_1339 ? io_dmem_s1_kill_0_REG_57 : _T_1344 ? io_dmem_s1_kill_0_REG_58 : _T_1347 ? io_dmem_s1_kill_0_REG_59 : _GEN_404) : _GEN_404;	// @[lsu.scala:1150:{45,72}, :1151:106, :1152:9, :1155:{46,56}, :1158:60, :1159:9, :1161:{46,56}, :1164:37, :1165:9, :1167:{46,56}]
  wire              dword_addr_matches_36_0 = stq_12_bits_addr_valid & ~stq_12_bits_addr_is_virtual & stq_12_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[lsu.scala:210:16, :1027:37, :1146:{31,60}, :1147:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_182 = 15'h1 << stq_12_bits_addr_bits[2:0];	// @[lsu.scala:210:16, :1665:{48,55}]
  wire [14:0]       _write_mask_mask_T_186 = 15'h3 << {12'h0, stq_12_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:210:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_407 = {{8'hFF}, {stq_12_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_186[7:0]}, {_write_mask_mask_T_182[7:0]}};	// @[Mux.scala:101:16, lsu.scala:210:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              _T_1352 = do_ld_search_0 & stq_12_valid & lcam_st_dep_mask_0[12];	// @[lsu.scala:210:16, :917:33, :1018:106, :1150:{45,67}]
  wire [7:0]        _T_1361 = lcam_mask_0 & _GEN_407[stq_12_bits_uop_mem_size];	// @[Mux.scala:101:16, lsu.scala:210:16, :1151:30, :1665:26, :1666:26, :1667:26]
  wire              _T_1358 = _T_1361 == lcam_mask_0 & ~stq_12_bits_uop_is_fence & dword_addr_matches_36_0 & can_forward_0;	// @[Mux.scala:101:16, lsu.scala:210:16, :1093:36, :1104:37, :1118:37, :1146:60, :1151:{30,44,65,106}]
  reg               io_dmem_s1_kill_0_REG_60;	// @[lsu.scala:1155:56]
  wire              _T_1363 = (|_T_1361) & dword_addr_matches_36_0;	// @[lsu.scala:1146:60, :1151:30, :1158:{51,60}]
  reg               io_dmem_s1_kill_0_REG_61;	// @[lsu.scala:1161:56]
  wire              _T_1366 = stq_12_bits_uop_is_fence | stq_12_bits_uop_is_amo;	// @[lsu.scala:210:16, :1164:37]
  wire              ldst_addr_matches_0_12 = _T_1352 & (_T_1358 | _T_1363 | _T_1366);	// @[lsu.scala:1051:38, :1150:{45,72}, :1151:106, :1152:9, :1153:46, :1158:60, :1159:9, :1160:46, :1164:37, :1165:9]
  reg               io_dmem_s1_kill_0_REG_62;	// @[lsu.scala:1167:56]
  wire              _GEN_408 = _T_1352 ? (_T_1358 ? io_dmem_s1_kill_0_REG_60 : _T_1363 ? io_dmem_s1_kill_0_REG_61 : _T_1366 ? io_dmem_s1_kill_0_REG_62 : _GEN_406) : _GEN_406;	// @[lsu.scala:1150:{45,72}, :1151:106, :1152:9, :1155:{46,56}, :1158:60, :1159:9, :1161:{46,56}, :1164:37, :1165:9, :1167:{46,56}]
  wire              dword_addr_matches_37_0 = stq_13_bits_addr_valid & ~stq_13_bits_addr_is_virtual & stq_13_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[lsu.scala:210:16, :1027:37, :1146:{31,60}, :1147:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_197 = 15'h1 << stq_13_bits_addr_bits[2:0];	// @[lsu.scala:210:16, :1665:{48,55}]
  wire [14:0]       _write_mask_mask_T_201 = 15'h3 << {12'h0, stq_13_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:210:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_409 = {{8'hFF}, {stq_13_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_201[7:0]}, {_write_mask_mask_T_197[7:0]}};	// @[Mux.scala:101:16, lsu.scala:210:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              _T_1371 = do_ld_search_0 & stq_13_valid & lcam_st_dep_mask_0[13];	// @[lsu.scala:210:16, :917:33, :1018:106, :1150:{45,67}]
  wire [7:0]        _T_1380 = lcam_mask_0 & _GEN_409[stq_13_bits_uop_mem_size];	// @[Mux.scala:101:16, lsu.scala:210:16, :1151:30, :1665:26, :1666:26, :1667:26]
  wire              _T_1377 = _T_1380 == lcam_mask_0 & ~stq_13_bits_uop_is_fence & dword_addr_matches_37_0 & can_forward_0;	// @[Mux.scala:101:16, lsu.scala:210:16, :1093:36, :1104:37, :1118:37, :1146:60, :1151:{30,44,65,106}]
  reg               io_dmem_s1_kill_0_REG_63;	// @[lsu.scala:1155:56]
  wire              _T_1382 = (|_T_1380) & dword_addr_matches_37_0;	// @[lsu.scala:1146:60, :1151:30, :1158:{51,60}]
  reg               io_dmem_s1_kill_0_REG_64;	// @[lsu.scala:1161:56]
  wire              _T_1385 = stq_13_bits_uop_is_fence | stq_13_bits_uop_is_amo;	// @[lsu.scala:210:16, :1164:37]
  wire              ldst_addr_matches_0_13 = _T_1371 & (_T_1377 | _T_1382 | _T_1385);	// @[lsu.scala:1051:38, :1150:{45,72}, :1151:106, :1152:9, :1153:46, :1158:60, :1159:9, :1160:46, :1164:37, :1165:9]
  reg               io_dmem_s1_kill_0_REG_65;	// @[lsu.scala:1167:56]
  wire              _GEN_410 = _T_1371 ? (_T_1377 ? io_dmem_s1_kill_0_REG_63 : _T_1382 ? io_dmem_s1_kill_0_REG_64 : _T_1385 ? io_dmem_s1_kill_0_REG_65 : _GEN_408) : _GEN_408;	// @[lsu.scala:1150:{45,72}, :1151:106, :1152:9, :1155:{46,56}, :1158:60, :1159:9, :1161:{46,56}, :1164:37, :1165:9, :1167:{46,56}]
  wire              dword_addr_matches_38_0 = stq_14_bits_addr_valid & ~stq_14_bits_addr_is_virtual & stq_14_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[lsu.scala:210:16, :1027:37, :1146:{31,60}, :1147:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_212 = 15'h1 << stq_14_bits_addr_bits[2:0];	// @[lsu.scala:210:16, :1665:{48,55}]
  wire [14:0]       _write_mask_mask_T_216 = 15'h3 << {12'h0, stq_14_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:210:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_411 = {{8'hFF}, {stq_14_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_216[7:0]}, {_write_mask_mask_T_212[7:0]}};	// @[Mux.scala:101:16, lsu.scala:210:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              _T_1390 = do_ld_search_0 & stq_14_valid & lcam_st_dep_mask_0[14];	// @[lsu.scala:210:16, :917:33, :1018:106, :1150:{45,67}]
  wire [7:0]        _T_1399 = lcam_mask_0 & _GEN_411[stq_14_bits_uop_mem_size];	// @[Mux.scala:101:16, lsu.scala:210:16, :1151:30, :1665:26, :1666:26, :1667:26]
  wire              _T_1396 = _T_1399 == lcam_mask_0 & ~stq_14_bits_uop_is_fence & dword_addr_matches_38_0 & can_forward_0;	// @[Mux.scala:101:16, lsu.scala:210:16, :1093:36, :1104:37, :1118:37, :1146:60, :1151:{30,44,65,106}]
  reg               io_dmem_s1_kill_0_REG_66;	// @[lsu.scala:1155:56]
  wire              _T_1401 = (|_T_1399) & dword_addr_matches_38_0;	// @[lsu.scala:1146:60, :1151:30, :1158:{51,60}]
  reg               io_dmem_s1_kill_0_REG_67;	// @[lsu.scala:1161:56]
  wire              _T_1404 = stq_14_bits_uop_is_fence | stq_14_bits_uop_is_amo;	// @[lsu.scala:210:16, :1164:37]
  wire              ldst_addr_matches_0_14 = _T_1390 & (_T_1396 | _T_1401 | _T_1404);	// @[lsu.scala:1051:38, :1150:{45,72}, :1151:106, :1152:9, :1153:46, :1158:60, :1159:9, :1160:46, :1164:37, :1165:9]
  reg               io_dmem_s1_kill_0_REG_68;	// @[lsu.scala:1167:56]
  wire              _GEN_412 = _T_1390 ? (_T_1396 ? io_dmem_s1_kill_0_REG_66 : _T_1401 ? io_dmem_s1_kill_0_REG_67 : _T_1404 ? io_dmem_s1_kill_0_REG_68 : _GEN_410) : _GEN_410;	// @[lsu.scala:1150:{45,72}, :1151:106, :1152:9, :1155:{46,56}, :1158:60, :1159:9, :1161:{46,56}, :1164:37, :1165:9, :1167:{46,56}]
  wire              dword_addr_matches_39_0 = stq_15_bits_addr_valid & ~stq_15_bits_addr_is_virtual & stq_15_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[lsu.scala:210:16, :1027:37, :1146:{31,60}, :1147:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_227 = 15'h1 << stq_15_bits_addr_bits[2:0];	// @[lsu.scala:210:16, :1665:{48,55}]
  wire [14:0]       _write_mask_mask_T_231 = 15'h3 << {12'h0, stq_15_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:210:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_413 = {{8'hFF}, {stq_15_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_231[7:0]}, {_write_mask_mask_T_227[7:0]}};	// @[Mux.scala:101:16, lsu.scala:210:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              _T_1409 = do_ld_search_0 & stq_15_valid & lcam_st_dep_mask_0[15];	// @[lsu.scala:210:16, :917:33, :1018:106, :1150:{45,67}]
  wire [7:0]        _T_1418 = lcam_mask_0 & _GEN_413[stq_15_bits_uop_mem_size];	// @[Mux.scala:101:16, lsu.scala:210:16, :1151:30, :1665:26, :1666:26, :1667:26]
  wire              _T_1415 = _T_1418 == lcam_mask_0 & ~stq_15_bits_uop_is_fence & dword_addr_matches_39_0 & can_forward_0;	// @[Mux.scala:101:16, lsu.scala:210:16, :1093:36, :1104:37, :1118:37, :1146:60, :1151:{30,44,65,106}]
  reg               io_dmem_s1_kill_0_REG_69;	// @[lsu.scala:1155:56]
  wire              _T_1420 = (|_T_1418) & dword_addr_matches_39_0;	// @[lsu.scala:1146:60, :1151:30, :1158:{51,60}]
  reg               io_dmem_s1_kill_0_REG_70;	// @[lsu.scala:1161:56]
  wire              _T_1423 = stq_15_bits_uop_is_fence | stq_15_bits_uop_is_amo;	// @[lsu.scala:210:16, :1164:37]
  wire              ldst_addr_matches_0_15 = _T_1409 & (_T_1415 | _T_1420 | _T_1423);	// @[lsu.scala:1051:38, :1150:{45,72}, :1151:106, :1152:9, :1153:46, :1158:60, :1159:9, :1160:46, :1164:37, :1165:9]
  reg               io_dmem_s1_kill_0_REG_71;	// @[lsu.scala:1167:56]
  wire              _GEN_414 = _T_1409 ? (_T_1415 ? io_dmem_s1_kill_0_REG_69 : _T_1420 ? io_dmem_s1_kill_0_REG_70 : _T_1423 ? io_dmem_s1_kill_0_REG_71 : _GEN_412) : _GEN_412;	// @[lsu.scala:1150:{45,72}, :1151:106, :1152:9, :1155:{46,56}, :1158:60, :1159:9, :1161:{46,56}, :1164:37, :1165:9, :1167:{46,56}]
  wire              dword_addr_matches_40_0 = stq_16_bits_addr_valid & ~stq_16_bits_addr_is_virtual & stq_16_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[lsu.scala:210:16, :1027:37, :1146:{31,60}, :1147:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_242 = 15'h1 << stq_16_bits_addr_bits[2:0];	// @[lsu.scala:210:16, :1665:{48,55}]
  wire [14:0]       _write_mask_mask_T_246 = 15'h3 << {12'h0, stq_16_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:210:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_415 = {{8'hFF}, {stq_16_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_246[7:0]}, {_write_mask_mask_T_242[7:0]}};	// @[Mux.scala:101:16, lsu.scala:210:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              _T_1428 = do_ld_search_0 & stq_16_valid & lcam_st_dep_mask_0[16];	// @[lsu.scala:210:16, :917:33, :1018:106, :1150:{45,67}]
  wire [7:0]        _T_1437 = lcam_mask_0 & _GEN_415[stq_16_bits_uop_mem_size];	// @[Mux.scala:101:16, lsu.scala:210:16, :1151:30, :1665:26, :1666:26, :1667:26]
  wire              _T_1434 = _T_1437 == lcam_mask_0 & ~stq_16_bits_uop_is_fence & dword_addr_matches_40_0 & can_forward_0;	// @[Mux.scala:101:16, lsu.scala:210:16, :1093:36, :1104:37, :1118:37, :1146:60, :1151:{30,44,65,106}]
  reg               io_dmem_s1_kill_0_REG_72;	// @[lsu.scala:1155:56]
  wire              _T_1439 = (|_T_1437) & dword_addr_matches_40_0;	// @[lsu.scala:1146:60, :1151:30, :1158:{51,60}]
  reg               io_dmem_s1_kill_0_REG_73;	// @[lsu.scala:1161:56]
  wire              _T_1442 = stq_16_bits_uop_is_fence | stq_16_bits_uop_is_amo;	// @[lsu.scala:210:16, :1164:37]
  wire              ldst_addr_matches_0_16 = _T_1428 & (_T_1434 | _T_1439 | _T_1442);	// @[lsu.scala:1051:38, :1150:{45,72}, :1151:106, :1152:9, :1153:46, :1158:60, :1159:9, :1160:46, :1164:37, :1165:9]
  reg               io_dmem_s1_kill_0_REG_74;	// @[lsu.scala:1167:56]
  wire              _GEN_416 = _T_1428 ? (_T_1434 ? io_dmem_s1_kill_0_REG_72 : _T_1439 ? io_dmem_s1_kill_0_REG_73 : _T_1442 ? io_dmem_s1_kill_0_REG_74 : _GEN_414) : _GEN_414;	// @[lsu.scala:1150:{45,72}, :1151:106, :1152:9, :1155:{46,56}, :1158:60, :1159:9, :1161:{46,56}, :1164:37, :1165:9, :1167:{46,56}]
  wire              dword_addr_matches_41_0 = stq_17_bits_addr_valid & ~stq_17_bits_addr_is_virtual & stq_17_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[lsu.scala:210:16, :1027:37, :1146:{31,60}, :1147:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_257 = 15'h1 << stq_17_bits_addr_bits[2:0];	// @[lsu.scala:210:16, :1665:{48,55}]
  wire [14:0]       _write_mask_mask_T_261 = 15'h3 << {12'h0, stq_17_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:210:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_417 = {{8'hFF}, {stq_17_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_261[7:0]}, {_write_mask_mask_T_257[7:0]}};	// @[Mux.scala:101:16, lsu.scala:210:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              _T_1447 = do_ld_search_0 & stq_17_valid & lcam_st_dep_mask_0[17];	// @[lsu.scala:210:16, :917:33, :1018:106, :1150:{45,67}]
  wire [7:0]        _T_1456 = lcam_mask_0 & _GEN_417[stq_17_bits_uop_mem_size];	// @[Mux.scala:101:16, lsu.scala:210:16, :1151:30, :1665:26, :1666:26, :1667:26]
  wire              _T_1453 = _T_1456 == lcam_mask_0 & ~stq_17_bits_uop_is_fence & dword_addr_matches_41_0 & can_forward_0;	// @[Mux.scala:101:16, lsu.scala:210:16, :1093:36, :1104:37, :1118:37, :1146:60, :1151:{30,44,65,106}]
  reg               io_dmem_s1_kill_0_REG_75;	// @[lsu.scala:1155:56]
  wire              _T_1458 = (|_T_1456) & dword_addr_matches_41_0;	// @[lsu.scala:1146:60, :1151:30, :1158:{51,60}]
  reg               io_dmem_s1_kill_0_REG_76;	// @[lsu.scala:1161:56]
  wire              _T_1461 = stq_17_bits_uop_is_fence | stq_17_bits_uop_is_amo;	// @[lsu.scala:210:16, :1164:37]
  wire              ldst_addr_matches_0_17 = _T_1447 & (_T_1453 | _T_1458 | _T_1461);	// @[lsu.scala:1051:38, :1150:{45,72}, :1151:106, :1152:9, :1153:46, :1158:60, :1159:9, :1160:46, :1164:37, :1165:9]
  reg               io_dmem_s1_kill_0_REG_77;	// @[lsu.scala:1167:56]
  wire              _GEN_418 = _T_1447 ? (_T_1453 ? io_dmem_s1_kill_0_REG_75 : _T_1458 ? io_dmem_s1_kill_0_REG_76 : _T_1461 ? io_dmem_s1_kill_0_REG_77 : _GEN_416) : _GEN_416;	// @[lsu.scala:1150:{45,72}, :1151:106, :1152:9, :1155:{46,56}, :1158:60, :1159:9, :1161:{46,56}, :1164:37, :1165:9, :1167:{46,56}]
  wire              dword_addr_matches_42_0 = stq_18_bits_addr_valid & ~stq_18_bits_addr_is_virtual & stq_18_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[lsu.scala:210:16, :1027:37, :1146:{31,60}, :1147:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_272 = 15'h1 << stq_18_bits_addr_bits[2:0];	// @[lsu.scala:210:16, :1665:{48,55}]
  wire [14:0]       _write_mask_mask_T_276 = 15'h3 << {12'h0, stq_18_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:210:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_419 = {{8'hFF}, {stq_18_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_276[7:0]}, {_write_mask_mask_T_272[7:0]}};	// @[Mux.scala:101:16, lsu.scala:210:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              _T_1466 = do_ld_search_0 & stq_18_valid & lcam_st_dep_mask_0[18];	// @[lsu.scala:210:16, :917:33, :1018:106, :1150:{45,67}]
  wire [7:0]        _T_1475 = lcam_mask_0 & _GEN_419[stq_18_bits_uop_mem_size];	// @[Mux.scala:101:16, lsu.scala:210:16, :1151:30, :1665:26, :1666:26, :1667:26]
  wire              _T_1472 = _T_1475 == lcam_mask_0 & ~stq_18_bits_uop_is_fence & dword_addr_matches_42_0 & can_forward_0;	// @[Mux.scala:101:16, lsu.scala:210:16, :1093:36, :1104:37, :1118:37, :1146:60, :1151:{30,44,65,106}]
  reg               io_dmem_s1_kill_0_REG_78;	// @[lsu.scala:1155:56]
  wire              _T_1477 = (|_T_1475) & dword_addr_matches_42_0;	// @[lsu.scala:1146:60, :1151:30, :1158:{51,60}]
  reg               io_dmem_s1_kill_0_REG_79;	// @[lsu.scala:1161:56]
  wire              _T_1480 = stq_18_bits_uop_is_fence | stq_18_bits_uop_is_amo;	// @[lsu.scala:210:16, :1164:37]
  wire              ldst_addr_matches_0_18 = _T_1466 & (_T_1472 | _T_1477 | _T_1480);	// @[lsu.scala:1051:38, :1150:{45,72}, :1151:106, :1152:9, :1153:46, :1158:60, :1159:9, :1160:46, :1164:37, :1165:9]
  reg               io_dmem_s1_kill_0_REG_80;	// @[lsu.scala:1167:56]
  wire              _GEN_420 = _T_1466 ? (_T_1472 ? io_dmem_s1_kill_0_REG_78 : _T_1477 ? io_dmem_s1_kill_0_REG_79 : _T_1480 ? io_dmem_s1_kill_0_REG_80 : _GEN_418) : _GEN_418;	// @[lsu.scala:1150:{45,72}, :1151:106, :1152:9, :1155:{46,56}, :1158:60, :1159:9, :1161:{46,56}, :1164:37, :1165:9, :1167:{46,56}]
  wire              dword_addr_matches_43_0 = stq_19_bits_addr_valid & ~stq_19_bits_addr_is_virtual & stq_19_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[lsu.scala:210:16, :1027:37, :1146:{31,60}, :1147:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_287 = 15'h1 << stq_19_bits_addr_bits[2:0];	// @[lsu.scala:210:16, :1665:{48,55}]
  wire [14:0]       _write_mask_mask_T_291 = 15'h3 << {12'h0, stq_19_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:210:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_421 = {{8'hFF}, {stq_19_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_291[7:0]}, {_write_mask_mask_T_287[7:0]}};	// @[Mux.scala:101:16, lsu.scala:210:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              _T_1485 = do_ld_search_0 & stq_19_valid & lcam_st_dep_mask_0[19];	// @[lsu.scala:210:16, :917:33, :1018:106, :1150:{45,67}]
  wire [7:0]        _T_1494 = lcam_mask_0 & _GEN_421[stq_19_bits_uop_mem_size];	// @[Mux.scala:101:16, lsu.scala:210:16, :1151:30, :1665:26, :1666:26, :1667:26]
  wire              _T_1491 = _T_1494 == lcam_mask_0 & ~stq_19_bits_uop_is_fence & dword_addr_matches_43_0 & can_forward_0;	// @[Mux.scala:101:16, lsu.scala:210:16, :1093:36, :1104:37, :1118:37, :1146:60, :1151:{30,44,65,106}]
  reg               io_dmem_s1_kill_0_REG_81;	// @[lsu.scala:1155:56]
  wire              _T_1496 = (|_T_1494) & dword_addr_matches_43_0;	// @[lsu.scala:1146:60, :1151:30, :1158:{51,60}]
  reg               io_dmem_s1_kill_0_REG_82;	// @[lsu.scala:1161:56]
  wire              _T_1499 = stq_19_bits_uop_is_fence | stq_19_bits_uop_is_amo;	// @[lsu.scala:210:16, :1164:37]
  wire              ldst_addr_matches_0_19 = _T_1485 & (_T_1491 | _T_1496 | _T_1499);	// @[lsu.scala:1051:38, :1150:{45,72}, :1151:106, :1152:9, :1153:46, :1158:60, :1159:9, :1160:46, :1164:37, :1165:9]
  reg               io_dmem_s1_kill_0_REG_83;	// @[lsu.scala:1167:56]
  wire              _GEN_422 = _T_1485 ? (_T_1491 ? io_dmem_s1_kill_0_REG_81 : _T_1496 ? io_dmem_s1_kill_0_REG_82 : _T_1499 ? io_dmem_s1_kill_0_REG_83 : _GEN_420) : _GEN_420;	// @[lsu.scala:1150:{45,72}, :1151:106, :1152:9, :1155:{46,56}, :1158:60, :1159:9, :1161:{46,56}, :1164:37, :1165:9, :1167:{46,56}]
  wire              dword_addr_matches_44_0 = stq_20_bits_addr_valid & ~stq_20_bits_addr_is_virtual & stq_20_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[lsu.scala:210:16, :1027:37, :1146:{31,60}, :1147:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_302 = 15'h1 << stq_20_bits_addr_bits[2:0];	// @[lsu.scala:210:16, :1665:{48,55}]
  wire [14:0]       _write_mask_mask_T_306 = 15'h3 << {12'h0, stq_20_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:210:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_423 = {{8'hFF}, {stq_20_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_306[7:0]}, {_write_mask_mask_T_302[7:0]}};	// @[Mux.scala:101:16, lsu.scala:210:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              _T_1504 = do_ld_search_0 & stq_20_valid & lcam_st_dep_mask_0[20];	// @[lsu.scala:210:16, :917:33, :1018:106, :1150:{45,67}]
  wire [7:0]        _T_1513 = lcam_mask_0 & _GEN_423[stq_20_bits_uop_mem_size];	// @[Mux.scala:101:16, lsu.scala:210:16, :1151:30, :1665:26, :1666:26, :1667:26]
  wire              _T_1510 = _T_1513 == lcam_mask_0 & ~stq_20_bits_uop_is_fence & dword_addr_matches_44_0 & can_forward_0;	// @[Mux.scala:101:16, lsu.scala:210:16, :1093:36, :1104:37, :1118:37, :1146:60, :1151:{30,44,65,106}]
  reg               io_dmem_s1_kill_0_REG_84;	// @[lsu.scala:1155:56]
  wire              _T_1515 = (|_T_1513) & dword_addr_matches_44_0;	// @[lsu.scala:1146:60, :1151:30, :1158:{51,60}]
  reg               io_dmem_s1_kill_0_REG_85;	// @[lsu.scala:1161:56]
  wire              _T_1518 = stq_20_bits_uop_is_fence | stq_20_bits_uop_is_amo;	// @[lsu.scala:210:16, :1164:37]
  wire              ldst_addr_matches_0_20 = _T_1504 & (_T_1510 | _T_1515 | _T_1518);	// @[lsu.scala:1051:38, :1150:{45,72}, :1151:106, :1152:9, :1153:46, :1158:60, :1159:9, :1160:46, :1164:37, :1165:9]
  reg               io_dmem_s1_kill_0_REG_86;	// @[lsu.scala:1167:56]
  wire              _GEN_424 = _T_1504 ? (_T_1510 ? io_dmem_s1_kill_0_REG_84 : _T_1515 ? io_dmem_s1_kill_0_REG_85 : _T_1518 ? io_dmem_s1_kill_0_REG_86 : _GEN_422) : _GEN_422;	// @[lsu.scala:1150:{45,72}, :1151:106, :1152:9, :1155:{46,56}, :1158:60, :1159:9, :1161:{46,56}, :1164:37, :1165:9, :1167:{46,56}]
  wire              dword_addr_matches_45_0 = stq_21_bits_addr_valid & ~stq_21_bits_addr_is_virtual & stq_21_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[lsu.scala:210:16, :1027:37, :1146:{31,60}, :1147:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_317 = 15'h1 << stq_21_bits_addr_bits[2:0];	// @[lsu.scala:210:16, :1665:{48,55}]
  wire [14:0]       _write_mask_mask_T_321 = 15'h3 << {12'h0, stq_21_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:210:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_425 = {{8'hFF}, {stq_21_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_321[7:0]}, {_write_mask_mask_T_317[7:0]}};	// @[Mux.scala:101:16, lsu.scala:210:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              _T_1523 = do_ld_search_0 & stq_21_valid & lcam_st_dep_mask_0[21];	// @[lsu.scala:210:16, :917:33, :1018:106, :1150:{45,67}]
  wire [7:0]        _T_1532 = lcam_mask_0 & _GEN_425[stq_21_bits_uop_mem_size];	// @[Mux.scala:101:16, lsu.scala:210:16, :1151:30, :1665:26, :1666:26, :1667:26]
  wire              _T_1529 = _T_1532 == lcam_mask_0 & ~stq_21_bits_uop_is_fence & dword_addr_matches_45_0 & can_forward_0;	// @[Mux.scala:101:16, lsu.scala:210:16, :1093:36, :1104:37, :1118:37, :1146:60, :1151:{30,44,65,106}]
  reg               io_dmem_s1_kill_0_REG_87;	// @[lsu.scala:1155:56]
  wire              _T_1534 = (|_T_1532) & dword_addr_matches_45_0;	// @[lsu.scala:1146:60, :1151:30, :1158:{51,60}]
  reg               io_dmem_s1_kill_0_REG_88;	// @[lsu.scala:1161:56]
  wire              _T_1537 = stq_21_bits_uop_is_fence | stq_21_bits_uop_is_amo;	// @[lsu.scala:210:16, :1164:37]
  wire              ldst_addr_matches_0_21 = _T_1523 & (_T_1529 | _T_1534 | _T_1537);	// @[lsu.scala:1051:38, :1150:{45,72}, :1151:106, :1152:9, :1153:46, :1158:60, :1159:9, :1160:46, :1164:37, :1165:9]
  reg               io_dmem_s1_kill_0_REG_89;	// @[lsu.scala:1167:56]
  wire              _GEN_426 = _T_1523 ? (_T_1529 ? io_dmem_s1_kill_0_REG_87 : _T_1534 ? io_dmem_s1_kill_0_REG_88 : _T_1537 ? io_dmem_s1_kill_0_REG_89 : _GEN_424) : _GEN_424;	// @[lsu.scala:1150:{45,72}, :1151:106, :1152:9, :1155:{46,56}, :1158:60, :1159:9, :1161:{46,56}, :1164:37, :1165:9, :1167:{46,56}]
  wire              dword_addr_matches_46_0 = stq_22_bits_addr_valid & ~stq_22_bits_addr_is_virtual & stq_22_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[lsu.scala:210:16, :1027:37, :1146:{31,60}, :1147:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_332 = 15'h1 << stq_22_bits_addr_bits[2:0];	// @[lsu.scala:210:16, :1665:{48,55}]
  wire [14:0]       _write_mask_mask_T_336 = 15'h3 << {12'h0, stq_22_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:210:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_427 = {{8'hFF}, {stq_22_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_336[7:0]}, {_write_mask_mask_T_332[7:0]}};	// @[Mux.scala:101:16, lsu.scala:210:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              _T_1542 = do_ld_search_0 & stq_22_valid & lcam_st_dep_mask_0[22];	// @[lsu.scala:210:16, :917:33, :1018:106, :1150:{45,67}]
  wire [7:0]        _T_1551 = lcam_mask_0 & _GEN_427[stq_22_bits_uop_mem_size];	// @[Mux.scala:101:16, lsu.scala:210:16, :1151:30, :1665:26, :1666:26, :1667:26]
  wire              _T_1548 = _T_1551 == lcam_mask_0 & ~stq_22_bits_uop_is_fence & dword_addr_matches_46_0 & can_forward_0;	// @[Mux.scala:101:16, lsu.scala:210:16, :1093:36, :1104:37, :1118:37, :1146:60, :1151:{30,44,65,106}]
  reg               io_dmem_s1_kill_0_REG_90;	// @[lsu.scala:1155:56]
  wire              _T_1553 = (|_T_1551) & dword_addr_matches_46_0;	// @[lsu.scala:1146:60, :1151:30, :1158:{51,60}]
  reg               io_dmem_s1_kill_0_REG_91;	// @[lsu.scala:1161:56]
  wire              _T_1556 = stq_22_bits_uop_is_fence | stq_22_bits_uop_is_amo;	// @[lsu.scala:210:16, :1164:37]
  wire              ldst_addr_matches_0_22 = _T_1542 & (_T_1548 | _T_1553 | _T_1556);	// @[lsu.scala:1051:38, :1150:{45,72}, :1151:106, :1152:9, :1153:46, :1158:60, :1159:9, :1160:46, :1164:37, :1165:9]
  reg               io_dmem_s1_kill_0_REG_92;	// @[lsu.scala:1167:56]
  wire              _GEN_428 = _T_1542 ? (_T_1548 ? io_dmem_s1_kill_0_REG_90 : _T_1553 ? io_dmem_s1_kill_0_REG_91 : _T_1556 ? io_dmem_s1_kill_0_REG_92 : _GEN_426) : _GEN_426;	// @[lsu.scala:1150:{45,72}, :1151:106, :1152:9, :1155:{46,56}, :1158:60, :1159:9, :1161:{46,56}, :1164:37, :1165:9, :1167:{46,56}]
  wire              dword_addr_matches_47_0 = stq_23_bits_addr_valid & ~stq_23_bits_addr_is_virtual & stq_23_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[lsu.scala:210:16, :1027:37, :1146:{31,60}, :1147:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_347 = 15'h1 << stq_23_bits_addr_bits[2:0];	// @[lsu.scala:210:16, :1665:{48,55}]
  wire [14:0]       _write_mask_mask_T_351 = 15'h3 << {12'h0, stq_23_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:210:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_429 = {{8'hFF}, {stq_23_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_351[7:0]}, {_write_mask_mask_T_347[7:0]}};	// @[Mux.scala:101:16, lsu.scala:210:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              _T_1561 = do_ld_search_0 & stq_23_valid & lcam_st_dep_mask_0[23];	// @[lsu.scala:210:16, :917:33, :1018:106, :1150:{45,67}]
  wire [7:0]        _T_1570 = lcam_mask_0 & _GEN_429[stq_23_bits_uop_mem_size];	// @[Mux.scala:101:16, lsu.scala:210:16, :1151:30, :1665:26, :1666:26, :1667:26]
  wire              _T_1567 = _T_1570 == lcam_mask_0 & ~stq_23_bits_uop_is_fence & dword_addr_matches_47_0 & can_forward_0;	// @[Mux.scala:101:16, lsu.scala:210:16, :1093:36, :1104:37, :1118:37, :1146:60, :1151:{30,44,65,106}]
  reg               io_dmem_s1_kill_0_REG_93;	// @[lsu.scala:1155:56]
  wire              _T_1572 = (|_T_1570) & dword_addr_matches_47_0;	// @[lsu.scala:1146:60, :1151:30, :1158:{51,60}]
  reg               io_dmem_s1_kill_0_REG_94;	// @[lsu.scala:1161:56]
  wire              _T_1575 = stq_23_bits_uop_is_fence | stq_23_bits_uop_is_amo;	// @[lsu.scala:210:16, :1164:37]
  wire              ldst_addr_matches_0_23 = _T_1561 & (_T_1567 | _T_1572 | _T_1575);	// @[lsu.scala:1051:38, :1150:{45,72}, :1151:106, :1152:9, :1153:46, :1158:60, :1159:9, :1160:46, :1164:37, :1165:9]
  reg               io_dmem_s1_kill_0_REG_95;	// @[lsu.scala:1167:56]
  reg               REG_1;	// @[lsu.scala:1191:64]
  reg               REG_2;	// @[lsu.scala:1201:18]
  reg  [3:0]        store_blocked_counter;	// @[lsu.scala:1206:36]
  assign block_load_wakeup = (&store_blocked_counter) | REG_2;	// @[lsu.scala:1201:{18,80}, :1206:36, :1212:{33,43}, :1213:25]
  reg               r_xcpt_valid;	// @[lsu.scala:1237:29]
  reg  [15:0]       r_xcpt_uop_br_mask;	// @[lsu.scala:1238:25]
  reg  [6:0]        r_xcpt_uop_rob_idx;	// @[lsu.scala:1238:25]
  reg  [4:0]        r_xcpt_cause;	// @[lsu.scala:1238:25]
  reg  [39:0]       r_xcpt_badvaddr;	// @[lsu.scala:1238:25]
  wire              _io_core_spec_ld_wakeup_0_valid_output = fired_load_incoming_REG & ~mem_incoming_uop_0_fp_val & (|mem_incoming_uop_0_pdst);	// @[lsu.scala:896:51, :910:37, :1262:{40,69}, :1263:65]
  wire              _GEN_430 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella;	// @[lsu.scala:1289:7]
  wire              _GEN_431 = _GEN_430 & io_dmem_nack_0_bits_uop_uses_ldq & ~reset;	// @[lsu.scala:1289:7, :1294:15]
  wire              _GEN_432 = _GEN_99[io_dmem_nack_0_bits_uop_ldq_idx];	// @[lsu.scala:264:49, :1294:15]
  wire              _GEN_433 = io_dmem_nack_0_bits_uop_ldq_idx == 5'h0;	// @[lsu.scala:1295:62]
  wire              _GEN_434 = io_dmem_nack_0_bits_uop_ldq_idx == 5'h1;	// @[lsu.scala:305:44, :1295:62]
  wire              _GEN_435 = io_dmem_nack_0_bits_uop_ldq_idx == 5'h2;	// @[lsu.scala:305:44, :1295:62]
  wire              _GEN_436 = io_dmem_nack_0_bits_uop_ldq_idx == 5'h3;	// @[lsu.scala:305:44, :1295:62]
  wire              _GEN_437 = io_dmem_nack_0_bits_uop_ldq_idx == 5'h4;	// @[lsu.scala:305:44, :1295:62]
  wire              _GEN_438 = io_dmem_nack_0_bits_uop_ldq_idx == 5'h5;	// @[lsu.scala:305:44, :1295:62]
  wire              _GEN_439 = io_dmem_nack_0_bits_uop_ldq_idx == 5'h6;	// @[lsu.scala:305:44, :1295:62]
  wire              _GEN_440 = io_dmem_nack_0_bits_uop_ldq_idx == 5'h7;	// @[lsu.scala:305:44, :1295:62]
  wire              _GEN_441 = io_dmem_nack_0_bits_uop_ldq_idx == 5'h8;	// @[lsu.scala:305:44, :1295:62]
  wire              _GEN_442 = io_dmem_nack_0_bits_uop_ldq_idx == 5'h9;	// @[lsu.scala:305:44, :1295:62]
  wire              _GEN_443 = io_dmem_nack_0_bits_uop_ldq_idx == 5'hA;	// @[lsu.scala:305:44, :1295:62]
  wire              _GEN_444 = io_dmem_nack_0_bits_uop_ldq_idx == 5'hB;	// @[lsu.scala:305:44, :1295:62]
  wire              _GEN_445 = io_dmem_nack_0_bits_uop_ldq_idx == 5'hC;	// @[lsu.scala:305:44, :1295:62]
  wire              _GEN_446 = io_dmem_nack_0_bits_uop_ldq_idx == 5'hD;	// @[lsu.scala:305:44, :1295:62]
  wire              _GEN_447 = io_dmem_nack_0_bits_uop_ldq_idx == 5'hE;	// @[lsu.scala:305:44, :1295:62]
  wire              _GEN_448 = io_dmem_nack_0_bits_uop_ldq_idx == 5'hF;	// @[lsu.scala:305:44, :1295:62]
  wire              _GEN_449 = io_dmem_nack_0_bits_uop_ldq_idx == 5'h10;	// @[lsu.scala:305:44, :1295:62]
  wire              _GEN_450 = io_dmem_nack_0_bits_uop_ldq_idx == 5'h11;	// @[lsu.scala:305:44, :1295:62]
  wire              _GEN_451 = io_dmem_nack_0_bits_uop_ldq_idx == 5'h12;	// @[lsu.scala:305:44, :1295:62]
  wire              _GEN_452 = io_dmem_nack_0_bits_uop_ldq_idx == 5'h13;	// @[lsu.scala:305:44, :1295:62]
  wire              _GEN_453 = io_dmem_nack_0_bits_uop_ldq_idx == 5'h14;	// @[lsu.scala:305:44, :1295:62]
  wire              _GEN_454 = io_dmem_nack_0_bits_uop_ldq_idx == 5'h15;	// @[lsu.scala:305:44, :1295:62]
  wire              _GEN_455 = io_dmem_nack_0_bits_uop_ldq_idx == 5'h16;	// @[lsu.scala:305:44, :1295:62]
  wire              _GEN_456 = io_dmem_nack_0_bits_uop_ldq_idx == 5'h17;	// @[lsu.scala:1295:62, util.scala:205:25]
  assign nacking_loads_0 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_433;	// @[lsu.scala:1056:34, :1286:5, :1289:7, :1293:7, :1295:62]
  assign nacking_loads_1 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_434;	// @[lsu.scala:1056:34, :1286:5, :1289:7, :1293:7, :1295:62]
  assign nacking_loads_2 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_435;	// @[lsu.scala:1056:34, :1286:5, :1289:7, :1293:7, :1295:62]
  assign nacking_loads_3 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_436;	// @[lsu.scala:1056:34, :1286:5, :1289:7, :1293:7, :1295:62]
  assign nacking_loads_4 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_437;	// @[lsu.scala:1056:34, :1286:5, :1289:7, :1293:7, :1295:62]
  assign nacking_loads_5 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_438;	// @[lsu.scala:1056:34, :1286:5, :1289:7, :1293:7, :1295:62]
  assign nacking_loads_6 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_439;	// @[lsu.scala:1056:34, :1286:5, :1289:7, :1293:7, :1295:62]
  assign nacking_loads_7 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_440;	// @[lsu.scala:1056:34, :1286:5, :1289:7, :1293:7, :1295:62]
  assign nacking_loads_8 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_441;	// @[lsu.scala:1056:34, :1286:5, :1289:7, :1293:7, :1295:62]
  assign nacking_loads_9 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_442;	// @[lsu.scala:1056:34, :1286:5, :1289:7, :1293:7, :1295:62]
  assign nacking_loads_10 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_443;	// @[lsu.scala:1056:34, :1286:5, :1289:7, :1293:7, :1295:62]
  assign nacking_loads_11 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_444;	// @[lsu.scala:1056:34, :1286:5, :1289:7, :1293:7, :1295:62]
  assign nacking_loads_12 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_445;	// @[lsu.scala:1056:34, :1286:5, :1289:7, :1293:7, :1295:62]
  assign nacking_loads_13 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_446;	// @[lsu.scala:1056:34, :1286:5, :1289:7, :1293:7, :1295:62]
  assign nacking_loads_14 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_447;	// @[lsu.scala:1056:34, :1286:5, :1289:7, :1293:7, :1295:62]
  assign nacking_loads_15 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_448;	// @[lsu.scala:1056:34, :1286:5, :1289:7, :1293:7, :1295:62]
  assign nacking_loads_16 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_449;	// @[lsu.scala:1056:34, :1286:5, :1289:7, :1293:7, :1295:62]
  assign nacking_loads_17 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_450;	// @[lsu.scala:1056:34, :1286:5, :1289:7, :1293:7, :1295:62]
  assign nacking_loads_18 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_451;	// @[lsu.scala:1056:34, :1286:5, :1289:7, :1293:7, :1295:62]
  assign nacking_loads_19 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_452;	// @[lsu.scala:1056:34, :1286:5, :1289:7, :1293:7, :1295:62]
  assign nacking_loads_20 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_453;	// @[lsu.scala:1056:34, :1286:5, :1289:7, :1293:7, :1295:62]
  assign nacking_loads_21 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_454;	// @[lsu.scala:1056:34, :1286:5, :1289:7, :1293:7, :1295:62]
  assign nacking_loads_22 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_455;	// @[lsu.scala:1056:34, :1286:5, :1289:7, :1293:7, :1295:62]
  assign nacking_loads_23 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_456;	// @[lsu.scala:1056:34, :1286:5, :1289:7, :1293:7, :1295:62]
  wire              _GEN_457 = io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq;	// @[lsu.scala:1310:7]
  wire [6:0]        _GEN_458 = _GEN_133[io_dmem_resp_0_bits_uop_ldq_idx];	// @[lsu.scala:465:79, :1313:58]
  wire [6:0]        _GEN_459 = _GEN_138[io_dmem_resp_0_bits_uop_ldq_idx];	// @[lsu.scala:465:79, :1313:58]
  wire              _GEN_460 = _GEN_156[io_dmem_resp_0_bits_uop_ldq_idx];	// @[lsu.scala:465:79, :1313:58]
  wire              _GEN_461 = _GEN_159[io_dmem_resp_0_bits_uop_ldq_idx];	// @[lsu.scala:465:79, :1313:58]
  wire [1:0]        _GEN_462 = _GEN_170[io_dmem_resp_0_bits_uop_ldq_idx];	// @[lsu.scala:465:79, :1313:58]
  wire              send_iresp = _GEN_462 == 2'h0;	// @[lsu.scala:1313:58]
  wire              send_fresp = _GEN_462 == 2'h1;	// @[lsu.scala:1313:58, :1314:58]
  wire              _GEN_463 = io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_is_amo;	// @[lsu.scala:1281:33, :1330:7, :1333:48]
  wire              dmem_resp_fired_0 = io_dmem_resp_0_valid & (io_dmem_resp_0_bits_uop_uses_ldq | _GEN_463);	// @[lsu.scala:1281:33, :1308:5, :1310:7, :1324:28, :1330:7, :1333:48]
  wire              _T_1645 = dmem_resp_fired_0 & wb_forward_valid_0;	// @[lsu.scala:1066:36, :1281:33, :1308:5, :1310:7, :1345:30]
  wire              _T_1647 = ~dmem_resp_fired_0 & wb_forward_valid_0;	// @[lsu.scala:1066:36, :1281:33, :1308:5, :1310:7, :1349:{18,38}]
  wire [15:0]       _GEN_464 = _GEN_95[wb_forward_ldq_idx_0];	// @[lsu.scala:264:49, :1067:36, util.scala:118:51]
  wire [6:0]        _GEN_465 = _GEN_133[wb_forward_ldq_idx_0];	// @[lsu.scala:465:79, :1067:36, util.scala:118:51]
  wire [6:0]        _GEN_466 = _GEN_138[wb_forward_ldq_idx_0];	// @[lsu.scala:465:79, :1067:36, util.scala:118:51]
  wire [1:0]        _GEN_467 = _GEN_97[wb_forward_ldq_idx_0];	// @[lsu.scala:264:49, :1067:36, util.scala:118:51]
  wire              _GEN_468 = _GEN_153[wb_forward_ldq_idx_0];	// @[lsu.scala:465:79, :1067:36, util.scala:118:51]
  wire              _GEN_469 = _GEN_156[wb_forward_ldq_idx_0];	// @[lsu.scala:465:79, :1067:36, util.scala:118:51]
  wire              _GEN_470 = _GEN_159[wb_forward_ldq_idx_0];	// @[lsu.scala:465:79, :1067:36, util.scala:118:51]
  wire [1:0]        _GEN_471 = _GEN_170[wb_forward_ldq_idx_0];	// @[lsu.scala:465:79, :1067:36, util.scala:118:51]
  wire              live = (io_core_brupdate_b1_mispredict_mask & _GEN_464) == 16'h0;	// @[util.scala:118:{51,59}]
  wire              _GEN_472 = _GEN_90[wb_forward_stq_idx_0];	// @[AMOALU.scala:11:17, lsu.scala:223:42, :1069:36]
  wire [63:0]       _GEN_473 = _GEN_91[wb_forward_stq_idx_0];	// @[AMOALU.scala:11:17, lsu.scala:223:42, :1069:36]
  wire [3:0][63:0]  _GEN_474 = {{_GEN_473}, {{2{_GEN_473[31:0]}}}, {{2{{2{_GEN_473[15:0]}}}}}, {{2{{2{{2{_GEN_473[7:0]}}}}}}}};	// @[AMOALU.scala:11:17, :27:{13,19,62}, Cat.scala:33:92]
  wire [63:0]       _T_1662 = _GEN_474[_GEN_54[wb_forward_stq_idx_0]];	// @[AMOALU.scala:11:17, :27:{13,19}, lsu.scala:223:42, :1069:36]
  wire              _GEN_475 = _T_1645 | ~_T_1647;	// @[lsu.scala:1308:5, :1345:30, :1346:5, :1349:38, :1350:5]
  wire              _io_core_exe_0_iresp_valid_output = _GEN_475 ? io_dmem_resp_0_valid & (io_dmem_resp_0_bits_uop_uses_ldq ? send_iresp : _GEN_463) : _GEN_471 == 2'h0 & _GEN_472 & live;	// @[AMOALU.scala:11:17, lsu.scala:1277:32, :1281:33, :1308:5, :1310:7, :1313:58, :1318:40, :1330:7, :1333:48, :1346:5, :1350:5, :1364:{60,86}, util.scala:118:{51,59}]
  wire              _io_core_exe_0_fresp_valid_output = _GEN_475 ? _GEN_457 & send_fresp : _GEN_471 == 2'h1 & _GEN_472 & live;	// @[AMOALU.scala:11:17, lsu.scala:1278:32, :1308:5, :1310:7, :1314:58, :1320:40, :1346:5, :1350:5, :1365:{60,86}, util.scala:118:{51,59}]
  wire [31:0]       io_core_exe_0_iresp_bits_data_shifted = wb_forward_ld_addr_0[2] ? _T_1662[63:32] : _T_1662[31:0];	// @[AMOALU.scala:27:13, :40:{24,29,37,55}, lsu.scala:1068:36]
  wire              _ldq_bits_debug_wb_data_T_1 = _GEN_467 == 2'h2;	// @[AMOALU.scala:43:26, util.scala:118:51]
  wire [15:0]       io_core_exe_0_iresp_bits_data_shifted_1 = wb_forward_ld_addr_0[1] ? io_core_exe_0_iresp_bits_data_shifted[31:16] : io_core_exe_0_iresp_bits_data_shifted[15:0];	// @[AMOALU.scala:40:{24,29,37,55}, lsu.scala:1068:36]
  wire              _ldq_bits_debug_wb_data_T_10 = _GEN_467 == 2'h1;	// @[AMOALU.scala:43:26, util.scala:118:51]
  wire [7:0]        io_core_exe_0_iresp_bits_data_shifted_2 = wb_forward_ld_addr_0[0] ? io_core_exe_0_iresp_bits_data_shifted_1[15:8] : io_core_exe_0_iresp_bits_data_shifted_1[7:0];	// @[AMOALU.scala:40:{24,29,37,55}, lsu.scala:1068:36]
  wire              _ldq_bits_debug_wb_data_T_19 = _GEN_467 == 2'h0;	// @[AMOALU.scala:43:26, util.scala:118:51]
  wire [31:0]       io_core_exe_0_fresp_bits_data_shifted = wb_forward_ld_addr_0[2] ? _T_1662[63:32] : _T_1662[31:0];	// @[AMOALU.scala:27:13, :40:{24,29,37,55}, lsu.scala:1068:36]
  wire [15:0]       io_core_exe_0_fresp_bits_data_shifted_1 = wb_forward_ld_addr_0[1] ? io_core_exe_0_fresp_bits_data_shifted[31:16] : io_core_exe_0_fresp_bits_data_shifted[15:0];	// @[AMOALU.scala:40:{24,29,37,55}, lsu.scala:1068:36]
  wire [7:0]        io_core_exe_0_fresp_bits_data_shifted_2 = wb_forward_ld_addr_0[0] ? io_core_exe_0_fresp_bits_data_shifted_1[15:8] : io_core_exe_0_fresp_bits_data_shifted_1[7:0];	// @[AMOALU.scala:40:{24,29,37,55}, lsu.scala:1068:36]
  reg               io_core_ld_miss_REG;	// @[lsu.scala:1382:37]
  reg               spec_ld_succeed_REG;	// @[lsu.scala:1384:13]
  reg  [4:0]        spec_ld_succeed_REG_1;	// @[lsu.scala:1386:56]
  wire              commit_store = io_core_commit_valids_0 & io_core_commit_uops_0_uses_stq;	// @[lsu.scala:1453:49]
  wire              commit_load = io_core_commit_valids_0 & io_core_commit_uops_0_uses_ldq;	// @[lsu.scala:1454:49]
  wire [4:0]        idx = commit_store ? stq_commit_head : ldq_head;	// @[lsu.scala:214:29, :218:29, :1453:49, :1455:18]
  wire              _GEN_476 = ~commit_store & commit_load;	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1459:31]
  wire              _GEN_477 = _GEN_476 & ~reset;	// @[lsu.scala:1459:31, :1460:14]
  wire              _GEN_478 = _GEN_94[idx];	// @[lsu.scala:305:44, :1455:18, :1460:14]
  wire              wrap_12 = stq_commit_head == 5'h17;	// @[lsu.scala:218:29, util.scala:205:25]
  wire [4:0]        _T_1971 = stq_commit_head + 5'h1;	// @[lsu.scala:218:29, :305:44, util.scala:206:28]
  wire [4:0]        _T_1973 = commit_store ? (wrap_12 ? 5'h0 : _T_1971) : stq_commit_head;	// @[lsu.scala:218:29, :1453:49, :1484:31, util.scala:205:25, :206:{10,28}]
  wire              wrap_13 = ldq_head == 5'h17;	// @[lsu.scala:214:29, util.scala:205:25]
  wire [4:0]        _T_1975 = ldq_head + 5'h1;	// @[lsu.scala:214:29, :305:44, util.scala:206:28]
  wire [4:0]        _T_1977 = commit_load ? (wrap_13 ? 5'h0 : _T_1975) : ldq_head;	// @[lsu.scala:214:29, :1454:49, :1488:31, util.scala:205:25, :206:{10,28}]
  wire              commit_store_1 = io_core_commit_valids_1 & io_core_commit_uops_1_uses_stq;	// @[lsu.scala:1453:49]
  wire              commit_load_1 = io_core_commit_valids_1 & io_core_commit_uops_1_uses_ldq;	// @[lsu.scala:1454:49]
  wire [4:0]        idx_1 = commit_store_1 ? _T_1973 : _T_1977;	// @[lsu.scala:1453:49, :1455:18, :1484:31, :1488:31]
  wire              _GEN_479 = ~commit_store_1 & commit_load_1;	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1459:31]
  wire              _GEN_480 = _GEN_479 & ~reset;	// @[lsu.scala:1459:31, :1460:14]
  wire              _GEN_481 = _GEN_94[idx_1];	// @[lsu.scala:305:44, :1455:18, :1460:14]
  wire              wrap_14 = _T_1973 == 5'h17;	// @[lsu.scala:1484:31, util.scala:205:25]
  wire [4:0]        _T_1987 = _T_1973 + 5'h1;	// @[lsu.scala:305:44, :1484:31, util.scala:206:28]
  wire [4:0]        _T_1989 = commit_store_1 ? (wrap_14 ? 5'h0 : _T_1987) : _T_1973;	// @[lsu.scala:1453:49, :1484:31, util.scala:205:25, :206:{10,28}]
  wire              wrap_15 = _T_1977 == 5'h17;	// @[lsu.scala:1488:31, util.scala:205:25]
  wire [4:0]        _T_1991 = _T_1977 + 5'h1;	// @[lsu.scala:305:44, :1488:31, util.scala:206:28]
  wire [4:0]        _T_1993 = commit_load_1 ? (wrap_15 ? 5'h0 : _T_1991) : _T_1977;	// @[lsu.scala:1454:49, :1488:31, util.scala:205:25, :206:{10,28}]
  wire              commit_store_2 = io_core_commit_valids_2 & io_core_commit_uops_2_uses_stq;	// @[lsu.scala:1453:49]
  wire              commit_load_2 = io_core_commit_valids_2 & io_core_commit_uops_2_uses_ldq;	// @[lsu.scala:1454:49]
  wire [4:0]        idx_2 = commit_store_2 ? _T_1989 : _T_1993;	// @[lsu.scala:1453:49, :1455:18, :1484:31, :1488:31]
  wire              _GEN_482 = ~commit_store_2 & commit_load_2;	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1459:31]
  wire              _GEN_483 = _GEN_482 & ~reset;	// @[lsu.scala:1459:31, :1460:14]
  wire              _GEN_484 = _GEN_94[idx_2];	// @[lsu.scala:305:44, :1455:18, :1460:14]
  wire              _GEN_485 = _GEN_57[stq_head];	// @[lsu.scala:216:29, :223:42, :1496:29]
  wire [31:0]       _GEN_486 = {{stq_0_bits_succeeded}, {stq_0_bits_succeeded}, {stq_0_bits_succeeded}, {stq_0_bits_succeeded}, {stq_0_bits_succeeded}, {stq_0_bits_succeeded}, {stq_0_bits_succeeded}, {stq_0_bits_succeeded}, {stq_23_bits_succeeded}, {stq_22_bits_succeeded}, {stq_21_bits_succeeded}, {stq_20_bits_succeeded}, {stq_19_bits_succeeded}, {stq_18_bits_succeeded}, {stq_17_bits_succeeded}, {stq_16_bits_succeeded}, {stq_15_bits_succeeded}, {stq_14_bits_succeeded}, {stq_13_bits_succeeded}, {stq_12_bits_succeeded}, {stq_11_bits_succeeded}, {stq_10_bits_succeeded}, {stq_9_bits_succeeded}, {stq_8_bits_succeeded}, {stq_7_bits_succeeded}, {stq_6_bits_succeeded}, {stq_5_bits_succeeded}, {stq_4_bits_succeeded}, {stq_3_bits_succeeded}, {stq_2_bits_succeeded}, {stq_1_bits_succeeded}, {stq_0_bits_succeeded}};	// @[lsu.scala:210:16, :1496:29]
  wire              _T_2008 = _GEN_1[stq_head] & _GEN_93[stq_head];	// @[lsu.scala:216:29, :223:42, :1496:29]
  wire              _T_2010 = _GEN_485 & ~io_dmem_ordered;	// @[lsu.scala:1496:29, :1498:{43,46}]
  assign store_needs_order = _T_2008 & _T_2010;	// @[lsu.scala:407:35, :1496:29, :1497:3, :1498:{43,64}]
  wire              clear_store = _T_2008 & (_GEN_485 ? io_dmem_ordered : _GEN_486[stq_head]);	// @[lsu.scala:216:29, :258:33, :1496:29, :1497:3, :1502:{17,23}]
  wire              _io_hellacache_req_ready_output = hella_state == 3'h0;	// @[lsu.scala:241:38, :1529:21]
  assign _T_2013 = hella_state == 3'h1;	// @[lsu.scala:241:38, :805:26, :1535:28]
  assign _GEN_0 = ~_io_hellacache_req_ready_output;	// @[lsu.scala:518:42, :1529:{21,34}, :1535:38]
  wire              _T_2016 = hella_state == 3'h3;	// @[lsu.scala:241:38, :1550:19, :1552:28]
  wire              _T_2017 = hella_state == 3'h2;	// @[lsu.scala:241:38, :1548:19, :1555:28]
  wire              _T_2021 = hella_state == 3'h4;	// @[lsu.scala:241:38, :1562:28, util.scala:351:72]
  wire              _T_2022 = io_dmem_resp_0_valid & io_dmem_resp_0_bits_is_hella;	// @[lsu.scala:1564:35]
  assign _T_2024 = hella_state == 3'h5;	// @[lsu.scala:241:38, :1578:28, util.scala:351:72]
  assign _GEN = ~(_io_hellacache_req_ready_output | _T_2013 | _T_2016 | _T_2017 | _T_2021);	// @[lsu.scala:521:42, :1529:{21,34}, :1535:{28,38}, :1552:{28,43}, :1555:{28,38}, :1562:{28,40}, :1578:42]
  wire [2:0]        _GEN_487 = hella_state == 3'h6 & io_dmem_resp_0_valid & io_dmem_resp_0_bits_is_hella ? 3'h0 : hella_state;	// @[lsu.scala:241:38, :1584:{28,40}, :1586:69, :1587:21, util.scala:351:72]
  wire [31:0]       _T_113 = 32'h1 << _T_82;	// @[lsu.scala:260:71, :336:72, :338:21]
  wire [31:0]       _ldq_23_bits_st_dep_mask_T = 32'h1 << stq_head;	// @[lsu.scala:216:29, :260:71]
  wire [23:0]       _GEN_488 = {24{~clear_store}} | ~(_ldq_23_bits_st_dep_mask_T[23:0]);	// @[lsu.scala:258:33, :260:{33,65,71}, :1497:3, :1502:17]
  wire [23:0]       _GEN_489 = _GEN_488 & live_store_mask;	// @[lsu.scala:259:32, :260:33]
  wire              _GEN_490 = dis_ld_val & ldq_tail == 5'h0;	// @[lsu.scala:209:16, :215:29, :301:85, :304:5, :305:44]
  wire              _GEN_491 = dis_ld_val & ldq_tail == 5'h1;	// @[lsu.scala:209:16, :215:29, :301:85, :304:5, :305:44]
  wire              _GEN_492 = dis_ld_val & ldq_tail == 5'h2;	// @[lsu.scala:209:16, :215:29, :301:85, :304:5, :305:44]
  wire              _GEN_493 = dis_ld_val & ldq_tail == 5'h3;	// @[lsu.scala:209:16, :215:29, :301:85, :304:5, :305:44]
  wire              _GEN_494 = dis_ld_val & ldq_tail == 5'h4;	// @[lsu.scala:209:16, :215:29, :301:85, :304:5, :305:44]
  wire              _GEN_495 = dis_ld_val & ldq_tail == 5'h5;	// @[lsu.scala:209:16, :215:29, :301:85, :304:5, :305:44]
  wire              _GEN_496 = dis_ld_val & ldq_tail == 5'h6;	// @[lsu.scala:209:16, :215:29, :301:85, :304:5, :305:44]
  wire              _GEN_497 = dis_ld_val & ldq_tail == 5'h7;	// @[lsu.scala:209:16, :215:29, :301:85, :304:5, :305:44]
  wire              _GEN_498 = dis_ld_val & ldq_tail == 5'h8;	// @[lsu.scala:209:16, :215:29, :301:85, :304:5, :305:44]
  wire              _GEN_499 = dis_ld_val & ldq_tail == 5'h9;	// @[lsu.scala:209:16, :215:29, :301:85, :304:5, :305:44]
  wire              _GEN_500 = dis_ld_val & ldq_tail == 5'hA;	// @[lsu.scala:209:16, :215:29, :301:85, :304:5, :305:44]
  wire              _GEN_501 = dis_ld_val & ldq_tail == 5'hB;	// @[lsu.scala:209:16, :215:29, :301:85, :304:5, :305:44]
  wire              _GEN_502 = dis_ld_val & ldq_tail == 5'hC;	// @[lsu.scala:209:16, :215:29, :301:85, :304:5, :305:44]
  wire              _GEN_503 = dis_ld_val & ldq_tail == 5'hD;	// @[lsu.scala:209:16, :215:29, :301:85, :304:5, :305:44]
  wire              _GEN_504 = dis_ld_val & ldq_tail == 5'hE;	// @[lsu.scala:209:16, :215:29, :301:85, :304:5, :305:44]
  wire              _GEN_505 = dis_ld_val & ldq_tail == 5'hF;	// @[lsu.scala:209:16, :215:29, :301:85, :304:5, :305:44]
  wire              _GEN_506 = dis_ld_val & ldq_tail == 5'h10;	// @[lsu.scala:209:16, :215:29, :301:85, :304:5, :305:44]
  wire              _GEN_507 = dis_ld_val & ldq_tail == 5'h11;	// @[lsu.scala:209:16, :215:29, :301:85, :304:5, :305:44]
  wire              _GEN_508 = dis_ld_val & ldq_tail == 5'h12;	// @[lsu.scala:209:16, :215:29, :301:85, :304:5, :305:44]
  wire              _GEN_509 = dis_ld_val & ldq_tail == 5'h13;	// @[lsu.scala:209:16, :215:29, :301:85, :304:5, :305:44]
  wire              _GEN_510 = dis_ld_val & ldq_tail == 5'h14;	// @[lsu.scala:209:16, :215:29, :301:85, :304:5, :305:44]
  wire              _GEN_511 = dis_ld_val & ldq_tail == 5'h15;	// @[lsu.scala:209:16, :215:29, :301:85, :304:5, :305:44]
  wire              _GEN_512 = dis_ld_val & ldq_tail == 5'h16;	// @[lsu.scala:209:16, :215:29, :301:85, :304:5, :305:44]
  wire              _GEN_513 = dis_ld_val & ldq_tail == 5'h17;	// @[lsu.scala:209:16, :215:29, :301:85, :304:5, :305:44, util.scala:205:25]
  wire              _GEN_514 = dis_st_val & stq_tail == 5'h0;	// @[lsu.scala:210:16, :217:29, :302:85, :321:5, :322:39]
  wire              _GEN_515 = dis_st_val & stq_tail == 5'h1;	// @[lsu.scala:210:16, :217:29, :302:85, :305:44, :321:5, :322:39]
  wire              _GEN_516 = dis_st_val & stq_tail == 5'h2;	// @[lsu.scala:210:16, :217:29, :302:85, :305:44, :321:5, :322:39]
  wire              _GEN_517 = dis_st_val & stq_tail == 5'h3;	// @[lsu.scala:210:16, :217:29, :302:85, :305:44, :321:5, :322:39]
  wire              _GEN_518 = dis_st_val & stq_tail == 5'h4;	// @[lsu.scala:210:16, :217:29, :302:85, :305:44, :321:5, :322:39]
  wire              _GEN_519 = dis_st_val & stq_tail == 5'h5;	// @[lsu.scala:210:16, :217:29, :302:85, :305:44, :321:5, :322:39]
  wire              _GEN_520 = dis_st_val & stq_tail == 5'h6;	// @[lsu.scala:210:16, :217:29, :302:85, :305:44, :321:5, :322:39]
  wire              _GEN_521 = dis_st_val & stq_tail == 5'h7;	// @[lsu.scala:210:16, :217:29, :302:85, :305:44, :321:5, :322:39]
  wire              _GEN_522 = dis_st_val & stq_tail == 5'h8;	// @[lsu.scala:210:16, :217:29, :302:85, :305:44, :321:5, :322:39]
  wire              _GEN_523 = dis_st_val & stq_tail == 5'h9;	// @[lsu.scala:210:16, :217:29, :302:85, :305:44, :321:5, :322:39]
  wire              _GEN_524 = dis_st_val & stq_tail == 5'hA;	// @[lsu.scala:210:16, :217:29, :302:85, :305:44, :321:5, :322:39]
  wire              _GEN_525 = dis_st_val & stq_tail == 5'hB;	// @[lsu.scala:210:16, :217:29, :302:85, :305:44, :321:5, :322:39]
  wire              _GEN_526 = dis_st_val & stq_tail == 5'hC;	// @[lsu.scala:210:16, :217:29, :302:85, :305:44, :321:5, :322:39]
  wire              _GEN_527 = dis_st_val & stq_tail == 5'hD;	// @[lsu.scala:210:16, :217:29, :302:85, :305:44, :321:5, :322:39]
  wire              _GEN_528 = dis_st_val & stq_tail == 5'hE;	// @[lsu.scala:210:16, :217:29, :302:85, :305:44, :321:5, :322:39]
  wire              _GEN_529 = dis_st_val & stq_tail == 5'hF;	// @[lsu.scala:210:16, :217:29, :302:85, :305:44, :321:5, :322:39]
  wire              _GEN_530 = dis_st_val & stq_tail == 5'h10;	// @[lsu.scala:210:16, :217:29, :302:85, :305:44, :321:5, :322:39]
  wire              _GEN_531 = dis_st_val & stq_tail == 5'h11;	// @[lsu.scala:210:16, :217:29, :302:85, :305:44, :321:5, :322:39]
  wire              _GEN_532 = dis_st_val & stq_tail == 5'h12;	// @[lsu.scala:210:16, :217:29, :302:85, :305:44, :321:5, :322:39]
  wire              _GEN_533 = dis_st_val & stq_tail == 5'h13;	// @[lsu.scala:210:16, :217:29, :302:85, :305:44, :321:5, :322:39]
  wire              _GEN_534 = dis_st_val & stq_tail == 5'h14;	// @[lsu.scala:210:16, :217:29, :302:85, :305:44, :321:5, :322:39]
  wire              _GEN_535 = dis_st_val & stq_tail == 5'h15;	// @[lsu.scala:210:16, :217:29, :302:85, :305:44, :321:5, :322:39]
  wire              _GEN_536 = dis_st_val & stq_tail == 5'h16;	// @[lsu.scala:210:16, :217:29, :302:85, :305:44, :321:5, :322:39]
  wire              _GEN_537 = dis_st_val & stq_tail == 5'h17;	// @[lsu.scala:210:16, :217:29, :302:85, :321:5, :322:39, util.scala:205:25]
  wire              _GEN_538 = dis_ld_val | ~_GEN_514;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_539 = dis_ld_val | ~_GEN_515;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_540 = dis_ld_val | ~_GEN_516;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_541 = dis_ld_val | ~_GEN_517;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_542 = dis_ld_val | ~_GEN_518;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_543 = dis_ld_val | ~_GEN_519;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_544 = dis_ld_val | ~_GEN_520;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_545 = dis_ld_val | ~_GEN_521;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_546 = dis_ld_val | ~_GEN_522;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_547 = dis_ld_val | ~_GEN_523;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_548 = dis_ld_val | ~_GEN_524;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_549 = dis_ld_val | ~_GEN_525;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_550 = dis_ld_val | ~_GEN_526;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_551 = dis_ld_val | ~_GEN_527;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_552 = dis_ld_val | ~_GEN_528;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_553 = dis_ld_val | ~_GEN_529;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_554 = dis_ld_val | ~_GEN_530;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_555 = dis_ld_val | ~_GEN_531;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_556 = dis_ld_val | ~_GEN_532;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_557 = dis_ld_val | ~_GEN_533;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_558 = dis_ld_val | ~_GEN_534;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_559 = dis_ld_val | ~_GEN_535;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_560 = dis_ld_val | ~_GEN_536;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_561 = dis_ld_val | ~_GEN_537;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire [31:0]       _T_36 = 32'h1 << stq_tail;	// @[lsu.scala:217:29, :260:71, :336:72]
  wire [23:0]       _GEN_562 = {24{dis_st_val}} & _T_36[23:0] | _GEN_489;	// @[lsu.scala:260:33, :302:85, :336:{31,72}]
  wire              _GEN_563 = _T_35 == 5'h0;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_564 = _GEN_563 | _GEN_490;	// @[lsu.scala:209:16, :304:5, :305:44]
  wire              _GEN_565 = _T_35 == 5'h1;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_566 = _GEN_565 | _GEN_491;	// @[lsu.scala:209:16, :304:5, :305:44]
  wire              _GEN_567 = _T_35 == 5'h2;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_568 = _GEN_567 | _GEN_492;	// @[lsu.scala:209:16, :304:5, :305:44]
  wire              _GEN_569 = _T_35 == 5'h3;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_570 = _GEN_569 | _GEN_493;	// @[lsu.scala:209:16, :304:5, :305:44]
  wire              _GEN_571 = _T_35 == 5'h4;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_572 = _GEN_571 | _GEN_494;	// @[lsu.scala:209:16, :304:5, :305:44]
  wire              _GEN_573 = _T_35 == 5'h5;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_574 = _GEN_573 | _GEN_495;	// @[lsu.scala:209:16, :304:5, :305:44]
  wire              _GEN_575 = _T_35 == 5'h6;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_576 = _GEN_575 | _GEN_496;	// @[lsu.scala:209:16, :304:5, :305:44]
  wire              _GEN_577 = _T_35 == 5'h7;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_578 = _GEN_577 | _GEN_497;	// @[lsu.scala:209:16, :304:5, :305:44]
  wire              _GEN_579 = _T_35 == 5'h8;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_580 = _GEN_579 | _GEN_498;	// @[lsu.scala:209:16, :304:5, :305:44]
  wire              _GEN_581 = _T_35 == 5'h9;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_582 = _GEN_581 | _GEN_499;	// @[lsu.scala:209:16, :304:5, :305:44]
  wire              _GEN_583 = _T_35 == 5'hA;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_584 = _GEN_583 | _GEN_500;	// @[lsu.scala:209:16, :304:5, :305:44]
  wire              _GEN_585 = _T_35 == 5'hB;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_586 = _GEN_585 | _GEN_501;	// @[lsu.scala:209:16, :304:5, :305:44]
  wire              _GEN_587 = _T_35 == 5'hC;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_588 = _GEN_587 | _GEN_502;	// @[lsu.scala:209:16, :304:5, :305:44]
  wire              _GEN_589 = _T_35 == 5'hD;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_590 = _GEN_589 | _GEN_503;	// @[lsu.scala:209:16, :304:5, :305:44]
  wire              _GEN_591 = _T_35 == 5'hE;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_592 = _GEN_591 | _GEN_504;	// @[lsu.scala:209:16, :304:5, :305:44]
  wire              _GEN_593 = _T_35 == 5'hF;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_594 = _GEN_593 | _GEN_505;	// @[lsu.scala:209:16, :304:5, :305:44]
  wire              _GEN_595 = _T_35 == 5'h10;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_596 = _GEN_595 | _GEN_506;	// @[lsu.scala:209:16, :304:5, :305:44]
  wire              _GEN_597 = _T_35 == 5'h11;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_598 = _GEN_597 | _GEN_507;	// @[lsu.scala:209:16, :304:5, :305:44]
  wire              _GEN_599 = _T_35 == 5'h12;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_600 = _GEN_599 | _GEN_508;	// @[lsu.scala:209:16, :304:5, :305:44]
  wire              _GEN_601 = _T_35 == 5'h13;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_602 = _GEN_601 | _GEN_509;	// @[lsu.scala:209:16, :304:5, :305:44]
  wire              _GEN_603 = _T_35 == 5'h14;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_604 = _GEN_603 | _GEN_510;	// @[lsu.scala:209:16, :304:5, :305:44]
  wire              _GEN_605 = _T_35 == 5'h15;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_606 = _GEN_605 | _GEN_511;	// @[lsu.scala:209:16, :304:5, :305:44]
  wire              _GEN_607 = _T_35 == 5'h16;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_608 = _GEN_607 | _GEN_512;	// @[lsu.scala:209:16, :304:5, :305:44]
  wire              _GEN_609 = _T_35 == 5'h17;	// @[lsu.scala:305:44, :333:21, util.scala:205:25]
  wire              _GEN_610 = _GEN_609 | _GEN_513;	// @[lsu.scala:209:16, :304:5, :305:44]
  wire              _GEN_611 = dis_ld_val_1 & _GEN_563;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_612 = dis_ld_val_1 & _GEN_565;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_613 = dis_ld_val_1 & _GEN_567;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_614 = dis_ld_val_1 & _GEN_569;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_615 = dis_ld_val_1 & _GEN_571;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_616 = dis_ld_val_1 & _GEN_573;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_617 = dis_ld_val_1 & _GEN_575;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_618 = dis_ld_val_1 & _GEN_577;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_619 = dis_ld_val_1 & _GEN_579;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_620 = dis_ld_val_1 & _GEN_581;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_621 = dis_ld_val_1 & _GEN_583;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_622 = dis_ld_val_1 & _GEN_585;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_623 = dis_ld_val_1 & _GEN_587;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_624 = dis_ld_val_1 & _GEN_589;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_625 = dis_ld_val_1 & _GEN_591;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_626 = dis_ld_val_1 & _GEN_593;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_627 = dis_ld_val_1 & _GEN_595;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_628 = dis_ld_val_1 & _GEN_597;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_629 = dis_ld_val_1 & _GEN_599;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_630 = dis_ld_val_1 & _GEN_601;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_631 = dis_ld_val_1 & _GEN_603;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_632 = dis_ld_val_1 & _GEN_605;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_633 = dis_ld_val_1 & _GEN_607;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_634 = dis_ld_val_1 & _GEN_609;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_635 = dis_st_val_1 & _T_42 == 5'h0;	// @[lsu.scala:302:85, :304:5, :321:5, :322:39, :338:21]
  wire              _GEN_636 = dis_st_val_1 & _T_42 == 5'h1;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_637 = dis_st_val_1 & _T_42 == 5'h2;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_638 = dis_st_val_1 & _T_42 == 5'h3;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_639 = dis_st_val_1 & _T_42 == 5'h4;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_640 = dis_st_val_1 & _T_42 == 5'h5;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_641 = dis_st_val_1 & _T_42 == 5'h6;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_642 = dis_st_val_1 & _T_42 == 5'h7;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_643 = dis_st_val_1 & _T_42 == 5'h8;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_644 = dis_st_val_1 & _T_42 == 5'h9;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_645 = dis_st_val_1 & _T_42 == 5'hA;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_646 = dis_st_val_1 & _T_42 == 5'hB;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_647 = dis_st_val_1 & _T_42 == 5'hC;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_648 = dis_st_val_1 & _T_42 == 5'hD;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_649 = dis_st_val_1 & _T_42 == 5'hE;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_650 = dis_st_val_1 & _T_42 == 5'hF;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_651 = dis_st_val_1 & _T_42 == 5'h10;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_652 = dis_st_val_1 & _T_42 == 5'h11;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_653 = dis_st_val_1 & _T_42 == 5'h12;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_654 = dis_st_val_1 & _T_42 == 5'h13;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_655 = dis_st_val_1 & _T_42 == 5'h14;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_656 = dis_st_val_1 & _T_42 == 5'h15;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_657 = dis_st_val_1 & _T_42 == 5'h16;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_658 = dis_st_val_1 & _T_42 == 5'h17;	// @[lsu.scala:302:85, :304:5, :321:5, :322:39, :338:21, util.scala:205:25]
  wire              _GEN_659 = dis_ld_val_1 | ~_GEN_635;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_660 = dis_ld_val_1 | ~_GEN_636;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_661 = dis_ld_val_1 | ~_GEN_637;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_662 = dis_ld_val_1 | ~_GEN_638;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_663 = dis_ld_val_1 | ~_GEN_639;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_664 = dis_ld_val_1 | ~_GEN_640;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_665 = dis_ld_val_1 | ~_GEN_641;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_666 = dis_ld_val_1 | ~_GEN_642;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_667 = dis_ld_val_1 | ~_GEN_643;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_668 = dis_ld_val_1 | ~_GEN_644;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_669 = dis_ld_val_1 | ~_GEN_645;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_670 = dis_ld_val_1 | ~_GEN_646;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_671 = dis_ld_val_1 | ~_GEN_647;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_672 = dis_ld_val_1 | ~_GEN_648;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_673 = dis_ld_val_1 | ~_GEN_649;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_674 = dis_ld_val_1 | ~_GEN_650;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_675 = dis_ld_val_1 | ~_GEN_651;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_676 = dis_ld_val_1 | ~_GEN_652;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_677 = dis_ld_val_1 | ~_GEN_653;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_678 = dis_ld_val_1 | ~_GEN_654;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_679 = dis_ld_val_1 | ~_GEN_655;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_680 = dis_ld_val_1 | ~_GEN_656;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_681 = dis_ld_val_1 | ~_GEN_657;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_682 = dis_ld_val_1 | ~_GEN_658;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire [31:0]       _T_76 = 32'h1 << _T_42;	// @[lsu.scala:260:71, :336:72, :338:21]
  wire [23:0]       _GEN_683 = {24{dis_st_val_1}} & _T_76[23:0] | _GEN_562;	// @[lsu.scala:302:85, :336:{31,72}]
  wire              _GEN_684 = dis_ld_val_2 & _T_75 == 5'h0;	// @[lsu.scala:301:85, :304:5, :305:44, :333:21]
  wire              _GEN_685 = _GEN_684 | (dis_ld_val_1 ? _GEN_564 | ldq_0_valid : _GEN_490 | ldq_0_valid);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44]
  wire              _GEN_686 = dis_ld_val_2 & _T_75 == 5'h1;	// @[lsu.scala:301:85, :304:5, :305:44, :333:21]
  wire              _GEN_687 = _GEN_686 | (dis_ld_val_1 ? _GEN_566 | ldq_1_valid : _GEN_491 | ldq_1_valid);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44]
  wire              _GEN_688 = dis_ld_val_2 & _T_75 == 5'h2;	// @[lsu.scala:301:85, :304:5, :305:44, :333:21]
  wire              _GEN_689 = _GEN_688 | (dis_ld_val_1 ? _GEN_568 | ldq_2_valid : _GEN_492 | ldq_2_valid);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44]
  wire              _GEN_690 = dis_ld_val_2 & _T_75 == 5'h3;	// @[lsu.scala:301:85, :304:5, :305:44, :333:21]
  wire              _GEN_691 = _GEN_690 | (dis_ld_val_1 ? _GEN_570 | ldq_3_valid : _GEN_493 | ldq_3_valid);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44]
  wire              _GEN_692 = dis_ld_val_2 & _T_75 == 5'h4;	// @[lsu.scala:301:85, :304:5, :305:44, :333:21]
  wire              _GEN_693 = _GEN_692 | (dis_ld_val_1 ? _GEN_572 | ldq_4_valid : _GEN_494 | ldq_4_valid);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44]
  wire              _GEN_694 = dis_ld_val_2 & _T_75 == 5'h5;	// @[lsu.scala:301:85, :304:5, :305:44, :333:21]
  wire              _GEN_695 = _GEN_694 | (dis_ld_val_1 ? _GEN_574 | ldq_5_valid : _GEN_495 | ldq_5_valid);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44]
  wire              _GEN_696 = dis_ld_val_2 & _T_75 == 5'h6;	// @[lsu.scala:301:85, :304:5, :305:44, :333:21]
  wire              _GEN_697 = _GEN_696 | (dis_ld_val_1 ? _GEN_576 | ldq_6_valid : _GEN_496 | ldq_6_valid);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44]
  wire              _GEN_698 = dis_ld_val_2 & _T_75 == 5'h7;	// @[lsu.scala:301:85, :304:5, :305:44, :333:21]
  wire              _GEN_699 = _GEN_698 | (dis_ld_val_1 ? _GEN_578 | ldq_7_valid : _GEN_497 | ldq_7_valid);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44]
  wire              _GEN_700 = dis_ld_val_2 & _T_75 == 5'h8;	// @[lsu.scala:301:85, :304:5, :305:44, :333:21]
  wire              _GEN_701 = _GEN_700 | (dis_ld_val_1 ? _GEN_580 | ldq_8_valid : _GEN_498 | ldq_8_valid);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44]
  wire              _GEN_702 = dis_ld_val_2 & _T_75 == 5'h9;	// @[lsu.scala:301:85, :304:5, :305:44, :333:21]
  wire              _GEN_703 = _GEN_702 | (dis_ld_val_1 ? _GEN_582 | ldq_9_valid : _GEN_499 | ldq_9_valid);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44]
  wire              _GEN_704 = dis_ld_val_2 & _T_75 == 5'hA;	// @[lsu.scala:301:85, :304:5, :305:44, :333:21]
  wire              _GEN_705 = _GEN_704 | (dis_ld_val_1 ? _GEN_584 | ldq_10_valid : _GEN_500 | ldq_10_valid);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44]
  wire              _GEN_706 = dis_ld_val_2 & _T_75 == 5'hB;	// @[lsu.scala:301:85, :304:5, :305:44, :333:21]
  wire              _GEN_707 = _GEN_706 | (dis_ld_val_1 ? _GEN_586 | ldq_11_valid : _GEN_501 | ldq_11_valid);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44]
  wire              _GEN_708 = dis_ld_val_2 & _T_75 == 5'hC;	// @[lsu.scala:301:85, :304:5, :305:44, :333:21]
  wire              _GEN_709 = _GEN_708 | (dis_ld_val_1 ? _GEN_588 | ldq_12_valid : _GEN_502 | ldq_12_valid);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44]
  wire              _GEN_710 = dis_ld_val_2 & _T_75 == 5'hD;	// @[lsu.scala:301:85, :304:5, :305:44, :333:21]
  wire              _GEN_711 = _GEN_710 | (dis_ld_val_1 ? _GEN_590 | ldq_13_valid : _GEN_503 | ldq_13_valid);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44]
  wire              _GEN_712 = dis_ld_val_2 & _T_75 == 5'hE;	// @[lsu.scala:301:85, :304:5, :305:44, :333:21]
  wire              _GEN_713 = _GEN_712 | (dis_ld_val_1 ? _GEN_592 | ldq_14_valid : _GEN_504 | ldq_14_valid);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44]
  wire              _GEN_714 = dis_ld_val_2 & _T_75 == 5'hF;	// @[lsu.scala:301:85, :304:5, :305:44, :333:21]
  wire              _GEN_715 = _GEN_714 | (dis_ld_val_1 ? _GEN_594 | ldq_15_valid : _GEN_505 | ldq_15_valid);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44]
  wire              _GEN_716 = dis_ld_val_2 & _T_75 == 5'h10;	// @[lsu.scala:301:85, :304:5, :305:44, :333:21]
  wire              _GEN_717 = _GEN_716 | (dis_ld_val_1 ? _GEN_596 | ldq_16_valid : _GEN_506 | ldq_16_valid);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44]
  wire              _GEN_718 = dis_ld_val_2 & _T_75 == 5'h11;	// @[lsu.scala:301:85, :304:5, :305:44, :333:21]
  wire              _GEN_719 = _GEN_718 | (dis_ld_val_1 ? _GEN_598 | ldq_17_valid : _GEN_507 | ldq_17_valid);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44]
  wire              _GEN_720 = dis_ld_val_2 & _T_75 == 5'h12;	// @[lsu.scala:301:85, :304:5, :305:44, :333:21]
  wire              _GEN_721 = _GEN_720 | (dis_ld_val_1 ? _GEN_600 | ldq_18_valid : _GEN_508 | ldq_18_valid);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44]
  wire              _GEN_722 = dis_ld_val_2 & _T_75 == 5'h13;	// @[lsu.scala:301:85, :304:5, :305:44, :333:21]
  wire              _GEN_723 = _GEN_722 | (dis_ld_val_1 ? _GEN_602 | ldq_19_valid : _GEN_509 | ldq_19_valid);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44]
  wire              _GEN_724 = dis_ld_val_2 & _T_75 == 5'h14;	// @[lsu.scala:301:85, :304:5, :305:44, :333:21]
  wire              _GEN_725 = _GEN_724 | (dis_ld_val_1 ? _GEN_604 | ldq_20_valid : _GEN_510 | ldq_20_valid);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44]
  wire              _GEN_726 = dis_ld_val_2 & _T_75 == 5'h15;	// @[lsu.scala:301:85, :304:5, :305:44, :333:21]
  wire              _GEN_727 = _GEN_726 | (dis_ld_val_1 ? _GEN_606 | ldq_21_valid : _GEN_511 | ldq_21_valid);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44]
  wire              _GEN_728 = dis_ld_val_2 & _T_75 == 5'h16;	// @[lsu.scala:301:85, :304:5, :305:44, :333:21]
  wire              _GEN_729 = _GEN_728 | (dis_ld_val_1 ? _GEN_608 | ldq_22_valid : _GEN_512 | ldq_22_valid);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44]
  wire              _GEN_730 = dis_ld_val_2 & _T_75 == 5'h17;	// @[lsu.scala:301:85, :304:5, :305:44, :333:21, util.scala:205:25]
  wire              _GEN_731 = _GEN_730 | (dis_ld_val_1 ? _GEN_610 | ldq_23_valid : _GEN_513 | ldq_23_valid);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44]
  wire              _GEN_732 = _GEN_684 | _GEN_611 | _GEN_490;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44]
  wire              _GEN_733 = _GEN_686 | _GEN_612 | _GEN_491;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44]
  wire              _GEN_734 = _GEN_688 | _GEN_613 | _GEN_492;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44]
  wire              _GEN_735 = _GEN_690 | _GEN_614 | _GEN_493;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44]
  wire              _GEN_736 = _GEN_692 | _GEN_615 | _GEN_494;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44]
  wire              _GEN_737 = _GEN_694 | _GEN_616 | _GEN_495;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44]
  wire              _GEN_738 = _GEN_696 | _GEN_617 | _GEN_496;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44]
  wire              _GEN_739 = _GEN_698 | _GEN_618 | _GEN_497;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44]
  wire              _GEN_740 = _GEN_700 | _GEN_619 | _GEN_498;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44]
  wire              _GEN_741 = _GEN_702 | _GEN_620 | _GEN_499;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44]
  wire              _GEN_742 = _GEN_704 | _GEN_621 | _GEN_500;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44]
  wire              _GEN_743 = _GEN_706 | _GEN_622 | _GEN_501;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44]
  wire              _GEN_744 = _GEN_708 | _GEN_623 | _GEN_502;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44]
  wire              _GEN_745 = _GEN_710 | _GEN_624 | _GEN_503;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44]
  wire              _GEN_746 = _GEN_712 | _GEN_625 | _GEN_504;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44]
  wire              _GEN_747 = _GEN_714 | _GEN_626 | _GEN_505;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44]
  wire              _GEN_748 = _GEN_716 | _GEN_627 | _GEN_506;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44]
  wire              _GEN_749 = _GEN_718 | _GEN_628 | _GEN_507;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44]
  wire              _GEN_750 = _GEN_720 | _GEN_629 | _GEN_508;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44]
  wire              _GEN_751 = _GEN_722 | _GEN_630 | _GEN_509;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44]
  wire              _GEN_752 = _GEN_724 | _GEN_631 | _GEN_510;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44]
  wire              _GEN_753 = _GEN_726 | _GEN_632 | _GEN_511;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44]
  wire              _GEN_754 = _GEN_728 | _GEN_633 | _GEN_512;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44]
  wire              _GEN_755 = _GEN_730 | _GEN_634 | _GEN_513;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44]
  wire              _GEN_756 = ~_GEN_684 & (dis_ld_val_1 ? ~_GEN_564 & ldq_0_bits_order_fail : ~_GEN_490 & ldq_0_bits_order_fail);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_757 = ~_GEN_686 & (dis_ld_val_1 ? ~_GEN_566 & ldq_1_bits_order_fail : ~_GEN_491 & ldq_1_bits_order_fail);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_758 = ~_GEN_688 & (dis_ld_val_1 ? ~_GEN_568 & ldq_2_bits_order_fail : ~_GEN_492 & ldq_2_bits_order_fail);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_759 = ~_GEN_690 & (dis_ld_val_1 ? ~_GEN_570 & ldq_3_bits_order_fail : ~_GEN_493 & ldq_3_bits_order_fail);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_760 = ~_GEN_692 & (dis_ld_val_1 ? ~_GEN_572 & ldq_4_bits_order_fail : ~_GEN_494 & ldq_4_bits_order_fail);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_761 = ~_GEN_694 & (dis_ld_val_1 ? ~_GEN_574 & ldq_5_bits_order_fail : ~_GEN_495 & ldq_5_bits_order_fail);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_762 = ~_GEN_696 & (dis_ld_val_1 ? ~_GEN_576 & ldq_6_bits_order_fail : ~_GEN_496 & ldq_6_bits_order_fail);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_763 = ~_GEN_698 & (dis_ld_val_1 ? ~_GEN_578 & ldq_7_bits_order_fail : ~_GEN_497 & ldq_7_bits_order_fail);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_764 = ~_GEN_700 & (dis_ld_val_1 ? ~_GEN_580 & ldq_8_bits_order_fail : ~_GEN_498 & ldq_8_bits_order_fail);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_765 = ~_GEN_702 & (dis_ld_val_1 ? ~_GEN_582 & ldq_9_bits_order_fail : ~_GEN_499 & ldq_9_bits_order_fail);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_766 = ~_GEN_704 & (dis_ld_val_1 ? ~_GEN_584 & ldq_10_bits_order_fail : ~_GEN_500 & ldq_10_bits_order_fail);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_767 = ~_GEN_706 & (dis_ld_val_1 ? ~_GEN_586 & ldq_11_bits_order_fail : ~_GEN_501 & ldq_11_bits_order_fail);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_768 = ~_GEN_708 & (dis_ld_val_1 ? ~_GEN_588 & ldq_12_bits_order_fail : ~_GEN_502 & ldq_12_bits_order_fail);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_769 = ~_GEN_710 & (dis_ld_val_1 ? ~_GEN_590 & ldq_13_bits_order_fail : ~_GEN_503 & ldq_13_bits_order_fail);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_770 = ~_GEN_712 & (dis_ld_val_1 ? ~_GEN_592 & ldq_14_bits_order_fail : ~_GEN_504 & ldq_14_bits_order_fail);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_771 = ~_GEN_714 & (dis_ld_val_1 ? ~_GEN_594 & ldq_15_bits_order_fail : ~_GEN_505 & ldq_15_bits_order_fail);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_772 = ~_GEN_716 & (dis_ld_val_1 ? ~_GEN_596 & ldq_16_bits_order_fail : ~_GEN_506 & ldq_16_bits_order_fail);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_773 = ~_GEN_718 & (dis_ld_val_1 ? ~_GEN_598 & ldq_17_bits_order_fail : ~_GEN_507 & ldq_17_bits_order_fail);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_774 = ~_GEN_720 & (dis_ld_val_1 ? ~_GEN_600 & ldq_18_bits_order_fail : ~_GEN_508 & ldq_18_bits_order_fail);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_775 = ~_GEN_722 & (dis_ld_val_1 ? ~_GEN_602 & ldq_19_bits_order_fail : ~_GEN_509 & ldq_19_bits_order_fail);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_776 = ~_GEN_724 & (dis_ld_val_1 ? ~_GEN_604 & ldq_20_bits_order_fail : ~_GEN_510 & ldq_20_bits_order_fail);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_777 = ~_GEN_726 & (dis_ld_val_1 ? ~_GEN_606 & ldq_21_bits_order_fail : ~_GEN_511 & ldq_21_bits_order_fail);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_778 = ~_GEN_728 & (dis_ld_val_1 ? ~_GEN_608 & ldq_22_bits_order_fail : ~_GEN_512 & ldq_22_bits_order_fail);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_779 = ~_GEN_730 & (dis_ld_val_1 ? ~_GEN_610 & ldq_23_bits_order_fail : ~_GEN_513 & ldq_23_bits_order_fail);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_780 = dis_st_val_2 & _T_82 == 5'h0;	// @[lsu.scala:302:85, :304:5, :321:5, :322:39, :338:21]
  wire              _GEN_781 = ~dis_ld_val_2 & _GEN_780 | ~dis_ld_val_1 & _GEN_635 | ~dis_ld_val & _GEN_514 | stq_0_valid;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_782 = dis_st_val_2 & _T_82 == 5'h1;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_783 = ~dis_ld_val_2 & _GEN_782 | ~dis_ld_val_1 & _GEN_636 | ~dis_ld_val & _GEN_515 | stq_1_valid;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_784 = dis_st_val_2 & _T_82 == 5'h2;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_785 = ~dis_ld_val_2 & _GEN_784 | ~dis_ld_val_1 & _GEN_637 | ~dis_ld_val & _GEN_516 | stq_2_valid;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_786 = dis_st_val_2 & _T_82 == 5'h3;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_787 = ~dis_ld_val_2 & _GEN_786 | ~dis_ld_val_1 & _GEN_638 | ~dis_ld_val & _GEN_517 | stq_3_valid;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_788 = dis_st_val_2 & _T_82 == 5'h4;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_789 = ~dis_ld_val_2 & _GEN_788 | ~dis_ld_val_1 & _GEN_639 | ~dis_ld_val & _GEN_518 | stq_4_valid;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_790 = dis_st_val_2 & _T_82 == 5'h5;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_791 = ~dis_ld_val_2 & _GEN_790 | ~dis_ld_val_1 & _GEN_640 | ~dis_ld_val & _GEN_519 | stq_5_valid;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_792 = dis_st_val_2 & _T_82 == 5'h6;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_793 = ~dis_ld_val_2 & _GEN_792 | ~dis_ld_val_1 & _GEN_641 | ~dis_ld_val & _GEN_520 | stq_6_valid;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_794 = dis_st_val_2 & _T_82 == 5'h7;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_795 = ~dis_ld_val_2 & _GEN_794 | ~dis_ld_val_1 & _GEN_642 | ~dis_ld_val & _GEN_521 | stq_7_valid;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_796 = dis_st_val_2 & _T_82 == 5'h8;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_797 = ~dis_ld_val_2 & _GEN_796 | ~dis_ld_val_1 & _GEN_643 | ~dis_ld_val & _GEN_522 | stq_8_valid;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_798 = dis_st_val_2 & _T_82 == 5'h9;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_799 = ~dis_ld_val_2 & _GEN_798 | ~dis_ld_val_1 & _GEN_644 | ~dis_ld_val & _GEN_523 | stq_9_valid;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_800 = dis_st_val_2 & _T_82 == 5'hA;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_801 = ~dis_ld_val_2 & _GEN_800 | ~dis_ld_val_1 & _GEN_645 | ~dis_ld_val & _GEN_524 | stq_10_valid;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_802 = dis_st_val_2 & _T_82 == 5'hB;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_803 = ~dis_ld_val_2 & _GEN_802 | ~dis_ld_val_1 & _GEN_646 | ~dis_ld_val & _GEN_525 | stq_11_valid;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_804 = dis_st_val_2 & _T_82 == 5'hC;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_805 = ~dis_ld_val_2 & _GEN_804 | ~dis_ld_val_1 & _GEN_647 | ~dis_ld_val & _GEN_526 | stq_12_valid;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_806 = dis_st_val_2 & _T_82 == 5'hD;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_807 = ~dis_ld_val_2 & _GEN_806 | ~dis_ld_val_1 & _GEN_648 | ~dis_ld_val & _GEN_527 | stq_13_valid;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_808 = dis_st_val_2 & _T_82 == 5'hE;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_809 = ~dis_ld_val_2 & _GEN_808 | ~dis_ld_val_1 & _GEN_649 | ~dis_ld_val & _GEN_528 | stq_14_valid;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_810 = dis_st_val_2 & _T_82 == 5'hF;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_811 = ~dis_ld_val_2 & _GEN_810 | ~dis_ld_val_1 & _GEN_650 | ~dis_ld_val & _GEN_529 | stq_15_valid;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_812 = dis_st_val_2 & _T_82 == 5'h10;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_813 = ~dis_ld_val_2 & _GEN_812 | ~dis_ld_val_1 & _GEN_651 | ~dis_ld_val & _GEN_530 | stq_16_valid;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_814 = dis_st_val_2 & _T_82 == 5'h11;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_815 = ~dis_ld_val_2 & _GEN_814 | ~dis_ld_val_1 & _GEN_652 | ~dis_ld_val & _GEN_531 | stq_17_valid;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_816 = dis_st_val_2 & _T_82 == 5'h12;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_817 = ~dis_ld_val_2 & _GEN_816 | ~dis_ld_val_1 & _GEN_653 | ~dis_ld_val & _GEN_532 | stq_18_valid;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_818 = dis_st_val_2 & _T_82 == 5'h13;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_819 = ~dis_ld_val_2 & _GEN_818 | ~dis_ld_val_1 & _GEN_654 | ~dis_ld_val & _GEN_533 | stq_19_valid;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_820 = dis_st_val_2 & _T_82 == 5'h14;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_821 = ~dis_ld_val_2 & _GEN_820 | ~dis_ld_val_1 & _GEN_655 | ~dis_ld_val & _GEN_534 | stq_20_valid;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_822 = dis_st_val_2 & _T_82 == 5'h15;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_823 = ~dis_ld_val_2 & _GEN_822 | ~dis_ld_val_1 & _GEN_656 | ~dis_ld_val & _GEN_535 | stq_21_valid;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_824 = dis_st_val_2 & _T_82 == 5'h16;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_825 = ~dis_ld_val_2 & _GEN_824 | ~dis_ld_val_1 & _GEN_657 | ~dis_ld_val & _GEN_536 | stq_22_valid;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_826 = dis_st_val_2 & _T_82 == 5'h17;	// @[lsu.scala:302:85, :304:5, :321:5, :322:39, :338:21, util.scala:205:25]
  wire              _GEN_827 = ~dis_ld_val_2 & _GEN_826 | ~dis_ld_val_1 & _GEN_658 | ~dis_ld_val & _GEN_537 | stq_23_valid;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_828 = dis_ld_val_2 | ~_GEN_780;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_829 = dis_ld_val_2 | ~_GEN_782;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_830 = dis_ld_val_2 | ~_GEN_784;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_831 = dis_ld_val_2 | ~_GEN_786;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_832 = dis_ld_val_2 | ~_GEN_788;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_833 = dis_ld_val_2 | ~_GEN_790;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_834 = dis_ld_val_2 | ~_GEN_792;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_835 = dis_ld_val_2 | ~_GEN_794;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_836 = dis_ld_val_2 | ~_GEN_796;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_837 = dis_ld_val_2 | ~_GEN_798;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_838 = dis_ld_val_2 | ~_GEN_800;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_839 = dis_ld_val_2 | ~_GEN_802;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_840 = dis_ld_val_2 | ~_GEN_804;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_841 = dis_ld_val_2 | ~_GEN_806;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_842 = dis_ld_val_2 | ~_GEN_808;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_843 = dis_ld_val_2 | ~_GEN_810;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_844 = dis_ld_val_2 | ~_GEN_812;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_845 = dis_ld_val_2 | ~_GEN_814;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_846 = dis_ld_val_2 | ~_GEN_816;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_847 = dis_ld_val_2 | ~_GEN_818;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_848 = dis_ld_val_2 | ~_GEN_820;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_849 = dis_ld_val_2 | ~_GEN_822;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_850 = dis_ld_val_2 | ~_GEN_824;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_851 = dis_ld_val_2 | ~_GEN_826;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_852 = _GEN_828 & _GEN_659 & _GEN_538 & stq_0_bits_committed;	// @[lsu.scala:210:16, :304:5, :321:5]
  wire              _GEN_853 = _GEN_829 & _GEN_660 & _GEN_539 & stq_1_bits_committed;	// @[lsu.scala:210:16, :304:5, :321:5]
  wire              _GEN_854 = _GEN_830 & _GEN_661 & _GEN_540 & stq_2_bits_committed;	// @[lsu.scala:210:16, :304:5, :321:5]
  wire              _GEN_855 = _GEN_831 & _GEN_662 & _GEN_541 & stq_3_bits_committed;	// @[lsu.scala:210:16, :304:5, :321:5]
  wire              _GEN_856 = _GEN_832 & _GEN_663 & _GEN_542 & stq_4_bits_committed;	// @[lsu.scala:210:16, :304:5, :321:5]
  wire              _GEN_857 = _GEN_833 & _GEN_664 & _GEN_543 & stq_5_bits_committed;	// @[lsu.scala:210:16, :304:5, :321:5]
  wire              _GEN_858 = _GEN_834 & _GEN_665 & _GEN_544 & stq_6_bits_committed;	// @[lsu.scala:210:16, :304:5, :321:5]
  wire              _GEN_859 = _GEN_835 & _GEN_666 & _GEN_545 & stq_7_bits_committed;	// @[lsu.scala:210:16, :304:5, :321:5]
  wire              _GEN_860 = _GEN_836 & _GEN_667 & _GEN_546 & stq_8_bits_committed;	// @[lsu.scala:210:16, :304:5, :321:5]
  wire              _GEN_861 = _GEN_837 & _GEN_668 & _GEN_547 & stq_9_bits_committed;	// @[lsu.scala:210:16, :304:5, :321:5]
  wire              _GEN_862 = _GEN_838 & _GEN_669 & _GEN_548 & stq_10_bits_committed;	// @[lsu.scala:210:16, :304:5, :321:5]
  wire              _GEN_863 = _GEN_839 & _GEN_670 & _GEN_549 & stq_11_bits_committed;	// @[lsu.scala:210:16, :304:5, :321:5]
  wire              _GEN_864 = _GEN_840 & _GEN_671 & _GEN_550 & stq_12_bits_committed;	// @[lsu.scala:210:16, :304:5, :321:5]
  wire              _GEN_865 = _GEN_841 & _GEN_672 & _GEN_551 & stq_13_bits_committed;	// @[lsu.scala:210:16, :304:5, :321:5]
  wire              _GEN_866 = _GEN_842 & _GEN_673 & _GEN_552 & stq_14_bits_committed;	// @[lsu.scala:210:16, :304:5, :321:5]
  wire              _GEN_867 = _GEN_843 & _GEN_674 & _GEN_553 & stq_15_bits_committed;	// @[lsu.scala:210:16, :304:5, :321:5]
  wire              _GEN_868 = _GEN_844 & _GEN_675 & _GEN_554 & stq_16_bits_committed;	// @[lsu.scala:210:16, :304:5, :321:5]
  wire              _GEN_869 = _GEN_845 & _GEN_676 & _GEN_555 & stq_17_bits_committed;	// @[lsu.scala:210:16, :304:5, :321:5]
  wire              _GEN_870 = _GEN_846 & _GEN_677 & _GEN_556 & stq_18_bits_committed;	// @[lsu.scala:210:16, :304:5, :321:5]
  wire              _GEN_871 = _GEN_847 & _GEN_678 & _GEN_557 & stq_19_bits_committed;	// @[lsu.scala:210:16, :304:5, :321:5]
  wire              _GEN_872 = _GEN_848 & _GEN_679 & _GEN_558 & stq_20_bits_committed;	// @[lsu.scala:210:16, :304:5, :321:5]
  wire              _GEN_873 = _GEN_849 & _GEN_680 & _GEN_559 & stq_21_bits_committed;	// @[lsu.scala:210:16, :304:5, :321:5]
  wire              _GEN_874 = _GEN_850 & _GEN_681 & _GEN_560 & stq_22_bits_committed;	// @[lsu.scala:210:16, :304:5, :321:5]
  wire              _GEN_875 = _GEN_851 & _GEN_682 & _GEN_561 & stq_23_bits_committed;	// @[lsu.scala:210:16, :304:5, :321:5]
  wire [15:0]       stq_incoming_e_0_bits_uop_br_mask = _GEN_27[io_core_exe_0_req_bits_uop_stq_idx];	// @[lsu.scala:223:42, :264:49]
  wire              ldq_retry_idx_block = (will_fire_load_wakeup_0_will_fire ? _GEN_200 : will_fire_load_incoming_0_will_fire ? _GEN_224 : _GEN_249) | p1_block_load_mask_0;	// @[lsu.scala:397:36, :398:35, :417:36, :536:61, :569:37, :570:49, :571:46, :572:52, :573:43, :574:49]
  wire              _ldq_retry_idx_T_2 = ldq_0_bits_addr_valid & ldq_0_bits_addr_is_virtual & ~ldq_retry_idx_block;	// @[lsu.scala:209:16, :417:36, :418:{39,42}]
  wire              ldq_retry_idx_block_1 = (will_fire_load_wakeup_0_will_fire ? _GEN_201 : will_fire_load_incoming_0_will_fire ? _GEN_225 : _GEN_251) | p1_block_load_mask_1;	// @[lsu.scala:397:36, :398:35, :417:36, :536:61, :569:37, :570:49, :571:46, :572:52, :573:43, :574:49]
  wire              _ldq_retry_idx_T_5 = ldq_1_bits_addr_valid & ldq_1_bits_addr_is_virtual & ~ldq_retry_idx_block_1;	// @[lsu.scala:209:16, :417:36, :418:{39,42}]
  wire              ldq_retry_idx_block_2 = (will_fire_load_wakeup_0_will_fire ? _GEN_202 : will_fire_load_incoming_0_will_fire ? _GEN_226 : _GEN_253) | p1_block_load_mask_2;	// @[lsu.scala:397:36, :398:35, :417:36, :536:61, :569:37, :570:49, :571:46, :572:52, :573:43, :574:49]
  wire              _ldq_retry_idx_T_8 = ldq_2_bits_addr_valid & ldq_2_bits_addr_is_virtual & ~ldq_retry_idx_block_2;	// @[lsu.scala:209:16, :417:36, :418:{39,42}]
  wire              ldq_retry_idx_block_3 = (will_fire_load_wakeup_0_will_fire ? _GEN_203 : will_fire_load_incoming_0_will_fire ? _GEN_227 : _GEN_255) | p1_block_load_mask_3;	// @[lsu.scala:397:36, :398:35, :417:36, :536:61, :569:37, :570:49, :571:46, :572:52, :573:43, :574:49]
  wire              _ldq_retry_idx_T_11 = ldq_3_bits_addr_valid & ldq_3_bits_addr_is_virtual & ~ldq_retry_idx_block_3;	// @[lsu.scala:209:16, :417:36, :418:{39,42}]
  wire              ldq_retry_idx_block_4 = (will_fire_load_wakeup_0_will_fire ? _GEN_204 : will_fire_load_incoming_0_will_fire ? _GEN_228 : _GEN_257) | p1_block_load_mask_4;	// @[lsu.scala:397:36, :398:35, :417:36, :536:61, :569:37, :570:49, :571:46, :572:52, :573:43, :574:49]
  wire              _ldq_retry_idx_T_14 = ldq_4_bits_addr_valid & ldq_4_bits_addr_is_virtual & ~ldq_retry_idx_block_4;	// @[lsu.scala:209:16, :417:36, :418:{39,42}]
  wire              ldq_retry_idx_block_5 = (will_fire_load_wakeup_0_will_fire ? _GEN_205 : will_fire_load_incoming_0_will_fire ? _GEN_229 : _GEN_259) | p1_block_load_mask_5;	// @[lsu.scala:397:36, :398:35, :417:36, :536:61, :569:37, :570:49, :571:46, :572:52, :573:43, :574:49]
  wire              _ldq_retry_idx_T_17 = ldq_5_bits_addr_valid & ldq_5_bits_addr_is_virtual & ~ldq_retry_idx_block_5;	// @[lsu.scala:209:16, :417:36, :418:{39,42}]
  wire              ldq_retry_idx_block_6 = (will_fire_load_wakeup_0_will_fire ? _GEN_206 : will_fire_load_incoming_0_will_fire ? _GEN_230 : _GEN_261) | p1_block_load_mask_6;	// @[lsu.scala:397:36, :398:35, :417:36, :536:61, :569:37, :570:49, :571:46, :572:52, :573:43, :574:49]
  wire              _ldq_retry_idx_T_20 = ldq_6_bits_addr_valid & ldq_6_bits_addr_is_virtual & ~ldq_retry_idx_block_6;	// @[lsu.scala:209:16, :417:36, :418:{39,42}]
  wire              ldq_retry_idx_block_7 = (will_fire_load_wakeup_0_will_fire ? _GEN_207 : will_fire_load_incoming_0_will_fire ? _GEN_231 : _GEN_263) | p1_block_load_mask_7;	// @[lsu.scala:397:36, :398:35, :417:36, :536:61, :569:37, :570:49, :571:46, :572:52, :573:43, :574:49]
  wire              _ldq_retry_idx_T_23 = ldq_7_bits_addr_valid & ldq_7_bits_addr_is_virtual & ~ldq_retry_idx_block_7;	// @[lsu.scala:209:16, :417:36, :418:{39,42}]
  wire              ldq_retry_idx_block_8 = (will_fire_load_wakeup_0_will_fire ? _GEN_208 : will_fire_load_incoming_0_will_fire ? _GEN_232 : _GEN_265) | p1_block_load_mask_8;	// @[lsu.scala:397:36, :398:35, :417:36, :536:61, :569:37, :570:49, :571:46, :572:52, :573:43, :574:49]
  wire              _ldq_retry_idx_T_26 = ldq_8_bits_addr_valid & ldq_8_bits_addr_is_virtual & ~ldq_retry_idx_block_8;	// @[lsu.scala:209:16, :417:36, :418:{39,42}]
  wire              ldq_retry_idx_block_9 = (will_fire_load_wakeup_0_will_fire ? _GEN_209 : will_fire_load_incoming_0_will_fire ? _GEN_233 : _GEN_267) | p1_block_load_mask_9;	// @[lsu.scala:397:36, :398:35, :417:36, :536:61, :569:37, :570:49, :571:46, :572:52, :573:43, :574:49]
  wire              _ldq_retry_idx_T_29 = ldq_9_bits_addr_valid & ldq_9_bits_addr_is_virtual & ~ldq_retry_idx_block_9;	// @[lsu.scala:209:16, :417:36, :418:{39,42}]
  wire              ldq_retry_idx_block_10 = (will_fire_load_wakeup_0_will_fire ? _GEN_210 : will_fire_load_incoming_0_will_fire ? _GEN_234 : _GEN_269) | p1_block_load_mask_10;	// @[lsu.scala:397:36, :398:35, :417:36, :536:61, :569:37, :570:49, :571:46, :572:52, :573:43, :574:49]
  wire              _ldq_retry_idx_T_32 = ldq_10_bits_addr_valid & ldq_10_bits_addr_is_virtual & ~ldq_retry_idx_block_10;	// @[lsu.scala:209:16, :417:36, :418:{39,42}]
  wire              ldq_retry_idx_block_11 = (will_fire_load_wakeup_0_will_fire ? _GEN_211 : will_fire_load_incoming_0_will_fire ? _GEN_235 : _GEN_271) | p1_block_load_mask_11;	// @[lsu.scala:397:36, :398:35, :417:36, :536:61, :569:37, :570:49, :571:46, :572:52, :573:43, :574:49]
  wire              _ldq_retry_idx_T_35 = ldq_11_bits_addr_valid & ldq_11_bits_addr_is_virtual & ~ldq_retry_idx_block_11;	// @[lsu.scala:209:16, :417:36, :418:{39,42}]
  wire              ldq_retry_idx_block_12 = (will_fire_load_wakeup_0_will_fire ? _GEN_212 : will_fire_load_incoming_0_will_fire ? _GEN_236 : _GEN_273) | p1_block_load_mask_12;	// @[lsu.scala:397:36, :398:35, :417:36, :536:61, :569:37, :570:49, :571:46, :572:52, :573:43, :574:49]
  wire              _ldq_retry_idx_T_38 = ldq_12_bits_addr_valid & ldq_12_bits_addr_is_virtual & ~ldq_retry_idx_block_12;	// @[lsu.scala:209:16, :417:36, :418:{39,42}]
  wire              ldq_retry_idx_block_13 = (will_fire_load_wakeup_0_will_fire ? _GEN_213 : will_fire_load_incoming_0_will_fire ? _GEN_237 : _GEN_275) | p1_block_load_mask_13;	// @[lsu.scala:397:36, :398:35, :417:36, :536:61, :569:37, :570:49, :571:46, :572:52, :573:43, :574:49]
  wire              _ldq_retry_idx_T_41 = ldq_13_bits_addr_valid & ldq_13_bits_addr_is_virtual & ~ldq_retry_idx_block_13;	// @[lsu.scala:209:16, :417:36, :418:{39,42}]
  wire              ldq_retry_idx_block_14 = (will_fire_load_wakeup_0_will_fire ? _GEN_214 : will_fire_load_incoming_0_will_fire ? _GEN_238 : _GEN_277) | p1_block_load_mask_14;	// @[lsu.scala:397:36, :398:35, :417:36, :536:61, :569:37, :570:49, :571:46, :572:52, :573:43, :574:49]
  wire              _ldq_retry_idx_T_44 = ldq_14_bits_addr_valid & ldq_14_bits_addr_is_virtual & ~ldq_retry_idx_block_14;	// @[lsu.scala:209:16, :417:36, :418:{39,42}]
  wire              ldq_retry_idx_block_15 = (will_fire_load_wakeup_0_will_fire ? _GEN_215 : will_fire_load_incoming_0_will_fire ? _GEN_239 : _GEN_279) | p1_block_load_mask_15;	// @[lsu.scala:397:36, :398:35, :417:36, :536:61, :569:37, :570:49, :571:46, :572:52, :573:43, :574:49]
  wire              _ldq_retry_idx_T_47 = ldq_15_bits_addr_valid & ldq_15_bits_addr_is_virtual & ~ldq_retry_idx_block_15;	// @[lsu.scala:209:16, :417:36, :418:{39,42}]
  wire              ldq_retry_idx_block_16 = (will_fire_load_wakeup_0_will_fire ? _GEN_216 : will_fire_load_incoming_0_will_fire ? _GEN_240 : _GEN_281) | p1_block_load_mask_16;	// @[lsu.scala:397:36, :398:35, :417:36, :536:61, :569:37, :570:49, :571:46, :572:52, :573:43, :574:49]
  wire              _ldq_retry_idx_T_50 = ldq_16_bits_addr_valid & ldq_16_bits_addr_is_virtual & ~ldq_retry_idx_block_16;	// @[lsu.scala:209:16, :417:36, :418:{39,42}]
  wire              ldq_retry_idx_block_17 = (will_fire_load_wakeup_0_will_fire ? _GEN_217 : will_fire_load_incoming_0_will_fire ? _GEN_241 : _GEN_283) | p1_block_load_mask_17;	// @[lsu.scala:397:36, :398:35, :417:36, :536:61, :569:37, :570:49, :571:46, :572:52, :573:43, :574:49]
  wire              _ldq_retry_idx_T_53 = ldq_17_bits_addr_valid & ldq_17_bits_addr_is_virtual & ~ldq_retry_idx_block_17;	// @[lsu.scala:209:16, :417:36, :418:{39,42}]
  wire              ldq_retry_idx_block_18 = (will_fire_load_wakeup_0_will_fire ? _GEN_218 : will_fire_load_incoming_0_will_fire ? _GEN_242 : _GEN_285) | p1_block_load_mask_18;	// @[lsu.scala:397:36, :398:35, :417:36, :536:61, :569:37, :570:49, :571:46, :572:52, :573:43, :574:49]
  wire              _ldq_retry_idx_T_56 = ldq_18_bits_addr_valid & ldq_18_bits_addr_is_virtual & ~ldq_retry_idx_block_18;	// @[lsu.scala:209:16, :417:36, :418:{39,42}]
  wire              ldq_retry_idx_block_19 = (will_fire_load_wakeup_0_will_fire ? _GEN_219 : will_fire_load_incoming_0_will_fire ? _GEN_243 : _GEN_287) | p1_block_load_mask_19;	// @[lsu.scala:397:36, :398:35, :417:36, :536:61, :569:37, :570:49, :571:46, :572:52, :573:43, :574:49]
  wire              _ldq_retry_idx_T_59 = ldq_19_bits_addr_valid & ldq_19_bits_addr_is_virtual & ~ldq_retry_idx_block_19;	// @[lsu.scala:209:16, :417:36, :418:{39,42}]
  wire              ldq_retry_idx_block_20 = (will_fire_load_wakeup_0_will_fire ? _GEN_220 : will_fire_load_incoming_0_will_fire ? _GEN_244 : _GEN_289) | p1_block_load_mask_20;	// @[lsu.scala:397:36, :398:35, :417:36, :536:61, :569:37, :570:49, :571:46, :572:52, :573:43, :574:49]
  wire              _ldq_retry_idx_T_62 = ldq_20_bits_addr_valid & ldq_20_bits_addr_is_virtual & ~ldq_retry_idx_block_20;	// @[lsu.scala:209:16, :417:36, :418:{39,42}]
  wire              ldq_retry_idx_block_21 = (will_fire_load_wakeup_0_will_fire ? _GEN_221 : will_fire_load_incoming_0_will_fire ? _GEN_245 : _GEN_291) | p1_block_load_mask_21;	// @[lsu.scala:397:36, :398:35, :417:36, :536:61, :569:37, :570:49, :571:46, :572:52, :573:43, :574:49]
  wire              _ldq_retry_idx_T_65 = ldq_21_bits_addr_valid & ldq_21_bits_addr_is_virtual & ~ldq_retry_idx_block_21;	// @[lsu.scala:209:16, :417:36, :418:{39,42}]
  wire              ldq_retry_idx_block_22 = (will_fire_load_wakeup_0_will_fire ? _GEN_222 : will_fire_load_incoming_0_will_fire ? _GEN_246 : _GEN_293) | p1_block_load_mask_22;	// @[lsu.scala:397:36, :398:35, :417:36, :536:61, :569:37, :570:49, :571:46, :572:52, :573:43, :574:49]
  wire              _ldq_retry_idx_T_68 = ldq_22_bits_addr_valid & ldq_22_bits_addr_is_virtual & ~ldq_retry_idx_block_22;	// @[lsu.scala:209:16, :417:36, :418:{39,42}]
  wire              ldq_retry_idx_block_23 = (will_fire_load_wakeup_0_will_fire ? _GEN_223 : will_fire_load_incoming_0_will_fire ? _GEN_247 : _GEN_295) | p1_block_load_mask_23;	// @[lsu.scala:397:36, :398:35, :417:36, :536:61, :569:37, :570:49, :571:46, :572:52, :573:43, :574:49]
  wire              _temp_bits_T = ldq_head == 5'h0;	// @[lsu.scala:214:29, util.scala:351:72]
  wire              _temp_bits_T_2 = ldq_head < 5'h2;	// @[lsu.scala:214:29, :305:44, util.scala:351:72]
  wire              _temp_bits_T_4 = ldq_head < 5'h3;	// @[lsu.scala:214:29, :305:44, util.scala:351:72]
  wire              _temp_bits_T_6 = ldq_head < 5'h4;	// @[lsu.scala:214:29, :305:44, util.scala:351:72]
  wire              _temp_bits_T_8 = ldq_head < 5'h5;	// @[lsu.scala:214:29, :305:44, util.scala:351:72]
  wire              _temp_bits_T_10 = ldq_head < 5'h6;	// @[lsu.scala:214:29, :305:44, util.scala:351:72]
  wire              _temp_bits_T_12 = ldq_head < 5'h7;	// @[lsu.scala:214:29, :305:44, util.scala:351:72]
  wire              _temp_bits_T_14 = ldq_head < 5'h8;	// @[lsu.scala:214:29, :305:44, util.scala:351:72]
  wire              _temp_bits_T_16 = ldq_head < 5'h9;	// @[lsu.scala:214:29, :305:44, util.scala:351:72]
  wire              _temp_bits_T_18 = ldq_head < 5'hA;	// @[lsu.scala:214:29, :305:44, util.scala:351:72]
  wire              _temp_bits_T_20 = ldq_head < 5'hB;	// @[lsu.scala:214:29, :305:44, util.scala:351:72]
  wire              _temp_bits_T_22 = ldq_head < 5'hC;	// @[lsu.scala:214:29, :305:44, util.scala:351:72]
  wire              _temp_bits_T_24 = ldq_head < 5'hD;	// @[lsu.scala:214:29, :305:44, util.scala:351:72]
  wire              _temp_bits_T_26 = ldq_head < 5'hE;	// @[lsu.scala:214:29, :305:44, util.scala:351:72]
  wire              _temp_bits_T_28 = ldq_head < 5'hF;	// @[lsu.scala:214:29, :305:44, util.scala:351:72]
  wire              _temp_bits_T_32 = ldq_head < 5'h11;	// @[lsu.scala:214:29, :305:44, util.scala:351:72]
  wire              _temp_bits_T_34 = ldq_head < 5'h12;	// @[lsu.scala:214:29, :305:44, util.scala:351:72]
  wire              _temp_bits_T_36 = ldq_head < 5'h13;	// @[lsu.scala:214:29, :305:44, util.scala:351:72]
  wire              _temp_bits_T_38 = ldq_head < 5'h14;	// @[lsu.scala:214:29, :305:44, util.scala:351:72]
  wire              _temp_bits_T_40 = ldq_head < 5'h15;	// @[lsu.scala:214:29, :305:44, util.scala:351:72]
  wire              _temp_bits_T_42 = ldq_head < 5'h16;	// @[lsu.scala:214:29, :305:44, util.scala:351:72]
  wire              _temp_bits_T_44 = ldq_head < 5'h17;	// @[lsu.scala:214:29, util.scala:205:25, :351:72]
  wire              _temp_bits_T_46 = ldq_head[4:3] != 2'h3;	// @[lsu.scala:214:29, util.scala:351:72]
  wire              _stq_retry_idx_T = stq_0_bits_addr_valid & stq_0_bits_addr_is_virtual;	// @[lsu.scala:210:16, :424:18]
  wire              _stq_retry_idx_T_1 = stq_1_bits_addr_valid & stq_1_bits_addr_is_virtual;	// @[lsu.scala:210:16, :424:18]
  wire              _stq_retry_idx_T_2 = stq_2_bits_addr_valid & stq_2_bits_addr_is_virtual;	// @[lsu.scala:210:16, :424:18]
  wire              _stq_retry_idx_T_3 = stq_3_bits_addr_valid & stq_3_bits_addr_is_virtual;	// @[lsu.scala:210:16, :424:18]
  wire              _stq_retry_idx_T_4 = stq_4_bits_addr_valid & stq_4_bits_addr_is_virtual;	// @[lsu.scala:210:16, :424:18]
  wire              _stq_retry_idx_T_5 = stq_5_bits_addr_valid & stq_5_bits_addr_is_virtual;	// @[lsu.scala:210:16, :424:18]
  wire              _stq_retry_idx_T_6 = stq_6_bits_addr_valid & stq_6_bits_addr_is_virtual;	// @[lsu.scala:210:16, :424:18]
  wire              _stq_retry_idx_T_7 = stq_7_bits_addr_valid & stq_7_bits_addr_is_virtual;	// @[lsu.scala:210:16, :424:18]
  wire              _stq_retry_idx_T_8 = stq_8_bits_addr_valid & stq_8_bits_addr_is_virtual;	// @[lsu.scala:210:16, :424:18]
  wire              _stq_retry_idx_T_9 = stq_9_bits_addr_valid & stq_9_bits_addr_is_virtual;	// @[lsu.scala:210:16, :424:18]
  wire              _stq_retry_idx_T_10 = stq_10_bits_addr_valid & stq_10_bits_addr_is_virtual;	// @[lsu.scala:210:16, :424:18]
  wire              _stq_retry_idx_T_11 = stq_11_bits_addr_valid & stq_11_bits_addr_is_virtual;	// @[lsu.scala:210:16, :424:18]
  wire              _stq_retry_idx_T_12 = stq_12_bits_addr_valid & stq_12_bits_addr_is_virtual;	// @[lsu.scala:210:16, :424:18]
  wire              _stq_retry_idx_T_13 = stq_13_bits_addr_valid & stq_13_bits_addr_is_virtual;	// @[lsu.scala:210:16, :424:18]
  wire              _stq_retry_idx_T_14 = stq_14_bits_addr_valid & stq_14_bits_addr_is_virtual;	// @[lsu.scala:210:16, :424:18]
  wire              _stq_retry_idx_T_15 = stq_15_bits_addr_valid & stq_15_bits_addr_is_virtual;	// @[lsu.scala:210:16, :424:18]
  wire              _stq_retry_idx_T_16 = stq_16_bits_addr_valid & stq_16_bits_addr_is_virtual;	// @[lsu.scala:210:16, :424:18]
  wire              _stq_retry_idx_T_17 = stq_17_bits_addr_valid & stq_17_bits_addr_is_virtual;	// @[lsu.scala:210:16, :424:18]
  wire              _stq_retry_idx_T_18 = stq_18_bits_addr_valid & stq_18_bits_addr_is_virtual;	// @[lsu.scala:210:16, :424:18]
  wire              _stq_retry_idx_T_19 = stq_19_bits_addr_valid & stq_19_bits_addr_is_virtual;	// @[lsu.scala:210:16, :424:18]
  wire              _stq_retry_idx_T_20 = stq_20_bits_addr_valid & stq_20_bits_addr_is_virtual;	// @[lsu.scala:210:16, :424:18]
  wire              _stq_retry_idx_T_21 = stq_21_bits_addr_valid & stq_21_bits_addr_is_virtual;	// @[lsu.scala:210:16, :424:18]
  wire              _stq_retry_idx_T_22 = stq_22_bits_addr_valid & stq_22_bits_addr_is_virtual;	// @[lsu.scala:210:16, :424:18]
  wire              _ldq_wakeup_idx_T_7 = ldq_0_bits_addr_valid & ~ldq_0_bits_executed & ~ldq_0_bits_succeeded & ~ldq_0_bits_addr_is_virtual & ~ldq_retry_idx_block;	// @[lsu.scala:209:16, :417:36, :433:{21,36,52,71,74}]
  wire              _ldq_wakeup_idx_T_15 = ldq_1_bits_addr_valid & ~ldq_1_bits_executed & ~ldq_1_bits_succeeded & ~ldq_1_bits_addr_is_virtual & ~ldq_retry_idx_block_1;	// @[lsu.scala:209:16, :417:36, :433:{21,36,52,71,74}]
  wire              _ldq_wakeup_idx_T_23 = ldq_2_bits_addr_valid & ~ldq_2_bits_executed & ~ldq_2_bits_succeeded & ~ldq_2_bits_addr_is_virtual & ~ldq_retry_idx_block_2;	// @[lsu.scala:209:16, :417:36, :433:{21,36,52,71,74}]
  wire              _ldq_wakeup_idx_T_31 = ldq_3_bits_addr_valid & ~ldq_3_bits_executed & ~ldq_3_bits_succeeded & ~ldq_3_bits_addr_is_virtual & ~ldq_retry_idx_block_3;	// @[lsu.scala:209:16, :417:36, :433:{21,36,52,71,74}]
  wire              _ldq_wakeup_idx_T_39 = ldq_4_bits_addr_valid & ~ldq_4_bits_executed & ~ldq_4_bits_succeeded & ~ldq_4_bits_addr_is_virtual & ~ldq_retry_idx_block_4;	// @[lsu.scala:209:16, :417:36, :433:{21,36,52,71,74}]
  wire              _ldq_wakeup_idx_T_47 = ldq_5_bits_addr_valid & ~ldq_5_bits_executed & ~ldq_5_bits_succeeded & ~ldq_5_bits_addr_is_virtual & ~ldq_retry_idx_block_5;	// @[lsu.scala:209:16, :417:36, :433:{21,36,52,71,74}]
  wire              _ldq_wakeup_idx_T_55 = ldq_6_bits_addr_valid & ~ldq_6_bits_executed & ~ldq_6_bits_succeeded & ~ldq_6_bits_addr_is_virtual & ~ldq_retry_idx_block_6;	// @[lsu.scala:209:16, :417:36, :433:{21,36,52,71,74}]
  wire              _ldq_wakeup_idx_T_63 = ldq_7_bits_addr_valid & ~ldq_7_bits_executed & ~ldq_7_bits_succeeded & ~ldq_7_bits_addr_is_virtual & ~ldq_retry_idx_block_7;	// @[lsu.scala:209:16, :417:36, :433:{21,36,52,71,74}]
  wire              _ldq_wakeup_idx_T_71 = ldq_8_bits_addr_valid & ~ldq_8_bits_executed & ~ldq_8_bits_succeeded & ~ldq_8_bits_addr_is_virtual & ~ldq_retry_idx_block_8;	// @[lsu.scala:209:16, :417:36, :433:{21,36,52,71,74}]
  wire              _ldq_wakeup_idx_T_79 = ldq_9_bits_addr_valid & ~ldq_9_bits_executed & ~ldq_9_bits_succeeded & ~ldq_9_bits_addr_is_virtual & ~ldq_retry_idx_block_9;	// @[lsu.scala:209:16, :417:36, :433:{21,36,52,71,74}]
  wire              _ldq_wakeup_idx_T_87 = ldq_10_bits_addr_valid & ~ldq_10_bits_executed & ~ldq_10_bits_succeeded & ~ldq_10_bits_addr_is_virtual & ~ldq_retry_idx_block_10;	// @[lsu.scala:209:16, :417:36, :433:{21,36,52,71,74}]
  wire              _ldq_wakeup_idx_T_95 = ldq_11_bits_addr_valid & ~ldq_11_bits_executed & ~ldq_11_bits_succeeded & ~ldq_11_bits_addr_is_virtual & ~ldq_retry_idx_block_11;	// @[lsu.scala:209:16, :417:36, :433:{21,36,52,71,74}]
  wire              _ldq_wakeup_idx_T_103 = ldq_12_bits_addr_valid & ~ldq_12_bits_executed & ~ldq_12_bits_succeeded & ~ldq_12_bits_addr_is_virtual & ~ldq_retry_idx_block_12;	// @[lsu.scala:209:16, :417:36, :433:{21,36,52,71,74}]
  wire              _ldq_wakeup_idx_T_111 = ldq_13_bits_addr_valid & ~ldq_13_bits_executed & ~ldq_13_bits_succeeded & ~ldq_13_bits_addr_is_virtual & ~ldq_retry_idx_block_13;	// @[lsu.scala:209:16, :417:36, :433:{21,36,52,71,74}]
  wire              _ldq_wakeup_idx_T_119 = ldq_14_bits_addr_valid & ~ldq_14_bits_executed & ~ldq_14_bits_succeeded & ~ldq_14_bits_addr_is_virtual & ~ldq_retry_idx_block_14;	// @[lsu.scala:209:16, :417:36, :433:{21,36,52,71,74}]
  wire              _ldq_wakeup_idx_T_127 = ldq_15_bits_addr_valid & ~ldq_15_bits_executed & ~ldq_15_bits_succeeded & ~ldq_15_bits_addr_is_virtual & ~ldq_retry_idx_block_15;	// @[lsu.scala:209:16, :417:36, :433:{21,36,52,71,74}]
  wire              _ldq_wakeup_idx_T_135 = ldq_16_bits_addr_valid & ~ldq_16_bits_executed & ~ldq_16_bits_succeeded & ~ldq_16_bits_addr_is_virtual & ~ldq_retry_idx_block_16;	// @[lsu.scala:209:16, :417:36, :433:{21,36,52,71,74}]
  wire              _ldq_wakeup_idx_T_143 = ldq_17_bits_addr_valid & ~ldq_17_bits_executed & ~ldq_17_bits_succeeded & ~ldq_17_bits_addr_is_virtual & ~ldq_retry_idx_block_17;	// @[lsu.scala:209:16, :417:36, :433:{21,36,52,71,74}]
  wire              _ldq_wakeup_idx_T_151 = ldq_18_bits_addr_valid & ~ldq_18_bits_executed & ~ldq_18_bits_succeeded & ~ldq_18_bits_addr_is_virtual & ~ldq_retry_idx_block_18;	// @[lsu.scala:209:16, :417:36, :433:{21,36,52,71,74}]
  wire              _ldq_wakeup_idx_T_159 = ldq_19_bits_addr_valid & ~ldq_19_bits_executed & ~ldq_19_bits_succeeded & ~ldq_19_bits_addr_is_virtual & ~ldq_retry_idx_block_19;	// @[lsu.scala:209:16, :417:36, :433:{21,36,52,71,74}]
  wire              _ldq_wakeup_idx_T_167 = ldq_20_bits_addr_valid & ~ldq_20_bits_executed & ~ldq_20_bits_succeeded & ~ldq_20_bits_addr_is_virtual & ~ldq_retry_idx_block_20;	// @[lsu.scala:209:16, :417:36, :433:{21,36,52,71,74}]
  wire              _ldq_wakeup_idx_T_175 = ldq_21_bits_addr_valid & ~ldq_21_bits_executed & ~ldq_21_bits_succeeded & ~ldq_21_bits_addr_is_virtual & ~ldq_retry_idx_block_21;	// @[lsu.scala:209:16, :417:36, :433:{21,36,52,71,74}]
  wire              _ldq_wakeup_idx_T_183 = ldq_22_bits_addr_valid & ~ldq_22_bits_executed & ~ldq_22_bits_succeeded & ~ldq_22_bits_addr_is_virtual & ~ldq_retry_idx_block_22;	// @[lsu.scala:209:16, :417:36, :433:{21,36,52,71,74}]
  wire              ma_ld_0 = will_fire_load_incoming_0_will_fire & io_core_exe_0_req_bits_mxcpt_valid;	// @[lsu.scala:536:61, :661:56]
  wire              ma_st_0 = _stq_idx_T & io_core_exe_0_req_bits_mxcpt_valid;	// @[lsu.scala:662:{56,87}]
  wire              pf_ld_0 = ~_will_fire_store_commit_0_T_2 & _dtlb_io_resp_0_pf_ld & _mem_xcpt_uops_WIRE_0_uses_ldq;	// @[lsu.scala:248:20, :538:31, :576:25, :597:24, :663:75]
  wire              pf_st_0 = ~_will_fire_store_commit_0_T_2 & _dtlb_io_resp_0_pf_st & _mem_xcpt_uops_WIRE_0_uses_stq;	// @[lsu.scala:248:20, :538:31, :576:25, :597:24, :664:75]
  wire              ae_ld_0 = ~_will_fire_store_commit_0_T_2 & _dtlb_io_resp_0_ae_ld & _mem_xcpt_uops_WIRE_0_uses_ldq;	// @[lsu.scala:248:20, :538:31, :576:25, :597:24, :665:75]
  wire              dmem_req_fire_0 = dmem_req_0_valid & io_dmem_req_ready;	// @[lsu.scala:754:55, :768:39, :769:30, :775:43]
  wire [4:0]        ldq_idx = will_fire_load_incoming_0_will_fire ? io_core_exe_0_req_bits_uop_ldq_idx : ldq_retry_idx;	// @[lsu.scala:415:30, :536:61, :839:24]
  wire              _GEN_876 = _T_221 & ldq_idx == 5'h0;	// @[lsu.scala:304:5, :837:38, :838:5, :839:24, :840:45]
  wire              _GEN_877 = _GEN_876 | ~_GEN_684 & (dis_ld_val_1 ? ~_GEN_564 & ldq_0_bits_addr_valid : ~_GEN_490 & ldq_0_bits_addr_valid);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :838:5, :840:45]
  wire              _GEN_878 = _T_221 & ldq_idx == 5'h1;	// @[lsu.scala:304:5, :305:44, :837:38, :838:5, :839:24, :840:45]
  wire              _GEN_879 = _GEN_878 | ~_GEN_686 & (dis_ld_val_1 ? ~_GEN_566 & ldq_1_bits_addr_valid : ~_GEN_491 & ldq_1_bits_addr_valid);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :838:5, :840:45]
  wire              _GEN_880 = _T_221 & ldq_idx == 5'h2;	// @[lsu.scala:304:5, :305:44, :837:38, :838:5, :839:24, :840:45]
  wire              _GEN_881 = _GEN_880 | ~_GEN_688 & (dis_ld_val_1 ? ~_GEN_568 & ldq_2_bits_addr_valid : ~_GEN_492 & ldq_2_bits_addr_valid);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :838:5, :840:45]
  wire              _GEN_882 = _T_221 & ldq_idx == 5'h3;	// @[lsu.scala:304:5, :305:44, :837:38, :838:5, :839:24, :840:45]
  wire              _GEN_883 = _GEN_882 | ~_GEN_690 & (dis_ld_val_1 ? ~_GEN_570 & ldq_3_bits_addr_valid : ~_GEN_493 & ldq_3_bits_addr_valid);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :838:5, :840:45]
  wire              _GEN_884 = _T_221 & ldq_idx == 5'h4;	// @[lsu.scala:304:5, :305:44, :837:38, :838:5, :839:24, :840:45]
  wire              _GEN_885 = _GEN_884 | ~_GEN_692 & (dis_ld_val_1 ? ~_GEN_572 & ldq_4_bits_addr_valid : ~_GEN_494 & ldq_4_bits_addr_valid);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :838:5, :840:45]
  wire              _GEN_886 = _T_221 & ldq_idx == 5'h5;	// @[lsu.scala:304:5, :305:44, :837:38, :838:5, :839:24, :840:45]
  wire              _GEN_887 = _GEN_886 | ~_GEN_694 & (dis_ld_val_1 ? ~_GEN_574 & ldq_5_bits_addr_valid : ~_GEN_495 & ldq_5_bits_addr_valid);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :838:5, :840:45]
  wire              _GEN_888 = _T_221 & ldq_idx == 5'h6;	// @[lsu.scala:304:5, :305:44, :837:38, :838:5, :839:24, :840:45]
  wire              _GEN_889 = _GEN_888 | ~_GEN_696 & (dis_ld_val_1 ? ~_GEN_576 & ldq_6_bits_addr_valid : ~_GEN_496 & ldq_6_bits_addr_valid);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :838:5, :840:45]
  wire              _GEN_890 = _T_221 & ldq_idx == 5'h7;	// @[lsu.scala:304:5, :305:44, :837:38, :838:5, :839:24, :840:45]
  wire              _GEN_891 = _GEN_890 | ~_GEN_698 & (dis_ld_val_1 ? ~_GEN_578 & ldq_7_bits_addr_valid : ~_GEN_497 & ldq_7_bits_addr_valid);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :838:5, :840:45]
  wire              _GEN_892 = _T_221 & ldq_idx == 5'h8;	// @[lsu.scala:304:5, :305:44, :837:38, :838:5, :839:24, :840:45]
  wire              _GEN_893 = _GEN_892 | ~_GEN_700 & (dis_ld_val_1 ? ~_GEN_580 & ldq_8_bits_addr_valid : ~_GEN_498 & ldq_8_bits_addr_valid);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :838:5, :840:45]
  wire              _GEN_894 = _T_221 & ldq_idx == 5'h9;	// @[lsu.scala:304:5, :305:44, :837:38, :838:5, :839:24, :840:45]
  wire              _GEN_895 = _GEN_894 | ~_GEN_702 & (dis_ld_val_1 ? ~_GEN_582 & ldq_9_bits_addr_valid : ~_GEN_499 & ldq_9_bits_addr_valid);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :838:5, :840:45]
  wire              _GEN_896 = _T_221 & ldq_idx == 5'hA;	// @[lsu.scala:304:5, :305:44, :837:38, :838:5, :839:24, :840:45]
  wire              _GEN_897 = _GEN_896 | ~_GEN_704 & (dis_ld_val_1 ? ~_GEN_584 & ldq_10_bits_addr_valid : ~_GEN_500 & ldq_10_bits_addr_valid);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :838:5, :840:45]
  wire              _GEN_898 = _T_221 & ldq_idx == 5'hB;	// @[lsu.scala:304:5, :305:44, :837:38, :838:5, :839:24, :840:45]
  wire              _GEN_899 = _GEN_898 | ~_GEN_706 & (dis_ld_val_1 ? ~_GEN_586 & ldq_11_bits_addr_valid : ~_GEN_501 & ldq_11_bits_addr_valid);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :838:5, :840:45]
  wire              _GEN_900 = _T_221 & ldq_idx == 5'hC;	// @[lsu.scala:304:5, :305:44, :837:38, :838:5, :839:24, :840:45]
  wire              _GEN_901 = _GEN_900 | ~_GEN_708 & (dis_ld_val_1 ? ~_GEN_588 & ldq_12_bits_addr_valid : ~_GEN_502 & ldq_12_bits_addr_valid);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :838:5, :840:45]
  wire              _GEN_902 = _T_221 & ldq_idx == 5'hD;	// @[lsu.scala:304:5, :305:44, :837:38, :838:5, :839:24, :840:45]
  wire              _GEN_903 = _GEN_902 | ~_GEN_710 & (dis_ld_val_1 ? ~_GEN_590 & ldq_13_bits_addr_valid : ~_GEN_503 & ldq_13_bits_addr_valid);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :838:5, :840:45]
  wire              _GEN_904 = _T_221 & ldq_idx == 5'hE;	// @[lsu.scala:304:5, :305:44, :837:38, :838:5, :839:24, :840:45]
  wire              _GEN_905 = _GEN_904 | ~_GEN_712 & (dis_ld_val_1 ? ~_GEN_592 & ldq_14_bits_addr_valid : ~_GEN_504 & ldq_14_bits_addr_valid);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :838:5, :840:45]
  wire              _GEN_906 = _T_221 & ldq_idx == 5'hF;	// @[lsu.scala:304:5, :305:44, :837:38, :838:5, :839:24, :840:45]
  wire              _GEN_907 = _GEN_906 | ~_GEN_714 & (dis_ld_val_1 ? ~_GEN_594 & ldq_15_bits_addr_valid : ~_GEN_505 & ldq_15_bits_addr_valid);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :838:5, :840:45]
  wire              _GEN_908 = _T_221 & ldq_idx == 5'h10;	// @[lsu.scala:304:5, :305:44, :837:38, :838:5, :839:24, :840:45]
  wire              _GEN_909 = _GEN_908 | ~_GEN_716 & (dis_ld_val_1 ? ~_GEN_596 & ldq_16_bits_addr_valid : ~_GEN_506 & ldq_16_bits_addr_valid);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :838:5, :840:45]
  wire              _GEN_910 = _T_221 & ldq_idx == 5'h11;	// @[lsu.scala:304:5, :305:44, :837:38, :838:5, :839:24, :840:45]
  wire              _GEN_911 = _GEN_910 | ~_GEN_718 & (dis_ld_val_1 ? ~_GEN_598 & ldq_17_bits_addr_valid : ~_GEN_507 & ldq_17_bits_addr_valid);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :838:5, :840:45]
  wire              _GEN_912 = _T_221 & ldq_idx == 5'h12;	// @[lsu.scala:304:5, :305:44, :837:38, :838:5, :839:24, :840:45]
  wire              _GEN_913 = _GEN_912 | ~_GEN_720 & (dis_ld_val_1 ? ~_GEN_600 & ldq_18_bits_addr_valid : ~_GEN_508 & ldq_18_bits_addr_valid);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :838:5, :840:45]
  wire              _GEN_914 = _T_221 & ldq_idx == 5'h13;	// @[lsu.scala:304:5, :305:44, :837:38, :838:5, :839:24, :840:45]
  wire              _GEN_915 = _GEN_914 | ~_GEN_722 & (dis_ld_val_1 ? ~_GEN_602 & ldq_19_bits_addr_valid : ~_GEN_509 & ldq_19_bits_addr_valid);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :838:5, :840:45]
  wire              _GEN_916 = _T_221 & ldq_idx == 5'h14;	// @[lsu.scala:304:5, :305:44, :837:38, :838:5, :839:24, :840:45]
  wire              _GEN_917 = _GEN_916 | ~_GEN_724 & (dis_ld_val_1 ? ~_GEN_604 & ldq_20_bits_addr_valid : ~_GEN_510 & ldq_20_bits_addr_valid);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :838:5, :840:45]
  wire              _GEN_918 = _T_221 & ldq_idx == 5'h15;	// @[lsu.scala:304:5, :305:44, :837:38, :838:5, :839:24, :840:45]
  wire              _GEN_919 = _GEN_918 | ~_GEN_726 & (dis_ld_val_1 ? ~_GEN_606 & ldq_21_bits_addr_valid : ~_GEN_511 & ldq_21_bits_addr_valid);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :838:5, :840:45]
  wire              _GEN_920 = _T_221 & ldq_idx == 5'h16;	// @[lsu.scala:304:5, :305:44, :837:38, :838:5, :839:24, :840:45]
  wire              _GEN_921 = _GEN_920 | ~_GEN_728 & (dis_ld_val_1 ? ~_GEN_608 & ldq_22_bits_addr_valid : ~_GEN_512 & ldq_22_bits_addr_valid);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :838:5, :840:45]
  wire              _GEN_922 = _T_221 & ldq_idx == 5'h17;	// @[lsu.scala:304:5, :837:38, :838:5, :839:24, :840:45, util.scala:205:25]
  wire              _GEN_923 = _GEN_922 | ~_GEN_730 & (dis_ld_val_1 ? ~_GEN_610 & ldq_23_bits_addr_valid : ~_GEN_513 & ldq_23_bits_addr_valid);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :838:5, :840:45]
  wire              _ldq_bits_addr_is_uncacheable_T_1 = ~_dtlb_io_resp_0_cacheable & ~exe_tlb_miss_0;	// @[lsu.scala:248:20, :710:58, :713:43, :844:{71,74}]
  wire [4:0]        stq_idx = _stq_idx_T ? io_core_exe_0_req_bits_uop_stq_idx : stq_retry_idx;	// @[lsu.scala:422:30, :662:56, :852:24]
  wire              _GEN_924 = _T_238 & stq_idx == 5'h0;	// @[lsu.scala:304:5, :850:67, :851:5, :852:24, :855:36]
  wire              _GEN_925 = _GEN_924 ? ~pf_st_0 : _GEN_828 & _GEN_659 & _GEN_538 & stq_0_bits_addr_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :664:75, :851:5, :855:{36,39}]
  wire              _GEN_926 = _T_238 & stq_idx == 5'h1;	// @[lsu.scala:304:5, :305:44, :850:67, :851:5, :852:24, :855:36]
  wire              _GEN_927 = _GEN_926 ? ~pf_st_0 : _GEN_829 & _GEN_660 & _GEN_539 & stq_1_bits_addr_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :664:75, :851:5, :855:{36,39}]
  wire              _GEN_928 = _T_238 & stq_idx == 5'h2;	// @[lsu.scala:304:5, :305:44, :850:67, :851:5, :852:24, :855:36]
  wire              _GEN_929 = _GEN_928 ? ~pf_st_0 : _GEN_830 & _GEN_661 & _GEN_540 & stq_2_bits_addr_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :664:75, :851:5, :855:{36,39}]
  wire              _GEN_930 = _T_238 & stq_idx == 5'h3;	// @[lsu.scala:304:5, :305:44, :850:67, :851:5, :852:24, :855:36]
  wire              _GEN_931 = _GEN_930 ? ~pf_st_0 : _GEN_831 & _GEN_662 & _GEN_541 & stq_3_bits_addr_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :664:75, :851:5, :855:{36,39}]
  wire              _GEN_932 = _T_238 & stq_idx == 5'h4;	// @[lsu.scala:304:5, :305:44, :850:67, :851:5, :852:24, :855:36]
  wire              _GEN_933 = _GEN_932 ? ~pf_st_0 : _GEN_832 & _GEN_663 & _GEN_542 & stq_4_bits_addr_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :664:75, :851:5, :855:{36,39}]
  wire              _GEN_934 = _T_238 & stq_idx == 5'h5;	// @[lsu.scala:304:5, :305:44, :850:67, :851:5, :852:24, :855:36]
  wire              _GEN_935 = _GEN_934 ? ~pf_st_0 : _GEN_833 & _GEN_664 & _GEN_543 & stq_5_bits_addr_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :664:75, :851:5, :855:{36,39}]
  wire              _GEN_936 = _T_238 & stq_idx == 5'h6;	// @[lsu.scala:304:5, :305:44, :850:67, :851:5, :852:24, :855:36]
  wire              _GEN_937 = _GEN_936 ? ~pf_st_0 : _GEN_834 & _GEN_665 & _GEN_544 & stq_6_bits_addr_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :664:75, :851:5, :855:{36,39}]
  wire              _GEN_938 = _T_238 & stq_idx == 5'h7;	// @[lsu.scala:304:5, :305:44, :850:67, :851:5, :852:24, :855:36]
  wire              _GEN_939 = _GEN_938 ? ~pf_st_0 : _GEN_835 & _GEN_666 & _GEN_545 & stq_7_bits_addr_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :664:75, :851:5, :855:{36,39}]
  wire              _GEN_940 = _T_238 & stq_idx == 5'h8;	// @[lsu.scala:304:5, :305:44, :850:67, :851:5, :852:24, :855:36]
  wire              _GEN_941 = _GEN_940 ? ~pf_st_0 : _GEN_836 & _GEN_667 & _GEN_546 & stq_8_bits_addr_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :664:75, :851:5, :855:{36,39}]
  wire              _GEN_942 = _T_238 & stq_idx == 5'h9;	// @[lsu.scala:304:5, :305:44, :850:67, :851:5, :852:24, :855:36]
  wire              _GEN_943 = _GEN_942 ? ~pf_st_0 : _GEN_837 & _GEN_668 & _GEN_547 & stq_9_bits_addr_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :664:75, :851:5, :855:{36,39}]
  wire              _GEN_944 = _T_238 & stq_idx == 5'hA;	// @[lsu.scala:304:5, :305:44, :850:67, :851:5, :852:24, :855:36]
  wire              _GEN_945 = _GEN_944 ? ~pf_st_0 : _GEN_838 & _GEN_669 & _GEN_548 & stq_10_bits_addr_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :664:75, :851:5, :855:{36,39}]
  wire              _GEN_946 = _T_238 & stq_idx == 5'hB;	// @[lsu.scala:304:5, :305:44, :850:67, :851:5, :852:24, :855:36]
  wire              _GEN_947 = _GEN_946 ? ~pf_st_0 : _GEN_839 & _GEN_670 & _GEN_549 & stq_11_bits_addr_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :664:75, :851:5, :855:{36,39}]
  wire              _GEN_948 = _T_238 & stq_idx == 5'hC;	// @[lsu.scala:304:5, :305:44, :850:67, :851:5, :852:24, :855:36]
  wire              _GEN_949 = _GEN_948 ? ~pf_st_0 : _GEN_840 & _GEN_671 & _GEN_550 & stq_12_bits_addr_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :664:75, :851:5, :855:{36,39}]
  wire              _GEN_950 = _T_238 & stq_idx == 5'hD;	// @[lsu.scala:304:5, :305:44, :850:67, :851:5, :852:24, :855:36]
  wire              _GEN_951 = _GEN_950 ? ~pf_st_0 : _GEN_841 & _GEN_672 & _GEN_551 & stq_13_bits_addr_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :664:75, :851:5, :855:{36,39}]
  wire              _GEN_952 = _T_238 & stq_idx == 5'hE;	// @[lsu.scala:304:5, :305:44, :850:67, :851:5, :852:24, :855:36]
  wire              _GEN_953 = _GEN_952 ? ~pf_st_0 : _GEN_842 & _GEN_673 & _GEN_552 & stq_14_bits_addr_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :664:75, :851:5, :855:{36,39}]
  wire              _GEN_954 = _T_238 & stq_idx == 5'hF;	// @[lsu.scala:304:5, :305:44, :850:67, :851:5, :852:24, :855:36]
  wire              _GEN_955 = _GEN_954 ? ~pf_st_0 : _GEN_843 & _GEN_674 & _GEN_553 & stq_15_bits_addr_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :664:75, :851:5, :855:{36,39}]
  wire              _GEN_956 = _T_238 & stq_idx == 5'h10;	// @[lsu.scala:304:5, :305:44, :850:67, :851:5, :852:24, :855:36]
  wire              _GEN_957 = _GEN_956 ? ~pf_st_0 : _GEN_844 & _GEN_675 & _GEN_554 & stq_16_bits_addr_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :664:75, :851:5, :855:{36,39}]
  wire              _GEN_958 = _T_238 & stq_idx == 5'h11;	// @[lsu.scala:304:5, :305:44, :850:67, :851:5, :852:24, :855:36]
  wire              _GEN_959 = _GEN_958 ? ~pf_st_0 : _GEN_845 & _GEN_676 & _GEN_555 & stq_17_bits_addr_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :664:75, :851:5, :855:{36,39}]
  wire              _GEN_960 = _T_238 & stq_idx == 5'h12;	// @[lsu.scala:304:5, :305:44, :850:67, :851:5, :852:24, :855:36]
  wire              _GEN_961 = _GEN_960 ? ~pf_st_0 : _GEN_846 & _GEN_677 & _GEN_556 & stq_18_bits_addr_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :664:75, :851:5, :855:{36,39}]
  wire              _GEN_962 = _T_238 & stq_idx == 5'h13;	// @[lsu.scala:304:5, :305:44, :850:67, :851:5, :852:24, :855:36]
  wire              _GEN_963 = _GEN_962 ? ~pf_st_0 : _GEN_847 & _GEN_678 & _GEN_557 & stq_19_bits_addr_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :664:75, :851:5, :855:{36,39}]
  wire              _GEN_964 = _T_238 & stq_idx == 5'h14;	// @[lsu.scala:304:5, :305:44, :850:67, :851:5, :852:24, :855:36]
  wire              _GEN_965 = _GEN_964 ? ~pf_st_0 : _GEN_848 & _GEN_679 & _GEN_558 & stq_20_bits_addr_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :664:75, :851:5, :855:{36,39}]
  wire              _GEN_966 = _T_238 & stq_idx == 5'h15;	// @[lsu.scala:304:5, :305:44, :850:67, :851:5, :852:24, :855:36]
  wire              _GEN_967 = _GEN_966 ? ~pf_st_0 : _GEN_849 & _GEN_680 & _GEN_559 & stq_21_bits_addr_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :664:75, :851:5, :855:{36,39}]
  wire              _GEN_968 = _T_238 & stq_idx == 5'h16;	// @[lsu.scala:304:5, :305:44, :850:67, :851:5, :852:24, :855:36]
  wire              _GEN_969 = _GEN_968 ? ~pf_st_0 : _GEN_850 & _GEN_681 & _GEN_560 & stq_22_bits_addr_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :664:75, :851:5, :855:{36,39}]
  wire              _GEN_970 = _T_238 & stq_idx == 5'h17;	// @[lsu.scala:304:5, :850:67, :851:5, :852:24, :855:36, util.scala:205:25]
  wire              _GEN_971 = _GEN_970 ? ~pf_st_0 : _GEN_851 & _GEN_682 & _GEN_561 & stq_23_bits_addr_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :664:75, :851:5, :855:{36,39}]
  wire              _GEN_972 = _T_253 & sidx == 5'h0;	// @[lsu.scala:304:5, :870:67, :871:5, :872:21, :875:33]
  wire              _GEN_973 = _GEN_972 | _GEN_828 & _GEN_659 & _GEN_538 & stq_0_bits_data_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :871:5, :875:33]
  wire              _GEN_974 = _T_253 & sidx == 5'h1;	// @[lsu.scala:304:5, :305:44, :870:67, :871:5, :872:21, :875:33]
  wire              _GEN_975 = _GEN_974 | _GEN_829 & _GEN_660 & _GEN_539 & stq_1_bits_data_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :871:5, :875:33]
  wire              _GEN_976 = _T_253 & sidx == 5'h2;	// @[lsu.scala:304:5, :305:44, :870:67, :871:5, :872:21, :875:33]
  wire              _GEN_977 = _GEN_976 | _GEN_830 & _GEN_661 & _GEN_540 & stq_2_bits_data_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :871:5, :875:33]
  wire              _GEN_978 = _T_253 & sidx == 5'h3;	// @[lsu.scala:304:5, :305:44, :870:67, :871:5, :872:21, :875:33]
  wire              _GEN_979 = _GEN_978 | _GEN_831 & _GEN_662 & _GEN_541 & stq_3_bits_data_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :871:5, :875:33]
  wire              _GEN_980 = _T_253 & sidx == 5'h4;	// @[lsu.scala:304:5, :305:44, :870:67, :871:5, :872:21, :875:33]
  wire              _GEN_981 = _GEN_980 | _GEN_832 & _GEN_663 & _GEN_542 & stq_4_bits_data_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :871:5, :875:33]
  wire              _GEN_982 = _T_253 & sidx == 5'h5;	// @[lsu.scala:304:5, :305:44, :870:67, :871:5, :872:21, :875:33]
  wire              _GEN_983 = _GEN_982 | _GEN_833 & _GEN_664 & _GEN_543 & stq_5_bits_data_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :871:5, :875:33]
  wire              _GEN_984 = _T_253 & sidx == 5'h6;	// @[lsu.scala:304:5, :305:44, :870:67, :871:5, :872:21, :875:33]
  wire              _GEN_985 = _GEN_984 | _GEN_834 & _GEN_665 & _GEN_544 & stq_6_bits_data_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :871:5, :875:33]
  wire              _GEN_986 = _T_253 & sidx == 5'h7;	// @[lsu.scala:304:5, :305:44, :870:67, :871:5, :872:21, :875:33]
  wire              _GEN_987 = _GEN_986 | _GEN_835 & _GEN_666 & _GEN_545 & stq_7_bits_data_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :871:5, :875:33]
  wire              _GEN_988 = _T_253 & sidx == 5'h8;	// @[lsu.scala:304:5, :305:44, :870:67, :871:5, :872:21, :875:33]
  wire              _GEN_989 = _GEN_988 | _GEN_836 & _GEN_667 & _GEN_546 & stq_8_bits_data_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :871:5, :875:33]
  wire              _GEN_990 = _T_253 & sidx == 5'h9;	// @[lsu.scala:304:5, :305:44, :870:67, :871:5, :872:21, :875:33]
  wire              _GEN_991 = _GEN_990 | _GEN_837 & _GEN_668 & _GEN_547 & stq_9_bits_data_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :871:5, :875:33]
  wire              _GEN_992 = _T_253 & sidx == 5'hA;	// @[lsu.scala:304:5, :305:44, :870:67, :871:5, :872:21, :875:33]
  wire              _GEN_993 = _GEN_992 | _GEN_838 & _GEN_669 & _GEN_548 & stq_10_bits_data_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :871:5, :875:33]
  wire              _GEN_994 = _T_253 & sidx == 5'hB;	// @[lsu.scala:304:5, :305:44, :870:67, :871:5, :872:21, :875:33]
  wire              _GEN_995 = _GEN_994 | _GEN_839 & _GEN_670 & _GEN_549 & stq_11_bits_data_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :871:5, :875:33]
  wire              _GEN_996 = _T_253 & sidx == 5'hC;	// @[lsu.scala:304:5, :305:44, :870:67, :871:5, :872:21, :875:33]
  wire              _GEN_997 = _GEN_996 | _GEN_840 & _GEN_671 & _GEN_550 & stq_12_bits_data_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :871:5, :875:33]
  wire              _GEN_998 = _T_253 & sidx == 5'hD;	// @[lsu.scala:304:5, :305:44, :870:67, :871:5, :872:21, :875:33]
  wire              _GEN_999 = _GEN_998 | _GEN_841 & _GEN_672 & _GEN_551 & stq_13_bits_data_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :871:5, :875:33]
  wire              _GEN_1000 = _T_253 & sidx == 5'hE;	// @[lsu.scala:304:5, :305:44, :870:67, :871:5, :872:21, :875:33]
  wire              _GEN_1001 = _GEN_1000 | _GEN_842 & _GEN_673 & _GEN_552 & stq_14_bits_data_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :871:5, :875:33]
  wire              _GEN_1002 = _T_253 & sidx == 5'hF;	// @[lsu.scala:304:5, :305:44, :870:67, :871:5, :872:21, :875:33]
  wire              _GEN_1003 = _GEN_1002 | _GEN_843 & _GEN_674 & _GEN_553 & stq_15_bits_data_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :871:5, :875:33]
  wire              _GEN_1004 = _T_253 & sidx == 5'h10;	// @[lsu.scala:304:5, :305:44, :870:67, :871:5, :872:21, :875:33]
  wire              _GEN_1005 = _GEN_1004 | _GEN_844 & _GEN_675 & _GEN_554 & stq_16_bits_data_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :871:5, :875:33]
  wire              _GEN_1006 = _T_253 & sidx == 5'h11;	// @[lsu.scala:304:5, :305:44, :870:67, :871:5, :872:21, :875:33]
  wire              _GEN_1007 = _GEN_1006 | _GEN_845 & _GEN_676 & _GEN_555 & stq_17_bits_data_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :871:5, :875:33]
  wire              _GEN_1008 = _T_253 & sidx == 5'h12;	// @[lsu.scala:304:5, :305:44, :870:67, :871:5, :872:21, :875:33]
  wire              _GEN_1009 = _GEN_1008 | _GEN_846 & _GEN_677 & _GEN_556 & stq_18_bits_data_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :871:5, :875:33]
  wire              _GEN_1010 = _T_253 & sidx == 5'h13;	// @[lsu.scala:304:5, :305:44, :870:67, :871:5, :872:21, :875:33]
  wire              _GEN_1011 = _GEN_1010 | _GEN_847 & _GEN_678 & _GEN_557 & stq_19_bits_data_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :871:5, :875:33]
  wire              _GEN_1012 = _T_253 & sidx == 5'h14;	// @[lsu.scala:304:5, :305:44, :870:67, :871:5, :872:21, :875:33]
  wire              _GEN_1013 = _GEN_1012 | _GEN_848 & _GEN_679 & _GEN_558 & stq_20_bits_data_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :871:5, :875:33]
  wire              _GEN_1014 = _T_253 & sidx == 5'h15;	// @[lsu.scala:304:5, :305:44, :870:67, :871:5, :872:21, :875:33]
  wire              _GEN_1015 = _GEN_1014 | _GEN_849 & _GEN_680 & _GEN_559 & stq_21_bits_data_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :871:5, :875:33]
  wire              _GEN_1016 = _T_253 & sidx == 5'h16;	// @[lsu.scala:304:5, :305:44, :870:67, :871:5, :872:21, :875:33]
  wire              _GEN_1017 = _GEN_1016 | _GEN_850 & _GEN_681 & _GEN_560 & stq_22_bits_data_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :871:5, :875:33]
  wire              _GEN_1018 = _T_253 & sidx == 5'h17;	// @[lsu.scala:304:5, :870:67, :871:5, :872:21, :875:33, util.scala:205:25]
  wire              _GEN_1019 = _GEN_1018 | _GEN_851 & _GEN_682 & _GEN_561 & stq_23_bits_data_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :871:5, :875:33]
  wire              _fired_std_incoming_T = (io_core_brupdate_b1_mispredict_mask & io_core_exe_0_req_bits_uop_br_mask) == 16'h0;	// @[util.scala:118:{51,59}]
  wire [15:0]       _mem_stq_retry_e_out_valid_T = io_core_brupdate_b1_mispredict_mask & _GEN_190;	// @[lsu.scala:478:79, util.scala:118:51]
  wire [4:0]        l_forward_stq_idx = l_forwarders_0 ? wb_forward_stq_idx_0 : ldq_0_bits_forward_stq_idx;	// @[lsu.scala:209:16, :1069:36, :1077:63, :1079:32]
  wire              _T_276 = ~ldq_0_bits_forward_std_val | l_forward_stq_idx != lcam_stq_idx_0 & (l_forward_stq_idx < lcam_stq_idx_0 ^ l_forward_stq_idx < ldq_0_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_0_bits_youngest_stq_idx);	// @[lsu.scala:209:16, :1042:26, :1079:32, :1108:{15,39}, :1109:{31,52}, util.scala:363:{52,64,72,78}]
  wire              _GEN_1020 = _T_282 & searcher_is_older & (_T_289 | l_forwarders_0) & ~s1_executing_loads_0 & ldq_0_bits_observed;	// @[lsu.scala:209:16, :304:5, :1058:35, :1077:63, :1100:37, :1117:47, :1118:37, :1120:34, :1121:54, :1122:17, :1123:34, :1124:36, util.scala:363:72]
  wire              _temp_bits_WIRE_1_24 = ~_T_260 & (_T_272 ? _T_276 : _GEN_1020);	// @[lsu.scala:304:5, :1055:34, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1118:37, :1120:34, :1123:34, :1124:36]
  wire              _GEN_1021 = lcam_ldq_idx_0 == 5'h0;	// @[lsu.scala:1038:26, :1132:48]
  wire              _GEN_1022 = lcam_ldq_idx_0 == 5'h1;	// @[lsu.scala:305:44, :1038:26, :1132:48]
  wire              _GEN_1023 = lcam_ldq_idx_0 == 5'h2;	// @[lsu.scala:305:44, :1038:26, :1132:48]
  wire              _GEN_1024 = lcam_ldq_idx_0 == 5'h3;	// @[lsu.scala:305:44, :1038:26, :1132:48]
  wire              _GEN_1025 = lcam_ldq_idx_0 == 5'h4;	// @[lsu.scala:305:44, :1038:26, :1132:48]
  wire              _GEN_1026 = lcam_ldq_idx_0 == 5'h5;	// @[lsu.scala:305:44, :1038:26, :1132:48]
  wire              _GEN_1027 = lcam_ldq_idx_0 == 5'h6;	// @[lsu.scala:305:44, :1038:26, :1132:48]
  wire              _GEN_1028 = lcam_ldq_idx_0 == 5'h7;	// @[lsu.scala:305:44, :1038:26, :1132:48]
  wire              _GEN_1029 = lcam_ldq_idx_0 == 5'h8;	// @[lsu.scala:305:44, :1038:26, :1132:48]
  wire              _GEN_1030 = lcam_ldq_idx_0 == 5'h9;	// @[lsu.scala:305:44, :1038:26, :1132:48]
  wire              _GEN_1031 = lcam_ldq_idx_0 == 5'hA;	// @[lsu.scala:305:44, :1038:26, :1132:48]
  wire              _GEN_1032 = lcam_ldq_idx_0 == 5'hB;	// @[lsu.scala:305:44, :1038:26, :1132:48]
  wire              _GEN_1033 = lcam_ldq_idx_0 == 5'hC;	// @[lsu.scala:305:44, :1038:26, :1132:48]
  wire              _GEN_1034 = lcam_ldq_idx_0 == 5'hD;	// @[lsu.scala:305:44, :1038:26, :1132:48]
  wire              _GEN_1035 = lcam_ldq_idx_0 == 5'hE;	// @[lsu.scala:305:44, :1038:26, :1132:48]
  wire              _GEN_1036 = lcam_ldq_idx_0 == 5'hF;	// @[lsu.scala:305:44, :1038:26, :1132:48]
  wire              _GEN_1037 = lcam_ldq_idx_0 == 5'h10;	// @[lsu.scala:305:44, :1038:26, :1132:48]
  wire              _GEN_1038 = lcam_ldq_idx_0 == 5'h11;	// @[lsu.scala:305:44, :1038:26, :1132:48]
  wire              _GEN_1039 = lcam_ldq_idx_0 == 5'h12;	// @[lsu.scala:305:44, :1038:26, :1132:48]
  wire              _GEN_1040 = lcam_ldq_idx_0 == 5'h13;	// @[lsu.scala:305:44, :1038:26, :1132:48]
  wire              _GEN_1041 = lcam_ldq_idx_0 == 5'h14;	// @[lsu.scala:305:44, :1038:26, :1132:48]
  wire              _GEN_1042 = lcam_ldq_idx_0 == 5'h15;	// @[lsu.scala:305:44, :1038:26, :1132:48]
  wire              _GEN_1043 = lcam_ldq_idx_0 == 5'h16;	// @[lsu.scala:305:44, :1038:26, :1132:48]
  wire              _GEN_1044 = lcam_ldq_idx_0 == 5'h17;	// @[lsu.scala:1038:26, :1132:48, util.scala:205:25]
  wire [4:0]        l_forward_stq_idx_1 = l_forwarders_1_0 ? wb_forward_stq_idx_0 : ldq_1_bits_forward_stq_idx;	// @[lsu.scala:209:16, :1069:36, :1077:63, :1079:32]
  wire              _T_312 = ~ldq_1_bits_forward_std_val | l_forward_stq_idx_1 != lcam_stq_idx_0 & (l_forward_stq_idx_1 < lcam_stq_idx_0 ^ l_forward_stq_idx_1 < ldq_1_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_1_bits_youngest_stq_idx);	// @[lsu.scala:209:16, :1042:26, :1079:32, :1108:{15,39}, :1109:{31,52}, util.scala:363:{52,64,72,78}]
  wire              _GEN_1045 = _T_318 & searcher_is_older_1 & (_T_325 | l_forwarders_1_0) & ~s1_executing_loads_1 & ldq_1_bits_observed;	// @[lsu.scala:209:16, :304:5, :1058:35, :1077:63, :1100:37, :1117:47, :1118:37, :1120:34, :1121:54, :1122:17, :1123:34, :1124:36, util.scala:363:72]
  wire              _temp_bits_WIRE_1_25 = ~_T_296 & (_T_308 ? _T_312 : _GEN_1045);	// @[lsu.scala:304:5, :1055:34, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1118:37, :1120:34, :1123:34, :1124:36]
  wire [4:0]        l_forward_stq_idx_2 = l_forwarders_2_0 ? wb_forward_stq_idx_0 : ldq_2_bits_forward_stq_idx;	// @[lsu.scala:209:16, :1069:36, :1077:63, :1079:32]
  wire              _T_348 = ~ldq_2_bits_forward_std_val | l_forward_stq_idx_2 != lcam_stq_idx_0 & (l_forward_stq_idx_2 < lcam_stq_idx_0 ^ l_forward_stq_idx_2 < ldq_2_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_2_bits_youngest_stq_idx);	// @[lsu.scala:209:16, :1042:26, :1079:32, :1108:{15,39}, :1109:{31,52}, util.scala:363:{52,64,72,78}]
  wire              _GEN_1046 = _T_354 & searcher_is_older_2 & (_T_361 | l_forwarders_2_0) & ~s1_executing_loads_2 & ldq_2_bits_observed;	// @[lsu.scala:209:16, :304:5, :1058:35, :1077:63, :1100:37, :1117:47, :1118:37, :1120:34, :1121:54, :1122:17, :1123:34, :1124:36, util.scala:363:72]
  wire              _temp_bits_WIRE_1_26 = ~_T_332 & (_T_344 ? _T_348 : _GEN_1046);	// @[lsu.scala:304:5, :1055:34, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1118:37, :1120:34, :1123:34, :1124:36]
  wire [4:0]        l_forward_stq_idx_3 = l_forwarders_3_0 ? wb_forward_stq_idx_0 : ldq_3_bits_forward_stq_idx;	// @[lsu.scala:209:16, :1069:36, :1077:63, :1079:32]
  wire              _T_384 = ~ldq_3_bits_forward_std_val | l_forward_stq_idx_3 != lcam_stq_idx_0 & (l_forward_stq_idx_3 < lcam_stq_idx_0 ^ l_forward_stq_idx_3 < ldq_3_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_3_bits_youngest_stq_idx);	// @[lsu.scala:209:16, :1042:26, :1079:32, :1108:{15,39}, :1109:{31,52}, util.scala:363:{52,64,72,78}]
  wire              _GEN_1047 = _T_390 & searcher_is_older_3 & (_T_397 | l_forwarders_3_0) & ~s1_executing_loads_3 & ldq_3_bits_observed;	// @[lsu.scala:209:16, :304:5, :1058:35, :1077:63, :1100:37, :1117:47, :1118:37, :1120:34, :1121:54, :1122:17, :1123:34, :1124:36, util.scala:363:72]
  wire              _temp_bits_WIRE_1_27 = ~_T_368 & (_T_380 ? _T_384 : _GEN_1047);	// @[lsu.scala:304:5, :1055:34, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1118:37, :1120:34, :1123:34, :1124:36]
  wire [4:0]        l_forward_stq_idx_4 = l_forwarders_4_0 ? wb_forward_stq_idx_0 : ldq_4_bits_forward_stq_idx;	// @[lsu.scala:209:16, :1069:36, :1077:63, :1079:32]
  wire              _T_420 = ~ldq_4_bits_forward_std_val | l_forward_stq_idx_4 != lcam_stq_idx_0 & (l_forward_stq_idx_4 < lcam_stq_idx_0 ^ l_forward_stq_idx_4 < ldq_4_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_4_bits_youngest_stq_idx);	// @[lsu.scala:209:16, :1042:26, :1079:32, :1108:{15,39}, :1109:{31,52}, util.scala:363:{52,64,72,78}]
  wire              _GEN_1048 = _T_426 & searcher_is_older_4 & (_T_433 | l_forwarders_4_0) & ~s1_executing_loads_4 & ldq_4_bits_observed;	// @[lsu.scala:209:16, :304:5, :1058:35, :1077:63, :1100:37, :1117:47, :1118:37, :1120:34, :1121:54, :1122:17, :1123:34, :1124:36, util.scala:363:72]
  wire              _temp_bits_WIRE_1_28 = ~_T_404 & (_T_416 ? _T_420 : _GEN_1048);	// @[lsu.scala:304:5, :1055:34, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1118:37, :1120:34, :1123:34, :1124:36]
  wire [4:0]        l_forward_stq_idx_5 = l_forwarders_5_0 ? wb_forward_stq_idx_0 : ldq_5_bits_forward_stq_idx;	// @[lsu.scala:209:16, :1069:36, :1077:63, :1079:32]
  wire              _T_456 = ~ldq_5_bits_forward_std_val | l_forward_stq_idx_5 != lcam_stq_idx_0 & (l_forward_stq_idx_5 < lcam_stq_idx_0 ^ l_forward_stq_idx_5 < ldq_5_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_5_bits_youngest_stq_idx);	// @[lsu.scala:209:16, :1042:26, :1079:32, :1108:{15,39}, :1109:{31,52}, util.scala:363:{52,64,72,78}]
  wire              _GEN_1049 = _T_462 & searcher_is_older_5 & (_T_469 | l_forwarders_5_0) & ~s1_executing_loads_5 & ldq_5_bits_observed;	// @[lsu.scala:209:16, :304:5, :1058:35, :1077:63, :1100:37, :1117:47, :1118:37, :1120:34, :1121:54, :1122:17, :1123:34, :1124:36, util.scala:363:72]
  wire              _temp_bits_WIRE_1_29 = ~_T_440 & (_T_452 ? _T_456 : _GEN_1049);	// @[lsu.scala:304:5, :1055:34, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1118:37, :1120:34, :1123:34, :1124:36]
  wire [4:0]        l_forward_stq_idx_6 = l_forwarders_6_0 ? wb_forward_stq_idx_0 : ldq_6_bits_forward_stq_idx;	// @[lsu.scala:209:16, :1069:36, :1077:63, :1079:32]
  wire              _T_492 = ~ldq_6_bits_forward_std_val | l_forward_stq_idx_6 != lcam_stq_idx_0 & (l_forward_stq_idx_6 < lcam_stq_idx_0 ^ l_forward_stq_idx_6 < ldq_6_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_6_bits_youngest_stq_idx);	// @[lsu.scala:209:16, :1042:26, :1079:32, :1108:{15,39}, :1109:{31,52}, util.scala:363:{52,64,72,78}]
  wire              _GEN_1050 = _T_498 & searcher_is_older_6 & (_T_505 | l_forwarders_6_0) & ~s1_executing_loads_6 & ldq_6_bits_observed;	// @[lsu.scala:209:16, :304:5, :1058:35, :1077:63, :1100:37, :1117:47, :1118:37, :1120:34, :1121:54, :1122:17, :1123:34, :1124:36, util.scala:363:72]
  wire              _temp_bits_WIRE_1_30 = ~_T_476 & (_T_488 ? _T_492 : _GEN_1050);	// @[lsu.scala:304:5, :1055:34, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1118:37, :1120:34, :1123:34, :1124:36]
  wire [4:0]        l_forward_stq_idx_7 = l_forwarders_7_0 ? wb_forward_stq_idx_0 : ldq_7_bits_forward_stq_idx;	// @[lsu.scala:209:16, :1069:36, :1077:63, :1079:32]
  wire              _T_528 = ~ldq_7_bits_forward_std_val | l_forward_stq_idx_7 != lcam_stq_idx_0 & (l_forward_stq_idx_7 < lcam_stq_idx_0 ^ l_forward_stq_idx_7 < ldq_7_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_7_bits_youngest_stq_idx);	// @[lsu.scala:209:16, :1042:26, :1079:32, :1108:{15,39}, :1109:{31,52}, util.scala:363:{52,64,72,78}]
  wire              _GEN_1051 = _T_534 & searcher_is_older_7 & (_T_541 | l_forwarders_7_0) & ~s1_executing_loads_7 & ldq_7_bits_observed;	// @[lsu.scala:209:16, :304:5, :1058:35, :1077:63, :1100:37, :1117:47, :1118:37, :1120:34, :1121:54, :1122:17, :1123:34, :1124:36, util.scala:363:72]
  wire              _temp_bits_WIRE_1_31 = ~_T_512 & (_T_524 ? _T_528 : _GEN_1051);	// @[lsu.scala:304:5, :1055:34, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1118:37, :1120:34, :1123:34, :1124:36]
  wire [4:0]        l_forward_stq_idx_8 = l_forwarders_8_0 ? wb_forward_stq_idx_0 : ldq_8_bits_forward_stq_idx;	// @[lsu.scala:209:16, :1069:36, :1077:63, :1079:32]
  wire              _T_564 = ~ldq_8_bits_forward_std_val | l_forward_stq_idx_8 != lcam_stq_idx_0 & (l_forward_stq_idx_8 < lcam_stq_idx_0 ^ l_forward_stq_idx_8 < ldq_8_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_8_bits_youngest_stq_idx);	// @[lsu.scala:209:16, :1042:26, :1079:32, :1108:{15,39}, :1109:{31,52}, util.scala:363:{52,64,72,78}]
  wire              _GEN_1052 = _T_570 & searcher_is_older_8 & (_T_577 | l_forwarders_8_0) & ~s1_executing_loads_8 & ldq_8_bits_observed;	// @[lsu.scala:209:16, :304:5, :1058:35, :1077:63, :1100:37, :1117:47, :1118:37, :1120:34, :1121:54, :1122:17, :1123:34, :1124:36, util.scala:363:72]
  wire              _temp_bits_WIRE_1_32 = ~_T_548 & (_T_560 ? _T_564 : _GEN_1052);	// @[lsu.scala:304:5, :1055:34, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1118:37, :1120:34, :1123:34, :1124:36]
  wire [4:0]        l_forward_stq_idx_9 = l_forwarders_9_0 ? wb_forward_stq_idx_0 : ldq_9_bits_forward_stq_idx;	// @[lsu.scala:209:16, :1069:36, :1077:63, :1079:32]
  wire              _T_600 = ~ldq_9_bits_forward_std_val | l_forward_stq_idx_9 != lcam_stq_idx_0 & (l_forward_stq_idx_9 < lcam_stq_idx_0 ^ l_forward_stq_idx_9 < ldq_9_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_9_bits_youngest_stq_idx);	// @[lsu.scala:209:16, :1042:26, :1079:32, :1108:{15,39}, :1109:{31,52}, util.scala:363:{52,64,72,78}]
  wire              _GEN_1053 = _T_606 & searcher_is_older_9 & (_T_613 | l_forwarders_9_0) & ~s1_executing_loads_9 & ldq_9_bits_observed;	// @[lsu.scala:209:16, :304:5, :1058:35, :1077:63, :1100:37, :1117:47, :1118:37, :1120:34, :1121:54, :1122:17, :1123:34, :1124:36, util.scala:363:72]
  wire              _temp_bits_WIRE_1_33 = ~_T_584 & (_T_596 ? _T_600 : _GEN_1053);	// @[lsu.scala:304:5, :1055:34, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1118:37, :1120:34, :1123:34, :1124:36]
  wire [4:0]        l_forward_stq_idx_10 = l_forwarders_10_0 ? wb_forward_stq_idx_0 : ldq_10_bits_forward_stq_idx;	// @[lsu.scala:209:16, :1069:36, :1077:63, :1079:32]
  wire              _T_636 = ~ldq_10_bits_forward_std_val | l_forward_stq_idx_10 != lcam_stq_idx_0 & (l_forward_stq_idx_10 < lcam_stq_idx_0 ^ l_forward_stq_idx_10 < ldq_10_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_10_bits_youngest_stq_idx);	// @[lsu.scala:209:16, :1042:26, :1079:32, :1108:{15,39}, :1109:{31,52}, util.scala:363:{52,64,72,78}]
  wire              _GEN_1054 = _T_642 & searcher_is_older_10 & (_T_649 | l_forwarders_10_0) & ~s1_executing_loads_10 & ldq_10_bits_observed;	// @[lsu.scala:209:16, :304:5, :1058:35, :1077:63, :1100:37, :1117:47, :1118:37, :1120:34, :1121:54, :1122:17, :1123:34, :1124:36, util.scala:363:72]
  wire              _temp_bits_WIRE_1_34 = ~_T_620 & (_T_632 ? _T_636 : _GEN_1054);	// @[lsu.scala:304:5, :1055:34, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1118:37, :1120:34, :1123:34, :1124:36]
  wire [4:0]        l_forward_stq_idx_11 = l_forwarders_11_0 ? wb_forward_stq_idx_0 : ldq_11_bits_forward_stq_idx;	// @[lsu.scala:209:16, :1069:36, :1077:63, :1079:32]
  wire              _T_672 = ~ldq_11_bits_forward_std_val | l_forward_stq_idx_11 != lcam_stq_idx_0 & (l_forward_stq_idx_11 < lcam_stq_idx_0 ^ l_forward_stq_idx_11 < ldq_11_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_11_bits_youngest_stq_idx);	// @[lsu.scala:209:16, :1042:26, :1079:32, :1108:{15,39}, :1109:{31,52}, util.scala:363:{52,64,72,78}]
  wire              _GEN_1055 = _T_678 & searcher_is_older_11 & (_T_685 | l_forwarders_11_0) & ~s1_executing_loads_11 & ldq_11_bits_observed;	// @[lsu.scala:209:16, :304:5, :1058:35, :1077:63, :1100:37, :1117:47, :1118:37, :1120:34, :1121:54, :1122:17, :1123:34, :1124:36, util.scala:363:72]
  wire              _temp_bits_WIRE_1_35 = ~_T_656 & (_T_668 ? _T_672 : _GEN_1055);	// @[lsu.scala:304:5, :1055:34, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1118:37, :1120:34, :1123:34, :1124:36]
  wire [4:0]        l_forward_stq_idx_12 = l_forwarders_12_0 ? wb_forward_stq_idx_0 : ldq_12_bits_forward_stq_idx;	// @[lsu.scala:209:16, :1069:36, :1077:63, :1079:32]
  wire              _T_708 = ~ldq_12_bits_forward_std_val | l_forward_stq_idx_12 != lcam_stq_idx_0 & (l_forward_stq_idx_12 < lcam_stq_idx_0 ^ l_forward_stq_idx_12 < ldq_12_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_12_bits_youngest_stq_idx);	// @[lsu.scala:209:16, :1042:26, :1079:32, :1108:{15,39}, :1109:{31,52}, util.scala:363:{52,64,72,78}]
  wire              _GEN_1056 = _T_714 & searcher_is_older_12 & (_T_721 | l_forwarders_12_0) & ~s1_executing_loads_12 & ldq_12_bits_observed;	// @[lsu.scala:209:16, :304:5, :1058:35, :1077:63, :1100:37, :1117:47, :1118:37, :1120:34, :1121:54, :1122:17, :1123:34, :1124:36, util.scala:363:72]
  wire              _temp_bits_WIRE_1_36 = ~_T_692 & (_T_704 ? _T_708 : _GEN_1056);	// @[lsu.scala:304:5, :1055:34, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1118:37, :1120:34, :1123:34, :1124:36]
  wire [4:0]        l_forward_stq_idx_13 = l_forwarders_13_0 ? wb_forward_stq_idx_0 : ldq_13_bits_forward_stq_idx;	// @[lsu.scala:209:16, :1069:36, :1077:63, :1079:32]
  wire              _T_744 = ~ldq_13_bits_forward_std_val | l_forward_stq_idx_13 != lcam_stq_idx_0 & (l_forward_stq_idx_13 < lcam_stq_idx_0 ^ l_forward_stq_idx_13 < ldq_13_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_13_bits_youngest_stq_idx);	// @[lsu.scala:209:16, :1042:26, :1079:32, :1108:{15,39}, :1109:{31,52}, util.scala:363:{52,64,72,78}]
  wire              _GEN_1057 = _T_750 & searcher_is_older_13 & (_T_757 | l_forwarders_13_0) & ~s1_executing_loads_13 & ldq_13_bits_observed;	// @[lsu.scala:209:16, :304:5, :1058:35, :1077:63, :1100:37, :1117:47, :1118:37, :1120:34, :1121:54, :1122:17, :1123:34, :1124:36, util.scala:363:72]
  wire              _temp_bits_WIRE_1_37 = ~_T_728 & (_T_740 ? _T_744 : _GEN_1057);	// @[lsu.scala:304:5, :1055:34, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1118:37, :1120:34, :1123:34, :1124:36]
  wire [4:0]        l_forward_stq_idx_14 = l_forwarders_14_0 ? wb_forward_stq_idx_0 : ldq_14_bits_forward_stq_idx;	// @[lsu.scala:209:16, :1069:36, :1077:63, :1079:32]
  wire              _T_780 = ~ldq_14_bits_forward_std_val | l_forward_stq_idx_14 != lcam_stq_idx_0 & (l_forward_stq_idx_14 < lcam_stq_idx_0 ^ l_forward_stq_idx_14 < ldq_14_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_14_bits_youngest_stq_idx);	// @[lsu.scala:209:16, :1042:26, :1079:32, :1108:{15,39}, :1109:{31,52}, util.scala:363:{52,64,72,78}]
  wire              _GEN_1058 = _T_786 & searcher_is_older_14 & (_T_793 | l_forwarders_14_0) & ~s1_executing_loads_14 & ldq_14_bits_observed;	// @[lsu.scala:209:16, :304:5, :1058:35, :1077:63, :1100:37, :1117:47, :1118:37, :1120:34, :1121:54, :1122:17, :1123:34, :1124:36, util.scala:363:72]
  wire              _temp_bits_WIRE_1_38 = ~_T_764 & (_T_776 ? _T_780 : _GEN_1058);	// @[lsu.scala:304:5, :1055:34, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1118:37, :1120:34, :1123:34, :1124:36]
  wire [4:0]        l_forward_stq_idx_15 = l_forwarders_15_0 ? wb_forward_stq_idx_0 : ldq_15_bits_forward_stq_idx;	// @[lsu.scala:209:16, :1069:36, :1077:63, :1079:32]
  wire              _T_816 = ~ldq_15_bits_forward_std_val | l_forward_stq_idx_15 != lcam_stq_idx_0 & (l_forward_stq_idx_15 < lcam_stq_idx_0 ^ l_forward_stq_idx_15 < ldq_15_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_15_bits_youngest_stq_idx);	// @[lsu.scala:209:16, :1042:26, :1079:32, :1108:{15,39}, :1109:{31,52}, util.scala:363:{52,64,72,78}]
  wire              _GEN_1059 = _T_822 & searcher_is_older_15 & (_T_829 | l_forwarders_15_0) & ~s1_executing_loads_15 & ldq_15_bits_observed;	// @[lsu.scala:209:16, :304:5, :1058:35, :1077:63, :1100:37, :1117:47, :1118:37, :1120:34, :1121:54, :1122:17, :1123:34, :1124:36, util.scala:363:72]
  wire              _temp_bits_WIRE_1_39 = ~_T_800 & (_T_812 ? _T_816 : _GEN_1059);	// @[lsu.scala:304:5, :1055:34, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1118:37, :1120:34, :1123:34, :1124:36]
  wire [4:0]        l_forward_stq_idx_16 = l_forwarders_16_0 ? wb_forward_stq_idx_0 : ldq_16_bits_forward_stq_idx;	// @[lsu.scala:209:16, :1069:36, :1077:63, :1079:32]
  wire              _T_852 = ~ldq_16_bits_forward_std_val | l_forward_stq_idx_16 != lcam_stq_idx_0 & (l_forward_stq_idx_16 < lcam_stq_idx_0 ^ l_forward_stq_idx_16 < ldq_16_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_16_bits_youngest_stq_idx);	// @[lsu.scala:209:16, :1042:26, :1079:32, :1108:{15,39}, :1109:{31,52}, util.scala:363:{52,64,72,78}]
  wire              _GEN_1060 = _T_858 & searcher_is_older_16 & (_T_865 | l_forwarders_16_0) & ~s1_executing_loads_16 & ldq_16_bits_observed;	// @[lsu.scala:209:16, :304:5, :1058:35, :1077:63, :1100:37, :1117:47, :1118:37, :1120:34, :1121:54, :1122:17, :1123:34, :1124:36, util.scala:363:72]
  wire              _temp_bits_WIRE_1_40 = ~_T_836 & (_T_848 ? _T_852 : _GEN_1060);	// @[lsu.scala:304:5, :1055:34, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1118:37, :1120:34, :1123:34, :1124:36]
  wire [4:0]        l_forward_stq_idx_17 = l_forwarders_17_0 ? wb_forward_stq_idx_0 : ldq_17_bits_forward_stq_idx;	// @[lsu.scala:209:16, :1069:36, :1077:63, :1079:32]
  wire              _T_888 = ~ldq_17_bits_forward_std_val | l_forward_stq_idx_17 != lcam_stq_idx_0 & (l_forward_stq_idx_17 < lcam_stq_idx_0 ^ l_forward_stq_idx_17 < ldq_17_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_17_bits_youngest_stq_idx);	// @[lsu.scala:209:16, :1042:26, :1079:32, :1108:{15,39}, :1109:{31,52}, util.scala:363:{52,64,72,78}]
  wire              _GEN_1061 = _T_894 & searcher_is_older_17 & (_T_901 | l_forwarders_17_0) & ~s1_executing_loads_17 & ldq_17_bits_observed;	// @[lsu.scala:209:16, :304:5, :1058:35, :1077:63, :1100:37, :1117:47, :1118:37, :1120:34, :1121:54, :1122:17, :1123:34, :1124:36, util.scala:363:72]
  wire              _temp_bits_WIRE_1_41 = ~_T_872 & (_T_884 ? _T_888 : _GEN_1061);	// @[lsu.scala:304:5, :1055:34, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1118:37, :1120:34, :1123:34, :1124:36]
  wire [4:0]        l_forward_stq_idx_18 = l_forwarders_18_0 ? wb_forward_stq_idx_0 : ldq_18_bits_forward_stq_idx;	// @[lsu.scala:209:16, :1069:36, :1077:63, :1079:32]
  wire              _T_924 = ~ldq_18_bits_forward_std_val | l_forward_stq_idx_18 != lcam_stq_idx_0 & (l_forward_stq_idx_18 < lcam_stq_idx_0 ^ l_forward_stq_idx_18 < ldq_18_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_18_bits_youngest_stq_idx);	// @[lsu.scala:209:16, :1042:26, :1079:32, :1108:{15,39}, :1109:{31,52}, util.scala:363:{52,64,72,78}]
  wire              _GEN_1062 = _T_930 & searcher_is_older_18 & (_T_937 | l_forwarders_18_0) & ~s1_executing_loads_18 & ldq_18_bits_observed;	// @[lsu.scala:209:16, :304:5, :1058:35, :1077:63, :1100:37, :1117:47, :1118:37, :1120:34, :1121:54, :1122:17, :1123:34, :1124:36, util.scala:363:72]
  wire              _temp_bits_WIRE_1_42 = ~_T_908 & (_T_920 ? _T_924 : _GEN_1062);	// @[lsu.scala:304:5, :1055:34, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1118:37, :1120:34, :1123:34, :1124:36]
  wire [4:0]        l_forward_stq_idx_19 = l_forwarders_19_0 ? wb_forward_stq_idx_0 : ldq_19_bits_forward_stq_idx;	// @[lsu.scala:209:16, :1069:36, :1077:63, :1079:32]
  wire              _T_960 = ~ldq_19_bits_forward_std_val | l_forward_stq_idx_19 != lcam_stq_idx_0 & (l_forward_stq_idx_19 < lcam_stq_idx_0 ^ l_forward_stq_idx_19 < ldq_19_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_19_bits_youngest_stq_idx);	// @[lsu.scala:209:16, :1042:26, :1079:32, :1108:{15,39}, :1109:{31,52}, util.scala:363:{52,64,72,78}]
  wire              _GEN_1063 = _T_966 & searcher_is_older_19 & (_T_973 | l_forwarders_19_0) & ~s1_executing_loads_19 & ldq_19_bits_observed;	// @[lsu.scala:209:16, :304:5, :1058:35, :1077:63, :1100:37, :1117:47, :1118:37, :1120:34, :1121:54, :1122:17, :1123:34, :1124:36, util.scala:363:72]
  wire              _temp_bits_WIRE_1_43 = ~_T_944 & (_T_956 ? _T_960 : _GEN_1063);	// @[lsu.scala:304:5, :1055:34, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1118:37, :1120:34, :1123:34, :1124:36]
  wire [4:0]        l_forward_stq_idx_20 = l_forwarders_20_0 ? wb_forward_stq_idx_0 : ldq_20_bits_forward_stq_idx;	// @[lsu.scala:209:16, :1069:36, :1077:63, :1079:32]
  wire              _T_996 = ~ldq_20_bits_forward_std_val | l_forward_stq_idx_20 != lcam_stq_idx_0 & (l_forward_stq_idx_20 < lcam_stq_idx_0 ^ l_forward_stq_idx_20 < ldq_20_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_20_bits_youngest_stq_idx);	// @[lsu.scala:209:16, :1042:26, :1079:32, :1108:{15,39}, :1109:{31,52}, util.scala:363:{52,64,72,78}]
  wire              _GEN_1064 = _T_1002 & searcher_is_older_20 & (_T_1009 | l_forwarders_20_0) & ~s1_executing_loads_20 & ldq_20_bits_observed;	// @[lsu.scala:209:16, :304:5, :1058:35, :1077:63, :1100:37, :1117:47, :1118:37, :1120:34, :1121:54, :1122:17, :1123:34, :1124:36, util.scala:363:72]
  wire              _temp_bits_WIRE_1_44 = ~_T_980 & (_T_992 ? _T_996 : _GEN_1064);	// @[lsu.scala:304:5, :1055:34, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1118:37, :1120:34, :1123:34, :1124:36]
  wire [4:0]        l_forward_stq_idx_21 = l_forwarders_21_0 ? wb_forward_stq_idx_0 : ldq_21_bits_forward_stq_idx;	// @[lsu.scala:209:16, :1069:36, :1077:63, :1079:32]
  wire              _T_1032 = ~ldq_21_bits_forward_std_val | l_forward_stq_idx_21 != lcam_stq_idx_0 & (l_forward_stq_idx_21 < lcam_stq_idx_0 ^ l_forward_stq_idx_21 < ldq_21_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_21_bits_youngest_stq_idx);	// @[lsu.scala:209:16, :1042:26, :1079:32, :1108:{15,39}, :1109:{31,52}, util.scala:363:{52,64,72,78}]
  wire              _GEN_1065 = _T_1038 & searcher_is_older_21 & (_T_1045 | l_forwarders_21_0) & ~s1_executing_loads_21 & ldq_21_bits_observed;	// @[lsu.scala:209:16, :304:5, :1058:35, :1077:63, :1100:37, :1117:47, :1118:37, :1120:34, :1121:54, :1122:17, :1123:34, :1124:36, util.scala:363:72]
  wire              _temp_bits_WIRE_1_45 = ~_T_1016 & (_T_1028 ? _T_1032 : _GEN_1065);	// @[lsu.scala:304:5, :1055:34, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1118:37, :1120:34, :1123:34, :1124:36]
  wire [4:0]        l_forward_stq_idx_22 = l_forwarders_22_0 ? wb_forward_stq_idx_0 : ldq_22_bits_forward_stq_idx;	// @[lsu.scala:209:16, :1069:36, :1077:63, :1079:32]
  wire              _T_1068 = ~ldq_22_bits_forward_std_val | l_forward_stq_idx_22 != lcam_stq_idx_0 & (l_forward_stq_idx_22 < lcam_stq_idx_0 ^ l_forward_stq_idx_22 < ldq_22_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_22_bits_youngest_stq_idx);	// @[lsu.scala:209:16, :1042:26, :1079:32, :1108:{15,39}, :1109:{31,52}, util.scala:363:{52,64,72,78}]
  wire              _GEN_1066 = _T_1074 & searcher_is_older_22 & (_T_1081 | l_forwarders_22_0) & ~s1_executing_loads_22 & ldq_22_bits_observed;	// @[lsu.scala:209:16, :304:5, :1058:35, :1077:63, :1100:37, :1117:47, :1118:37, :1120:34, :1121:54, :1122:17, :1123:34, :1124:36, util.scala:363:72]
  wire              _temp_bits_WIRE_1_46 = ~_T_1052 & (_T_1064 ? _T_1068 : _GEN_1066);	// @[lsu.scala:304:5, :1055:34, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1118:37, :1120:34, :1123:34, :1124:36]
  wire [4:0]        l_forward_stq_idx_23 = l_forwarders_23_0 ? wb_forward_stq_idx_0 : ldq_23_bits_forward_stq_idx;	// @[lsu.scala:209:16, :1069:36, :1077:63, :1079:32]
  wire              _T_1104 = ~ldq_23_bits_forward_std_val | l_forward_stq_idx_23 != lcam_stq_idx_0 & (l_forward_stq_idx_23 < lcam_stq_idx_0 ^ l_forward_stq_idx_23 < ldq_23_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_23_bits_youngest_stq_idx);	// @[lsu.scala:209:16, :1042:26, :1079:32, :1108:{15,39}, :1109:{31,52}, util.scala:363:{52,64,72,78}]
  wire              _GEN_1067 = _T_1110 & searcher_is_older_23 & (_T_1117 | l_forwarders_23_0) & ~s1_executing_loads_23 & ldq_23_bits_observed;	// @[lsu.scala:209:16, :304:5, :1058:35, :1077:63, :1100:37, :1117:47, :1118:37, :1120:34, :1121:54, :1122:17, :1123:34, :1124:36, util.scala:363:72]
  wire              _temp_bits_WIRE_1_47 = ~_T_1088 & (_T_1100 ? _T_1104 : _GEN_1067);	// @[lsu.scala:304:5, :1055:34, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1118:37, :1120:34, :1123:34, :1124:36]
  wire              _GEN_1068 = (_GEN_380 | ~_T_1110 | searcher_is_older_23 | ~(_T_1116 & _T_1119 & _GEN_1021)) & (_GEN_377 | ~_T_1074 | searcher_is_older_22 | ~(_T_1080 & _T_1083 & _GEN_1021)) & (_GEN_374 | ~_T_1038 | searcher_is_older_21 | ~(_T_1044 & _T_1047 & _GEN_1021)) & (_GEN_371 | ~_T_1002 | searcher_is_older_20 | ~(_T_1008 & _T_1011 & _GEN_1021)) & (_GEN_368 | ~_T_966 | searcher_is_older_19 | ~(_T_972 & _T_975 & _GEN_1021)) & (_GEN_365 | ~_T_930 | searcher_is_older_18 | ~(_T_936 & _T_939 & _GEN_1021)) & (_GEN_362 | ~_T_894 | searcher_is_older_17 | ~(_T_900 & _T_903 & _GEN_1021)) & (_GEN_359 | ~_T_858 | searcher_is_older_16 | ~(_T_864 & _T_867 & _GEN_1021)) & (_GEN_356 | ~_T_822 | searcher_is_older_15 | ~(_T_828 & _T_831 & _GEN_1021)) & (_GEN_353 | ~_T_786 | searcher_is_older_14 | ~(_T_792 & _T_795 & _GEN_1021)) & (_GEN_350 | ~_T_750 | searcher_is_older_13 | ~(_T_756 & _T_759 & _GEN_1021)) & (_GEN_347 | ~_T_714 | searcher_is_older_12 | ~(_T_720 & _T_723 & _GEN_1021)) & (_GEN_344 | ~_T_678 | searcher_is_older_11 | ~(_T_684 & _T_687 & _GEN_1021)) & (_GEN_341 | ~_T_642 | searcher_is_older_10 | ~(_T_648 & _T_651 & _GEN_1021)) & (_GEN_338 | ~_T_606 | searcher_is_older_9 | ~(_T_612 & _T_615 & _GEN_1021)) & (_GEN_335 | ~_T_570 | searcher_is_older_8 | ~(_T_576 & _T_579 & _GEN_1021)) & (_GEN_332 | ~_T_534 | searcher_is_older_7 | ~(_T_540 & _T_543 & _GEN_1021)) & (_GEN_329 | ~_T_498 | searcher_is_older_6 | ~(_T_504 & _T_507 & _GEN_1021)) & (_GEN_326 | ~_T_462 | searcher_is_older_5 | ~(_T_468 & _T_471 & _GEN_1021)) & (_GEN_323 | ~_T_426 | searcher_is_older_4 | ~(_T_432 & _T_435 & _GEN_1021)) & (_GEN_320 | ~_T_390 | searcher_is_older_3 | ~(_T_396 & _T_399 & _GEN_1021)) & (_GEN_317 | ~_T_354 | searcher_is_older_2 | ~(_T_360 & _T_363 & _GEN_1021)) & (_GEN_314 | ~_T_318 | searcher_is_older_1 | ~(_T_324 & _T_327 & _GEN_1021)) & (_GEN_311 | ~_T_282 | searcher_is_older | ~((|lcam_ldq_idx_0) & _T_291 & _GEN_1021)) & s1_executing_loads_0;	// @[lsu.scala:1038:26, :1058:35, :1059:36, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1132:48, util.scala:363:72]
  wire              _GEN_1069 = (_GEN_380 | ~_T_1110 | searcher_is_older_23 | ~(_T_1116 & _T_1119 & _GEN_1022)) & (_GEN_377 | ~_T_1074 | searcher_is_older_22 | ~(_T_1080 & _T_1083 & _GEN_1022)) & (_GEN_374 | ~_T_1038 | searcher_is_older_21 | ~(_T_1044 & _T_1047 & _GEN_1022)) & (_GEN_371 | ~_T_1002 | searcher_is_older_20 | ~(_T_1008 & _T_1011 & _GEN_1022)) & (_GEN_368 | ~_T_966 | searcher_is_older_19 | ~(_T_972 & _T_975 & _GEN_1022)) & (_GEN_365 | ~_T_930 | searcher_is_older_18 | ~(_T_936 & _T_939 & _GEN_1022)) & (_GEN_362 | ~_T_894 | searcher_is_older_17 | ~(_T_900 & _T_903 & _GEN_1022)) & (_GEN_359 | ~_T_858 | searcher_is_older_16 | ~(_T_864 & _T_867 & _GEN_1022)) & (_GEN_356 | ~_T_822 | searcher_is_older_15 | ~(_T_828 & _T_831 & _GEN_1022)) & (_GEN_353 | ~_T_786 | searcher_is_older_14 | ~(_T_792 & _T_795 & _GEN_1022)) & (_GEN_350 | ~_T_750 | searcher_is_older_13 | ~(_T_756 & _T_759 & _GEN_1022)) & (_GEN_347 | ~_T_714 | searcher_is_older_12 | ~(_T_720 & _T_723 & _GEN_1022)) & (_GEN_344 | ~_T_678 | searcher_is_older_11 | ~(_T_684 & _T_687 & _GEN_1022)) & (_GEN_341 | ~_T_642 | searcher_is_older_10 | ~(_T_648 & _T_651 & _GEN_1022)) & (_GEN_338 | ~_T_606 | searcher_is_older_9 | ~(_T_612 & _T_615 & _GEN_1022)) & (_GEN_335 | ~_T_570 | searcher_is_older_8 | ~(_T_576 & _T_579 & _GEN_1022)) & (_GEN_332 | ~_T_534 | searcher_is_older_7 | ~(_T_540 & _T_543 & _GEN_1022)) & (_GEN_329 | ~_T_498 | searcher_is_older_6 | ~(_T_504 & _T_507 & _GEN_1022)) & (_GEN_326 | ~_T_462 | searcher_is_older_5 | ~(_T_468 & _T_471 & _GEN_1022)) & (_GEN_323 | ~_T_426 | searcher_is_older_4 | ~(_T_432 & _T_435 & _GEN_1022)) & (_GEN_320 | ~_T_390 | searcher_is_older_3 | ~(_T_396 & _T_399 & _GEN_1022)) & (_GEN_317 | ~_T_354 | searcher_is_older_2 | ~(_T_360 & _T_363 & _GEN_1022)) & (_GEN_314 | ~_T_318 | searcher_is_older_1 | ~(_T_324 & _T_327 & _GEN_1022)) & (_GEN_311 | ~_T_282 | searcher_is_older | ~((|lcam_ldq_idx_0) & _T_291 & _GEN_1022)) & s1_executing_loads_1;	// @[lsu.scala:1038:26, :1058:35, :1059:36, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1132:48, util.scala:363:72]
  wire              _GEN_1070 = (_GEN_380 | ~_T_1110 | searcher_is_older_23 | ~(_T_1116 & _T_1119 & _GEN_1023)) & (_GEN_377 | ~_T_1074 | searcher_is_older_22 | ~(_T_1080 & _T_1083 & _GEN_1023)) & (_GEN_374 | ~_T_1038 | searcher_is_older_21 | ~(_T_1044 & _T_1047 & _GEN_1023)) & (_GEN_371 | ~_T_1002 | searcher_is_older_20 | ~(_T_1008 & _T_1011 & _GEN_1023)) & (_GEN_368 | ~_T_966 | searcher_is_older_19 | ~(_T_972 & _T_975 & _GEN_1023)) & (_GEN_365 | ~_T_930 | searcher_is_older_18 | ~(_T_936 & _T_939 & _GEN_1023)) & (_GEN_362 | ~_T_894 | searcher_is_older_17 | ~(_T_900 & _T_903 & _GEN_1023)) & (_GEN_359 | ~_T_858 | searcher_is_older_16 | ~(_T_864 & _T_867 & _GEN_1023)) & (_GEN_356 | ~_T_822 | searcher_is_older_15 | ~(_T_828 & _T_831 & _GEN_1023)) & (_GEN_353 | ~_T_786 | searcher_is_older_14 | ~(_T_792 & _T_795 & _GEN_1023)) & (_GEN_350 | ~_T_750 | searcher_is_older_13 | ~(_T_756 & _T_759 & _GEN_1023)) & (_GEN_347 | ~_T_714 | searcher_is_older_12 | ~(_T_720 & _T_723 & _GEN_1023)) & (_GEN_344 | ~_T_678 | searcher_is_older_11 | ~(_T_684 & _T_687 & _GEN_1023)) & (_GEN_341 | ~_T_642 | searcher_is_older_10 | ~(_T_648 & _T_651 & _GEN_1023)) & (_GEN_338 | ~_T_606 | searcher_is_older_9 | ~(_T_612 & _T_615 & _GEN_1023)) & (_GEN_335 | ~_T_570 | searcher_is_older_8 | ~(_T_576 & _T_579 & _GEN_1023)) & (_GEN_332 | ~_T_534 | searcher_is_older_7 | ~(_T_540 & _T_543 & _GEN_1023)) & (_GEN_329 | ~_T_498 | searcher_is_older_6 | ~(_T_504 & _T_507 & _GEN_1023)) & (_GEN_326 | ~_T_462 | searcher_is_older_5 | ~(_T_468 & _T_471 & _GEN_1023)) & (_GEN_323 | ~_T_426 | searcher_is_older_4 | ~(_T_432 & _T_435 & _GEN_1023)) & (_GEN_320 | ~_T_390 | searcher_is_older_3 | ~(_T_396 & _T_399 & _GEN_1023)) & (_GEN_317 | ~_T_354 | searcher_is_older_2 | ~(_T_360 & _T_363 & _GEN_1023)) & (_GEN_314 | ~_T_318 | searcher_is_older_1 | ~(_T_324 & _T_327 & _GEN_1023)) & (_GEN_311 | ~_T_282 | searcher_is_older | ~((|lcam_ldq_idx_0) & _T_291 & _GEN_1023)) & s1_executing_loads_2;	// @[lsu.scala:1038:26, :1058:35, :1059:36, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1132:48, util.scala:363:72]
  wire              _GEN_1071 = (_GEN_380 | ~_T_1110 | searcher_is_older_23 | ~(_T_1116 & _T_1119 & _GEN_1024)) & (_GEN_377 | ~_T_1074 | searcher_is_older_22 | ~(_T_1080 & _T_1083 & _GEN_1024)) & (_GEN_374 | ~_T_1038 | searcher_is_older_21 | ~(_T_1044 & _T_1047 & _GEN_1024)) & (_GEN_371 | ~_T_1002 | searcher_is_older_20 | ~(_T_1008 & _T_1011 & _GEN_1024)) & (_GEN_368 | ~_T_966 | searcher_is_older_19 | ~(_T_972 & _T_975 & _GEN_1024)) & (_GEN_365 | ~_T_930 | searcher_is_older_18 | ~(_T_936 & _T_939 & _GEN_1024)) & (_GEN_362 | ~_T_894 | searcher_is_older_17 | ~(_T_900 & _T_903 & _GEN_1024)) & (_GEN_359 | ~_T_858 | searcher_is_older_16 | ~(_T_864 & _T_867 & _GEN_1024)) & (_GEN_356 | ~_T_822 | searcher_is_older_15 | ~(_T_828 & _T_831 & _GEN_1024)) & (_GEN_353 | ~_T_786 | searcher_is_older_14 | ~(_T_792 & _T_795 & _GEN_1024)) & (_GEN_350 | ~_T_750 | searcher_is_older_13 | ~(_T_756 & _T_759 & _GEN_1024)) & (_GEN_347 | ~_T_714 | searcher_is_older_12 | ~(_T_720 & _T_723 & _GEN_1024)) & (_GEN_344 | ~_T_678 | searcher_is_older_11 | ~(_T_684 & _T_687 & _GEN_1024)) & (_GEN_341 | ~_T_642 | searcher_is_older_10 | ~(_T_648 & _T_651 & _GEN_1024)) & (_GEN_338 | ~_T_606 | searcher_is_older_9 | ~(_T_612 & _T_615 & _GEN_1024)) & (_GEN_335 | ~_T_570 | searcher_is_older_8 | ~(_T_576 & _T_579 & _GEN_1024)) & (_GEN_332 | ~_T_534 | searcher_is_older_7 | ~(_T_540 & _T_543 & _GEN_1024)) & (_GEN_329 | ~_T_498 | searcher_is_older_6 | ~(_T_504 & _T_507 & _GEN_1024)) & (_GEN_326 | ~_T_462 | searcher_is_older_5 | ~(_T_468 & _T_471 & _GEN_1024)) & (_GEN_323 | ~_T_426 | searcher_is_older_4 | ~(_T_432 & _T_435 & _GEN_1024)) & (_GEN_320 | ~_T_390 | searcher_is_older_3 | ~(_T_396 & _T_399 & _GEN_1024)) & (_GEN_317 | ~_T_354 | searcher_is_older_2 | ~(_T_360 & _T_363 & _GEN_1024)) & (_GEN_314 | ~_T_318 | searcher_is_older_1 | ~(_T_324 & _T_327 & _GEN_1024)) & (_GEN_311 | ~_T_282 | searcher_is_older | ~((|lcam_ldq_idx_0) & _T_291 & _GEN_1024)) & s1_executing_loads_3;	// @[lsu.scala:1038:26, :1058:35, :1059:36, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1132:48, util.scala:363:72]
  wire              _GEN_1072 = (_GEN_380 | ~_T_1110 | searcher_is_older_23 | ~(_T_1116 & _T_1119 & _GEN_1025)) & (_GEN_377 | ~_T_1074 | searcher_is_older_22 | ~(_T_1080 & _T_1083 & _GEN_1025)) & (_GEN_374 | ~_T_1038 | searcher_is_older_21 | ~(_T_1044 & _T_1047 & _GEN_1025)) & (_GEN_371 | ~_T_1002 | searcher_is_older_20 | ~(_T_1008 & _T_1011 & _GEN_1025)) & (_GEN_368 | ~_T_966 | searcher_is_older_19 | ~(_T_972 & _T_975 & _GEN_1025)) & (_GEN_365 | ~_T_930 | searcher_is_older_18 | ~(_T_936 & _T_939 & _GEN_1025)) & (_GEN_362 | ~_T_894 | searcher_is_older_17 | ~(_T_900 & _T_903 & _GEN_1025)) & (_GEN_359 | ~_T_858 | searcher_is_older_16 | ~(_T_864 & _T_867 & _GEN_1025)) & (_GEN_356 | ~_T_822 | searcher_is_older_15 | ~(_T_828 & _T_831 & _GEN_1025)) & (_GEN_353 | ~_T_786 | searcher_is_older_14 | ~(_T_792 & _T_795 & _GEN_1025)) & (_GEN_350 | ~_T_750 | searcher_is_older_13 | ~(_T_756 & _T_759 & _GEN_1025)) & (_GEN_347 | ~_T_714 | searcher_is_older_12 | ~(_T_720 & _T_723 & _GEN_1025)) & (_GEN_344 | ~_T_678 | searcher_is_older_11 | ~(_T_684 & _T_687 & _GEN_1025)) & (_GEN_341 | ~_T_642 | searcher_is_older_10 | ~(_T_648 & _T_651 & _GEN_1025)) & (_GEN_338 | ~_T_606 | searcher_is_older_9 | ~(_T_612 & _T_615 & _GEN_1025)) & (_GEN_335 | ~_T_570 | searcher_is_older_8 | ~(_T_576 & _T_579 & _GEN_1025)) & (_GEN_332 | ~_T_534 | searcher_is_older_7 | ~(_T_540 & _T_543 & _GEN_1025)) & (_GEN_329 | ~_T_498 | searcher_is_older_6 | ~(_T_504 & _T_507 & _GEN_1025)) & (_GEN_326 | ~_T_462 | searcher_is_older_5 | ~(_T_468 & _T_471 & _GEN_1025)) & (_GEN_323 | ~_T_426 | searcher_is_older_4 | ~(_T_432 & _T_435 & _GEN_1025)) & (_GEN_320 | ~_T_390 | searcher_is_older_3 | ~(_T_396 & _T_399 & _GEN_1025)) & (_GEN_317 | ~_T_354 | searcher_is_older_2 | ~(_T_360 & _T_363 & _GEN_1025)) & (_GEN_314 | ~_T_318 | searcher_is_older_1 | ~(_T_324 & _T_327 & _GEN_1025)) & (_GEN_311 | ~_T_282 | searcher_is_older | ~((|lcam_ldq_idx_0) & _T_291 & _GEN_1025)) & s1_executing_loads_4;	// @[lsu.scala:1038:26, :1058:35, :1059:36, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1132:48, util.scala:363:72]
  wire              _GEN_1073 = (_GEN_380 | ~_T_1110 | searcher_is_older_23 | ~(_T_1116 & _T_1119 & _GEN_1026)) & (_GEN_377 | ~_T_1074 | searcher_is_older_22 | ~(_T_1080 & _T_1083 & _GEN_1026)) & (_GEN_374 | ~_T_1038 | searcher_is_older_21 | ~(_T_1044 & _T_1047 & _GEN_1026)) & (_GEN_371 | ~_T_1002 | searcher_is_older_20 | ~(_T_1008 & _T_1011 & _GEN_1026)) & (_GEN_368 | ~_T_966 | searcher_is_older_19 | ~(_T_972 & _T_975 & _GEN_1026)) & (_GEN_365 | ~_T_930 | searcher_is_older_18 | ~(_T_936 & _T_939 & _GEN_1026)) & (_GEN_362 | ~_T_894 | searcher_is_older_17 | ~(_T_900 & _T_903 & _GEN_1026)) & (_GEN_359 | ~_T_858 | searcher_is_older_16 | ~(_T_864 & _T_867 & _GEN_1026)) & (_GEN_356 | ~_T_822 | searcher_is_older_15 | ~(_T_828 & _T_831 & _GEN_1026)) & (_GEN_353 | ~_T_786 | searcher_is_older_14 | ~(_T_792 & _T_795 & _GEN_1026)) & (_GEN_350 | ~_T_750 | searcher_is_older_13 | ~(_T_756 & _T_759 & _GEN_1026)) & (_GEN_347 | ~_T_714 | searcher_is_older_12 | ~(_T_720 & _T_723 & _GEN_1026)) & (_GEN_344 | ~_T_678 | searcher_is_older_11 | ~(_T_684 & _T_687 & _GEN_1026)) & (_GEN_341 | ~_T_642 | searcher_is_older_10 | ~(_T_648 & _T_651 & _GEN_1026)) & (_GEN_338 | ~_T_606 | searcher_is_older_9 | ~(_T_612 & _T_615 & _GEN_1026)) & (_GEN_335 | ~_T_570 | searcher_is_older_8 | ~(_T_576 & _T_579 & _GEN_1026)) & (_GEN_332 | ~_T_534 | searcher_is_older_7 | ~(_T_540 & _T_543 & _GEN_1026)) & (_GEN_329 | ~_T_498 | searcher_is_older_6 | ~(_T_504 & _T_507 & _GEN_1026)) & (_GEN_326 | ~_T_462 | searcher_is_older_5 | ~(_T_468 & _T_471 & _GEN_1026)) & (_GEN_323 | ~_T_426 | searcher_is_older_4 | ~(_T_432 & _T_435 & _GEN_1026)) & (_GEN_320 | ~_T_390 | searcher_is_older_3 | ~(_T_396 & _T_399 & _GEN_1026)) & (_GEN_317 | ~_T_354 | searcher_is_older_2 | ~(_T_360 & _T_363 & _GEN_1026)) & (_GEN_314 | ~_T_318 | searcher_is_older_1 | ~(_T_324 & _T_327 & _GEN_1026)) & (_GEN_311 | ~_T_282 | searcher_is_older | ~((|lcam_ldq_idx_0) & _T_291 & _GEN_1026)) & s1_executing_loads_5;	// @[lsu.scala:1038:26, :1058:35, :1059:36, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1132:48, util.scala:363:72]
  wire              _GEN_1074 = (_GEN_380 | ~_T_1110 | searcher_is_older_23 | ~(_T_1116 & _T_1119 & _GEN_1027)) & (_GEN_377 | ~_T_1074 | searcher_is_older_22 | ~(_T_1080 & _T_1083 & _GEN_1027)) & (_GEN_374 | ~_T_1038 | searcher_is_older_21 | ~(_T_1044 & _T_1047 & _GEN_1027)) & (_GEN_371 | ~_T_1002 | searcher_is_older_20 | ~(_T_1008 & _T_1011 & _GEN_1027)) & (_GEN_368 | ~_T_966 | searcher_is_older_19 | ~(_T_972 & _T_975 & _GEN_1027)) & (_GEN_365 | ~_T_930 | searcher_is_older_18 | ~(_T_936 & _T_939 & _GEN_1027)) & (_GEN_362 | ~_T_894 | searcher_is_older_17 | ~(_T_900 & _T_903 & _GEN_1027)) & (_GEN_359 | ~_T_858 | searcher_is_older_16 | ~(_T_864 & _T_867 & _GEN_1027)) & (_GEN_356 | ~_T_822 | searcher_is_older_15 | ~(_T_828 & _T_831 & _GEN_1027)) & (_GEN_353 | ~_T_786 | searcher_is_older_14 | ~(_T_792 & _T_795 & _GEN_1027)) & (_GEN_350 | ~_T_750 | searcher_is_older_13 | ~(_T_756 & _T_759 & _GEN_1027)) & (_GEN_347 | ~_T_714 | searcher_is_older_12 | ~(_T_720 & _T_723 & _GEN_1027)) & (_GEN_344 | ~_T_678 | searcher_is_older_11 | ~(_T_684 & _T_687 & _GEN_1027)) & (_GEN_341 | ~_T_642 | searcher_is_older_10 | ~(_T_648 & _T_651 & _GEN_1027)) & (_GEN_338 | ~_T_606 | searcher_is_older_9 | ~(_T_612 & _T_615 & _GEN_1027)) & (_GEN_335 | ~_T_570 | searcher_is_older_8 | ~(_T_576 & _T_579 & _GEN_1027)) & (_GEN_332 | ~_T_534 | searcher_is_older_7 | ~(_T_540 & _T_543 & _GEN_1027)) & (_GEN_329 | ~_T_498 | searcher_is_older_6 | ~(_T_504 & _T_507 & _GEN_1027)) & (_GEN_326 | ~_T_462 | searcher_is_older_5 | ~(_T_468 & _T_471 & _GEN_1027)) & (_GEN_323 | ~_T_426 | searcher_is_older_4 | ~(_T_432 & _T_435 & _GEN_1027)) & (_GEN_320 | ~_T_390 | searcher_is_older_3 | ~(_T_396 & _T_399 & _GEN_1027)) & (_GEN_317 | ~_T_354 | searcher_is_older_2 | ~(_T_360 & _T_363 & _GEN_1027)) & (_GEN_314 | ~_T_318 | searcher_is_older_1 | ~(_T_324 & _T_327 & _GEN_1027)) & (_GEN_311 | ~_T_282 | searcher_is_older | ~((|lcam_ldq_idx_0) & _T_291 & _GEN_1027)) & s1_executing_loads_6;	// @[lsu.scala:1038:26, :1058:35, :1059:36, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1132:48, util.scala:363:72]
  wire              _GEN_1075 = (_GEN_380 | ~_T_1110 | searcher_is_older_23 | ~(_T_1116 & _T_1119 & _GEN_1028)) & (_GEN_377 | ~_T_1074 | searcher_is_older_22 | ~(_T_1080 & _T_1083 & _GEN_1028)) & (_GEN_374 | ~_T_1038 | searcher_is_older_21 | ~(_T_1044 & _T_1047 & _GEN_1028)) & (_GEN_371 | ~_T_1002 | searcher_is_older_20 | ~(_T_1008 & _T_1011 & _GEN_1028)) & (_GEN_368 | ~_T_966 | searcher_is_older_19 | ~(_T_972 & _T_975 & _GEN_1028)) & (_GEN_365 | ~_T_930 | searcher_is_older_18 | ~(_T_936 & _T_939 & _GEN_1028)) & (_GEN_362 | ~_T_894 | searcher_is_older_17 | ~(_T_900 & _T_903 & _GEN_1028)) & (_GEN_359 | ~_T_858 | searcher_is_older_16 | ~(_T_864 & _T_867 & _GEN_1028)) & (_GEN_356 | ~_T_822 | searcher_is_older_15 | ~(_T_828 & _T_831 & _GEN_1028)) & (_GEN_353 | ~_T_786 | searcher_is_older_14 | ~(_T_792 & _T_795 & _GEN_1028)) & (_GEN_350 | ~_T_750 | searcher_is_older_13 | ~(_T_756 & _T_759 & _GEN_1028)) & (_GEN_347 | ~_T_714 | searcher_is_older_12 | ~(_T_720 & _T_723 & _GEN_1028)) & (_GEN_344 | ~_T_678 | searcher_is_older_11 | ~(_T_684 & _T_687 & _GEN_1028)) & (_GEN_341 | ~_T_642 | searcher_is_older_10 | ~(_T_648 & _T_651 & _GEN_1028)) & (_GEN_338 | ~_T_606 | searcher_is_older_9 | ~(_T_612 & _T_615 & _GEN_1028)) & (_GEN_335 | ~_T_570 | searcher_is_older_8 | ~(_T_576 & _T_579 & _GEN_1028)) & (_GEN_332 | ~_T_534 | searcher_is_older_7 | ~(_T_540 & _T_543 & _GEN_1028)) & (_GEN_329 | ~_T_498 | searcher_is_older_6 | ~(_T_504 & _T_507 & _GEN_1028)) & (_GEN_326 | ~_T_462 | searcher_is_older_5 | ~(_T_468 & _T_471 & _GEN_1028)) & (_GEN_323 | ~_T_426 | searcher_is_older_4 | ~(_T_432 & _T_435 & _GEN_1028)) & (_GEN_320 | ~_T_390 | searcher_is_older_3 | ~(_T_396 & _T_399 & _GEN_1028)) & (_GEN_317 | ~_T_354 | searcher_is_older_2 | ~(_T_360 & _T_363 & _GEN_1028)) & (_GEN_314 | ~_T_318 | searcher_is_older_1 | ~(_T_324 & _T_327 & _GEN_1028)) & (_GEN_311 | ~_T_282 | searcher_is_older | ~((|lcam_ldq_idx_0) & _T_291 & _GEN_1028)) & s1_executing_loads_7;	// @[lsu.scala:1038:26, :1058:35, :1059:36, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1132:48, util.scala:363:72]
  wire              _GEN_1076 = (_GEN_380 | ~_T_1110 | searcher_is_older_23 | ~(_T_1116 & _T_1119 & _GEN_1029)) & (_GEN_377 | ~_T_1074 | searcher_is_older_22 | ~(_T_1080 & _T_1083 & _GEN_1029)) & (_GEN_374 | ~_T_1038 | searcher_is_older_21 | ~(_T_1044 & _T_1047 & _GEN_1029)) & (_GEN_371 | ~_T_1002 | searcher_is_older_20 | ~(_T_1008 & _T_1011 & _GEN_1029)) & (_GEN_368 | ~_T_966 | searcher_is_older_19 | ~(_T_972 & _T_975 & _GEN_1029)) & (_GEN_365 | ~_T_930 | searcher_is_older_18 | ~(_T_936 & _T_939 & _GEN_1029)) & (_GEN_362 | ~_T_894 | searcher_is_older_17 | ~(_T_900 & _T_903 & _GEN_1029)) & (_GEN_359 | ~_T_858 | searcher_is_older_16 | ~(_T_864 & _T_867 & _GEN_1029)) & (_GEN_356 | ~_T_822 | searcher_is_older_15 | ~(_T_828 & _T_831 & _GEN_1029)) & (_GEN_353 | ~_T_786 | searcher_is_older_14 | ~(_T_792 & _T_795 & _GEN_1029)) & (_GEN_350 | ~_T_750 | searcher_is_older_13 | ~(_T_756 & _T_759 & _GEN_1029)) & (_GEN_347 | ~_T_714 | searcher_is_older_12 | ~(_T_720 & _T_723 & _GEN_1029)) & (_GEN_344 | ~_T_678 | searcher_is_older_11 | ~(_T_684 & _T_687 & _GEN_1029)) & (_GEN_341 | ~_T_642 | searcher_is_older_10 | ~(_T_648 & _T_651 & _GEN_1029)) & (_GEN_338 | ~_T_606 | searcher_is_older_9 | ~(_T_612 & _T_615 & _GEN_1029)) & (_GEN_335 | ~_T_570 | searcher_is_older_8 | ~(_T_576 & _T_579 & _GEN_1029)) & (_GEN_332 | ~_T_534 | searcher_is_older_7 | ~(_T_540 & _T_543 & _GEN_1029)) & (_GEN_329 | ~_T_498 | searcher_is_older_6 | ~(_T_504 & _T_507 & _GEN_1029)) & (_GEN_326 | ~_T_462 | searcher_is_older_5 | ~(_T_468 & _T_471 & _GEN_1029)) & (_GEN_323 | ~_T_426 | searcher_is_older_4 | ~(_T_432 & _T_435 & _GEN_1029)) & (_GEN_320 | ~_T_390 | searcher_is_older_3 | ~(_T_396 & _T_399 & _GEN_1029)) & (_GEN_317 | ~_T_354 | searcher_is_older_2 | ~(_T_360 & _T_363 & _GEN_1029)) & (_GEN_314 | ~_T_318 | searcher_is_older_1 | ~(_T_324 & _T_327 & _GEN_1029)) & (_GEN_311 | ~_T_282 | searcher_is_older | ~((|lcam_ldq_idx_0) & _T_291 & _GEN_1029)) & s1_executing_loads_8;	// @[lsu.scala:1038:26, :1058:35, :1059:36, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1132:48, util.scala:363:72]
  wire              _GEN_1077 = (_GEN_380 | ~_T_1110 | searcher_is_older_23 | ~(_T_1116 & _T_1119 & _GEN_1030)) & (_GEN_377 | ~_T_1074 | searcher_is_older_22 | ~(_T_1080 & _T_1083 & _GEN_1030)) & (_GEN_374 | ~_T_1038 | searcher_is_older_21 | ~(_T_1044 & _T_1047 & _GEN_1030)) & (_GEN_371 | ~_T_1002 | searcher_is_older_20 | ~(_T_1008 & _T_1011 & _GEN_1030)) & (_GEN_368 | ~_T_966 | searcher_is_older_19 | ~(_T_972 & _T_975 & _GEN_1030)) & (_GEN_365 | ~_T_930 | searcher_is_older_18 | ~(_T_936 & _T_939 & _GEN_1030)) & (_GEN_362 | ~_T_894 | searcher_is_older_17 | ~(_T_900 & _T_903 & _GEN_1030)) & (_GEN_359 | ~_T_858 | searcher_is_older_16 | ~(_T_864 & _T_867 & _GEN_1030)) & (_GEN_356 | ~_T_822 | searcher_is_older_15 | ~(_T_828 & _T_831 & _GEN_1030)) & (_GEN_353 | ~_T_786 | searcher_is_older_14 | ~(_T_792 & _T_795 & _GEN_1030)) & (_GEN_350 | ~_T_750 | searcher_is_older_13 | ~(_T_756 & _T_759 & _GEN_1030)) & (_GEN_347 | ~_T_714 | searcher_is_older_12 | ~(_T_720 & _T_723 & _GEN_1030)) & (_GEN_344 | ~_T_678 | searcher_is_older_11 | ~(_T_684 & _T_687 & _GEN_1030)) & (_GEN_341 | ~_T_642 | searcher_is_older_10 | ~(_T_648 & _T_651 & _GEN_1030)) & (_GEN_338 | ~_T_606 | searcher_is_older_9 | ~(_T_612 & _T_615 & _GEN_1030)) & (_GEN_335 | ~_T_570 | searcher_is_older_8 | ~(_T_576 & _T_579 & _GEN_1030)) & (_GEN_332 | ~_T_534 | searcher_is_older_7 | ~(_T_540 & _T_543 & _GEN_1030)) & (_GEN_329 | ~_T_498 | searcher_is_older_6 | ~(_T_504 & _T_507 & _GEN_1030)) & (_GEN_326 | ~_T_462 | searcher_is_older_5 | ~(_T_468 & _T_471 & _GEN_1030)) & (_GEN_323 | ~_T_426 | searcher_is_older_4 | ~(_T_432 & _T_435 & _GEN_1030)) & (_GEN_320 | ~_T_390 | searcher_is_older_3 | ~(_T_396 & _T_399 & _GEN_1030)) & (_GEN_317 | ~_T_354 | searcher_is_older_2 | ~(_T_360 & _T_363 & _GEN_1030)) & (_GEN_314 | ~_T_318 | searcher_is_older_1 | ~(_T_324 & _T_327 & _GEN_1030)) & (_GEN_311 | ~_T_282 | searcher_is_older | ~((|lcam_ldq_idx_0) & _T_291 & _GEN_1030)) & s1_executing_loads_9;	// @[lsu.scala:1038:26, :1058:35, :1059:36, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1132:48, util.scala:363:72]
  wire              _GEN_1078 = (_GEN_380 | ~_T_1110 | searcher_is_older_23 | ~(_T_1116 & _T_1119 & _GEN_1031)) & (_GEN_377 | ~_T_1074 | searcher_is_older_22 | ~(_T_1080 & _T_1083 & _GEN_1031)) & (_GEN_374 | ~_T_1038 | searcher_is_older_21 | ~(_T_1044 & _T_1047 & _GEN_1031)) & (_GEN_371 | ~_T_1002 | searcher_is_older_20 | ~(_T_1008 & _T_1011 & _GEN_1031)) & (_GEN_368 | ~_T_966 | searcher_is_older_19 | ~(_T_972 & _T_975 & _GEN_1031)) & (_GEN_365 | ~_T_930 | searcher_is_older_18 | ~(_T_936 & _T_939 & _GEN_1031)) & (_GEN_362 | ~_T_894 | searcher_is_older_17 | ~(_T_900 & _T_903 & _GEN_1031)) & (_GEN_359 | ~_T_858 | searcher_is_older_16 | ~(_T_864 & _T_867 & _GEN_1031)) & (_GEN_356 | ~_T_822 | searcher_is_older_15 | ~(_T_828 & _T_831 & _GEN_1031)) & (_GEN_353 | ~_T_786 | searcher_is_older_14 | ~(_T_792 & _T_795 & _GEN_1031)) & (_GEN_350 | ~_T_750 | searcher_is_older_13 | ~(_T_756 & _T_759 & _GEN_1031)) & (_GEN_347 | ~_T_714 | searcher_is_older_12 | ~(_T_720 & _T_723 & _GEN_1031)) & (_GEN_344 | ~_T_678 | searcher_is_older_11 | ~(_T_684 & _T_687 & _GEN_1031)) & (_GEN_341 | ~_T_642 | searcher_is_older_10 | ~(_T_648 & _T_651 & _GEN_1031)) & (_GEN_338 | ~_T_606 | searcher_is_older_9 | ~(_T_612 & _T_615 & _GEN_1031)) & (_GEN_335 | ~_T_570 | searcher_is_older_8 | ~(_T_576 & _T_579 & _GEN_1031)) & (_GEN_332 | ~_T_534 | searcher_is_older_7 | ~(_T_540 & _T_543 & _GEN_1031)) & (_GEN_329 | ~_T_498 | searcher_is_older_6 | ~(_T_504 & _T_507 & _GEN_1031)) & (_GEN_326 | ~_T_462 | searcher_is_older_5 | ~(_T_468 & _T_471 & _GEN_1031)) & (_GEN_323 | ~_T_426 | searcher_is_older_4 | ~(_T_432 & _T_435 & _GEN_1031)) & (_GEN_320 | ~_T_390 | searcher_is_older_3 | ~(_T_396 & _T_399 & _GEN_1031)) & (_GEN_317 | ~_T_354 | searcher_is_older_2 | ~(_T_360 & _T_363 & _GEN_1031)) & (_GEN_314 | ~_T_318 | searcher_is_older_1 | ~(_T_324 & _T_327 & _GEN_1031)) & (_GEN_311 | ~_T_282 | searcher_is_older | ~((|lcam_ldq_idx_0) & _T_291 & _GEN_1031)) & s1_executing_loads_10;	// @[lsu.scala:1038:26, :1058:35, :1059:36, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1132:48, util.scala:363:72]
  wire              _GEN_1079 = (_GEN_380 | ~_T_1110 | searcher_is_older_23 | ~(_T_1116 & _T_1119 & _GEN_1032)) & (_GEN_377 | ~_T_1074 | searcher_is_older_22 | ~(_T_1080 & _T_1083 & _GEN_1032)) & (_GEN_374 | ~_T_1038 | searcher_is_older_21 | ~(_T_1044 & _T_1047 & _GEN_1032)) & (_GEN_371 | ~_T_1002 | searcher_is_older_20 | ~(_T_1008 & _T_1011 & _GEN_1032)) & (_GEN_368 | ~_T_966 | searcher_is_older_19 | ~(_T_972 & _T_975 & _GEN_1032)) & (_GEN_365 | ~_T_930 | searcher_is_older_18 | ~(_T_936 & _T_939 & _GEN_1032)) & (_GEN_362 | ~_T_894 | searcher_is_older_17 | ~(_T_900 & _T_903 & _GEN_1032)) & (_GEN_359 | ~_T_858 | searcher_is_older_16 | ~(_T_864 & _T_867 & _GEN_1032)) & (_GEN_356 | ~_T_822 | searcher_is_older_15 | ~(_T_828 & _T_831 & _GEN_1032)) & (_GEN_353 | ~_T_786 | searcher_is_older_14 | ~(_T_792 & _T_795 & _GEN_1032)) & (_GEN_350 | ~_T_750 | searcher_is_older_13 | ~(_T_756 & _T_759 & _GEN_1032)) & (_GEN_347 | ~_T_714 | searcher_is_older_12 | ~(_T_720 & _T_723 & _GEN_1032)) & (_GEN_344 | ~_T_678 | searcher_is_older_11 | ~(_T_684 & _T_687 & _GEN_1032)) & (_GEN_341 | ~_T_642 | searcher_is_older_10 | ~(_T_648 & _T_651 & _GEN_1032)) & (_GEN_338 | ~_T_606 | searcher_is_older_9 | ~(_T_612 & _T_615 & _GEN_1032)) & (_GEN_335 | ~_T_570 | searcher_is_older_8 | ~(_T_576 & _T_579 & _GEN_1032)) & (_GEN_332 | ~_T_534 | searcher_is_older_7 | ~(_T_540 & _T_543 & _GEN_1032)) & (_GEN_329 | ~_T_498 | searcher_is_older_6 | ~(_T_504 & _T_507 & _GEN_1032)) & (_GEN_326 | ~_T_462 | searcher_is_older_5 | ~(_T_468 & _T_471 & _GEN_1032)) & (_GEN_323 | ~_T_426 | searcher_is_older_4 | ~(_T_432 & _T_435 & _GEN_1032)) & (_GEN_320 | ~_T_390 | searcher_is_older_3 | ~(_T_396 & _T_399 & _GEN_1032)) & (_GEN_317 | ~_T_354 | searcher_is_older_2 | ~(_T_360 & _T_363 & _GEN_1032)) & (_GEN_314 | ~_T_318 | searcher_is_older_1 | ~(_T_324 & _T_327 & _GEN_1032)) & (_GEN_311 | ~_T_282 | searcher_is_older | ~((|lcam_ldq_idx_0) & _T_291 & _GEN_1032)) & s1_executing_loads_11;	// @[lsu.scala:1038:26, :1058:35, :1059:36, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1132:48, util.scala:363:72]
  wire              _GEN_1080 = (_GEN_380 | ~_T_1110 | searcher_is_older_23 | ~(_T_1116 & _T_1119 & _GEN_1033)) & (_GEN_377 | ~_T_1074 | searcher_is_older_22 | ~(_T_1080 & _T_1083 & _GEN_1033)) & (_GEN_374 | ~_T_1038 | searcher_is_older_21 | ~(_T_1044 & _T_1047 & _GEN_1033)) & (_GEN_371 | ~_T_1002 | searcher_is_older_20 | ~(_T_1008 & _T_1011 & _GEN_1033)) & (_GEN_368 | ~_T_966 | searcher_is_older_19 | ~(_T_972 & _T_975 & _GEN_1033)) & (_GEN_365 | ~_T_930 | searcher_is_older_18 | ~(_T_936 & _T_939 & _GEN_1033)) & (_GEN_362 | ~_T_894 | searcher_is_older_17 | ~(_T_900 & _T_903 & _GEN_1033)) & (_GEN_359 | ~_T_858 | searcher_is_older_16 | ~(_T_864 & _T_867 & _GEN_1033)) & (_GEN_356 | ~_T_822 | searcher_is_older_15 | ~(_T_828 & _T_831 & _GEN_1033)) & (_GEN_353 | ~_T_786 | searcher_is_older_14 | ~(_T_792 & _T_795 & _GEN_1033)) & (_GEN_350 | ~_T_750 | searcher_is_older_13 | ~(_T_756 & _T_759 & _GEN_1033)) & (_GEN_347 | ~_T_714 | searcher_is_older_12 | ~(_T_720 & _T_723 & _GEN_1033)) & (_GEN_344 | ~_T_678 | searcher_is_older_11 | ~(_T_684 & _T_687 & _GEN_1033)) & (_GEN_341 | ~_T_642 | searcher_is_older_10 | ~(_T_648 & _T_651 & _GEN_1033)) & (_GEN_338 | ~_T_606 | searcher_is_older_9 | ~(_T_612 & _T_615 & _GEN_1033)) & (_GEN_335 | ~_T_570 | searcher_is_older_8 | ~(_T_576 & _T_579 & _GEN_1033)) & (_GEN_332 | ~_T_534 | searcher_is_older_7 | ~(_T_540 & _T_543 & _GEN_1033)) & (_GEN_329 | ~_T_498 | searcher_is_older_6 | ~(_T_504 & _T_507 & _GEN_1033)) & (_GEN_326 | ~_T_462 | searcher_is_older_5 | ~(_T_468 & _T_471 & _GEN_1033)) & (_GEN_323 | ~_T_426 | searcher_is_older_4 | ~(_T_432 & _T_435 & _GEN_1033)) & (_GEN_320 | ~_T_390 | searcher_is_older_3 | ~(_T_396 & _T_399 & _GEN_1033)) & (_GEN_317 | ~_T_354 | searcher_is_older_2 | ~(_T_360 & _T_363 & _GEN_1033)) & (_GEN_314 | ~_T_318 | searcher_is_older_1 | ~(_T_324 & _T_327 & _GEN_1033)) & (_GEN_311 | ~_T_282 | searcher_is_older | ~((|lcam_ldq_idx_0) & _T_291 & _GEN_1033)) & s1_executing_loads_12;	// @[lsu.scala:1038:26, :1058:35, :1059:36, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1132:48, util.scala:363:72]
  wire              _GEN_1081 = (_GEN_380 | ~_T_1110 | searcher_is_older_23 | ~(_T_1116 & _T_1119 & _GEN_1034)) & (_GEN_377 | ~_T_1074 | searcher_is_older_22 | ~(_T_1080 & _T_1083 & _GEN_1034)) & (_GEN_374 | ~_T_1038 | searcher_is_older_21 | ~(_T_1044 & _T_1047 & _GEN_1034)) & (_GEN_371 | ~_T_1002 | searcher_is_older_20 | ~(_T_1008 & _T_1011 & _GEN_1034)) & (_GEN_368 | ~_T_966 | searcher_is_older_19 | ~(_T_972 & _T_975 & _GEN_1034)) & (_GEN_365 | ~_T_930 | searcher_is_older_18 | ~(_T_936 & _T_939 & _GEN_1034)) & (_GEN_362 | ~_T_894 | searcher_is_older_17 | ~(_T_900 & _T_903 & _GEN_1034)) & (_GEN_359 | ~_T_858 | searcher_is_older_16 | ~(_T_864 & _T_867 & _GEN_1034)) & (_GEN_356 | ~_T_822 | searcher_is_older_15 | ~(_T_828 & _T_831 & _GEN_1034)) & (_GEN_353 | ~_T_786 | searcher_is_older_14 | ~(_T_792 & _T_795 & _GEN_1034)) & (_GEN_350 | ~_T_750 | searcher_is_older_13 | ~(_T_756 & _T_759 & _GEN_1034)) & (_GEN_347 | ~_T_714 | searcher_is_older_12 | ~(_T_720 & _T_723 & _GEN_1034)) & (_GEN_344 | ~_T_678 | searcher_is_older_11 | ~(_T_684 & _T_687 & _GEN_1034)) & (_GEN_341 | ~_T_642 | searcher_is_older_10 | ~(_T_648 & _T_651 & _GEN_1034)) & (_GEN_338 | ~_T_606 | searcher_is_older_9 | ~(_T_612 & _T_615 & _GEN_1034)) & (_GEN_335 | ~_T_570 | searcher_is_older_8 | ~(_T_576 & _T_579 & _GEN_1034)) & (_GEN_332 | ~_T_534 | searcher_is_older_7 | ~(_T_540 & _T_543 & _GEN_1034)) & (_GEN_329 | ~_T_498 | searcher_is_older_6 | ~(_T_504 & _T_507 & _GEN_1034)) & (_GEN_326 | ~_T_462 | searcher_is_older_5 | ~(_T_468 & _T_471 & _GEN_1034)) & (_GEN_323 | ~_T_426 | searcher_is_older_4 | ~(_T_432 & _T_435 & _GEN_1034)) & (_GEN_320 | ~_T_390 | searcher_is_older_3 | ~(_T_396 & _T_399 & _GEN_1034)) & (_GEN_317 | ~_T_354 | searcher_is_older_2 | ~(_T_360 & _T_363 & _GEN_1034)) & (_GEN_314 | ~_T_318 | searcher_is_older_1 | ~(_T_324 & _T_327 & _GEN_1034)) & (_GEN_311 | ~_T_282 | searcher_is_older | ~((|lcam_ldq_idx_0) & _T_291 & _GEN_1034)) & s1_executing_loads_13;	// @[lsu.scala:1038:26, :1058:35, :1059:36, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1132:48, util.scala:363:72]
  wire              _GEN_1082 = (_GEN_380 | ~_T_1110 | searcher_is_older_23 | ~(_T_1116 & _T_1119 & _GEN_1035)) & (_GEN_377 | ~_T_1074 | searcher_is_older_22 | ~(_T_1080 & _T_1083 & _GEN_1035)) & (_GEN_374 | ~_T_1038 | searcher_is_older_21 | ~(_T_1044 & _T_1047 & _GEN_1035)) & (_GEN_371 | ~_T_1002 | searcher_is_older_20 | ~(_T_1008 & _T_1011 & _GEN_1035)) & (_GEN_368 | ~_T_966 | searcher_is_older_19 | ~(_T_972 & _T_975 & _GEN_1035)) & (_GEN_365 | ~_T_930 | searcher_is_older_18 | ~(_T_936 & _T_939 & _GEN_1035)) & (_GEN_362 | ~_T_894 | searcher_is_older_17 | ~(_T_900 & _T_903 & _GEN_1035)) & (_GEN_359 | ~_T_858 | searcher_is_older_16 | ~(_T_864 & _T_867 & _GEN_1035)) & (_GEN_356 | ~_T_822 | searcher_is_older_15 | ~(_T_828 & _T_831 & _GEN_1035)) & (_GEN_353 | ~_T_786 | searcher_is_older_14 | ~(_T_792 & _T_795 & _GEN_1035)) & (_GEN_350 | ~_T_750 | searcher_is_older_13 | ~(_T_756 & _T_759 & _GEN_1035)) & (_GEN_347 | ~_T_714 | searcher_is_older_12 | ~(_T_720 & _T_723 & _GEN_1035)) & (_GEN_344 | ~_T_678 | searcher_is_older_11 | ~(_T_684 & _T_687 & _GEN_1035)) & (_GEN_341 | ~_T_642 | searcher_is_older_10 | ~(_T_648 & _T_651 & _GEN_1035)) & (_GEN_338 | ~_T_606 | searcher_is_older_9 | ~(_T_612 & _T_615 & _GEN_1035)) & (_GEN_335 | ~_T_570 | searcher_is_older_8 | ~(_T_576 & _T_579 & _GEN_1035)) & (_GEN_332 | ~_T_534 | searcher_is_older_7 | ~(_T_540 & _T_543 & _GEN_1035)) & (_GEN_329 | ~_T_498 | searcher_is_older_6 | ~(_T_504 & _T_507 & _GEN_1035)) & (_GEN_326 | ~_T_462 | searcher_is_older_5 | ~(_T_468 & _T_471 & _GEN_1035)) & (_GEN_323 | ~_T_426 | searcher_is_older_4 | ~(_T_432 & _T_435 & _GEN_1035)) & (_GEN_320 | ~_T_390 | searcher_is_older_3 | ~(_T_396 & _T_399 & _GEN_1035)) & (_GEN_317 | ~_T_354 | searcher_is_older_2 | ~(_T_360 & _T_363 & _GEN_1035)) & (_GEN_314 | ~_T_318 | searcher_is_older_1 | ~(_T_324 & _T_327 & _GEN_1035)) & (_GEN_311 | ~_T_282 | searcher_is_older | ~((|lcam_ldq_idx_0) & _T_291 & _GEN_1035)) & s1_executing_loads_14;	// @[lsu.scala:1038:26, :1058:35, :1059:36, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1132:48, util.scala:363:72]
  wire              _GEN_1083 = (_GEN_380 | ~_T_1110 | searcher_is_older_23 | ~(_T_1116 & _T_1119 & _GEN_1036)) & (_GEN_377 | ~_T_1074 | searcher_is_older_22 | ~(_T_1080 & _T_1083 & _GEN_1036)) & (_GEN_374 | ~_T_1038 | searcher_is_older_21 | ~(_T_1044 & _T_1047 & _GEN_1036)) & (_GEN_371 | ~_T_1002 | searcher_is_older_20 | ~(_T_1008 & _T_1011 & _GEN_1036)) & (_GEN_368 | ~_T_966 | searcher_is_older_19 | ~(_T_972 & _T_975 & _GEN_1036)) & (_GEN_365 | ~_T_930 | searcher_is_older_18 | ~(_T_936 & _T_939 & _GEN_1036)) & (_GEN_362 | ~_T_894 | searcher_is_older_17 | ~(_T_900 & _T_903 & _GEN_1036)) & (_GEN_359 | ~_T_858 | searcher_is_older_16 | ~(_T_864 & _T_867 & _GEN_1036)) & (_GEN_356 | ~_T_822 | searcher_is_older_15 | ~(_T_828 & _T_831 & _GEN_1036)) & (_GEN_353 | ~_T_786 | searcher_is_older_14 | ~(_T_792 & _T_795 & _GEN_1036)) & (_GEN_350 | ~_T_750 | searcher_is_older_13 | ~(_T_756 & _T_759 & _GEN_1036)) & (_GEN_347 | ~_T_714 | searcher_is_older_12 | ~(_T_720 & _T_723 & _GEN_1036)) & (_GEN_344 | ~_T_678 | searcher_is_older_11 | ~(_T_684 & _T_687 & _GEN_1036)) & (_GEN_341 | ~_T_642 | searcher_is_older_10 | ~(_T_648 & _T_651 & _GEN_1036)) & (_GEN_338 | ~_T_606 | searcher_is_older_9 | ~(_T_612 & _T_615 & _GEN_1036)) & (_GEN_335 | ~_T_570 | searcher_is_older_8 | ~(_T_576 & _T_579 & _GEN_1036)) & (_GEN_332 | ~_T_534 | searcher_is_older_7 | ~(_T_540 & _T_543 & _GEN_1036)) & (_GEN_329 | ~_T_498 | searcher_is_older_6 | ~(_T_504 & _T_507 & _GEN_1036)) & (_GEN_326 | ~_T_462 | searcher_is_older_5 | ~(_T_468 & _T_471 & _GEN_1036)) & (_GEN_323 | ~_T_426 | searcher_is_older_4 | ~(_T_432 & _T_435 & _GEN_1036)) & (_GEN_320 | ~_T_390 | searcher_is_older_3 | ~(_T_396 & _T_399 & _GEN_1036)) & (_GEN_317 | ~_T_354 | searcher_is_older_2 | ~(_T_360 & _T_363 & _GEN_1036)) & (_GEN_314 | ~_T_318 | searcher_is_older_1 | ~(_T_324 & _T_327 & _GEN_1036)) & (_GEN_311 | ~_T_282 | searcher_is_older | ~((|lcam_ldq_idx_0) & _T_291 & _GEN_1036)) & s1_executing_loads_15;	// @[lsu.scala:1038:26, :1058:35, :1059:36, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1132:48, util.scala:363:72]
  wire              _GEN_1084 = (_GEN_380 | ~_T_1110 | searcher_is_older_23 | ~(_T_1116 & _T_1119 & _GEN_1037)) & (_GEN_377 | ~_T_1074 | searcher_is_older_22 | ~(_T_1080 & _T_1083 & _GEN_1037)) & (_GEN_374 | ~_T_1038 | searcher_is_older_21 | ~(_T_1044 & _T_1047 & _GEN_1037)) & (_GEN_371 | ~_T_1002 | searcher_is_older_20 | ~(_T_1008 & _T_1011 & _GEN_1037)) & (_GEN_368 | ~_T_966 | searcher_is_older_19 | ~(_T_972 & _T_975 & _GEN_1037)) & (_GEN_365 | ~_T_930 | searcher_is_older_18 | ~(_T_936 & _T_939 & _GEN_1037)) & (_GEN_362 | ~_T_894 | searcher_is_older_17 | ~(_T_900 & _T_903 & _GEN_1037)) & (_GEN_359 | ~_T_858 | searcher_is_older_16 | ~(_T_864 & _T_867 & _GEN_1037)) & (_GEN_356 | ~_T_822 | searcher_is_older_15 | ~(_T_828 & _T_831 & _GEN_1037)) & (_GEN_353 | ~_T_786 | searcher_is_older_14 | ~(_T_792 & _T_795 & _GEN_1037)) & (_GEN_350 | ~_T_750 | searcher_is_older_13 | ~(_T_756 & _T_759 & _GEN_1037)) & (_GEN_347 | ~_T_714 | searcher_is_older_12 | ~(_T_720 & _T_723 & _GEN_1037)) & (_GEN_344 | ~_T_678 | searcher_is_older_11 | ~(_T_684 & _T_687 & _GEN_1037)) & (_GEN_341 | ~_T_642 | searcher_is_older_10 | ~(_T_648 & _T_651 & _GEN_1037)) & (_GEN_338 | ~_T_606 | searcher_is_older_9 | ~(_T_612 & _T_615 & _GEN_1037)) & (_GEN_335 | ~_T_570 | searcher_is_older_8 | ~(_T_576 & _T_579 & _GEN_1037)) & (_GEN_332 | ~_T_534 | searcher_is_older_7 | ~(_T_540 & _T_543 & _GEN_1037)) & (_GEN_329 | ~_T_498 | searcher_is_older_6 | ~(_T_504 & _T_507 & _GEN_1037)) & (_GEN_326 | ~_T_462 | searcher_is_older_5 | ~(_T_468 & _T_471 & _GEN_1037)) & (_GEN_323 | ~_T_426 | searcher_is_older_4 | ~(_T_432 & _T_435 & _GEN_1037)) & (_GEN_320 | ~_T_390 | searcher_is_older_3 | ~(_T_396 & _T_399 & _GEN_1037)) & (_GEN_317 | ~_T_354 | searcher_is_older_2 | ~(_T_360 & _T_363 & _GEN_1037)) & (_GEN_314 | ~_T_318 | searcher_is_older_1 | ~(_T_324 & _T_327 & _GEN_1037)) & (_GEN_311 | ~_T_282 | searcher_is_older | ~((|lcam_ldq_idx_0) & _T_291 & _GEN_1037)) & s1_executing_loads_16;	// @[lsu.scala:1038:26, :1058:35, :1059:36, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1132:48, util.scala:363:72]
  wire              _GEN_1085 = (_GEN_380 | ~_T_1110 | searcher_is_older_23 | ~(_T_1116 & _T_1119 & _GEN_1038)) & (_GEN_377 | ~_T_1074 | searcher_is_older_22 | ~(_T_1080 & _T_1083 & _GEN_1038)) & (_GEN_374 | ~_T_1038 | searcher_is_older_21 | ~(_T_1044 & _T_1047 & _GEN_1038)) & (_GEN_371 | ~_T_1002 | searcher_is_older_20 | ~(_T_1008 & _T_1011 & _GEN_1038)) & (_GEN_368 | ~_T_966 | searcher_is_older_19 | ~(_T_972 & _T_975 & _GEN_1038)) & (_GEN_365 | ~_T_930 | searcher_is_older_18 | ~(_T_936 & _T_939 & _GEN_1038)) & (_GEN_362 | ~_T_894 | searcher_is_older_17 | ~(_T_900 & _T_903 & _GEN_1038)) & (_GEN_359 | ~_T_858 | searcher_is_older_16 | ~(_T_864 & _T_867 & _GEN_1038)) & (_GEN_356 | ~_T_822 | searcher_is_older_15 | ~(_T_828 & _T_831 & _GEN_1038)) & (_GEN_353 | ~_T_786 | searcher_is_older_14 | ~(_T_792 & _T_795 & _GEN_1038)) & (_GEN_350 | ~_T_750 | searcher_is_older_13 | ~(_T_756 & _T_759 & _GEN_1038)) & (_GEN_347 | ~_T_714 | searcher_is_older_12 | ~(_T_720 & _T_723 & _GEN_1038)) & (_GEN_344 | ~_T_678 | searcher_is_older_11 | ~(_T_684 & _T_687 & _GEN_1038)) & (_GEN_341 | ~_T_642 | searcher_is_older_10 | ~(_T_648 & _T_651 & _GEN_1038)) & (_GEN_338 | ~_T_606 | searcher_is_older_9 | ~(_T_612 & _T_615 & _GEN_1038)) & (_GEN_335 | ~_T_570 | searcher_is_older_8 | ~(_T_576 & _T_579 & _GEN_1038)) & (_GEN_332 | ~_T_534 | searcher_is_older_7 | ~(_T_540 & _T_543 & _GEN_1038)) & (_GEN_329 | ~_T_498 | searcher_is_older_6 | ~(_T_504 & _T_507 & _GEN_1038)) & (_GEN_326 | ~_T_462 | searcher_is_older_5 | ~(_T_468 & _T_471 & _GEN_1038)) & (_GEN_323 | ~_T_426 | searcher_is_older_4 | ~(_T_432 & _T_435 & _GEN_1038)) & (_GEN_320 | ~_T_390 | searcher_is_older_3 | ~(_T_396 & _T_399 & _GEN_1038)) & (_GEN_317 | ~_T_354 | searcher_is_older_2 | ~(_T_360 & _T_363 & _GEN_1038)) & (_GEN_314 | ~_T_318 | searcher_is_older_1 | ~(_T_324 & _T_327 & _GEN_1038)) & (_GEN_311 | ~_T_282 | searcher_is_older | ~((|lcam_ldq_idx_0) & _T_291 & _GEN_1038)) & s1_executing_loads_17;	// @[lsu.scala:1038:26, :1058:35, :1059:36, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1132:48, util.scala:363:72]
  wire              _GEN_1086 = (_GEN_380 | ~_T_1110 | searcher_is_older_23 | ~(_T_1116 & _T_1119 & _GEN_1039)) & (_GEN_377 | ~_T_1074 | searcher_is_older_22 | ~(_T_1080 & _T_1083 & _GEN_1039)) & (_GEN_374 | ~_T_1038 | searcher_is_older_21 | ~(_T_1044 & _T_1047 & _GEN_1039)) & (_GEN_371 | ~_T_1002 | searcher_is_older_20 | ~(_T_1008 & _T_1011 & _GEN_1039)) & (_GEN_368 | ~_T_966 | searcher_is_older_19 | ~(_T_972 & _T_975 & _GEN_1039)) & (_GEN_365 | ~_T_930 | searcher_is_older_18 | ~(_T_936 & _T_939 & _GEN_1039)) & (_GEN_362 | ~_T_894 | searcher_is_older_17 | ~(_T_900 & _T_903 & _GEN_1039)) & (_GEN_359 | ~_T_858 | searcher_is_older_16 | ~(_T_864 & _T_867 & _GEN_1039)) & (_GEN_356 | ~_T_822 | searcher_is_older_15 | ~(_T_828 & _T_831 & _GEN_1039)) & (_GEN_353 | ~_T_786 | searcher_is_older_14 | ~(_T_792 & _T_795 & _GEN_1039)) & (_GEN_350 | ~_T_750 | searcher_is_older_13 | ~(_T_756 & _T_759 & _GEN_1039)) & (_GEN_347 | ~_T_714 | searcher_is_older_12 | ~(_T_720 & _T_723 & _GEN_1039)) & (_GEN_344 | ~_T_678 | searcher_is_older_11 | ~(_T_684 & _T_687 & _GEN_1039)) & (_GEN_341 | ~_T_642 | searcher_is_older_10 | ~(_T_648 & _T_651 & _GEN_1039)) & (_GEN_338 | ~_T_606 | searcher_is_older_9 | ~(_T_612 & _T_615 & _GEN_1039)) & (_GEN_335 | ~_T_570 | searcher_is_older_8 | ~(_T_576 & _T_579 & _GEN_1039)) & (_GEN_332 | ~_T_534 | searcher_is_older_7 | ~(_T_540 & _T_543 & _GEN_1039)) & (_GEN_329 | ~_T_498 | searcher_is_older_6 | ~(_T_504 & _T_507 & _GEN_1039)) & (_GEN_326 | ~_T_462 | searcher_is_older_5 | ~(_T_468 & _T_471 & _GEN_1039)) & (_GEN_323 | ~_T_426 | searcher_is_older_4 | ~(_T_432 & _T_435 & _GEN_1039)) & (_GEN_320 | ~_T_390 | searcher_is_older_3 | ~(_T_396 & _T_399 & _GEN_1039)) & (_GEN_317 | ~_T_354 | searcher_is_older_2 | ~(_T_360 & _T_363 & _GEN_1039)) & (_GEN_314 | ~_T_318 | searcher_is_older_1 | ~(_T_324 & _T_327 & _GEN_1039)) & (_GEN_311 | ~_T_282 | searcher_is_older | ~((|lcam_ldq_idx_0) & _T_291 & _GEN_1039)) & s1_executing_loads_18;	// @[lsu.scala:1038:26, :1058:35, :1059:36, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1132:48, util.scala:363:72]
  wire              _GEN_1087 = (_GEN_380 | ~_T_1110 | searcher_is_older_23 | ~(_T_1116 & _T_1119 & _GEN_1040)) & (_GEN_377 | ~_T_1074 | searcher_is_older_22 | ~(_T_1080 & _T_1083 & _GEN_1040)) & (_GEN_374 | ~_T_1038 | searcher_is_older_21 | ~(_T_1044 & _T_1047 & _GEN_1040)) & (_GEN_371 | ~_T_1002 | searcher_is_older_20 | ~(_T_1008 & _T_1011 & _GEN_1040)) & (_GEN_368 | ~_T_966 | searcher_is_older_19 | ~(_T_972 & _T_975 & _GEN_1040)) & (_GEN_365 | ~_T_930 | searcher_is_older_18 | ~(_T_936 & _T_939 & _GEN_1040)) & (_GEN_362 | ~_T_894 | searcher_is_older_17 | ~(_T_900 & _T_903 & _GEN_1040)) & (_GEN_359 | ~_T_858 | searcher_is_older_16 | ~(_T_864 & _T_867 & _GEN_1040)) & (_GEN_356 | ~_T_822 | searcher_is_older_15 | ~(_T_828 & _T_831 & _GEN_1040)) & (_GEN_353 | ~_T_786 | searcher_is_older_14 | ~(_T_792 & _T_795 & _GEN_1040)) & (_GEN_350 | ~_T_750 | searcher_is_older_13 | ~(_T_756 & _T_759 & _GEN_1040)) & (_GEN_347 | ~_T_714 | searcher_is_older_12 | ~(_T_720 & _T_723 & _GEN_1040)) & (_GEN_344 | ~_T_678 | searcher_is_older_11 | ~(_T_684 & _T_687 & _GEN_1040)) & (_GEN_341 | ~_T_642 | searcher_is_older_10 | ~(_T_648 & _T_651 & _GEN_1040)) & (_GEN_338 | ~_T_606 | searcher_is_older_9 | ~(_T_612 & _T_615 & _GEN_1040)) & (_GEN_335 | ~_T_570 | searcher_is_older_8 | ~(_T_576 & _T_579 & _GEN_1040)) & (_GEN_332 | ~_T_534 | searcher_is_older_7 | ~(_T_540 & _T_543 & _GEN_1040)) & (_GEN_329 | ~_T_498 | searcher_is_older_6 | ~(_T_504 & _T_507 & _GEN_1040)) & (_GEN_326 | ~_T_462 | searcher_is_older_5 | ~(_T_468 & _T_471 & _GEN_1040)) & (_GEN_323 | ~_T_426 | searcher_is_older_4 | ~(_T_432 & _T_435 & _GEN_1040)) & (_GEN_320 | ~_T_390 | searcher_is_older_3 | ~(_T_396 & _T_399 & _GEN_1040)) & (_GEN_317 | ~_T_354 | searcher_is_older_2 | ~(_T_360 & _T_363 & _GEN_1040)) & (_GEN_314 | ~_T_318 | searcher_is_older_1 | ~(_T_324 & _T_327 & _GEN_1040)) & (_GEN_311 | ~_T_282 | searcher_is_older | ~((|lcam_ldq_idx_0) & _T_291 & _GEN_1040)) & s1_executing_loads_19;	// @[lsu.scala:1038:26, :1058:35, :1059:36, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1132:48, util.scala:363:72]
  wire              _GEN_1088 = (_GEN_380 | ~_T_1110 | searcher_is_older_23 | ~(_T_1116 & _T_1119 & _GEN_1041)) & (_GEN_377 | ~_T_1074 | searcher_is_older_22 | ~(_T_1080 & _T_1083 & _GEN_1041)) & (_GEN_374 | ~_T_1038 | searcher_is_older_21 | ~(_T_1044 & _T_1047 & _GEN_1041)) & (_GEN_371 | ~_T_1002 | searcher_is_older_20 | ~(_T_1008 & _T_1011 & _GEN_1041)) & (_GEN_368 | ~_T_966 | searcher_is_older_19 | ~(_T_972 & _T_975 & _GEN_1041)) & (_GEN_365 | ~_T_930 | searcher_is_older_18 | ~(_T_936 & _T_939 & _GEN_1041)) & (_GEN_362 | ~_T_894 | searcher_is_older_17 | ~(_T_900 & _T_903 & _GEN_1041)) & (_GEN_359 | ~_T_858 | searcher_is_older_16 | ~(_T_864 & _T_867 & _GEN_1041)) & (_GEN_356 | ~_T_822 | searcher_is_older_15 | ~(_T_828 & _T_831 & _GEN_1041)) & (_GEN_353 | ~_T_786 | searcher_is_older_14 | ~(_T_792 & _T_795 & _GEN_1041)) & (_GEN_350 | ~_T_750 | searcher_is_older_13 | ~(_T_756 & _T_759 & _GEN_1041)) & (_GEN_347 | ~_T_714 | searcher_is_older_12 | ~(_T_720 & _T_723 & _GEN_1041)) & (_GEN_344 | ~_T_678 | searcher_is_older_11 | ~(_T_684 & _T_687 & _GEN_1041)) & (_GEN_341 | ~_T_642 | searcher_is_older_10 | ~(_T_648 & _T_651 & _GEN_1041)) & (_GEN_338 | ~_T_606 | searcher_is_older_9 | ~(_T_612 & _T_615 & _GEN_1041)) & (_GEN_335 | ~_T_570 | searcher_is_older_8 | ~(_T_576 & _T_579 & _GEN_1041)) & (_GEN_332 | ~_T_534 | searcher_is_older_7 | ~(_T_540 & _T_543 & _GEN_1041)) & (_GEN_329 | ~_T_498 | searcher_is_older_6 | ~(_T_504 & _T_507 & _GEN_1041)) & (_GEN_326 | ~_T_462 | searcher_is_older_5 | ~(_T_468 & _T_471 & _GEN_1041)) & (_GEN_323 | ~_T_426 | searcher_is_older_4 | ~(_T_432 & _T_435 & _GEN_1041)) & (_GEN_320 | ~_T_390 | searcher_is_older_3 | ~(_T_396 & _T_399 & _GEN_1041)) & (_GEN_317 | ~_T_354 | searcher_is_older_2 | ~(_T_360 & _T_363 & _GEN_1041)) & (_GEN_314 | ~_T_318 | searcher_is_older_1 | ~(_T_324 & _T_327 & _GEN_1041)) & (_GEN_311 | ~_T_282 | searcher_is_older | ~((|lcam_ldq_idx_0) & _T_291 & _GEN_1041)) & s1_executing_loads_20;	// @[lsu.scala:1038:26, :1058:35, :1059:36, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1132:48, util.scala:363:72]
  wire              _GEN_1089 = (_GEN_380 | ~_T_1110 | searcher_is_older_23 | ~(_T_1116 & _T_1119 & _GEN_1042)) & (_GEN_377 | ~_T_1074 | searcher_is_older_22 | ~(_T_1080 & _T_1083 & _GEN_1042)) & (_GEN_374 | ~_T_1038 | searcher_is_older_21 | ~(_T_1044 & _T_1047 & _GEN_1042)) & (_GEN_371 | ~_T_1002 | searcher_is_older_20 | ~(_T_1008 & _T_1011 & _GEN_1042)) & (_GEN_368 | ~_T_966 | searcher_is_older_19 | ~(_T_972 & _T_975 & _GEN_1042)) & (_GEN_365 | ~_T_930 | searcher_is_older_18 | ~(_T_936 & _T_939 & _GEN_1042)) & (_GEN_362 | ~_T_894 | searcher_is_older_17 | ~(_T_900 & _T_903 & _GEN_1042)) & (_GEN_359 | ~_T_858 | searcher_is_older_16 | ~(_T_864 & _T_867 & _GEN_1042)) & (_GEN_356 | ~_T_822 | searcher_is_older_15 | ~(_T_828 & _T_831 & _GEN_1042)) & (_GEN_353 | ~_T_786 | searcher_is_older_14 | ~(_T_792 & _T_795 & _GEN_1042)) & (_GEN_350 | ~_T_750 | searcher_is_older_13 | ~(_T_756 & _T_759 & _GEN_1042)) & (_GEN_347 | ~_T_714 | searcher_is_older_12 | ~(_T_720 & _T_723 & _GEN_1042)) & (_GEN_344 | ~_T_678 | searcher_is_older_11 | ~(_T_684 & _T_687 & _GEN_1042)) & (_GEN_341 | ~_T_642 | searcher_is_older_10 | ~(_T_648 & _T_651 & _GEN_1042)) & (_GEN_338 | ~_T_606 | searcher_is_older_9 | ~(_T_612 & _T_615 & _GEN_1042)) & (_GEN_335 | ~_T_570 | searcher_is_older_8 | ~(_T_576 & _T_579 & _GEN_1042)) & (_GEN_332 | ~_T_534 | searcher_is_older_7 | ~(_T_540 & _T_543 & _GEN_1042)) & (_GEN_329 | ~_T_498 | searcher_is_older_6 | ~(_T_504 & _T_507 & _GEN_1042)) & (_GEN_326 | ~_T_462 | searcher_is_older_5 | ~(_T_468 & _T_471 & _GEN_1042)) & (_GEN_323 | ~_T_426 | searcher_is_older_4 | ~(_T_432 & _T_435 & _GEN_1042)) & (_GEN_320 | ~_T_390 | searcher_is_older_3 | ~(_T_396 & _T_399 & _GEN_1042)) & (_GEN_317 | ~_T_354 | searcher_is_older_2 | ~(_T_360 & _T_363 & _GEN_1042)) & (_GEN_314 | ~_T_318 | searcher_is_older_1 | ~(_T_324 & _T_327 & _GEN_1042)) & (_GEN_311 | ~_T_282 | searcher_is_older | ~((|lcam_ldq_idx_0) & _T_291 & _GEN_1042)) & s1_executing_loads_21;	// @[lsu.scala:1038:26, :1058:35, :1059:36, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1132:48, util.scala:363:72]
  wire              _GEN_1090 = (_GEN_380 | ~_T_1110 | searcher_is_older_23 | ~(_T_1116 & _T_1119 & _GEN_1043)) & (_GEN_377 | ~_T_1074 | searcher_is_older_22 | ~(_T_1080 & _T_1083 & _GEN_1043)) & (_GEN_374 | ~_T_1038 | searcher_is_older_21 | ~(_T_1044 & _T_1047 & _GEN_1043)) & (_GEN_371 | ~_T_1002 | searcher_is_older_20 | ~(_T_1008 & _T_1011 & _GEN_1043)) & (_GEN_368 | ~_T_966 | searcher_is_older_19 | ~(_T_972 & _T_975 & _GEN_1043)) & (_GEN_365 | ~_T_930 | searcher_is_older_18 | ~(_T_936 & _T_939 & _GEN_1043)) & (_GEN_362 | ~_T_894 | searcher_is_older_17 | ~(_T_900 & _T_903 & _GEN_1043)) & (_GEN_359 | ~_T_858 | searcher_is_older_16 | ~(_T_864 & _T_867 & _GEN_1043)) & (_GEN_356 | ~_T_822 | searcher_is_older_15 | ~(_T_828 & _T_831 & _GEN_1043)) & (_GEN_353 | ~_T_786 | searcher_is_older_14 | ~(_T_792 & _T_795 & _GEN_1043)) & (_GEN_350 | ~_T_750 | searcher_is_older_13 | ~(_T_756 & _T_759 & _GEN_1043)) & (_GEN_347 | ~_T_714 | searcher_is_older_12 | ~(_T_720 & _T_723 & _GEN_1043)) & (_GEN_344 | ~_T_678 | searcher_is_older_11 | ~(_T_684 & _T_687 & _GEN_1043)) & (_GEN_341 | ~_T_642 | searcher_is_older_10 | ~(_T_648 & _T_651 & _GEN_1043)) & (_GEN_338 | ~_T_606 | searcher_is_older_9 | ~(_T_612 & _T_615 & _GEN_1043)) & (_GEN_335 | ~_T_570 | searcher_is_older_8 | ~(_T_576 & _T_579 & _GEN_1043)) & (_GEN_332 | ~_T_534 | searcher_is_older_7 | ~(_T_540 & _T_543 & _GEN_1043)) & (_GEN_329 | ~_T_498 | searcher_is_older_6 | ~(_T_504 & _T_507 & _GEN_1043)) & (_GEN_326 | ~_T_462 | searcher_is_older_5 | ~(_T_468 & _T_471 & _GEN_1043)) & (_GEN_323 | ~_T_426 | searcher_is_older_4 | ~(_T_432 & _T_435 & _GEN_1043)) & (_GEN_320 | ~_T_390 | searcher_is_older_3 | ~(_T_396 & _T_399 & _GEN_1043)) & (_GEN_317 | ~_T_354 | searcher_is_older_2 | ~(_T_360 & _T_363 & _GEN_1043)) & (_GEN_314 | ~_T_318 | searcher_is_older_1 | ~(_T_324 & _T_327 & _GEN_1043)) & (_GEN_311 | ~_T_282 | searcher_is_older | ~((|lcam_ldq_idx_0) & _T_291 & _GEN_1043)) & s1_executing_loads_22;	// @[lsu.scala:1038:26, :1058:35, :1059:36, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1132:48, util.scala:363:72]
  wire              _GEN_1091 = (_GEN_380 | ~_T_1110 | searcher_is_older_23 | ~(_T_1116 & _T_1119 & _GEN_1044)) & (_GEN_377 | ~_T_1074 | searcher_is_older_22 | ~(_T_1080 & _T_1083 & _GEN_1044)) & (_GEN_374 | ~_T_1038 | searcher_is_older_21 | ~(_T_1044 & _T_1047 & _GEN_1044)) & (_GEN_371 | ~_T_1002 | searcher_is_older_20 | ~(_T_1008 & _T_1011 & _GEN_1044)) & (_GEN_368 | ~_T_966 | searcher_is_older_19 | ~(_T_972 & _T_975 & _GEN_1044)) & (_GEN_365 | ~_T_930 | searcher_is_older_18 | ~(_T_936 & _T_939 & _GEN_1044)) & (_GEN_362 | ~_T_894 | searcher_is_older_17 | ~(_T_900 & _T_903 & _GEN_1044)) & (_GEN_359 | ~_T_858 | searcher_is_older_16 | ~(_T_864 & _T_867 & _GEN_1044)) & (_GEN_356 | ~_T_822 | searcher_is_older_15 | ~(_T_828 & _T_831 & _GEN_1044)) & (_GEN_353 | ~_T_786 | searcher_is_older_14 | ~(_T_792 & _T_795 & _GEN_1044)) & (_GEN_350 | ~_T_750 | searcher_is_older_13 | ~(_T_756 & _T_759 & _GEN_1044)) & (_GEN_347 | ~_T_714 | searcher_is_older_12 | ~(_T_720 & _T_723 & _GEN_1044)) & (_GEN_344 | ~_T_678 | searcher_is_older_11 | ~(_T_684 & _T_687 & _GEN_1044)) & (_GEN_341 | ~_T_642 | searcher_is_older_10 | ~(_T_648 & _T_651 & _GEN_1044)) & (_GEN_338 | ~_T_606 | searcher_is_older_9 | ~(_T_612 & _T_615 & _GEN_1044)) & (_GEN_335 | ~_T_570 | searcher_is_older_8 | ~(_T_576 & _T_579 & _GEN_1044)) & (_GEN_332 | ~_T_534 | searcher_is_older_7 | ~(_T_540 & _T_543 & _GEN_1044)) & (_GEN_329 | ~_T_498 | searcher_is_older_6 | ~(_T_504 & _T_507 & _GEN_1044)) & (_GEN_326 | ~_T_462 | searcher_is_older_5 | ~(_T_468 & _T_471 & _GEN_1044)) & (_GEN_323 | ~_T_426 | searcher_is_older_4 | ~(_T_432 & _T_435 & _GEN_1044)) & (_GEN_320 | ~_T_390 | searcher_is_older_3 | ~(_T_396 & _T_399 & _GEN_1044)) & (_GEN_317 | ~_T_354 | searcher_is_older_2 | ~(_T_360 & _T_363 & _GEN_1044)) & (_GEN_314 | ~_T_318 | searcher_is_older_1 | ~(_T_324 & _T_327 & _GEN_1044)) & (_GEN_311 | ~_T_282 | searcher_is_older | ~((|lcam_ldq_idx_0) & _T_291 & _GEN_1044)) & s1_executing_loads_23;	// @[lsu.scala:1038:26, :1058:35, :1059:36, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1132:48, util.scala:363:72]
  wire              ldst_forward_matches_0_0 = _T_1124 & _T_1130;	// @[lsu.scala:1053:38, :1150:{45,72}, :1151:106, :1152:9]
  wire              _GEN_1092 = _T_1130 | _T_1135;	// @[lsu.scala:1151:106, :1152:9, :1156:46, :1158:60, :1159:9]
  wire              _GEN_1093 = _T_1124 ? (_GEN_1092 ? ~_GEN_1021 & _GEN_1068 : ~(_T_1138 & _GEN_1021) & _GEN_1068) : _GEN_1068;	// @[lsu.scala:1093:36, :1104:37, :1118:37, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1094 = _T_1124 ? (_GEN_1092 ? ~_GEN_1022 & _GEN_1069 : ~(_T_1138 & _GEN_1022) & _GEN_1069) : _GEN_1069;	// @[lsu.scala:1093:36, :1104:37, :1118:37, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1095 = _T_1124 ? (_GEN_1092 ? ~_GEN_1023 & _GEN_1070 : ~(_T_1138 & _GEN_1023) & _GEN_1070) : _GEN_1070;	// @[lsu.scala:1093:36, :1104:37, :1118:37, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1096 = _T_1124 ? (_GEN_1092 ? ~_GEN_1024 & _GEN_1071 : ~(_T_1138 & _GEN_1024) & _GEN_1071) : _GEN_1071;	// @[lsu.scala:1093:36, :1104:37, :1118:37, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1097 = _T_1124 ? (_GEN_1092 ? ~_GEN_1025 & _GEN_1072 : ~(_T_1138 & _GEN_1025) & _GEN_1072) : _GEN_1072;	// @[lsu.scala:1093:36, :1104:37, :1118:37, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1098 = _T_1124 ? (_GEN_1092 ? ~_GEN_1026 & _GEN_1073 : ~(_T_1138 & _GEN_1026) & _GEN_1073) : _GEN_1073;	// @[lsu.scala:1093:36, :1104:37, :1118:37, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1099 = _T_1124 ? (_GEN_1092 ? ~_GEN_1027 & _GEN_1074 : ~(_T_1138 & _GEN_1027) & _GEN_1074) : _GEN_1074;	// @[lsu.scala:1093:36, :1104:37, :1118:37, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1100 = _T_1124 ? (_GEN_1092 ? ~_GEN_1028 & _GEN_1075 : ~(_T_1138 & _GEN_1028) & _GEN_1075) : _GEN_1075;	// @[lsu.scala:1093:36, :1104:37, :1118:37, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1101 = _T_1124 ? (_GEN_1092 ? ~_GEN_1029 & _GEN_1076 : ~(_T_1138 & _GEN_1029) & _GEN_1076) : _GEN_1076;	// @[lsu.scala:1093:36, :1104:37, :1118:37, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1102 = _T_1124 ? (_GEN_1092 ? ~_GEN_1030 & _GEN_1077 : ~(_T_1138 & _GEN_1030) & _GEN_1077) : _GEN_1077;	// @[lsu.scala:1093:36, :1104:37, :1118:37, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1103 = _T_1124 ? (_GEN_1092 ? ~_GEN_1031 & _GEN_1078 : ~(_T_1138 & _GEN_1031) & _GEN_1078) : _GEN_1078;	// @[lsu.scala:1093:36, :1104:37, :1118:37, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1104 = _T_1124 ? (_GEN_1092 ? ~_GEN_1032 & _GEN_1079 : ~(_T_1138 & _GEN_1032) & _GEN_1079) : _GEN_1079;	// @[lsu.scala:1093:36, :1104:37, :1118:37, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1105 = _T_1124 ? (_GEN_1092 ? ~_GEN_1033 & _GEN_1080 : ~(_T_1138 & _GEN_1033) & _GEN_1080) : _GEN_1080;	// @[lsu.scala:1093:36, :1104:37, :1118:37, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1106 = _T_1124 ? (_GEN_1092 ? ~_GEN_1034 & _GEN_1081 : ~(_T_1138 & _GEN_1034) & _GEN_1081) : _GEN_1081;	// @[lsu.scala:1093:36, :1104:37, :1118:37, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1107 = _T_1124 ? (_GEN_1092 ? ~_GEN_1035 & _GEN_1082 : ~(_T_1138 & _GEN_1035) & _GEN_1082) : _GEN_1082;	// @[lsu.scala:1093:36, :1104:37, :1118:37, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1108 = _T_1124 ? (_GEN_1092 ? ~_GEN_1036 & _GEN_1083 : ~(_T_1138 & _GEN_1036) & _GEN_1083) : _GEN_1083;	// @[lsu.scala:1093:36, :1104:37, :1118:37, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1109 = _T_1124 ? (_GEN_1092 ? ~_GEN_1037 & _GEN_1084 : ~(_T_1138 & _GEN_1037) & _GEN_1084) : _GEN_1084;	// @[lsu.scala:1093:36, :1104:37, :1118:37, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1110 = _T_1124 ? (_GEN_1092 ? ~_GEN_1038 & _GEN_1085 : ~(_T_1138 & _GEN_1038) & _GEN_1085) : _GEN_1085;	// @[lsu.scala:1093:36, :1104:37, :1118:37, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1111 = _T_1124 ? (_GEN_1092 ? ~_GEN_1039 & _GEN_1086 : ~(_T_1138 & _GEN_1039) & _GEN_1086) : _GEN_1086;	// @[lsu.scala:1093:36, :1104:37, :1118:37, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1112 = _T_1124 ? (_GEN_1092 ? ~_GEN_1040 & _GEN_1087 : ~(_T_1138 & _GEN_1040) & _GEN_1087) : _GEN_1087;	// @[lsu.scala:1093:36, :1104:37, :1118:37, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1113 = _T_1124 ? (_GEN_1092 ? ~_GEN_1041 & _GEN_1088 : ~(_T_1138 & _GEN_1041) & _GEN_1088) : _GEN_1088;	// @[lsu.scala:1093:36, :1104:37, :1118:37, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1114 = _T_1124 ? (_GEN_1092 ? ~_GEN_1042 & _GEN_1089 : ~(_T_1138 & _GEN_1042) & _GEN_1089) : _GEN_1089;	// @[lsu.scala:1093:36, :1104:37, :1118:37, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1115 = _T_1124 ? (_GEN_1092 ? ~_GEN_1043 & _GEN_1090 : ~(_T_1138 & _GEN_1043) & _GEN_1090) : _GEN_1090;	// @[lsu.scala:1093:36, :1104:37, :1118:37, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1116 = _T_1124 ? (_GEN_1092 ? ~_GEN_1044 & _GEN_1091 : ~(_T_1138 & _GEN_1044) & _GEN_1091) : _GEN_1091;	// @[lsu.scala:1093:36, :1104:37, :1118:37, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1117 = _T_1149 | _T_1154;	// @[lsu.scala:1151:106, :1152:9, :1156:46, :1158:60, :1159:9]
  wire              _GEN_1118 = _T_1143 ? (_GEN_1117 ? ~_GEN_1021 & _GEN_1093 : ~(_T_1157 & _GEN_1021) & _GEN_1093) : _GEN_1093;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1119 = _T_1143 ? (_GEN_1117 ? ~_GEN_1022 & _GEN_1094 : ~(_T_1157 & _GEN_1022) & _GEN_1094) : _GEN_1094;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1120 = _T_1143 ? (_GEN_1117 ? ~_GEN_1023 & _GEN_1095 : ~(_T_1157 & _GEN_1023) & _GEN_1095) : _GEN_1095;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1121 = _T_1143 ? (_GEN_1117 ? ~_GEN_1024 & _GEN_1096 : ~(_T_1157 & _GEN_1024) & _GEN_1096) : _GEN_1096;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1122 = _T_1143 ? (_GEN_1117 ? ~_GEN_1025 & _GEN_1097 : ~(_T_1157 & _GEN_1025) & _GEN_1097) : _GEN_1097;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1123 = _T_1143 ? (_GEN_1117 ? ~_GEN_1026 & _GEN_1098 : ~(_T_1157 & _GEN_1026) & _GEN_1098) : _GEN_1098;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1124 = _T_1143 ? (_GEN_1117 ? ~_GEN_1027 & _GEN_1099 : ~(_T_1157 & _GEN_1027) & _GEN_1099) : _GEN_1099;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1125 = _T_1143 ? (_GEN_1117 ? ~_GEN_1028 & _GEN_1100 : ~(_T_1157 & _GEN_1028) & _GEN_1100) : _GEN_1100;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1126 = _T_1143 ? (_GEN_1117 ? ~_GEN_1029 & _GEN_1101 : ~(_T_1157 & _GEN_1029) & _GEN_1101) : _GEN_1101;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1127 = _T_1143 ? (_GEN_1117 ? ~_GEN_1030 & _GEN_1102 : ~(_T_1157 & _GEN_1030) & _GEN_1102) : _GEN_1102;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1128 = _T_1143 ? (_GEN_1117 ? ~_GEN_1031 & _GEN_1103 : ~(_T_1157 & _GEN_1031) & _GEN_1103) : _GEN_1103;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1129 = _T_1143 ? (_GEN_1117 ? ~_GEN_1032 & _GEN_1104 : ~(_T_1157 & _GEN_1032) & _GEN_1104) : _GEN_1104;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1130 = _T_1143 ? (_GEN_1117 ? ~_GEN_1033 & _GEN_1105 : ~(_T_1157 & _GEN_1033) & _GEN_1105) : _GEN_1105;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1131 = _T_1143 ? (_GEN_1117 ? ~_GEN_1034 & _GEN_1106 : ~(_T_1157 & _GEN_1034) & _GEN_1106) : _GEN_1106;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1132 = _T_1143 ? (_GEN_1117 ? ~_GEN_1035 & _GEN_1107 : ~(_T_1157 & _GEN_1035) & _GEN_1107) : _GEN_1107;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1133 = _T_1143 ? (_GEN_1117 ? ~_GEN_1036 & _GEN_1108 : ~(_T_1157 & _GEN_1036) & _GEN_1108) : _GEN_1108;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1134 = _T_1143 ? (_GEN_1117 ? ~_GEN_1037 & _GEN_1109 : ~(_T_1157 & _GEN_1037) & _GEN_1109) : _GEN_1109;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1135 = _T_1143 ? (_GEN_1117 ? ~_GEN_1038 & _GEN_1110 : ~(_T_1157 & _GEN_1038) & _GEN_1110) : _GEN_1110;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1136 = _T_1143 ? (_GEN_1117 ? ~_GEN_1039 & _GEN_1111 : ~(_T_1157 & _GEN_1039) & _GEN_1111) : _GEN_1111;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1137 = _T_1143 ? (_GEN_1117 ? ~_GEN_1040 & _GEN_1112 : ~(_T_1157 & _GEN_1040) & _GEN_1112) : _GEN_1112;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1138 = _T_1143 ? (_GEN_1117 ? ~_GEN_1041 & _GEN_1113 : ~(_T_1157 & _GEN_1041) & _GEN_1113) : _GEN_1113;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1139 = _T_1143 ? (_GEN_1117 ? ~_GEN_1042 & _GEN_1114 : ~(_T_1157 & _GEN_1042) & _GEN_1114) : _GEN_1114;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1140 = _T_1143 ? (_GEN_1117 ? ~_GEN_1043 & _GEN_1115 : ~(_T_1157 & _GEN_1043) & _GEN_1115) : _GEN_1115;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1141 = _T_1143 ? (_GEN_1117 ? ~_GEN_1044 & _GEN_1116 : ~(_T_1157 & _GEN_1044) & _GEN_1116) : _GEN_1116;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1142 = _T_1168 | _T_1173;	// @[lsu.scala:1151:106, :1152:9, :1156:46, :1158:60, :1159:9]
  wire              _GEN_1143 = _T_1162 ? (_GEN_1142 ? ~_GEN_1021 & _GEN_1118 : ~(_T_1176 & _GEN_1021) & _GEN_1118) : _GEN_1118;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1144 = _T_1162 ? (_GEN_1142 ? ~_GEN_1022 & _GEN_1119 : ~(_T_1176 & _GEN_1022) & _GEN_1119) : _GEN_1119;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1145 = _T_1162 ? (_GEN_1142 ? ~_GEN_1023 & _GEN_1120 : ~(_T_1176 & _GEN_1023) & _GEN_1120) : _GEN_1120;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1146 = _T_1162 ? (_GEN_1142 ? ~_GEN_1024 & _GEN_1121 : ~(_T_1176 & _GEN_1024) & _GEN_1121) : _GEN_1121;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1147 = _T_1162 ? (_GEN_1142 ? ~_GEN_1025 & _GEN_1122 : ~(_T_1176 & _GEN_1025) & _GEN_1122) : _GEN_1122;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1148 = _T_1162 ? (_GEN_1142 ? ~_GEN_1026 & _GEN_1123 : ~(_T_1176 & _GEN_1026) & _GEN_1123) : _GEN_1123;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1149 = _T_1162 ? (_GEN_1142 ? ~_GEN_1027 & _GEN_1124 : ~(_T_1176 & _GEN_1027) & _GEN_1124) : _GEN_1124;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1150 = _T_1162 ? (_GEN_1142 ? ~_GEN_1028 & _GEN_1125 : ~(_T_1176 & _GEN_1028) & _GEN_1125) : _GEN_1125;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1151 = _T_1162 ? (_GEN_1142 ? ~_GEN_1029 & _GEN_1126 : ~(_T_1176 & _GEN_1029) & _GEN_1126) : _GEN_1126;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1152 = _T_1162 ? (_GEN_1142 ? ~_GEN_1030 & _GEN_1127 : ~(_T_1176 & _GEN_1030) & _GEN_1127) : _GEN_1127;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1153 = _T_1162 ? (_GEN_1142 ? ~_GEN_1031 & _GEN_1128 : ~(_T_1176 & _GEN_1031) & _GEN_1128) : _GEN_1128;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1154 = _T_1162 ? (_GEN_1142 ? ~_GEN_1032 & _GEN_1129 : ~(_T_1176 & _GEN_1032) & _GEN_1129) : _GEN_1129;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1155 = _T_1162 ? (_GEN_1142 ? ~_GEN_1033 & _GEN_1130 : ~(_T_1176 & _GEN_1033) & _GEN_1130) : _GEN_1130;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1156 = _T_1162 ? (_GEN_1142 ? ~_GEN_1034 & _GEN_1131 : ~(_T_1176 & _GEN_1034) & _GEN_1131) : _GEN_1131;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1157 = _T_1162 ? (_GEN_1142 ? ~_GEN_1035 & _GEN_1132 : ~(_T_1176 & _GEN_1035) & _GEN_1132) : _GEN_1132;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1158 = _T_1162 ? (_GEN_1142 ? ~_GEN_1036 & _GEN_1133 : ~(_T_1176 & _GEN_1036) & _GEN_1133) : _GEN_1133;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1159 = _T_1162 ? (_GEN_1142 ? ~_GEN_1037 & _GEN_1134 : ~(_T_1176 & _GEN_1037) & _GEN_1134) : _GEN_1134;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1160 = _T_1162 ? (_GEN_1142 ? ~_GEN_1038 & _GEN_1135 : ~(_T_1176 & _GEN_1038) & _GEN_1135) : _GEN_1135;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1161 = _T_1162 ? (_GEN_1142 ? ~_GEN_1039 & _GEN_1136 : ~(_T_1176 & _GEN_1039) & _GEN_1136) : _GEN_1136;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1162 = _T_1162 ? (_GEN_1142 ? ~_GEN_1040 & _GEN_1137 : ~(_T_1176 & _GEN_1040) & _GEN_1137) : _GEN_1137;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1163 = _T_1162 ? (_GEN_1142 ? ~_GEN_1041 & _GEN_1138 : ~(_T_1176 & _GEN_1041) & _GEN_1138) : _GEN_1138;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1164 = _T_1162 ? (_GEN_1142 ? ~_GEN_1042 & _GEN_1139 : ~(_T_1176 & _GEN_1042) & _GEN_1139) : _GEN_1139;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1165 = _T_1162 ? (_GEN_1142 ? ~_GEN_1043 & _GEN_1140 : ~(_T_1176 & _GEN_1043) & _GEN_1140) : _GEN_1140;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1166 = _T_1162 ? (_GEN_1142 ? ~_GEN_1044 & _GEN_1141 : ~(_T_1176 & _GEN_1044) & _GEN_1141) : _GEN_1141;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1167 = _T_1187 | _T_1192;	// @[lsu.scala:1151:106, :1152:9, :1156:46, :1158:60, :1159:9]
  wire              _GEN_1168 = _T_1181 ? (_GEN_1167 ? ~_GEN_1021 & _GEN_1143 : ~(_T_1195 & _GEN_1021) & _GEN_1143) : _GEN_1143;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1169 = _T_1181 ? (_GEN_1167 ? ~_GEN_1022 & _GEN_1144 : ~(_T_1195 & _GEN_1022) & _GEN_1144) : _GEN_1144;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1170 = _T_1181 ? (_GEN_1167 ? ~_GEN_1023 & _GEN_1145 : ~(_T_1195 & _GEN_1023) & _GEN_1145) : _GEN_1145;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1171 = _T_1181 ? (_GEN_1167 ? ~_GEN_1024 & _GEN_1146 : ~(_T_1195 & _GEN_1024) & _GEN_1146) : _GEN_1146;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1172 = _T_1181 ? (_GEN_1167 ? ~_GEN_1025 & _GEN_1147 : ~(_T_1195 & _GEN_1025) & _GEN_1147) : _GEN_1147;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1173 = _T_1181 ? (_GEN_1167 ? ~_GEN_1026 & _GEN_1148 : ~(_T_1195 & _GEN_1026) & _GEN_1148) : _GEN_1148;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1174 = _T_1181 ? (_GEN_1167 ? ~_GEN_1027 & _GEN_1149 : ~(_T_1195 & _GEN_1027) & _GEN_1149) : _GEN_1149;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1175 = _T_1181 ? (_GEN_1167 ? ~_GEN_1028 & _GEN_1150 : ~(_T_1195 & _GEN_1028) & _GEN_1150) : _GEN_1150;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1176 = _T_1181 ? (_GEN_1167 ? ~_GEN_1029 & _GEN_1151 : ~(_T_1195 & _GEN_1029) & _GEN_1151) : _GEN_1151;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1177 = _T_1181 ? (_GEN_1167 ? ~_GEN_1030 & _GEN_1152 : ~(_T_1195 & _GEN_1030) & _GEN_1152) : _GEN_1152;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1178 = _T_1181 ? (_GEN_1167 ? ~_GEN_1031 & _GEN_1153 : ~(_T_1195 & _GEN_1031) & _GEN_1153) : _GEN_1153;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1179 = _T_1181 ? (_GEN_1167 ? ~_GEN_1032 & _GEN_1154 : ~(_T_1195 & _GEN_1032) & _GEN_1154) : _GEN_1154;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1180 = _T_1181 ? (_GEN_1167 ? ~_GEN_1033 & _GEN_1155 : ~(_T_1195 & _GEN_1033) & _GEN_1155) : _GEN_1155;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1181 = _T_1181 ? (_GEN_1167 ? ~_GEN_1034 & _GEN_1156 : ~(_T_1195 & _GEN_1034) & _GEN_1156) : _GEN_1156;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1182 = _T_1181 ? (_GEN_1167 ? ~_GEN_1035 & _GEN_1157 : ~(_T_1195 & _GEN_1035) & _GEN_1157) : _GEN_1157;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1183 = _T_1181 ? (_GEN_1167 ? ~_GEN_1036 & _GEN_1158 : ~(_T_1195 & _GEN_1036) & _GEN_1158) : _GEN_1158;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1184 = _T_1181 ? (_GEN_1167 ? ~_GEN_1037 & _GEN_1159 : ~(_T_1195 & _GEN_1037) & _GEN_1159) : _GEN_1159;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1185 = _T_1181 ? (_GEN_1167 ? ~_GEN_1038 & _GEN_1160 : ~(_T_1195 & _GEN_1038) & _GEN_1160) : _GEN_1160;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1186 = _T_1181 ? (_GEN_1167 ? ~_GEN_1039 & _GEN_1161 : ~(_T_1195 & _GEN_1039) & _GEN_1161) : _GEN_1161;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1187 = _T_1181 ? (_GEN_1167 ? ~_GEN_1040 & _GEN_1162 : ~(_T_1195 & _GEN_1040) & _GEN_1162) : _GEN_1162;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1188 = _T_1181 ? (_GEN_1167 ? ~_GEN_1041 & _GEN_1163 : ~(_T_1195 & _GEN_1041) & _GEN_1163) : _GEN_1163;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1189 = _T_1181 ? (_GEN_1167 ? ~_GEN_1042 & _GEN_1164 : ~(_T_1195 & _GEN_1042) & _GEN_1164) : _GEN_1164;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1190 = _T_1181 ? (_GEN_1167 ? ~_GEN_1043 & _GEN_1165 : ~(_T_1195 & _GEN_1043) & _GEN_1165) : _GEN_1165;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1191 = _T_1181 ? (_GEN_1167 ? ~_GEN_1044 & _GEN_1166 : ~(_T_1195 & _GEN_1044) & _GEN_1166) : _GEN_1166;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1192 = _T_1206 | _T_1211;	// @[lsu.scala:1151:106, :1152:9, :1156:46, :1158:60, :1159:9]
  wire              _GEN_1193 = _T_1200 ? (_GEN_1192 ? ~_GEN_1021 & _GEN_1168 : ~(_T_1214 & _GEN_1021) & _GEN_1168) : _GEN_1168;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1194 = _T_1200 ? (_GEN_1192 ? ~_GEN_1022 & _GEN_1169 : ~(_T_1214 & _GEN_1022) & _GEN_1169) : _GEN_1169;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1195 = _T_1200 ? (_GEN_1192 ? ~_GEN_1023 & _GEN_1170 : ~(_T_1214 & _GEN_1023) & _GEN_1170) : _GEN_1170;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1196 = _T_1200 ? (_GEN_1192 ? ~_GEN_1024 & _GEN_1171 : ~(_T_1214 & _GEN_1024) & _GEN_1171) : _GEN_1171;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1197 = _T_1200 ? (_GEN_1192 ? ~_GEN_1025 & _GEN_1172 : ~(_T_1214 & _GEN_1025) & _GEN_1172) : _GEN_1172;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1198 = _T_1200 ? (_GEN_1192 ? ~_GEN_1026 & _GEN_1173 : ~(_T_1214 & _GEN_1026) & _GEN_1173) : _GEN_1173;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1199 = _T_1200 ? (_GEN_1192 ? ~_GEN_1027 & _GEN_1174 : ~(_T_1214 & _GEN_1027) & _GEN_1174) : _GEN_1174;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1200 = _T_1200 ? (_GEN_1192 ? ~_GEN_1028 & _GEN_1175 : ~(_T_1214 & _GEN_1028) & _GEN_1175) : _GEN_1175;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1201 = _T_1200 ? (_GEN_1192 ? ~_GEN_1029 & _GEN_1176 : ~(_T_1214 & _GEN_1029) & _GEN_1176) : _GEN_1176;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1202 = _T_1200 ? (_GEN_1192 ? ~_GEN_1030 & _GEN_1177 : ~(_T_1214 & _GEN_1030) & _GEN_1177) : _GEN_1177;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1203 = _T_1200 ? (_GEN_1192 ? ~_GEN_1031 & _GEN_1178 : ~(_T_1214 & _GEN_1031) & _GEN_1178) : _GEN_1178;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1204 = _T_1200 ? (_GEN_1192 ? ~_GEN_1032 & _GEN_1179 : ~(_T_1214 & _GEN_1032) & _GEN_1179) : _GEN_1179;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1205 = _T_1200 ? (_GEN_1192 ? ~_GEN_1033 & _GEN_1180 : ~(_T_1214 & _GEN_1033) & _GEN_1180) : _GEN_1180;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1206 = _T_1200 ? (_GEN_1192 ? ~_GEN_1034 & _GEN_1181 : ~(_T_1214 & _GEN_1034) & _GEN_1181) : _GEN_1181;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1207 = _T_1200 ? (_GEN_1192 ? ~_GEN_1035 & _GEN_1182 : ~(_T_1214 & _GEN_1035) & _GEN_1182) : _GEN_1182;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1208 = _T_1200 ? (_GEN_1192 ? ~_GEN_1036 & _GEN_1183 : ~(_T_1214 & _GEN_1036) & _GEN_1183) : _GEN_1183;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1209 = _T_1200 ? (_GEN_1192 ? ~_GEN_1037 & _GEN_1184 : ~(_T_1214 & _GEN_1037) & _GEN_1184) : _GEN_1184;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1210 = _T_1200 ? (_GEN_1192 ? ~_GEN_1038 & _GEN_1185 : ~(_T_1214 & _GEN_1038) & _GEN_1185) : _GEN_1185;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1211 = _T_1200 ? (_GEN_1192 ? ~_GEN_1039 & _GEN_1186 : ~(_T_1214 & _GEN_1039) & _GEN_1186) : _GEN_1186;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1212 = _T_1200 ? (_GEN_1192 ? ~_GEN_1040 & _GEN_1187 : ~(_T_1214 & _GEN_1040) & _GEN_1187) : _GEN_1187;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1213 = _T_1200 ? (_GEN_1192 ? ~_GEN_1041 & _GEN_1188 : ~(_T_1214 & _GEN_1041) & _GEN_1188) : _GEN_1188;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1214 = _T_1200 ? (_GEN_1192 ? ~_GEN_1042 & _GEN_1189 : ~(_T_1214 & _GEN_1042) & _GEN_1189) : _GEN_1189;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1215 = _T_1200 ? (_GEN_1192 ? ~_GEN_1043 & _GEN_1190 : ~(_T_1214 & _GEN_1043) & _GEN_1190) : _GEN_1190;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1216 = _T_1200 ? (_GEN_1192 ? ~_GEN_1044 & _GEN_1191 : ~(_T_1214 & _GEN_1044) & _GEN_1191) : _GEN_1191;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1217 = _T_1225 | _T_1230;	// @[lsu.scala:1151:106, :1152:9, :1156:46, :1158:60, :1159:9]
  wire              _GEN_1218 = _T_1219 ? (_GEN_1217 ? ~_GEN_1021 & _GEN_1193 : ~(_T_1233 & _GEN_1021) & _GEN_1193) : _GEN_1193;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1219 = _T_1219 ? (_GEN_1217 ? ~_GEN_1022 & _GEN_1194 : ~(_T_1233 & _GEN_1022) & _GEN_1194) : _GEN_1194;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1220 = _T_1219 ? (_GEN_1217 ? ~_GEN_1023 & _GEN_1195 : ~(_T_1233 & _GEN_1023) & _GEN_1195) : _GEN_1195;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1221 = _T_1219 ? (_GEN_1217 ? ~_GEN_1024 & _GEN_1196 : ~(_T_1233 & _GEN_1024) & _GEN_1196) : _GEN_1196;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1222 = _T_1219 ? (_GEN_1217 ? ~_GEN_1025 & _GEN_1197 : ~(_T_1233 & _GEN_1025) & _GEN_1197) : _GEN_1197;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1223 = _T_1219 ? (_GEN_1217 ? ~_GEN_1026 & _GEN_1198 : ~(_T_1233 & _GEN_1026) & _GEN_1198) : _GEN_1198;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1224 = _T_1219 ? (_GEN_1217 ? ~_GEN_1027 & _GEN_1199 : ~(_T_1233 & _GEN_1027) & _GEN_1199) : _GEN_1199;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1225 = _T_1219 ? (_GEN_1217 ? ~_GEN_1028 & _GEN_1200 : ~(_T_1233 & _GEN_1028) & _GEN_1200) : _GEN_1200;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1226 = _T_1219 ? (_GEN_1217 ? ~_GEN_1029 & _GEN_1201 : ~(_T_1233 & _GEN_1029) & _GEN_1201) : _GEN_1201;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1227 = _T_1219 ? (_GEN_1217 ? ~_GEN_1030 & _GEN_1202 : ~(_T_1233 & _GEN_1030) & _GEN_1202) : _GEN_1202;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1228 = _T_1219 ? (_GEN_1217 ? ~_GEN_1031 & _GEN_1203 : ~(_T_1233 & _GEN_1031) & _GEN_1203) : _GEN_1203;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1229 = _T_1219 ? (_GEN_1217 ? ~_GEN_1032 & _GEN_1204 : ~(_T_1233 & _GEN_1032) & _GEN_1204) : _GEN_1204;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1230 = _T_1219 ? (_GEN_1217 ? ~_GEN_1033 & _GEN_1205 : ~(_T_1233 & _GEN_1033) & _GEN_1205) : _GEN_1205;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1231 = _T_1219 ? (_GEN_1217 ? ~_GEN_1034 & _GEN_1206 : ~(_T_1233 & _GEN_1034) & _GEN_1206) : _GEN_1206;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1232 = _T_1219 ? (_GEN_1217 ? ~_GEN_1035 & _GEN_1207 : ~(_T_1233 & _GEN_1035) & _GEN_1207) : _GEN_1207;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1233 = _T_1219 ? (_GEN_1217 ? ~_GEN_1036 & _GEN_1208 : ~(_T_1233 & _GEN_1036) & _GEN_1208) : _GEN_1208;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1234 = _T_1219 ? (_GEN_1217 ? ~_GEN_1037 & _GEN_1209 : ~(_T_1233 & _GEN_1037) & _GEN_1209) : _GEN_1209;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1235 = _T_1219 ? (_GEN_1217 ? ~_GEN_1038 & _GEN_1210 : ~(_T_1233 & _GEN_1038) & _GEN_1210) : _GEN_1210;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1236 = _T_1219 ? (_GEN_1217 ? ~_GEN_1039 & _GEN_1211 : ~(_T_1233 & _GEN_1039) & _GEN_1211) : _GEN_1211;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1237 = _T_1219 ? (_GEN_1217 ? ~_GEN_1040 & _GEN_1212 : ~(_T_1233 & _GEN_1040) & _GEN_1212) : _GEN_1212;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1238 = _T_1219 ? (_GEN_1217 ? ~_GEN_1041 & _GEN_1213 : ~(_T_1233 & _GEN_1041) & _GEN_1213) : _GEN_1213;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1239 = _T_1219 ? (_GEN_1217 ? ~_GEN_1042 & _GEN_1214 : ~(_T_1233 & _GEN_1042) & _GEN_1214) : _GEN_1214;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1240 = _T_1219 ? (_GEN_1217 ? ~_GEN_1043 & _GEN_1215 : ~(_T_1233 & _GEN_1043) & _GEN_1215) : _GEN_1215;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1241 = _T_1219 ? (_GEN_1217 ? ~_GEN_1044 & _GEN_1216 : ~(_T_1233 & _GEN_1044) & _GEN_1216) : _GEN_1216;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1242 = _T_1244 | _T_1249;	// @[lsu.scala:1151:106, :1152:9, :1156:46, :1158:60, :1159:9]
  wire              _GEN_1243 = _T_1238 ? (_GEN_1242 ? ~_GEN_1021 & _GEN_1218 : ~(_T_1252 & _GEN_1021) & _GEN_1218) : _GEN_1218;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1244 = _T_1238 ? (_GEN_1242 ? ~_GEN_1022 & _GEN_1219 : ~(_T_1252 & _GEN_1022) & _GEN_1219) : _GEN_1219;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1245 = _T_1238 ? (_GEN_1242 ? ~_GEN_1023 & _GEN_1220 : ~(_T_1252 & _GEN_1023) & _GEN_1220) : _GEN_1220;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1246 = _T_1238 ? (_GEN_1242 ? ~_GEN_1024 & _GEN_1221 : ~(_T_1252 & _GEN_1024) & _GEN_1221) : _GEN_1221;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1247 = _T_1238 ? (_GEN_1242 ? ~_GEN_1025 & _GEN_1222 : ~(_T_1252 & _GEN_1025) & _GEN_1222) : _GEN_1222;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1248 = _T_1238 ? (_GEN_1242 ? ~_GEN_1026 & _GEN_1223 : ~(_T_1252 & _GEN_1026) & _GEN_1223) : _GEN_1223;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1249 = _T_1238 ? (_GEN_1242 ? ~_GEN_1027 & _GEN_1224 : ~(_T_1252 & _GEN_1027) & _GEN_1224) : _GEN_1224;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1250 = _T_1238 ? (_GEN_1242 ? ~_GEN_1028 & _GEN_1225 : ~(_T_1252 & _GEN_1028) & _GEN_1225) : _GEN_1225;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1251 = _T_1238 ? (_GEN_1242 ? ~_GEN_1029 & _GEN_1226 : ~(_T_1252 & _GEN_1029) & _GEN_1226) : _GEN_1226;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1252 = _T_1238 ? (_GEN_1242 ? ~_GEN_1030 & _GEN_1227 : ~(_T_1252 & _GEN_1030) & _GEN_1227) : _GEN_1227;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1253 = _T_1238 ? (_GEN_1242 ? ~_GEN_1031 & _GEN_1228 : ~(_T_1252 & _GEN_1031) & _GEN_1228) : _GEN_1228;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1254 = _T_1238 ? (_GEN_1242 ? ~_GEN_1032 & _GEN_1229 : ~(_T_1252 & _GEN_1032) & _GEN_1229) : _GEN_1229;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1255 = _T_1238 ? (_GEN_1242 ? ~_GEN_1033 & _GEN_1230 : ~(_T_1252 & _GEN_1033) & _GEN_1230) : _GEN_1230;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1256 = _T_1238 ? (_GEN_1242 ? ~_GEN_1034 & _GEN_1231 : ~(_T_1252 & _GEN_1034) & _GEN_1231) : _GEN_1231;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1257 = _T_1238 ? (_GEN_1242 ? ~_GEN_1035 & _GEN_1232 : ~(_T_1252 & _GEN_1035) & _GEN_1232) : _GEN_1232;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1258 = _T_1238 ? (_GEN_1242 ? ~_GEN_1036 & _GEN_1233 : ~(_T_1252 & _GEN_1036) & _GEN_1233) : _GEN_1233;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1259 = _T_1238 ? (_GEN_1242 ? ~_GEN_1037 & _GEN_1234 : ~(_T_1252 & _GEN_1037) & _GEN_1234) : _GEN_1234;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1260 = _T_1238 ? (_GEN_1242 ? ~_GEN_1038 & _GEN_1235 : ~(_T_1252 & _GEN_1038) & _GEN_1235) : _GEN_1235;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1261 = _T_1238 ? (_GEN_1242 ? ~_GEN_1039 & _GEN_1236 : ~(_T_1252 & _GEN_1039) & _GEN_1236) : _GEN_1236;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1262 = _T_1238 ? (_GEN_1242 ? ~_GEN_1040 & _GEN_1237 : ~(_T_1252 & _GEN_1040) & _GEN_1237) : _GEN_1237;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1263 = _T_1238 ? (_GEN_1242 ? ~_GEN_1041 & _GEN_1238 : ~(_T_1252 & _GEN_1041) & _GEN_1238) : _GEN_1238;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1264 = _T_1238 ? (_GEN_1242 ? ~_GEN_1042 & _GEN_1239 : ~(_T_1252 & _GEN_1042) & _GEN_1239) : _GEN_1239;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1265 = _T_1238 ? (_GEN_1242 ? ~_GEN_1043 & _GEN_1240 : ~(_T_1252 & _GEN_1043) & _GEN_1240) : _GEN_1240;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1266 = _T_1238 ? (_GEN_1242 ? ~_GEN_1044 & _GEN_1241 : ~(_T_1252 & _GEN_1044) & _GEN_1241) : _GEN_1241;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1267 = _T_1263 | _T_1268;	// @[lsu.scala:1151:106, :1152:9, :1156:46, :1158:60, :1159:9]
  wire              _GEN_1268 = _T_1257 ? (_GEN_1267 ? ~_GEN_1021 & _GEN_1243 : ~(_T_1271 & _GEN_1021) & _GEN_1243) : _GEN_1243;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1269 = _T_1257 ? (_GEN_1267 ? ~_GEN_1022 & _GEN_1244 : ~(_T_1271 & _GEN_1022) & _GEN_1244) : _GEN_1244;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1270 = _T_1257 ? (_GEN_1267 ? ~_GEN_1023 & _GEN_1245 : ~(_T_1271 & _GEN_1023) & _GEN_1245) : _GEN_1245;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1271 = _T_1257 ? (_GEN_1267 ? ~_GEN_1024 & _GEN_1246 : ~(_T_1271 & _GEN_1024) & _GEN_1246) : _GEN_1246;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1272 = _T_1257 ? (_GEN_1267 ? ~_GEN_1025 & _GEN_1247 : ~(_T_1271 & _GEN_1025) & _GEN_1247) : _GEN_1247;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1273 = _T_1257 ? (_GEN_1267 ? ~_GEN_1026 & _GEN_1248 : ~(_T_1271 & _GEN_1026) & _GEN_1248) : _GEN_1248;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1274 = _T_1257 ? (_GEN_1267 ? ~_GEN_1027 & _GEN_1249 : ~(_T_1271 & _GEN_1027) & _GEN_1249) : _GEN_1249;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1275 = _T_1257 ? (_GEN_1267 ? ~_GEN_1028 & _GEN_1250 : ~(_T_1271 & _GEN_1028) & _GEN_1250) : _GEN_1250;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1276 = _T_1257 ? (_GEN_1267 ? ~_GEN_1029 & _GEN_1251 : ~(_T_1271 & _GEN_1029) & _GEN_1251) : _GEN_1251;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1277 = _T_1257 ? (_GEN_1267 ? ~_GEN_1030 & _GEN_1252 : ~(_T_1271 & _GEN_1030) & _GEN_1252) : _GEN_1252;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1278 = _T_1257 ? (_GEN_1267 ? ~_GEN_1031 & _GEN_1253 : ~(_T_1271 & _GEN_1031) & _GEN_1253) : _GEN_1253;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1279 = _T_1257 ? (_GEN_1267 ? ~_GEN_1032 & _GEN_1254 : ~(_T_1271 & _GEN_1032) & _GEN_1254) : _GEN_1254;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1280 = _T_1257 ? (_GEN_1267 ? ~_GEN_1033 & _GEN_1255 : ~(_T_1271 & _GEN_1033) & _GEN_1255) : _GEN_1255;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1281 = _T_1257 ? (_GEN_1267 ? ~_GEN_1034 & _GEN_1256 : ~(_T_1271 & _GEN_1034) & _GEN_1256) : _GEN_1256;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1282 = _T_1257 ? (_GEN_1267 ? ~_GEN_1035 & _GEN_1257 : ~(_T_1271 & _GEN_1035) & _GEN_1257) : _GEN_1257;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1283 = _T_1257 ? (_GEN_1267 ? ~_GEN_1036 & _GEN_1258 : ~(_T_1271 & _GEN_1036) & _GEN_1258) : _GEN_1258;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1284 = _T_1257 ? (_GEN_1267 ? ~_GEN_1037 & _GEN_1259 : ~(_T_1271 & _GEN_1037) & _GEN_1259) : _GEN_1259;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1285 = _T_1257 ? (_GEN_1267 ? ~_GEN_1038 & _GEN_1260 : ~(_T_1271 & _GEN_1038) & _GEN_1260) : _GEN_1260;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1286 = _T_1257 ? (_GEN_1267 ? ~_GEN_1039 & _GEN_1261 : ~(_T_1271 & _GEN_1039) & _GEN_1261) : _GEN_1261;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1287 = _T_1257 ? (_GEN_1267 ? ~_GEN_1040 & _GEN_1262 : ~(_T_1271 & _GEN_1040) & _GEN_1262) : _GEN_1262;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1288 = _T_1257 ? (_GEN_1267 ? ~_GEN_1041 & _GEN_1263 : ~(_T_1271 & _GEN_1041) & _GEN_1263) : _GEN_1263;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1289 = _T_1257 ? (_GEN_1267 ? ~_GEN_1042 & _GEN_1264 : ~(_T_1271 & _GEN_1042) & _GEN_1264) : _GEN_1264;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1290 = _T_1257 ? (_GEN_1267 ? ~_GEN_1043 & _GEN_1265 : ~(_T_1271 & _GEN_1043) & _GEN_1265) : _GEN_1265;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1291 = _T_1257 ? (_GEN_1267 ? ~_GEN_1044 & _GEN_1266 : ~(_T_1271 & _GEN_1044) & _GEN_1266) : _GEN_1266;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1292 = _T_1282 | _T_1287;	// @[lsu.scala:1151:106, :1152:9, :1156:46, :1158:60, :1159:9]
  wire              _GEN_1293 = _T_1276 ? (_GEN_1292 ? ~_GEN_1021 & _GEN_1268 : ~(_T_1290 & _GEN_1021) & _GEN_1268) : _GEN_1268;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1294 = _T_1276 ? (_GEN_1292 ? ~_GEN_1022 & _GEN_1269 : ~(_T_1290 & _GEN_1022) & _GEN_1269) : _GEN_1269;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1295 = _T_1276 ? (_GEN_1292 ? ~_GEN_1023 & _GEN_1270 : ~(_T_1290 & _GEN_1023) & _GEN_1270) : _GEN_1270;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1296 = _T_1276 ? (_GEN_1292 ? ~_GEN_1024 & _GEN_1271 : ~(_T_1290 & _GEN_1024) & _GEN_1271) : _GEN_1271;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1297 = _T_1276 ? (_GEN_1292 ? ~_GEN_1025 & _GEN_1272 : ~(_T_1290 & _GEN_1025) & _GEN_1272) : _GEN_1272;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1298 = _T_1276 ? (_GEN_1292 ? ~_GEN_1026 & _GEN_1273 : ~(_T_1290 & _GEN_1026) & _GEN_1273) : _GEN_1273;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1299 = _T_1276 ? (_GEN_1292 ? ~_GEN_1027 & _GEN_1274 : ~(_T_1290 & _GEN_1027) & _GEN_1274) : _GEN_1274;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1300 = _T_1276 ? (_GEN_1292 ? ~_GEN_1028 & _GEN_1275 : ~(_T_1290 & _GEN_1028) & _GEN_1275) : _GEN_1275;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1301 = _T_1276 ? (_GEN_1292 ? ~_GEN_1029 & _GEN_1276 : ~(_T_1290 & _GEN_1029) & _GEN_1276) : _GEN_1276;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1302 = _T_1276 ? (_GEN_1292 ? ~_GEN_1030 & _GEN_1277 : ~(_T_1290 & _GEN_1030) & _GEN_1277) : _GEN_1277;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1303 = _T_1276 ? (_GEN_1292 ? ~_GEN_1031 & _GEN_1278 : ~(_T_1290 & _GEN_1031) & _GEN_1278) : _GEN_1278;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1304 = _T_1276 ? (_GEN_1292 ? ~_GEN_1032 & _GEN_1279 : ~(_T_1290 & _GEN_1032) & _GEN_1279) : _GEN_1279;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1305 = _T_1276 ? (_GEN_1292 ? ~_GEN_1033 & _GEN_1280 : ~(_T_1290 & _GEN_1033) & _GEN_1280) : _GEN_1280;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1306 = _T_1276 ? (_GEN_1292 ? ~_GEN_1034 & _GEN_1281 : ~(_T_1290 & _GEN_1034) & _GEN_1281) : _GEN_1281;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1307 = _T_1276 ? (_GEN_1292 ? ~_GEN_1035 & _GEN_1282 : ~(_T_1290 & _GEN_1035) & _GEN_1282) : _GEN_1282;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1308 = _T_1276 ? (_GEN_1292 ? ~_GEN_1036 & _GEN_1283 : ~(_T_1290 & _GEN_1036) & _GEN_1283) : _GEN_1283;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1309 = _T_1276 ? (_GEN_1292 ? ~_GEN_1037 & _GEN_1284 : ~(_T_1290 & _GEN_1037) & _GEN_1284) : _GEN_1284;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1310 = _T_1276 ? (_GEN_1292 ? ~_GEN_1038 & _GEN_1285 : ~(_T_1290 & _GEN_1038) & _GEN_1285) : _GEN_1285;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1311 = _T_1276 ? (_GEN_1292 ? ~_GEN_1039 & _GEN_1286 : ~(_T_1290 & _GEN_1039) & _GEN_1286) : _GEN_1286;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1312 = _T_1276 ? (_GEN_1292 ? ~_GEN_1040 & _GEN_1287 : ~(_T_1290 & _GEN_1040) & _GEN_1287) : _GEN_1287;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1313 = _T_1276 ? (_GEN_1292 ? ~_GEN_1041 & _GEN_1288 : ~(_T_1290 & _GEN_1041) & _GEN_1288) : _GEN_1288;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1314 = _T_1276 ? (_GEN_1292 ? ~_GEN_1042 & _GEN_1289 : ~(_T_1290 & _GEN_1042) & _GEN_1289) : _GEN_1289;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1315 = _T_1276 ? (_GEN_1292 ? ~_GEN_1043 & _GEN_1290 : ~(_T_1290 & _GEN_1043) & _GEN_1290) : _GEN_1290;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1316 = _T_1276 ? (_GEN_1292 ? ~_GEN_1044 & _GEN_1291 : ~(_T_1290 & _GEN_1044) & _GEN_1291) : _GEN_1291;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1317 = _T_1301 | _T_1306;	// @[lsu.scala:1151:106, :1152:9, :1156:46, :1158:60, :1159:9]
  wire              _GEN_1318 = _T_1295 ? (_GEN_1317 ? ~_GEN_1021 & _GEN_1293 : ~(_T_1309 & _GEN_1021) & _GEN_1293) : _GEN_1293;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1319 = _T_1295 ? (_GEN_1317 ? ~_GEN_1022 & _GEN_1294 : ~(_T_1309 & _GEN_1022) & _GEN_1294) : _GEN_1294;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1320 = _T_1295 ? (_GEN_1317 ? ~_GEN_1023 & _GEN_1295 : ~(_T_1309 & _GEN_1023) & _GEN_1295) : _GEN_1295;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1321 = _T_1295 ? (_GEN_1317 ? ~_GEN_1024 & _GEN_1296 : ~(_T_1309 & _GEN_1024) & _GEN_1296) : _GEN_1296;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1322 = _T_1295 ? (_GEN_1317 ? ~_GEN_1025 & _GEN_1297 : ~(_T_1309 & _GEN_1025) & _GEN_1297) : _GEN_1297;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1323 = _T_1295 ? (_GEN_1317 ? ~_GEN_1026 & _GEN_1298 : ~(_T_1309 & _GEN_1026) & _GEN_1298) : _GEN_1298;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1324 = _T_1295 ? (_GEN_1317 ? ~_GEN_1027 & _GEN_1299 : ~(_T_1309 & _GEN_1027) & _GEN_1299) : _GEN_1299;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1325 = _T_1295 ? (_GEN_1317 ? ~_GEN_1028 & _GEN_1300 : ~(_T_1309 & _GEN_1028) & _GEN_1300) : _GEN_1300;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1326 = _T_1295 ? (_GEN_1317 ? ~_GEN_1029 & _GEN_1301 : ~(_T_1309 & _GEN_1029) & _GEN_1301) : _GEN_1301;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1327 = _T_1295 ? (_GEN_1317 ? ~_GEN_1030 & _GEN_1302 : ~(_T_1309 & _GEN_1030) & _GEN_1302) : _GEN_1302;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1328 = _T_1295 ? (_GEN_1317 ? ~_GEN_1031 & _GEN_1303 : ~(_T_1309 & _GEN_1031) & _GEN_1303) : _GEN_1303;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1329 = _T_1295 ? (_GEN_1317 ? ~_GEN_1032 & _GEN_1304 : ~(_T_1309 & _GEN_1032) & _GEN_1304) : _GEN_1304;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1330 = _T_1295 ? (_GEN_1317 ? ~_GEN_1033 & _GEN_1305 : ~(_T_1309 & _GEN_1033) & _GEN_1305) : _GEN_1305;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1331 = _T_1295 ? (_GEN_1317 ? ~_GEN_1034 & _GEN_1306 : ~(_T_1309 & _GEN_1034) & _GEN_1306) : _GEN_1306;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1332 = _T_1295 ? (_GEN_1317 ? ~_GEN_1035 & _GEN_1307 : ~(_T_1309 & _GEN_1035) & _GEN_1307) : _GEN_1307;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1333 = _T_1295 ? (_GEN_1317 ? ~_GEN_1036 & _GEN_1308 : ~(_T_1309 & _GEN_1036) & _GEN_1308) : _GEN_1308;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1334 = _T_1295 ? (_GEN_1317 ? ~_GEN_1037 & _GEN_1309 : ~(_T_1309 & _GEN_1037) & _GEN_1309) : _GEN_1309;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1335 = _T_1295 ? (_GEN_1317 ? ~_GEN_1038 & _GEN_1310 : ~(_T_1309 & _GEN_1038) & _GEN_1310) : _GEN_1310;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1336 = _T_1295 ? (_GEN_1317 ? ~_GEN_1039 & _GEN_1311 : ~(_T_1309 & _GEN_1039) & _GEN_1311) : _GEN_1311;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1337 = _T_1295 ? (_GEN_1317 ? ~_GEN_1040 & _GEN_1312 : ~(_T_1309 & _GEN_1040) & _GEN_1312) : _GEN_1312;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1338 = _T_1295 ? (_GEN_1317 ? ~_GEN_1041 & _GEN_1313 : ~(_T_1309 & _GEN_1041) & _GEN_1313) : _GEN_1313;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1339 = _T_1295 ? (_GEN_1317 ? ~_GEN_1042 & _GEN_1314 : ~(_T_1309 & _GEN_1042) & _GEN_1314) : _GEN_1314;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1340 = _T_1295 ? (_GEN_1317 ? ~_GEN_1043 & _GEN_1315 : ~(_T_1309 & _GEN_1043) & _GEN_1315) : _GEN_1315;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1341 = _T_1295 ? (_GEN_1317 ? ~_GEN_1044 & _GEN_1316 : ~(_T_1309 & _GEN_1044) & _GEN_1316) : _GEN_1316;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1342 = _T_1320 | _T_1325;	// @[lsu.scala:1151:106, :1152:9, :1156:46, :1158:60, :1159:9]
  wire              _GEN_1343 = _T_1314 ? (_GEN_1342 ? ~_GEN_1021 & _GEN_1318 : ~(_T_1328 & _GEN_1021) & _GEN_1318) : _GEN_1318;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1344 = _T_1314 ? (_GEN_1342 ? ~_GEN_1022 & _GEN_1319 : ~(_T_1328 & _GEN_1022) & _GEN_1319) : _GEN_1319;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1345 = _T_1314 ? (_GEN_1342 ? ~_GEN_1023 & _GEN_1320 : ~(_T_1328 & _GEN_1023) & _GEN_1320) : _GEN_1320;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1346 = _T_1314 ? (_GEN_1342 ? ~_GEN_1024 & _GEN_1321 : ~(_T_1328 & _GEN_1024) & _GEN_1321) : _GEN_1321;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1347 = _T_1314 ? (_GEN_1342 ? ~_GEN_1025 & _GEN_1322 : ~(_T_1328 & _GEN_1025) & _GEN_1322) : _GEN_1322;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1348 = _T_1314 ? (_GEN_1342 ? ~_GEN_1026 & _GEN_1323 : ~(_T_1328 & _GEN_1026) & _GEN_1323) : _GEN_1323;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1349 = _T_1314 ? (_GEN_1342 ? ~_GEN_1027 & _GEN_1324 : ~(_T_1328 & _GEN_1027) & _GEN_1324) : _GEN_1324;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1350 = _T_1314 ? (_GEN_1342 ? ~_GEN_1028 & _GEN_1325 : ~(_T_1328 & _GEN_1028) & _GEN_1325) : _GEN_1325;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1351 = _T_1314 ? (_GEN_1342 ? ~_GEN_1029 & _GEN_1326 : ~(_T_1328 & _GEN_1029) & _GEN_1326) : _GEN_1326;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1352 = _T_1314 ? (_GEN_1342 ? ~_GEN_1030 & _GEN_1327 : ~(_T_1328 & _GEN_1030) & _GEN_1327) : _GEN_1327;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1353 = _T_1314 ? (_GEN_1342 ? ~_GEN_1031 & _GEN_1328 : ~(_T_1328 & _GEN_1031) & _GEN_1328) : _GEN_1328;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1354 = _T_1314 ? (_GEN_1342 ? ~_GEN_1032 & _GEN_1329 : ~(_T_1328 & _GEN_1032) & _GEN_1329) : _GEN_1329;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1355 = _T_1314 ? (_GEN_1342 ? ~_GEN_1033 & _GEN_1330 : ~(_T_1328 & _GEN_1033) & _GEN_1330) : _GEN_1330;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1356 = _T_1314 ? (_GEN_1342 ? ~_GEN_1034 & _GEN_1331 : ~(_T_1328 & _GEN_1034) & _GEN_1331) : _GEN_1331;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1357 = _T_1314 ? (_GEN_1342 ? ~_GEN_1035 & _GEN_1332 : ~(_T_1328 & _GEN_1035) & _GEN_1332) : _GEN_1332;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1358 = _T_1314 ? (_GEN_1342 ? ~_GEN_1036 & _GEN_1333 : ~(_T_1328 & _GEN_1036) & _GEN_1333) : _GEN_1333;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1359 = _T_1314 ? (_GEN_1342 ? ~_GEN_1037 & _GEN_1334 : ~(_T_1328 & _GEN_1037) & _GEN_1334) : _GEN_1334;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1360 = _T_1314 ? (_GEN_1342 ? ~_GEN_1038 & _GEN_1335 : ~(_T_1328 & _GEN_1038) & _GEN_1335) : _GEN_1335;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1361 = _T_1314 ? (_GEN_1342 ? ~_GEN_1039 & _GEN_1336 : ~(_T_1328 & _GEN_1039) & _GEN_1336) : _GEN_1336;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1362 = _T_1314 ? (_GEN_1342 ? ~_GEN_1040 & _GEN_1337 : ~(_T_1328 & _GEN_1040) & _GEN_1337) : _GEN_1337;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1363 = _T_1314 ? (_GEN_1342 ? ~_GEN_1041 & _GEN_1338 : ~(_T_1328 & _GEN_1041) & _GEN_1338) : _GEN_1338;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1364 = _T_1314 ? (_GEN_1342 ? ~_GEN_1042 & _GEN_1339 : ~(_T_1328 & _GEN_1042) & _GEN_1339) : _GEN_1339;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1365 = _T_1314 ? (_GEN_1342 ? ~_GEN_1043 & _GEN_1340 : ~(_T_1328 & _GEN_1043) & _GEN_1340) : _GEN_1340;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1366 = _T_1314 ? (_GEN_1342 ? ~_GEN_1044 & _GEN_1341 : ~(_T_1328 & _GEN_1044) & _GEN_1341) : _GEN_1341;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1367 = _T_1339 | _T_1344;	// @[lsu.scala:1151:106, :1152:9, :1156:46, :1158:60, :1159:9]
  wire              _GEN_1368 = _T_1333 ? (_GEN_1367 ? ~_GEN_1021 & _GEN_1343 : ~(_T_1347 & _GEN_1021) & _GEN_1343) : _GEN_1343;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1369 = _T_1333 ? (_GEN_1367 ? ~_GEN_1022 & _GEN_1344 : ~(_T_1347 & _GEN_1022) & _GEN_1344) : _GEN_1344;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1370 = _T_1333 ? (_GEN_1367 ? ~_GEN_1023 & _GEN_1345 : ~(_T_1347 & _GEN_1023) & _GEN_1345) : _GEN_1345;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1371 = _T_1333 ? (_GEN_1367 ? ~_GEN_1024 & _GEN_1346 : ~(_T_1347 & _GEN_1024) & _GEN_1346) : _GEN_1346;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1372 = _T_1333 ? (_GEN_1367 ? ~_GEN_1025 & _GEN_1347 : ~(_T_1347 & _GEN_1025) & _GEN_1347) : _GEN_1347;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1373 = _T_1333 ? (_GEN_1367 ? ~_GEN_1026 & _GEN_1348 : ~(_T_1347 & _GEN_1026) & _GEN_1348) : _GEN_1348;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1374 = _T_1333 ? (_GEN_1367 ? ~_GEN_1027 & _GEN_1349 : ~(_T_1347 & _GEN_1027) & _GEN_1349) : _GEN_1349;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1375 = _T_1333 ? (_GEN_1367 ? ~_GEN_1028 & _GEN_1350 : ~(_T_1347 & _GEN_1028) & _GEN_1350) : _GEN_1350;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1376 = _T_1333 ? (_GEN_1367 ? ~_GEN_1029 & _GEN_1351 : ~(_T_1347 & _GEN_1029) & _GEN_1351) : _GEN_1351;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1377 = _T_1333 ? (_GEN_1367 ? ~_GEN_1030 & _GEN_1352 : ~(_T_1347 & _GEN_1030) & _GEN_1352) : _GEN_1352;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1378 = _T_1333 ? (_GEN_1367 ? ~_GEN_1031 & _GEN_1353 : ~(_T_1347 & _GEN_1031) & _GEN_1353) : _GEN_1353;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1379 = _T_1333 ? (_GEN_1367 ? ~_GEN_1032 & _GEN_1354 : ~(_T_1347 & _GEN_1032) & _GEN_1354) : _GEN_1354;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1380 = _T_1333 ? (_GEN_1367 ? ~_GEN_1033 & _GEN_1355 : ~(_T_1347 & _GEN_1033) & _GEN_1355) : _GEN_1355;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1381 = _T_1333 ? (_GEN_1367 ? ~_GEN_1034 & _GEN_1356 : ~(_T_1347 & _GEN_1034) & _GEN_1356) : _GEN_1356;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1382 = _T_1333 ? (_GEN_1367 ? ~_GEN_1035 & _GEN_1357 : ~(_T_1347 & _GEN_1035) & _GEN_1357) : _GEN_1357;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1383 = _T_1333 ? (_GEN_1367 ? ~_GEN_1036 & _GEN_1358 : ~(_T_1347 & _GEN_1036) & _GEN_1358) : _GEN_1358;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1384 = _T_1333 ? (_GEN_1367 ? ~_GEN_1037 & _GEN_1359 : ~(_T_1347 & _GEN_1037) & _GEN_1359) : _GEN_1359;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1385 = _T_1333 ? (_GEN_1367 ? ~_GEN_1038 & _GEN_1360 : ~(_T_1347 & _GEN_1038) & _GEN_1360) : _GEN_1360;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1386 = _T_1333 ? (_GEN_1367 ? ~_GEN_1039 & _GEN_1361 : ~(_T_1347 & _GEN_1039) & _GEN_1361) : _GEN_1361;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1387 = _T_1333 ? (_GEN_1367 ? ~_GEN_1040 & _GEN_1362 : ~(_T_1347 & _GEN_1040) & _GEN_1362) : _GEN_1362;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1388 = _T_1333 ? (_GEN_1367 ? ~_GEN_1041 & _GEN_1363 : ~(_T_1347 & _GEN_1041) & _GEN_1363) : _GEN_1363;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1389 = _T_1333 ? (_GEN_1367 ? ~_GEN_1042 & _GEN_1364 : ~(_T_1347 & _GEN_1042) & _GEN_1364) : _GEN_1364;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1390 = _T_1333 ? (_GEN_1367 ? ~_GEN_1043 & _GEN_1365 : ~(_T_1347 & _GEN_1043) & _GEN_1365) : _GEN_1365;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1391 = _T_1333 ? (_GEN_1367 ? ~_GEN_1044 & _GEN_1366 : ~(_T_1347 & _GEN_1044) & _GEN_1366) : _GEN_1366;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1392 = _T_1358 | _T_1363;	// @[lsu.scala:1151:106, :1152:9, :1156:46, :1158:60, :1159:9]
  wire              _GEN_1393 = _T_1352 ? (_GEN_1392 ? ~_GEN_1021 & _GEN_1368 : ~(_T_1366 & _GEN_1021) & _GEN_1368) : _GEN_1368;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1394 = _T_1352 ? (_GEN_1392 ? ~_GEN_1022 & _GEN_1369 : ~(_T_1366 & _GEN_1022) & _GEN_1369) : _GEN_1369;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1395 = _T_1352 ? (_GEN_1392 ? ~_GEN_1023 & _GEN_1370 : ~(_T_1366 & _GEN_1023) & _GEN_1370) : _GEN_1370;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1396 = _T_1352 ? (_GEN_1392 ? ~_GEN_1024 & _GEN_1371 : ~(_T_1366 & _GEN_1024) & _GEN_1371) : _GEN_1371;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1397 = _T_1352 ? (_GEN_1392 ? ~_GEN_1025 & _GEN_1372 : ~(_T_1366 & _GEN_1025) & _GEN_1372) : _GEN_1372;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1398 = _T_1352 ? (_GEN_1392 ? ~_GEN_1026 & _GEN_1373 : ~(_T_1366 & _GEN_1026) & _GEN_1373) : _GEN_1373;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1399 = _T_1352 ? (_GEN_1392 ? ~_GEN_1027 & _GEN_1374 : ~(_T_1366 & _GEN_1027) & _GEN_1374) : _GEN_1374;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1400 = _T_1352 ? (_GEN_1392 ? ~_GEN_1028 & _GEN_1375 : ~(_T_1366 & _GEN_1028) & _GEN_1375) : _GEN_1375;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1401 = _T_1352 ? (_GEN_1392 ? ~_GEN_1029 & _GEN_1376 : ~(_T_1366 & _GEN_1029) & _GEN_1376) : _GEN_1376;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1402 = _T_1352 ? (_GEN_1392 ? ~_GEN_1030 & _GEN_1377 : ~(_T_1366 & _GEN_1030) & _GEN_1377) : _GEN_1377;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1403 = _T_1352 ? (_GEN_1392 ? ~_GEN_1031 & _GEN_1378 : ~(_T_1366 & _GEN_1031) & _GEN_1378) : _GEN_1378;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1404 = _T_1352 ? (_GEN_1392 ? ~_GEN_1032 & _GEN_1379 : ~(_T_1366 & _GEN_1032) & _GEN_1379) : _GEN_1379;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1405 = _T_1352 ? (_GEN_1392 ? ~_GEN_1033 & _GEN_1380 : ~(_T_1366 & _GEN_1033) & _GEN_1380) : _GEN_1380;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1406 = _T_1352 ? (_GEN_1392 ? ~_GEN_1034 & _GEN_1381 : ~(_T_1366 & _GEN_1034) & _GEN_1381) : _GEN_1381;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1407 = _T_1352 ? (_GEN_1392 ? ~_GEN_1035 & _GEN_1382 : ~(_T_1366 & _GEN_1035) & _GEN_1382) : _GEN_1382;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1408 = _T_1352 ? (_GEN_1392 ? ~_GEN_1036 & _GEN_1383 : ~(_T_1366 & _GEN_1036) & _GEN_1383) : _GEN_1383;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1409 = _T_1352 ? (_GEN_1392 ? ~_GEN_1037 & _GEN_1384 : ~(_T_1366 & _GEN_1037) & _GEN_1384) : _GEN_1384;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1410 = _T_1352 ? (_GEN_1392 ? ~_GEN_1038 & _GEN_1385 : ~(_T_1366 & _GEN_1038) & _GEN_1385) : _GEN_1385;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1411 = _T_1352 ? (_GEN_1392 ? ~_GEN_1039 & _GEN_1386 : ~(_T_1366 & _GEN_1039) & _GEN_1386) : _GEN_1386;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1412 = _T_1352 ? (_GEN_1392 ? ~_GEN_1040 & _GEN_1387 : ~(_T_1366 & _GEN_1040) & _GEN_1387) : _GEN_1387;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1413 = _T_1352 ? (_GEN_1392 ? ~_GEN_1041 & _GEN_1388 : ~(_T_1366 & _GEN_1041) & _GEN_1388) : _GEN_1388;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1414 = _T_1352 ? (_GEN_1392 ? ~_GEN_1042 & _GEN_1389 : ~(_T_1366 & _GEN_1042) & _GEN_1389) : _GEN_1389;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1415 = _T_1352 ? (_GEN_1392 ? ~_GEN_1043 & _GEN_1390 : ~(_T_1366 & _GEN_1043) & _GEN_1390) : _GEN_1390;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1416 = _T_1352 ? (_GEN_1392 ? ~_GEN_1044 & _GEN_1391 : ~(_T_1366 & _GEN_1044) & _GEN_1391) : _GEN_1391;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1417 = _T_1377 | _T_1382;	// @[lsu.scala:1151:106, :1152:9, :1156:46, :1158:60, :1159:9]
  wire              _GEN_1418 = _T_1371 ? (_GEN_1417 ? ~_GEN_1021 & _GEN_1393 : ~(_T_1385 & _GEN_1021) & _GEN_1393) : _GEN_1393;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1419 = _T_1371 ? (_GEN_1417 ? ~_GEN_1022 & _GEN_1394 : ~(_T_1385 & _GEN_1022) & _GEN_1394) : _GEN_1394;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1420 = _T_1371 ? (_GEN_1417 ? ~_GEN_1023 & _GEN_1395 : ~(_T_1385 & _GEN_1023) & _GEN_1395) : _GEN_1395;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1421 = _T_1371 ? (_GEN_1417 ? ~_GEN_1024 & _GEN_1396 : ~(_T_1385 & _GEN_1024) & _GEN_1396) : _GEN_1396;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1422 = _T_1371 ? (_GEN_1417 ? ~_GEN_1025 & _GEN_1397 : ~(_T_1385 & _GEN_1025) & _GEN_1397) : _GEN_1397;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1423 = _T_1371 ? (_GEN_1417 ? ~_GEN_1026 & _GEN_1398 : ~(_T_1385 & _GEN_1026) & _GEN_1398) : _GEN_1398;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1424 = _T_1371 ? (_GEN_1417 ? ~_GEN_1027 & _GEN_1399 : ~(_T_1385 & _GEN_1027) & _GEN_1399) : _GEN_1399;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1425 = _T_1371 ? (_GEN_1417 ? ~_GEN_1028 & _GEN_1400 : ~(_T_1385 & _GEN_1028) & _GEN_1400) : _GEN_1400;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1426 = _T_1371 ? (_GEN_1417 ? ~_GEN_1029 & _GEN_1401 : ~(_T_1385 & _GEN_1029) & _GEN_1401) : _GEN_1401;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1427 = _T_1371 ? (_GEN_1417 ? ~_GEN_1030 & _GEN_1402 : ~(_T_1385 & _GEN_1030) & _GEN_1402) : _GEN_1402;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1428 = _T_1371 ? (_GEN_1417 ? ~_GEN_1031 & _GEN_1403 : ~(_T_1385 & _GEN_1031) & _GEN_1403) : _GEN_1403;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1429 = _T_1371 ? (_GEN_1417 ? ~_GEN_1032 & _GEN_1404 : ~(_T_1385 & _GEN_1032) & _GEN_1404) : _GEN_1404;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1430 = _T_1371 ? (_GEN_1417 ? ~_GEN_1033 & _GEN_1405 : ~(_T_1385 & _GEN_1033) & _GEN_1405) : _GEN_1405;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1431 = _T_1371 ? (_GEN_1417 ? ~_GEN_1034 & _GEN_1406 : ~(_T_1385 & _GEN_1034) & _GEN_1406) : _GEN_1406;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1432 = _T_1371 ? (_GEN_1417 ? ~_GEN_1035 & _GEN_1407 : ~(_T_1385 & _GEN_1035) & _GEN_1407) : _GEN_1407;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1433 = _T_1371 ? (_GEN_1417 ? ~_GEN_1036 & _GEN_1408 : ~(_T_1385 & _GEN_1036) & _GEN_1408) : _GEN_1408;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1434 = _T_1371 ? (_GEN_1417 ? ~_GEN_1037 & _GEN_1409 : ~(_T_1385 & _GEN_1037) & _GEN_1409) : _GEN_1409;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1435 = _T_1371 ? (_GEN_1417 ? ~_GEN_1038 & _GEN_1410 : ~(_T_1385 & _GEN_1038) & _GEN_1410) : _GEN_1410;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1436 = _T_1371 ? (_GEN_1417 ? ~_GEN_1039 & _GEN_1411 : ~(_T_1385 & _GEN_1039) & _GEN_1411) : _GEN_1411;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1437 = _T_1371 ? (_GEN_1417 ? ~_GEN_1040 & _GEN_1412 : ~(_T_1385 & _GEN_1040) & _GEN_1412) : _GEN_1412;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1438 = _T_1371 ? (_GEN_1417 ? ~_GEN_1041 & _GEN_1413 : ~(_T_1385 & _GEN_1041) & _GEN_1413) : _GEN_1413;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1439 = _T_1371 ? (_GEN_1417 ? ~_GEN_1042 & _GEN_1414 : ~(_T_1385 & _GEN_1042) & _GEN_1414) : _GEN_1414;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1440 = _T_1371 ? (_GEN_1417 ? ~_GEN_1043 & _GEN_1415 : ~(_T_1385 & _GEN_1043) & _GEN_1415) : _GEN_1415;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1441 = _T_1371 ? (_GEN_1417 ? ~_GEN_1044 & _GEN_1416 : ~(_T_1385 & _GEN_1044) & _GEN_1416) : _GEN_1416;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1442 = _T_1396 | _T_1401;	// @[lsu.scala:1151:106, :1152:9, :1156:46, :1158:60, :1159:9]
  wire              _GEN_1443 = _T_1390 ? (_GEN_1442 ? ~_GEN_1021 & _GEN_1418 : ~(_T_1404 & _GEN_1021) & _GEN_1418) : _GEN_1418;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1444 = _T_1390 ? (_GEN_1442 ? ~_GEN_1022 & _GEN_1419 : ~(_T_1404 & _GEN_1022) & _GEN_1419) : _GEN_1419;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1445 = _T_1390 ? (_GEN_1442 ? ~_GEN_1023 & _GEN_1420 : ~(_T_1404 & _GEN_1023) & _GEN_1420) : _GEN_1420;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1446 = _T_1390 ? (_GEN_1442 ? ~_GEN_1024 & _GEN_1421 : ~(_T_1404 & _GEN_1024) & _GEN_1421) : _GEN_1421;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1447 = _T_1390 ? (_GEN_1442 ? ~_GEN_1025 & _GEN_1422 : ~(_T_1404 & _GEN_1025) & _GEN_1422) : _GEN_1422;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1448 = _T_1390 ? (_GEN_1442 ? ~_GEN_1026 & _GEN_1423 : ~(_T_1404 & _GEN_1026) & _GEN_1423) : _GEN_1423;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1449 = _T_1390 ? (_GEN_1442 ? ~_GEN_1027 & _GEN_1424 : ~(_T_1404 & _GEN_1027) & _GEN_1424) : _GEN_1424;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1450 = _T_1390 ? (_GEN_1442 ? ~_GEN_1028 & _GEN_1425 : ~(_T_1404 & _GEN_1028) & _GEN_1425) : _GEN_1425;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1451 = _T_1390 ? (_GEN_1442 ? ~_GEN_1029 & _GEN_1426 : ~(_T_1404 & _GEN_1029) & _GEN_1426) : _GEN_1426;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1452 = _T_1390 ? (_GEN_1442 ? ~_GEN_1030 & _GEN_1427 : ~(_T_1404 & _GEN_1030) & _GEN_1427) : _GEN_1427;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1453 = _T_1390 ? (_GEN_1442 ? ~_GEN_1031 & _GEN_1428 : ~(_T_1404 & _GEN_1031) & _GEN_1428) : _GEN_1428;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1454 = _T_1390 ? (_GEN_1442 ? ~_GEN_1032 & _GEN_1429 : ~(_T_1404 & _GEN_1032) & _GEN_1429) : _GEN_1429;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1455 = _T_1390 ? (_GEN_1442 ? ~_GEN_1033 & _GEN_1430 : ~(_T_1404 & _GEN_1033) & _GEN_1430) : _GEN_1430;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1456 = _T_1390 ? (_GEN_1442 ? ~_GEN_1034 & _GEN_1431 : ~(_T_1404 & _GEN_1034) & _GEN_1431) : _GEN_1431;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1457 = _T_1390 ? (_GEN_1442 ? ~_GEN_1035 & _GEN_1432 : ~(_T_1404 & _GEN_1035) & _GEN_1432) : _GEN_1432;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1458 = _T_1390 ? (_GEN_1442 ? ~_GEN_1036 & _GEN_1433 : ~(_T_1404 & _GEN_1036) & _GEN_1433) : _GEN_1433;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1459 = _T_1390 ? (_GEN_1442 ? ~_GEN_1037 & _GEN_1434 : ~(_T_1404 & _GEN_1037) & _GEN_1434) : _GEN_1434;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1460 = _T_1390 ? (_GEN_1442 ? ~_GEN_1038 & _GEN_1435 : ~(_T_1404 & _GEN_1038) & _GEN_1435) : _GEN_1435;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1461 = _T_1390 ? (_GEN_1442 ? ~_GEN_1039 & _GEN_1436 : ~(_T_1404 & _GEN_1039) & _GEN_1436) : _GEN_1436;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1462 = _T_1390 ? (_GEN_1442 ? ~_GEN_1040 & _GEN_1437 : ~(_T_1404 & _GEN_1040) & _GEN_1437) : _GEN_1437;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1463 = _T_1390 ? (_GEN_1442 ? ~_GEN_1041 & _GEN_1438 : ~(_T_1404 & _GEN_1041) & _GEN_1438) : _GEN_1438;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1464 = _T_1390 ? (_GEN_1442 ? ~_GEN_1042 & _GEN_1439 : ~(_T_1404 & _GEN_1042) & _GEN_1439) : _GEN_1439;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1465 = _T_1390 ? (_GEN_1442 ? ~_GEN_1043 & _GEN_1440 : ~(_T_1404 & _GEN_1043) & _GEN_1440) : _GEN_1440;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1466 = _T_1390 ? (_GEN_1442 ? ~_GEN_1044 & _GEN_1441 : ~(_T_1404 & _GEN_1044) & _GEN_1441) : _GEN_1441;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1467 = _T_1415 | _T_1420;	// @[lsu.scala:1151:106, :1152:9, :1156:46, :1158:60, :1159:9]
  wire              _GEN_1468 = _T_1409 ? (_GEN_1467 ? ~_GEN_1021 & _GEN_1443 : ~(_T_1423 & _GEN_1021) & _GEN_1443) : _GEN_1443;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1469 = _T_1409 ? (_GEN_1467 ? ~_GEN_1022 & _GEN_1444 : ~(_T_1423 & _GEN_1022) & _GEN_1444) : _GEN_1444;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1470 = _T_1409 ? (_GEN_1467 ? ~_GEN_1023 & _GEN_1445 : ~(_T_1423 & _GEN_1023) & _GEN_1445) : _GEN_1445;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1471 = _T_1409 ? (_GEN_1467 ? ~_GEN_1024 & _GEN_1446 : ~(_T_1423 & _GEN_1024) & _GEN_1446) : _GEN_1446;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1472 = _T_1409 ? (_GEN_1467 ? ~_GEN_1025 & _GEN_1447 : ~(_T_1423 & _GEN_1025) & _GEN_1447) : _GEN_1447;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1473 = _T_1409 ? (_GEN_1467 ? ~_GEN_1026 & _GEN_1448 : ~(_T_1423 & _GEN_1026) & _GEN_1448) : _GEN_1448;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1474 = _T_1409 ? (_GEN_1467 ? ~_GEN_1027 & _GEN_1449 : ~(_T_1423 & _GEN_1027) & _GEN_1449) : _GEN_1449;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1475 = _T_1409 ? (_GEN_1467 ? ~_GEN_1028 & _GEN_1450 : ~(_T_1423 & _GEN_1028) & _GEN_1450) : _GEN_1450;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1476 = _T_1409 ? (_GEN_1467 ? ~_GEN_1029 & _GEN_1451 : ~(_T_1423 & _GEN_1029) & _GEN_1451) : _GEN_1451;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1477 = _T_1409 ? (_GEN_1467 ? ~_GEN_1030 & _GEN_1452 : ~(_T_1423 & _GEN_1030) & _GEN_1452) : _GEN_1452;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1478 = _T_1409 ? (_GEN_1467 ? ~_GEN_1031 & _GEN_1453 : ~(_T_1423 & _GEN_1031) & _GEN_1453) : _GEN_1453;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1479 = _T_1409 ? (_GEN_1467 ? ~_GEN_1032 & _GEN_1454 : ~(_T_1423 & _GEN_1032) & _GEN_1454) : _GEN_1454;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1480 = _T_1409 ? (_GEN_1467 ? ~_GEN_1033 & _GEN_1455 : ~(_T_1423 & _GEN_1033) & _GEN_1455) : _GEN_1455;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1481 = _T_1409 ? (_GEN_1467 ? ~_GEN_1034 & _GEN_1456 : ~(_T_1423 & _GEN_1034) & _GEN_1456) : _GEN_1456;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1482 = _T_1409 ? (_GEN_1467 ? ~_GEN_1035 & _GEN_1457 : ~(_T_1423 & _GEN_1035) & _GEN_1457) : _GEN_1457;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1483 = _T_1409 ? (_GEN_1467 ? ~_GEN_1036 & _GEN_1458 : ~(_T_1423 & _GEN_1036) & _GEN_1458) : _GEN_1458;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1484 = _T_1409 ? (_GEN_1467 ? ~_GEN_1037 & _GEN_1459 : ~(_T_1423 & _GEN_1037) & _GEN_1459) : _GEN_1459;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1485 = _T_1409 ? (_GEN_1467 ? ~_GEN_1038 & _GEN_1460 : ~(_T_1423 & _GEN_1038) & _GEN_1460) : _GEN_1460;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1486 = _T_1409 ? (_GEN_1467 ? ~_GEN_1039 & _GEN_1461 : ~(_T_1423 & _GEN_1039) & _GEN_1461) : _GEN_1461;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1487 = _T_1409 ? (_GEN_1467 ? ~_GEN_1040 & _GEN_1462 : ~(_T_1423 & _GEN_1040) & _GEN_1462) : _GEN_1462;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1488 = _T_1409 ? (_GEN_1467 ? ~_GEN_1041 & _GEN_1463 : ~(_T_1423 & _GEN_1041) & _GEN_1463) : _GEN_1463;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1489 = _T_1409 ? (_GEN_1467 ? ~_GEN_1042 & _GEN_1464 : ~(_T_1423 & _GEN_1042) & _GEN_1464) : _GEN_1464;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1490 = _T_1409 ? (_GEN_1467 ? ~_GEN_1043 & _GEN_1465 : ~(_T_1423 & _GEN_1043) & _GEN_1465) : _GEN_1465;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1491 = _T_1409 ? (_GEN_1467 ? ~_GEN_1044 & _GEN_1466 : ~(_T_1423 & _GEN_1044) & _GEN_1466) : _GEN_1466;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1492 = _T_1434 | _T_1439;	// @[lsu.scala:1151:106, :1152:9, :1156:46, :1158:60, :1159:9]
  wire              _GEN_1493 = _T_1428 ? (_GEN_1492 ? ~_GEN_1021 & _GEN_1468 : ~(_T_1442 & _GEN_1021) & _GEN_1468) : _GEN_1468;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1494 = _T_1428 ? (_GEN_1492 ? ~_GEN_1022 & _GEN_1469 : ~(_T_1442 & _GEN_1022) & _GEN_1469) : _GEN_1469;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1495 = _T_1428 ? (_GEN_1492 ? ~_GEN_1023 & _GEN_1470 : ~(_T_1442 & _GEN_1023) & _GEN_1470) : _GEN_1470;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1496 = _T_1428 ? (_GEN_1492 ? ~_GEN_1024 & _GEN_1471 : ~(_T_1442 & _GEN_1024) & _GEN_1471) : _GEN_1471;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1497 = _T_1428 ? (_GEN_1492 ? ~_GEN_1025 & _GEN_1472 : ~(_T_1442 & _GEN_1025) & _GEN_1472) : _GEN_1472;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1498 = _T_1428 ? (_GEN_1492 ? ~_GEN_1026 & _GEN_1473 : ~(_T_1442 & _GEN_1026) & _GEN_1473) : _GEN_1473;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1499 = _T_1428 ? (_GEN_1492 ? ~_GEN_1027 & _GEN_1474 : ~(_T_1442 & _GEN_1027) & _GEN_1474) : _GEN_1474;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1500 = _T_1428 ? (_GEN_1492 ? ~_GEN_1028 & _GEN_1475 : ~(_T_1442 & _GEN_1028) & _GEN_1475) : _GEN_1475;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1501 = _T_1428 ? (_GEN_1492 ? ~_GEN_1029 & _GEN_1476 : ~(_T_1442 & _GEN_1029) & _GEN_1476) : _GEN_1476;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1502 = _T_1428 ? (_GEN_1492 ? ~_GEN_1030 & _GEN_1477 : ~(_T_1442 & _GEN_1030) & _GEN_1477) : _GEN_1477;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1503 = _T_1428 ? (_GEN_1492 ? ~_GEN_1031 & _GEN_1478 : ~(_T_1442 & _GEN_1031) & _GEN_1478) : _GEN_1478;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1504 = _T_1428 ? (_GEN_1492 ? ~_GEN_1032 & _GEN_1479 : ~(_T_1442 & _GEN_1032) & _GEN_1479) : _GEN_1479;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1505 = _T_1428 ? (_GEN_1492 ? ~_GEN_1033 & _GEN_1480 : ~(_T_1442 & _GEN_1033) & _GEN_1480) : _GEN_1480;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1506 = _T_1428 ? (_GEN_1492 ? ~_GEN_1034 & _GEN_1481 : ~(_T_1442 & _GEN_1034) & _GEN_1481) : _GEN_1481;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1507 = _T_1428 ? (_GEN_1492 ? ~_GEN_1035 & _GEN_1482 : ~(_T_1442 & _GEN_1035) & _GEN_1482) : _GEN_1482;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1508 = _T_1428 ? (_GEN_1492 ? ~_GEN_1036 & _GEN_1483 : ~(_T_1442 & _GEN_1036) & _GEN_1483) : _GEN_1483;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1509 = _T_1428 ? (_GEN_1492 ? ~_GEN_1037 & _GEN_1484 : ~(_T_1442 & _GEN_1037) & _GEN_1484) : _GEN_1484;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1510 = _T_1428 ? (_GEN_1492 ? ~_GEN_1038 & _GEN_1485 : ~(_T_1442 & _GEN_1038) & _GEN_1485) : _GEN_1485;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1511 = _T_1428 ? (_GEN_1492 ? ~_GEN_1039 & _GEN_1486 : ~(_T_1442 & _GEN_1039) & _GEN_1486) : _GEN_1486;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1512 = _T_1428 ? (_GEN_1492 ? ~_GEN_1040 & _GEN_1487 : ~(_T_1442 & _GEN_1040) & _GEN_1487) : _GEN_1487;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1513 = _T_1428 ? (_GEN_1492 ? ~_GEN_1041 & _GEN_1488 : ~(_T_1442 & _GEN_1041) & _GEN_1488) : _GEN_1488;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1514 = _T_1428 ? (_GEN_1492 ? ~_GEN_1042 & _GEN_1489 : ~(_T_1442 & _GEN_1042) & _GEN_1489) : _GEN_1489;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1515 = _T_1428 ? (_GEN_1492 ? ~_GEN_1043 & _GEN_1490 : ~(_T_1442 & _GEN_1043) & _GEN_1490) : _GEN_1490;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1516 = _T_1428 ? (_GEN_1492 ? ~_GEN_1044 & _GEN_1491 : ~(_T_1442 & _GEN_1044) & _GEN_1491) : _GEN_1491;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1517 = _T_1453 | _T_1458;	// @[lsu.scala:1151:106, :1152:9, :1156:46, :1158:60, :1159:9]
  wire              _GEN_1518 = _T_1447 ? (_GEN_1517 ? ~_GEN_1021 & _GEN_1493 : ~(_T_1461 & _GEN_1021) & _GEN_1493) : _GEN_1493;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1519 = _T_1447 ? (_GEN_1517 ? ~_GEN_1022 & _GEN_1494 : ~(_T_1461 & _GEN_1022) & _GEN_1494) : _GEN_1494;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1520 = _T_1447 ? (_GEN_1517 ? ~_GEN_1023 & _GEN_1495 : ~(_T_1461 & _GEN_1023) & _GEN_1495) : _GEN_1495;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1521 = _T_1447 ? (_GEN_1517 ? ~_GEN_1024 & _GEN_1496 : ~(_T_1461 & _GEN_1024) & _GEN_1496) : _GEN_1496;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1522 = _T_1447 ? (_GEN_1517 ? ~_GEN_1025 & _GEN_1497 : ~(_T_1461 & _GEN_1025) & _GEN_1497) : _GEN_1497;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1523 = _T_1447 ? (_GEN_1517 ? ~_GEN_1026 & _GEN_1498 : ~(_T_1461 & _GEN_1026) & _GEN_1498) : _GEN_1498;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1524 = _T_1447 ? (_GEN_1517 ? ~_GEN_1027 & _GEN_1499 : ~(_T_1461 & _GEN_1027) & _GEN_1499) : _GEN_1499;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1525 = _T_1447 ? (_GEN_1517 ? ~_GEN_1028 & _GEN_1500 : ~(_T_1461 & _GEN_1028) & _GEN_1500) : _GEN_1500;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1526 = _T_1447 ? (_GEN_1517 ? ~_GEN_1029 & _GEN_1501 : ~(_T_1461 & _GEN_1029) & _GEN_1501) : _GEN_1501;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1527 = _T_1447 ? (_GEN_1517 ? ~_GEN_1030 & _GEN_1502 : ~(_T_1461 & _GEN_1030) & _GEN_1502) : _GEN_1502;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1528 = _T_1447 ? (_GEN_1517 ? ~_GEN_1031 & _GEN_1503 : ~(_T_1461 & _GEN_1031) & _GEN_1503) : _GEN_1503;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1529 = _T_1447 ? (_GEN_1517 ? ~_GEN_1032 & _GEN_1504 : ~(_T_1461 & _GEN_1032) & _GEN_1504) : _GEN_1504;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1530 = _T_1447 ? (_GEN_1517 ? ~_GEN_1033 & _GEN_1505 : ~(_T_1461 & _GEN_1033) & _GEN_1505) : _GEN_1505;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1531 = _T_1447 ? (_GEN_1517 ? ~_GEN_1034 & _GEN_1506 : ~(_T_1461 & _GEN_1034) & _GEN_1506) : _GEN_1506;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1532 = _T_1447 ? (_GEN_1517 ? ~_GEN_1035 & _GEN_1507 : ~(_T_1461 & _GEN_1035) & _GEN_1507) : _GEN_1507;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1533 = _T_1447 ? (_GEN_1517 ? ~_GEN_1036 & _GEN_1508 : ~(_T_1461 & _GEN_1036) & _GEN_1508) : _GEN_1508;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1534 = _T_1447 ? (_GEN_1517 ? ~_GEN_1037 & _GEN_1509 : ~(_T_1461 & _GEN_1037) & _GEN_1509) : _GEN_1509;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1535 = _T_1447 ? (_GEN_1517 ? ~_GEN_1038 & _GEN_1510 : ~(_T_1461 & _GEN_1038) & _GEN_1510) : _GEN_1510;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1536 = _T_1447 ? (_GEN_1517 ? ~_GEN_1039 & _GEN_1511 : ~(_T_1461 & _GEN_1039) & _GEN_1511) : _GEN_1511;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1537 = _T_1447 ? (_GEN_1517 ? ~_GEN_1040 & _GEN_1512 : ~(_T_1461 & _GEN_1040) & _GEN_1512) : _GEN_1512;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1538 = _T_1447 ? (_GEN_1517 ? ~_GEN_1041 & _GEN_1513 : ~(_T_1461 & _GEN_1041) & _GEN_1513) : _GEN_1513;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1539 = _T_1447 ? (_GEN_1517 ? ~_GEN_1042 & _GEN_1514 : ~(_T_1461 & _GEN_1042) & _GEN_1514) : _GEN_1514;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1540 = _T_1447 ? (_GEN_1517 ? ~_GEN_1043 & _GEN_1515 : ~(_T_1461 & _GEN_1043) & _GEN_1515) : _GEN_1515;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1541 = _T_1447 ? (_GEN_1517 ? ~_GEN_1044 & _GEN_1516 : ~(_T_1461 & _GEN_1044) & _GEN_1516) : _GEN_1516;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1542 = _T_1472 | _T_1477;	// @[lsu.scala:1151:106, :1152:9, :1156:46, :1158:60, :1159:9]
  wire              _GEN_1543 = _T_1466 ? (_GEN_1542 ? ~_GEN_1021 & _GEN_1518 : ~(_T_1480 & _GEN_1021) & _GEN_1518) : _GEN_1518;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1544 = _T_1466 ? (_GEN_1542 ? ~_GEN_1022 & _GEN_1519 : ~(_T_1480 & _GEN_1022) & _GEN_1519) : _GEN_1519;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1545 = _T_1466 ? (_GEN_1542 ? ~_GEN_1023 & _GEN_1520 : ~(_T_1480 & _GEN_1023) & _GEN_1520) : _GEN_1520;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1546 = _T_1466 ? (_GEN_1542 ? ~_GEN_1024 & _GEN_1521 : ~(_T_1480 & _GEN_1024) & _GEN_1521) : _GEN_1521;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1547 = _T_1466 ? (_GEN_1542 ? ~_GEN_1025 & _GEN_1522 : ~(_T_1480 & _GEN_1025) & _GEN_1522) : _GEN_1522;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1548 = _T_1466 ? (_GEN_1542 ? ~_GEN_1026 & _GEN_1523 : ~(_T_1480 & _GEN_1026) & _GEN_1523) : _GEN_1523;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1549 = _T_1466 ? (_GEN_1542 ? ~_GEN_1027 & _GEN_1524 : ~(_T_1480 & _GEN_1027) & _GEN_1524) : _GEN_1524;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1550 = _T_1466 ? (_GEN_1542 ? ~_GEN_1028 & _GEN_1525 : ~(_T_1480 & _GEN_1028) & _GEN_1525) : _GEN_1525;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1551 = _T_1466 ? (_GEN_1542 ? ~_GEN_1029 & _GEN_1526 : ~(_T_1480 & _GEN_1029) & _GEN_1526) : _GEN_1526;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1552 = _T_1466 ? (_GEN_1542 ? ~_GEN_1030 & _GEN_1527 : ~(_T_1480 & _GEN_1030) & _GEN_1527) : _GEN_1527;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1553 = _T_1466 ? (_GEN_1542 ? ~_GEN_1031 & _GEN_1528 : ~(_T_1480 & _GEN_1031) & _GEN_1528) : _GEN_1528;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1554 = _T_1466 ? (_GEN_1542 ? ~_GEN_1032 & _GEN_1529 : ~(_T_1480 & _GEN_1032) & _GEN_1529) : _GEN_1529;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1555 = _T_1466 ? (_GEN_1542 ? ~_GEN_1033 & _GEN_1530 : ~(_T_1480 & _GEN_1033) & _GEN_1530) : _GEN_1530;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1556 = _T_1466 ? (_GEN_1542 ? ~_GEN_1034 & _GEN_1531 : ~(_T_1480 & _GEN_1034) & _GEN_1531) : _GEN_1531;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1557 = _T_1466 ? (_GEN_1542 ? ~_GEN_1035 & _GEN_1532 : ~(_T_1480 & _GEN_1035) & _GEN_1532) : _GEN_1532;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1558 = _T_1466 ? (_GEN_1542 ? ~_GEN_1036 & _GEN_1533 : ~(_T_1480 & _GEN_1036) & _GEN_1533) : _GEN_1533;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1559 = _T_1466 ? (_GEN_1542 ? ~_GEN_1037 & _GEN_1534 : ~(_T_1480 & _GEN_1037) & _GEN_1534) : _GEN_1534;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1560 = _T_1466 ? (_GEN_1542 ? ~_GEN_1038 & _GEN_1535 : ~(_T_1480 & _GEN_1038) & _GEN_1535) : _GEN_1535;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1561 = _T_1466 ? (_GEN_1542 ? ~_GEN_1039 & _GEN_1536 : ~(_T_1480 & _GEN_1039) & _GEN_1536) : _GEN_1536;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1562 = _T_1466 ? (_GEN_1542 ? ~_GEN_1040 & _GEN_1537 : ~(_T_1480 & _GEN_1040) & _GEN_1537) : _GEN_1537;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1563 = _T_1466 ? (_GEN_1542 ? ~_GEN_1041 & _GEN_1538 : ~(_T_1480 & _GEN_1041) & _GEN_1538) : _GEN_1538;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1564 = _T_1466 ? (_GEN_1542 ? ~_GEN_1042 & _GEN_1539 : ~(_T_1480 & _GEN_1042) & _GEN_1539) : _GEN_1539;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1565 = _T_1466 ? (_GEN_1542 ? ~_GEN_1043 & _GEN_1540 : ~(_T_1480 & _GEN_1043) & _GEN_1540) : _GEN_1540;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1566 = _T_1466 ? (_GEN_1542 ? ~_GEN_1044 & _GEN_1541 : ~(_T_1480 & _GEN_1044) & _GEN_1541) : _GEN_1541;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1567 = _T_1491 | _T_1496;	// @[lsu.scala:1151:106, :1152:9, :1156:46, :1158:60, :1159:9]
  wire              _GEN_1568 = _T_1485 ? (_GEN_1567 ? ~_GEN_1021 & _GEN_1543 : ~(_T_1499 & _GEN_1021) & _GEN_1543) : _GEN_1543;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1569 = _T_1485 ? (_GEN_1567 ? ~_GEN_1022 & _GEN_1544 : ~(_T_1499 & _GEN_1022) & _GEN_1544) : _GEN_1544;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1570 = _T_1485 ? (_GEN_1567 ? ~_GEN_1023 & _GEN_1545 : ~(_T_1499 & _GEN_1023) & _GEN_1545) : _GEN_1545;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1571 = _T_1485 ? (_GEN_1567 ? ~_GEN_1024 & _GEN_1546 : ~(_T_1499 & _GEN_1024) & _GEN_1546) : _GEN_1546;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1572 = _T_1485 ? (_GEN_1567 ? ~_GEN_1025 & _GEN_1547 : ~(_T_1499 & _GEN_1025) & _GEN_1547) : _GEN_1547;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1573 = _T_1485 ? (_GEN_1567 ? ~_GEN_1026 & _GEN_1548 : ~(_T_1499 & _GEN_1026) & _GEN_1548) : _GEN_1548;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1574 = _T_1485 ? (_GEN_1567 ? ~_GEN_1027 & _GEN_1549 : ~(_T_1499 & _GEN_1027) & _GEN_1549) : _GEN_1549;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1575 = _T_1485 ? (_GEN_1567 ? ~_GEN_1028 & _GEN_1550 : ~(_T_1499 & _GEN_1028) & _GEN_1550) : _GEN_1550;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1576 = _T_1485 ? (_GEN_1567 ? ~_GEN_1029 & _GEN_1551 : ~(_T_1499 & _GEN_1029) & _GEN_1551) : _GEN_1551;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1577 = _T_1485 ? (_GEN_1567 ? ~_GEN_1030 & _GEN_1552 : ~(_T_1499 & _GEN_1030) & _GEN_1552) : _GEN_1552;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1578 = _T_1485 ? (_GEN_1567 ? ~_GEN_1031 & _GEN_1553 : ~(_T_1499 & _GEN_1031) & _GEN_1553) : _GEN_1553;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1579 = _T_1485 ? (_GEN_1567 ? ~_GEN_1032 & _GEN_1554 : ~(_T_1499 & _GEN_1032) & _GEN_1554) : _GEN_1554;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1580 = _T_1485 ? (_GEN_1567 ? ~_GEN_1033 & _GEN_1555 : ~(_T_1499 & _GEN_1033) & _GEN_1555) : _GEN_1555;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1581 = _T_1485 ? (_GEN_1567 ? ~_GEN_1034 & _GEN_1556 : ~(_T_1499 & _GEN_1034) & _GEN_1556) : _GEN_1556;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1582 = _T_1485 ? (_GEN_1567 ? ~_GEN_1035 & _GEN_1557 : ~(_T_1499 & _GEN_1035) & _GEN_1557) : _GEN_1557;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1583 = _T_1485 ? (_GEN_1567 ? ~_GEN_1036 & _GEN_1558 : ~(_T_1499 & _GEN_1036) & _GEN_1558) : _GEN_1558;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1584 = _T_1485 ? (_GEN_1567 ? ~_GEN_1037 & _GEN_1559 : ~(_T_1499 & _GEN_1037) & _GEN_1559) : _GEN_1559;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1585 = _T_1485 ? (_GEN_1567 ? ~_GEN_1038 & _GEN_1560 : ~(_T_1499 & _GEN_1038) & _GEN_1560) : _GEN_1560;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1586 = _T_1485 ? (_GEN_1567 ? ~_GEN_1039 & _GEN_1561 : ~(_T_1499 & _GEN_1039) & _GEN_1561) : _GEN_1561;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1587 = _T_1485 ? (_GEN_1567 ? ~_GEN_1040 & _GEN_1562 : ~(_T_1499 & _GEN_1040) & _GEN_1562) : _GEN_1562;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1588 = _T_1485 ? (_GEN_1567 ? ~_GEN_1041 & _GEN_1563 : ~(_T_1499 & _GEN_1041) & _GEN_1563) : _GEN_1563;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1589 = _T_1485 ? (_GEN_1567 ? ~_GEN_1042 & _GEN_1564 : ~(_T_1499 & _GEN_1042) & _GEN_1564) : _GEN_1564;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1590 = _T_1485 ? (_GEN_1567 ? ~_GEN_1043 & _GEN_1565 : ~(_T_1499 & _GEN_1043) & _GEN_1565) : _GEN_1565;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1591 = _T_1485 ? (_GEN_1567 ? ~_GEN_1044 & _GEN_1566 : ~(_T_1499 & _GEN_1044) & _GEN_1566) : _GEN_1566;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1592 = _T_1510 | _T_1515;	// @[lsu.scala:1151:106, :1152:9, :1156:46, :1158:60, :1159:9]
  wire              _GEN_1593 = _T_1504 ? (_GEN_1592 ? ~_GEN_1021 & _GEN_1568 : ~(_T_1518 & _GEN_1021) & _GEN_1568) : _GEN_1568;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1594 = _T_1504 ? (_GEN_1592 ? ~_GEN_1022 & _GEN_1569 : ~(_T_1518 & _GEN_1022) & _GEN_1569) : _GEN_1569;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1595 = _T_1504 ? (_GEN_1592 ? ~_GEN_1023 & _GEN_1570 : ~(_T_1518 & _GEN_1023) & _GEN_1570) : _GEN_1570;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1596 = _T_1504 ? (_GEN_1592 ? ~_GEN_1024 & _GEN_1571 : ~(_T_1518 & _GEN_1024) & _GEN_1571) : _GEN_1571;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1597 = _T_1504 ? (_GEN_1592 ? ~_GEN_1025 & _GEN_1572 : ~(_T_1518 & _GEN_1025) & _GEN_1572) : _GEN_1572;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1598 = _T_1504 ? (_GEN_1592 ? ~_GEN_1026 & _GEN_1573 : ~(_T_1518 & _GEN_1026) & _GEN_1573) : _GEN_1573;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1599 = _T_1504 ? (_GEN_1592 ? ~_GEN_1027 & _GEN_1574 : ~(_T_1518 & _GEN_1027) & _GEN_1574) : _GEN_1574;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1600 = _T_1504 ? (_GEN_1592 ? ~_GEN_1028 & _GEN_1575 : ~(_T_1518 & _GEN_1028) & _GEN_1575) : _GEN_1575;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1601 = _T_1504 ? (_GEN_1592 ? ~_GEN_1029 & _GEN_1576 : ~(_T_1518 & _GEN_1029) & _GEN_1576) : _GEN_1576;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1602 = _T_1504 ? (_GEN_1592 ? ~_GEN_1030 & _GEN_1577 : ~(_T_1518 & _GEN_1030) & _GEN_1577) : _GEN_1577;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1603 = _T_1504 ? (_GEN_1592 ? ~_GEN_1031 & _GEN_1578 : ~(_T_1518 & _GEN_1031) & _GEN_1578) : _GEN_1578;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1604 = _T_1504 ? (_GEN_1592 ? ~_GEN_1032 & _GEN_1579 : ~(_T_1518 & _GEN_1032) & _GEN_1579) : _GEN_1579;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1605 = _T_1504 ? (_GEN_1592 ? ~_GEN_1033 & _GEN_1580 : ~(_T_1518 & _GEN_1033) & _GEN_1580) : _GEN_1580;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1606 = _T_1504 ? (_GEN_1592 ? ~_GEN_1034 & _GEN_1581 : ~(_T_1518 & _GEN_1034) & _GEN_1581) : _GEN_1581;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1607 = _T_1504 ? (_GEN_1592 ? ~_GEN_1035 & _GEN_1582 : ~(_T_1518 & _GEN_1035) & _GEN_1582) : _GEN_1582;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1608 = _T_1504 ? (_GEN_1592 ? ~_GEN_1036 & _GEN_1583 : ~(_T_1518 & _GEN_1036) & _GEN_1583) : _GEN_1583;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1609 = _T_1504 ? (_GEN_1592 ? ~_GEN_1037 & _GEN_1584 : ~(_T_1518 & _GEN_1037) & _GEN_1584) : _GEN_1584;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1610 = _T_1504 ? (_GEN_1592 ? ~_GEN_1038 & _GEN_1585 : ~(_T_1518 & _GEN_1038) & _GEN_1585) : _GEN_1585;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1611 = _T_1504 ? (_GEN_1592 ? ~_GEN_1039 & _GEN_1586 : ~(_T_1518 & _GEN_1039) & _GEN_1586) : _GEN_1586;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1612 = _T_1504 ? (_GEN_1592 ? ~_GEN_1040 & _GEN_1587 : ~(_T_1518 & _GEN_1040) & _GEN_1587) : _GEN_1587;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1613 = _T_1504 ? (_GEN_1592 ? ~_GEN_1041 & _GEN_1588 : ~(_T_1518 & _GEN_1041) & _GEN_1588) : _GEN_1588;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1614 = _T_1504 ? (_GEN_1592 ? ~_GEN_1042 & _GEN_1589 : ~(_T_1518 & _GEN_1042) & _GEN_1589) : _GEN_1589;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1615 = _T_1504 ? (_GEN_1592 ? ~_GEN_1043 & _GEN_1590 : ~(_T_1518 & _GEN_1043) & _GEN_1590) : _GEN_1590;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1616 = _T_1504 ? (_GEN_1592 ? ~_GEN_1044 & _GEN_1591 : ~(_T_1518 & _GEN_1044) & _GEN_1591) : _GEN_1591;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1617 = _T_1529 | _T_1534;	// @[lsu.scala:1151:106, :1152:9, :1156:46, :1158:60, :1159:9]
  wire              _GEN_1618 = _T_1523 ? (_GEN_1617 ? ~_GEN_1021 & _GEN_1593 : ~(_T_1537 & _GEN_1021) & _GEN_1593) : _GEN_1593;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1619 = _T_1523 ? (_GEN_1617 ? ~_GEN_1022 & _GEN_1594 : ~(_T_1537 & _GEN_1022) & _GEN_1594) : _GEN_1594;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1620 = _T_1523 ? (_GEN_1617 ? ~_GEN_1023 & _GEN_1595 : ~(_T_1537 & _GEN_1023) & _GEN_1595) : _GEN_1595;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1621 = _T_1523 ? (_GEN_1617 ? ~_GEN_1024 & _GEN_1596 : ~(_T_1537 & _GEN_1024) & _GEN_1596) : _GEN_1596;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1622 = _T_1523 ? (_GEN_1617 ? ~_GEN_1025 & _GEN_1597 : ~(_T_1537 & _GEN_1025) & _GEN_1597) : _GEN_1597;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1623 = _T_1523 ? (_GEN_1617 ? ~_GEN_1026 & _GEN_1598 : ~(_T_1537 & _GEN_1026) & _GEN_1598) : _GEN_1598;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1624 = _T_1523 ? (_GEN_1617 ? ~_GEN_1027 & _GEN_1599 : ~(_T_1537 & _GEN_1027) & _GEN_1599) : _GEN_1599;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1625 = _T_1523 ? (_GEN_1617 ? ~_GEN_1028 & _GEN_1600 : ~(_T_1537 & _GEN_1028) & _GEN_1600) : _GEN_1600;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1626 = _T_1523 ? (_GEN_1617 ? ~_GEN_1029 & _GEN_1601 : ~(_T_1537 & _GEN_1029) & _GEN_1601) : _GEN_1601;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1627 = _T_1523 ? (_GEN_1617 ? ~_GEN_1030 & _GEN_1602 : ~(_T_1537 & _GEN_1030) & _GEN_1602) : _GEN_1602;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1628 = _T_1523 ? (_GEN_1617 ? ~_GEN_1031 & _GEN_1603 : ~(_T_1537 & _GEN_1031) & _GEN_1603) : _GEN_1603;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1629 = _T_1523 ? (_GEN_1617 ? ~_GEN_1032 & _GEN_1604 : ~(_T_1537 & _GEN_1032) & _GEN_1604) : _GEN_1604;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1630 = _T_1523 ? (_GEN_1617 ? ~_GEN_1033 & _GEN_1605 : ~(_T_1537 & _GEN_1033) & _GEN_1605) : _GEN_1605;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1631 = _T_1523 ? (_GEN_1617 ? ~_GEN_1034 & _GEN_1606 : ~(_T_1537 & _GEN_1034) & _GEN_1606) : _GEN_1606;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1632 = _T_1523 ? (_GEN_1617 ? ~_GEN_1035 & _GEN_1607 : ~(_T_1537 & _GEN_1035) & _GEN_1607) : _GEN_1607;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1633 = _T_1523 ? (_GEN_1617 ? ~_GEN_1036 & _GEN_1608 : ~(_T_1537 & _GEN_1036) & _GEN_1608) : _GEN_1608;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1634 = _T_1523 ? (_GEN_1617 ? ~_GEN_1037 & _GEN_1609 : ~(_T_1537 & _GEN_1037) & _GEN_1609) : _GEN_1609;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1635 = _T_1523 ? (_GEN_1617 ? ~_GEN_1038 & _GEN_1610 : ~(_T_1537 & _GEN_1038) & _GEN_1610) : _GEN_1610;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1636 = _T_1523 ? (_GEN_1617 ? ~_GEN_1039 & _GEN_1611 : ~(_T_1537 & _GEN_1039) & _GEN_1611) : _GEN_1611;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1637 = _T_1523 ? (_GEN_1617 ? ~_GEN_1040 & _GEN_1612 : ~(_T_1537 & _GEN_1040) & _GEN_1612) : _GEN_1612;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1638 = _T_1523 ? (_GEN_1617 ? ~_GEN_1041 & _GEN_1613 : ~(_T_1537 & _GEN_1041) & _GEN_1613) : _GEN_1613;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1639 = _T_1523 ? (_GEN_1617 ? ~_GEN_1042 & _GEN_1614 : ~(_T_1537 & _GEN_1042) & _GEN_1614) : _GEN_1614;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1640 = _T_1523 ? (_GEN_1617 ? ~_GEN_1043 & _GEN_1615 : ~(_T_1537 & _GEN_1043) & _GEN_1615) : _GEN_1615;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1641 = _T_1523 ? (_GEN_1617 ? ~_GEN_1044 & _GEN_1616 : ~(_T_1537 & _GEN_1044) & _GEN_1616) : _GEN_1616;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1642 = _T_1548 | _T_1553;	// @[lsu.scala:1151:106, :1152:9, :1156:46, :1158:60, :1159:9]
  wire              _GEN_1643 = _T_1542 ? (_GEN_1642 ? ~_GEN_1021 & _GEN_1618 : ~(_T_1556 & _GEN_1021) & _GEN_1618) : _GEN_1618;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1644 = _T_1542 ? (_GEN_1642 ? ~_GEN_1022 & _GEN_1619 : ~(_T_1556 & _GEN_1022) & _GEN_1619) : _GEN_1619;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1645 = _T_1542 ? (_GEN_1642 ? ~_GEN_1023 & _GEN_1620 : ~(_T_1556 & _GEN_1023) & _GEN_1620) : _GEN_1620;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1646 = _T_1542 ? (_GEN_1642 ? ~_GEN_1024 & _GEN_1621 : ~(_T_1556 & _GEN_1024) & _GEN_1621) : _GEN_1621;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1647 = _T_1542 ? (_GEN_1642 ? ~_GEN_1025 & _GEN_1622 : ~(_T_1556 & _GEN_1025) & _GEN_1622) : _GEN_1622;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1648 = _T_1542 ? (_GEN_1642 ? ~_GEN_1026 & _GEN_1623 : ~(_T_1556 & _GEN_1026) & _GEN_1623) : _GEN_1623;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1649 = _T_1542 ? (_GEN_1642 ? ~_GEN_1027 & _GEN_1624 : ~(_T_1556 & _GEN_1027) & _GEN_1624) : _GEN_1624;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1650 = _T_1542 ? (_GEN_1642 ? ~_GEN_1028 & _GEN_1625 : ~(_T_1556 & _GEN_1028) & _GEN_1625) : _GEN_1625;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1651 = _T_1542 ? (_GEN_1642 ? ~_GEN_1029 & _GEN_1626 : ~(_T_1556 & _GEN_1029) & _GEN_1626) : _GEN_1626;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1652 = _T_1542 ? (_GEN_1642 ? ~_GEN_1030 & _GEN_1627 : ~(_T_1556 & _GEN_1030) & _GEN_1627) : _GEN_1627;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1653 = _T_1542 ? (_GEN_1642 ? ~_GEN_1031 & _GEN_1628 : ~(_T_1556 & _GEN_1031) & _GEN_1628) : _GEN_1628;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1654 = _T_1542 ? (_GEN_1642 ? ~_GEN_1032 & _GEN_1629 : ~(_T_1556 & _GEN_1032) & _GEN_1629) : _GEN_1629;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1655 = _T_1542 ? (_GEN_1642 ? ~_GEN_1033 & _GEN_1630 : ~(_T_1556 & _GEN_1033) & _GEN_1630) : _GEN_1630;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1656 = _T_1542 ? (_GEN_1642 ? ~_GEN_1034 & _GEN_1631 : ~(_T_1556 & _GEN_1034) & _GEN_1631) : _GEN_1631;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1657 = _T_1542 ? (_GEN_1642 ? ~_GEN_1035 & _GEN_1632 : ~(_T_1556 & _GEN_1035) & _GEN_1632) : _GEN_1632;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1658 = _T_1542 ? (_GEN_1642 ? ~_GEN_1036 & _GEN_1633 : ~(_T_1556 & _GEN_1036) & _GEN_1633) : _GEN_1633;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1659 = _T_1542 ? (_GEN_1642 ? ~_GEN_1037 & _GEN_1634 : ~(_T_1556 & _GEN_1037) & _GEN_1634) : _GEN_1634;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1660 = _T_1542 ? (_GEN_1642 ? ~_GEN_1038 & _GEN_1635 : ~(_T_1556 & _GEN_1038) & _GEN_1635) : _GEN_1635;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1661 = _T_1542 ? (_GEN_1642 ? ~_GEN_1039 & _GEN_1636 : ~(_T_1556 & _GEN_1039) & _GEN_1636) : _GEN_1636;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1662 = _T_1542 ? (_GEN_1642 ? ~_GEN_1040 & _GEN_1637 : ~(_T_1556 & _GEN_1040) & _GEN_1637) : _GEN_1637;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1663 = _T_1542 ? (_GEN_1642 ? ~_GEN_1041 & _GEN_1638 : ~(_T_1556 & _GEN_1041) & _GEN_1638) : _GEN_1638;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1664 = _T_1542 ? (_GEN_1642 ? ~_GEN_1042 & _GEN_1639 : ~(_T_1556 & _GEN_1042) & _GEN_1639) : _GEN_1639;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1665 = _T_1542 ? (_GEN_1642 ? ~_GEN_1043 & _GEN_1640 : ~(_T_1556 & _GEN_1043) & _GEN_1640) : _GEN_1640;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1666 = _T_1542 ? (_GEN_1642 ? ~_GEN_1044 & _GEN_1641 : ~(_T_1556 & _GEN_1044) & _GEN_1641) : _GEN_1641;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1667 = _T_1567 | _T_1572;	// @[lsu.scala:1151:106, :1152:9, :1156:46, :1158:60, :1159:9]
  wire [31:0]       _GEN_1668 = {{ldst_forward_matches_0_0}, {ldst_forward_matches_0_0}, {ldst_forward_matches_0_0}, {ldst_forward_matches_0_0}, {ldst_forward_matches_0_0}, {ldst_forward_matches_0_0}, {ldst_forward_matches_0_0}, {ldst_forward_matches_0_0}, {_T_1561 & _T_1567}, {_T_1542 & _T_1548}, {_T_1523 & _T_1529}, {_T_1504 & _T_1510}, {_T_1485 & _T_1491}, {_T_1466 & _T_1472}, {_T_1447 & _T_1453}, {_T_1428 & _T_1434}, {_T_1409 & _T_1415}, {_T_1390 & _T_1396}, {_T_1371 & _T_1377}, {_T_1352 & _T_1358}, {_T_1333 & _T_1339}, {_T_1314 & _T_1320}, {_T_1295 & _T_1301}, {_T_1276 & _T_1282}, {_T_1257 & _T_1263}, {_T_1238 & _T_1244}, {_T_1219 & _T_1225}, {_T_1200 & _T_1206}, {_T_1181 & _T_1187}, {_T_1162 & _T_1168}, {_T_1143 & _T_1149}, {ldst_forward_matches_0_0}};	// @[lsu.scala:1053:38, :1150:{45,72}, :1151:106, :1152:9, :1189:86]
  wire              _WIRE_1_0 = _GEN_1668[_forwarding_age_logic_0_io_forwarding_idx] & (io_core_brupdate_b1_mispredict_mask & (do_st_search_0 ? (_lcam_stq_idx_T ? mem_stq_incoming_e_0_bits_uop_br_mask : fired_sta_retry_REG ? mem_stq_retry_e_bits_uop_br_mask : 16'h0) : do_ld_search_0 ? (fired_load_incoming_REG ? mem_ldq_incoming_e_0_bits_uop_br_mask : fired_load_retry_REG ? mem_ldq_retry_e_bits_uop_br_mask : fired_load_wakeup_REG ? mem_ldq_wakeup_e_bits_uop_br_mask : 16'h0) : 16'h0)) == 16'h0 & ~io_core_exception & ~REG_1;	// @[lsu.scala:671:22, :896:51, :903:51, :904:51, :906:51, :911:37, :912:37, :913:37, :914:37, :915:37, :917:33, :918:33, :919:33, :921:{33,57}, :923:33, :1016:108, :1018:106, :1031:37, :1032:37, :1180:57, :1189:86, :1191:{53,56,64}, util.scala:118:{51,59}]
  wire [5:0]        l_idx = _temp_bits_WIRE_1_24 & _temp_bits_T ? 6'h0 : _temp_bits_WIRE_1_25 & _temp_bits_T_2 ? 6'h1 : _temp_bits_WIRE_1_26 & _temp_bits_T_4 ? 6'h2 : _temp_bits_WIRE_1_27 & _temp_bits_T_6 ? 6'h3 : _temp_bits_WIRE_1_28 & _temp_bits_T_8 ? 6'h4 : _temp_bits_WIRE_1_29 & _temp_bits_T_10 ? 6'h5 : _temp_bits_WIRE_1_30 & _temp_bits_T_12 ? 6'h6 : _temp_bits_WIRE_1_31 & _temp_bits_T_14 ? 6'h7 : _temp_bits_WIRE_1_32 & _temp_bits_T_16 ? 6'h8 : _temp_bits_WIRE_1_33 & _temp_bits_T_18 ? 6'h9 : _temp_bits_WIRE_1_34 & _temp_bits_T_20 ? 6'hA : _temp_bits_WIRE_1_35 & _temp_bits_T_22 ? 6'hB : _temp_bits_WIRE_1_36 & _temp_bits_T_24 ? 6'hC : _temp_bits_WIRE_1_37 & _temp_bits_T_26 ? 6'hD : _temp_bits_WIRE_1_38 & _temp_bits_T_28 ? 6'hE : _temp_bits_WIRE_1_39 & ~(ldq_head[4]) ? 6'hF : _temp_bits_WIRE_1_40 & _temp_bits_T_32 ? 6'h10 : _temp_bits_WIRE_1_41 & _temp_bits_T_34 ? 6'h11 : _temp_bits_WIRE_1_42 & _temp_bits_T_36 ? 6'h12 : _temp_bits_WIRE_1_43 & _temp_bits_T_38 ? 6'h13 : _temp_bits_WIRE_1_44 & _temp_bits_T_40 ? 6'h14 : _temp_bits_WIRE_1_45 & _temp_bits_T_42 ? 6'h15 : _temp_bits_WIRE_1_46 & _temp_bits_T_44 ? 6'h16 : _temp_bits_WIRE_1_47 & _temp_bits_T_46 ? 6'h17 : _temp_bits_WIRE_1_24 ? 6'h18 : _temp_bits_WIRE_1_25 ? 6'h19 : _temp_bits_WIRE_1_26 ? 6'h1A : _temp_bits_WIRE_1_27 ? 6'h1B : _temp_bits_WIRE_1_28 ? 6'h1C : _temp_bits_WIRE_1_29 ? 6'h1D : _temp_bits_WIRE_1_30 ? 6'h1E : _temp_bits_WIRE_1_31 ? 6'h1F : _temp_bits_WIRE_1_32 ? 6'h20 : _temp_bits_WIRE_1_33 ? 6'h21 : _temp_bits_WIRE_1_34 ? 6'h22 : _temp_bits_WIRE_1_35 ? 6'h23 : _temp_bits_WIRE_1_36 ? 6'h24 : _temp_bits_WIRE_1_37 ? 6'h25 : _temp_bits_WIRE_1_38 ? 6'h26 : _temp_bits_WIRE_1_39 ? 6'h27 : _temp_bits_WIRE_1_40 ? 6'h28 : _temp_bits_WIRE_1_41 ? 6'h29 : _temp_bits_WIRE_1_42 ? 6'h2A : _temp_bits_WIRE_1_43 ? 6'h2B : _temp_bits_WIRE_1_44 ? 6'h2C : _temp_bits_WIRE_1_45 ? 6'h2D : {5'h17, ~_temp_bits_WIRE_1_46};	// @[Mux.scala:47:70, lsu.scala:214:29, :1055:34, :1093:36, :1104:37, :1231:21, util.scala:205:25, :351:72]
  wire              ld_xcpt_valid = _temp_bits_WIRE_1_24 | _temp_bits_WIRE_1_25 | _temp_bits_WIRE_1_26 | _temp_bits_WIRE_1_27 | _temp_bits_WIRE_1_28 | _temp_bits_WIRE_1_29 | _temp_bits_WIRE_1_30 | _temp_bits_WIRE_1_31 | _temp_bits_WIRE_1_32 | _temp_bits_WIRE_1_33 | _temp_bits_WIRE_1_34 | _temp_bits_WIRE_1_35 | _temp_bits_WIRE_1_36 | _temp_bits_WIRE_1_37 | _temp_bits_WIRE_1_38 | _temp_bits_WIRE_1_39 | _temp_bits_WIRE_1_40 | _temp_bits_WIRE_1_41 | _temp_bits_WIRE_1_42 | _temp_bits_WIRE_1_43 | _temp_bits_WIRE_1_44 | _temp_bits_WIRE_1_45 | _temp_bits_WIRE_1_46 | _temp_bits_WIRE_1_47;	// @[lsu.scala:1055:34, :1093:36, :1104:37, :1240:44]
  wire [4:0]        _ld_xcpt_uop_T_4 = l_idx > 6'h17 ? l_idx[4:0] + 5'h8 : l_idx[4:0];	// @[Mux.scala:47:70, lsu.scala:305:44, :1241:{30,37,63}]
  wire [6:0]        _GEN_1669 = _GEN_133[_ld_xcpt_uop_T_4];	// @[lsu.scala:465:79, :1241:30, util.scala:363:52]
  wire              use_mem_xcpt = mem_xcpt_valids_0 & (mem_xcpt_uops_0_rob_idx < _GEN_1669 ^ mem_xcpt_uops_0_rob_idx < io_core_rob_head_idx ^ _GEN_1669 < io_core_rob_head_idx) | ~ld_xcpt_valid;	// @[lsu.scala:669:32, :673:32, :1240:44, :1243:{38,115,118}, util.scala:363:{52,64,72,78}]
  wire [15:0]       xcpt_uop_br_mask = use_mem_xcpt ? mem_xcpt_uops_0_br_mask : _GEN_95[_ld_xcpt_uop_T_4];	// @[lsu.scala:264:49, :673:32, :1241:30, :1243:115, :1245:21, util.scala:363:52]
  wire              _ldq_bits_succeeded_T = _io_core_exe_0_iresp_valid_output | _io_core_exe_0_fresp_valid_output;	// @[lsu.scala:1308:5, :1326:72, :1346:5, :1350:5]
  wire              _T_1663 = _GEN_472 & live;	// @[AMOALU.scala:11:17, lsu.scala:1371:24, util.scala:118:59]
  wire              _GEN_1670 = _T_1647 & _T_1663 & ~(|wb_forward_ldq_idx_0);	// @[lsu.scala:1067:36, :1077:88, :1308:5, :1349:38, :1350:5, :1371:{24,33}, :1372:35]
  wire              _GEN_1671 = _T_1645 | ~_GEN_1670;	// @[lsu.scala:1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35]
  wire              _GEN_1672 = _T_1647 & _T_1663 & wb_forward_ldq_idx_0 == 5'h1;	// @[lsu.scala:305:44, :1067:36, :1308:5, :1349:38, :1350:5, :1371:{24,33}, :1372:35]
  wire              _GEN_1673 = _T_1645 | ~_GEN_1672;	// @[lsu.scala:1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35]
  wire              _GEN_1674 = _T_1647 & _T_1663 & wb_forward_ldq_idx_0 == 5'h2;	// @[lsu.scala:305:44, :1067:36, :1308:5, :1349:38, :1350:5, :1371:{24,33}, :1372:35]
  wire              _GEN_1675 = _T_1645 | ~_GEN_1674;	// @[lsu.scala:1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35]
  wire              _GEN_1676 = _T_1647 & _T_1663 & wb_forward_ldq_idx_0 == 5'h3;	// @[lsu.scala:305:44, :1067:36, :1308:5, :1349:38, :1350:5, :1371:{24,33}, :1372:35]
  wire              _GEN_1677 = _T_1645 | ~_GEN_1676;	// @[lsu.scala:1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35]
  wire              _GEN_1678 = _T_1647 & _T_1663 & wb_forward_ldq_idx_0 == 5'h4;	// @[lsu.scala:305:44, :1067:36, :1308:5, :1349:38, :1350:5, :1371:{24,33}, :1372:35]
  wire              _GEN_1679 = _T_1645 | ~_GEN_1678;	// @[lsu.scala:1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35]
  wire              _GEN_1680 = _T_1647 & _T_1663 & wb_forward_ldq_idx_0 == 5'h5;	// @[lsu.scala:305:44, :1067:36, :1308:5, :1349:38, :1350:5, :1371:{24,33}, :1372:35]
  wire              _GEN_1681 = _T_1645 | ~_GEN_1680;	// @[lsu.scala:1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35]
  wire              _GEN_1682 = _T_1647 & _T_1663 & wb_forward_ldq_idx_0 == 5'h6;	// @[lsu.scala:305:44, :1067:36, :1308:5, :1349:38, :1350:5, :1371:{24,33}, :1372:35]
  wire              _GEN_1683 = _T_1645 | ~_GEN_1682;	// @[lsu.scala:1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35]
  wire              _GEN_1684 = _T_1647 & _T_1663 & wb_forward_ldq_idx_0 == 5'h7;	// @[lsu.scala:305:44, :1067:36, :1308:5, :1349:38, :1350:5, :1371:{24,33}, :1372:35]
  wire              _GEN_1685 = _T_1645 | ~_GEN_1684;	// @[lsu.scala:1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35]
  wire              _GEN_1686 = _T_1647 & _T_1663 & wb_forward_ldq_idx_0 == 5'h8;	// @[lsu.scala:305:44, :1067:36, :1308:5, :1349:38, :1350:5, :1371:{24,33}, :1372:35]
  wire              _GEN_1687 = _T_1645 | ~_GEN_1686;	// @[lsu.scala:1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35]
  wire              _GEN_1688 = _T_1647 & _T_1663 & wb_forward_ldq_idx_0 == 5'h9;	// @[lsu.scala:305:44, :1067:36, :1308:5, :1349:38, :1350:5, :1371:{24,33}, :1372:35]
  wire              _GEN_1689 = _T_1645 | ~_GEN_1688;	// @[lsu.scala:1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35]
  wire              _GEN_1690 = _T_1647 & _T_1663 & wb_forward_ldq_idx_0 == 5'hA;	// @[lsu.scala:305:44, :1067:36, :1308:5, :1349:38, :1350:5, :1371:{24,33}, :1372:35]
  wire              _GEN_1691 = _T_1645 | ~_GEN_1690;	// @[lsu.scala:1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35]
  wire              _GEN_1692 = _T_1647 & _T_1663 & wb_forward_ldq_idx_0 == 5'hB;	// @[lsu.scala:305:44, :1067:36, :1308:5, :1349:38, :1350:5, :1371:{24,33}, :1372:35]
  wire              _GEN_1693 = _T_1645 | ~_GEN_1692;	// @[lsu.scala:1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35]
  wire              _GEN_1694 = _T_1647 & _T_1663 & wb_forward_ldq_idx_0 == 5'hC;	// @[lsu.scala:305:44, :1067:36, :1308:5, :1349:38, :1350:5, :1371:{24,33}, :1372:35]
  wire              _GEN_1695 = _T_1645 | ~_GEN_1694;	// @[lsu.scala:1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35]
  wire              _GEN_1696 = _T_1647 & _T_1663 & wb_forward_ldq_idx_0 == 5'hD;	// @[lsu.scala:305:44, :1067:36, :1308:5, :1349:38, :1350:5, :1371:{24,33}, :1372:35]
  wire              _GEN_1697 = _T_1645 | ~_GEN_1696;	// @[lsu.scala:1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35]
  wire              _GEN_1698 = _T_1647 & _T_1663 & wb_forward_ldq_idx_0 == 5'hE;	// @[lsu.scala:305:44, :1067:36, :1308:5, :1349:38, :1350:5, :1371:{24,33}, :1372:35]
  wire              _GEN_1699 = _T_1645 | ~_GEN_1698;	// @[lsu.scala:1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35]
  wire              _GEN_1700 = _T_1647 & _T_1663 & wb_forward_ldq_idx_0 == 5'hF;	// @[lsu.scala:305:44, :1067:36, :1308:5, :1349:38, :1350:5, :1371:{24,33}, :1372:35]
  wire              _GEN_1701 = _T_1645 | ~_GEN_1700;	// @[lsu.scala:1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35]
  wire              _GEN_1702 = _T_1647 & _T_1663 & wb_forward_ldq_idx_0 == 5'h10;	// @[lsu.scala:305:44, :1067:36, :1308:5, :1349:38, :1350:5, :1371:{24,33}, :1372:35]
  wire              _GEN_1703 = _T_1645 | ~_GEN_1702;	// @[lsu.scala:1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35]
  wire              _GEN_1704 = _T_1647 & _T_1663 & wb_forward_ldq_idx_0 == 5'h11;	// @[lsu.scala:305:44, :1067:36, :1308:5, :1349:38, :1350:5, :1371:{24,33}, :1372:35]
  wire              _GEN_1705 = _T_1645 | ~_GEN_1704;	// @[lsu.scala:1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35]
  wire              _GEN_1706 = _T_1647 & _T_1663 & wb_forward_ldq_idx_0 == 5'h12;	// @[lsu.scala:305:44, :1067:36, :1308:5, :1349:38, :1350:5, :1371:{24,33}, :1372:35]
  wire              _GEN_1707 = _T_1645 | ~_GEN_1706;	// @[lsu.scala:1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35]
  wire              _GEN_1708 = _T_1647 & _T_1663 & wb_forward_ldq_idx_0 == 5'h13;	// @[lsu.scala:305:44, :1067:36, :1308:5, :1349:38, :1350:5, :1371:{24,33}, :1372:35]
  wire              _GEN_1709 = _T_1645 | ~_GEN_1708;	// @[lsu.scala:1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35]
  wire              _GEN_1710 = _T_1647 & _T_1663 & wb_forward_ldq_idx_0 == 5'h14;	// @[lsu.scala:305:44, :1067:36, :1308:5, :1349:38, :1350:5, :1371:{24,33}, :1372:35]
  wire              _GEN_1711 = _T_1645 | ~_GEN_1710;	// @[lsu.scala:1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35]
  wire              _GEN_1712 = _T_1647 & _T_1663 & wb_forward_ldq_idx_0 == 5'h15;	// @[lsu.scala:305:44, :1067:36, :1308:5, :1349:38, :1350:5, :1371:{24,33}, :1372:35]
  wire              _GEN_1713 = _T_1645 | ~_GEN_1712;	// @[lsu.scala:1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35]
  wire              _GEN_1714 = _T_1647 & _T_1663 & wb_forward_ldq_idx_0 == 5'h16;	// @[lsu.scala:305:44, :1067:36, :1308:5, :1349:38, :1350:5, :1371:{24,33}, :1372:35]
  wire              _GEN_1715 = _T_1645 | ~_GEN_1714;	// @[lsu.scala:1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35]
  wire              _GEN_1716 = _T_1647 & _T_1663 & wb_forward_ldq_idx_0 == 5'h17;	// @[lsu.scala:1067:36, :1308:5, :1349:38, :1350:5, :1371:{24,33}, :1372:35, util.scala:205:25]
  wire              _GEN_1717 = _T_1645 | ~_GEN_1716;	// @[lsu.scala:1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35]
  wire [15:0]       _T_1672 = io_core_brupdate_b1_mispredict_mask & stq_0_bits_uop_br_mask;	// @[lsu.scala:210:16, util.scala:118:51]
  wire              _GEN_1718 = stq_0_valid & (|_T_1672);	// @[lsu.scala:210:16, :304:5, :1406:5, :1410:7, :1411:32, util.scala:118:{51,59}]
  wire [15:0]       _T_1682 = io_core_brupdate_b1_mispredict_mask & stq_1_bits_uop_br_mask;	// @[lsu.scala:210:16, util.scala:118:51]
  wire              _GEN_1719 = stq_1_valid & (|_T_1682);	// @[lsu.scala:210:16, :304:5, :1406:5, :1410:7, :1411:32, util.scala:118:{51,59}]
  wire [15:0]       _T_1692 = io_core_brupdate_b1_mispredict_mask & stq_2_bits_uop_br_mask;	// @[lsu.scala:210:16, util.scala:118:51]
  wire              _GEN_1720 = stq_2_valid & (|_T_1692);	// @[lsu.scala:210:16, :304:5, :1406:5, :1410:7, :1411:32, util.scala:118:{51,59}]
  wire [15:0]       _T_1702 = io_core_brupdate_b1_mispredict_mask & stq_3_bits_uop_br_mask;	// @[lsu.scala:210:16, util.scala:118:51]
  wire              _GEN_1721 = stq_3_valid & (|_T_1702);	// @[lsu.scala:210:16, :304:5, :1406:5, :1410:7, :1411:32, util.scala:118:{51,59}]
  wire [15:0]       _T_1712 = io_core_brupdate_b1_mispredict_mask & stq_4_bits_uop_br_mask;	// @[lsu.scala:210:16, util.scala:118:51]
  wire              _GEN_1722 = stq_4_valid & (|_T_1712);	// @[lsu.scala:210:16, :304:5, :1406:5, :1410:7, :1411:32, util.scala:118:{51,59}]
  wire [15:0]       _T_1722 = io_core_brupdate_b1_mispredict_mask & stq_5_bits_uop_br_mask;	// @[lsu.scala:210:16, util.scala:118:51]
  wire              _GEN_1723 = stq_5_valid & (|_T_1722);	// @[lsu.scala:210:16, :304:5, :1406:5, :1410:7, :1411:32, util.scala:118:{51,59}]
  wire [15:0]       _T_1732 = io_core_brupdate_b1_mispredict_mask & stq_6_bits_uop_br_mask;	// @[lsu.scala:210:16, util.scala:118:51]
  wire              _GEN_1724 = stq_6_valid & (|_T_1732);	// @[lsu.scala:210:16, :304:5, :1406:5, :1410:7, :1411:32, util.scala:118:{51,59}]
  wire [15:0]       _T_1742 = io_core_brupdate_b1_mispredict_mask & stq_7_bits_uop_br_mask;	// @[lsu.scala:210:16, util.scala:118:51]
  wire              _GEN_1725 = stq_7_valid & (|_T_1742);	// @[lsu.scala:210:16, :304:5, :1406:5, :1410:7, :1411:32, util.scala:118:{51,59}]
  wire [15:0]       _T_1752 = io_core_brupdate_b1_mispredict_mask & stq_8_bits_uop_br_mask;	// @[lsu.scala:210:16, util.scala:118:51]
  wire              _GEN_1726 = stq_8_valid & (|_T_1752);	// @[lsu.scala:210:16, :304:5, :1406:5, :1410:7, :1411:32, util.scala:118:{51,59}]
  wire [15:0]       _T_1762 = io_core_brupdate_b1_mispredict_mask & stq_9_bits_uop_br_mask;	// @[lsu.scala:210:16, util.scala:118:51]
  wire              _GEN_1727 = stq_9_valid & (|_T_1762);	// @[lsu.scala:210:16, :304:5, :1406:5, :1410:7, :1411:32, util.scala:118:{51,59}]
  wire [15:0]       _T_1772 = io_core_brupdate_b1_mispredict_mask & stq_10_bits_uop_br_mask;	// @[lsu.scala:210:16, util.scala:118:51]
  wire              _GEN_1728 = stq_10_valid & (|_T_1772);	// @[lsu.scala:210:16, :304:5, :1406:5, :1410:7, :1411:32, util.scala:118:{51,59}]
  wire [15:0]       _T_1782 = io_core_brupdate_b1_mispredict_mask & stq_11_bits_uop_br_mask;	// @[lsu.scala:210:16, util.scala:118:51]
  wire              _GEN_1729 = stq_11_valid & (|_T_1782);	// @[lsu.scala:210:16, :304:5, :1406:5, :1410:7, :1411:32, util.scala:118:{51,59}]
  wire [15:0]       _T_1792 = io_core_brupdate_b1_mispredict_mask & stq_12_bits_uop_br_mask;	// @[lsu.scala:210:16, util.scala:118:51]
  wire              _GEN_1730 = stq_12_valid & (|_T_1792);	// @[lsu.scala:210:16, :304:5, :1406:5, :1410:7, :1411:32, util.scala:118:{51,59}]
  wire [15:0]       _T_1802 = io_core_brupdate_b1_mispredict_mask & stq_13_bits_uop_br_mask;	// @[lsu.scala:210:16, util.scala:118:51]
  wire              _GEN_1731 = stq_13_valid & (|_T_1802);	// @[lsu.scala:210:16, :304:5, :1406:5, :1410:7, :1411:32, util.scala:118:{51,59}]
  wire [15:0]       _T_1812 = io_core_brupdate_b1_mispredict_mask & stq_14_bits_uop_br_mask;	// @[lsu.scala:210:16, util.scala:118:51]
  wire              _GEN_1732 = stq_14_valid & (|_T_1812);	// @[lsu.scala:210:16, :304:5, :1406:5, :1410:7, :1411:32, util.scala:118:{51,59}]
  wire [15:0]       _T_1822 = io_core_brupdate_b1_mispredict_mask & stq_15_bits_uop_br_mask;	// @[lsu.scala:210:16, util.scala:118:51]
  wire              _GEN_1733 = stq_15_valid & (|_T_1822);	// @[lsu.scala:210:16, :304:5, :1406:5, :1410:7, :1411:32, util.scala:118:{51,59}]
  wire [15:0]       _T_1832 = io_core_brupdate_b1_mispredict_mask & stq_16_bits_uop_br_mask;	// @[lsu.scala:210:16, util.scala:118:51]
  wire              _GEN_1734 = stq_16_valid & (|_T_1832);	// @[lsu.scala:210:16, :304:5, :1406:5, :1410:7, :1411:32, util.scala:118:{51,59}]
  wire [15:0]       _T_1842 = io_core_brupdate_b1_mispredict_mask & stq_17_bits_uop_br_mask;	// @[lsu.scala:210:16, util.scala:118:51]
  wire              _GEN_1735 = stq_17_valid & (|_T_1842);	// @[lsu.scala:210:16, :304:5, :1406:5, :1410:7, :1411:32, util.scala:118:{51,59}]
  wire [15:0]       _T_1852 = io_core_brupdate_b1_mispredict_mask & stq_18_bits_uop_br_mask;	// @[lsu.scala:210:16, util.scala:118:51]
  wire              _GEN_1736 = stq_18_valid & (|_T_1852);	// @[lsu.scala:210:16, :304:5, :1406:5, :1410:7, :1411:32, util.scala:118:{51,59}]
  wire [15:0]       _T_1862 = io_core_brupdate_b1_mispredict_mask & stq_19_bits_uop_br_mask;	// @[lsu.scala:210:16, util.scala:118:51]
  wire              _GEN_1737 = stq_19_valid & (|_T_1862);	// @[lsu.scala:210:16, :304:5, :1406:5, :1410:7, :1411:32, util.scala:118:{51,59}]
  wire [15:0]       _T_1872 = io_core_brupdate_b1_mispredict_mask & stq_20_bits_uop_br_mask;	// @[lsu.scala:210:16, util.scala:118:51]
  wire              _GEN_1738 = stq_20_valid & (|_T_1872);	// @[lsu.scala:210:16, :304:5, :1406:5, :1410:7, :1411:32, util.scala:118:{51,59}]
  wire [15:0]       _T_1882 = io_core_brupdate_b1_mispredict_mask & stq_21_bits_uop_br_mask;	// @[lsu.scala:210:16, util.scala:118:51]
  wire              _GEN_1739 = stq_21_valid & (|_T_1882);	// @[lsu.scala:210:16, :304:5, :1406:5, :1410:7, :1411:32, util.scala:118:{51,59}]
  wire [15:0]       _T_1892 = io_core_brupdate_b1_mispredict_mask & stq_22_bits_uop_br_mask;	// @[lsu.scala:210:16, util.scala:118:51]
  wire              _GEN_1740 = stq_22_valid & (|_T_1892);	// @[lsu.scala:210:16, :304:5, :1406:5, :1410:7, :1411:32, util.scala:118:{51,59}]
  wire [15:0]       _T_1902 = io_core_brupdate_b1_mispredict_mask & stq_23_bits_uop_br_mask;	// @[lsu.scala:210:16, util.scala:118:51]
  wire              _GEN_1741 = stq_23_valid & (|_T_1902);	// @[lsu.scala:210:16, :304:5, :1406:5, :1410:7, :1411:32, util.scala:118:{51,59}]
  wire              _GEN_1742 = ldq_0_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_0_bits_uop_br_mask));	// @[lsu.scala:209:16, :304:5, :1426:5, :1429:7, :1430:32, util.scala:118:{51,59}]
  wire              _GEN_1743 = ldq_1_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_1_bits_uop_br_mask));	// @[lsu.scala:209:16, :304:5, :1426:5, :1429:7, :1430:32, util.scala:118:{51,59}]
  wire              _GEN_1744 = ldq_2_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_2_bits_uop_br_mask));	// @[lsu.scala:209:16, :304:5, :1426:5, :1429:7, :1430:32, util.scala:118:{51,59}]
  wire              _GEN_1745 = ldq_3_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_3_bits_uop_br_mask));	// @[lsu.scala:209:16, :304:5, :1426:5, :1429:7, :1430:32, util.scala:118:{51,59}]
  wire              _GEN_1746 = ldq_4_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_4_bits_uop_br_mask));	// @[lsu.scala:209:16, :304:5, :1426:5, :1429:7, :1430:32, util.scala:118:{51,59}]
  wire              _GEN_1747 = ldq_5_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_5_bits_uop_br_mask));	// @[lsu.scala:209:16, :304:5, :1426:5, :1429:7, :1430:32, util.scala:118:{51,59}]
  wire              _GEN_1748 = ldq_6_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_6_bits_uop_br_mask));	// @[lsu.scala:209:16, :304:5, :1426:5, :1429:7, :1430:32, util.scala:118:{51,59}]
  wire              _GEN_1749 = ldq_7_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_7_bits_uop_br_mask));	// @[lsu.scala:209:16, :304:5, :1426:5, :1429:7, :1430:32, util.scala:118:{51,59}]
  wire              _GEN_1750 = ldq_8_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_8_bits_uop_br_mask));	// @[lsu.scala:209:16, :304:5, :1426:5, :1429:7, :1430:32, util.scala:118:{51,59}]
  wire              _GEN_1751 = ldq_9_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_9_bits_uop_br_mask));	// @[lsu.scala:209:16, :304:5, :1426:5, :1429:7, :1430:32, util.scala:118:{51,59}]
  wire              _GEN_1752 = ldq_10_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_10_bits_uop_br_mask));	// @[lsu.scala:209:16, :304:5, :1426:5, :1429:7, :1430:32, util.scala:118:{51,59}]
  wire              _GEN_1753 = ldq_11_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_11_bits_uop_br_mask));	// @[lsu.scala:209:16, :304:5, :1426:5, :1429:7, :1430:32, util.scala:118:{51,59}]
  wire              _GEN_1754 = ldq_12_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_12_bits_uop_br_mask));	// @[lsu.scala:209:16, :304:5, :1426:5, :1429:7, :1430:32, util.scala:118:{51,59}]
  wire              _GEN_1755 = ldq_13_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_13_bits_uop_br_mask));	// @[lsu.scala:209:16, :304:5, :1426:5, :1429:7, :1430:32, util.scala:118:{51,59}]
  wire              _GEN_1756 = ldq_14_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_14_bits_uop_br_mask));	// @[lsu.scala:209:16, :304:5, :1426:5, :1429:7, :1430:32, util.scala:118:{51,59}]
  wire              _GEN_1757 = ldq_15_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_15_bits_uop_br_mask));	// @[lsu.scala:209:16, :304:5, :1426:5, :1429:7, :1430:32, util.scala:118:{51,59}]
  wire              _GEN_1758 = ldq_16_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_16_bits_uop_br_mask));	// @[lsu.scala:209:16, :304:5, :1426:5, :1429:7, :1430:32, util.scala:118:{51,59}]
  wire              _GEN_1759 = ldq_17_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_17_bits_uop_br_mask));	// @[lsu.scala:209:16, :304:5, :1426:5, :1429:7, :1430:32, util.scala:118:{51,59}]
  wire              _GEN_1760 = ldq_18_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_18_bits_uop_br_mask));	// @[lsu.scala:209:16, :304:5, :1426:5, :1429:7, :1430:32, util.scala:118:{51,59}]
  wire              _GEN_1761 = ldq_19_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_19_bits_uop_br_mask));	// @[lsu.scala:209:16, :304:5, :1426:5, :1429:7, :1430:32, util.scala:118:{51,59}]
  wire              _GEN_1762 = ldq_20_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_20_bits_uop_br_mask));	// @[lsu.scala:209:16, :304:5, :1426:5, :1429:7, :1430:32, util.scala:118:{51,59}]
  wire              _GEN_1763 = ldq_21_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_21_bits_uop_br_mask));	// @[lsu.scala:209:16, :304:5, :1426:5, :1429:7, :1430:32, util.scala:118:{51,59}]
  wire              _GEN_1764 = ldq_22_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_22_bits_uop_br_mask));	// @[lsu.scala:209:16, :304:5, :1426:5, :1429:7, :1430:32, util.scala:118:{51,59}]
  wire              _GEN_1765 = ldq_23_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_23_bits_uop_br_mask));	// @[lsu.scala:209:16, :304:5, :1426:5, :1429:7, :1430:32, util.scala:118:{51,59}]
  wire              _GEN_1766 = idx == 5'h0;	// @[lsu.scala:1455:18, :1458:31]
  wire              _GEN_1767 = commit_store & _GEN_1766;	// @[lsu.scala:304:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_1768 = idx == 5'h1;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1769 = commit_store & _GEN_1768;	// @[lsu.scala:304:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_1770 = idx == 5'h2;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1771 = commit_store & _GEN_1770;	// @[lsu.scala:304:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_1772 = idx == 5'h3;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1773 = commit_store & _GEN_1772;	// @[lsu.scala:304:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_1774 = idx == 5'h4;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1775 = commit_store & _GEN_1774;	// @[lsu.scala:304:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_1776 = idx == 5'h5;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1777 = commit_store & _GEN_1776;	// @[lsu.scala:304:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_1778 = idx == 5'h6;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1779 = commit_store & _GEN_1778;	// @[lsu.scala:304:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_1780 = idx == 5'h7;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1781 = commit_store & _GEN_1780;	// @[lsu.scala:304:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_1782 = idx == 5'h8;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1783 = commit_store & _GEN_1782;	// @[lsu.scala:304:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_1784 = idx == 5'h9;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1785 = commit_store & _GEN_1784;	// @[lsu.scala:304:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_1786 = idx == 5'hA;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1787 = commit_store & _GEN_1786;	// @[lsu.scala:304:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_1788 = idx == 5'hB;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1789 = commit_store & _GEN_1788;	// @[lsu.scala:304:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_1790 = idx == 5'hC;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1791 = commit_store & _GEN_1790;	// @[lsu.scala:304:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_1792 = idx == 5'hD;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1793 = commit_store & _GEN_1792;	// @[lsu.scala:304:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_1794 = idx == 5'hE;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1795 = commit_store & _GEN_1794;	// @[lsu.scala:304:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_1796 = idx == 5'hF;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1797 = commit_store & _GEN_1796;	// @[lsu.scala:304:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_1798 = idx == 5'h10;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1799 = commit_store & _GEN_1798;	// @[lsu.scala:304:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_1800 = idx == 5'h11;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1801 = commit_store & _GEN_1800;	// @[lsu.scala:304:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_1802 = idx == 5'h12;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1803 = commit_store & _GEN_1802;	// @[lsu.scala:304:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_1804 = idx == 5'h13;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1805 = commit_store & _GEN_1804;	// @[lsu.scala:304:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_1806 = idx == 5'h14;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1807 = commit_store & _GEN_1806;	// @[lsu.scala:304:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_1808 = idx == 5'h15;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1809 = commit_store & _GEN_1808;	// @[lsu.scala:304:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_1810 = idx == 5'h16;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1811 = commit_store & _GEN_1810;	// @[lsu.scala:304:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_1812 = idx == 5'h17;	// @[lsu.scala:1455:18, :1458:31, util.scala:205:25]
  wire              _GEN_1813 = commit_store & _GEN_1812;	// @[lsu.scala:304:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_1814 = _GEN_1766 | _GEN_1742;	// @[lsu.scala:304:5, :1426:5, :1429:7, :1430:32, :1458:31, :1464:38]
  wire              _GEN_1815 = commit_store | ~commit_load;	// @[lsu.scala:1426:5, :1453:49, :1454:49, :1457:5, :1459:31]
  wire              _GEN_1816 = _GEN_1768 | _GEN_1743;	// @[lsu.scala:304:5, :1426:5, :1429:7, :1430:32, :1458:31, :1464:38]
  wire              _GEN_1817 = _GEN_1770 | _GEN_1744;	// @[lsu.scala:304:5, :1426:5, :1429:7, :1430:32, :1458:31, :1464:38]
  wire              _GEN_1818 = _GEN_1772 | _GEN_1745;	// @[lsu.scala:304:5, :1426:5, :1429:7, :1430:32, :1458:31, :1464:38]
  wire              _GEN_1819 = _GEN_1774 | _GEN_1746;	// @[lsu.scala:304:5, :1426:5, :1429:7, :1430:32, :1458:31, :1464:38]
  wire              _GEN_1820 = _GEN_1776 | _GEN_1747;	// @[lsu.scala:304:5, :1426:5, :1429:7, :1430:32, :1458:31, :1464:38]
  wire              _GEN_1821 = _GEN_1778 | _GEN_1748;	// @[lsu.scala:304:5, :1426:5, :1429:7, :1430:32, :1458:31, :1464:38]
  wire              _GEN_1822 = _GEN_1780 | _GEN_1749;	// @[lsu.scala:304:5, :1426:5, :1429:7, :1430:32, :1458:31, :1464:38]
  wire              _GEN_1823 = _GEN_1782 | _GEN_1750;	// @[lsu.scala:304:5, :1426:5, :1429:7, :1430:32, :1458:31, :1464:38]
  wire              _GEN_1824 = _GEN_1784 | _GEN_1751;	// @[lsu.scala:304:5, :1426:5, :1429:7, :1430:32, :1458:31, :1464:38]
  wire              _GEN_1825 = _GEN_1786 | _GEN_1752;	// @[lsu.scala:304:5, :1426:5, :1429:7, :1430:32, :1458:31, :1464:38]
  wire              _GEN_1826 = _GEN_1788 | _GEN_1753;	// @[lsu.scala:304:5, :1426:5, :1429:7, :1430:32, :1458:31, :1464:38]
  wire              _GEN_1827 = _GEN_1790 | _GEN_1754;	// @[lsu.scala:304:5, :1426:5, :1429:7, :1430:32, :1458:31, :1464:38]
  wire              _GEN_1828 = _GEN_1792 | _GEN_1755;	// @[lsu.scala:304:5, :1426:5, :1429:7, :1430:32, :1458:31, :1464:38]
  wire              _GEN_1829 = _GEN_1794 | _GEN_1756;	// @[lsu.scala:304:5, :1426:5, :1429:7, :1430:32, :1458:31, :1464:38]
  wire              _GEN_1830 = _GEN_1796 | _GEN_1757;	// @[lsu.scala:304:5, :1426:5, :1429:7, :1430:32, :1458:31, :1464:38]
  wire              _GEN_1831 = _GEN_1798 | _GEN_1758;	// @[lsu.scala:304:5, :1426:5, :1429:7, :1430:32, :1458:31, :1464:38]
  wire              _GEN_1832 = _GEN_1800 | _GEN_1759;	// @[lsu.scala:304:5, :1426:5, :1429:7, :1430:32, :1458:31, :1464:38]
  wire              _GEN_1833 = _GEN_1802 | _GEN_1760;	// @[lsu.scala:304:5, :1426:5, :1429:7, :1430:32, :1458:31, :1464:38]
  wire              _GEN_1834 = _GEN_1804 | _GEN_1761;	// @[lsu.scala:304:5, :1426:5, :1429:7, :1430:32, :1458:31, :1464:38]
  wire              _GEN_1835 = _GEN_1806 | _GEN_1762;	// @[lsu.scala:304:5, :1426:5, :1429:7, :1430:32, :1458:31, :1464:38]
  wire              _GEN_1836 = _GEN_1808 | _GEN_1763;	// @[lsu.scala:304:5, :1426:5, :1429:7, :1430:32, :1458:31, :1464:38]
  wire              _GEN_1837 = _GEN_1810 | _GEN_1764;	// @[lsu.scala:304:5, :1426:5, :1429:7, :1430:32, :1458:31, :1464:38]
  wire              _GEN_1838 = _GEN_1812 | _GEN_1765;	// @[lsu.scala:304:5, :1426:5, :1429:7, :1430:32, :1458:31, :1464:38]
  wire              _GEN_1839 = commit_store | ~(commit_load & _GEN_1766);	// @[lsu.scala:1286:5, :1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1466:38]
  wire              _GEN_1840 = commit_store | ~(commit_load & _GEN_1768);	// @[lsu.scala:1286:5, :1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1466:38]
  wire              _GEN_1841 = commit_store | ~(commit_load & _GEN_1770);	// @[lsu.scala:1286:5, :1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1466:38]
  wire              _GEN_1842 = commit_store | ~(commit_load & _GEN_1772);	// @[lsu.scala:1286:5, :1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1466:38]
  wire              _GEN_1843 = commit_store | ~(commit_load & _GEN_1774);	// @[lsu.scala:1286:5, :1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1466:38]
  wire              _GEN_1844 = commit_store | ~(commit_load & _GEN_1776);	// @[lsu.scala:1286:5, :1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1466:38]
  wire              _GEN_1845 = commit_store | ~(commit_load & _GEN_1778);	// @[lsu.scala:1286:5, :1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1466:38]
  wire              _GEN_1846 = commit_store | ~(commit_load & _GEN_1780);	// @[lsu.scala:1286:5, :1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1466:38]
  wire              _GEN_1847 = commit_store | ~(commit_load & _GEN_1782);	// @[lsu.scala:1286:5, :1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1466:38]
  wire              _GEN_1848 = commit_store | ~(commit_load & _GEN_1784);	// @[lsu.scala:1286:5, :1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1466:38]
  wire              _GEN_1849 = commit_store | ~(commit_load & _GEN_1786);	// @[lsu.scala:1286:5, :1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1466:38]
  wire              _GEN_1850 = commit_store | ~(commit_load & _GEN_1788);	// @[lsu.scala:1286:5, :1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1466:38]
  wire              _GEN_1851 = commit_store | ~(commit_load & _GEN_1790);	// @[lsu.scala:1286:5, :1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1466:38]
  wire              _GEN_1852 = commit_store | ~(commit_load & _GEN_1792);	// @[lsu.scala:1286:5, :1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1466:38]
  wire              _GEN_1853 = commit_store | ~(commit_load & _GEN_1794);	// @[lsu.scala:1286:5, :1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1466:38]
  wire              _GEN_1854 = commit_store | ~(commit_load & _GEN_1796);	// @[lsu.scala:1286:5, :1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1466:38]
  wire              _GEN_1855 = commit_store | ~(commit_load & _GEN_1798);	// @[lsu.scala:1286:5, :1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1466:38]
  wire              _GEN_1856 = commit_store | ~(commit_load & _GEN_1800);	// @[lsu.scala:1286:5, :1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1466:38]
  wire              _GEN_1857 = commit_store | ~(commit_load & _GEN_1802);	// @[lsu.scala:1286:5, :1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1466:38]
  wire              _GEN_1858 = commit_store | ~(commit_load & _GEN_1804);	// @[lsu.scala:1286:5, :1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1466:38]
  wire              _GEN_1859 = commit_store | ~(commit_load & _GEN_1806);	// @[lsu.scala:1286:5, :1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1466:38]
  wire              _GEN_1860 = commit_store | ~(commit_load & _GEN_1808);	// @[lsu.scala:1286:5, :1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1466:38]
  wire              _GEN_1861 = commit_store | ~(commit_load & _GEN_1810);	// @[lsu.scala:1286:5, :1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1466:38]
  wire              _GEN_1862 = commit_store | ~(commit_load & _GEN_1812);	// @[lsu.scala:1286:5, :1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1466:38]
  wire              _GEN_1863 = idx_1 == 5'h0;	// @[lsu.scala:1455:18, :1458:31]
  wire              _GEN_1864 = idx_1 == 5'h1;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1865 = idx_1 == 5'h2;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1866 = idx_1 == 5'h3;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1867 = idx_1 == 5'h4;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1868 = idx_1 == 5'h5;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1869 = idx_1 == 5'h6;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1870 = idx_1 == 5'h7;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1871 = idx_1 == 5'h8;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1872 = idx_1 == 5'h9;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1873 = idx_1 == 5'hA;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1874 = idx_1 == 5'hB;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1875 = idx_1 == 5'hC;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1876 = idx_1 == 5'hD;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1877 = idx_1 == 5'hE;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1878 = idx_1 == 5'hF;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1879 = idx_1 == 5'h10;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1880 = idx_1 == 5'h11;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1881 = idx_1 == 5'h12;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1882 = idx_1 == 5'h13;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1883 = idx_1 == 5'h14;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1884 = idx_1 == 5'h15;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1885 = idx_1 == 5'h16;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1886 = idx_1 == 5'h17;	// @[lsu.scala:1455:18, :1458:31, util.scala:205:25]
  wire              _GEN_1887 = commit_store_1 | ~(commit_load_1 & _GEN_1863);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_1888 = commit_store_1 | ~(commit_load_1 & _GEN_1864);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_1889 = commit_store_1 | ~(commit_load_1 & _GEN_1865);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_1890 = commit_store_1 | ~(commit_load_1 & _GEN_1866);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_1891 = commit_store_1 | ~(commit_load_1 & _GEN_1867);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_1892 = commit_store_1 | ~(commit_load_1 & _GEN_1868);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_1893 = commit_store_1 | ~(commit_load_1 & _GEN_1869);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_1894 = commit_store_1 | ~(commit_load_1 & _GEN_1870);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_1895 = commit_store_1 | ~(commit_load_1 & _GEN_1871);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_1896 = commit_store_1 | ~(commit_load_1 & _GEN_1872);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_1897 = commit_store_1 | ~(commit_load_1 & _GEN_1873);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_1898 = commit_store_1 | ~(commit_load_1 & _GEN_1874);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_1899 = commit_store_1 | ~(commit_load_1 & _GEN_1875);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_1900 = commit_store_1 | ~(commit_load_1 & _GEN_1876);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_1901 = commit_store_1 | ~(commit_load_1 & _GEN_1877);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_1902 = commit_store_1 | ~(commit_load_1 & _GEN_1878);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_1903 = commit_store_1 | ~(commit_load_1 & _GEN_1879);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_1904 = commit_store_1 | ~(commit_load_1 & _GEN_1880);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_1905 = commit_store_1 | ~(commit_load_1 & _GEN_1881);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_1906 = commit_store_1 | ~(commit_load_1 & _GEN_1882);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_1907 = commit_store_1 | ~(commit_load_1 & _GEN_1883);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_1908 = commit_store_1 | ~(commit_load_1 & _GEN_1884);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_1909 = commit_store_1 | ~(commit_load_1 & _GEN_1885);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_1910 = commit_store_1 | ~(commit_load_1 & _GEN_1886);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_1911 = idx_2 == 5'h0;	// @[lsu.scala:1455:18, :1458:31]
  wire              _GEN_1912 = idx_2 == 5'h1;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1913 = idx_2 == 5'h2;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1914 = idx_2 == 5'h3;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1915 = idx_2 == 5'h4;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1916 = idx_2 == 5'h5;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1917 = idx_2 == 5'h6;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1918 = idx_2 == 5'h7;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1919 = idx_2 == 5'h8;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1920 = idx_2 == 5'h9;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1921 = idx_2 == 5'hA;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1922 = idx_2 == 5'hB;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1923 = idx_2 == 5'hC;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1924 = idx_2 == 5'hD;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1925 = idx_2 == 5'hE;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1926 = idx_2 == 5'hF;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1927 = idx_2 == 5'h10;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1928 = idx_2 == 5'h11;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1929 = idx_2 == 5'h12;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1930 = idx_2 == 5'h13;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1931 = idx_2 == 5'h14;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1932 = idx_2 == 5'h15;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1933 = idx_2 == 5'h16;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1934 = idx_2 == 5'h17;	// @[lsu.scala:1455:18, :1458:31, util.scala:205:25]
  wire              _GEN_1935 = commit_store_2 | ~(commit_load_2 & _GEN_1911);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_1936 = commit_store_2 | ~(commit_load_2 & _GEN_1912);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_1937 = commit_store_2 | ~(commit_load_2 & _GEN_1913);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_1938 = commit_store_2 | ~(commit_load_2 & _GEN_1914);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_1939 = commit_store_2 | ~(commit_load_2 & _GEN_1915);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_1940 = commit_store_2 | ~(commit_load_2 & _GEN_1916);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_1941 = commit_store_2 | ~(commit_load_2 & _GEN_1917);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_1942 = commit_store_2 | ~(commit_load_2 & _GEN_1918);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_1943 = commit_store_2 | ~(commit_load_2 & _GEN_1919);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_1944 = commit_store_2 | ~(commit_load_2 & _GEN_1920);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_1945 = commit_store_2 | ~(commit_load_2 & _GEN_1921);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_1946 = commit_store_2 | ~(commit_load_2 & _GEN_1922);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_1947 = commit_store_2 | ~(commit_load_2 & _GEN_1923);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_1948 = commit_store_2 | ~(commit_load_2 & _GEN_1924);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_1949 = commit_store_2 | ~(commit_load_2 & _GEN_1925);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_1950 = commit_store_2 | ~(commit_load_2 & _GEN_1926);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_1951 = commit_store_2 | ~(commit_load_2 & _GEN_1927);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_1952 = commit_store_2 | ~(commit_load_2 & _GEN_1928);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_1953 = commit_store_2 | ~(commit_load_2 & _GEN_1929);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_1954 = commit_store_2 | ~(commit_load_2 & _GEN_1930);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_1955 = commit_store_2 | ~(commit_load_2 & _GEN_1931);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_1956 = commit_store_2 | ~(commit_load_2 & _GEN_1932);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_1957 = commit_store_2 | ~(commit_load_2 & _GEN_1933);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_1958 = commit_store_2 | ~(commit_load_2 & _GEN_1934);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_1959 = stq_head == 5'h0;	// @[lsu.scala:216:29, :1508:35]
  wire              _GEN_1960 = _GEN_1959 | _GEN_1718;	// @[lsu.scala:304:5, :1406:5, :1410:7, :1411:32, :1508:35]
  wire              _GEN_1961 = stq_head == 5'h1;	// @[lsu.scala:216:29, :305:44, :1508:35]
  wire              _GEN_1962 = _GEN_1961 | _GEN_1719;	// @[lsu.scala:304:5, :1406:5, :1410:7, :1411:32, :1508:35]
  wire              _GEN_1963 = stq_head == 5'h2;	// @[lsu.scala:216:29, :305:44, :1508:35]
  wire              _GEN_1964 = _GEN_1963 | _GEN_1720;	// @[lsu.scala:304:5, :1406:5, :1410:7, :1411:32, :1508:35]
  wire              _GEN_1965 = stq_head == 5'h3;	// @[lsu.scala:216:29, :305:44, :1508:35]
  wire              _GEN_1966 = _GEN_1965 | _GEN_1721;	// @[lsu.scala:304:5, :1406:5, :1410:7, :1411:32, :1508:35]
  wire              _GEN_1967 = stq_head == 5'h4;	// @[lsu.scala:216:29, :305:44, :1508:35]
  wire              _GEN_1968 = _GEN_1967 | _GEN_1722;	// @[lsu.scala:304:5, :1406:5, :1410:7, :1411:32, :1508:35]
  wire              _GEN_1969 = stq_head == 5'h5;	// @[lsu.scala:216:29, :305:44, :1508:35]
  wire              _GEN_1970 = _GEN_1969 | _GEN_1723;	// @[lsu.scala:304:5, :1406:5, :1410:7, :1411:32, :1508:35]
  wire              _GEN_1971 = stq_head == 5'h6;	// @[lsu.scala:216:29, :305:44, :1508:35]
  wire              _GEN_1972 = _GEN_1971 | _GEN_1724;	// @[lsu.scala:304:5, :1406:5, :1410:7, :1411:32, :1508:35]
  wire              _GEN_1973 = stq_head == 5'h7;	// @[lsu.scala:216:29, :305:44, :1508:35]
  wire              _GEN_1974 = _GEN_1973 | _GEN_1725;	// @[lsu.scala:304:5, :1406:5, :1410:7, :1411:32, :1508:35]
  wire              _GEN_1975 = stq_head == 5'h8;	// @[lsu.scala:216:29, :305:44, :1508:35]
  wire              _GEN_1976 = _GEN_1975 | _GEN_1726;	// @[lsu.scala:304:5, :1406:5, :1410:7, :1411:32, :1508:35]
  wire              _GEN_1977 = stq_head == 5'h9;	// @[lsu.scala:216:29, :305:44, :1508:35]
  wire              _GEN_1978 = _GEN_1977 | _GEN_1727;	// @[lsu.scala:304:5, :1406:5, :1410:7, :1411:32, :1508:35]
  wire              _GEN_1979 = stq_head == 5'hA;	// @[lsu.scala:216:29, :305:44, :1508:35]
  wire              _GEN_1980 = _GEN_1979 | _GEN_1728;	// @[lsu.scala:304:5, :1406:5, :1410:7, :1411:32, :1508:35]
  wire              _GEN_1981 = stq_head == 5'hB;	// @[lsu.scala:216:29, :305:44, :1508:35]
  wire              _GEN_1982 = _GEN_1981 | _GEN_1729;	// @[lsu.scala:304:5, :1406:5, :1410:7, :1411:32, :1508:35]
  wire              _GEN_1983 = stq_head == 5'hC;	// @[lsu.scala:216:29, :305:44, :1508:35]
  wire              _GEN_1984 = _GEN_1983 | _GEN_1730;	// @[lsu.scala:304:5, :1406:5, :1410:7, :1411:32, :1508:35]
  wire              _GEN_1985 = stq_head == 5'hD;	// @[lsu.scala:216:29, :305:44, :1508:35]
  wire              _GEN_1986 = _GEN_1985 | _GEN_1731;	// @[lsu.scala:304:5, :1406:5, :1410:7, :1411:32, :1508:35]
  wire              _GEN_1987 = stq_head == 5'hE;	// @[lsu.scala:216:29, :305:44, :1508:35]
  wire              _GEN_1988 = _GEN_1987 | _GEN_1732;	// @[lsu.scala:304:5, :1406:5, :1410:7, :1411:32, :1508:35]
  wire              _GEN_1989 = stq_head == 5'hF;	// @[lsu.scala:216:29, :305:44, :1508:35]
  wire              _GEN_1990 = _GEN_1989 | _GEN_1733;	// @[lsu.scala:304:5, :1406:5, :1410:7, :1411:32, :1508:35]
  wire              _GEN_1991 = stq_head == 5'h10;	// @[lsu.scala:216:29, :305:44, :1508:35]
  wire              _GEN_1992 = _GEN_1991 | _GEN_1734;	// @[lsu.scala:304:5, :1406:5, :1410:7, :1411:32, :1508:35]
  wire              _GEN_1993 = stq_head == 5'h11;	// @[lsu.scala:216:29, :305:44, :1508:35]
  wire              _GEN_1994 = _GEN_1993 | _GEN_1735;	// @[lsu.scala:304:5, :1406:5, :1410:7, :1411:32, :1508:35]
  wire              _GEN_1995 = stq_head == 5'h12;	// @[lsu.scala:216:29, :305:44, :1508:35]
  wire              _GEN_1996 = _GEN_1995 | _GEN_1736;	// @[lsu.scala:304:5, :1406:5, :1410:7, :1411:32, :1508:35]
  wire              _GEN_1997 = stq_head == 5'h13;	// @[lsu.scala:216:29, :305:44, :1508:35]
  wire              _GEN_1998 = _GEN_1997 | _GEN_1737;	// @[lsu.scala:304:5, :1406:5, :1410:7, :1411:32, :1508:35]
  wire              _GEN_1999 = stq_head == 5'h14;	// @[lsu.scala:216:29, :305:44, :1508:35]
  wire              _GEN_2000 = _GEN_1999 | _GEN_1738;	// @[lsu.scala:304:5, :1406:5, :1410:7, :1411:32, :1508:35]
  wire              _GEN_2001 = stq_head == 5'h15;	// @[lsu.scala:216:29, :305:44, :1508:35]
  wire              _GEN_2002 = _GEN_2001 | _GEN_1739;	// @[lsu.scala:304:5, :1406:5, :1410:7, :1411:32, :1508:35]
  wire              _GEN_2003 = stq_head == 5'h16;	// @[lsu.scala:216:29, :305:44, :1508:35]
  wire              _GEN_2004 = _GEN_2003 | _GEN_1740;	// @[lsu.scala:304:5, :1406:5, :1410:7, :1411:32, :1508:35]
  wire              _GEN_2005 = stq_head == 5'h17;	// @[lsu.scala:216:29, :1508:35, util.scala:205:25]
  wire              _GEN_2006 = _GEN_2005 | _GEN_1741;	// @[lsu.scala:304:5, :1406:5, :1410:7, :1411:32, :1508:35]
  wire              _GEN_2007 = clear_store & _GEN_1959;	// @[lsu.scala:258:33, :1308:5, :1497:3, :1502:17, :1507:3, :1508:35, :1511:35]
  wire              _GEN_2008 = clear_store & _GEN_1961;	// @[lsu.scala:258:33, :1308:5, :1497:3, :1502:17, :1507:3, :1508:35, :1511:35]
  wire              _GEN_2009 = clear_store & _GEN_1963;	// @[lsu.scala:258:33, :1308:5, :1497:3, :1502:17, :1507:3, :1508:35, :1511:35]
  wire              _GEN_2010 = clear_store & _GEN_1965;	// @[lsu.scala:258:33, :1308:5, :1497:3, :1502:17, :1507:3, :1508:35, :1511:35]
  wire              _GEN_2011 = clear_store & _GEN_1967;	// @[lsu.scala:258:33, :1308:5, :1497:3, :1502:17, :1507:3, :1508:35, :1511:35]
  wire              _GEN_2012 = clear_store & _GEN_1969;	// @[lsu.scala:258:33, :1308:5, :1497:3, :1502:17, :1507:3, :1508:35, :1511:35]
  wire              _GEN_2013 = clear_store & _GEN_1971;	// @[lsu.scala:258:33, :1308:5, :1497:3, :1502:17, :1507:3, :1508:35, :1511:35]
  wire              _GEN_2014 = clear_store & _GEN_1973;	// @[lsu.scala:258:33, :1308:5, :1497:3, :1502:17, :1507:3, :1508:35, :1511:35]
  wire              _GEN_2015 = clear_store & _GEN_1975;	// @[lsu.scala:258:33, :1308:5, :1497:3, :1502:17, :1507:3, :1508:35, :1511:35]
  wire              _GEN_2016 = clear_store & _GEN_1977;	// @[lsu.scala:258:33, :1308:5, :1497:3, :1502:17, :1507:3, :1508:35, :1511:35]
  wire              _GEN_2017 = clear_store & _GEN_1979;	// @[lsu.scala:258:33, :1308:5, :1497:3, :1502:17, :1507:3, :1508:35, :1511:35]
  wire              _GEN_2018 = clear_store & _GEN_1981;	// @[lsu.scala:258:33, :1308:5, :1497:3, :1502:17, :1507:3, :1508:35, :1511:35]
  wire              _GEN_2019 = clear_store & _GEN_1983;	// @[lsu.scala:258:33, :1308:5, :1497:3, :1502:17, :1507:3, :1508:35, :1511:35]
  wire              _GEN_2020 = clear_store & _GEN_1985;	// @[lsu.scala:258:33, :1308:5, :1497:3, :1502:17, :1507:3, :1508:35, :1511:35]
  wire              _GEN_2021 = clear_store & _GEN_1987;	// @[lsu.scala:258:33, :1308:5, :1497:3, :1502:17, :1507:3, :1508:35, :1511:35]
  wire              _GEN_2022 = clear_store & _GEN_1989;	// @[lsu.scala:258:33, :1308:5, :1497:3, :1502:17, :1507:3, :1508:35, :1511:35]
  wire              _GEN_2023 = clear_store & _GEN_1991;	// @[lsu.scala:258:33, :1308:5, :1497:3, :1502:17, :1507:3, :1508:35, :1511:35]
  wire              _GEN_2024 = clear_store & _GEN_1993;	// @[lsu.scala:258:33, :1308:5, :1497:3, :1502:17, :1507:3, :1508:35, :1511:35]
  wire              _GEN_2025 = clear_store & _GEN_1995;	// @[lsu.scala:258:33, :1308:5, :1497:3, :1502:17, :1507:3, :1508:35, :1511:35]
  wire              _GEN_2026 = clear_store & _GEN_1997;	// @[lsu.scala:258:33, :1308:5, :1497:3, :1502:17, :1507:3, :1508:35, :1511:35]
  wire              _GEN_2027 = clear_store & _GEN_1999;	// @[lsu.scala:258:33, :1308:5, :1497:3, :1502:17, :1507:3, :1508:35, :1511:35]
  wire              _GEN_2028 = clear_store & _GEN_2001;	// @[lsu.scala:258:33, :1308:5, :1497:3, :1502:17, :1507:3, :1508:35, :1511:35]
  wire              _GEN_2029 = clear_store & _GEN_2003;	// @[lsu.scala:258:33, :1308:5, :1497:3, :1502:17, :1507:3, :1508:35, :1511:35]
  wire              _GEN_2030 = clear_store & _GEN_2005;	// @[lsu.scala:258:33, :1308:5, :1497:3, :1502:17, :1507:3, :1508:35, :1511:35]
  wire              _T_2012 = _io_hellacache_req_ready_output & io_hellacache_req_valid;	// @[Decoupled.scala:51:35, lsu.scala:1529:21]
  wire              _GEN_2031 = _io_hellacache_req_ready_output & _T_2012;	// @[Decoupled.scala:51:35, lsu.scala:242:34, :1529:{21,34}, :1531:35, :1532:19]
  wire              _GEN_2032 = _io_hellacache_req_ready_output | ~_T_2013;	// @[lsu.scala:243:34, :1529:{21,34}, :1535:{28,38}]
  wire              _T_2029 = reset | io_core_exception;	// @[lsu.scala:1598:22]
  wire              _GEN_2033 = _T_2029 & reset;	// @[lsu.scala:1507:3, :1598:22, :1599:3, :1604:5, :1605:16]
  wire              _T_2033 = ~stq_0_bits_committed & ~stq_0_bits_succeeded;	// @[lsu.scala:210:16, :1624:{15,38,41}]
  wire              _GEN_2034 = _T_2029 & (reset | _T_2033);	// @[lsu.scala:1507:3, :1598:22, :1599:3, :1604:5, :1612:32, :1624:38, :1625:9, :1626:34]
  wire              _T_2036 = ~stq_1_bits_committed & ~stq_1_bits_succeeded;	// @[lsu.scala:210:16, :1624:{15,38,41}]
  wire              _GEN_2035 = _T_2029 & (reset | _T_2036);	// @[lsu.scala:1507:3, :1598:22, :1599:3, :1604:5, :1612:32, :1624:38, :1625:9, :1626:34]
  wire              _T_2039 = ~stq_2_bits_committed & ~stq_2_bits_succeeded;	// @[lsu.scala:210:16, :1624:{15,38,41}]
  wire              _GEN_2036 = _T_2029 & (reset | _T_2039);	// @[lsu.scala:1507:3, :1598:22, :1599:3, :1604:5, :1612:32, :1624:38, :1625:9, :1626:34]
  wire              _T_2042 = ~stq_3_bits_committed & ~stq_3_bits_succeeded;	// @[lsu.scala:210:16, :1624:{15,38,41}]
  wire              _GEN_2037 = _T_2029 & (reset | _T_2042);	// @[lsu.scala:1507:3, :1598:22, :1599:3, :1604:5, :1612:32, :1624:38, :1625:9, :1626:34]
  wire              _T_2045 = ~stq_4_bits_committed & ~stq_4_bits_succeeded;	// @[lsu.scala:210:16, :1624:{15,38,41}]
  wire              _GEN_2038 = _T_2029 & (reset | _T_2045);	// @[lsu.scala:1507:3, :1598:22, :1599:3, :1604:5, :1612:32, :1624:38, :1625:9, :1626:34]
  wire              _T_2048 = ~stq_5_bits_committed & ~stq_5_bits_succeeded;	// @[lsu.scala:210:16, :1624:{15,38,41}]
  wire              _GEN_2039 = _T_2029 & (reset | _T_2048);	// @[lsu.scala:1507:3, :1598:22, :1599:3, :1604:5, :1612:32, :1624:38, :1625:9, :1626:34]
  wire              _T_2051 = ~stq_6_bits_committed & ~stq_6_bits_succeeded;	// @[lsu.scala:210:16, :1624:{15,38,41}]
  wire              _GEN_2040 = _T_2029 & (reset | _T_2051);	// @[lsu.scala:1507:3, :1598:22, :1599:3, :1604:5, :1612:32, :1624:38, :1625:9, :1626:34]
  wire              _T_2054 = ~stq_7_bits_committed & ~stq_7_bits_succeeded;	// @[lsu.scala:210:16, :1624:{15,38,41}]
  wire              _GEN_2041 = _T_2029 & (reset | _T_2054);	// @[lsu.scala:1507:3, :1598:22, :1599:3, :1604:5, :1612:32, :1624:38, :1625:9, :1626:34]
  wire              _T_2057 = ~stq_8_bits_committed & ~stq_8_bits_succeeded;	// @[lsu.scala:210:16, :1624:{15,38,41}]
  wire              _GEN_2042 = _T_2029 & (reset | _T_2057);	// @[lsu.scala:1507:3, :1598:22, :1599:3, :1604:5, :1612:32, :1624:38, :1625:9, :1626:34]
  wire              _T_2060 = ~stq_9_bits_committed & ~stq_9_bits_succeeded;	// @[lsu.scala:210:16, :1624:{15,38,41}]
  wire              _GEN_2043 = _T_2029 & (reset | _T_2060);	// @[lsu.scala:1507:3, :1598:22, :1599:3, :1604:5, :1612:32, :1624:38, :1625:9, :1626:34]
  wire              _T_2063 = ~stq_10_bits_committed & ~stq_10_bits_succeeded;	// @[lsu.scala:210:16, :1624:{15,38,41}]
  wire              _GEN_2044 = _T_2029 & (reset | _T_2063);	// @[lsu.scala:1507:3, :1598:22, :1599:3, :1604:5, :1612:32, :1624:38, :1625:9, :1626:34]
  wire              _T_2066 = ~stq_11_bits_committed & ~stq_11_bits_succeeded;	// @[lsu.scala:210:16, :1624:{15,38,41}]
  wire              _GEN_2045 = _T_2029 & (reset | _T_2066);	// @[lsu.scala:1507:3, :1598:22, :1599:3, :1604:5, :1612:32, :1624:38, :1625:9, :1626:34]
  wire              _T_2069 = ~stq_12_bits_committed & ~stq_12_bits_succeeded;	// @[lsu.scala:210:16, :1624:{15,38,41}]
  wire              _GEN_2046 = _T_2029 & (reset | _T_2069);	// @[lsu.scala:1507:3, :1598:22, :1599:3, :1604:5, :1612:32, :1624:38, :1625:9, :1626:34]
  wire              _T_2072 = ~stq_13_bits_committed & ~stq_13_bits_succeeded;	// @[lsu.scala:210:16, :1624:{15,38,41}]
  wire              _GEN_2047 = _T_2029 & (reset | _T_2072);	// @[lsu.scala:1507:3, :1598:22, :1599:3, :1604:5, :1612:32, :1624:38, :1625:9, :1626:34]
  wire              _T_2075 = ~stq_14_bits_committed & ~stq_14_bits_succeeded;	// @[lsu.scala:210:16, :1624:{15,38,41}]
  wire              _GEN_2048 = _T_2029 & (reset | _T_2075);	// @[lsu.scala:1507:3, :1598:22, :1599:3, :1604:5, :1612:32, :1624:38, :1625:9, :1626:34]
  wire              _T_2078 = ~stq_15_bits_committed & ~stq_15_bits_succeeded;	// @[lsu.scala:210:16, :1624:{15,38,41}]
  wire              _GEN_2049 = _T_2029 & (reset | _T_2078);	// @[lsu.scala:1507:3, :1598:22, :1599:3, :1604:5, :1612:32, :1624:38, :1625:9, :1626:34]
  wire              _T_2081 = ~stq_16_bits_committed & ~stq_16_bits_succeeded;	// @[lsu.scala:210:16, :1624:{15,38,41}]
  wire              _GEN_2050 = _T_2029 & (reset | _T_2081);	// @[lsu.scala:1507:3, :1598:22, :1599:3, :1604:5, :1612:32, :1624:38, :1625:9, :1626:34]
  wire              _T_2084 = ~stq_17_bits_committed & ~stq_17_bits_succeeded;	// @[lsu.scala:210:16, :1624:{15,38,41}]
  wire              _GEN_2051 = _T_2029 & (reset | _T_2084);	// @[lsu.scala:1507:3, :1598:22, :1599:3, :1604:5, :1612:32, :1624:38, :1625:9, :1626:34]
  wire              _T_2087 = ~stq_18_bits_committed & ~stq_18_bits_succeeded;	// @[lsu.scala:210:16, :1624:{15,38,41}]
  wire              _GEN_2052 = _T_2029 & (reset | _T_2087);	// @[lsu.scala:1507:3, :1598:22, :1599:3, :1604:5, :1612:32, :1624:38, :1625:9, :1626:34]
  wire              _T_2090 = ~stq_19_bits_committed & ~stq_19_bits_succeeded;	// @[lsu.scala:210:16, :1624:{15,38,41}]
  wire              _GEN_2053 = _T_2029 & (reset | _T_2090);	// @[lsu.scala:1507:3, :1598:22, :1599:3, :1604:5, :1612:32, :1624:38, :1625:9, :1626:34]
  wire              _T_2093 = ~stq_20_bits_committed & ~stq_20_bits_succeeded;	// @[lsu.scala:210:16, :1624:{15,38,41}]
  wire              _GEN_2054 = _T_2029 & (reset | _T_2093);	// @[lsu.scala:1507:3, :1598:22, :1599:3, :1604:5, :1612:32, :1624:38, :1625:9, :1626:34]
  wire              _T_2096 = ~stq_21_bits_committed & ~stq_21_bits_succeeded;	// @[lsu.scala:210:16, :1624:{15,38,41}]
  wire              _GEN_2055 = _T_2029 & (reset | _T_2096);	// @[lsu.scala:1507:3, :1598:22, :1599:3, :1604:5, :1612:32, :1624:38, :1625:9, :1626:34]
  wire              _T_2099 = ~stq_22_bits_committed & ~stq_22_bits_succeeded;	// @[lsu.scala:210:16, :1624:{15,38,41}]
  wire              _GEN_2056 = _T_2029 & (reset | _T_2099);	// @[lsu.scala:1507:3, :1598:22, :1599:3, :1604:5, :1612:32, :1624:38, :1625:9, :1626:34]
  wire              _T_2102 = ~stq_23_bits_committed & ~stq_23_bits_succeeded;	// @[lsu.scala:210:16, :1624:{15,38,41}]
  wire              _GEN_2057 = _T_2029 & (reset | _T_2102);	// @[lsu.scala:1507:3, :1598:22, :1599:3, :1604:5, :1612:32, :1624:38, :1625:9, :1626:34]
  wire [5:0]        _ldq_retry_idx_idx_T_34 = _ldq_retry_idx_T_62 & _temp_bits_T_40 ? 6'h14 : _ldq_retry_idx_T_65 & _temp_bits_T_42 ? 6'h15 : _ldq_retry_idx_T_68 & _temp_bits_T_44 ? 6'h16 : ldq_23_bits_addr_valid & ldq_23_bits_addr_is_virtual & ~ldq_retry_idx_block_23 & _temp_bits_T_46 ? 6'h17 : _ldq_retry_idx_T_2 ? 6'h20 : _ldq_retry_idx_T_5 ? 6'h21 : _ldq_retry_idx_T_8 ? 6'h22 : _ldq_retry_idx_T_11 ? 6'h23 : _ldq_retry_idx_T_14 ? 6'h24 : _ldq_retry_idx_T_17 ? 6'h25 : _ldq_retry_idx_T_20 ? 6'h26 : _ldq_retry_idx_T_23 ? 6'h27 : _ldq_retry_idx_T_26 ? 6'h28 : _ldq_retry_idx_T_29 ? 6'h29 : _ldq_retry_idx_T_32 ? 6'h2A : _ldq_retry_idx_T_35 ? 6'h2B : _ldq_retry_idx_T_38 ? 6'h2C : _ldq_retry_idx_T_41 ? 6'h2D : _ldq_retry_idx_T_44 ? 6'h2E : _ldq_retry_idx_T_47 ? 6'h2F : _ldq_retry_idx_T_50 ? 6'h30 : _ldq_retry_idx_T_53 ? 6'h31 : _ldq_retry_idx_T_56 ? 6'h32 : _ldq_retry_idx_T_59 ? 6'h33 : _ldq_retry_idx_T_62 ? 6'h34 : _ldq_retry_idx_T_65 ? 6'h35 : {5'h1B, ~_ldq_retry_idx_T_68};	// @[Mux.scala:47:70, lsu.scala:209:16, :417:36, :418:{39,42}, util.scala:351:{65,72}]
  wire [5:0]        _stq_retry_idx_idx_T_34 = _stq_retry_idx_T_20 & stq_commit_head < 5'h15 ? 6'h14 : _stq_retry_idx_T_21 & stq_commit_head < 5'h16 ? 6'h15 : _stq_retry_idx_T_22 & stq_commit_head < 5'h17 ? 6'h16 : stq_23_bits_addr_valid & stq_23_bits_addr_is_virtual & stq_commit_head[4:3] != 2'h3 ? 6'h17 : _stq_retry_idx_T ? 6'h20 : _stq_retry_idx_T_1 ? 6'h21 : _stq_retry_idx_T_2 ? 6'h22 : _stq_retry_idx_T_3 ? 6'h23 : _stq_retry_idx_T_4 ? 6'h24 : _stq_retry_idx_T_5 ? 6'h25 : _stq_retry_idx_T_6 ? 6'h26 : _stq_retry_idx_T_7 ? 6'h27 : _stq_retry_idx_T_8 ? 6'h28 : _stq_retry_idx_T_9 ? 6'h29 : _stq_retry_idx_T_10 ? 6'h2A : _stq_retry_idx_T_11 ? 6'h2B : _stq_retry_idx_T_12 ? 6'h2C : _stq_retry_idx_T_13 ? 6'h2D : _stq_retry_idx_T_14 ? 6'h2E : _stq_retry_idx_T_15 ? 6'h2F : _stq_retry_idx_T_16 ? 6'h30 : _stq_retry_idx_T_17 ? 6'h31 : _stq_retry_idx_T_18 ? 6'h32 : _stq_retry_idx_T_19 ? 6'h33 : _stq_retry_idx_T_20 ? 6'h34 : _stq_retry_idx_T_21 ? 6'h35 : {5'h1B, ~_stq_retry_idx_T_22};	// @[Mux.scala:47:70, lsu.scala:210:16, :218:29, :305:44, :424:18, util.scala:205:25, :351:{65,72}]
  wire [5:0]        _ldq_wakeup_idx_idx_T_34 = _ldq_wakeup_idx_T_167 & _temp_bits_T_40 ? 6'h14 : _ldq_wakeup_idx_T_175 & _temp_bits_T_42 ? 6'h15 : _ldq_wakeup_idx_T_183 & _temp_bits_T_44 ? 6'h16 : ldq_23_bits_addr_valid & ~ldq_23_bits_executed & ~ldq_23_bits_succeeded & ~ldq_23_bits_addr_is_virtual & ~ldq_retry_idx_block_23 & _temp_bits_T_46 ? 6'h17 : _ldq_wakeup_idx_T_7 ? 6'h20 : _ldq_wakeup_idx_T_15 ? 6'h21 : _ldq_wakeup_idx_T_23 ? 6'h22 : _ldq_wakeup_idx_T_31 ? 6'h23 : _ldq_wakeup_idx_T_39 ? 6'h24 : _ldq_wakeup_idx_T_47 ? 6'h25 : _ldq_wakeup_idx_T_55 ? 6'h26 : _ldq_wakeup_idx_T_63 ? 6'h27 : _ldq_wakeup_idx_T_71 ? 6'h28 : _ldq_wakeup_idx_T_79 ? 6'h29 : _ldq_wakeup_idx_T_87 ? 6'h2A : _ldq_wakeup_idx_T_95 ? 6'h2B : _ldq_wakeup_idx_T_103 ? 6'h2C : _ldq_wakeup_idx_T_111 ? 6'h2D : _ldq_wakeup_idx_T_119 ? 6'h2E : _ldq_wakeup_idx_T_127 ? 6'h2F : _ldq_wakeup_idx_T_135 ? 6'h30 : _ldq_wakeup_idx_T_143 ? 6'h31 : _ldq_wakeup_idx_T_151 ? 6'h32 : _ldq_wakeup_idx_T_159 ? 6'h33 : _ldq_wakeup_idx_T_167 ? 6'h34 : _ldq_wakeup_idx_T_175 ? 6'h35 : {5'h1B, ~_ldq_wakeup_idx_T_183};	// @[Mux.scala:47:70, lsu.scala:209:16, :417:36, :433:{21,36,52,71,74}, util.scala:351:{65,72}]
  wire [7:0][2:0]   _GEN_2058 = {{_GEN_487}, {_GEN_487}, {will_fire_hella_wakeup_0_will_fire & dmem_req_fire_0 ? 3'h4 : hella_state}, {_T_2022 ? 3'h0 : io_dmem_nack_0_valid & io_dmem_nack_0_bits_is_hella ? 3'h5 : hella_state}, {3'h0}, {{1'h1, |{hella_xcpt_ma_ld, hella_xcpt_ma_st, hella_xcpt_pf_ld, hella_xcpt_pf_st, hella_xcpt_gf_ld, hella_xcpt_gf_st, hella_xcpt_ae_ld, hella_xcpt_ae_st}, 1'h0}}, {io_hellacache_s1_kill ? (will_fire_hella_incoming_0_will_fire & dmem_req_fire_0 ? 3'h6 : 3'h0) : {2'h1, ~(will_fire_hella_incoming_0_will_fire & dmem_req_fire_0)}}, {_T_2012 ? 3'h1 : hella_state}};	// @[Decoupled.scala:51:35, lsu.scala:241:38, :245:34, :536:61, :754:55, :805:26, :1529:{21,34}, :1531:35, :1533:19, :1535:{28,38}, :1541:34, :1542:{50,80}, :1543:21, :1545:21, :1547:{55,85}, :1548:19, :1550:19, :1552:{28,43}, :1554:17, :1555:{28,38}, :1557:{47,54,63}, :1558:19, :1560:19, :1562:{28,40}, :1564:{35,69}, :1565:21, :1574:{42,76}, :1575:21, :1578:{28,42}, :1581:{46,76}, :1582:19, :1584:40, :1586:69, :1587:21, util.scala:351:72]
  always @(posedge clock) begin
    if (_GEN_431)	// @[lsu.scala:1294:15]
      assert__assert_33: assert(_GEN_432);	// @[lsu.scala:1294:15]
    if (_GEN_477)	// @[lsu.scala:1460:14]
      assert__assert_62: assert(_GEN_478);	// @[lsu.scala:1460:14]
    if (_GEN_480)	// @[lsu.scala:1460:14]
      assert__assert_64: assert(_GEN_481);	// @[lsu.scala:1460:14]
    if (_GEN_483)	// @[lsu.scala:1460:14]
      assert__assert_66: assert(_GEN_484);	// @[lsu.scala:1460:14]
    ldq_0_valid <= ~_T_2029 & _GEN_1935 & _GEN_1887 & (_GEN_1815 ? ~_GEN_1742 & _GEN_685 : ~_GEN_1814 & _GEN_685);	// @[lsu.scala:209:16, :304:5, :305:44, :1426:5, :1429:7, :1430:32, :1457:5, :1459:31, :1464:38, :1598:22, :1599:3, :1636:30]
    if (_GEN_684) begin	// @[lsu.scala:304:5, :305:44]
      ldq_0_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_rvc <= io_core_dis_uops_2_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_2_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_is_load <= io_core_dis_uops_2_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_is_sta <= io_core_dis_uops_2_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_is_std <= io_core_dis_uops_2_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_iw_p1_poisoned <= io_core_dis_uops_2_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_iw_p2_poisoned <= io_core_dis_uops_2_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_br <= io_core_dis_uops_2_bits_is_br;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_jalr <= io_core_dis_uops_2_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_jal <= io_core_dis_uops_2_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_sfb <= io_core_dis_uops_2_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_edge_inst <= io_core_dis_uops_2_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_taken <= io_core_dis_uops_2_bits_taken;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_prs1_busy <= io_core_dis_uops_2_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_prs2_busy <= io_core_dis_uops_2_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_prs3_busy <= io_core_dis_uops_2_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_bypassable <= io_core_dis_uops_2_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_mem_signed <= io_core_dis_uops_2_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_fence <= io_core_dis_uops_2_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_fencei <= io_core_dis_uops_2_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_amo <= io_core_dis_uops_2_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_uses_ldq <= io_core_dis_uops_2_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_uses_stq <= io_core_dis_uops_2_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_sys_pc2epc <= io_core_dis_uops_2_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_unique <= io_core_dis_uops_2_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_flush_on_commit <= io_core_dis_uops_2_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ldst_is_rs1 <= io_core_dis_uops_2_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ldst_val <= io_core_dis_uops_2_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_frs3_en <= io_core_dis_uops_2_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_fp_val <= io_core_dis_uops_2_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_fp_single <= io_core_dis_uops_2_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_xcpt_pf_if <= io_core_dis_uops_2_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_xcpt_ae_if <= io_core_dis_uops_2_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_xcpt_ma_if <= io_core_dis_uops_2_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_bp_debug_if <= io_core_dis_uops_2_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_bp_xcpt_if <= io_core_dis_uops_2_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_0_bits_st_dep_mask <= _GEN_683;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_0_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_0_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_0_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_0_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_0_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_611) begin	// @[lsu.scala:304:5, :306:44]
      ldq_0_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_0_bits_st_dep_mask <= _GEN_562;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_0_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_0_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_0_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_490) begin	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_0_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_0_bits_st_dep_mask <= _GEN_489;	// @[lsu.scala:209:16, :260:33]
      ldq_0_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_0_bits_st_dep_mask <= _GEN_488 & ldq_0_bits_st_dep_mask;	// @[lsu.scala:209:16, :260:33, :277:5, :278:31]
    if (ldq_0_valid)	// @[lsu.scala:209:16]
      ldq_0_bits_uop_br_mask <= ldq_0_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:209:16, util.scala:85:27, :89:21]
    else if (_GEN_684)	// @[lsu.scala:304:5, :305:44]
      ldq_0_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_611)	// @[lsu.scala:304:5, :306:44]
      ldq_0_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_490)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_0_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:209:16]
    if (_GEN_876) begin	// @[lsu.scala:304:5, :838:5, :840:45]
      if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
        ldq_0_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:209:16]
      else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_0_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:209:16, :465:79]
      else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_0_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:209:16, :478:79]
      else	// @[lsu.scala:536:61]
        ldq_0_bits_uop_pdst <= 7'h0;	// @[lsu.scala:209:16]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          ldq_0_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          ldq_0_bits_addr_bits <= _GEN_296;	// @[lsu.scala:209:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_0_bits_addr_bits <= _GEN_184;	// @[lsu.scala:209:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_0_bits_addr_bits <= _GEN_193;	// @[lsu.scala:209:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          ldq_0_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:209:16, :242:34]
        else	// @[lsu.scala:536:61]
          ldq_0_bits_addr_bits <= 40'h0;	// @[lsu.scala:209:16]
      end
      else	// @[lsu.scala:710:58]
        ldq_0_bits_addr_bits <= _GEN_297;	// @[lsu.scala:209:16, :770:30]
      ldq_0_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:209:16, :710:58]
      ldq_0_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[lsu.scala:209:16, :844:71]
    end
    else if (_GEN_684)	// @[lsu.scala:304:5, :305:44]
      ldq_0_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_611)	// @[lsu.scala:304:5, :306:44]
      ldq_0_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_490)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_0_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:209:16]
    if (_GEN_732)	// @[lsu.scala:209:16, :304:5, :306:44]
      ldq_0_bits_uop_ppred <= 5'h0;	// @[lsu.scala:209:16]
    ldq_0_bits_uop_ppred_busy <= ~_GEN_732 & ldq_0_bits_uop_ppred_busy;	// @[lsu.scala:209:16, :304:5, :306:44]
    ldq_0_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 5'h0 | (_GEN_684 ? io_core_dis_uops_2_bits_exception : _GEN_611 ? io_core_dis_uops_1_bits_exception : _GEN_490 ? io_core_dis_uops_0_bits_exception : ldq_0_bits_uop_exception);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :669:32, :673:32, :719:5, :725:7, :726:58]
    ldq_0_bits_addr_valid <= ~_T_2029 & _GEN_1935 & _GEN_1887 & (_GEN_1815 ? ~_GEN_1742 & _GEN_877 : ~_GEN_1814 & _GEN_877);	// @[lsu.scala:209:16, :304:5, :838:5, :840:45, :1426:5, :1429:7, :1430:32, :1431:32, :1457:5, :1459:31, :1464:38, :1465:38, :1598:22, :1599:3, :1636:30, :1637:30]
    ldq_0_bits_executed <= ~_T_2029 & _GEN_1935 & _GEN_1887 & _GEN_1839 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_433)) & ((_T_1561 ? (_GEN_1667 ? ~_GEN_1021 & _GEN_1643 : ~(_T_1575 & _GEN_1021) & _GEN_1643) : _GEN_1643) | ~_GEN_684 & (dis_ld_val_1 ? ~_GEN_564 & ldq_0_bits_executed : ~_GEN_490 & ldq_0_bits_executed));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46, :1176:{30,53}, :1286:5, :1289:7, :1293:7, :1295:62, :1457:5, :1459:31, :1598:22, :1599:3, :1636:30, :1638:30]
    ldq_0_bits_succeeded <= _GEN_1935 & _GEN_1887 & _GEN_1839 & (_GEN_1671 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 5'h0 ? _ldq_bits_succeeded_T : ~_GEN_684 & (dis_ld_val_1 ? ~_GEN_564 & ldq_0_bits_succeeded : ~_GEN_490 & ldq_0_bits_succeeded)) : _GEN_472);	// @[AMOALU.scala:11:17, lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44, :1286:5, :1308:5, :1310:7, :1326:{42,72}, :1346:5, :1350:5, :1457:5, :1459:31]
    ldq_0_bits_order_fail <= _GEN_1935 & _GEN_1887 & _GEN_1839 & (_T_260 ? _GEN_756 : _T_272 ? _T_276 | _GEN_756 : _GEN_1020 | _GEN_756);	// @[lsu.scala:209:16, :304:5, :313:44, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1110:34, :1118:37, :1120:34, :1123:34, :1124:36, :1286:5, :1457:5, :1459:31]
    ldq_0_bits_observed <= _T_260 | ~_GEN_684 & (dis_ld_val_1 ? ~_GEN_564 & ldq_0_bits_observed : ~_GEN_490 & ldq_0_bits_observed);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44, :1092:34, :1093:36, :1096:30]
    ldq_0_bits_forward_std_val <= _GEN_1935 & _GEN_1887 & _GEN_1839 & (~_T_1645 & _GEN_1670 | ~_GEN_684 & (dis_ld_val_1 ? ~_GEN_564 & ldq_0_bits_forward_std_val : ~_GEN_490 & ldq_0_bits_forward_std_val));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44, :1286:5, :1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35, :1457:5, :1459:31]
    if (_GEN_1671) begin	// @[lsu.scala:1308:5, :1346:5, :1350:5]
    end
    else	// @[lsu.scala:1308:5, :1346:5, :1350:5]
      ldq_0_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[lsu.scala:209:16, :1069:36]
    ldq_1_valid <= ~_T_2029 & _GEN_1936 & _GEN_1888 & (_GEN_1815 ? ~_GEN_1743 & _GEN_687 : ~_GEN_1816 & _GEN_687);	// @[lsu.scala:209:16, :304:5, :305:44, :1426:5, :1429:7, :1430:32, :1457:5, :1459:31, :1464:38, :1598:22, :1599:3, :1636:30]
    if (_GEN_686) begin	// @[lsu.scala:304:5, :305:44]
      ldq_1_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_rvc <= io_core_dis_uops_2_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_2_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_is_load <= io_core_dis_uops_2_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_is_sta <= io_core_dis_uops_2_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_is_std <= io_core_dis_uops_2_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_iw_p1_poisoned <= io_core_dis_uops_2_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_iw_p2_poisoned <= io_core_dis_uops_2_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_br <= io_core_dis_uops_2_bits_is_br;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_jalr <= io_core_dis_uops_2_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_jal <= io_core_dis_uops_2_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_sfb <= io_core_dis_uops_2_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_edge_inst <= io_core_dis_uops_2_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_taken <= io_core_dis_uops_2_bits_taken;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_prs1_busy <= io_core_dis_uops_2_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_prs2_busy <= io_core_dis_uops_2_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_prs3_busy <= io_core_dis_uops_2_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_bypassable <= io_core_dis_uops_2_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_mem_signed <= io_core_dis_uops_2_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_fence <= io_core_dis_uops_2_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_fencei <= io_core_dis_uops_2_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_amo <= io_core_dis_uops_2_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_uses_ldq <= io_core_dis_uops_2_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_uses_stq <= io_core_dis_uops_2_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_sys_pc2epc <= io_core_dis_uops_2_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_unique <= io_core_dis_uops_2_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_flush_on_commit <= io_core_dis_uops_2_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ldst_is_rs1 <= io_core_dis_uops_2_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ldst_val <= io_core_dis_uops_2_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_frs3_en <= io_core_dis_uops_2_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_fp_val <= io_core_dis_uops_2_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_fp_single <= io_core_dis_uops_2_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_xcpt_pf_if <= io_core_dis_uops_2_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_xcpt_ae_if <= io_core_dis_uops_2_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_xcpt_ma_if <= io_core_dis_uops_2_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_bp_debug_if <= io_core_dis_uops_2_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_bp_xcpt_if <= io_core_dis_uops_2_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_1_bits_st_dep_mask <= _GEN_683;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_1_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_1_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_1_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_1_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_1_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_612) begin	// @[lsu.scala:304:5, :306:44]
      ldq_1_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_1_bits_st_dep_mask <= _GEN_562;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_1_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_1_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_1_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_491) begin	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_1_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_1_bits_st_dep_mask <= _GEN_489;	// @[lsu.scala:209:16, :260:33]
      ldq_1_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_1_bits_st_dep_mask <= _GEN_488 & ldq_1_bits_st_dep_mask;	// @[lsu.scala:209:16, :260:33, :277:5, :278:31]
    if (ldq_1_valid)	// @[lsu.scala:209:16]
      ldq_1_bits_uop_br_mask <= ldq_1_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:209:16, util.scala:85:27, :89:21]
    else if (_GEN_686)	// @[lsu.scala:304:5, :305:44]
      ldq_1_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_612)	// @[lsu.scala:304:5, :306:44]
      ldq_1_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_491)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_1_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:209:16]
    if (_GEN_878) begin	// @[lsu.scala:304:5, :838:5, :840:45]
      if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
        ldq_1_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:209:16]
      else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_1_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:209:16, :465:79]
      else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_1_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:209:16, :478:79]
      else	// @[lsu.scala:536:61]
        ldq_1_bits_uop_pdst <= 7'h0;	// @[lsu.scala:209:16]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          ldq_1_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          ldq_1_bits_addr_bits <= _GEN_296;	// @[lsu.scala:209:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_1_bits_addr_bits <= _GEN_184;	// @[lsu.scala:209:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_1_bits_addr_bits <= _GEN_193;	// @[lsu.scala:209:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          ldq_1_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:209:16, :242:34]
        else	// @[lsu.scala:536:61]
          ldq_1_bits_addr_bits <= 40'h0;	// @[lsu.scala:209:16]
      end
      else	// @[lsu.scala:710:58]
        ldq_1_bits_addr_bits <= _GEN_297;	// @[lsu.scala:209:16, :770:30]
      ldq_1_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:209:16, :710:58]
      ldq_1_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[lsu.scala:209:16, :844:71]
    end
    else if (_GEN_686)	// @[lsu.scala:304:5, :305:44]
      ldq_1_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_612)	// @[lsu.scala:304:5, :306:44]
      ldq_1_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_491)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_1_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:209:16]
    if (_GEN_733)	// @[lsu.scala:209:16, :304:5, :306:44]
      ldq_1_bits_uop_ppred <= 5'h0;	// @[lsu.scala:209:16]
    ldq_1_bits_uop_ppred_busy <= ~_GEN_733 & ldq_1_bits_uop_ppred_busy;	// @[lsu.scala:209:16, :304:5, :306:44]
    ldq_1_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 5'h1 | (_GEN_686 ? io_core_dis_uops_2_bits_exception : _GEN_612 ? io_core_dis_uops_1_bits_exception : _GEN_491 ? io_core_dis_uops_0_bits_exception : ldq_1_bits_uop_exception);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :669:32, :673:32, :719:5, :725:7, :726:58]
    ldq_1_bits_addr_valid <= ~_T_2029 & _GEN_1936 & _GEN_1888 & (_GEN_1815 ? ~_GEN_1743 & _GEN_879 : ~_GEN_1816 & _GEN_879);	// @[lsu.scala:209:16, :304:5, :838:5, :840:45, :1426:5, :1429:7, :1430:32, :1431:32, :1457:5, :1459:31, :1464:38, :1465:38, :1598:22, :1599:3, :1636:30, :1637:30]
    ldq_1_bits_executed <= ~_T_2029 & _GEN_1936 & _GEN_1888 & _GEN_1840 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_434)) & ((_T_1561 ? (_GEN_1667 ? ~_GEN_1022 & _GEN_1644 : ~(_T_1575 & _GEN_1022) & _GEN_1644) : _GEN_1644) | ~_GEN_686 & (dis_ld_val_1 ? ~_GEN_566 & ldq_1_bits_executed : ~_GEN_491 & ldq_1_bits_executed));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46, :1176:{30,53}, :1286:5, :1289:7, :1293:7, :1295:62, :1457:5, :1459:31, :1598:22, :1599:3, :1636:30, :1638:30]
    ldq_1_bits_succeeded <= _GEN_1936 & _GEN_1888 & _GEN_1840 & (_GEN_1673 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 5'h1 ? _ldq_bits_succeeded_T : ~_GEN_686 & (dis_ld_val_1 ? ~_GEN_566 & ldq_1_bits_succeeded : ~_GEN_491 & ldq_1_bits_succeeded)) : _GEN_472);	// @[AMOALU.scala:11:17, lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44, :1286:5, :1308:5, :1310:7, :1326:{42,72}, :1346:5, :1350:5, :1457:5, :1459:31]
    ldq_1_bits_order_fail <= _GEN_1936 & _GEN_1888 & _GEN_1840 & (_T_296 ? _GEN_757 : _T_308 ? _T_312 | _GEN_757 : _GEN_1045 | _GEN_757);	// @[lsu.scala:209:16, :304:5, :313:44, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1110:34, :1118:37, :1120:34, :1123:34, :1124:36, :1286:5, :1457:5, :1459:31]
    ldq_1_bits_observed <= _T_296 | ~_GEN_686 & (dis_ld_val_1 ? ~_GEN_566 & ldq_1_bits_observed : ~_GEN_491 & ldq_1_bits_observed);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44, :1092:34, :1093:36, :1096:30]
    ldq_1_bits_forward_std_val <= _GEN_1936 & _GEN_1888 & _GEN_1840 & (~_T_1645 & _GEN_1672 | ~_GEN_686 & (dis_ld_val_1 ? ~_GEN_566 & ldq_1_bits_forward_std_val : ~_GEN_491 & ldq_1_bits_forward_std_val));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44, :1286:5, :1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35, :1457:5, :1459:31]
    if (_GEN_1673) begin	// @[lsu.scala:1308:5, :1346:5, :1350:5]
    end
    else	// @[lsu.scala:1308:5, :1346:5, :1350:5]
      ldq_1_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[lsu.scala:209:16, :1069:36]
    ldq_2_valid <= ~_T_2029 & _GEN_1937 & _GEN_1889 & (_GEN_1815 ? ~_GEN_1744 & _GEN_689 : ~_GEN_1817 & _GEN_689);	// @[lsu.scala:209:16, :304:5, :305:44, :1426:5, :1429:7, :1430:32, :1457:5, :1459:31, :1464:38, :1598:22, :1599:3, :1636:30]
    if (_GEN_688) begin	// @[lsu.scala:304:5, :305:44]
      ldq_2_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_rvc <= io_core_dis_uops_2_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_2_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_is_load <= io_core_dis_uops_2_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_is_sta <= io_core_dis_uops_2_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_is_std <= io_core_dis_uops_2_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_iw_p1_poisoned <= io_core_dis_uops_2_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_iw_p2_poisoned <= io_core_dis_uops_2_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_br <= io_core_dis_uops_2_bits_is_br;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_jalr <= io_core_dis_uops_2_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_jal <= io_core_dis_uops_2_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_sfb <= io_core_dis_uops_2_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_edge_inst <= io_core_dis_uops_2_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_taken <= io_core_dis_uops_2_bits_taken;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_prs1_busy <= io_core_dis_uops_2_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_prs2_busy <= io_core_dis_uops_2_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_prs3_busy <= io_core_dis_uops_2_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_bypassable <= io_core_dis_uops_2_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_mem_signed <= io_core_dis_uops_2_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_fence <= io_core_dis_uops_2_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_fencei <= io_core_dis_uops_2_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_amo <= io_core_dis_uops_2_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_uses_ldq <= io_core_dis_uops_2_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_uses_stq <= io_core_dis_uops_2_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_sys_pc2epc <= io_core_dis_uops_2_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_unique <= io_core_dis_uops_2_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_flush_on_commit <= io_core_dis_uops_2_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ldst_is_rs1 <= io_core_dis_uops_2_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ldst_val <= io_core_dis_uops_2_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_frs3_en <= io_core_dis_uops_2_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_fp_val <= io_core_dis_uops_2_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_fp_single <= io_core_dis_uops_2_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_xcpt_pf_if <= io_core_dis_uops_2_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_xcpt_ae_if <= io_core_dis_uops_2_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_xcpt_ma_if <= io_core_dis_uops_2_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_bp_debug_if <= io_core_dis_uops_2_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_bp_xcpt_if <= io_core_dis_uops_2_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_2_bits_st_dep_mask <= _GEN_683;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_2_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_2_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_2_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_2_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_2_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_613) begin	// @[lsu.scala:304:5, :306:44]
      ldq_2_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_2_bits_st_dep_mask <= _GEN_562;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_2_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_2_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_2_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_492) begin	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_2_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_2_bits_st_dep_mask <= _GEN_489;	// @[lsu.scala:209:16, :260:33]
      ldq_2_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_2_bits_st_dep_mask <= _GEN_488 & ldq_2_bits_st_dep_mask;	// @[lsu.scala:209:16, :260:33, :277:5, :278:31]
    if (ldq_2_valid)	// @[lsu.scala:209:16]
      ldq_2_bits_uop_br_mask <= ldq_2_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:209:16, util.scala:85:27, :89:21]
    else if (_GEN_688)	// @[lsu.scala:304:5, :305:44]
      ldq_2_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_613)	// @[lsu.scala:304:5, :306:44]
      ldq_2_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_492)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_2_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:209:16]
    if (_GEN_880) begin	// @[lsu.scala:304:5, :838:5, :840:45]
      if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
        ldq_2_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:209:16]
      else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_2_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:209:16, :465:79]
      else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_2_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:209:16, :478:79]
      else	// @[lsu.scala:536:61]
        ldq_2_bits_uop_pdst <= 7'h0;	// @[lsu.scala:209:16]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          ldq_2_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          ldq_2_bits_addr_bits <= _GEN_296;	// @[lsu.scala:209:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_2_bits_addr_bits <= _GEN_184;	// @[lsu.scala:209:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_2_bits_addr_bits <= _GEN_193;	// @[lsu.scala:209:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          ldq_2_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:209:16, :242:34]
        else	// @[lsu.scala:536:61]
          ldq_2_bits_addr_bits <= 40'h0;	// @[lsu.scala:209:16]
      end
      else	// @[lsu.scala:710:58]
        ldq_2_bits_addr_bits <= _GEN_297;	// @[lsu.scala:209:16, :770:30]
      ldq_2_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:209:16, :710:58]
      ldq_2_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[lsu.scala:209:16, :844:71]
    end
    else if (_GEN_688)	// @[lsu.scala:304:5, :305:44]
      ldq_2_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_613)	// @[lsu.scala:304:5, :306:44]
      ldq_2_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_492)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_2_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:209:16]
    if (_GEN_734)	// @[lsu.scala:209:16, :304:5, :306:44]
      ldq_2_bits_uop_ppred <= 5'h0;	// @[lsu.scala:209:16]
    ldq_2_bits_uop_ppred_busy <= ~_GEN_734 & ldq_2_bits_uop_ppred_busy;	// @[lsu.scala:209:16, :304:5, :306:44]
    ldq_2_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 5'h2 | (_GEN_688 ? io_core_dis_uops_2_bits_exception : _GEN_613 ? io_core_dis_uops_1_bits_exception : _GEN_492 ? io_core_dis_uops_0_bits_exception : ldq_2_bits_uop_exception);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :669:32, :673:32, :719:5, :725:7, :726:58]
    ldq_2_bits_addr_valid <= ~_T_2029 & _GEN_1937 & _GEN_1889 & (_GEN_1815 ? ~_GEN_1744 & _GEN_881 : ~_GEN_1817 & _GEN_881);	// @[lsu.scala:209:16, :304:5, :838:5, :840:45, :1426:5, :1429:7, :1430:32, :1431:32, :1457:5, :1459:31, :1464:38, :1465:38, :1598:22, :1599:3, :1636:30, :1637:30]
    ldq_2_bits_executed <= ~_T_2029 & _GEN_1937 & _GEN_1889 & _GEN_1841 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_435)) & ((_T_1561 ? (_GEN_1667 ? ~_GEN_1023 & _GEN_1645 : ~(_T_1575 & _GEN_1023) & _GEN_1645) : _GEN_1645) | ~_GEN_688 & (dis_ld_val_1 ? ~_GEN_568 & ldq_2_bits_executed : ~_GEN_492 & ldq_2_bits_executed));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46, :1176:{30,53}, :1286:5, :1289:7, :1293:7, :1295:62, :1457:5, :1459:31, :1598:22, :1599:3, :1636:30, :1638:30]
    ldq_2_bits_succeeded <= _GEN_1937 & _GEN_1889 & _GEN_1841 & (_GEN_1675 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 5'h2 ? _ldq_bits_succeeded_T : ~_GEN_688 & (dis_ld_val_1 ? ~_GEN_568 & ldq_2_bits_succeeded : ~_GEN_492 & ldq_2_bits_succeeded)) : _GEN_472);	// @[AMOALU.scala:11:17, lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44, :1286:5, :1308:5, :1310:7, :1326:{42,72}, :1346:5, :1350:5, :1457:5, :1459:31]
    ldq_2_bits_order_fail <= _GEN_1937 & _GEN_1889 & _GEN_1841 & (_T_332 ? _GEN_758 : _T_344 ? _T_348 | _GEN_758 : _GEN_1046 | _GEN_758);	// @[lsu.scala:209:16, :304:5, :313:44, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1110:34, :1118:37, :1120:34, :1123:34, :1124:36, :1286:5, :1457:5, :1459:31]
    ldq_2_bits_observed <= _T_332 | ~_GEN_688 & (dis_ld_val_1 ? ~_GEN_568 & ldq_2_bits_observed : ~_GEN_492 & ldq_2_bits_observed);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44, :1092:34, :1093:36, :1096:30]
    ldq_2_bits_forward_std_val <= _GEN_1937 & _GEN_1889 & _GEN_1841 & (~_T_1645 & _GEN_1674 | ~_GEN_688 & (dis_ld_val_1 ? ~_GEN_568 & ldq_2_bits_forward_std_val : ~_GEN_492 & ldq_2_bits_forward_std_val));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44, :1286:5, :1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35, :1457:5, :1459:31]
    if (_GEN_1675) begin	// @[lsu.scala:1308:5, :1346:5, :1350:5]
    end
    else	// @[lsu.scala:1308:5, :1346:5, :1350:5]
      ldq_2_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[lsu.scala:209:16, :1069:36]
    ldq_3_valid <= ~_T_2029 & _GEN_1938 & _GEN_1890 & (_GEN_1815 ? ~_GEN_1745 & _GEN_691 : ~_GEN_1818 & _GEN_691);	// @[lsu.scala:209:16, :304:5, :305:44, :1426:5, :1429:7, :1430:32, :1457:5, :1459:31, :1464:38, :1598:22, :1599:3, :1636:30]
    if (_GEN_690) begin	// @[lsu.scala:304:5, :305:44]
      ldq_3_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_rvc <= io_core_dis_uops_2_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_2_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_is_load <= io_core_dis_uops_2_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_is_sta <= io_core_dis_uops_2_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_is_std <= io_core_dis_uops_2_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_iw_p1_poisoned <= io_core_dis_uops_2_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_iw_p2_poisoned <= io_core_dis_uops_2_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_br <= io_core_dis_uops_2_bits_is_br;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_jalr <= io_core_dis_uops_2_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_jal <= io_core_dis_uops_2_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_sfb <= io_core_dis_uops_2_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_edge_inst <= io_core_dis_uops_2_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_taken <= io_core_dis_uops_2_bits_taken;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_prs1_busy <= io_core_dis_uops_2_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_prs2_busy <= io_core_dis_uops_2_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_prs3_busy <= io_core_dis_uops_2_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_bypassable <= io_core_dis_uops_2_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_mem_signed <= io_core_dis_uops_2_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_fence <= io_core_dis_uops_2_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_fencei <= io_core_dis_uops_2_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_amo <= io_core_dis_uops_2_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_uses_ldq <= io_core_dis_uops_2_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_uses_stq <= io_core_dis_uops_2_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_sys_pc2epc <= io_core_dis_uops_2_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_unique <= io_core_dis_uops_2_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_flush_on_commit <= io_core_dis_uops_2_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ldst_is_rs1 <= io_core_dis_uops_2_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ldst_val <= io_core_dis_uops_2_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_frs3_en <= io_core_dis_uops_2_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_fp_val <= io_core_dis_uops_2_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_fp_single <= io_core_dis_uops_2_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_xcpt_pf_if <= io_core_dis_uops_2_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_xcpt_ae_if <= io_core_dis_uops_2_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_xcpt_ma_if <= io_core_dis_uops_2_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_bp_debug_if <= io_core_dis_uops_2_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_bp_xcpt_if <= io_core_dis_uops_2_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_3_bits_st_dep_mask <= _GEN_683;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_3_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_3_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_3_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_3_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_3_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_614) begin	// @[lsu.scala:304:5, :306:44]
      ldq_3_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_3_bits_st_dep_mask <= _GEN_562;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_3_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_3_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_3_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_493) begin	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_3_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_3_bits_st_dep_mask <= _GEN_489;	// @[lsu.scala:209:16, :260:33]
      ldq_3_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_3_bits_st_dep_mask <= _GEN_488 & ldq_3_bits_st_dep_mask;	// @[lsu.scala:209:16, :260:33, :277:5, :278:31]
    if (ldq_3_valid)	// @[lsu.scala:209:16]
      ldq_3_bits_uop_br_mask <= ldq_3_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:209:16, util.scala:85:27, :89:21]
    else if (_GEN_690)	// @[lsu.scala:304:5, :305:44]
      ldq_3_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_614)	// @[lsu.scala:304:5, :306:44]
      ldq_3_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_493)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_3_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:209:16]
    if (_GEN_882) begin	// @[lsu.scala:304:5, :838:5, :840:45]
      if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
        ldq_3_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:209:16]
      else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_3_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:209:16, :465:79]
      else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_3_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:209:16, :478:79]
      else	// @[lsu.scala:536:61]
        ldq_3_bits_uop_pdst <= 7'h0;	// @[lsu.scala:209:16]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          ldq_3_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          ldq_3_bits_addr_bits <= _GEN_296;	// @[lsu.scala:209:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_3_bits_addr_bits <= _GEN_184;	// @[lsu.scala:209:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_3_bits_addr_bits <= _GEN_193;	// @[lsu.scala:209:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          ldq_3_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:209:16, :242:34]
        else	// @[lsu.scala:536:61]
          ldq_3_bits_addr_bits <= 40'h0;	// @[lsu.scala:209:16]
      end
      else	// @[lsu.scala:710:58]
        ldq_3_bits_addr_bits <= _GEN_297;	// @[lsu.scala:209:16, :770:30]
      ldq_3_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:209:16, :710:58]
      ldq_3_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[lsu.scala:209:16, :844:71]
    end
    else if (_GEN_690)	// @[lsu.scala:304:5, :305:44]
      ldq_3_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_614)	// @[lsu.scala:304:5, :306:44]
      ldq_3_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_493)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_3_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:209:16]
    if (_GEN_735)	// @[lsu.scala:209:16, :304:5, :306:44]
      ldq_3_bits_uop_ppred <= 5'h0;	// @[lsu.scala:209:16]
    ldq_3_bits_uop_ppred_busy <= ~_GEN_735 & ldq_3_bits_uop_ppred_busy;	// @[lsu.scala:209:16, :304:5, :306:44]
    ldq_3_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 5'h3 | (_GEN_690 ? io_core_dis_uops_2_bits_exception : _GEN_614 ? io_core_dis_uops_1_bits_exception : _GEN_493 ? io_core_dis_uops_0_bits_exception : ldq_3_bits_uop_exception);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :669:32, :673:32, :719:5, :725:7, :726:58]
    ldq_3_bits_addr_valid <= ~_T_2029 & _GEN_1938 & _GEN_1890 & (_GEN_1815 ? ~_GEN_1745 & _GEN_883 : ~_GEN_1818 & _GEN_883);	// @[lsu.scala:209:16, :304:5, :838:5, :840:45, :1426:5, :1429:7, :1430:32, :1431:32, :1457:5, :1459:31, :1464:38, :1465:38, :1598:22, :1599:3, :1636:30, :1637:30]
    ldq_3_bits_executed <= ~_T_2029 & _GEN_1938 & _GEN_1890 & _GEN_1842 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_436)) & ((_T_1561 ? (_GEN_1667 ? ~_GEN_1024 & _GEN_1646 : ~(_T_1575 & _GEN_1024) & _GEN_1646) : _GEN_1646) | ~_GEN_690 & (dis_ld_val_1 ? ~_GEN_570 & ldq_3_bits_executed : ~_GEN_493 & ldq_3_bits_executed));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46, :1176:{30,53}, :1286:5, :1289:7, :1293:7, :1295:62, :1457:5, :1459:31, :1598:22, :1599:3, :1636:30, :1638:30]
    ldq_3_bits_succeeded <= _GEN_1938 & _GEN_1890 & _GEN_1842 & (_GEN_1677 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 5'h3 ? _ldq_bits_succeeded_T : ~_GEN_690 & (dis_ld_val_1 ? ~_GEN_570 & ldq_3_bits_succeeded : ~_GEN_493 & ldq_3_bits_succeeded)) : _GEN_472);	// @[AMOALU.scala:11:17, lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44, :1286:5, :1308:5, :1310:7, :1326:{42,72}, :1346:5, :1350:5, :1457:5, :1459:31]
    ldq_3_bits_order_fail <= _GEN_1938 & _GEN_1890 & _GEN_1842 & (_T_368 ? _GEN_759 : _T_380 ? _T_384 | _GEN_759 : _GEN_1047 | _GEN_759);	// @[lsu.scala:209:16, :304:5, :313:44, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1110:34, :1118:37, :1120:34, :1123:34, :1124:36, :1286:5, :1457:5, :1459:31]
    ldq_3_bits_observed <= _T_368 | ~_GEN_690 & (dis_ld_val_1 ? ~_GEN_570 & ldq_3_bits_observed : ~_GEN_493 & ldq_3_bits_observed);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44, :1092:34, :1093:36, :1096:30]
    ldq_3_bits_forward_std_val <= _GEN_1938 & _GEN_1890 & _GEN_1842 & (~_T_1645 & _GEN_1676 | ~_GEN_690 & (dis_ld_val_1 ? ~_GEN_570 & ldq_3_bits_forward_std_val : ~_GEN_493 & ldq_3_bits_forward_std_val));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44, :1286:5, :1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35, :1457:5, :1459:31]
    if (_GEN_1677) begin	// @[lsu.scala:1308:5, :1346:5, :1350:5]
    end
    else	// @[lsu.scala:1308:5, :1346:5, :1350:5]
      ldq_3_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[lsu.scala:209:16, :1069:36]
    ldq_4_valid <= ~_T_2029 & _GEN_1939 & _GEN_1891 & (_GEN_1815 ? ~_GEN_1746 & _GEN_693 : ~_GEN_1819 & _GEN_693);	// @[lsu.scala:209:16, :304:5, :305:44, :1426:5, :1429:7, :1430:32, :1457:5, :1459:31, :1464:38, :1598:22, :1599:3, :1636:30]
    if (_GEN_692) begin	// @[lsu.scala:304:5, :305:44]
      ldq_4_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_rvc <= io_core_dis_uops_2_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_2_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_is_load <= io_core_dis_uops_2_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_is_sta <= io_core_dis_uops_2_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_is_std <= io_core_dis_uops_2_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_iw_p1_poisoned <= io_core_dis_uops_2_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_iw_p2_poisoned <= io_core_dis_uops_2_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_br <= io_core_dis_uops_2_bits_is_br;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_jalr <= io_core_dis_uops_2_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_jal <= io_core_dis_uops_2_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_sfb <= io_core_dis_uops_2_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_edge_inst <= io_core_dis_uops_2_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_taken <= io_core_dis_uops_2_bits_taken;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_prs1_busy <= io_core_dis_uops_2_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_prs2_busy <= io_core_dis_uops_2_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_prs3_busy <= io_core_dis_uops_2_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_bypassable <= io_core_dis_uops_2_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_mem_signed <= io_core_dis_uops_2_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_fence <= io_core_dis_uops_2_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_fencei <= io_core_dis_uops_2_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_amo <= io_core_dis_uops_2_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_uses_ldq <= io_core_dis_uops_2_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_uses_stq <= io_core_dis_uops_2_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_sys_pc2epc <= io_core_dis_uops_2_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_unique <= io_core_dis_uops_2_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_flush_on_commit <= io_core_dis_uops_2_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ldst_is_rs1 <= io_core_dis_uops_2_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ldst_val <= io_core_dis_uops_2_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_frs3_en <= io_core_dis_uops_2_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_fp_val <= io_core_dis_uops_2_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_fp_single <= io_core_dis_uops_2_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_xcpt_pf_if <= io_core_dis_uops_2_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_xcpt_ae_if <= io_core_dis_uops_2_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_xcpt_ma_if <= io_core_dis_uops_2_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_bp_debug_if <= io_core_dis_uops_2_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_bp_xcpt_if <= io_core_dis_uops_2_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_4_bits_st_dep_mask <= _GEN_683;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_4_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_4_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_4_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_4_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_4_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_615) begin	// @[lsu.scala:304:5, :306:44]
      ldq_4_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_4_bits_st_dep_mask <= _GEN_562;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_4_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_4_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_4_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_494) begin	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_4_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_4_bits_st_dep_mask <= _GEN_489;	// @[lsu.scala:209:16, :260:33]
      ldq_4_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_4_bits_st_dep_mask <= _GEN_488 & ldq_4_bits_st_dep_mask;	// @[lsu.scala:209:16, :260:33, :277:5, :278:31]
    if (ldq_4_valid)	// @[lsu.scala:209:16]
      ldq_4_bits_uop_br_mask <= ldq_4_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:209:16, util.scala:85:27, :89:21]
    else if (_GEN_692)	// @[lsu.scala:304:5, :305:44]
      ldq_4_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_615)	// @[lsu.scala:304:5, :306:44]
      ldq_4_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_494)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_4_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:209:16]
    if (_GEN_884) begin	// @[lsu.scala:304:5, :838:5, :840:45]
      if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
        ldq_4_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:209:16]
      else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_4_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:209:16, :465:79]
      else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_4_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:209:16, :478:79]
      else	// @[lsu.scala:536:61]
        ldq_4_bits_uop_pdst <= 7'h0;	// @[lsu.scala:209:16]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          ldq_4_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          ldq_4_bits_addr_bits <= _GEN_296;	// @[lsu.scala:209:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_4_bits_addr_bits <= _GEN_184;	// @[lsu.scala:209:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_4_bits_addr_bits <= _GEN_193;	// @[lsu.scala:209:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          ldq_4_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:209:16, :242:34]
        else	// @[lsu.scala:536:61]
          ldq_4_bits_addr_bits <= 40'h0;	// @[lsu.scala:209:16]
      end
      else	// @[lsu.scala:710:58]
        ldq_4_bits_addr_bits <= _GEN_297;	// @[lsu.scala:209:16, :770:30]
      ldq_4_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:209:16, :710:58]
      ldq_4_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[lsu.scala:209:16, :844:71]
    end
    else if (_GEN_692)	// @[lsu.scala:304:5, :305:44]
      ldq_4_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_615)	// @[lsu.scala:304:5, :306:44]
      ldq_4_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_494)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_4_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:209:16]
    if (_GEN_736)	// @[lsu.scala:209:16, :304:5, :306:44]
      ldq_4_bits_uop_ppred <= 5'h0;	// @[lsu.scala:209:16]
    ldq_4_bits_uop_ppred_busy <= ~_GEN_736 & ldq_4_bits_uop_ppred_busy;	// @[lsu.scala:209:16, :304:5, :306:44]
    ldq_4_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 5'h4 | (_GEN_692 ? io_core_dis_uops_2_bits_exception : _GEN_615 ? io_core_dis_uops_1_bits_exception : _GEN_494 ? io_core_dis_uops_0_bits_exception : ldq_4_bits_uop_exception);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :669:32, :673:32, :719:5, :725:7, :726:58]
    ldq_4_bits_addr_valid <= ~_T_2029 & _GEN_1939 & _GEN_1891 & (_GEN_1815 ? ~_GEN_1746 & _GEN_885 : ~_GEN_1819 & _GEN_885);	// @[lsu.scala:209:16, :304:5, :838:5, :840:45, :1426:5, :1429:7, :1430:32, :1431:32, :1457:5, :1459:31, :1464:38, :1465:38, :1598:22, :1599:3, :1636:30, :1637:30]
    ldq_4_bits_executed <= ~_T_2029 & _GEN_1939 & _GEN_1891 & _GEN_1843 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_437)) & ((_T_1561 ? (_GEN_1667 ? ~_GEN_1025 & _GEN_1647 : ~(_T_1575 & _GEN_1025) & _GEN_1647) : _GEN_1647) | ~_GEN_692 & (dis_ld_val_1 ? ~_GEN_572 & ldq_4_bits_executed : ~_GEN_494 & ldq_4_bits_executed));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46, :1176:{30,53}, :1286:5, :1289:7, :1293:7, :1295:62, :1457:5, :1459:31, :1598:22, :1599:3, :1636:30, :1638:30]
    ldq_4_bits_succeeded <= _GEN_1939 & _GEN_1891 & _GEN_1843 & (_GEN_1679 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 5'h4 ? _ldq_bits_succeeded_T : ~_GEN_692 & (dis_ld_val_1 ? ~_GEN_572 & ldq_4_bits_succeeded : ~_GEN_494 & ldq_4_bits_succeeded)) : _GEN_472);	// @[AMOALU.scala:11:17, lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44, :1286:5, :1308:5, :1310:7, :1326:{42,72}, :1346:5, :1350:5, :1457:5, :1459:31]
    ldq_4_bits_order_fail <= _GEN_1939 & _GEN_1891 & _GEN_1843 & (_T_404 ? _GEN_760 : _T_416 ? _T_420 | _GEN_760 : _GEN_1048 | _GEN_760);	// @[lsu.scala:209:16, :304:5, :313:44, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1110:34, :1118:37, :1120:34, :1123:34, :1124:36, :1286:5, :1457:5, :1459:31]
    ldq_4_bits_observed <= _T_404 | ~_GEN_692 & (dis_ld_val_1 ? ~_GEN_572 & ldq_4_bits_observed : ~_GEN_494 & ldq_4_bits_observed);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44, :1092:34, :1093:36, :1096:30]
    ldq_4_bits_forward_std_val <= _GEN_1939 & _GEN_1891 & _GEN_1843 & (~_T_1645 & _GEN_1678 | ~_GEN_692 & (dis_ld_val_1 ? ~_GEN_572 & ldq_4_bits_forward_std_val : ~_GEN_494 & ldq_4_bits_forward_std_val));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44, :1286:5, :1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35, :1457:5, :1459:31]
    if (_GEN_1679) begin	// @[lsu.scala:1308:5, :1346:5, :1350:5]
    end
    else	// @[lsu.scala:1308:5, :1346:5, :1350:5]
      ldq_4_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[lsu.scala:209:16, :1069:36]
    ldq_5_valid <= ~_T_2029 & _GEN_1940 & _GEN_1892 & (_GEN_1815 ? ~_GEN_1747 & _GEN_695 : ~_GEN_1820 & _GEN_695);	// @[lsu.scala:209:16, :304:5, :305:44, :1426:5, :1429:7, :1430:32, :1457:5, :1459:31, :1464:38, :1598:22, :1599:3, :1636:30]
    if (_GEN_694) begin	// @[lsu.scala:304:5, :305:44]
      ldq_5_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_rvc <= io_core_dis_uops_2_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_2_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_is_load <= io_core_dis_uops_2_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_is_sta <= io_core_dis_uops_2_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_is_std <= io_core_dis_uops_2_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_iw_p1_poisoned <= io_core_dis_uops_2_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_iw_p2_poisoned <= io_core_dis_uops_2_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_br <= io_core_dis_uops_2_bits_is_br;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_jalr <= io_core_dis_uops_2_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_jal <= io_core_dis_uops_2_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_sfb <= io_core_dis_uops_2_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_edge_inst <= io_core_dis_uops_2_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_taken <= io_core_dis_uops_2_bits_taken;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_prs1_busy <= io_core_dis_uops_2_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_prs2_busy <= io_core_dis_uops_2_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_prs3_busy <= io_core_dis_uops_2_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_bypassable <= io_core_dis_uops_2_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_mem_signed <= io_core_dis_uops_2_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_fence <= io_core_dis_uops_2_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_fencei <= io_core_dis_uops_2_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_amo <= io_core_dis_uops_2_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_uses_ldq <= io_core_dis_uops_2_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_uses_stq <= io_core_dis_uops_2_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_sys_pc2epc <= io_core_dis_uops_2_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_unique <= io_core_dis_uops_2_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_flush_on_commit <= io_core_dis_uops_2_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ldst_is_rs1 <= io_core_dis_uops_2_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ldst_val <= io_core_dis_uops_2_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_frs3_en <= io_core_dis_uops_2_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_fp_val <= io_core_dis_uops_2_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_fp_single <= io_core_dis_uops_2_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_xcpt_pf_if <= io_core_dis_uops_2_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_xcpt_ae_if <= io_core_dis_uops_2_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_xcpt_ma_if <= io_core_dis_uops_2_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_bp_debug_if <= io_core_dis_uops_2_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_bp_xcpt_if <= io_core_dis_uops_2_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_5_bits_st_dep_mask <= _GEN_683;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_5_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_5_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_5_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_5_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_5_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_616) begin	// @[lsu.scala:304:5, :306:44]
      ldq_5_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_5_bits_st_dep_mask <= _GEN_562;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_5_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_5_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_5_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_495) begin	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_5_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_5_bits_st_dep_mask <= _GEN_489;	// @[lsu.scala:209:16, :260:33]
      ldq_5_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_5_bits_st_dep_mask <= _GEN_488 & ldq_5_bits_st_dep_mask;	// @[lsu.scala:209:16, :260:33, :277:5, :278:31]
    if (ldq_5_valid)	// @[lsu.scala:209:16]
      ldq_5_bits_uop_br_mask <= ldq_5_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:209:16, util.scala:85:27, :89:21]
    else if (_GEN_694)	// @[lsu.scala:304:5, :305:44]
      ldq_5_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_616)	// @[lsu.scala:304:5, :306:44]
      ldq_5_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_495)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_5_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:209:16]
    if (_GEN_886) begin	// @[lsu.scala:304:5, :838:5, :840:45]
      if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
        ldq_5_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:209:16]
      else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_5_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:209:16, :465:79]
      else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_5_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:209:16, :478:79]
      else	// @[lsu.scala:536:61]
        ldq_5_bits_uop_pdst <= 7'h0;	// @[lsu.scala:209:16]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          ldq_5_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          ldq_5_bits_addr_bits <= _GEN_296;	// @[lsu.scala:209:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_5_bits_addr_bits <= _GEN_184;	// @[lsu.scala:209:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_5_bits_addr_bits <= _GEN_193;	// @[lsu.scala:209:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          ldq_5_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:209:16, :242:34]
        else	// @[lsu.scala:536:61]
          ldq_5_bits_addr_bits <= 40'h0;	// @[lsu.scala:209:16]
      end
      else	// @[lsu.scala:710:58]
        ldq_5_bits_addr_bits <= _GEN_297;	// @[lsu.scala:209:16, :770:30]
      ldq_5_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:209:16, :710:58]
      ldq_5_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[lsu.scala:209:16, :844:71]
    end
    else if (_GEN_694)	// @[lsu.scala:304:5, :305:44]
      ldq_5_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_616)	// @[lsu.scala:304:5, :306:44]
      ldq_5_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_495)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_5_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:209:16]
    if (_GEN_737)	// @[lsu.scala:209:16, :304:5, :306:44]
      ldq_5_bits_uop_ppred <= 5'h0;	// @[lsu.scala:209:16]
    ldq_5_bits_uop_ppred_busy <= ~_GEN_737 & ldq_5_bits_uop_ppred_busy;	// @[lsu.scala:209:16, :304:5, :306:44]
    ldq_5_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 5'h5 | (_GEN_694 ? io_core_dis_uops_2_bits_exception : _GEN_616 ? io_core_dis_uops_1_bits_exception : _GEN_495 ? io_core_dis_uops_0_bits_exception : ldq_5_bits_uop_exception);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :669:32, :673:32, :719:5, :725:7, :726:58]
    ldq_5_bits_addr_valid <= ~_T_2029 & _GEN_1940 & _GEN_1892 & (_GEN_1815 ? ~_GEN_1747 & _GEN_887 : ~_GEN_1820 & _GEN_887);	// @[lsu.scala:209:16, :304:5, :838:5, :840:45, :1426:5, :1429:7, :1430:32, :1431:32, :1457:5, :1459:31, :1464:38, :1465:38, :1598:22, :1599:3, :1636:30, :1637:30]
    ldq_5_bits_executed <= ~_T_2029 & _GEN_1940 & _GEN_1892 & _GEN_1844 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_438)) & ((_T_1561 ? (_GEN_1667 ? ~_GEN_1026 & _GEN_1648 : ~(_T_1575 & _GEN_1026) & _GEN_1648) : _GEN_1648) | ~_GEN_694 & (dis_ld_val_1 ? ~_GEN_574 & ldq_5_bits_executed : ~_GEN_495 & ldq_5_bits_executed));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46, :1176:{30,53}, :1286:5, :1289:7, :1293:7, :1295:62, :1457:5, :1459:31, :1598:22, :1599:3, :1636:30, :1638:30]
    ldq_5_bits_succeeded <= _GEN_1940 & _GEN_1892 & _GEN_1844 & (_GEN_1681 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 5'h5 ? _ldq_bits_succeeded_T : ~_GEN_694 & (dis_ld_val_1 ? ~_GEN_574 & ldq_5_bits_succeeded : ~_GEN_495 & ldq_5_bits_succeeded)) : _GEN_472);	// @[AMOALU.scala:11:17, lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44, :1286:5, :1308:5, :1310:7, :1326:{42,72}, :1346:5, :1350:5, :1457:5, :1459:31]
    ldq_5_bits_order_fail <= _GEN_1940 & _GEN_1892 & _GEN_1844 & (_T_440 ? _GEN_761 : _T_452 ? _T_456 | _GEN_761 : _GEN_1049 | _GEN_761);	// @[lsu.scala:209:16, :304:5, :313:44, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1110:34, :1118:37, :1120:34, :1123:34, :1124:36, :1286:5, :1457:5, :1459:31]
    ldq_5_bits_observed <= _T_440 | ~_GEN_694 & (dis_ld_val_1 ? ~_GEN_574 & ldq_5_bits_observed : ~_GEN_495 & ldq_5_bits_observed);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44, :1092:34, :1093:36, :1096:30]
    ldq_5_bits_forward_std_val <= _GEN_1940 & _GEN_1892 & _GEN_1844 & (~_T_1645 & _GEN_1680 | ~_GEN_694 & (dis_ld_val_1 ? ~_GEN_574 & ldq_5_bits_forward_std_val : ~_GEN_495 & ldq_5_bits_forward_std_val));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44, :1286:5, :1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35, :1457:5, :1459:31]
    if (_GEN_1681) begin	// @[lsu.scala:1308:5, :1346:5, :1350:5]
    end
    else	// @[lsu.scala:1308:5, :1346:5, :1350:5]
      ldq_5_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[lsu.scala:209:16, :1069:36]
    ldq_6_valid <= ~_T_2029 & _GEN_1941 & _GEN_1893 & (_GEN_1815 ? ~_GEN_1748 & _GEN_697 : ~_GEN_1821 & _GEN_697);	// @[lsu.scala:209:16, :304:5, :305:44, :1426:5, :1429:7, :1430:32, :1457:5, :1459:31, :1464:38, :1598:22, :1599:3, :1636:30]
    if (_GEN_696) begin	// @[lsu.scala:304:5, :305:44]
      ldq_6_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_rvc <= io_core_dis_uops_2_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_2_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_is_load <= io_core_dis_uops_2_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_is_sta <= io_core_dis_uops_2_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_is_std <= io_core_dis_uops_2_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_iw_p1_poisoned <= io_core_dis_uops_2_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_iw_p2_poisoned <= io_core_dis_uops_2_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_br <= io_core_dis_uops_2_bits_is_br;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_jalr <= io_core_dis_uops_2_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_jal <= io_core_dis_uops_2_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_sfb <= io_core_dis_uops_2_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_edge_inst <= io_core_dis_uops_2_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_taken <= io_core_dis_uops_2_bits_taken;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_prs1_busy <= io_core_dis_uops_2_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_prs2_busy <= io_core_dis_uops_2_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_prs3_busy <= io_core_dis_uops_2_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_bypassable <= io_core_dis_uops_2_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_mem_signed <= io_core_dis_uops_2_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_fence <= io_core_dis_uops_2_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_fencei <= io_core_dis_uops_2_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_amo <= io_core_dis_uops_2_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_uses_ldq <= io_core_dis_uops_2_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_uses_stq <= io_core_dis_uops_2_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_sys_pc2epc <= io_core_dis_uops_2_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_unique <= io_core_dis_uops_2_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_flush_on_commit <= io_core_dis_uops_2_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ldst_is_rs1 <= io_core_dis_uops_2_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ldst_val <= io_core_dis_uops_2_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_frs3_en <= io_core_dis_uops_2_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_fp_val <= io_core_dis_uops_2_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_fp_single <= io_core_dis_uops_2_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_xcpt_pf_if <= io_core_dis_uops_2_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_xcpt_ae_if <= io_core_dis_uops_2_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_xcpt_ma_if <= io_core_dis_uops_2_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_bp_debug_if <= io_core_dis_uops_2_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_bp_xcpt_if <= io_core_dis_uops_2_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_6_bits_st_dep_mask <= _GEN_683;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_6_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_6_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_6_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_6_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_6_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_617) begin	// @[lsu.scala:304:5, :306:44]
      ldq_6_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_6_bits_st_dep_mask <= _GEN_562;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_6_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_6_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_6_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_496) begin	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_6_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_6_bits_st_dep_mask <= _GEN_489;	// @[lsu.scala:209:16, :260:33]
      ldq_6_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_6_bits_st_dep_mask <= _GEN_488 & ldq_6_bits_st_dep_mask;	// @[lsu.scala:209:16, :260:33, :277:5, :278:31]
    if (ldq_6_valid)	// @[lsu.scala:209:16]
      ldq_6_bits_uop_br_mask <= ldq_6_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:209:16, util.scala:85:27, :89:21]
    else if (_GEN_696)	// @[lsu.scala:304:5, :305:44]
      ldq_6_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_617)	// @[lsu.scala:304:5, :306:44]
      ldq_6_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_496)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_6_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:209:16]
    if (_GEN_888) begin	// @[lsu.scala:304:5, :838:5, :840:45]
      if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
        ldq_6_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:209:16]
      else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_6_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:209:16, :465:79]
      else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_6_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:209:16, :478:79]
      else	// @[lsu.scala:536:61]
        ldq_6_bits_uop_pdst <= 7'h0;	// @[lsu.scala:209:16]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          ldq_6_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          ldq_6_bits_addr_bits <= _GEN_296;	// @[lsu.scala:209:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_6_bits_addr_bits <= _GEN_184;	// @[lsu.scala:209:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_6_bits_addr_bits <= _GEN_193;	// @[lsu.scala:209:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          ldq_6_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:209:16, :242:34]
        else	// @[lsu.scala:536:61]
          ldq_6_bits_addr_bits <= 40'h0;	// @[lsu.scala:209:16]
      end
      else	// @[lsu.scala:710:58]
        ldq_6_bits_addr_bits <= _GEN_297;	// @[lsu.scala:209:16, :770:30]
      ldq_6_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:209:16, :710:58]
      ldq_6_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[lsu.scala:209:16, :844:71]
    end
    else if (_GEN_696)	// @[lsu.scala:304:5, :305:44]
      ldq_6_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_617)	// @[lsu.scala:304:5, :306:44]
      ldq_6_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_496)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_6_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:209:16]
    if (_GEN_738)	// @[lsu.scala:209:16, :304:5, :306:44]
      ldq_6_bits_uop_ppred <= 5'h0;	// @[lsu.scala:209:16]
    ldq_6_bits_uop_ppred_busy <= ~_GEN_738 & ldq_6_bits_uop_ppred_busy;	// @[lsu.scala:209:16, :304:5, :306:44]
    ldq_6_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 5'h6 | (_GEN_696 ? io_core_dis_uops_2_bits_exception : _GEN_617 ? io_core_dis_uops_1_bits_exception : _GEN_496 ? io_core_dis_uops_0_bits_exception : ldq_6_bits_uop_exception);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :669:32, :673:32, :719:5, :725:7, :726:58]
    ldq_6_bits_addr_valid <= ~_T_2029 & _GEN_1941 & _GEN_1893 & (_GEN_1815 ? ~_GEN_1748 & _GEN_889 : ~_GEN_1821 & _GEN_889);	// @[lsu.scala:209:16, :304:5, :838:5, :840:45, :1426:5, :1429:7, :1430:32, :1431:32, :1457:5, :1459:31, :1464:38, :1465:38, :1598:22, :1599:3, :1636:30, :1637:30]
    ldq_6_bits_executed <= ~_T_2029 & _GEN_1941 & _GEN_1893 & _GEN_1845 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_439)) & ((_T_1561 ? (_GEN_1667 ? ~_GEN_1027 & _GEN_1649 : ~(_T_1575 & _GEN_1027) & _GEN_1649) : _GEN_1649) | ~_GEN_696 & (dis_ld_val_1 ? ~_GEN_576 & ldq_6_bits_executed : ~_GEN_496 & ldq_6_bits_executed));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46, :1176:{30,53}, :1286:5, :1289:7, :1293:7, :1295:62, :1457:5, :1459:31, :1598:22, :1599:3, :1636:30, :1638:30]
    ldq_6_bits_succeeded <= _GEN_1941 & _GEN_1893 & _GEN_1845 & (_GEN_1683 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 5'h6 ? _ldq_bits_succeeded_T : ~_GEN_696 & (dis_ld_val_1 ? ~_GEN_576 & ldq_6_bits_succeeded : ~_GEN_496 & ldq_6_bits_succeeded)) : _GEN_472);	// @[AMOALU.scala:11:17, lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44, :1286:5, :1308:5, :1310:7, :1326:{42,72}, :1346:5, :1350:5, :1457:5, :1459:31]
    ldq_6_bits_order_fail <= _GEN_1941 & _GEN_1893 & _GEN_1845 & (_T_476 ? _GEN_762 : _T_488 ? _T_492 | _GEN_762 : _GEN_1050 | _GEN_762);	// @[lsu.scala:209:16, :304:5, :313:44, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1110:34, :1118:37, :1120:34, :1123:34, :1124:36, :1286:5, :1457:5, :1459:31]
    ldq_6_bits_observed <= _T_476 | ~_GEN_696 & (dis_ld_val_1 ? ~_GEN_576 & ldq_6_bits_observed : ~_GEN_496 & ldq_6_bits_observed);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44, :1092:34, :1093:36, :1096:30]
    ldq_6_bits_forward_std_val <= _GEN_1941 & _GEN_1893 & _GEN_1845 & (~_T_1645 & _GEN_1682 | ~_GEN_696 & (dis_ld_val_1 ? ~_GEN_576 & ldq_6_bits_forward_std_val : ~_GEN_496 & ldq_6_bits_forward_std_val));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44, :1286:5, :1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35, :1457:5, :1459:31]
    if (_GEN_1683) begin	// @[lsu.scala:1308:5, :1346:5, :1350:5]
    end
    else	// @[lsu.scala:1308:5, :1346:5, :1350:5]
      ldq_6_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[lsu.scala:209:16, :1069:36]
    ldq_7_valid <= ~_T_2029 & _GEN_1942 & _GEN_1894 & (_GEN_1815 ? ~_GEN_1749 & _GEN_699 : ~_GEN_1822 & _GEN_699);	// @[lsu.scala:209:16, :304:5, :305:44, :1426:5, :1429:7, :1430:32, :1457:5, :1459:31, :1464:38, :1598:22, :1599:3, :1636:30]
    if (_GEN_698) begin	// @[lsu.scala:304:5, :305:44]
      ldq_7_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_rvc <= io_core_dis_uops_2_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_2_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_is_load <= io_core_dis_uops_2_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_is_sta <= io_core_dis_uops_2_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_is_std <= io_core_dis_uops_2_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_iw_p1_poisoned <= io_core_dis_uops_2_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_iw_p2_poisoned <= io_core_dis_uops_2_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_br <= io_core_dis_uops_2_bits_is_br;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_jalr <= io_core_dis_uops_2_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_jal <= io_core_dis_uops_2_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_sfb <= io_core_dis_uops_2_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_edge_inst <= io_core_dis_uops_2_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_taken <= io_core_dis_uops_2_bits_taken;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_prs1_busy <= io_core_dis_uops_2_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_prs2_busy <= io_core_dis_uops_2_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_prs3_busy <= io_core_dis_uops_2_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_bypassable <= io_core_dis_uops_2_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_mem_signed <= io_core_dis_uops_2_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_fence <= io_core_dis_uops_2_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_fencei <= io_core_dis_uops_2_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_amo <= io_core_dis_uops_2_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_uses_ldq <= io_core_dis_uops_2_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_uses_stq <= io_core_dis_uops_2_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_sys_pc2epc <= io_core_dis_uops_2_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_unique <= io_core_dis_uops_2_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_flush_on_commit <= io_core_dis_uops_2_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ldst_is_rs1 <= io_core_dis_uops_2_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ldst_val <= io_core_dis_uops_2_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_frs3_en <= io_core_dis_uops_2_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_fp_val <= io_core_dis_uops_2_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_fp_single <= io_core_dis_uops_2_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_xcpt_pf_if <= io_core_dis_uops_2_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_xcpt_ae_if <= io_core_dis_uops_2_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_xcpt_ma_if <= io_core_dis_uops_2_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_bp_debug_if <= io_core_dis_uops_2_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_bp_xcpt_if <= io_core_dis_uops_2_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_7_bits_st_dep_mask <= _GEN_683;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_7_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_7_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_7_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_7_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_7_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_618) begin	// @[lsu.scala:304:5, :306:44]
      ldq_7_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_7_bits_st_dep_mask <= _GEN_562;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_7_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_7_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_7_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_497) begin	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_7_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_7_bits_st_dep_mask <= _GEN_489;	// @[lsu.scala:209:16, :260:33]
      ldq_7_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_7_bits_st_dep_mask <= _GEN_488 & ldq_7_bits_st_dep_mask;	// @[lsu.scala:209:16, :260:33, :277:5, :278:31]
    if (ldq_7_valid)	// @[lsu.scala:209:16]
      ldq_7_bits_uop_br_mask <= ldq_7_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:209:16, util.scala:85:27, :89:21]
    else if (_GEN_698)	// @[lsu.scala:304:5, :305:44]
      ldq_7_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_618)	// @[lsu.scala:304:5, :306:44]
      ldq_7_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_497)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_7_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:209:16]
    if (_GEN_890) begin	// @[lsu.scala:304:5, :838:5, :840:45]
      if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
        ldq_7_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:209:16]
      else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_7_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:209:16, :465:79]
      else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_7_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:209:16, :478:79]
      else	// @[lsu.scala:536:61]
        ldq_7_bits_uop_pdst <= 7'h0;	// @[lsu.scala:209:16]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          ldq_7_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          ldq_7_bits_addr_bits <= _GEN_296;	// @[lsu.scala:209:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_7_bits_addr_bits <= _GEN_184;	// @[lsu.scala:209:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_7_bits_addr_bits <= _GEN_193;	// @[lsu.scala:209:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          ldq_7_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:209:16, :242:34]
        else	// @[lsu.scala:536:61]
          ldq_7_bits_addr_bits <= 40'h0;	// @[lsu.scala:209:16]
      end
      else	// @[lsu.scala:710:58]
        ldq_7_bits_addr_bits <= _GEN_297;	// @[lsu.scala:209:16, :770:30]
      ldq_7_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:209:16, :710:58]
      ldq_7_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[lsu.scala:209:16, :844:71]
    end
    else if (_GEN_698)	// @[lsu.scala:304:5, :305:44]
      ldq_7_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_618)	// @[lsu.scala:304:5, :306:44]
      ldq_7_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_497)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_7_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:209:16]
    if (_GEN_739)	// @[lsu.scala:209:16, :304:5, :306:44]
      ldq_7_bits_uop_ppred <= 5'h0;	// @[lsu.scala:209:16]
    ldq_7_bits_uop_ppred_busy <= ~_GEN_739 & ldq_7_bits_uop_ppred_busy;	// @[lsu.scala:209:16, :304:5, :306:44]
    ldq_7_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 5'h7 | (_GEN_698 ? io_core_dis_uops_2_bits_exception : _GEN_618 ? io_core_dis_uops_1_bits_exception : _GEN_497 ? io_core_dis_uops_0_bits_exception : ldq_7_bits_uop_exception);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :669:32, :673:32, :719:5, :725:7, :726:58]
    ldq_7_bits_addr_valid <= ~_T_2029 & _GEN_1942 & _GEN_1894 & (_GEN_1815 ? ~_GEN_1749 & _GEN_891 : ~_GEN_1822 & _GEN_891);	// @[lsu.scala:209:16, :304:5, :838:5, :840:45, :1426:5, :1429:7, :1430:32, :1431:32, :1457:5, :1459:31, :1464:38, :1465:38, :1598:22, :1599:3, :1636:30, :1637:30]
    ldq_7_bits_executed <= ~_T_2029 & _GEN_1942 & _GEN_1894 & _GEN_1846 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_440)) & ((_T_1561 ? (_GEN_1667 ? ~_GEN_1028 & _GEN_1650 : ~(_T_1575 & _GEN_1028) & _GEN_1650) : _GEN_1650) | ~_GEN_698 & (dis_ld_val_1 ? ~_GEN_578 & ldq_7_bits_executed : ~_GEN_497 & ldq_7_bits_executed));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46, :1176:{30,53}, :1286:5, :1289:7, :1293:7, :1295:62, :1457:5, :1459:31, :1598:22, :1599:3, :1636:30, :1638:30]
    ldq_7_bits_succeeded <= _GEN_1942 & _GEN_1894 & _GEN_1846 & (_GEN_1685 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 5'h7 ? _ldq_bits_succeeded_T : ~_GEN_698 & (dis_ld_val_1 ? ~_GEN_578 & ldq_7_bits_succeeded : ~_GEN_497 & ldq_7_bits_succeeded)) : _GEN_472);	// @[AMOALU.scala:11:17, lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44, :1286:5, :1308:5, :1310:7, :1326:{42,72}, :1346:5, :1350:5, :1457:5, :1459:31]
    ldq_7_bits_order_fail <= _GEN_1942 & _GEN_1894 & _GEN_1846 & (_T_512 ? _GEN_763 : _T_524 ? _T_528 | _GEN_763 : _GEN_1051 | _GEN_763);	// @[lsu.scala:209:16, :304:5, :313:44, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1110:34, :1118:37, :1120:34, :1123:34, :1124:36, :1286:5, :1457:5, :1459:31]
    ldq_7_bits_observed <= _T_512 | ~_GEN_698 & (dis_ld_val_1 ? ~_GEN_578 & ldq_7_bits_observed : ~_GEN_497 & ldq_7_bits_observed);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44, :1092:34, :1093:36, :1096:30]
    ldq_7_bits_forward_std_val <= _GEN_1942 & _GEN_1894 & _GEN_1846 & (~_T_1645 & _GEN_1684 | ~_GEN_698 & (dis_ld_val_1 ? ~_GEN_578 & ldq_7_bits_forward_std_val : ~_GEN_497 & ldq_7_bits_forward_std_val));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44, :1286:5, :1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35, :1457:5, :1459:31]
    if (_GEN_1685) begin	// @[lsu.scala:1308:5, :1346:5, :1350:5]
    end
    else	// @[lsu.scala:1308:5, :1346:5, :1350:5]
      ldq_7_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[lsu.scala:209:16, :1069:36]
    ldq_8_valid <= ~_T_2029 & _GEN_1943 & _GEN_1895 & (_GEN_1815 ? ~_GEN_1750 & _GEN_701 : ~_GEN_1823 & _GEN_701);	// @[lsu.scala:209:16, :304:5, :305:44, :1426:5, :1429:7, :1430:32, :1457:5, :1459:31, :1464:38, :1598:22, :1599:3, :1636:30]
    if (_GEN_700) begin	// @[lsu.scala:304:5, :305:44]
      ldq_8_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_rvc <= io_core_dis_uops_2_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_2_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_is_load <= io_core_dis_uops_2_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_is_sta <= io_core_dis_uops_2_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_is_std <= io_core_dis_uops_2_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_iw_p1_poisoned <= io_core_dis_uops_2_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_iw_p2_poisoned <= io_core_dis_uops_2_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_br <= io_core_dis_uops_2_bits_is_br;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_jalr <= io_core_dis_uops_2_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_jal <= io_core_dis_uops_2_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_sfb <= io_core_dis_uops_2_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_edge_inst <= io_core_dis_uops_2_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_taken <= io_core_dis_uops_2_bits_taken;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_prs1_busy <= io_core_dis_uops_2_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_prs2_busy <= io_core_dis_uops_2_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_prs3_busy <= io_core_dis_uops_2_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_bypassable <= io_core_dis_uops_2_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_mem_signed <= io_core_dis_uops_2_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_fence <= io_core_dis_uops_2_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_fencei <= io_core_dis_uops_2_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_amo <= io_core_dis_uops_2_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_uses_ldq <= io_core_dis_uops_2_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_uses_stq <= io_core_dis_uops_2_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_sys_pc2epc <= io_core_dis_uops_2_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_unique <= io_core_dis_uops_2_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_flush_on_commit <= io_core_dis_uops_2_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ldst_is_rs1 <= io_core_dis_uops_2_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ldst_val <= io_core_dis_uops_2_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_frs3_en <= io_core_dis_uops_2_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_fp_val <= io_core_dis_uops_2_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_fp_single <= io_core_dis_uops_2_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_xcpt_pf_if <= io_core_dis_uops_2_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_xcpt_ae_if <= io_core_dis_uops_2_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_xcpt_ma_if <= io_core_dis_uops_2_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_bp_debug_if <= io_core_dis_uops_2_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_bp_xcpt_if <= io_core_dis_uops_2_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_8_bits_st_dep_mask <= _GEN_683;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_8_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_8_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_8_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_8_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_8_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_619) begin	// @[lsu.scala:304:5, :306:44]
      ldq_8_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_8_bits_st_dep_mask <= _GEN_562;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_8_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_8_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_8_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_498) begin	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_8_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_8_bits_st_dep_mask <= _GEN_489;	// @[lsu.scala:209:16, :260:33]
      ldq_8_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_8_bits_st_dep_mask <= _GEN_488 & ldq_8_bits_st_dep_mask;	// @[lsu.scala:209:16, :260:33, :277:5, :278:31]
    if (ldq_8_valid)	// @[lsu.scala:209:16]
      ldq_8_bits_uop_br_mask <= ldq_8_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:209:16, util.scala:85:27, :89:21]
    else if (_GEN_700)	// @[lsu.scala:304:5, :305:44]
      ldq_8_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_619)	// @[lsu.scala:304:5, :306:44]
      ldq_8_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_498)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_8_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:209:16]
    if (_GEN_892) begin	// @[lsu.scala:304:5, :838:5, :840:45]
      if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
        ldq_8_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:209:16]
      else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_8_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:209:16, :465:79]
      else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_8_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:209:16, :478:79]
      else	// @[lsu.scala:536:61]
        ldq_8_bits_uop_pdst <= 7'h0;	// @[lsu.scala:209:16]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          ldq_8_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          ldq_8_bits_addr_bits <= _GEN_296;	// @[lsu.scala:209:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_8_bits_addr_bits <= _GEN_184;	// @[lsu.scala:209:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_8_bits_addr_bits <= _GEN_193;	// @[lsu.scala:209:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          ldq_8_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:209:16, :242:34]
        else	// @[lsu.scala:536:61]
          ldq_8_bits_addr_bits <= 40'h0;	// @[lsu.scala:209:16]
      end
      else	// @[lsu.scala:710:58]
        ldq_8_bits_addr_bits <= _GEN_297;	// @[lsu.scala:209:16, :770:30]
      ldq_8_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:209:16, :710:58]
      ldq_8_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[lsu.scala:209:16, :844:71]
    end
    else if (_GEN_700)	// @[lsu.scala:304:5, :305:44]
      ldq_8_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_619)	// @[lsu.scala:304:5, :306:44]
      ldq_8_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_498)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_8_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:209:16]
    if (_GEN_740)	// @[lsu.scala:209:16, :304:5, :306:44]
      ldq_8_bits_uop_ppred <= 5'h0;	// @[lsu.scala:209:16]
    ldq_8_bits_uop_ppred_busy <= ~_GEN_740 & ldq_8_bits_uop_ppred_busy;	// @[lsu.scala:209:16, :304:5, :306:44]
    ldq_8_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 5'h8 | (_GEN_700 ? io_core_dis_uops_2_bits_exception : _GEN_619 ? io_core_dis_uops_1_bits_exception : _GEN_498 ? io_core_dis_uops_0_bits_exception : ldq_8_bits_uop_exception);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :669:32, :673:32, :719:5, :725:7, :726:58]
    ldq_8_bits_addr_valid <= ~_T_2029 & _GEN_1943 & _GEN_1895 & (_GEN_1815 ? ~_GEN_1750 & _GEN_893 : ~_GEN_1823 & _GEN_893);	// @[lsu.scala:209:16, :304:5, :838:5, :840:45, :1426:5, :1429:7, :1430:32, :1431:32, :1457:5, :1459:31, :1464:38, :1465:38, :1598:22, :1599:3, :1636:30, :1637:30]
    ldq_8_bits_executed <= ~_T_2029 & _GEN_1943 & _GEN_1895 & _GEN_1847 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_441)) & ((_T_1561 ? (_GEN_1667 ? ~_GEN_1029 & _GEN_1651 : ~(_T_1575 & _GEN_1029) & _GEN_1651) : _GEN_1651) | ~_GEN_700 & (dis_ld_val_1 ? ~_GEN_580 & ldq_8_bits_executed : ~_GEN_498 & ldq_8_bits_executed));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46, :1176:{30,53}, :1286:5, :1289:7, :1293:7, :1295:62, :1457:5, :1459:31, :1598:22, :1599:3, :1636:30, :1638:30]
    ldq_8_bits_succeeded <= _GEN_1943 & _GEN_1895 & _GEN_1847 & (_GEN_1687 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 5'h8 ? _ldq_bits_succeeded_T : ~_GEN_700 & (dis_ld_val_1 ? ~_GEN_580 & ldq_8_bits_succeeded : ~_GEN_498 & ldq_8_bits_succeeded)) : _GEN_472);	// @[AMOALU.scala:11:17, lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44, :1286:5, :1308:5, :1310:7, :1326:{42,72}, :1346:5, :1350:5, :1457:5, :1459:31]
    ldq_8_bits_order_fail <= _GEN_1943 & _GEN_1895 & _GEN_1847 & (_T_548 ? _GEN_764 : _T_560 ? _T_564 | _GEN_764 : _GEN_1052 | _GEN_764);	// @[lsu.scala:209:16, :304:5, :313:44, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1110:34, :1118:37, :1120:34, :1123:34, :1124:36, :1286:5, :1457:5, :1459:31]
    ldq_8_bits_observed <= _T_548 | ~_GEN_700 & (dis_ld_val_1 ? ~_GEN_580 & ldq_8_bits_observed : ~_GEN_498 & ldq_8_bits_observed);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44, :1092:34, :1093:36, :1096:30]
    ldq_8_bits_forward_std_val <= _GEN_1943 & _GEN_1895 & _GEN_1847 & (~_T_1645 & _GEN_1686 | ~_GEN_700 & (dis_ld_val_1 ? ~_GEN_580 & ldq_8_bits_forward_std_val : ~_GEN_498 & ldq_8_bits_forward_std_val));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44, :1286:5, :1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35, :1457:5, :1459:31]
    if (_GEN_1687) begin	// @[lsu.scala:1308:5, :1346:5, :1350:5]
    end
    else	// @[lsu.scala:1308:5, :1346:5, :1350:5]
      ldq_8_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[lsu.scala:209:16, :1069:36]
    ldq_9_valid <= ~_T_2029 & _GEN_1944 & _GEN_1896 & (_GEN_1815 ? ~_GEN_1751 & _GEN_703 : ~_GEN_1824 & _GEN_703);	// @[lsu.scala:209:16, :304:5, :305:44, :1426:5, :1429:7, :1430:32, :1457:5, :1459:31, :1464:38, :1598:22, :1599:3, :1636:30]
    if (_GEN_702) begin	// @[lsu.scala:304:5, :305:44]
      ldq_9_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_rvc <= io_core_dis_uops_2_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_2_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_is_load <= io_core_dis_uops_2_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_is_sta <= io_core_dis_uops_2_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_is_std <= io_core_dis_uops_2_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_iw_p1_poisoned <= io_core_dis_uops_2_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_iw_p2_poisoned <= io_core_dis_uops_2_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_br <= io_core_dis_uops_2_bits_is_br;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_jalr <= io_core_dis_uops_2_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_jal <= io_core_dis_uops_2_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_sfb <= io_core_dis_uops_2_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_edge_inst <= io_core_dis_uops_2_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_taken <= io_core_dis_uops_2_bits_taken;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_prs1_busy <= io_core_dis_uops_2_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_prs2_busy <= io_core_dis_uops_2_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_prs3_busy <= io_core_dis_uops_2_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_bypassable <= io_core_dis_uops_2_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_mem_signed <= io_core_dis_uops_2_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_fence <= io_core_dis_uops_2_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_fencei <= io_core_dis_uops_2_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_amo <= io_core_dis_uops_2_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_uses_ldq <= io_core_dis_uops_2_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_uses_stq <= io_core_dis_uops_2_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_sys_pc2epc <= io_core_dis_uops_2_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_unique <= io_core_dis_uops_2_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_flush_on_commit <= io_core_dis_uops_2_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ldst_is_rs1 <= io_core_dis_uops_2_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ldst_val <= io_core_dis_uops_2_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_frs3_en <= io_core_dis_uops_2_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_fp_val <= io_core_dis_uops_2_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_fp_single <= io_core_dis_uops_2_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_xcpt_pf_if <= io_core_dis_uops_2_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_xcpt_ae_if <= io_core_dis_uops_2_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_xcpt_ma_if <= io_core_dis_uops_2_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_bp_debug_if <= io_core_dis_uops_2_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_bp_xcpt_if <= io_core_dis_uops_2_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_9_bits_st_dep_mask <= _GEN_683;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_9_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_9_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_9_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_9_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_9_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_620) begin	// @[lsu.scala:304:5, :306:44]
      ldq_9_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_9_bits_st_dep_mask <= _GEN_562;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_9_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_9_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_9_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_499) begin	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_9_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_9_bits_st_dep_mask <= _GEN_489;	// @[lsu.scala:209:16, :260:33]
      ldq_9_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_9_bits_st_dep_mask <= _GEN_488 & ldq_9_bits_st_dep_mask;	// @[lsu.scala:209:16, :260:33, :277:5, :278:31]
    if (ldq_9_valid)	// @[lsu.scala:209:16]
      ldq_9_bits_uop_br_mask <= ldq_9_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:209:16, util.scala:85:27, :89:21]
    else if (_GEN_702)	// @[lsu.scala:304:5, :305:44]
      ldq_9_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_620)	// @[lsu.scala:304:5, :306:44]
      ldq_9_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_499)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_9_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:209:16]
    if (_GEN_894) begin	// @[lsu.scala:304:5, :838:5, :840:45]
      if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
        ldq_9_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:209:16]
      else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_9_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:209:16, :465:79]
      else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_9_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:209:16, :478:79]
      else	// @[lsu.scala:536:61]
        ldq_9_bits_uop_pdst <= 7'h0;	// @[lsu.scala:209:16]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          ldq_9_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          ldq_9_bits_addr_bits <= _GEN_296;	// @[lsu.scala:209:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_9_bits_addr_bits <= _GEN_184;	// @[lsu.scala:209:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_9_bits_addr_bits <= _GEN_193;	// @[lsu.scala:209:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          ldq_9_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:209:16, :242:34]
        else	// @[lsu.scala:536:61]
          ldq_9_bits_addr_bits <= 40'h0;	// @[lsu.scala:209:16]
      end
      else	// @[lsu.scala:710:58]
        ldq_9_bits_addr_bits <= _GEN_297;	// @[lsu.scala:209:16, :770:30]
      ldq_9_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:209:16, :710:58]
      ldq_9_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[lsu.scala:209:16, :844:71]
    end
    else if (_GEN_702)	// @[lsu.scala:304:5, :305:44]
      ldq_9_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_620)	// @[lsu.scala:304:5, :306:44]
      ldq_9_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_499)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_9_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:209:16]
    if (_GEN_741)	// @[lsu.scala:209:16, :304:5, :306:44]
      ldq_9_bits_uop_ppred <= 5'h0;	// @[lsu.scala:209:16]
    ldq_9_bits_uop_ppred_busy <= ~_GEN_741 & ldq_9_bits_uop_ppred_busy;	// @[lsu.scala:209:16, :304:5, :306:44]
    ldq_9_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 5'h9 | (_GEN_702 ? io_core_dis_uops_2_bits_exception : _GEN_620 ? io_core_dis_uops_1_bits_exception : _GEN_499 ? io_core_dis_uops_0_bits_exception : ldq_9_bits_uop_exception);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :669:32, :673:32, :719:5, :725:7, :726:58]
    ldq_9_bits_addr_valid <= ~_T_2029 & _GEN_1944 & _GEN_1896 & (_GEN_1815 ? ~_GEN_1751 & _GEN_895 : ~_GEN_1824 & _GEN_895);	// @[lsu.scala:209:16, :304:5, :838:5, :840:45, :1426:5, :1429:7, :1430:32, :1431:32, :1457:5, :1459:31, :1464:38, :1465:38, :1598:22, :1599:3, :1636:30, :1637:30]
    ldq_9_bits_executed <= ~_T_2029 & _GEN_1944 & _GEN_1896 & _GEN_1848 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_442)) & ((_T_1561 ? (_GEN_1667 ? ~_GEN_1030 & _GEN_1652 : ~(_T_1575 & _GEN_1030) & _GEN_1652) : _GEN_1652) | ~_GEN_702 & (dis_ld_val_1 ? ~_GEN_582 & ldq_9_bits_executed : ~_GEN_499 & ldq_9_bits_executed));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46, :1176:{30,53}, :1286:5, :1289:7, :1293:7, :1295:62, :1457:5, :1459:31, :1598:22, :1599:3, :1636:30, :1638:30]
    ldq_9_bits_succeeded <= _GEN_1944 & _GEN_1896 & _GEN_1848 & (_GEN_1689 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 5'h9 ? _ldq_bits_succeeded_T : ~_GEN_702 & (dis_ld_val_1 ? ~_GEN_582 & ldq_9_bits_succeeded : ~_GEN_499 & ldq_9_bits_succeeded)) : _GEN_472);	// @[AMOALU.scala:11:17, lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44, :1286:5, :1308:5, :1310:7, :1326:{42,72}, :1346:5, :1350:5, :1457:5, :1459:31]
    ldq_9_bits_order_fail <= _GEN_1944 & _GEN_1896 & _GEN_1848 & (_T_584 ? _GEN_765 : _T_596 ? _T_600 | _GEN_765 : _GEN_1053 | _GEN_765);	// @[lsu.scala:209:16, :304:5, :313:44, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1110:34, :1118:37, :1120:34, :1123:34, :1124:36, :1286:5, :1457:5, :1459:31]
    ldq_9_bits_observed <= _T_584 | ~_GEN_702 & (dis_ld_val_1 ? ~_GEN_582 & ldq_9_bits_observed : ~_GEN_499 & ldq_9_bits_observed);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44, :1092:34, :1093:36, :1096:30]
    ldq_9_bits_forward_std_val <= _GEN_1944 & _GEN_1896 & _GEN_1848 & (~_T_1645 & _GEN_1688 | ~_GEN_702 & (dis_ld_val_1 ? ~_GEN_582 & ldq_9_bits_forward_std_val : ~_GEN_499 & ldq_9_bits_forward_std_val));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44, :1286:5, :1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35, :1457:5, :1459:31]
    if (_GEN_1689) begin	// @[lsu.scala:1308:5, :1346:5, :1350:5]
    end
    else	// @[lsu.scala:1308:5, :1346:5, :1350:5]
      ldq_9_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[lsu.scala:209:16, :1069:36]
    ldq_10_valid <= ~_T_2029 & _GEN_1945 & _GEN_1897 & (_GEN_1815 ? ~_GEN_1752 & _GEN_705 : ~_GEN_1825 & _GEN_705);	// @[lsu.scala:209:16, :304:5, :305:44, :1426:5, :1429:7, :1430:32, :1457:5, :1459:31, :1464:38, :1598:22, :1599:3, :1636:30]
    if (_GEN_704) begin	// @[lsu.scala:304:5, :305:44]
      ldq_10_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_rvc <= io_core_dis_uops_2_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_2_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_is_load <= io_core_dis_uops_2_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_is_sta <= io_core_dis_uops_2_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_is_std <= io_core_dis_uops_2_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_iw_p1_poisoned <= io_core_dis_uops_2_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_iw_p2_poisoned <= io_core_dis_uops_2_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_br <= io_core_dis_uops_2_bits_is_br;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_jalr <= io_core_dis_uops_2_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_jal <= io_core_dis_uops_2_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_sfb <= io_core_dis_uops_2_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_edge_inst <= io_core_dis_uops_2_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_taken <= io_core_dis_uops_2_bits_taken;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_prs1_busy <= io_core_dis_uops_2_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_prs2_busy <= io_core_dis_uops_2_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_prs3_busy <= io_core_dis_uops_2_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_bypassable <= io_core_dis_uops_2_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_mem_signed <= io_core_dis_uops_2_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_fence <= io_core_dis_uops_2_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_fencei <= io_core_dis_uops_2_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_amo <= io_core_dis_uops_2_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_uses_ldq <= io_core_dis_uops_2_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_uses_stq <= io_core_dis_uops_2_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_sys_pc2epc <= io_core_dis_uops_2_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_unique <= io_core_dis_uops_2_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_flush_on_commit <= io_core_dis_uops_2_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ldst_is_rs1 <= io_core_dis_uops_2_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ldst_val <= io_core_dis_uops_2_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_frs3_en <= io_core_dis_uops_2_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_fp_val <= io_core_dis_uops_2_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_fp_single <= io_core_dis_uops_2_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_xcpt_pf_if <= io_core_dis_uops_2_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_xcpt_ae_if <= io_core_dis_uops_2_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_xcpt_ma_if <= io_core_dis_uops_2_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_bp_debug_if <= io_core_dis_uops_2_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_bp_xcpt_if <= io_core_dis_uops_2_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_10_bits_st_dep_mask <= _GEN_683;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_10_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_10_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_10_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_10_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_10_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_621) begin	// @[lsu.scala:304:5, :306:44]
      ldq_10_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_10_bits_st_dep_mask <= _GEN_562;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_10_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_10_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_10_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_500) begin	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_10_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_10_bits_st_dep_mask <= _GEN_489;	// @[lsu.scala:209:16, :260:33]
      ldq_10_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_10_bits_st_dep_mask <= _GEN_488 & ldq_10_bits_st_dep_mask;	// @[lsu.scala:209:16, :260:33, :277:5, :278:31]
    if (ldq_10_valid)	// @[lsu.scala:209:16]
      ldq_10_bits_uop_br_mask <= ldq_10_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:209:16, util.scala:85:27, :89:21]
    else if (_GEN_704)	// @[lsu.scala:304:5, :305:44]
      ldq_10_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_621)	// @[lsu.scala:304:5, :306:44]
      ldq_10_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_500)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_10_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:209:16]
    if (_GEN_896) begin	// @[lsu.scala:304:5, :838:5, :840:45]
      if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
        ldq_10_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:209:16]
      else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_10_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:209:16, :465:79]
      else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_10_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:209:16, :478:79]
      else	// @[lsu.scala:536:61]
        ldq_10_bits_uop_pdst <= 7'h0;	// @[lsu.scala:209:16]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          ldq_10_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          ldq_10_bits_addr_bits <= _GEN_296;	// @[lsu.scala:209:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_10_bits_addr_bits <= _GEN_184;	// @[lsu.scala:209:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_10_bits_addr_bits <= _GEN_193;	// @[lsu.scala:209:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          ldq_10_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:209:16, :242:34]
        else	// @[lsu.scala:536:61]
          ldq_10_bits_addr_bits <= 40'h0;	// @[lsu.scala:209:16]
      end
      else	// @[lsu.scala:710:58]
        ldq_10_bits_addr_bits <= _GEN_297;	// @[lsu.scala:209:16, :770:30]
      ldq_10_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:209:16, :710:58]
      ldq_10_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[lsu.scala:209:16, :844:71]
    end
    else if (_GEN_704)	// @[lsu.scala:304:5, :305:44]
      ldq_10_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_621)	// @[lsu.scala:304:5, :306:44]
      ldq_10_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_500)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_10_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:209:16]
    if (_GEN_742)	// @[lsu.scala:209:16, :304:5, :306:44]
      ldq_10_bits_uop_ppred <= 5'h0;	// @[lsu.scala:209:16]
    ldq_10_bits_uop_ppred_busy <= ~_GEN_742 & ldq_10_bits_uop_ppred_busy;	// @[lsu.scala:209:16, :304:5, :306:44]
    ldq_10_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 5'hA | (_GEN_704 ? io_core_dis_uops_2_bits_exception : _GEN_621 ? io_core_dis_uops_1_bits_exception : _GEN_500 ? io_core_dis_uops_0_bits_exception : ldq_10_bits_uop_exception);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :669:32, :673:32, :719:5, :725:7, :726:58]
    ldq_10_bits_addr_valid <= ~_T_2029 & _GEN_1945 & _GEN_1897 & (_GEN_1815 ? ~_GEN_1752 & _GEN_897 : ~_GEN_1825 & _GEN_897);	// @[lsu.scala:209:16, :304:5, :838:5, :840:45, :1426:5, :1429:7, :1430:32, :1431:32, :1457:5, :1459:31, :1464:38, :1465:38, :1598:22, :1599:3, :1636:30, :1637:30]
    ldq_10_bits_executed <= ~_T_2029 & _GEN_1945 & _GEN_1897 & _GEN_1849 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_443)) & ((_T_1561 ? (_GEN_1667 ? ~_GEN_1031 & _GEN_1653 : ~(_T_1575 & _GEN_1031) & _GEN_1653) : _GEN_1653) | ~_GEN_704 & (dis_ld_val_1 ? ~_GEN_584 & ldq_10_bits_executed : ~_GEN_500 & ldq_10_bits_executed));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46, :1176:{30,53}, :1286:5, :1289:7, :1293:7, :1295:62, :1457:5, :1459:31, :1598:22, :1599:3, :1636:30, :1638:30]
    ldq_10_bits_succeeded <= _GEN_1945 & _GEN_1897 & _GEN_1849 & (_GEN_1691 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 5'hA ? _ldq_bits_succeeded_T : ~_GEN_704 & (dis_ld_val_1 ? ~_GEN_584 & ldq_10_bits_succeeded : ~_GEN_500 & ldq_10_bits_succeeded)) : _GEN_472);	// @[AMOALU.scala:11:17, lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44, :1286:5, :1308:5, :1310:7, :1326:{42,72}, :1346:5, :1350:5, :1457:5, :1459:31]
    ldq_10_bits_order_fail <= _GEN_1945 & _GEN_1897 & _GEN_1849 & (_T_620 ? _GEN_766 : _T_632 ? _T_636 | _GEN_766 : _GEN_1054 | _GEN_766);	// @[lsu.scala:209:16, :304:5, :313:44, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1110:34, :1118:37, :1120:34, :1123:34, :1124:36, :1286:5, :1457:5, :1459:31]
    ldq_10_bits_observed <= _T_620 | ~_GEN_704 & (dis_ld_val_1 ? ~_GEN_584 & ldq_10_bits_observed : ~_GEN_500 & ldq_10_bits_observed);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44, :1092:34, :1093:36, :1096:30]
    ldq_10_bits_forward_std_val <= _GEN_1945 & _GEN_1897 & _GEN_1849 & (~_T_1645 & _GEN_1690 | ~_GEN_704 & (dis_ld_val_1 ? ~_GEN_584 & ldq_10_bits_forward_std_val : ~_GEN_500 & ldq_10_bits_forward_std_val));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44, :1286:5, :1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35, :1457:5, :1459:31]
    if (_GEN_1691) begin	// @[lsu.scala:1308:5, :1346:5, :1350:5]
    end
    else	// @[lsu.scala:1308:5, :1346:5, :1350:5]
      ldq_10_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[lsu.scala:209:16, :1069:36]
    ldq_11_valid <= ~_T_2029 & _GEN_1946 & _GEN_1898 & (_GEN_1815 ? ~_GEN_1753 & _GEN_707 : ~_GEN_1826 & _GEN_707);	// @[lsu.scala:209:16, :304:5, :305:44, :1426:5, :1429:7, :1430:32, :1457:5, :1459:31, :1464:38, :1598:22, :1599:3, :1636:30]
    if (_GEN_706) begin	// @[lsu.scala:304:5, :305:44]
      ldq_11_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_rvc <= io_core_dis_uops_2_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_2_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_is_load <= io_core_dis_uops_2_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_is_sta <= io_core_dis_uops_2_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_is_std <= io_core_dis_uops_2_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_iw_p1_poisoned <= io_core_dis_uops_2_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_iw_p2_poisoned <= io_core_dis_uops_2_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_br <= io_core_dis_uops_2_bits_is_br;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_jalr <= io_core_dis_uops_2_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_jal <= io_core_dis_uops_2_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_sfb <= io_core_dis_uops_2_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_edge_inst <= io_core_dis_uops_2_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_taken <= io_core_dis_uops_2_bits_taken;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_prs1_busy <= io_core_dis_uops_2_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_prs2_busy <= io_core_dis_uops_2_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_prs3_busy <= io_core_dis_uops_2_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_bypassable <= io_core_dis_uops_2_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_mem_signed <= io_core_dis_uops_2_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_fence <= io_core_dis_uops_2_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_fencei <= io_core_dis_uops_2_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_amo <= io_core_dis_uops_2_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_uses_ldq <= io_core_dis_uops_2_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_uses_stq <= io_core_dis_uops_2_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_sys_pc2epc <= io_core_dis_uops_2_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_unique <= io_core_dis_uops_2_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_flush_on_commit <= io_core_dis_uops_2_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ldst_is_rs1 <= io_core_dis_uops_2_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ldst_val <= io_core_dis_uops_2_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_frs3_en <= io_core_dis_uops_2_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_fp_val <= io_core_dis_uops_2_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_fp_single <= io_core_dis_uops_2_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_xcpt_pf_if <= io_core_dis_uops_2_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_xcpt_ae_if <= io_core_dis_uops_2_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_xcpt_ma_if <= io_core_dis_uops_2_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_bp_debug_if <= io_core_dis_uops_2_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_bp_xcpt_if <= io_core_dis_uops_2_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_11_bits_st_dep_mask <= _GEN_683;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_11_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_11_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_11_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_11_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_11_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_622) begin	// @[lsu.scala:304:5, :306:44]
      ldq_11_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_11_bits_st_dep_mask <= _GEN_562;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_11_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_11_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_11_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_501) begin	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_11_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_11_bits_st_dep_mask <= _GEN_489;	// @[lsu.scala:209:16, :260:33]
      ldq_11_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_11_bits_st_dep_mask <= _GEN_488 & ldq_11_bits_st_dep_mask;	// @[lsu.scala:209:16, :260:33, :277:5, :278:31]
    if (ldq_11_valid)	// @[lsu.scala:209:16]
      ldq_11_bits_uop_br_mask <= ldq_11_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:209:16, util.scala:85:27, :89:21]
    else if (_GEN_706)	// @[lsu.scala:304:5, :305:44]
      ldq_11_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_622)	// @[lsu.scala:304:5, :306:44]
      ldq_11_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_501)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_11_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:209:16]
    if (_GEN_898) begin	// @[lsu.scala:304:5, :838:5, :840:45]
      if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
        ldq_11_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:209:16]
      else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_11_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:209:16, :465:79]
      else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_11_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:209:16, :478:79]
      else	// @[lsu.scala:536:61]
        ldq_11_bits_uop_pdst <= 7'h0;	// @[lsu.scala:209:16]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          ldq_11_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          ldq_11_bits_addr_bits <= _GEN_296;	// @[lsu.scala:209:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_11_bits_addr_bits <= _GEN_184;	// @[lsu.scala:209:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_11_bits_addr_bits <= _GEN_193;	// @[lsu.scala:209:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          ldq_11_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:209:16, :242:34]
        else	// @[lsu.scala:536:61]
          ldq_11_bits_addr_bits <= 40'h0;	// @[lsu.scala:209:16]
      end
      else	// @[lsu.scala:710:58]
        ldq_11_bits_addr_bits <= _GEN_297;	// @[lsu.scala:209:16, :770:30]
      ldq_11_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:209:16, :710:58]
      ldq_11_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[lsu.scala:209:16, :844:71]
    end
    else if (_GEN_706)	// @[lsu.scala:304:5, :305:44]
      ldq_11_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_622)	// @[lsu.scala:304:5, :306:44]
      ldq_11_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_501)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_11_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:209:16]
    if (_GEN_743)	// @[lsu.scala:209:16, :304:5, :306:44]
      ldq_11_bits_uop_ppred <= 5'h0;	// @[lsu.scala:209:16]
    ldq_11_bits_uop_ppred_busy <= ~_GEN_743 & ldq_11_bits_uop_ppred_busy;	// @[lsu.scala:209:16, :304:5, :306:44]
    ldq_11_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 5'hB | (_GEN_706 ? io_core_dis_uops_2_bits_exception : _GEN_622 ? io_core_dis_uops_1_bits_exception : _GEN_501 ? io_core_dis_uops_0_bits_exception : ldq_11_bits_uop_exception);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :669:32, :673:32, :719:5, :725:7, :726:58]
    ldq_11_bits_addr_valid <= ~_T_2029 & _GEN_1946 & _GEN_1898 & (_GEN_1815 ? ~_GEN_1753 & _GEN_899 : ~_GEN_1826 & _GEN_899);	// @[lsu.scala:209:16, :304:5, :838:5, :840:45, :1426:5, :1429:7, :1430:32, :1431:32, :1457:5, :1459:31, :1464:38, :1465:38, :1598:22, :1599:3, :1636:30, :1637:30]
    ldq_11_bits_executed <= ~_T_2029 & _GEN_1946 & _GEN_1898 & _GEN_1850 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_444)) & ((_T_1561 ? (_GEN_1667 ? ~_GEN_1032 & _GEN_1654 : ~(_T_1575 & _GEN_1032) & _GEN_1654) : _GEN_1654) | ~_GEN_706 & (dis_ld_val_1 ? ~_GEN_586 & ldq_11_bits_executed : ~_GEN_501 & ldq_11_bits_executed));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46, :1176:{30,53}, :1286:5, :1289:7, :1293:7, :1295:62, :1457:5, :1459:31, :1598:22, :1599:3, :1636:30, :1638:30]
    ldq_11_bits_succeeded <= _GEN_1946 & _GEN_1898 & _GEN_1850 & (_GEN_1693 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 5'hB ? _ldq_bits_succeeded_T : ~_GEN_706 & (dis_ld_val_1 ? ~_GEN_586 & ldq_11_bits_succeeded : ~_GEN_501 & ldq_11_bits_succeeded)) : _GEN_472);	// @[AMOALU.scala:11:17, lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44, :1286:5, :1308:5, :1310:7, :1326:{42,72}, :1346:5, :1350:5, :1457:5, :1459:31]
    ldq_11_bits_order_fail <= _GEN_1946 & _GEN_1898 & _GEN_1850 & (_T_656 ? _GEN_767 : _T_668 ? _T_672 | _GEN_767 : _GEN_1055 | _GEN_767);	// @[lsu.scala:209:16, :304:5, :313:44, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1110:34, :1118:37, :1120:34, :1123:34, :1124:36, :1286:5, :1457:5, :1459:31]
    ldq_11_bits_observed <= _T_656 | ~_GEN_706 & (dis_ld_val_1 ? ~_GEN_586 & ldq_11_bits_observed : ~_GEN_501 & ldq_11_bits_observed);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44, :1092:34, :1093:36, :1096:30]
    ldq_11_bits_forward_std_val <= _GEN_1946 & _GEN_1898 & _GEN_1850 & (~_T_1645 & _GEN_1692 | ~_GEN_706 & (dis_ld_val_1 ? ~_GEN_586 & ldq_11_bits_forward_std_val : ~_GEN_501 & ldq_11_bits_forward_std_val));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44, :1286:5, :1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35, :1457:5, :1459:31]
    if (_GEN_1693) begin	// @[lsu.scala:1308:5, :1346:5, :1350:5]
    end
    else	// @[lsu.scala:1308:5, :1346:5, :1350:5]
      ldq_11_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[lsu.scala:209:16, :1069:36]
    ldq_12_valid <= ~_T_2029 & _GEN_1947 & _GEN_1899 & (_GEN_1815 ? ~_GEN_1754 & _GEN_709 : ~_GEN_1827 & _GEN_709);	// @[lsu.scala:209:16, :304:5, :305:44, :1426:5, :1429:7, :1430:32, :1457:5, :1459:31, :1464:38, :1598:22, :1599:3, :1636:30]
    if (_GEN_708) begin	// @[lsu.scala:304:5, :305:44]
      ldq_12_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_rvc <= io_core_dis_uops_2_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_2_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_is_load <= io_core_dis_uops_2_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_is_sta <= io_core_dis_uops_2_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_is_std <= io_core_dis_uops_2_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_iw_p1_poisoned <= io_core_dis_uops_2_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_iw_p2_poisoned <= io_core_dis_uops_2_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_br <= io_core_dis_uops_2_bits_is_br;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_jalr <= io_core_dis_uops_2_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_jal <= io_core_dis_uops_2_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_sfb <= io_core_dis_uops_2_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_edge_inst <= io_core_dis_uops_2_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_taken <= io_core_dis_uops_2_bits_taken;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_prs1_busy <= io_core_dis_uops_2_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_prs2_busy <= io_core_dis_uops_2_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_prs3_busy <= io_core_dis_uops_2_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_bypassable <= io_core_dis_uops_2_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_mem_signed <= io_core_dis_uops_2_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_fence <= io_core_dis_uops_2_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_fencei <= io_core_dis_uops_2_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_amo <= io_core_dis_uops_2_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_uses_ldq <= io_core_dis_uops_2_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_uses_stq <= io_core_dis_uops_2_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_sys_pc2epc <= io_core_dis_uops_2_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_unique <= io_core_dis_uops_2_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_flush_on_commit <= io_core_dis_uops_2_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ldst_is_rs1 <= io_core_dis_uops_2_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ldst_val <= io_core_dis_uops_2_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_frs3_en <= io_core_dis_uops_2_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_fp_val <= io_core_dis_uops_2_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_fp_single <= io_core_dis_uops_2_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_xcpt_pf_if <= io_core_dis_uops_2_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_xcpt_ae_if <= io_core_dis_uops_2_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_xcpt_ma_if <= io_core_dis_uops_2_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_bp_debug_if <= io_core_dis_uops_2_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_bp_xcpt_if <= io_core_dis_uops_2_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_12_bits_st_dep_mask <= _GEN_683;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_12_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_12_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_12_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_12_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_12_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_623) begin	// @[lsu.scala:304:5, :306:44]
      ldq_12_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_12_bits_st_dep_mask <= _GEN_562;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_12_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_12_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_12_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_502) begin	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_12_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_12_bits_st_dep_mask <= _GEN_489;	// @[lsu.scala:209:16, :260:33]
      ldq_12_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_12_bits_st_dep_mask <= _GEN_488 & ldq_12_bits_st_dep_mask;	// @[lsu.scala:209:16, :260:33, :277:5, :278:31]
    if (ldq_12_valid)	// @[lsu.scala:209:16]
      ldq_12_bits_uop_br_mask <= ldq_12_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:209:16, util.scala:85:27, :89:21]
    else if (_GEN_708)	// @[lsu.scala:304:5, :305:44]
      ldq_12_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_623)	// @[lsu.scala:304:5, :306:44]
      ldq_12_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_502)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_12_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:209:16]
    if (_GEN_900) begin	// @[lsu.scala:304:5, :838:5, :840:45]
      if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
        ldq_12_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:209:16]
      else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_12_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:209:16, :465:79]
      else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_12_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:209:16, :478:79]
      else	// @[lsu.scala:536:61]
        ldq_12_bits_uop_pdst <= 7'h0;	// @[lsu.scala:209:16]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          ldq_12_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          ldq_12_bits_addr_bits <= _GEN_296;	// @[lsu.scala:209:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_12_bits_addr_bits <= _GEN_184;	// @[lsu.scala:209:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_12_bits_addr_bits <= _GEN_193;	// @[lsu.scala:209:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          ldq_12_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:209:16, :242:34]
        else	// @[lsu.scala:536:61]
          ldq_12_bits_addr_bits <= 40'h0;	// @[lsu.scala:209:16]
      end
      else	// @[lsu.scala:710:58]
        ldq_12_bits_addr_bits <= _GEN_297;	// @[lsu.scala:209:16, :770:30]
      ldq_12_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:209:16, :710:58]
      ldq_12_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[lsu.scala:209:16, :844:71]
    end
    else if (_GEN_708)	// @[lsu.scala:304:5, :305:44]
      ldq_12_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_623)	// @[lsu.scala:304:5, :306:44]
      ldq_12_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_502)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_12_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:209:16]
    if (_GEN_744)	// @[lsu.scala:209:16, :304:5, :306:44]
      ldq_12_bits_uop_ppred <= 5'h0;	// @[lsu.scala:209:16]
    ldq_12_bits_uop_ppred_busy <= ~_GEN_744 & ldq_12_bits_uop_ppred_busy;	// @[lsu.scala:209:16, :304:5, :306:44]
    ldq_12_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 5'hC | (_GEN_708 ? io_core_dis_uops_2_bits_exception : _GEN_623 ? io_core_dis_uops_1_bits_exception : _GEN_502 ? io_core_dis_uops_0_bits_exception : ldq_12_bits_uop_exception);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :669:32, :673:32, :719:5, :725:7, :726:58]
    ldq_12_bits_addr_valid <= ~_T_2029 & _GEN_1947 & _GEN_1899 & (_GEN_1815 ? ~_GEN_1754 & _GEN_901 : ~_GEN_1827 & _GEN_901);	// @[lsu.scala:209:16, :304:5, :838:5, :840:45, :1426:5, :1429:7, :1430:32, :1431:32, :1457:5, :1459:31, :1464:38, :1465:38, :1598:22, :1599:3, :1636:30, :1637:30]
    ldq_12_bits_executed <= ~_T_2029 & _GEN_1947 & _GEN_1899 & _GEN_1851 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_445)) & ((_T_1561 ? (_GEN_1667 ? ~_GEN_1033 & _GEN_1655 : ~(_T_1575 & _GEN_1033) & _GEN_1655) : _GEN_1655) | ~_GEN_708 & (dis_ld_val_1 ? ~_GEN_588 & ldq_12_bits_executed : ~_GEN_502 & ldq_12_bits_executed));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46, :1176:{30,53}, :1286:5, :1289:7, :1293:7, :1295:62, :1457:5, :1459:31, :1598:22, :1599:3, :1636:30, :1638:30]
    ldq_12_bits_succeeded <= _GEN_1947 & _GEN_1899 & _GEN_1851 & (_GEN_1695 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 5'hC ? _ldq_bits_succeeded_T : ~_GEN_708 & (dis_ld_val_1 ? ~_GEN_588 & ldq_12_bits_succeeded : ~_GEN_502 & ldq_12_bits_succeeded)) : _GEN_472);	// @[AMOALU.scala:11:17, lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44, :1286:5, :1308:5, :1310:7, :1326:{42,72}, :1346:5, :1350:5, :1457:5, :1459:31]
    ldq_12_bits_order_fail <= _GEN_1947 & _GEN_1899 & _GEN_1851 & (_T_692 ? _GEN_768 : _T_704 ? _T_708 | _GEN_768 : _GEN_1056 | _GEN_768);	// @[lsu.scala:209:16, :304:5, :313:44, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1110:34, :1118:37, :1120:34, :1123:34, :1124:36, :1286:5, :1457:5, :1459:31]
    ldq_12_bits_observed <= _T_692 | ~_GEN_708 & (dis_ld_val_1 ? ~_GEN_588 & ldq_12_bits_observed : ~_GEN_502 & ldq_12_bits_observed);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44, :1092:34, :1093:36, :1096:30]
    ldq_12_bits_forward_std_val <= _GEN_1947 & _GEN_1899 & _GEN_1851 & (~_T_1645 & _GEN_1694 | ~_GEN_708 & (dis_ld_val_1 ? ~_GEN_588 & ldq_12_bits_forward_std_val : ~_GEN_502 & ldq_12_bits_forward_std_val));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44, :1286:5, :1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35, :1457:5, :1459:31]
    if (_GEN_1695) begin	// @[lsu.scala:1308:5, :1346:5, :1350:5]
    end
    else	// @[lsu.scala:1308:5, :1346:5, :1350:5]
      ldq_12_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[lsu.scala:209:16, :1069:36]
    ldq_13_valid <= ~_T_2029 & _GEN_1948 & _GEN_1900 & (_GEN_1815 ? ~_GEN_1755 & _GEN_711 : ~_GEN_1828 & _GEN_711);	// @[lsu.scala:209:16, :304:5, :305:44, :1426:5, :1429:7, :1430:32, :1457:5, :1459:31, :1464:38, :1598:22, :1599:3, :1636:30]
    if (_GEN_710) begin	// @[lsu.scala:304:5, :305:44]
      ldq_13_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_rvc <= io_core_dis_uops_2_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_2_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_is_load <= io_core_dis_uops_2_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_is_sta <= io_core_dis_uops_2_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_is_std <= io_core_dis_uops_2_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_iw_p1_poisoned <= io_core_dis_uops_2_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_iw_p2_poisoned <= io_core_dis_uops_2_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_br <= io_core_dis_uops_2_bits_is_br;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_jalr <= io_core_dis_uops_2_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_jal <= io_core_dis_uops_2_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_sfb <= io_core_dis_uops_2_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_edge_inst <= io_core_dis_uops_2_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_taken <= io_core_dis_uops_2_bits_taken;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_prs1_busy <= io_core_dis_uops_2_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_prs2_busy <= io_core_dis_uops_2_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_prs3_busy <= io_core_dis_uops_2_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_bypassable <= io_core_dis_uops_2_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_mem_signed <= io_core_dis_uops_2_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_fence <= io_core_dis_uops_2_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_fencei <= io_core_dis_uops_2_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_amo <= io_core_dis_uops_2_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_uses_ldq <= io_core_dis_uops_2_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_uses_stq <= io_core_dis_uops_2_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_sys_pc2epc <= io_core_dis_uops_2_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_unique <= io_core_dis_uops_2_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_flush_on_commit <= io_core_dis_uops_2_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ldst_is_rs1 <= io_core_dis_uops_2_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ldst_val <= io_core_dis_uops_2_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_frs3_en <= io_core_dis_uops_2_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_fp_val <= io_core_dis_uops_2_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_fp_single <= io_core_dis_uops_2_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_xcpt_pf_if <= io_core_dis_uops_2_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_xcpt_ae_if <= io_core_dis_uops_2_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_xcpt_ma_if <= io_core_dis_uops_2_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_bp_debug_if <= io_core_dis_uops_2_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_bp_xcpt_if <= io_core_dis_uops_2_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_13_bits_st_dep_mask <= _GEN_683;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_13_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_13_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_13_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_13_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_13_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_624) begin	// @[lsu.scala:304:5, :306:44]
      ldq_13_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_13_bits_st_dep_mask <= _GEN_562;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_13_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_13_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_13_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_503) begin	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_13_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_13_bits_st_dep_mask <= _GEN_489;	// @[lsu.scala:209:16, :260:33]
      ldq_13_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_13_bits_st_dep_mask <= _GEN_488 & ldq_13_bits_st_dep_mask;	// @[lsu.scala:209:16, :260:33, :277:5, :278:31]
    if (ldq_13_valid)	// @[lsu.scala:209:16]
      ldq_13_bits_uop_br_mask <= ldq_13_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:209:16, util.scala:85:27, :89:21]
    else if (_GEN_710)	// @[lsu.scala:304:5, :305:44]
      ldq_13_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_624)	// @[lsu.scala:304:5, :306:44]
      ldq_13_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_503)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_13_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:209:16]
    if (_GEN_902) begin	// @[lsu.scala:304:5, :838:5, :840:45]
      if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
        ldq_13_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:209:16]
      else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_13_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:209:16, :465:79]
      else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_13_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:209:16, :478:79]
      else	// @[lsu.scala:536:61]
        ldq_13_bits_uop_pdst <= 7'h0;	// @[lsu.scala:209:16]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          ldq_13_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          ldq_13_bits_addr_bits <= _GEN_296;	// @[lsu.scala:209:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_13_bits_addr_bits <= _GEN_184;	// @[lsu.scala:209:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_13_bits_addr_bits <= _GEN_193;	// @[lsu.scala:209:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          ldq_13_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:209:16, :242:34]
        else	// @[lsu.scala:536:61]
          ldq_13_bits_addr_bits <= 40'h0;	// @[lsu.scala:209:16]
      end
      else	// @[lsu.scala:710:58]
        ldq_13_bits_addr_bits <= _GEN_297;	// @[lsu.scala:209:16, :770:30]
      ldq_13_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:209:16, :710:58]
      ldq_13_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[lsu.scala:209:16, :844:71]
    end
    else if (_GEN_710)	// @[lsu.scala:304:5, :305:44]
      ldq_13_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_624)	// @[lsu.scala:304:5, :306:44]
      ldq_13_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_503)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_13_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:209:16]
    if (_GEN_745)	// @[lsu.scala:209:16, :304:5, :306:44]
      ldq_13_bits_uop_ppred <= 5'h0;	// @[lsu.scala:209:16]
    ldq_13_bits_uop_ppred_busy <= ~_GEN_745 & ldq_13_bits_uop_ppred_busy;	// @[lsu.scala:209:16, :304:5, :306:44]
    ldq_13_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 5'hD | (_GEN_710 ? io_core_dis_uops_2_bits_exception : _GEN_624 ? io_core_dis_uops_1_bits_exception : _GEN_503 ? io_core_dis_uops_0_bits_exception : ldq_13_bits_uop_exception);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :669:32, :673:32, :719:5, :725:7, :726:58]
    ldq_13_bits_addr_valid <= ~_T_2029 & _GEN_1948 & _GEN_1900 & (_GEN_1815 ? ~_GEN_1755 & _GEN_903 : ~_GEN_1828 & _GEN_903);	// @[lsu.scala:209:16, :304:5, :838:5, :840:45, :1426:5, :1429:7, :1430:32, :1431:32, :1457:5, :1459:31, :1464:38, :1465:38, :1598:22, :1599:3, :1636:30, :1637:30]
    ldq_13_bits_executed <= ~_T_2029 & _GEN_1948 & _GEN_1900 & _GEN_1852 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_446)) & ((_T_1561 ? (_GEN_1667 ? ~_GEN_1034 & _GEN_1656 : ~(_T_1575 & _GEN_1034) & _GEN_1656) : _GEN_1656) | ~_GEN_710 & (dis_ld_val_1 ? ~_GEN_590 & ldq_13_bits_executed : ~_GEN_503 & ldq_13_bits_executed));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46, :1176:{30,53}, :1286:5, :1289:7, :1293:7, :1295:62, :1457:5, :1459:31, :1598:22, :1599:3, :1636:30, :1638:30]
    ldq_13_bits_succeeded <= _GEN_1948 & _GEN_1900 & _GEN_1852 & (_GEN_1697 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 5'hD ? _ldq_bits_succeeded_T : ~_GEN_710 & (dis_ld_val_1 ? ~_GEN_590 & ldq_13_bits_succeeded : ~_GEN_503 & ldq_13_bits_succeeded)) : _GEN_472);	// @[AMOALU.scala:11:17, lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44, :1286:5, :1308:5, :1310:7, :1326:{42,72}, :1346:5, :1350:5, :1457:5, :1459:31]
    ldq_13_bits_order_fail <= _GEN_1948 & _GEN_1900 & _GEN_1852 & (_T_728 ? _GEN_769 : _T_740 ? _T_744 | _GEN_769 : _GEN_1057 | _GEN_769);	// @[lsu.scala:209:16, :304:5, :313:44, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1110:34, :1118:37, :1120:34, :1123:34, :1124:36, :1286:5, :1457:5, :1459:31]
    ldq_13_bits_observed <= _T_728 | ~_GEN_710 & (dis_ld_val_1 ? ~_GEN_590 & ldq_13_bits_observed : ~_GEN_503 & ldq_13_bits_observed);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44, :1092:34, :1093:36, :1096:30]
    ldq_13_bits_forward_std_val <= _GEN_1948 & _GEN_1900 & _GEN_1852 & (~_T_1645 & _GEN_1696 | ~_GEN_710 & (dis_ld_val_1 ? ~_GEN_590 & ldq_13_bits_forward_std_val : ~_GEN_503 & ldq_13_bits_forward_std_val));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44, :1286:5, :1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35, :1457:5, :1459:31]
    if (_GEN_1697) begin	// @[lsu.scala:1308:5, :1346:5, :1350:5]
    end
    else	// @[lsu.scala:1308:5, :1346:5, :1350:5]
      ldq_13_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[lsu.scala:209:16, :1069:36]
    ldq_14_valid <= ~_T_2029 & _GEN_1949 & _GEN_1901 & (_GEN_1815 ? ~_GEN_1756 & _GEN_713 : ~_GEN_1829 & _GEN_713);	// @[lsu.scala:209:16, :304:5, :305:44, :1426:5, :1429:7, :1430:32, :1457:5, :1459:31, :1464:38, :1598:22, :1599:3, :1636:30]
    if (_GEN_712) begin	// @[lsu.scala:304:5, :305:44]
      ldq_14_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_rvc <= io_core_dis_uops_2_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_2_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_is_load <= io_core_dis_uops_2_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_is_sta <= io_core_dis_uops_2_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_is_std <= io_core_dis_uops_2_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_iw_p1_poisoned <= io_core_dis_uops_2_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_iw_p2_poisoned <= io_core_dis_uops_2_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_br <= io_core_dis_uops_2_bits_is_br;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_jalr <= io_core_dis_uops_2_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_jal <= io_core_dis_uops_2_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_sfb <= io_core_dis_uops_2_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_edge_inst <= io_core_dis_uops_2_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_taken <= io_core_dis_uops_2_bits_taken;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_prs1_busy <= io_core_dis_uops_2_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_prs2_busy <= io_core_dis_uops_2_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_prs3_busy <= io_core_dis_uops_2_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_bypassable <= io_core_dis_uops_2_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_mem_signed <= io_core_dis_uops_2_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_fence <= io_core_dis_uops_2_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_fencei <= io_core_dis_uops_2_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_amo <= io_core_dis_uops_2_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_uses_ldq <= io_core_dis_uops_2_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_uses_stq <= io_core_dis_uops_2_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_sys_pc2epc <= io_core_dis_uops_2_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_unique <= io_core_dis_uops_2_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_flush_on_commit <= io_core_dis_uops_2_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ldst_is_rs1 <= io_core_dis_uops_2_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ldst_val <= io_core_dis_uops_2_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_frs3_en <= io_core_dis_uops_2_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_fp_val <= io_core_dis_uops_2_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_fp_single <= io_core_dis_uops_2_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_xcpt_pf_if <= io_core_dis_uops_2_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_xcpt_ae_if <= io_core_dis_uops_2_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_xcpt_ma_if <= io_core_dis_uops_2_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_bp_debug_if <= io_core_dis_uops_2_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_bp_xcpt_if <= io_core_dis_uops_2_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_14_bits_st_dep_mask <= _GEN_683;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_14_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_14_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_14_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_14_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_14_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_625) begin	// @[lsu.scala:304:5, :306:44]
      ldq_14_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_14_bits_st_dep_mask <= _GEN_562;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_14_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_14_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_14_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_504) begin	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_14_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_14_bits_st_dep_mask <= _GEN_489;	// @[lsu.scala:209:16, :260:33]
      ldq_14_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_14_bits_st_dep_mask <= _GEN_488 & ldq_14_bits_st_dep_mask;	// @[lsu.scala:209:16, :260:33, :277:5, :278:31]
    if (ldq_14_valid)	// @[lsu.scala:209:16]
      ldq_14_bits_uop_br_mask <= ldq_14_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:209:16, util.scala:85:27, :89:21]
    else if (_GEN_712)	// @[lsu.scala:304:5, :305:44]
      ldq_14_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_625)	// @[lsu.scala:304:5, :306:44]
      ldq_14_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_504)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_14_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:209:16]
    if (_GEN_904) begin	// @[lsu.scala:304:5, :838:5, :840:45]
      if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
        ldq_14_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:209:16]
      else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_14_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:209:16, :465:79]
      else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_14_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:209:16, :478:79]
      else	// @[lsu.scala:536:61]
        ldq_14_bits_uop_pdst <= 7'h0;	// @[lsu.scala:209:16]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          ldq_14_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          ldq_14_bits_addr_bits <= _GEN_296;	// @[lsu.scala:209:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_14_bits_addr_bits <= _GEN_184;	// @[lsu.scala:209:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_14_bits_addr_bits <= _GEN_193;	// @[lsu.scala:209:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          ldq_14_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:209:16, :242:34]
        else	// @[lsu.scala:536:61]
          ldq_14_bits_addr_bits <= 40'h0;	// @[lsu.scala:209:16]
      end
      else	// @[lsu.scala:710:58]
        ldq_14_bits_addr_bits <= _GEN_297;	// @[lsu.scala:209:16, :770:30]
      ldq_14_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:209:16, :710:58]
      ldq_14_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[lsu.scala:209:16, :844:71]
    end
    else if (_GEN_712)	// @[lsu.scala:304:5, :305:44]
      ldq_14_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_625)	// @[lsu.scala:304:5, :306:44]
      ldq_14_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_504)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_14_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:209:16]
    if (_GEN_746)	// @[lsu.scala:209:16, :304:5, :306:44]
      ldq_14_bits_uop_ppred <= 5'h0;	// @[lsu.scala:209:16]
    ldq_14_bits_uop_ppred_busy <= ~_GEN_746 & ldq_14_bits_uop_ppred_busy;	// @[lsu.scala:209:16, :304:5, :306:44]
    ldq_14_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 5'hE | (_GEN_712 ? io_core_dis_uops_2_bits_exception : _GEN_625 ? io_core_dis_uops_1_bits_exception : _GEN_504 ? io_core_dis_uops_0_bits_exception : ldq_14_bits_uop_exception);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :669:32, :673:32, :719:5, :725:7, :726:58]
    ldq_14_bits_addr_valid <= ~_T_2029 & _GEN_1949 & _GEN_1901 & (_GEN_1815 ? ~_GEN_1756 & _GEN_905 : ~_GEN_1829 & _GEN_905);	// @[lsu.scala:209:16, :304:5, :838:5, :840:45, :1426:5, :1429:7, :1430:32, :1431:32, :1457:5, :1459:31, :1464:38, :1465:38, :1598:22, :1599:3, :1636:30, :1637:30]
    ldq_14_bits_executed <= ~_T_2029 & _GEN_1949 & _GEN_1901 & _GEN_1853 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_447)) & ((_T_1561 ? (_GEN_1667 ? ~_GEN_1035 & _GEN_1657 : ~(_T_1575 & _GEN_1035) & _GEN_1657) : _GEN_1657) | ~_GEN_712 & (dis_ld_val_1 ? ~_GEN_592 & ldq_14_bits_executed : ~_GEN_504 & ldq_14_bits_executed));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46, :1176:{30,53}, :1286:5, :1289:7, :1293:7, :1295:62, :1457:5, :1459:31, :1598:22, :1599:3, :1636:30, :1638:30]
    ldq_14_bits_succeeded <= _GEN_1949 & _GEN_1901 & _GEN_1853 & (_GEN_1699 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 5'hE ? _ldq_bits_succeeded_T : ~_GEN_712 & (dis_ld_val_1 ? ~_GEN_592 & ldq_14_bits_succeeded : ~_GEN_504 & ldq_14_bits_succeeded)) : _GEN_472);	// @[AMOALU.scala:11:17, lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44, :1286:5, :1308:5, :1310:7, :1326:{42,72}, :1346:5, :1350:5, :1457:5, :1459:31]
    ldq_14_bits_order_fail <= _GEN_1949 & _GEN_1901 & _GEN_1853 & (_T_764 ? _GEN_770 : _T_776 ? _T_780 | _GEN_770 : _GEN_1058 | _GEN_770);	// @[lsu.scala:209:16, :304:5, :313:44, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1110:34, :1118:37, :1120:34, :1123:34, :1124:36, :1286:5, :1457:5, :1459:31]
    ldq_14_bits_observed <= _T_764 | ~_GEN_712 & (dis_ld_val_1 ? ~_GEN_592 & ldq_14_bits_observed : ~_GEN_504 & ldq_14_bits_observed);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44, :1092:34, :1093:36, :1096:30]
    ldq_14_bits_forward_std_val <= _GEN_1949 & _GEN_1901 & _GEN_1853 & (~_T_1645 & _GEN_1698 | ~_GEN_712 & (dis_ld_val_1 ? ~_GEN_592 & ldq_14_bits_forward_std_val : ~_GEN_504 & ldq_14_bits_forward_std_val));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44, :1286:5, :1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35, :1457:5, :1459:31]
    if (_GEN_1699) begin	// @[lsu.scala:1308:5, :1346:5, :1350:5]
    end
    else	// @[lsu.scala:1308:5, :1346:5, :1350:5]
      ldq_14_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[lsu.scala:209:16, :1069:36]
    ldq_15_valid <= ~_T_2029 & _GEN_1950 & _GEN_1902 & (_GEN_1815 ? ~_GEN_1757 & _GEN_715 : ~_GEN_1830 & _GEN_715);	// @[lsu.scala:209:16, :304:5, :305:44, :1426:5, :1429:7, :1430:32, :1457:5, :1459:31, :1464:38, :1598:22, :1599:3, :1636:30]
    if (_GEN_714) begin	// @[lsu.scala:304:5, :305:44]
      ldq_15_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_rvc <= io_core_dis_uops_2_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_2_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_is_load <= io_core_dis_uops_2_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_is_sta <= io_core_dis_uops_2_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_is_std <= io_core_dis_uops_2_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_iw_p1_poisoned <= io_core_dis_uops_2_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_iw_p2_poisoned <= io_core_dis_uops_2_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_br <= io_core_dis_uops_2_bits_is_br;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_jalr <= io_core_dis_uops_2_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_jal <= io_core_dis_uops_2_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_sfb <= io_core_dis_uops_2_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_edge_inst <= io_core_dis_uops_2_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_taken <= io_core_dis_uops_2_bits_taken;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_prs1_busy <= io_core_dis_uops_2_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_prs2_busy <= io_core_dis_uops_2_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_prs3_busy <= io_core_dis_uops_2_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_bypassable <= io_core_dis_uops_2_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_mem_signed <= io_core_dis_uops_2_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_fence <= io_core_dis_uops_2_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_fencei <= io_core_dis_uops_2_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_amo <= io_core_dis_uops_2_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_uses_ldq <= io_core_dis_uops_2_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_uses_stq <= io_core_dis_uops_2_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_sys_pc2epc <= io_core_dis_uops_2_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_unique <= io_core_dis_uops_2_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_flush_on_commit <= io_core_dis_uops_2_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ldst_is_rs1 <= io_core_dis_uops_2_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ldst_val <= io_core_dis_uops_2_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_frs3_en <= io_core_dis_uops_2_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_fp_val <= io_core_dis_uops_2_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_fp_single <= io_core_dis_uops_2_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_xcpt_pf_if <= io_core_dis_uops_2_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_xcpt_ae_if <= io_core_dis_uops_2_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_xcpt_ma_if <= io_core_dis_uops_2_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_bp_debug_if <= io_core_dis_uops_2_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_bp_xcpt_if <= io_core_dis_uops_2_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_15_bits_st_dep_mask <= _GEN_683;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_15_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_15_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_15_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_15_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_15_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_626) begin	// @[lsu.scala:304:5, :306:44]
      ldq_15_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_15_bits_st_dep_mask <= _GEN_562;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_15_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_15_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_15_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_505) begin	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_15_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_15_bits_st_dep_mask <= _GEN_489;	// @[lsu.scala:209:16, :260:33]
      ldq_15_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_15_bits_st_dep_mask <= _GEN_488 & ldq_15_bits_st_dep_mask;	// @[lsu.scala:209:16, :260:33, :277:5, :278:31]
    if (ldq_15_valid)	// @[lsu.scala:209:16]
      ldq_15_bits_uop_br_mask <= ldq_15_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:209:16, util.scala:85:27, :89:21]
    else if (_GEN_714)	// @[lsu.scala:304:5, :305:44]
      ldq_15_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_626)	// @[lsu.scala:304:5, :306:44]
      ldq_15_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_505)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_15_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:209:16]
    if (_GEN_906) begin	// @[lsu.scala:304:5, :838:5, :840:45]
      if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
        ldq_15_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:209:16]
      else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_15_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:209:16, :465:79]
      else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_15_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:209:16, :478:79]
      else	// @[lsu.scala:536:61]
        ldq_15_bits_uop_pdst <= 7'h0;	// @[lsu.scala:209:16]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          ldq_15_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          ldq_15_bits_addr_bits <= _GEN_296;	// @[lsu.scala:209:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_15_bits_addr_bits <= _GEN_184;	// @[lsu.scala:209:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_15_bits_addr_bits <= _GEN_193;	// @[lsu.scala:209:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          ldq_15_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:209:16, :242:34]
        else	// @[lsu.scala:536:61]
          ldq_15_bits_addr_bits <= 40'h0;	// @[lsu.scala:209:16]
      end
      else	// @[lsu.scala:710:58]
        ldq_15_bits_addr_bits <= _GEN_297;	// @[lsu.scala:209:16, :770:30]
      ldq_15_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:209:16, :710:58]
      ldq_15_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[lsu.scala:209:16, :844:71]
    end
    else if (_GEN_714)	// @[lsu.scala:304:5, :305:44]
      ldq_15_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_626)	// @[lsu.scala:304:5, :306:44]
      ldq_15_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_505)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_15_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:209:16]
    if (_GEN_747)	// @[lsu.scala:209:16, :304:5, :306:44]
      ldq_15_bits_uop_ppred <= 5'h0;	// @[lsu.scala:209:16]
    ldq_15_bits_uop_ppred_busy <= ~_GEN_747 & ldq_15_bits_uop_ppred_busy;	// @[lsu.scala:209:16, :304:5, :306:44]
    ldq_15_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 5'hF | (_GEN_714 ? io_core_dis_uops_2_bits_exception : _GEN_626 ? io_core_dis_uops_1_bits_exception : _GEN_505 ? io_core_dis_uops_0_bits_exception : ldq_15_bits_uop_exception);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :669:32, :673:32, :719:5, :725:7, :726:58]
    ldq_15_bits_addr_valid <= ~_T_2029 & _GEN_1950 & _GEN_1902 & (_GEN_1815 ? ~_GEN_1757 & _GEN_907 : ~_GEN_1830 & _GEN_907);	// @[lsu.scala:209:16, :304:5, :838:5, :840:45, :1426:5, :1429:7, :1430:32, :1431:32, :1457:5, :1459:31, :1464:38, :1465:38, :1598:22, :1599:3, :1636:30, :1637:30]
    ldq_15_bits_executed <= ~_T_2029 & _GEN_1950 & _GEN_1902 & _GEN_1854 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_448)) & ((_T_1561 ? (_GEN_1667 ? ~_GEN_1036 & _GEN_1658 : ~(_T_1575 & _GEN_1036) & _GEN_1658) : _GEN_1658) | ~_GEN_714 & (dis_ld_val_1 ? ~_GEN_594 & ldq_15_bits_executed : ~_GEN_505 & ldq_15_bits_executed));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46, :1176:{30,53}, :1286:5, :1289:7, :1293:7, :1295:62, :1457:5, :1459:31, :1598:22, :1599:3, :1636:30, :1638:30]
    ldq_15_bits_succeeded <= _GEN_1950 & _GEN_1902 & _GEN_1854 & (_GEN_1701 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 5'hF ? _ldq_bits_succeeded_T : ~_GEN_714 & (dis_ld_val_1 ? ~_GEN_594 & ldq_15_bits_succeeded : ~_GEN_505 & ldq_15_bits_succeeded)) : _GEN_472);	// @[AMOALU.scala:11:17, lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44, :1286:5, :1308:5, :1310:7, :1326:{42,72}, :1346:5, :1350:5, :1457:5, :1459:31]
    ldq_15_bits_order_fail <= _GEN_1950 & _GEN_1902 & _GEN_1854 & (_T_800 ? _GEN_771 : _T_812 ? _T_816 | _GEN_771 : _GEN_1059 | _GEN_771);	// @[lsu.scala:209:16, :304:5, :313:44, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1110:34, :1118:37, :1120:34, :1123:34, :1124:36, :1286:5, :1457:5, :1459:31]
    ldq_15_bits_observed <= _T_800 | ~_GEN_714 & (dis_ld_val_1 ? ~_GEN_594 & ldq_15_bits_observed : ~_GEN_505 & ldq_15_bits_observed);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44, :1092:34, :1093:36, :1096:30]
    ldq_15_bits_forward_std_val <= _GEN_1950 & _GEN_1902 & _GEN_1854 & (~_T_1645 & _GEN_1700 | ~_GEN_714 & (dis_ld_val_1 ? ~_GEN_594 & ldq_15_bits_forward_std_val : ~_GEN_505 & ldq_15_bits_forward_std_val));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44, :1286:5, :1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35, :1457:5, :1459:31]
    if (_GEN_1701) begin	// @[lsu.scala:1308:5, :1346:5, :1350:5]
    end
    else	// @[lsu.scala:1308:5, :1346:5, :1350:5]
      ldq_15_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[lsu.scala:209:16, :1069:36]
    ldq_16_valid <= ~_T_2029 & _GEN_1951 & _GEN_1903 & (_GEN_1815 ? ~_GEN_1758 & _GEN_717 : ~_GEN_1831 & _GEN_717);	// @[lsu.scala:209:16, :304:5, :305:44, :1426:5, :1429:7, :1430:32, :1457:5, :1459:31, :1464:38, :1598:22, :1599:3, :1636:30]
    if (_GEN_716) begin	// @[lsu.scala:304:5, :305:44]
      ldq_16_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_is_rvc <= io_core_dis_uops_2_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_2_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ctrl_is_load <= io_core_dis_uops_2_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ctrl_is_sta <= io_core_dis_uops_2_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ctrl_is_std <= io_core_dis_uops_2_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_iw_p1_poisoned <= io_core_dis_uops_2_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_iw_p2_poisoned <= io_core_dis_uops_2_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_is_br <= io_core_dis_uops_2_bits_is_br;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_is_jalr <= io_core_dis_uops_2_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_is_jal <= io_core_dis_uops_2_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_is_sfb <= io_core_dis_uops_2_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_edge_inst <= io_core_dis_uops_2_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_taken <= io_core_dis_uops_2_bits_taken;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_prs1_busy <= io_core_dis_uops_2_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_prs2_busy <= io_core_dis_uops_2_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_prs3_busy <= io_core_dis_uops_2_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_bypassable <= io_core_dis_uops_2_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_mem_signed <= io_core_dis_uops_2_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_is_fence <= io_core_dis_uops_2_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_is_fencei <= io_core_dis_uops_2_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_is_amo <= io_core_dis_uops_2_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_uses_ldq <= io_core_dis_uops_2_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_uses_stq <= io_core_dis_uops_2_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_is_sys_pc2epc <= io_core_dis_uops_2_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_is_unique <= io_core_dis_uops_2_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_flush_on_commit <= io_core_dis_uops_2_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ldst_is_rs1 <= io_core_dis_uops_2_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ldst_val <= io_core_dis_uops_2_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_frs3_en <= io_core_dis_uops_2_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_fp_val <= io_core_dis_uops_2_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_fp_single <= io_core_dis_uops_2_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_xcpt_pf_if <= io_core_dis_uops_2_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_xcpt_ae_if <= io_core_dis_uops_2_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_xcpt_ma_if <= io_core_dis_uops_2_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_bp_debug_if <= io_core_dis_uops_2_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_bp_xcpt_if <= io_core_dis_uops_2_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_16_bits_st_dep_mask <= _GEN_683;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_16_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_16_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_16_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_16_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_16_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_627) begin	// @[lsu.scala:304:5, :306:44]
      ldq_16_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_16_bits_st_dep_mask <= _GEN_562;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_16_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_16_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_16_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_506) begin	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_16_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_16_bits_st_dep_mask <= _GEN_489;	// @[lsu.scala:209:16, :260:33]
      ldq_16_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_16_bits_st_dep_mask <= _GEN_488 & ldq_16_bits_st_dep_mask;	// @[lsu.scala:209:16, :260:33, :277:5, :278:31]
    if (ldq_16_valid)	// @[lsu.scala:209:16]
      ldq_16_bits_uop_br_mask <= ldq_16_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:209:16, util.scala:85:27, :89:21]
    else if (_GEN_716)	// @[lsu.scala:304:5, :305:44]
      ldq_16_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_627)	// @[lsu.scala:304:5, :306:44]
      ldq_16_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_506)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_16_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:209:16]
    if (_GEN_908) begin	// @[lsu.scala:304:5, :838:5, :840:45]
      if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
        ldq_16_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:209:16]
      else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_16_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:209:16, :465:79]
      else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_16_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:209:16, :478:79]
      else	// @[lsu.scala:536:61]
        ldq_16_bits_uop_pdst <= 7'h0;	// @[lsu.scala:209:16]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          ldq_16_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          ldq_16_bits_addr_bits <= _GEN_296;	// @[lsu.scala:209:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_16_bits_addr_bits <= _GEN_184;	// @[lsu.scala:209:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_16_bits_addr_bits <= _GEN_193;	// @[lsu.scala:209:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          ldq_16_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:209:16, :242:34]
        else	// @[lsu.scala:536:61]
          ldq_16_bits_addr_bits <= 40'h0;	// @[lsu.scala:209:16]
      end
      else	// @[lsu.scala:710:58]
        ldq_16_bits_addr_bits <= _GEN_297;	// @[lsu.scala:209:16, :770:30]
      ldq_16_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:209:16, :710:58]
      ldq_16_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[lsu.scala:209:16, :844:71]
    end
    else if (_GEN_716)	// @[lsu.scala:304:5, :305:44]
      ldq_16_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_627)	// @[lsu.scala:304:5, :306:44]
      ldq_16_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_506)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_16_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:209:16]
    if (_GEN_748)	// @[lsu.scala:209:16, :304:5, :306:44]
      ldq_16_bits_uop_ppred <= 5'h0;	// @[lsu.scala:209:16]
    ldq_16_bits_uop_ppred_busy <= ~_GEN_748 & ldq_16_bits_uop_ppred_busy;	// @[lsu.scala:209:16, :304:5, :306:44]
    ldq_16_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 5'h10 | (_GEN_716 ? io_core_dis_uops_2_bits_exception : _GEN_627 ? io_core_dis_uops_1_bits_exception : _GEN_506 ? io_core_dis_uops_0_bits_exception : ldq_16_bits_uop_exception);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :669:32, :673:32, :719:5, :725:7, :726:58]
    ldq_16_bits_addr_valid <= ~_T_2029 & _GEN_1951 & _GEN_1903 & (_GEN_1815 ? ~_GEN_1758 & _GEN_909 : ~_GEN_1831 & _GEN_909);	// @[lsu.scala:209:16, :304:5, :838:5, :840:45, :1426:5, :1429:7, :1430:32, :1431:32, :1457:5, :1459:31, :1464:38, :1465:38, :1598:22, :1599:3, :1636:30, :1637:30]
    ldq_16_bits_executed <= ~_T_2029 & _GEN_1951 & _GEN_1903 & _GEN_1855 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_449)) & ((_T_1561 ? (_GEN_1667 ? ~_GEN_1037 & _GEN_1659 : ~(_T_1575 & _GEN_1037) & _GEN_1659) : _GEN_1659) | ~_GEN_716 & (dis_ld_val_1 ? ~_GEN_596 & ldq_16_bits_executed : ~_GEN_506 & ldq_16_bits_executed));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46, :1176:{30,53}, :1286:5, :1289:7, :1293:7, :1295:62, :1457:5, :1459:31, :1598:22, :1599:3, :1636:30, :1638:30]
    ldq_16_bits_succeeded <= _GEN_1951 & _GEN_1903 & _GEN_1855 & (_GEN_1703 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 5'h10 ? _ldq_bits_succeeded_T : ~_GEN_716 & (dis_ld_val_1 ? ~_GEN_596 & ldq_16_bits_succeeded : ~_GEN_506 & ldq_16_bits_succeeded)) : _GEN_472);	// @[AMOALU.scala:11:17, lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44, :1286:5, :1308:5, :1310:7, :1326:{42,72}, :1346:5, :1350:5, :1457:5, :1459:31]
    ldq_16_bits_order_fail <= _GEN_1951 & _GEN_1903 & _GEN_1855 & (_T_836 ? _GEN_772 : _T_848 ? _T_852 | _GEN_772 : _GEN_1060 | _GEN_772);	// @[lsu.scala:209:16, :304:5, :313:44, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1110:34, :1118:37, :1120:34, :1123:34, :1124:36, :1286:5, :1457:5, :1459:31]
    ldq_16_bits_observed <= _T_836 | ~_GEN_716 & (dis_ld_val_1 ? ~_GEN_596 & ldq_16_bits_observed : ~_GEN_506 & ldq_16_bits_observed);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44, :1092:34, :1093:36, :1096:30]
    ldq_16_bits_forward_std_val <= _GEN_1951 & _GEN_1903 & _GEN_1855 & (~_T_1645 & _GEN_1702 | ~_GEN_716 & (dis_ld_val_1 ? ~_GEN_596 & ldq_16_bits_forward_std_val : ~_GEN_506 & ldq_16_bits_forward_std_val));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44, :1286:5, :1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35, :1457:5, :1459:31]
    if (_GEN_1703) begin	// @[lsu.scala:1308:5, :1346:5, :1350:5]
    end
    else	// @[lsu.scala:1308:5, :1346:5, :1350:5]
      ldq_16_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[lsu.scala:209:16, :1069:36]
    ldq_17_valid <= ~_T_2029 & _GEN_1952 & _GEN_1904 & (_GEN_1815 ? ~_GEN_1759 & _GEN_719 : ~_GEN_1832 & _GEN_719);	// @[lsu.scala:209:16, :304:5, :305:44, :1426:5, :1429:7, :1430:32, :1457:5, :1459:31, :1464:38, :1598:22, :1599:3, :1636:30]
    if (_GEN_718) begin	// @[lsu.scala:304:5, :305:44]
      ldq_17_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_is_rvc <= io_core_dis_uops_2_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_2_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ctrl_is_load <= io_core_dis_uops_2_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ctrl_is_sta <= io_core_dis_uops_2_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ctrl_is_std <= io_core_dis_uops_2_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_iw_p1_poisoned <= io_core_dis_uops_2_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_iw_p2_poisoned <= io_core_dis_uops_2_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_is_br <= io_core_dis_uops_2_bits_is_br;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_is_jalr <= io_core_dis_uops_2_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_is_jal <= io_core_dis_uops_2_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_is_sfb <= io_core_dis_uops_2_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_edge_inst <= io_core_dis_uops_2_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_taken <= io_core_dis_uops_2_bits_taken;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_prs1_busy <= io_core_dis_uops_2_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_prs2_busy <= io_core_dis_uops_2_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_prs3_busy <= io_core_dis_uops_2_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_bypassable <= io_core_dis_uops_2_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_mem_signed <= io_core_dis_uops_2_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_is_fence <= io_core_dis_uops_2_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_is_fencei <= io_core_dis_uops_2_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_is_amo <= io_core_dis_uops_2_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_uses_ldq <= io_core_dis_uops_2_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_uses_stq <= io_core_dis_uops_2_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_is_sys_pc2epc <= io_core_dis_uops_2_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_is_unique <= io_core_dis_uops_2_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_flush_on_commit <= io_core_dis_uops_2_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ldst_is_rs1 <= io_core_dis_uops_2_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ldst_val <= io_core_dis_uops_2_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_frs3_en <= io_core_dis_uops_2_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_fp_val <= io_core_dis_uops_2_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_fp_single <= io_core_dis_uops_2_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_xcpt_pf_if <= io_core_dis_uops_2_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_xcpt_ae_if <= io_core_dis_uops_2_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_xcpt_ma_if <= io_core_dis_uops_2_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_bp_debug_if <= io_core_dis_uops_2_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_bp_xcpt_if <= io_core_dis_uops_2_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_17_bits_st_dep_mask <= _GEN_683;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_17_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_17_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_17_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_17_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_17_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_628) begin	// @[lsu.scala:304:5, :306:44]
      ldq_17_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_17_bits_st_dep_mask <= _GEN_562;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_17_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_17_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_17_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_507) begin	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_17_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_17_bits_st_dep_mask <= _GEN_489;	// @[lsu.scala:209:16, :260:33]
      ldq_17_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_17_bits_st_dep_mask <= _GEN_488 & ldq_17_bits_st_dep_mask;	// @[lsu.scala:209:16, :260:33, :277:5, :278:31]
    if (ldq_17_valid)	// @[lsu.scala:209:16]
      ldq_17_bits_uop_br_mask <= ldq_17_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:209:16, util.scala:85:27, :89:21]
    else if (_GEN_718)	// @[lsu.scala:304:5, :305:44]
      ldq_17_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_628)	// @[lsu.scala:304:5, :306:44]
      ldq_17_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_507)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_17_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:209:16]
    if (_GEN_910) begin	// @[lsu.scala:304:5, :838:5, :840:45]
      if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
        ldq_17_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:209:16]
      else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_17_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:209:16, :465:79]
      else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_17_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:209:16, :478:79]
      else	// @[lsu.scala:536:61]
        ldq_17_bits_uop_pdst <= 7'h0;	// @[lsu.scala:209:16]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          ldq_17_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          ldq_17_bits_addr_bits <= _GEN_296;	// @[lsu.scala:209:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_17_bits_addr_bits <= _GEN_184;	// @[lsu.scala:209:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_17_bits_addr_bits <= _GEN_193;	// @[lsu.scala:209:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          ldq_17_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:209:16, :242:34]
        else	// @[lsu.scala:536:61]
          ldq_17_bits_addr_bits <= 40'h0;	// @[lsu.scala:209:16]
      end
      else	// @[lsu.scala:710:58]
        ldq_17_bits_addr_bits <= _GEN_297;	// @[lsu.scala:209:16, :770:30]
      ldq_17_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:209:16, :710:58]
      ldq_17_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[lsu.scala:209:16, :844:71]
    end
    else if (_GEN_718)	// @[lsu.scala:304:5, :305:44]
      ldq_17_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_628)	// @[lsu.scala:304:5, :306:44]
      ldq_17_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_507)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_17_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:209:16]
    if (_GEN_749)	// @[lsu.scala:209:16, :304:5, :306:44]
      ldq_17_bits_uop_ppred <= 5'h0;	// @[lsu.scala:209:16]
    ldq_17_bits_uop_ppred_busy <= ~_GEN_749 & ldq_17_bits_uop_ppred_busy;	// @[lsu.scala:209:16, :304:5, :306:44]
    ldq_17_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 5'h11 | (_GEN_718 ? io_core_dis_uops_2_bits_exception : _GEN_628 ? io_core_dis_uops_1_bits_exception : _GEN_507 ? io_core_dis_uops_0_bits_exception : ldq_17_bits_uop_exception);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :669:32, :673:32, :719:5, :725:7, :726:58]
    ldq_17_bits_addr_valid <= ~_T_2029 & _GEN_1952 & _GEN_1904 & (_GEN_1815 ? ~_GEN_1759 & _GEN_911 : ~_GEN_1832 & _GEN_911);	// @[lsu.scala:209:16, :304:5, :838:5, :840:45, :1426:5, :1429:7, :1430:32, :1431:32, :1457:5, :1459:31, :1464:38, :1465:38, :1598:22, :1599:3, :1636:30, :1637:30]
    ldq_17_bits_executed <= ~_T_2029 & _GEN_1952 & _GEN_1904 & _GEN_1856 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_450)) & ((_T_1561 ? (_GEN_1667 ? ~_GEN_1038 & _GEN_1660 : ~(_T_1575 & _GEN_1038) & _GEN_1660) : _GEN_1660) | ~_GEN_718 & (dis_ld_val_1 ? ~_GEN_598 & ldq_17_bits_executed : ~_GEN_507 & ldq_17_bits_executed));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46, :1176:{30,53}, :1286:5, :1289:7, :1293:7, :1295:62, :1457:5, :1459:31, :1598:22, :1599:3, :1636:30, :1638:30]
    ldq_17_bits_succeeded <= _GEN_1952 & _GEN_1904 & _GEN_1856 & (_GEN_1705 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 5'h11 ? _ldq_bits_succeeded_T : ~_GEN_718 & (dis_ld_val_1 ? ~_GEN_598 & ldq_17_bits_succeeded : ~_GEN_507 & ldq_17_bits_succeeded)) : _GEN_472);	// @[AMOALU.scala:11:17, lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44, :1286:5, :1308:5, :1310:7, :1326:{42,72}, :1346:5, :1350:5, :1457:5, :1459:31]
    ldq_17_bits_order_fail <= _GEN_1952 & _GEN_1904 & _GEN_1856 & (_T_872 ? _GEN_773 : _T_884 ? _T_888 | _GEN_773 : _GEN_1061 | _GEN_773);	// @[lsu.scala:209:16, :304:5, :313:44, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1110:34, :1118:37, :1120:34, :1123:34, :1124:36, :1286:5, :1457:5, :1459:31]
    ldq_17_bits_observed <= _T_872 | ~_GEN_718 & (dis_ld_val_1 ? ~_GEN_598 & ldq_17_bits_observed : ~_GEN_507 & ldq_17_bits_observed);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44, :1092:34, :1093:36, :1096:30]
    ldq_17_bits_forward_std_val <= _GEN_1952 & _GEN_1904 & _GEN_1856 & (~_T_1645 & _GEN_1704 | ~_GEN_718 & (dis_ld_val_1 ? ~_GEN_598 & ldq_17_bits_forward_std_val : ~_GEN_507 & ldq_17_bits_forward_std_val));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44, :1286:5, :1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35, :1457:5, :1459:31]
    if (_GEN_1705) begin	// @[lsu.scala:1308:5, :1346:5, :1350:5]
    end
    else	// @[lsu.scala:1308:5, :1346:5, :1350:5]
      ldq_17_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[lsu.scala:209:16, :1069:36]
    ldq_18_valid <= ~_T_2029 & _GEN_1953 & _GEN_1905 & (_GEN_1815 ? ~_GEN_1760 & _GEN_721 : ~_GEN_1833 & _GEN_721);	// @[lsu.scala:209:16, :304:5, :305:44, :1426:5, :1429:7, :1430:32, :1457:5, :1459:31, :1464:38, :1598:22, :1599:3, :1636:30]
    if (_GEN_720) begin	// @[lsu.scala:304:5, :305:44]
      ldq_18_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_is_rvc <= io_core_dis_uops_2_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_2_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ctrl_is_load <= io_core_dis_uops_2_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ctrl_is_sta <= io_core_dis_uops_2_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ctrl_is_std <= io_core_dis_uops_2_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_iw_p1_poisoned <= io_core_dis_uops_2_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_iw_p2_poisoned <= io_core_dis_uops_2_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_is_br <= io_core_dis_uops_2_bits_is_br;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_is_jalr <= io_core_dis_uops_2_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_is_jal <= io_core_dis_uops_2_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_is_sfb <= io_core_dis_uops_2_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_edge_inst <= io_core_dis_uops_2_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_taken <= io_core_dis_uops_2_bits_taken;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_prs1_busy <= io_core_dis_uops_2_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_prs2_busy <= io_core_dis_uops_2_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_prs3_busy <= io_core_dis_uops_2_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_bypassable <= io_core_dis_uops_2_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_mem_signed <= io_core_dis_uops_2_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_is_fence <= io_core_dis_uops_2_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_is_fencei <= io_core_dis_uops_2_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_is_amo <= io_core_dis_uops_2_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_uses_ldq <= io_core_dis_uops_2_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_uses_stq <= io_core_dis_uops_2_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_is_sys_pc2epc <= io_core_dis_uops_2_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_is_unique <= io_core_dis_uops_2_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_flush_on_commit <= io_core_dis_uops_2_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ldst_is_rs1 <= io_core_dis_uops_2_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ldst_val <= io_core_dis_uops_2_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_frs3_en <= io_core_dis_uops_2_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_fp_val <= io_core_dis_uops_2_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_fp_single <= io_core_dis_uops_2_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_xcpt_pf_if <= io_core_dis_uops_2_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_xcpt_ae_if <= io_core_dis_uops_2_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_xcpt_ma_if <= io_core_dis_uops_2_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_bp_debug_if <= io_core_dis_uops_2_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_bp_xcpt_if <= io_core_dis_uops_2_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_18_bits_st_dep_mask <= _GEN_683;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_18_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_18_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_18_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_18_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_18_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_629) begin	// @[lsu.scala:304:5, :306:44]
      ldq_18_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_18_bits_st_dep_mask <= _GEN_562;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_18_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_18_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_18_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_508) begin	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_18_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_18_bits_st_dep_mask <= _GEN_489;	// @[lsu.scala:209:16, :260:33]
      ldq_18_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_18_bits_st_dep_mask <= _GEN_488 & ldq_18_bits_st_dep_mask;	// @[lsu.scala:209:16, :260:33, :277:5, :278:31]
    if (ldq_18_valid)	// @[lsu.scala:209:16]
      ldq_18_bits_uop_br_mask <= ldq_18_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:209:16, util.scala:85:27, :89:21]
    else if (_GEN_720)	// @[lsu.scala:304:5, :305:44]
      ldq_18_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_629)	// @[lsu.scala:304:5, :306:44]
      ldq_18_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_508)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_18_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:209:16]
    if (_GEN_912) begin	// @[lsu.scala:304:5, :838:5, :840:45]
      if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
        ldq_18_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:209:16]
      else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_18_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:209:16, :465:79]
      else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_18_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:209:16, :478:79]
      else	// @[lsu.scala:536:61]
        ldq_18_bits_uop_pdst <= 7'h0;	// @[lsu.scala:209:16]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          ldq_18_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          ldq_18_bits_addr_bits <= _GEN_296;	// @[lsu.scala:209:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_18_bits_addr_bits <= _GEN_184;	// @[lsu.scala:209:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_18_bits_addr_bits <= _GEN_193;	// @[lsu.scala:209:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          ldq_18_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:209:16, :242:34]
        else	// @[lsu.scala:536:61]
          ldq_18_bits_addr_bits <= 40'h0;	// @[lsu.scala:209:16]
      end
      else	// @[lsu.scala:710:58]
        ldq_18_bits_addr_bits <= _GEN_297;	// @[lsu.scala:209:16, :770:30]
      ldq_18_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:209:16, :710:58]
      ldq_18_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[lsu.scala:209:16, :844:71]
    end
    else if (_GEN_720)	// @[lsu.scala:304:5, :305:44]
      ldq_18_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_629)	// @[lsu.scala:304:5, :306:44]
      ldq_18_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_508)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_18_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:209:16]
    if (_GEN_750)	// @[lsu.scala:209:16, :304:5, :306:44]
      ldq_18_bits_uop_ppred <= 5'h0;	// @[lsu.scala:209:16]
    ldq_18_bits_uop_ppred_busy <= ~_GEN_750 & ldq_18_bits_uop_ppred_busy;	// @[lsu.scala:209:16, :304:5, :306:44]
    ldq_18_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 5'h12 | (_GEN_720 ? io_core_dis_uops_2_bits_exception : _GEN_629 ? io_core_dis_uops_1_bits_exception : _GEN_508 ? io_core_dis_uops_0_bits_exception : ldq_18_bits_uop_exception);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :669:32, :673:32, :719:5, :725:7, :726:58]
    ldq_18_bits_addr_valid <= ~_T_2029 & _GEN_1953 & _GEN_1905 & (_GEN_1815 ? ~_GEN_1760 & _GEN_913 : ~_GEN_1833 & _GEN_913);	// @[lsu.scala:209:16, :304:5, :838:5, :840:45, :1426:5, :1429:7, :1430:32, :1431:32, :1457:5, :1459:31, :1464:38, :1465:38, :1598:22, :1599:3, :1636:30, :1637:30]
    ldq_18_bits_executed <= ~_T_2029 & _GEN_1953 & _GEN_1905 & _GEN_1857 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_451)) & ((_T_1561 ? (_GEN_1667 ? ~_GEN_1039 & _GEN_1661 : ~(_T_1575 & _GEN_1039) & _GEN_1661) : _GEN_1661) | ~_GEN_720 & (dis_ld_val_1 ? ~_GEN_600 & ldq_18_bits_executed : ~_GEN_508 & ldq_18_bits_executed));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46, :1176:{30,53}, :1286:5, :1289:7, :1293:7, :1295:62, :1457:5, :1459:31, :1598:22, :1599:3, :1636:30, :1638:30]
    ldq_18_bits_succeeded <= _GEN_1953 & _GEN_1905 & _GEN_1857 & (_GEN_1707 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 5'h12 ? _ldq_bits_succeeded_T : ~_GEN_720 & (dis_ld_val_1 ? ~_GEN_600 & ldq_18_bits_succeeded : ~_GEN_508 & ldq_18_bits_succeeded)) : _GEN_472);	// @[AMOALU.scala:11:17, lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44, :1286:5, :1308:5, :1310:7, :1326:{42,72}, :1346:5, :1350:5, :1457:5, :1459:31]
    ldq_18_bits_order_fail <= _GEN_1953 & _GEN_1905 & _GEN_1857 & (_T_908 ? _GEN_774 : _T_920 ? _T_924 | _GEN_774 : _GEN_1062 | _GEN_774);	// @[lsu.scala:209:16, :304:5, :313:44, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1110:34, :1118:37, :1120:34, :1123:34, :1124:36, :1286:5, :1457:5, :1459:31]
    ldq_18_bits_observed <= _T_908 | ~_GEN_720 & (dis_ld_val_1 ? ~_GEN_600 & ldq_18_bits_observed : ~_GEN_508 & ldq_18_bits_observed);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44, :1092:34, :1093:36, :1096:30]
    ldq_18_bits_forward_std_val <= _GEN_1953 & _GEN_1905 & _GEN_1857 & (~_T_1645 & _GEN_1706 | ~_GEN_720 & (dis_ld_val_1 ? ~_GEN_600 & ldq_18_bits_forward_std_val : ~_GEN_508 & ldq_18_bits_forward_std_val));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44, :1286:5, :1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35, :1457:5, :1459:31]
    if (_GEN_1707) begin	// @[lsu.scala:1308:5, :1346:5, :1350:5]
    end
    else	// @[lsu.scala:1308:5, :1346:5, :1350:5]
      ldq_18_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[lsu.scala:209:16, :1069:36]
    ldq_19_valid <= ~_T_2029 & _GEN_1954 & _GEN_1906 & (_GEN_1815 ? ~_GEN_1761 & _GEN_723 : ~_GEN_1834 & _GEN_723);	// @[lsu.scala:209:16, :304:5, :305:44, :1426:5, :1429:7, :1430:32, :1457:5, :1459:31, :1464:38, :1598:22, :1599:3, :1636:30]
    if (_GEN_722) begin	// @[lsu.scala:304:5, :305:44]
      ldq_19_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_is_rvc <= io_core_dis_uops_2_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_2_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ctrl_is_load <= io_core_dis_uops_2_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ctrl_is_sta <= io_core_dis_uops_2_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ctrl_is_std <= io_core_dis_uops_2_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_iw_p1_poisoned <= io_core_dis_uops_2_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_iw_p2_poisoned <= io_core_dis_uops_2_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_is_br <= io_core_dis_uops_2_bits_is_br;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_is_jalr <= io_core_dis_uops_2_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_is_jal <= io_core_dis_uops_2_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_is_sfb <= io_core_dis_uops_2_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_edge_inst <= io_core_dis_uops_2_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_taken <= io_core_dis_uops_2_bits_taken;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_prs1_busy <= io_core_dis_uops_2_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_prs2_busy <= io_core_dis_uops_2_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_prs3_busy <= io_core_dis_uops_2_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_bypassable <= io_core_dis_uops_2_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_mem_signed <= io_core_dis_uops_2_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_is_fence <= io_core_dis_uops_2_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_is_fencei <= io_core_dis_uops_2_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_is_amo <= io_core_dis_uops_2_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_uses_ldq <= io_core_dis_uops_2_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_uses_stq <= io_core_dis_uops_2_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_is_sys_pc2epc <= io_core_dis_uops_2_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_is_unique <= io_core_dis_uops_2_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_flush_on_commit <= io_core_dis_uops_2_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ldst_is_rs1 <= io_core_dis_uops_2_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ldst_val <= io_core_dis_uops_2_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_frs3_en <= io_core_dis_uops_2_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_fp_val <= io_core_dis_uops_2_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_fp_single <= io_core_dis_uops_2_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_xcpt_pf_if <= io_core_dis_uops_2_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_xcpt_ae_if <= io_core_dis_uops_2_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_xcpt_ma_if <= io_core_dis_uops_2_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_bp_debug_if <= io_core_dis_uops_2_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_bp_xcpt_if <= io_core_dis_uops_2_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_19_bits_st_dep_mask <= _GEN_683;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_19_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_19_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_19_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_19_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_19_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_630) begin	// @[lsu.scala:304:5, :306:44]
      ldq_19_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_19_bits_st_dep_mask <= _GEN_562;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_19_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_19_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_19_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_509) begin	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_19_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_19_bits_st_dep_mask <= _GEN_489;	// @[lsu.scala:209:16, :260:33]
      ldq_19_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_19_bits_st_dep_mask <= _GEN_488 & ldq_19_bits_st_dep_mask;	// @[lsu.scala:209:16, :260:33, :277:5, :278:31]
    if (ldq_19_valid)	// @[lsu.scala:209:16]
      ldq_19_bits_uop_br_mask <= ldq_19_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:209:16, util.scala:85:27, :89:21]
    else if (_GEN_722)	// @[lsu.scala:304:5, :305:44]
      ldq_19_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_630)	// @[lsu.scala:304:5, :306:44]
      ldq_19_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_509)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_19_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:209:16]
    if (_GEN_914) begin	// @[lsu.scala:304:5, :838:5, :840:45]
      if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
        ldq_19_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:209:16]
      else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_19_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:209:16, :465:79]
      else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_19_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:209:16, :478:79]
      else	// @[lsu.scala:536:61]
        ldq_19_bits_uop_pdst <= 7'h0;	// @[lsu.scala:209:16]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          ldq_19_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          ldq_19_bits_addr_bits <= _GEN_296;	// @[lsu.scala:209:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_19_bits_addr_bits <= _GEN_184;	// @[lsu.scala:209:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_19_bits_addr_bits <= _GEN_193;	// @[lsu.scala:209:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          ldq_19_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:209:16, :242:34]
        else	// @[lsu.scala:536:61]
          ldq_19_bits_addr_bits <= 40'h0;	// @[lsu.scala:209:16]
      end
      else	// @[lsu.scala:710:58]
        ldq_19_bits_addr_bits <= _GEN_297;	// @[lsu.scala:209:16, :770:30]
      ldq_19_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:209:16, :710:58]
      ldq_19_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[lsu.scala:209:16, :844:71]
    end
    else if (_GEN_722)	// @[lsu.scala:304:5, :305:44]
      ldq_19_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_630)	// @[lsu.scala:304:5, :306:44]
      ldq_19_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_509)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_19_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:209:16]
    if (_GEN_751)	// @[lsu.scala:209:16, :304:5, :306:44]
      ldq_19_bits_uop_ppred <= 5'h0;	// @[lsu.scala:209:16]
    ldq_19_bits_uop_ppred_busy <= ~_GEN_751 & ldq_19_bits_uop_ppred_busy;	// @[lsu.scala:209:16, :304:5, :306:44]
    ldq_19_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 5'h13 | (_GEN_722 ? io_core_dis_uops_2_bits_exception : _GEN_630 ? io_core_dis_uops_1_bits_exception : _GEN_509 ? io_core_dis_uops_0_bits_exception : ldq_19_bits_uop_exception);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :669:32, :673:32, :719:5, :725:7, :726:58]
    ldq_19_bits_addr_valid <= ~_T_2029 & _GEN_1954 & _GEN_1906 & (_GEN_1815 ? ~_GEN_1761 & _GEN_915 : ~_GEN_1834 & _GEN_915);	// @[lsu.scala:209:16, :304:5, :838:5, :840:45, :1426:5, :1429:7, :1430:32, :1431:32, :1457:5, :1459:31, :1464:38, :1465:38, :1598:22, :1599:3, :1636:30, :1637:30]
    ldq_19_bits_executed <= ~_T_2029 & _GEN_1954 & _GEN_1906 & _GEN_1858 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_452)) & ((_T_1561 ? (_GEN_1667 ? ~_GEN_1040 & _GEN_1662 : ~(_T_1575 & _GEN_1040) & _GEN_1662) : _GEN_1662) | ~_GEN_722 & (dis_ld_val_1 ? ~_GEN_602 & ldq_19_bits_executed : ~_GEN_509 & ldq_19_bits_executed));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46, :1176:{30,53}, :1286:5, :1289:7, :1293:7, :1295:62, :1457:5, :1459:31, :1598:22, :1599:3, :1636:30, :1638:30]
    ldq_19_bits_succeeded <= _GEN_1954 & _GEN_1906 & _GEN_1858 & (_GEN_1709 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 5'h13 ? _ldq_bits_succeeded_T : ~_GEN_722 & (dis_ld_val_1 ? ~_GEN_602 & ldq_19_bits_succeeded : ~_GEN_509 & ldq_19_bits_succeeded)) : _GEN_472);	// @[AMOALU.scala:11:17, lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44, :1286:5, :1308:5, :1310:7, :1326:{42,72}, :1346:5, :1350:5, :1457:5, :1459:31]
    ldq_19_bits_order_fail <= _GEN_1954 & _GEN_1906 & _GEN_1858 & (_T_944 ? _GEN_775 : _T_956 ? _T_960 | _GEN_775 : _GEN_1063 | _GEN_775);	// @[lsu.scala:209:16, :304:5, :313:44, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1110:34, :1118:37, :1120:34, :1123:34, :1124:36, :1286:5, :1457:5, :1459:31]
    ldq_19_bits_observed <= _T_944 | ~_GEN_722 & (dis_ld_val_1 ? ~_GEN_602 & ldq_19_bits_observed : ~_GEN_509 & ldq_19_bits_observed);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44, :1092:34, :1093:36, :1096:30]
    ldq_19_bits_forward_std_val <= _GEN_1954 & _GEN_1906 & _GEN_1858 & (~_T_1645 & _GEN_1708 | ~_GEN_722 & (dis_ld_val_1 ? ~_GEN_602 & ldq_19_bits_forward_std_val : ~_GEN_509 & ldq_19_bits_forward_std_val));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44, :1286:5, :1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35, :1457:5, :1459:31]
    if (_GEN_1709) begin	// @[lsu.scala:1308:5, :1346:5, :1350:5]
    end
    else	// @[lsu.scala:1308:5, :1346:5, :1350:5]
      ldq_19_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[lsu.scala:209:16, :1069:36]
    ldq_20_valid <= ~_T_2029 & _GEN_1955 & _GEN_1907 & (_GEN_1815 ? ~_GEN_1762 & _GEN_725 : ~_GEN_1835 & _GEN_725);	// @[lsu.scala:209:16, :304:5, :305:44, :1426:5, :1429:7, :1430:32, :1457:5, :1459:31, :1464:38, :1598:22, :1599:3, :1636:30]
    if (_GEN_724) begin	// @[lsu.scala:304:5, :305:44]
      ldq_20_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_is_rvc <= io_core_dis_uops_2_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_2_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ctrl_is_load <= io_core_dis_uops_2_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ctrl_is_sta <= io_core_dis_uops_2_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ctrl_is_std <= io_core_dis_uops_2_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_iw_p1_poisoned <= io_core_dis_uops_2_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_iw_p2_poisoned <= io_core_dis_uops_2_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_is_br <= io_core_dis_uops_2_bits_is_br;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_is_jalr <= io_core_dis_uops_2_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_is_jal <= io_core_dis_uops_2_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_is_sfb <= io_core_dis_uops_2_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_edge_inst <= io_core_dis_uops_2_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_taken <= io_core_dis_uops_2_bits_taken;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_prs1_busy <= io_core_dis_uops_2_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_prs2_busy <= io_core_dis_uops_2_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_prs3_busy <= io_core_dis_uops_2_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_bypassable <= io_core_dis_uops_2_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_mem_signed <= io_core_dis_uops_2_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_is_fence <= io_core_dis_uops_2_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_is_fencei <= io_core_dis_uops_2_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_is_amo <= io_core_dis_uops_2_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_uses_ldq <= io_core_dis_uops_2_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_uses_stq <= io_core_dis_uops_2_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_is_sys_pc2epc <= io_core_dis_uops_2_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_is_unique <= io_core_dis_uops_2_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_flush_on_commit <= io_core_dis_uops_2_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ldst_is_rs1 <= io_core_dis_uops_2_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ldst_val <= io_core_dis_uops_2_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_frs3_en <= io_core_dis_uops_2_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_fp_val <= io_core_dis_uops_2_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_fp_single <= io_core_dis_uops_2_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_xcpt_pf_if <= io_core_dis_uops_2_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_xcpt_ae_if <= io_core_dis_uops_2_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_xcpt_ma_if <= io_core_dis_uops_2_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_bp_debug_if <= io_core_dis_uops_2_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_bp_xcpt_if <= io_core_dis_uops_2_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_20_bits_st_dep_mask <= _GEN_683;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_20_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_20_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_20_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_20_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_20_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_631) begin	// @[lsu.scala:304:5, :306:44]
      ldq_20_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_20_bits_st_dep_mask <= _GEN_562;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_20_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_20_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_20_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_510) begin	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_20_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_20_bits_st_dep_mask <= _GEN_489;	// @[lsu.scala:209:16, :260:33]
      ldq_20_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_20_bits_st_dep_mask <= _GEN_488 & ldq_20_bits_st_dep_mask;	// @[lsu.scala:209:16, :260:33, :277:5, :278:31]
    if (ldq_20_valid)	// @[lsu.scala:209:16]
      ldq_20_bits_uop_br_mask <= ldq_20_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:209:16, util.scala:85:27, :89:21]
    else if (_GEN_724)	// @[lsu.scala:304:5, :305:44]
      ldq_20_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_631)	// @[lsu.scala:304:5, :306:44]
      ldq_20_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_510)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_20_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:209:16]
    if (_GEN_916) begin	// @[lsu.scala:304:5, :838:5, :840:45]
      if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
        ldq_20_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:209:16]
      else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_20_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:209:16, :465:79]
      else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_20_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:209:16, :478:79]
      else	// @[lsu.scala:536:61]
        ldq_20_bits_uop_pdst <= 7'h0;	// @[lsu.scala:209:16]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          ldq_20_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          ldq_20_bits_addr_bits <= _GEN_296;	// @[lsu.scala:209:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_20_bits_addr_bits <= _GEN_184;	// @[lsu.scala:209:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_20_bits_addr_bits <= _GEN_193;	// @[lsu.scala:209:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          ldq_20_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:209:16, :242:34]
        else	// @[lsu.scala:536:61]
          ldq_20_bits_addr_bits <= 40'h0;	// @[lsu.scala:209:16]
      end
      else	// @[lsu.scala:710:58]
        ldq_20_bits_addr_bits <= _GEN_297;	// @[lsu.scala:209:16, :770:30]
      ldq_20_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:209:16, :710:58]
      ldq_20_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[lsu.scala:209:16, :844:71]
    end
    else if (_GEN_724)	// @[lsu.scala:304:5, :305:44]
      ldq_20_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_631)	// @[lsu.scala:304:5, :306:44]
      ldq_20_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_510)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_20_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:209:16]
    if (_GEN_752)	// @[lsu.scala:209:16, :304:5, :306:44]
      ldq_20_bits_uop_ppred <= 5'h0;	// @[lsu.scala:209:16]
    ldq_20_bits_uop_ppred_busy <= ~_GEN_752 & ldq_20_bits_uop_ppred_busy;	// @[lsu.scala:209:16, :304:5, :306:44]
    ldq_20_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 5'h14 | (_GEN_724 ? io_core_dis_uops_2_bits_exception : _GEN_631 ? io_core_dis_uops_1_bits_exception : _GEN_510 ? io_core_dis_uops_0_bits_exception : ldq_20_bits_uop_exception);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :669:32, :673:32, :719:5, :725:7, :726:58]
    ldq_20_bits_addr_valid <= ~_T_2029 & _GEN_1955 & _GEN_1907 & (_GEN_1815 ? ~_GEN_1762 & _GEN_917 : ~_GEN_1835 & _GEN_917);	// @[lsu.scala:209:16, :304:5, :838:5, :840:45, :1426:5, :1429:7, :1430:32, :1431:32, :1457:5, :1459:31, :1464:38, :1465:38, :1598:22, :1599:3, :1636:30, :1637:30]
    ldq_20_bits_executed <= ~_T_2029 & _GEN_1955 & _GEN_1907 & _GEN_1859 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_453)) & ((_T_1561 ? (_GEN_1667 ? ~_GEN_1041 & _GEN_1663 : ~(_T_1575 & _GEN_1041) & _GEN_1663) : _GEN_1663) | ~_GEN_724 & (dis_ld_val_1 ? ~_GEN_604 & ldq_20_bits_executed : ~_GEN_510 & ldq_20_bits_executed));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46, :1176:{30,53}, :1286:5, :1289:7, :1293:7, :1295:62, :1457:5, :1459:31, :1598:22, :1599:3, :1636:30, :1638:30]
    ldq_20_bits_succeeded <= _GEN_1955 & _GEN_1907 & _GEN_1859 & (_GEN_1711 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 5'h14 ? _ldq_bits_succeeded_T : ~_GEN_724 & (dis_ld_val_1 ? ~_GEN_604 & ldq_20_bits_succeeded : ~_GEN_510 & ldq_20_bits_succeeded)) : _GEN_472);	// @[AMOALU.scala:11:17, lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44, :1286:5, :1308:5, :1310:7, :1326:{42,72}, :1346:5, :1350:5, :1457:5, :1459:31]
    ldq_20_bits_order_fail <= _GEN_1955 & _GEN_1907 & _GEN_1859 & (_T_980 ? _GEN_776 : _T_992 ? _T_996 | _GEN_776 : _GEN_1064 | _GEN_776);	// @[lsu.scala:209:16, :304:5, :313:44, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1110:34, :1118:37, :1120:34, :1123:34, :1124:36, :1286:5, :1457:5, :1459:31]
    ldq_20_bits_observed <= _T_980 | ~_GEN_724 & (dis_ld_val_1 ? ~_GEN_604 & ldq_20_bits_observed : ~_GEN_510 & ldq_20_bits_observed);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44, :1092:34, :1093:36, :1096:30]
    ldq_20_bits_forward_std_val <= _GEN_1955 & _GEN_1907 & _GEN_1859 & (~_T_1645 & _GEN_1710 | ~_GEN_724 & (dis_ld_val_1 ? ~_GEN_604 & ldq_20_bits_forward_std_val : ~_GEN_510 & ldq_20_bits_forward_std_val));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44, :1286:5, :1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35, :1457:5, :1459:31]
    if (_GEN_1711) begin	// @[lsu.scala:1308:5, :1346:5, :1350:5]
    end
    else	// @[lsu.scala:1308:5, :1346:5, :1350:5]
      ldq_20_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[lsu.scala:209:16, :1069:36]
    ldq_21_valid <= ~_T_2029 & _GEN_1956 & _GEN_1908 & (_GEN_1815 ? ~_GEN_1763 & _GEN_727 : ~_GEN_1836 & _GEN_727);	// @[lsu.scala:209:16, :304:5, :305:44, :1426:5, :1429:7, :1430:32, :1457:5, :1459:31, :1464:38, :1598:22, :1599:3, :1636:30]
    if (_GEN_726) begin	// @[lsu.scala:304:5, :305:44]
      ldq_21_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_is_rvc <= io_core_dis_uops_2_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_2_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ctrl_is_load <= io_core_dis_uops_2_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ctrl_is_sta <= io_core_dis_uops_2_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ctrl_is_std <= io_core_dis_uops_2_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_iw_p1_poisoned <= io_core_dis_uops_2_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_iw_p2_poisoned <= io_core_dis_uops_2_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_is_br <= io_core_dis_uops_2_bits_is_br;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_is_jalr <= io_core_dis_uops_2_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_is_jal <= io_core_dis_uops_2_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_is_sfb <= io_core_dis_uops_2_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_edge_inst <= io_core_dis_uops_2_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_taken <= io_core_dis_uops_2_bits_taken;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_prs1_busy <= io_core_dis_uops_2_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_prs2_busy <= io_core_dis_uops_2_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_prs3_busy <= io_core_dis_uops_2_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_bypassable <= io_core_dis_uops_2_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_mem_signed <= io_core_dis_uops_2_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_is_fence <= io_core_dis_uops_2_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_is_fencei <= io_core_dis_uops_2_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_is_amo <= io_core_dis_uops_2_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_uses_ldq <= io_core_dis_uops_2_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_uses_stq <= io_core_dis_uops_2_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_is_sys_pc2epc <= io_core_dis_uops_2_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_is_unique <= io_core_dis_uops_2_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_flush_on_commit <= io_core_dis_uops_2_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ldst_is_rs1 <= io_core_dis_uops_2_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ldst_val <= io_core_dis_uops_2_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_frs3_en <= io_core_dis_uops_2_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_fp_val <= io_core_dis_uops_2_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_fp_single <= io_core_dis_uops_2_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_xcpt_pf_if <= io_core_dis_uops_2_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_xcpt_ae_if <= io_core_dis_uops_2_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_xcpt_ma_if <= io_core_dis_uops_2_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_bp_debug_if <= io_core_dis_uops_2_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_bp_xcpt_if <= io_core_dis_uops_2_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_21_bits_st_dep_mask <= _GEN_683;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_21_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_21_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_21_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_21_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_21_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_632) begin	// @[lsu.scala:304:5, :306:44]
      ldq_21_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_21_bits_st_dep_mask <= _GEN_562;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_21_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_21_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_21_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_511) begin	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_21_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_21_bits_st_dep_mask <= _GEN_489;	// @[lsu.scala:209:16, :260:33]
      ldq_21_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_21_bits_st_dep_mask <= _GEN_488 & ldq_21_bits_st_dep_mask;	// @[lsu.scala:209:16, :260:33, :277:5, :278:31]
    if (ldq_21_valid)	// @[lsu.scala:209:16]
      ldq_21_bits_uop_br_mask <= ldq_21_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:209:16, util.scala:85:27, :89:21]
    else if (_GEN_726)	// @[lsu.scala:304:5, :305:44]
      ldq_21_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_632)	// @[lsu.scala:304:5, :306:44]
      ldq_21_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_511)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_21_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:209:16]
    if (_GEN_918) begin	// @[lsu.scala:304:5, :838:5, :840:45]
      if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
        ldq_21_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:209:16]
      else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_21_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:209:16, :465:79]
      else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_21_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:209:16, :478:79]
      else	// @[lsu.scala:536:61]
        ldq_21_bits_uop_pdst <= 7'h0;	// @[lsu.scala:209:16]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          ldq_21_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          ldq_21_bits_addr_bits <= _GEN_296;	// @[lsu.scala:209:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_21_bits_addr_bits <= _GEN_184;	// @[lsu.scala:209:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_21_bits_addr_bits <= _GEN_193;	// @[lsu.scala:209:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          ldq_21_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:209:16, :242:34]
        else	// @[lsu.scala:536:61]
          ldq_21_bits_addr_bits <= 40'h0;	// @[lsu.scala:209:16]
      end
      else	// @[lsu.scala:710:58]
        ldq_21_bits_addr_bits <= _GEN_297;	// @[lsu.scala:209:16, :770:30]
      ldq_21_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:209:16, :710:58]
      ldq_21_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[lsu.scala:209:16, :844:71]
    end
    else if (_GEN_726)	// @[lsu.scala:304:5, :305:44]
      ldq_21_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_632)	// @[lsu.scala:304:5, :306:44]
      ldq_21_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_511)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_21_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:209:16]
    if (_GEN_753)	// @[lsu.scala:209:16, :304:5, :306:44]
      ldq_21_bits_uop_ppred <= 5'h0;	// @[lsu.scala:209:16]
    ldq_21_bits_uop_ppred_busy <= ~_GEN_753 & ldq_21_bits_uop_ppred_busy;	// @[lsu.scala:209:16, :304:5, :306:44]
    ldq_21_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 5'h15 | (_GEN_726 ? io_core_dis_uops_2_bits_exception : _GEN_632 ? io_core_dis_uops_1_bits_exception : _GEN_511 ? io_core_dis_uops_0_bits_exception : ldq_21_bits_uop_exception);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :669:32, :673:32, :719:5, :725:7, :726:58]
    ldq_21_bits_addr_valid <= ~_T_2029 & _GEN_1956 & _GEN_1908 & (_GEN_1815 ? ~_GEN_1763 & _GEN_919 : ~_GEN_1836 & _GEN_919);	// @[lsu.scala:209:16, :304:5, :838:5, :840:45, :1426:5, :1429:7, :1430:32, :1431:32, :1457:5, :1459:31, :1464:38, :1465:38, :1598:22, :1599:3, :1636:30, :1637:30]
    ldq_21_bits_executed <= ~_T_2029 & _GEN_1956 & _GEN_1908 & _GEN_1860 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_454)) & ((_T_1561 ? (_GEN_1667 ? ~_GEN_1042 & _GEN_1664 : ~(_T_1575 & _GEN_1042) & _GEN_1664) : _GEN_1664) | ~_GEN_726 & (dis_ld_val_1 ? ~_GEN_606 & ldq_21_bits_executed : ~_GEN_511 & ldq_21_bits_executed));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46, :1176:{30,53}, :1286:5, :1289:7, :1293:7, :1295:62, :1457:5, :1459:31, :1598:22, :1599:3, :1636:30, :1638:30]
    ldq_21_bits_succeeded <= _GEN_1956 & _GEN_1908 & _GEN_1860 & (_GEN_1713 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 5'h15 ? _ldq_bits_succeeded_T : ~_GEN_726 & (dis_ld_val_1 ? ~_GEN_606 & ldq_21_bits_succeeded : ~_GEN_511 & ldq_21_bits_succeeded)) : _GEN_472);	// @[AMOALU.scala:11:17, lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44, :1286:5, :1308:5, :1310:7, :1326:{42,72}, :1346:5, :1350:5, :1457:5, :1459:31]
    ldq_21_bits_order_fail <= _GEN_1956 & _GEN_1908 & _GEN_1860 & (_T_1016 ? _GEN_777 : _T_1028 ? _T_1032 | _GEN_777 : _GEN_1065 | _GEN_777);	// @[lsu.scala:209:16, :304:5, :313:44, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1110:34, :1118:37, :1120:34, :1123:34, :1124:36, :1286:5, :1457:5, :1459:31]
    ldq_21_bits_observed <= _T_1016 | ~_GEN_726 & (dis_ld_val_1 ? ~_GEN_606 & ldq_21_bits_observed : ~_GEN_511 & ldq_21_bits_observed);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44, :1092:34, :1093:36, :1096:30]
    ldq_21_bits_forward_std_val <= _GEN_1956 & _GEN_1908 & _GEN_1860 & (~_T_1645 & _GEN_1712 | ~_GEN_726 & (dis_ld_val_1 ? ~_GEN_606 & ldq_21_bits_forward_std_val : ~_GEN_511 & ldq_21_bits_forward_std_val));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44, :1286:5, :1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35, :1457:5, :1459:31]
    if (_GEN_1713) begin	// @[lsu.scala:1308:5, :1346:5, :1350:5]
    end
    else	// @[lsu.scala:1308:5, :1346:5, :1350:5]
      ldq_21_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[lsu.scala:209:16, :1069:36]
    ldq_22_valid <= ~_T_2029 & _GEN_1957 & _GEN_1909 & (_GEN_1815 ? ~_GEN_1764 & _GEN_729 : ~_GEN_1837 & _GEN_729);	// @[lsu.scala:209:16, :304:5, :305:44, :1426:5, :1429:7, :1430:32, :1457:5, :1459:31, :1464:38, :1598:22, :1599:3, :1636:30]
    if (_GEN_728) begin	// @[lsu.scala:304:5, :305:44]
      ldq_22_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_is_rvc <= io_core_dis_uops_2_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_2_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ctrl_is_load <= io_core_dis_uops_2_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ctrl_is_sta <= io_core_dis_uops_2_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ctrl_is_std <= io_core_dis_uops_2_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_iw_p1_poisoned <= io_core_dis_uops_2_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_iw_p2_poisoned <= io_core_dis_uops_2_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_is_br <= io_core_dis_uops_2_bits_is_br;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_is_jalr <= io_core_dis_uops_2_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_is_jal <= io_core_dis_uops_2_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_is_sfb <= io_core_dis_uops_2_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_edge_inst <= io_core_dis_uops_2_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_taken <= io_core_dis_uops_2_bits_taken;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_prs1_busy <= io_core_dis_uops_2_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_prs2_busy <= io_core_dis_uops_2_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_prs3_busy <= io_core_dis_uops_2_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_bypassable <= io_core_dis_uops_2_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_mem_signed <= io_core_dis_uops_2_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_is_fence <= io_core_dis_uops_2_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_is_fencei <= io_core_dis_uops_2_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_is_amo <= io_core_dis_uops_2_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_uses_ldq <= io_core_dis_uops_2_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_uses_stq <= io_core_dis_uops_2_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_is_sys_pc2epc <= io_core_dis_uops_2_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_is_unique <= io_core_dis_uops_2_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_flush_on_commit <= io_core_dis_uops_2_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ldst_is_rs1 <= io_core_dis_uops_2_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ldst_val <= io_core_dis_uops_2_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_frs3_en <= io_core_dis_uops_2_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_fp_val <= io_core_dis_uops_2_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_fp_single <= io_core_dis_uops_2_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_xcpt_pf_if <= io_core_dis_uops_2_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_xcpt_ae_if <= io_core_dis_uops_2_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_xcpt_ma_if <= io_core_dis_uops_2_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_bp_debug_if <= io_core_dis_uops_2_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_bp_xcpt_if <= io_core_dis_uops_2_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_22_bits_st_dep_mask <= _GEN_683;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_22_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_22_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_22_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_22_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_22_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_633) begin	// @[lsu.scala:304:5, :306:44]
      ldq_22_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_22_bits_st_dep_mask <= _GEN_562;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_22_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_22_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_22_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_512) begin	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_22_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_22_bits_st_dep_mask <= _GEN_489;	// @[lsu.scala:209:16, :260:33]
      ldq_22_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_22_bits_st_dep_mask <= _GEN_488 & ldq_22_bits_st_dep_mask;	// @[lsu.scala:209:16, :260:33, :277:5, :278:31]
    if (ldq_22_valid)	// @[lsu.scala:209:16]
      ldq_22_bits_uop_br_mask <= ldq_22_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:209:16, util.scala:85:27, :89:21]
    else if (_GEN_728)	// @[lsu.scala:304:5, :305:44]
      ldq_22_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_633)	// @[lsu.scala:304:5, :306:44]
      ldq_22_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_512)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_22_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:209:16]
    if (_GEN_920) begin	// @[lsu.scala:304:5, :838:5, :840:45]
      if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
        ldq_22_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:209:16]
      else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_22_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:209:16, :465:79]
      else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_22_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:209:16, :478:79]
      else	// @[lsu.scala:536:61]
        ldq_22_bits_uop_pdst <= 7'h0;	// @[lsu.scala:209:16]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          ldq_22_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          ldq_22_bits_addr_bits <= _GEN_296;	// @[lsu.scala:209:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_22_bits_addr_bits <= _GEN_184;	// @[lsu.scala:209:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_22_bits_addr_bits <= _GEN_193;	// @[lsu.scala:209:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          ldq_22_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:209:16, :242:34]
        else	// @[lsu.scala:536:61]
          ldq_22_bits_addr_bits <= 40'h0;	// @[lsu.scala:209:16]
      end
      else	// @[lsu.scala:710:58]
        ldq_22_bits_addr_bits <= _GEN_297;	// @[lsu.scala:209:16, :770:30]
      ldq_22_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:209:16, :710:58]
      ldq_22_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[lsu.scala:209:16, :844:71]
    end
    else if (_GEN_728)	// @[lsu.scala:304:5, :305:44]
      ldq_22_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_633)	// @[lsu.scala:304:5, :306:44]
      ldq_22_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_512)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_22_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:209:16]
    if (_GEN_754)	// @[lsu.scala:209:16, :304:5, :306:44]
      ldq_22_bits_uop_ppred <= 5'h0;	// @[lsu.scala:209:16]
    ldq_22_bits_uop_ppred_busy <= ~_GEN_754 & ldq_22_bits_uop_ppred_busy;	// @[lsu.scala:209:16, :304:5, :306:44]
    ldq_22_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 5'h16 | (_GEN_728 ? io_core_dis_uops_2_bits_exception : _GEN_633 ? io_core_dis_uops_1_bits_exception : _GEN_512 ? io_core_dis_uops_0_bits_exception : ldq_22_bits_uop_exception);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :669:32, :673:32, :719:5, :725:7, :726:58]
    ldq_22_bits_addr_valid <= ~_T_2029 & _GEN_1957 & _GEN_1909 & (_GEN_1815 ? ~_GEN_1764 & _GEN_921 : ~_GEN_1837 & _GEN_921);	// @[lsu.scala:209:16, :304:5, :838:5, :840:45, :1426:5, :1429:7, :1430:32, :1431:32, :1457:5, :1459:31, :1464:38, :1465:38, :1598:22, :1599:3, :1636:30, :1637:30]
    ldq_22_bits_executed <= ~_T_2029 & _GEN_1957 & _GEN_1909 & _GEN_1861 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_455)) & ((_T_1561 ? (_GEN_1667 ? ~_GEN_1043 & _GEN_1665 : ~(_T_1575 & _GEN_1043) & _GEN_1665) : _GEN_1665) | ~_GEN_728 & (dis_ld_val_1 ? ~_GEN_608 & ldq_22_bits_executed : ~_GEN_512 & ldq_22_bits_executed));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46, :1176:{30,53}, :1286:5, :1289:7, :1293:7, :1295:62, :1457:5, :1459:31, :1598:22, :1599:3, :1636:30, :1638:30]
    ldq_22_bits_succeeded <= _GEN_1957 & _GEN_1909 & _GEN_1861 & (_GEN_1715 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 5'h16 ? _ldq_bits_succeeded_T : ~_GEN_728 & (dis_ld_val_1 ? ~_GEN_608 & ldq_22_bits_succeeded : ~_GEN_512 & ldq_22_bits_succeeded)) : _GEN_472);	// @[AMOALU.scala:11:17, lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44, :1286:5, :1308:5, :1310:7, :1326:{42,72}, :1346:5, :1350:5, :1457:5, :1459:31]
    ldq_22_bits_order_fail <= _GEN_1957 & _GEN_1909 & _GEN_1861 & (_T_1052 ? _GEN_778 : _T_1064 ? _T_1068 | _GEN_778 : _GEN_1066 | _GEN_778);	// @[lsu.scala:209:16, :304:5, :313:44, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1110:34, :1118:37, :1120:34, :1123:34, :1124:36, :1286:5, :1457:5, :1459:31]
    ldq_22_bits_observed <= _T_1052 | ~_GEN_728 & (dis_ld_val_1 ? ~_GEN_608 & ldq_22_bits_observed : ~_GEN_512 & ldq_22_bits_observed);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44, :1092:34, :1093:36, :1096:30]
    ldq_22_bits_forward_std_val <= _GEN_1957 & _GEN_1909 & _GEN_1861 & (~_T_1645 & _GEN_1714 | ~_GEN_728 & (dis_ld_val_1 ? ~_GEN_608 & ldq_22_bits_forward_std_val : ~_GEN_512 & ldq_22_bits_forward_std_val));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44, :1286:5, :1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35, :1457:5, :1459:31]
    if (_GEN_1715) begin	// @[lsu.scala:1308:5, :1346:5, :1350:5]
    end
    else	// @[lsu.scala:1308:5, :1346:5, :1350:5]
      ldq_22_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[lsu.scala:209:16, :1069:36]
    ldq_23_valid <= ~_T_2029 & _GEN_1958 & _GEN_1910 & (_GEN_1815 ? ~_GEN_1765 & _GEN_731 : ~_GEN_1838 & _GEN_731);	// @[lsu.scala:209:16, :304:5, :305:44, :1426:5, :1429:7, :1430:32, :1457:5, :1459:31, :1464:38, :1598:22, :1599:3, :1636:30]
    if (_GEN_730) begin	// @[lsu.scala:304:5, :305:44]
      ldq_23_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_is_rvc <= io_core_dis_uops_2_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_2_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ctrl_is_load <= io_core_dis_uops_2_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ctrl_is_sta <= io_core_dis_uops_2_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ctrl_is_std <= io_core_dis_uops_2_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_iw_p1_poisoned <= io_core_dis_uops_2_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_iw_p2_poisoned <= io_core_dis_uops_2_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_is_br <= io_core_dis_uops_2_bits_is_br;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_is_jalr <= io_core_dis_uops_2_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_is_jal <= io_core_dis_uops_2_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_is_sfb <= io_core_dis_uops_2_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_edge_inst <= io_core_dis_uops_2_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_taken <= io_core_dis_uops_2_bits_taken;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_prs1_busy <= io_core_dis_uops_2_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_prs2_busy <= io_core_dis_uops_2_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_prs3_busy <= io_core_dis_uops_2_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_bypassable <= io_core_dis_uops_2_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_mem_signed <= io_core_dis_uops_2_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_is_fence <= io_core_dis_uops_2_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_is_fencei <= io_core_dis_uops_2_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_is_amo <= io_core_dis_uops_2_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_uses_ldq <= io_core_dis_uops_2_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_uses_stq <= io_core_dis_uops_2_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_is_sys_pc2epc <= io_core_dis_uops_2_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_is_unique <= io_core_dis_uops_2_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_flush_on_commit <= io_core_dis_uops_2_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ldst_is_rs1 <= io_core_dis_uops_2_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ldst_val <= io_core_dis_uops_2_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_frs3_en <= io_core_dis_uops_2_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_fp_val <= io_core_dis_uops_2_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_fp_single <= io_core_dis_uops_2_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_xcpt_pf_if <= io_core_dis_uops_2_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_xcpt_ae_if <= io_core_dis_uops_2_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_xcpt_ma_if <= io_core_dis_uops_2_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_bp_debug_if <= io_core_dis_uops_2_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_bp_xcpt_if <= io_core_dis_uops_2_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_23_bits_st_dep_mask <= _GEN_683;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_23_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_23_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_23_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_23_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_23_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_634) begin	// @[lsu.scala:304:5, :306:44]
      ldq_23_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_23_bits_st_dep_mask <= _GEN_562;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_23_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_23_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_23_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_513) begin	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_23_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_23_bits_st_dep_mask <= _GEN_489;	// @[lsu.scala:209:16, :260:33]
      ldq_23_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_23_bits_st_dep_mask <= _GEN_488 & ldq_23_bits_st_dep_mask;	// @[lsu.scala:209:16, :260:33, :277:5, :278:31]
    if (ldq_23_valid)	// @[lsu.scala:209:16]
      ldq_23_bits_uop_br_mask <= ldq_23_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:209:16, util.scala:85:27, :89:21]
    else if (_GEN_730)	// @[lsu.scala:304:5, :305:44]
      ldq_23_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_634)	// @[lsu.scala:304:5, :306:44]
      ldq_23_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_513)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_23_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:209:16]
    if (_GEN_922) begin	// @[lsu.scala:304:5, :838:5, :840:45]
      if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
        ldq_23_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:209:16]
      else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_23_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:209:16, :465:79]
      else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_23_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:209:16, :478:79]
      else	// @[lsu.scala:536:61]
        ldq_23_bits_uop_pdst <= 7'h0;	// @[lsu.scala:209:16]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          ldq_23_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          ldq_23_bits_addr_bits <= _GEN_296;	// @[lsu.scala:209:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_23_bits_addr_bits <= _GEN_184;	// @[lsu.scala:209:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_23_bits_addr_bits <= _GEN_193;	// @[lsu.scala:209:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          ldq_23_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:209:16, :242:34]
        else	// @[lsu.scala:536:61]
          ldq_23_bits_addr_bits <= 40'h0;	// @[lsu.scala:209:16]
      end
      else	// @[lsu.scala:710:58]
        ldq_23_bits_addr_bits <= _GEN_297;	// @[lsu.scala:209:16, :770:30]
      ldq_23_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:209:16, :710:58]
      ldq_23_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[lsu.scala:209:16, :844:71]
    end
    else if (_GEN_730)	// @[lsu.scala:304:5, :305:44]
      ldq_23_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_634)	// @[lsu.scala:304:5, :306:44]
      ldq_23_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_513)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_23_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:209:16]
    if (_GEN_755)	// @[lsu.scala:209:16, :304:5, :306:44]
      ldq_23_bits_uop_ppred <= 5'h0;	// @[lsu.scala:209:16]
    ldq_23_bits_uop_ppred_busy <= ~_GEN_755 & ldq_23_bits_uop_ppred_busy;	// @[lsu.scala:209:16, :304:5, :306:44]
    ldq_23_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 5'h17 | (_GEN_730 ? io_core_dis_uops_2_bits_exception : _GEN_634 ? io_core_dis_uops_1_bits_exception : _GEN_513 ? io_core_dis_uops_0_bits_exception : ldq_23_bits_uop_exception);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :669:32, :673:32, :719:5, :725:7, :726:58, util.scala:205:25]
    ldq_23_bits_addr_valid <= ~_T_2029 & _GEN_1958 & _GEN_1910 & (_GEN_1815 ? ~_GEN_1765 & _GEN_923 : ~_GEN_1838 & _GEN_923);	// @[lsu.scala:209:16, :304:5, :838:5, :840:45, :1426:5, :1429:7, :1430:32, :1431:32, :1457:5, :1459:31, :1464:38, :1465:38, :1598:22, :1599:3, :1636:30, :1637:30]
    ldq_23_bits_executed <= ~_T_2029 & _GEN_1958 & _GEN_1910 & _GEN_1862 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_456)) & ((_T_1561 ? (_GEN_1667 ? ~_GEN_1044 & _GEN_1666 : ~(_T_1575 & _GEN_1044) & _GEN_1666) : _GEN_1666) | ~_GEN_730 & (dis_ld_val_1 ? ~_GEN_610 & ldq_23_bits_executed : ~_GEN_513 & ldq_23_bits_executed));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46, :1176:{30,53}, :1286:5, :1289:7, :1293:7, :1295:62, :1457:5, :1459:31, :1598:22, :1599:3, :1636:30, :1638:30]
    ldq_23_bits_succeeded <= _GEN_1958 & _GEN_1910 & _GEN_1862 & (_GEN_1717 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 5'h17 ? _ldq_bits_succeeded_T : ~_GEN_730 & (dis_ld_val_1 ? ~_GEN_610 & ldq_23_bits_succeeded : ~_GEN_513 & ldq_23_bits_succeeded)) : _GEN_472);	// @[AMOALU.scala:11:17, lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44, :1286:5, :1308:5, :1310:7, :1326:{42,72}, :1346:5, :1350:5, :1457:5, :1459:31, util.scala:205:25]
    ldq_23_bits_order_fail <= _GEN_1958 & _GEN_1910 & _GEN_1862 & (_T_1088 ? _GEN_779 : _T_1100 ? _T_1104 | _GEN_779 : _GEN_1067 | _GEN_779);	// @[lsu.scala:209:16, :304:5, :313:44, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1110:34, :1118:37, :1120:34, :1123:34, :1124:36, :1286:5, :1457:5, :1459:31]
    ldq_23_bits_observed <= _T_1088 | ~_GEN_730 & (dis_ld_val_1 ? ~_GEN_610 & ldq_23_bits_observed : ~_GEN_513 & ldq_23_bits_observed);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44, :1092:34, :1093:36, :1096:30]
    ldq_23_bits_forward_std_val <= _GEN_1958 & _GEN_1910 & _GEN_1862 & (~_T_1645 & _GEN_1716 | ~_GEN_730 & (dis_ld_val_1 ? ~_GEN_610 & ldq_23_bits_forward_std_val : ~_GEN_513 & ldq_23_bits_forward_std_val));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44, :1286:5, :1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35, :1457:5, :1459:31]
    if (_GEN_1717) begin	// @[lsu.scala:1308:5, :1346:5, :1350:5]
    end
    else	// @[lsu.scala:1308:5, :1346:5, :1350:5]
      ldq_23_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[lsu.scala:209:16, :1069:36]
    stq_0_valid <= ~_GEN_2034 & (clear_store ? ~_GEN_1960 & _GEN_781 : ~_GEN_1718 & _GEN_781);	// @[lsu.scala:210:16, :258:33, :304:5, :321:5, :1406:5, :1410:7, :1411:32, :1497:3, :1502:17, :1507:3, :1508:35, :1599:3, :1604:5, :1612:32, :1625:9, :1626:34]
    if (_GEN_2033) begin	// @[lsu.scala:1507:3, :1599:3, :1604:5, :1605:16]
      stq_0_bits_uop_uopc <= 7'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_debug_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_debug_pc <= 40'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_iq_type <= 3'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_fu_code <= 10'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_ctrl_br_type <= 4'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_ctrl_op1_sel <= 2'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_ctrl_op2_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_ctrl_imm_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_ctrl_op_fcn <= 4'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_iw_state <= 2'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_br_mask <= 16'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_br_tag <= 4'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_ftq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_pc_lob <= 6'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_imm_packed <= 20'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_csr_addr <= 12'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_rob_idx <= 7'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_ldq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_stq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_rxq_idx <= 2'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_pdst <= 7'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_prs1 <= 7'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_prs2 <= 7'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_prs3 <= 7'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_stale_pdst <= 7'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_exc_cause <= 64'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_mem_cmd <= 5'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_mem_size <= 2'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_ldst <= 6'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_lrs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_lrs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_lrs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_dst_rtype <= 2'h2;	// @[lsu.scala:210:16]
      stq_0_bits_uop_lrs1_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_lrs2_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_debug_fsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_debug_tsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_uopc <= 7'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_debug_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_debug_pc <= 40'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_iq_type <= 3'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_fu_code <= 10'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_ctrl_br_type <= 4'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_ctrl_op1_sel <= 2'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_ctrl_op2_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_ctrl_imm_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_ctrl_op_fcn <= 4'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_iw_state <= 2'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_br_mask <= 16'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_br_tag <= 4'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_ftq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_pc_lob <= 6'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_imm_packed <= 20'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_csr_addr <= 12'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_rob_idx <= 7'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_ldq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_stq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_rxq_idx <= 2'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_pdst <= 7'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_prs1 <= 7'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_prs2 <= 7'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_prs3 <= 7'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_stale_pdst <= 7'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_exc_cause <= 64'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_mem_cmd <= 5'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_mem_size <= 2'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_ldst <= 6'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_lrs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_lrs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_lrs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_dst_rtype <= 2'h2;	// @[lsu.scala:210:16]
      stq_1_bits_uop_lrs1_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_lrs2_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_debug_fsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_debug_tsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_uopc <= 7'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_debug_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_debug_pc <= 40'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_iq_type <= 3'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_fu_code <= 10'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_ctrl_br_type <= 4'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_ctrl_op1_sel <= 2'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_ctrl_op2_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_ctrl_imm_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_ctrl_op_fcn <= 4'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_iw_state <= 2'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_br_mask <= 16'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_br_tag <= 4'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_ftq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_pc_lob <= 6'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_imm_packed <= 20'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_csr_addr <= 12'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_rob_idx <= 7'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_ldq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_stq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_rxq_idx <= 2'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_pdst <= 7'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_prs1 <= 7'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_prs2 <= 7'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_prs3 <= 7'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_stale_pdst <= 7'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_exc_cause <= 64'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_mem_cmd <= 5'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_mem_size <= 2'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_ldst <= 6'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_lrs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_lrs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_lrs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_dst_rtype <= 2'h2;	// @[lsu.scala:210:16]
      stq_2_bits_uop_lrs1_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_lrs2_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_debug_fsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_debug_tsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_uopc <= 7'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_debug_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_debug_pc <= 40'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_iq_type <= 3'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_fu_code <= 10'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_ctrl_br_type <= 4'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_ctrl_op1_sel <= 2'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_ctrl_op2_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_ctrl_imm_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_ctrl_op_fcn <= 4'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_iw_state <= 2'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_br_mask <= 16'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_br_tag <= 4'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_ftq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_pc_lob <= 6'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_imm_packed <= 20'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_csr_addr <= 12'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_rob_idx <= 7'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_ldq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_stq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_rxq_idx <= 2'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_pdst <= 7'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_prs1 <= 7'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_prs2 <= 7'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_prs3 <= 7'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_stale_pdst <= 7'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_exc_cause <= 64'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_mem_cmd <= 5'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_mem_size <= 2'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_ldst <= 6'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_lrs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_lrs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_lrs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_dst_rtype <= 2'h2;	// @[lsu.scala:210:16]
      stq_3_bits_uop_lrs1_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_lrs2_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_debug_fsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_debug_tsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_uopc <= 7'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_debug_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_debug_pc <= 40'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_iq_type <= 3'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_fu_code <= 10'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_ctrl_br_type <= 4'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_ctrl_op1_sel <= 2'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_ctrl_op2_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_ctrl_imm_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_ctrl_op_fcn <= 4'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_iw_state <= 2'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_br_mask <= 16'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_br_tag <= 4'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_ftq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_pc_lob <= 6'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_imm_packed <= 20'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_csr_addr <= 12'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_rob_idx <= 7'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_ldq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_stq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_rxq_idx <= 2'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_pdst <= 7'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_prs1 <= 7'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_prs2 <= 7'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_prs3 <= 7'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_stale_pdst <= 7'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_exc_cause <= 64'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_mem_cmd <= 5'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_mem_size <= 2'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_ldst <= 6'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_lrs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_lrs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_lrs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_dst_rtype <= 2'h2;	// @[lsu.scala:210:16]
      stq_4_bits_uop_lrs1_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_lrs2_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_debug_fsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_debug_tsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_uopc <= 7'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_debug_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_debug_pc <= 40'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_iq_type <= 3'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_fu_code <= 10'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_ctrl_br_type <= 4'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_ctrl_op1_sel <= 2'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_ctrl_op2_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_ctrl_imm_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_ctrl_op_fcn <= 4'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_iw_state <= 2'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_br_mask <= 16'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_br_tag <= 4'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_ftq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_pc_lob <= 6'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_imm_packed <= 20'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_csr_addr <= 12'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_rob_idx <= 7'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_ldq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_stq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_rxq_idx <= 2'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_pdst <= 7'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_prs1 <= 7'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_prs2 <= 7'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_prs3 <= 7'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_stale_pdst <= 7'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_exc_cause <= 64'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_mem_cmd <= 5'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_mem_size <= 2'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_ldst <= 6'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_lrs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_lrs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_lrs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_dst_rtype <= 2'h2;	// @[lsu.scala:210:16]
      stq_5_bits_uop_lrs1_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_lrs2_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_debug_fsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_debug_tsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_uopc <= 7'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_debug_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_debug_pc <= 40'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_iq_type <= 3'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_fu_code <= 10'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_ctrl_br_type <= 4'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_ctrl_op1_sel <= 2'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_ctrl_op2_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_ctrl_imm_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_ctrl_op_fcn <= 4'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_iw_state <= 2'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_br_mask <= 16'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_br_tag <= 4'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_ftq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_pc_lob <= 6'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_imm_packed <= 20'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_csr_addr <= 12'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_rob_idx <= 7'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_ldq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_stq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_rxq_idx <= 2'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_pdst <= 7'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_prs1 <= 7'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_prs2 <= 7'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_prs3 <= 7'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_stale_pdst <= 7'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_exc_cause <= 64'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_mem_cmd <= 5'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_mem_size <= 2'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_ldst <= 6'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_lrs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_lrs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_lrs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_dst_rtype <= 2'h2;	// @[lsu.scala:210:16]
      stq_6_bits_uop_lrs1_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_lrs2_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_debug_fsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_debug_tsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_uopc <= 7'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_debug_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_debug_pc <= 40'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_iq_type <= 3'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_fu_code <= 10'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_ctrl_br_type <= 4'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_ctrl_op1_sel <= 2'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_ctrl_op2_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_ctrl_imm_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_ctrl_op_fcn <= 4'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_iw_state <= 2'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_br_mask <= 16'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_br_tag <= 4'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_ftq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_pc_lob <= 6'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_imm_packed <= 20'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_csr_addr <= 12'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_rob_idx <= 7'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_ldq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_stq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_rxq_idx <= 2'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_pdst <= 7'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_prs1 <= 7'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_prs2 <= 7'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_prs3 <= 7'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_stale_pdst <= 7'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_exc_cause <= 64'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_mem_cmd <= 5'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_mem_size <= 2'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_ldst <= 6'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_lrs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_lrs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_lrs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_dst_rtype <= 2'h2;	// @[lsu.scala:210:16]
      stq_7_bits_uop_lrs1_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_lrs2_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_debug_fsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_debug_tsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_uopc <= 7'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_debug_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_debug_pc <= 40'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_iq_type <= 3'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_fu_code <= 10'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_ctrl_br_type <= 4'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_ctrl_op1_sel <= 2'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_ctrl_op2_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_ctrl_imm_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_ctrl_op_fcn <= 4'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_iw_state <= 2'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_br_mask <= 16'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_br_tag <= 4'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_ftq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_pc_lob <= 6'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_imm_packed <= 20'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_csr_addr <= 12'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_rob_idx <= 7'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_ldq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_stq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_rxq_idx <= 2'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_pdst <= 7'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_prs1 <= 7'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_prs2 <= 7'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_prs3 <= 7'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_stale_pdst <= 7'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_exc_cause <= 64'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_mem_cmd <= 5'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_mem_size <= 2'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_ldst <= 6'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_lrs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_lrs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_lrs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_dst_rtype <= 2'h2;	// @[lsu.scala:210:16]
      stq_8_bits_uop_lrs1_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_lrs2_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_debug_fsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_debug_tsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_uopc <= 7'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_debug_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_debug_pc <= 40'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_iq_type <= 3'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_fu_code <= 10'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_ctrl_br_type <= 4'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_ctrl_op1_sel <= 2'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_ctrl_op2_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_ctrl_imm_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_ctrl_op_fcn <= 4'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_iw_state <= 2'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_br_mask <= 16'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_br_tag <= 4'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_ftq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_pc_lob <= 6'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_imm_packed <= 20'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_csr_addr <= 12'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_rob_idx <= 7'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_ldq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_stq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_rxq_idx <= 2'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_pdst <= 7'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_prs1 <= 7'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_prs2 <= 7'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_prs3 <= 7'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_stale_pdst <= 7'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_exc_cause <= 64'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_mem_cmd <= 5'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_mem_size <= 2'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_ldst <= 6'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_lrs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_lrs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_lrs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_dst_rtype <= 2'h2;	// @[lsu.scala:210:16]
      stq_9_bits_uop_lrs1_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_lrs2_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_debug_fsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_debug_tsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_uopc <= 7'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_debug_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_debug_pc <= 40'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_iq_type <= 3'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_fu_code <= 10'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_ctrl_br_type <= 4'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_ctrl_op1_sel <= 2'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_ctrl_op2_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_ctrl_imm_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_ctrl_op_fcn <= 4'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_iw_state <= 2'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_br_mask <= 16'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_br_tag <= 4'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_ftq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_pc_lob <= 6'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_imm_packed <= 20'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_csr_addr <= 12'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_rob_idx <= 7'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_ldq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_stq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_rxq_idx <= 2'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_pdst <= 7'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_prs1 <= 7'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_prs2 <= 7'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_prs3 <= 7'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_stale_pdst <= 7'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_exc_cause <= 64'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_mem_cmd <= 5'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_mem_size <= 2'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_ldst <= 6'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_lrs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_lrs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_lrs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_dst_rtype <= 2'h2;	// @[lsu.scala:210:16]
      stq_10_bits_uop_lrs1_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_lrs2_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_debug_fsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_debug_tsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_uopc <= 7'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_debug_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_debug_pc <= 40'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_iq_type <= 3'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_fu_code <= 10'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_ctrl_br_type <= 4'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_ctrl_op1_sel <= 2'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_ctrl_op2_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_ctrl_imm_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_ctrl_op_fcn <= 4'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_iw_state <= 2'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_br_mask <= 16'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_br_tag <= 4'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_ftq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_pc_lob <= 6'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_imm_packed <= 20'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_csr_addr <= 12'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_rob_idx <= 7'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_ldq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_stq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_rxq_idx <= 2'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_pdst <= 7'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_prs1 <= 7'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_prs2 <= 7'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_prs3 <= 7'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_stale_pdst <= 7'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_exc_cause <= 64'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_mem_cmd <= 5'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_mem_size <= 2'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_ldst <= 6'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_lrs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_lrs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_lrs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_dst_rtype <= 2'h2;	// @[lsu.scala:210:16]
      stq_11_bits_uop_lrs1_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_lrs2_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_debug_fsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_debug_tsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_uopc <= 7'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_debug_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_debug_pc <= 40'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_iq_type <= 3'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_fu_code <= 10'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_ctrl_br_type <= 4'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_ctrl_op1_sel <= 2'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_ctrl_op2_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_ctrl_imm_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_ctrl_op_fcn <= 4'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_iw_state <= 2'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_br_mask <= 16'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_br_tag <= 4'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_ftq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_pc_lob <= 6'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_imm_packed <= 20'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_csr_addr <= 12'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_rob_idx <= 7'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_ldq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_stq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_rxq_idx <= 2'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_pdst <= 7'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_prs1 <= 7'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_prs2 <= 7'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_prs3 <= 7'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_stale_pdst <= 7'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_exc_cause <= 64'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_mem_cmd <= 5'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_mem_size <= 2'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_ldst <= 6'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_lrs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_lrs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_lrs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_dst_rtype <= 2'h2;	// @[lsu.scala:210:16]
      stq_12_bits_uop_lrs1_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_lrs2_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_debug_fsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_debug_tsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_uopc <= 7'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_debug_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_debug_pc <= 40'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_iq_type <= 3'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_fu_code <= 10'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_ctrl_br_type <= 4'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_ctrl_op1_sel <= 2'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_ctrl_op2_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_ctrl_imm_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_ctrl_op_fcn <= 4'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_iw_state <= 2'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_br_mask <= 16'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_br_tag <= 4'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_ftq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_pc_lob <= 6'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_imm_packed <= 20'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_csr_addr <= 12'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_rob_idx <= 7'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_ldq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_stq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_rxq_idx <= 2'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_pdst <= 7'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_prs1 <= 7'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_prs2 <= 7'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_prs3 <= 7'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_stale_pdst <= 7'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_exc_cause <= 64'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_mem_cmd <= 5'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_mem_size <= 2'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_ldst <= 6'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_lrs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_lrs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_lrs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_dst_rtype <= 2'h2;	// @[lsu.scala:210:16]
      stq_13_bits_uop_lrs1_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_lrs2_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_debug_fsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_debug_tsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_uopc <= 7'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_debug_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_debug_pc <= 40'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_iq_type <= 3'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_fu_code <= 10'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_ctrl_br_type <= 4'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_ctrl_op1_sel <= 2'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_ctrl_op2_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_ctrl_imm_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_ctrl_op_fcn <= 4'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_iw_state <= 2'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_br_mask <= 16'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_br_tag <= 4'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_ftq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_pc_lob <= 6'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_imm_packed <= 20'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_csr_addr <= 12'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_rob_idx <= 7'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_ldq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_stq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_rxq_idx <= 2'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_pdst <= 7'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_prs1 <= 7'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_prs2 <= 7'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_prs3 <= 7'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_stale_pdst <= 7'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_exc_cause <= 64'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_mem_cmd <= 5'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_mem_size <= 2'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_ldst <= 6'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_lrs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_lrs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_lrs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_dst_rtype <= 2'h2;	// @[lsu.scala:210:16]
      stq_14_bits_uop_lrs1_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_lrs2_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_debug_fsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_debug_tsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_uopc <= 7'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_debug_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_debug_pc <= 40'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_iq_type <= 3'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_fu_code <= 10'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_ctrl_br_type <= 4'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_ctrl_op1_sel <= 2'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_ctrl_op2_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_ctrl_imm_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_ctrl_op_fcn <= 4'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_iw_state <= 2'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_br_mask <= 16'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_br_tag <= 4'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_ftq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_pc_lob <= 6'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_imm_packed <= 20'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_csr_addr <= 12'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_rob_idx <= 7'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_ldq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_stq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_rxq_idx <= 2'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_pdst <= 7'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_prs1 <= 7'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_prs2 <= 7'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_prs3 <= 7'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_stale_pdst <= 7'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_exc_cause <= 64'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_mem_cmd <= 5'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_mem_size <= 2'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_ldst <= 6'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_lrs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_lrs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_lrs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_dst_rtype <= 2'h2;	// @[lsu.scala:210:16]
      stq_15_bits_uop_lrs1_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_lrs2_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_debug_fsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_debug_tsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_16_bits_uop_uopc <= 7'h0;	// @[lsu.scala:210:16]
      stq_16_bits_uop_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_16_bits_uop_debug_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_16_bits_uop_debug_pc <= 40'h0;	// @[lsu.scala:210:16]
      stq_16_bits_uop_iq_type <= 3'h0;	// @[lsu.scala:210:16]
      stq_16_bits_uop_fu_code <= 10'h0;	// @[lsu.scala:210:16]
      stq_16_bits_uop_ctrl_br_type <= 4'h0;	// @[lsu.scala:210:16]
      stq_16_bits_uop_ctrl_op1_sel <= 2'h0;	// @[lsu.scala:210:16]
      stq_16_bits_uop_ctrl_op2_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_16_bits_uop_ctrl_imm_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_16_bits_uop_ctrl_op_fcn <= 4'h0;	// @[lsu.scala:210:16]
      stq_16_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[lsu.scala:210:16]
      stq_16_bits_uop_iw_state <= 2'h0;	// @[lsu.scala:210:16]
      stq_16_bits_uop_br_mask <= 16'h0;	// @[lsu.scala:210:16]
      stq_16_bits_uop_br_tag <= 4'h0;	// @[lsu.scala:210:16]
      stq_16_bits_uop_ftq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_16_bits_uop_pc_lob <= 6'h0;	// @[lsu.scala:210:16]
      stq_16_bits_uop_imm_packed <= 20'h0;	// @[lsu.scala:210:16]
      stq_16_bits_uop_csr_addr <= 12'h0;	// @[lsu.scala:210:16]
      stq_16_bits_uop_rob_idx <= 7'h0;	// @[lsu.scala:210:16]
      stq_16_bits_uop_ldq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_16_bits_uop_stq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_16_bits_uop_rxq_idx <= 2'h0;	// @[lsu.scala:210:16]
      stq_16_bits_uop_pdst <= 7'h0;	// @[lsu.scala:210:16]
      stq_16_bits_uop_prs1 <= 7'h0;	// @[lsu.scala:210:16]
      stq_16_bits_uop_prs2 <= 7'h0;	// @[lsu.scala:210:16]
      stq_16_bits_uop_prs3 <= 7'h0;	// @[lsu.scala:210:16]
      stq_16_bits_uop_stale_pdst <= 7'h0;	// @[lsu.scala:210:16]
      stq_16_bits_uop_exc_cause <= 64'h0;	// @[lsu.scala:210:16]
      stq_16_bits_uop_mem_cmd <= 5'h0;	// @[lsu.scala:210:16]
      stq_16_bits_uop_mem_size <= 2'h0;	// @[lsu.scala:210:16]
      stq_16_bits_uop_ldst <= 6'h0;	// @[lsu.scala:210:16]
      stq_16_bits_uop_lrs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_16_bits_uop_lrs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_16_bits_uop_lrs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_16_bits_uop_dst_rtype <= 2'h2;	// @[lsu.scala:210:16]
      stq_16_bits_uop_lrs1_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_16_bits_uop_lrs2_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_16_bits_uop_debug_fsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_16_bits_uop_debug_tsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_17_bits_uop_uopc <= 7'h0;	// @[lsu.scala:210:16]
      stq_17_bits_uop_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_17_bits_uop_debug_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_17_bits_uop_debug_pc <= 40'h0;	// @[lsu.scala:210:16]
      stq_17_bits_uop_iq_type <= 3'h0;	// @[lsu.scala:210:16]
      stq_17_bits_uop_fu_code <= 10'h0;	// @[lsu.scala:210:16]
      stq_17_bits_uop_ctrl_br_type <= 4'h0;	// @[lsu.scala:210:16]
      stq_17_bits_uop_ctrl_op1_sel <= 2'h0;	// @[lsu.scala:210:16]
      stq_17_bits_uop_ctrl_op2_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_17_bits_uop_ctrl_imm_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_17_bits_uop_ctrl_op_fcn <= 4'h0;	// @[lsu.scala:210:16]
      stq_17_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[lsu.scala:210:16]
      stq_17_bits_uop_iw_state <= 2'h0;	// @[lsu.scala:210:16]
      stq_17_bits_uop_br_mask <= 16'h0;	// @[lsu.scala:210:16]
      stq_17_bits_uop_br_tag <= 4'h0;	// @[lsu.scala:210:16]
      stq_17_bits_uop_ftq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_17_bits_uop_pc_lob <= 6'h0;	// @[lsu.scala:210:16]
      stq_17_bits_uop_imm_packed <= 20'h0;	// @[lsu.scala:210:16]
      stq_17_bits_uop_csr_addr <= 12'h0;	// @[lsu.scala:210:16]
      stq_17_bits_uop_rob_idx <= 7'h0;	// @[lsu.scala:210:16]
      stq_17_bits_uop_ldq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_17_bits_uop_stq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_17_bits_uop_rxq_idx <= 2'h0;	// @[lsu.scala:210:16]
      stq_17_bits_uop_pdst <= 7'h0;	// @[lsu.scala:210:16]
      stq_17_bits_uop_prs1 <= 7'h0;	// @[lsu.scala:210:16]
      stq_17_bits_uop_prs2 <= 7'h0;	// @[lsu.scala:210:16]
      stq_17_bits_uop_prs3 <= 7'h0;	// @[lsu.scala:210:16]
      stq_17_bits_uop_stale_pdst <= 7'h0;	// @[lsu.scala:210:16]
      stq_17_bits_uop_exc_cause <= 64'h0;	// @[lsu.scala:210:16]
      stq_17_bits_uop_mem_cmd <= 5'h0;	// @[lsu.scala:210:16]
      stq_17_bits_uop_mem_size <= 2'h0;	// @[lsu.scala:210:16]
      stq_17_bits_uop_ldst <= 6'h0;	// @[lsu.scala:210:16]
      stq_17_bits_uop_lrs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_17_bits_uop_lrs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_17_bits_uop_lrs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_17_bits_uop_dst_rtype <= 2'h2;	// @[lsu.scala:210:16]
      stq_17_bits_uop_lrs1_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_17_bits_uop_lrs2_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_17_bits_uop_debug_fsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_17_bits_uop_debug_tsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_18_bits_uop_uopc <= 7'h0;	// @[lsu.scala:210:16]
      stq_18_bits_uop_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_18_bits_uop_debug_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_18_bits_uop_debug_pc <= 40'h0;	// @[lsu.scala:210:16]
      stq_18_bits_uop_iq_type <= 3'h0;	// @[lsu.scala:210:16]
      stq_18_bits_uop_fu_code <= 10'h0;	// @[lsu.scala:210:16]
      stq_18_bits_uop_ctrl_br_type <= 4'h0;	// @[lsu.scala:210:16]
      stq_18_bits_uop_ctrl_op1_sel <= 2'h0;	// @[lsu.scala:210:16]
      stq_18_bits_uop_ctrl_op2_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_18_bits_uop_ctrl_imm_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_18_bits_uop_ctrl_op_fcn <= 4'h0;	// @[lsu.scala:210:16]
      stq_18_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[lsu.scala:210:16]
      stq_18_bits_uop_iw_state <= 2'h0;	// @[lsu.scala:210:16]
      stq_18_bits_uop_br_mask <= 16'h0;	// @[lsu.scala:210:16]
      stq_18_bits_uop_br_tag <= 4'h0;	// @[lsu.scala:210:16]
      stq_18_bits_uop_ftq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_18_bits_uop_pc_lob <= 6'h0;	// @[lsu.scala:210:16]
      stq_18_bits_uop_imm_packed <= 20'h0;	// @[lsu.scala:210:16]
      stq_18_bits_uop_csr_addr <= 12'h0;	// @[lsu.scala:210:16]
      stq_18_bits_uop_rob_idx <= 7'h0;	// @[lsu.scala:210:16]
      stq_18_bits_uop_ldq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_18_bits_uop_stq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_18_bits_uop_rxq_idx <= 2'h0;	// @[lsu.scala:210:16]
      stq_18_bits_uop_pdst <= 7'h0;	// @[lsu.scala:210:16]
      stq_18_bits_uop_prs1 <= 7'h0;	// @[lsu.scala:210:16]
      stq_18_bits_uop_prs2 <= 7'h0;	// @[lsu.scala:210:16]
      stq_18_bits_uop_prs3 <= 7'h0;	// @[lsu.scala:210:16]
      stq_18_bits_uop_stale_pdst <= 7'h0;	// @[lsu.scala:210:16]
      stq_18_bits_uop_exc_cause <= 64'h0;	// @[lsu.scala:210:16]
      stq_18_bits_uop_mem_cmd <= 5'h0;	// @[lsu.scala:210:16]
      stq_18_bits_uop_mem_size <= 2'h0;	// @[lsu.scala:210:16]
      stq_18_bits_uop_ldst <= 6'h0;	// @[lsu.scala:210:16]
      stq_18_bits_uop_lrs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_18_bits_uop_lrs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_18_bits_uop_lrs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_18_bits_uop_dst_rtype <= 2'h2;	// @[lsu.scala:210:16]
      stq_18_bits_uop_lrs1_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_18_bits_uop_lrs2_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_18_bits_uop_debug_fsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_18_bits_uop_debug_tsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_19_bits_uop_uopc <= 7'h0;	// @[lsu.scala:210:16]
      stq_19_bits_uop_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_19_bits_uop_debug_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_19_bits_uop_debug_pc <= 40'h0;	// @[lsu.scala:210:16]
      stq_19_bits_uop_iq_type <= 3'h0;	// @[lsu.scala:210:16]
      stq_19_bits_uop_fu_code <= 10'h0;	// @[lsu.scala:210:16]
      stq_19_bits_uop_ctrl_br_type <= 4'h0;	// @[lsu.scala:210:16]
      stq_19_bits_uop_ctrl_op1_sel <= 2'h0;	// @[lsu.scala:210:16]
      stq_19_bits_uop_ctrl_op2_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_19_bits_uop_ctrl_imm_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_19_bits_uop_ctrl_op_fcn <= 4'h0;	// @[lsu.scala:210:16]
      stq_19_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[lsu.scala:210:16]
      stq_19_bits_uop_iw_state <= 2'h0;	// @[lsu.scala:210:16]
      stq_19_bits_uop_br_mask <= 16'h0;	// @[lsu.scala:210:16]
      stq_19_bits_uop_br_tag <= 4'h0;	// @[lsu.scala:210:16]
      stq_19_bits_uop_ftq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_19_bits_uop_pc_lob <= 6'h0;	// @[lsu.scala:210:16]
      stq_19_bits_uop_imm_packed <= 20'h0;	// @[lsu.scala:210:16]
      stq_19_bits_uop_csr_addr <= 12'h0;	// @[lsu.scala:210:16]
      stq_19_bits_uop_rob_idx <= 7'h0;	// @[lsu.scala:210:16]
      stq_19_bits_uop_ldq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_19_bits_uop_stq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_19_bits_uop_rxq_idx <= 2'h0;	// @[lsu.scala:210:16]
      stq_19_bits_uop_pdst <= 7'h0;	// @[lsu.scala:210:16]
      stq_19_bits_uop_prs1 <= 7'h0;	// @[lsu.scala:210:16]
      stq_19_bits_uop_prs2 <= 7'h0;	// @[lsu.scala:210:16]
      stq_19_bits_uop_prs3 <= 7'h0;	// @[lsu.scala:210:16]
      stq_19_bits_uop_stale_pdst <= 7'h0;	// @[lsu.scala:210:16]
      stq_19_bits_uop_exc_cause <= 64'h0;	// @[lsu.scala:210:16]
      stq_19_bits_uop_mem_cmd <= 5'h0;	// @[lsu.scala:210:16]
      stq_19_bits_uop_mem_size <= 2'h0;	// @[lsu.scala:210:16]
      stq_19_bits_uop_ldst <= 6'h0;	// @[lsu.scala:210:16]
      stq_19_bits_uop_lrs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_19_bits_uop_lrs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_19_bits_uop_lrs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_19_bits_uop_dst_rtype <= 2'h2;	// @[lsu.scala:210:16]
      stq_19_bits_uop_lrs1_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_19_bits_uop_lrs2_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_19_bits_uop_debug_fsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_19_bits_uop_debug_tsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_20_bits_uop_uopc <= 7'h0;	// @[lsu.scala:210:16]
      stq_20_bits_uop_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_20_bits_uop_debug_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_20_bits_uop_debug_pc <= 40'h0;	// @[lsu.scala:210:16]
      stq_20_bits_uop_iq_type <= 3'h0;	// @[lsu.scala:210:16]
      stq_20_bits_uop_fu_code <= 10'h0;	// @[lsu.scala:210:16]
      stq_20_bits_uop_ctrl_br_type <= 4'h0;	// @[lsu.scala:210:16]
      stq_20_bits_uop_ctrl_op1_sel <= 2'h0;	// @[lsu.scala:210:16]
      stq_20_bits_uop_ctrl_op2_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_20_bits_uop_ctrl_imm_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_20_bits_uop_ctrl_op_fcn <= 4'h0;	// @[lsu.scala:210:16]
      stq_20_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[lsu.scala:210:16]
      stq_20_bits_uop_iw_state <= 2'h0;	// @[lsu.scala:210:16]
      stq_20_bits_uop_br_mask <= 16'h0;	// @[lsu.scala:210:16]
      stq_20_bits_uop_br_tag <= 4'h0;	// @[lsu.scala:210:16]
      stq_20_bits_uop_ftq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_20_bits_uop_pc_lob <= 6'h0;	// @[lsu.scala:210:16]
      stq_20_bits_uop_imm_packed <= 20'h0;	// @[lsu.scala:210:16]
      stq_20_bits_uop_csr_addr <= 12'h0;	// @[lsu.scala:210:16]
      stq_20_bits_uop_rob_idx <= 7'h0;	// @[lsu.scala:210:16]
      stq_20_bits_uop_ldq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_20_bits_uop_stq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_20_bits_uop_rxq_idx <= 2'h0;	// @[lsu.scala:210:16]
      stq_20_bits_uop_pdst <= 7'h0;	// @[lsu.scala:210:16]
      stq_20_bits_uop_prs1 <= 7'h0;	// @[lsu.scala:210:16]
      stq_20_bits_uop_prs2 <= 7'h0;	// @[lsu.scala:210:16]
      stq_20_bits_uop_prs3 <= 7'h0;	// @[lsu.scala:210:16]
      stq_20_bits_uop_stale_pdst <= 7'h0;	// @[lsu.scala:210:16]
      stq_20_bits_uop_exc_cause <= 64'h0;	// @[lsu.scala:210:16]
      stq_20_bits_uop_mem_cmd <= 5'h0;	// @[lsu.scala:210:16]
      stq_20_bits_uop_mem_size <= 2'h0;	// @[lsu.scala:210:16]
      stq_20_bits_uop_ldst <= 6'h0;	// @[lsu.scala:210:16]
      stq_20_bits_uop_lrs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_20_bits_uop_lrs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_20_bits_uop_lrs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_20_bits_uop_dst_rtype <= 2'h2;	// @[lsu.scala:210:16]
      stq_20_bits_uop_lrs1_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_20_bits_uop_lrs2_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_20_bits_uop_debug_fsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_20_bits_uop_debug_tsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_21_bits_uop_uopc <= 7'h0;	// @[lsu.scala:210:16]
      stq_21_bits_uop_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_21_bits_uop_debug_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_21_bits_uop_debug_pc <= 40'h0;	// @[lsu.scala:210:16]
      stq_21_bits_uop_iq_type <= 3'h0;	// @[lsu.scala:210:16]
      stq_21_bits_uop_fu_code <= 10'h0;	// @[lsu.scala:210:16]
      stq_21_bits_uop_ctrl_br_type <= 4'h0;	// @[lsu.scala:210:16]
      stq_21_bits_uop_ctrl_op1_sel <= 2'h0;	// @[lsu.scala:210:16]
      stq_21_bits_uop_ctrl_op2_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_21_bits_uop_ctrl_imm_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_21_bits_uop_ctrl_op_fcn <= 4'h0;	// @[lsu.scala:210:16]
      stq_21_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[lsu.scala:210:16]
      stq_21_bits_uop_iw_state <= 2'h0;	// @[lsu.scala:210:16]
      stq_21_bits_uop_br_mask <= 16'h0;	// @[lsu.scala:210:16]
      stq_21_bits_uop_br_tag <= 4'h0;	// @[lsu.scala:210:16]
      stq_21_bits_uop_ftq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_21_bits_uop_pc_lob <= 6'h0;	// @[lsu.scala:210:16]
      stq_21_bits_uop_imm_packed <= 20'h0;	// @[lsu.scala:210:16]
      stq_21_bits_uop_csr_addr <= 12'h0;	// @[lsu.scala:210:16]
      stq_21_bits_uop_rob_idx <= 7'h0;	// @[lsu.scala:210:16]
      stq_21_bits_uop_ldq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_21_bits_uop_stq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_21_bits_uop_rxq_idx <= 2'h0;	// @[lsu.scala:210:16]
      stq_21_bits_uop_pdst <= 7'h0;	// @[lsu.scala:210:16]
      stq_21_bits_uop_prs1 <= 7'h0;	// @[lsu.scala:210:16]
      stq_21_bits_uop_prs2 <= 7'h0;	// @[lsu.scala:210:16]
      stq_21_bits_uop_prs3 <= 7'h0;	// @[lsu.scala:210:16]
      stq_21_bits_uop_stale_pdst <= 7'h0;	// @[lsu.scala:210:16]
      stq_21_bits_uop_exc_cause <= 64'h0;	// @[lsu.scala:210:16]
      stq_21_bits_uop_mem_cmd <= 5'h0;	// @[lsu.scala:210:16]
      stq_21_bits_uop_mem_size <= 2'h0;	// @[lsu.scala:210:16]
      stq_21_bits_uop_ldst <= 6'h0;	// @[lsu.scala:210:16]
      stq_21_bits_uop_lrs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_21_bits_uop_lrs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_21_bits_uop_lrs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_21_bits_uop_dst_rtype <= 2'h2;	// @[lsu.scala:210:16]
      stq_21_bits_uop_lrs1_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_21_bits_uop_lrs2_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_21_bits_uop_debug_fsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_21_bits_uop_debug_tsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_22_bits_uop_uopc <= 7'h0;	// @[lsu.scala:210:16]
      stq_22_bits_uop_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_22_bits_uop_debug_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_22_bits_uop_debug_pc <= 40'h0;	// @[lsu.scala:210:16]
      stq_22_bits_uop_iq_type <= 3'h0;	// @[lsu.scala:210:16]
      stq_22_bits_uop_fu_code <= 10'h0;	// @[lsu.scala:210:16]
      stq_22_bits_uop_ctrl_br_type <= 4'h0;	// @[lsu.scala:210:16]
      stq_22_bits_uop_ctrl_op1_sel <= 2'h0;	// @[lsu.scala:210:16]
      stq_22_bits_uop_ctrl_op2_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_22_bits_uop_ctrl_imm_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_22_bits_uop_ctrl_op_fcn <= 4'h0;	// @[lsu.scala:210:16]
      stq_22_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[lsu.scala:210:16]
      stq_22_bits_uop_iw_state <= 2'h0;	// @[lsu.scala:210:16]
      stq_22_bits_uop_br_mask <= 16'h0;	// @[lsu.scala:210:16]
      stq_22_bits_uop_br_tag <= 4'h0;	// @[lsu.scala:210:16]
      stq_22_bits_uop_ftq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_22_bits_uop_pc_lob <= 6'h0;	// @[lsu.scala:210:16]
      stq_22_bits_uop_imm_packed <= 20'h0;	// @[lsu.scala:210:16]
      stq_22_bits_uop_csr_addr <= 12'h0;	// @[lsu.scala:210:16]
      stq_22_bits_uop_rob_idx <= 7'h0;	// @[lsu.scala:210:16]
      stq_22_bits_uop_ldq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_22_bits_uop_stq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_22_bits_uop_rxq_idx <= 2'h0;	// @[lsu.scala:210:16]
      stq_22_bits_uop_pdst <= 7'h0;	// @[lsu.scala:210:16]
      stq_22_bits_uop_prs1 <= 7'h0;	// @[lsu.scala:210:16]
      stq_22_bits_uop_prs2 <= 7'h0;	// @[lsu.scala:210:16]
      stq_22_bits_uop_prs3 <= 7'h0;	// @[lsu.scala:210:16]
      stq_22_bits_uop_stale_pdst <= 7'h0;	// @[lsu.scala:210:16]
      stq_22_bits_uop_exc_cause <= 64'h0;	// @[lsu.scala:210:16]
      stq_22_bits_uop_mem_cmd <= 5'h0;	// @[lsu.scala:210:16]
      stq_22_bits_uop_mem_size <= 2'h0;	// @[lsu.scala:210:16]
      stq_22_bits_uop_ldst <= 6'h0;	// @[lsu.scala:210:16]
      stq_22_bits_uop_lrs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_22_bits_uop_lrs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_22_bits_uop_lrs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_22_bits_uop_dst_rtype <= 2'h2;	// @[lsu.scala:210:16]
      stq_22_bits_uop_lrs1_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_22_bits_uop_lrs2_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_22_bits_uop_debug_fsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_22_bits_uop_debug_tsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_23_bits_uop_uopc <= 7'h0;	// @[lsu.scala:210:16]
      stq_23_bits_uop_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_23_bits_uop_debug_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_23_bits_uop_debug_pc <= 40'h0;	// @[lsu.scala:210:16]
      stq_23_bits_uop_iq_type <= 3'h0;	// @[lsu.scala:210:16]
      stq_23_bits_uop_fu_code <= 10'h0;	// @[lsu.scala:210:16]
      stq_23_bits_uop_ctrl_br_type <= 4'h0;	// @[lsu.scala:210:16]
      stq_23_bits_uop_ctrl_op1_sel <= 2'h0;	// @[lsu.scala:210:16]
      stq_23_bits_uop_ctrl_op2_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_23_bits_uop_ctrl_imm_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_23_bits_uop_ctrl_op_fcn <= 4'h0;	// @[lsu.scala:210:16]
      stq_23_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[lsu.scala:210:16]
      stq_23_bits_uop_iw_state <= 2'h0;	// @[lsu.scala:210:16]
      stq_23_bits_uop_br_mask <= 16'h0;	// @[lsu.scala:210:16]
      stq_23_bits_uop_br_tag <= 4'h0;	// @[lsu.scala:210:16]
      stq_23_bits_uop_ftq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_23_bits_uop_pc_lob <= 6'h0;	// @[lsu.scala:210:16]
      stq_23_bits_uop_imm_packed <= 20'h0;	// @[lsu.scala:210:16]
      stq_23_bits_uop_csr_addr <= 12'h0;	// @[lsu.scala:210:16]
      stq_23_bits_uop_rob_idx <= 7'h0;	// @[lsu.scala:210:16]
      stq_23_bits_uop_ldq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_23_bits_uop_stq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_23_bits_uop_rxq_idx <= 2'h0;	// @[lsu.scala:210:16]
      stq_23_bits_uop_pdst <= 7'h0;	// @[lsu.scala:210:16]
      stq_23_bits_uop_prs1 <= 7'h0;	// @[lsu.scala:210:16]
      stq_23_bits_uop_prs2 <= 7'h0;	// @[lsu.scala:210:16]
      stq_23_bits_uop_prs3 <= 7'h0;	// @[lsu.scala:210:16]
      stq_23_bits_uop_stale_pdst <= 7'h0;	// @[lsu.scala:210:16]
      stq_23_bits_uop_exc_cause <= 64'h0;	// @[lsu.scala:210:16]
      stq_23_bits_uop_mem_cmd <= 5'h0;	// @[lsu.scala:210:16]
      stq_23_bits_uop_mem_size <= 2'h0;	// @[lsu.scala:210:16]
      stq_23_bits_uop_ldst <= 6'h0;	// @[lsu.scala:210:16]
      stq_23_bits_uop_lrs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_23_bits_uop_lrs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_23_bits_uop_lrs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_23_bits_uop_dst_rtype <= 2'h2;	// @[lsu.scala:210:16]
      stq_23_bits_uop_lrs1_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_23_bits_uop_lrs2_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_23_bits_uop_debug_fsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_23_bits_uop_debug_tsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_head <= 5'h0;	// @[lsu.scala:216:29]
      stq_commit_head <= 5'h0;	// @[lsu.scala:218:29]
      stq_execute_head <= 5'h0;	// @[lsu.scala:219:29]
    end
    else begin	// @[lsu.scala:1507:3, :1599:3, :1604:5, :1605:16]
      if (_GEN_828) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_659) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_538) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else begin	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_0_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:210:16]
            stq_0_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:210:16]
            stq_0_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:210:16]
            stq_0_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:210:16]
            stq_0_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:210:16]
            stq_0_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:210:16]
            stq_0_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:210:16]
            stq_0_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
            stq_0_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
            stq_0_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
            stq_0_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
            stq_0_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
            stq_0_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:210:16]
            stq_0_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:210:16]
            stq_0_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:210:16]
            stq_0_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:210:16]
            stq_0_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:210:16]
            stq_0_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:210:16]
            stq_0_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:210:16]
            stq_0_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:210:16]
            stq_0_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:210:16]
            stq_0_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:210:16]
            stq_0_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:210:16]
            stq_0_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:210:16]
            stq_0_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:210:16]
            stq_0_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:210:16]
            stq_0_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:210:16]
            stq_0_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:210:16]
            stq_0_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:210:16]
            stq_0_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:210:16]
            stq_0_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:210:16]
            stq_0_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:210:16]
            stq_0_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:210:16]
            stq_0_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:210:16]
            stq_0_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:210:16]
            stq_0_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:210:16]
            stq_0_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:210:16]
            stq_0_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:210:16]
          end
        end
        else begin	// @[lsu.scala:304:5, :321:5]
          stq_0_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:210:16]
          stq_0_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:210:16]
          stq_0_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:210:16]
          stq_0_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:210:16]
          stq_0_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:210:16]
          stq_0_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:210:16]
          stq_0_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:210:16]
          stq_0_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
          stq_0_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
          stq_0_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
          stq_0_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
          stq_0_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
          stq_0_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:210:16]
          stq_0_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:210:16]
          stq_0_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:210:16]
          stq_0_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:210:16]
          stq_0_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:210:16]
          stq_0_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:210:16]
          stq_0_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:210:16]
          stq_0_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:210:16]
          stq_0_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:210:16]
          stq_0_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:210:16]
          stq_0_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:210:16]
          stq_0_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:210:16]
          stq_0_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:210:16]
          stq_0_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:210:16]
          stq_0_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:210:16]
          stq_0_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:210:16]
          stq_0_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:210:16]
          stq_0_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:210:16]
          stq_0_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:210:16]
          stq_0_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:210:16]
          stq_0_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:210:16]
          stq_0_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:210:16]
          stq_0_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:210:16]
          stq_0_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:210:16]
          stq_0_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:210:16]
          stq_0_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:210:16]
        end
      end
      else begin	// @[lsu.scala:304:5, :321:5]
        stq_0_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:210:16]
        stq_0_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:210:16]
        stq_0_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:210:16]
        stq_0_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:210:16]
        stq_0_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:210:16]
        stq_0_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:210:16]
        stq_0_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:210:16]
        stq_0_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
        stq_0_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
        stq_0_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
        stq_0_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
        stq_0_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
        stq_0_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:210:16]
        stq_0_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:210:16]
        stq_0_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:210:16]
        stq_0_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:210:16]
        stq_0_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:210:16]
        stq_0_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:210:16]
        stq_0_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:210:16]
        stq_0_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:210:16]
        stq_0_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:210:16]
        stq_0_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:210:16]
        stq_0_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:210:16]
        stq_0_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:210:16]
        stq_0_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:210:16]
        stq_0_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:210:16]
        stq_0_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:210:16]
        stq_0_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:210:16]
        stq_0_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:210:16]
        stq_0_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:210:16]
        stq_0_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:210:16]
        stq_0_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:210:16]
        stq_0_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:210:16]
        stq_0_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:210:16]
        stq_0_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:210:16]
        stq_0_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:210:16]
        stq_0_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:210:16]
        stq_0_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:210:16]
      end
      if (stq_0_valid)	// @[lsu.scala:210:16]
        stq_0_bits_uop_br_mask <= stq_0_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:210:16, util.scala:85:27, :89:21]
      else if (_GEN_828) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_659) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_538) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_0_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_0_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_0_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:210:16]
      if (_GEN_924) begin	// @[lsu.scala:304:5, :851:5, :855:36]
        if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
          stq_0_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:210:16]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_0_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_0_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:210:16, :478:79]
        else	// @[lsu.scala:536:61]
          stq_0_bits_uop_pdst <= 7'h0;	// @[lsu.scala:210:16]
      end
      else if (_GEN_828) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_659) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_538) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_0_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_0_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_0_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:210:16]
      if (_GEN_829) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_660) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_539) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else begin	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_1_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:210:16]
            stq_1_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:210:16]
            stq_1_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:210:16]
            stq_1_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:210:16]
            stq_1_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:210:16]
            stq_1_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:210:16]
            stq_1_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:210:16]
            stq_1_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
            stq_1_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
            stq_1_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
            stq_1_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
            stq_1_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
            stq_1_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:210:16]
            stq_1_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:210:16]
            stq_1_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:210:16]
            stq_1_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:210:16]
            stq_1_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:210:16]
            stq_1_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:210:16]
            stq_1_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:210:16]
            stq_1_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:210:16]
            stq_1_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:210:16]
            stq_1_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:210:16]
            stq_1_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:210:16]
            stq_1_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:210:16]
            stq_1_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:210:16]
            stq_1_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:210:16]
            stq_1_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:210:16]
            stq_1_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:210:16]
            stq_1_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:210:16]
            stq_1_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:210:16]
            stq_1_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:210:16]
            stq_1_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:210:16]
            stq_1_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:210:16]
            stq_1_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:210:16]
            stq_1_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:210:16]
            stq_1_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:210:16]
            stq_1_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:210:16]
            stq_1_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:210:16]
          end
        end
        else begin	// @[lsu.scala:304:5, :321:5]
          stq_1_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:210:16]
          stq_1_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:210:16]
          stq_1_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:210:16]
          stq_1_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:210:16]
          stq_1_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:210:16]
          stq_1_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:210:16]
          stq_1_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:210:16]
          stq_1_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
          stq_1_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
          stq_1_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
          stq_1_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
          stq_1_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
          stq_1_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:210:16]
          stq_1_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:210:16]
          stq_1_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:210:16]
          stq_1_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:210:16]
          stq_1_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:210:16]
          stq_1_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:210:16]
          stq_1_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:210:16]
          stq_1_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:210:16]
          stq_1_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:210:16]
          stq_1_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:210:16]
          stq_1_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:210:16]
          stq_1_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:210:16]
          stq_1_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:210:16]
          stq_1_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:210:16]
          stq_1_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:210:16]
          stq_1_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:210:16]
          stq_1_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:210:16]
          stq_1_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:210:16]
          stq_1_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:210:16]
          stq_1_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:210:16]
          stq_1_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:210:16]
          stq_1_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:210:16]
          stq_1_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:210:16]
          stq_1_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:210:16]
          stq_1_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:210:16]
          stq_1_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:210:16]
        end
      end
      else begin	// @[lsu.scala:304:5, :321:5]
        stq_1_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:210:16]
        stq_1_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:210:16]
        stq_1_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:210:16]
        stq_1_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:210:16]
        stq_1_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:210:16]
        stq_1_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:210:16]
        stq_1_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:210:16]
        stq_1_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
        stq_1_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
        stq_1_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
        stq_1_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
        stq_1_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
        stq_1_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:210:16]
        stq_1_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:210:16]
        stq_1_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:210:16]
        stq_1_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:210:16]
        stq_1_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:210:16]
        stq_1_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:210:16]
        stq_1_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:210:16]
        stq_1_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:210:16]
        stq_1_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:210:16]
        stq_1_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:210:16]
        stq_1_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:210:16]
        stq_1_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:210:16]
        stq_1_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:210:16]
        stq_1_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:210:16]
        stq_1_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:210:16]
        stq_1_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:210:16]
        stq_1_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:210:16]
        stq_1_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:210:16]
        stq_1_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:210:16]
        stq_1_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:210:16]
        stq_1_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:210:16]
        stq_1_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:210:16]
        stq_1_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:210:16]
        stq_1_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:210:16]
        stq_1_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:210:16]
        stq_1_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:210:16]
      end
      if (stq_1_valid)	// @[lsu.scala:210:16]
        stq_1_bits_uop_br_mask <= stq_1_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:210:16, util.scala:85:27, :89:21]
      else if (_GEN_829) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_660) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_539) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_1_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_1_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_1_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:210:16]
      if (_GEN_926) begin	// @[lsu.scala:304:5, :851:5, :855:36]
        if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
          stq_1_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:210:16]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_1_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_1_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:210:16, :478:79]
        else	// @[lsu.scala:536:61]
          stq_1_bits_uop_pdst <= 7'h0;	// @[lsu.scala:210:16]
      end
      else if (_GEN_829) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_660) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_539) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_1_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_1_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_1_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:210:16]
      if (_GEN_830) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_661) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_540) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else begin	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_2_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:210:16]
            stq_2_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:210:16]
            stq_2_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:210:16]
            stq_2_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:210:16]
            stq_2_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:210:16]
            stq_2_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:210:16]
            stq_2_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:210:16]
            stq_2_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
            stq_2_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
            stq_2_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
            stq_2_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
            stq_2_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
            stq_2_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:210:16]
            stq_2_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:210:16]
            stq_2_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:210:16]
            stq_2_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:210:16]
            stq_2_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:210:16]
            stq_2_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:210:16]
            stq_2_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:210:16]
            stq_2_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:210:16]
            stq_2_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:210:16]
            stq_2_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:210:16]
            stq_2_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:210:16]
            stq_2_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:210:16]
            stq_2_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:210:16]
            stq_2_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:210:16]
            stq_2_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:210:16]
            stq_2_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:210:16]
            stq_2_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:210:16]
            stq_2_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:210:16]
            stq_2_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:210:16]
            stq_2_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:210:16]
            stq_2_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:210:16]
            stq_2_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:210:16]
            stq_2_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:210:16]
            stq_2_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:210:16]
            stq_2_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:210:16]
            stq_2_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:210:16]
          end
        end
        else begin	// @[lsu.scala:304:5, :321:5]
          stq_2_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:210:16]
          stq_2_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:210:16]
          stq_2_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:210:16]
          stq_2_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:210:16]
          stq_2_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:210:16]
          stq_2_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:210:16]
          stq_2_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:210:16]
          stq_2_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
          stq_2_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
          stq_2_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
          stq_2_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
          stq_2_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
          stq_2_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:210:16]
          stq_2_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:210:16]
          stq_2_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:210:16]
          stq_2_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:210:16]
          stq_2_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:210:16]
          stq_2_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:210:16]
          stq_2_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:210:16]
          stq_2_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:210:16]
          stq_2_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:210:16]
          stq_2_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:210:16]
          stq_2_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:210:16]
          stq_2_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:210:16]
          stq_2_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:210:16]
          stq_2_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:210:16]
          stq_2_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:210:16]
          stq_2_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:210:16]
          stq_2_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:210:16]
          stq_2_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:210:16]
          stq_2_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:210:16]
          stq_2_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:210:16]
          stq_2_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:210:16]
          stq_2_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:210:16]
          stq_2_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:210:16]
          stq_2_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:210:16]
          stq_2_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:210:16]
          stq_2_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:210:16]
        end
      end
      else begin	// @[lsu.scala:304:5, :321:5]
        stq_2_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:210:16]
        stq_2_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:210:16]
        stq_2_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:210:16]
        stq_2_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:210:16]
        stq_2_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:210:16]
        stq_2_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:210:16]
        stq_2_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:210:16]
        stq_2_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
        stq_2_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
        stq_2_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
        stq_2_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
        stq_2_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
        stq_2_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:210:16]
        stq_2_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:210:16]
        stq_2_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:210:16]
        stq_2_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:210:16]
        stq_2_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:210:16]
        stq_2_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:210:16]
        stq_2_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:210:16]
        stq_2_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:210:16]
        stq_2_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:210:16]
        stq_2_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:210:16]
        stq_2_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:210:16]
        stq_2_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:210:16]
        stq_2_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:210:16]
        stq_2_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:210:16]
        stq_2_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:210:16]
        stq_2_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:210:16]
        stq_2_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:210:16]
        stq_2_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:210:16]
        stq_2_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:210:16]
        stq_2_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:210:16]
        stq_2_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:210:16]
        stq_2_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:210:16]
        stq_2_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:210:16]
        stq_2_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:210:16]
        stq_2_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:210:16]
        stq_2_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:210:16]
      end
      if (stq_2_valid)	// @[lsu.scala:210:16]
        stq_2_bits_uop_br_mask <= stq_2_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:210:16, util.scala:85:27, :89:21]
      else if (_GEN_830) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_661) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_540) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_2_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_2_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_2_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:210:16]
      if (_GEN_928) begin	// @[lsu.scala:304:5, :851:5, :855:36]
        if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
          stq_2_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:210:16]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_2_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_2_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:210:16, :478:79]
        else	// @[lsu.scala:536:61]
          stq_2_bits_uop_pdst <= 7'h0;	// @[lsu.scala:210:16]
      end
      else if (_GEN_830) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_661) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_540) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_2_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_2_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_2_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:210:16]
      if (_GEN_831) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_662) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_541) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else begin	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_3_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:210:16]
            stq_3_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:210:16]
            stq_3_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:210:16]
            stq_3_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:210:16]
            stq_3_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:210:16]
            stq_3_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:210:16]
            stq_3_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:210:16]
            stq_3_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
            stq_3_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
            stq_3_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
            stq_3_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
            stq_3_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
            stq_3_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:210:16]
            stq_3_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:210:16]
            stq_3_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:210:16]
            stq_3_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:210:16]
            stq_3_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:210:16]
            stq_3_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:210:16]
            stq_3_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:210:16]
            stq_3_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:210:16]
            stq_3_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:210:16]
            stq_3_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:210:16]
            stq_3_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:210:16]
            stq_3_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:210:16]
            stq_3_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:210:16]
            stq_3_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:210:16]
            stq_3_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:210:16]
            stq_3_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:210:16]
            stq_3_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:210:16]
            stq_3_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:210:16]
            stq_3_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:210:16]
            stq_3_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:210:16]
            stq_3_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:210:16]
            stq_3_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:210:16]
            stq_3_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:210:16]
            stq_3_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:210:16]
            stq_3_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:210:16]
            stq_3_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:210:16]
          end
        end
        else begin	// @[lsu.scala:304:5, :321:5]
          stq_3_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:210:16]
          stq_3_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:210:16]
          stq_3_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:210:16]
          stq_3_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:210:16]
          stq_3_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:210:16]
          stq_3_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:210:16]
          stq_3_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:210:16]
          stq_3_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
          stq_3_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
          stq_3_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
          stq_3_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
          stq_3_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
          stq_3_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:210:16]
          stq_3_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:210:16]
          stq_3_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:210:16]
          stq_3_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:210:16]
          stq_3_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:210:16]
          stq_3_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:210:16]
          stq_3_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:210:16]
          stq_3_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:210:16]
          stq_3_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:210:16]
          stq_3_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:210:16]
          stq_3_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:210:16]
          stq_3_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:210:16]
          stq_3_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:210:16]
          stq_3_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:210:16]
          stq_3_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:210:16]
          stq_3_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:210:16]
          stq_3_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:210:16]
          stq_3_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:210:16]
          stq_3_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:210:16]
          stq_3_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:210:16]
          stq_3_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:210:16]
          stq_3_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:210:16]
          stq_3_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:210:16]
          stq_3_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:210:16]
          stq_3_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:210:16]
          stq_3_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:210:16]
        end
      end
      else begin	// @[lsu.scala:304:5, :321:5]
        stq_3_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:210:16]
        stq_3_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:210:16]
        stq_3_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:210:16]
        stq_3_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:210:16]
        stq_3_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:210:16]
        stq_3_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:210:16]
        stq_3_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:210:16]
        stq_3_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
        stq_3_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
        stq_3_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
        stq_3_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
        stq_3_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
        stq_3_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:210:16]
        stq_3_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:210:16]
        stq_3_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:210:16]
        stq_3_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:210:16]
        stq_3_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:210:16]
        stq_3_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:210:16]
        stq_3_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:210:16]
        stq_3_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:210:16]
        stq_3_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:210:16]
        stq_3_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:210:16]
        stq_3_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:210:16]
        stq_3_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:210:16]
        stq_3_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:210:16]
        stq_3_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:210:16]
        stq_3_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:210:16]
        stq_3_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:210:16]
        stq_3_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:210:16]
        stq_3_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:210:16]
        stq_3_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:210:16]
        stq_3_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:210:16]
        stq_3_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:210:16]
        stq_3_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:210:16]
        stq_3_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:210:16]
        stq_3_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:210:16]
        stq_3_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:210:16]
        stq_3_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:210:16]
      end
      if (stq_3_valid)	// @[lsu.scala:210:16]
        stq_3_bits_uop_br_mask <= stq_3_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:210:16, util.scala:85:27, :89:21]
      else if (_GEN_831) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_662) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_541) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_3_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_3_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_3_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:210:16]
      if (_GEN_930) begin	// @[lsu.scala:304:5, :851:5, :855:36]
        if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
          stq_3_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:210:16]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_3_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_3_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:210:16, :478:79]
        else	// @[lsu.scala:536:61]
          stq_3_bits_uop_pdst <= 7'h0;	// @[lsu.scala:210:16]
      end
      else if (_GEN_831) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_662) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_541) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_3_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_3_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_3_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:210:16]
      if (_GEN_832) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_663) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_542) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else begin	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_4_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:210:16]
            stq_4_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:210:16]
            stq_4_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:210:16]
            stq_4_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:210:16]
            stq_4_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:210:16]
            stq_4_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:210:16]
            stq_4_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:210:16]
            stq_4_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
            stq_4_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
            stq_4_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
            stq_4_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
            stq_4_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
            stq_4_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:210:16]
            stq_4_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:210:16]
            stq_4_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:210:16]
            stq_4_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:210:16]
            stq_4_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:210:16]
            stq_4_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:210:16]
            stq_4_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:210:16]
            stq_4_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:210:16]
            stq_4_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:210:16]
            stq_4_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:210:16]
            stq_4_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:210:16]
            stq_4_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:210:16]
            stq_4_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:210:16]
            stq_4_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:210:16]
            stq_4_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:210:16]
            stq_4_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:210:16]
            stq_4_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:210:16]
            stq_4_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:210:16]
            stq_4_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:210:16]
            stq_4_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:210:16]
            stq_4_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:210:16]
            stq_4_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:210:16]
            stq_4_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:210:16]
            stq_4_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:210:16]
            stq_4_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:210:16]
            stq_4_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:210:16]
          end
        end
        else begin	// @[lsu.scala:304:5, :321:5]
          stq_4_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:210:16]
          stq_4_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:210:16]
          stq_4_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:210:16]
          stq_4_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:210:16]
          stq_4_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:210:16]
          stq_4_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:210:16]
          stq_4_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:210:16]
          stq_4_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
          stq_4_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
          stq_4_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
          stq_4_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
          stq_4_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
          stq_4_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:210:16]
          stq_4_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:210:16]
          stq_4_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:210:16]
          stq_4_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:210:16]
          stq_4_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:210:16]
          stq_4_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:210:16]
          stq_4_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:210:16]
          stq_4_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:210:16]
          stq_4_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:210:16]
          stq_4_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:210:16]
          stq_4_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:210:16]
          stq_4_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:210:16]
          stq_4_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:210:16]
          stq_4_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:210:16]
          stq_4_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:210:16]
          stq_4_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:210:16]
          stq_4_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:210:16]
          stq_4_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:210:16]
          stq_4_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:210:16]
          stq_4_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:210:16]
          stq_4_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:210:16]
          stq_4_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:210:16]
          stq_4_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:210:16]
          stq_4_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:210:16]
          stq_4_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:210:16]
          stq_4_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:210:16]
        end
      end
      else begin	// @[lsu.scala:304:5, :321:5]
        stq_4_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:210:16]
        stq_4_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:210:16]
        stq_4_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:210:16]
        stq_4_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:210:16]
        stq_4_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:210:16]
        stq_4_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:210:16]
        stq_4_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:210:16]
        stq_4_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
        stq_4_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
        stq_4_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
        stq_4_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
        stq_4_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
        stq_4_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:210:16]
        stq_4_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:210:16]
        stq_4_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:210:16]
        stq_4_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:210:16]
        stq_4_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:210:16]
        stq_4_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:210:16]
        stq_4_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:210:16]
        stq_4_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:210:16]
        stq_4_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:210:16]
        stq_4_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:210:16]
        stq_4_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:210:16]
        stq_4_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:210:16]
        stq_4_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:210:16]
        stq_4_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:210:16]
        stq_4_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:210:16]
        stq_4_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:210:16]
        stq_4_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:210:16]
        stq_4_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:210:16]
        stq_4_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:210:16]
        stq_4_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:210:16]
        stq_4_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:210:16]
        stq_4_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:210:16]
        stq_4_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:210:16]
        stq_4_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:210:16]
        stq_4_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:210:16]
        stq_4_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:210:16]
      end
      if (stq_4_valid)	// @[lsu.scala:210:16]
        stq_4_bits_uop_br_mask <= stq_4_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:210:16, util.scala:85:27, :89:21]
      else if (_GEN_832) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_663) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_542) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_4_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_4_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_4_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:210:16]
      if (_GEN_932) begin	// @[lsu.scala:304:5, :851:5, :855:36]
        if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
          stq_4_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:210:16]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_4_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_4_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:210:16, :478:79]
        else	// @[lsu.scala:536:61]
          stq_4_bits_uop_pdst <= 7'h0;	// @[lsu.scala:210:16]
      end
      else if (_GEN_832) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_663) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_542) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_4_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_4_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_4_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:210:16]
      if (_GEN_833) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_664) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_543) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else begin	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_5_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:210:16]
            stq_5_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:210:16]
            stq_5_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:210:16]
            stq_5_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:210:16]
            stq_5_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:210:16]
            stq_5_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:210:16]
            stq_5_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:210:16]
            stq_5_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
            stq_5_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
            stq_5_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
            stq_5_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
            stq_5_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
            stq_5_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:210:16]
            stq_5_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:210:16]
            stq_5_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:210:16]
            stq_5_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:210:16]
            stq_5_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:210:16]
            stq_5_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:210:16]
            stq_5_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:210:16]
            stq_5_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:210:16]
            stq_5_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:210:16]
            stq_5_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:210:16]
            stq_5_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:210:16]
            stq_5_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:210:16]
            stq_5_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:210:16]
            stq_5_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:210:16]
            stq_5_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:210:16]
            stq_5_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:210:16]
            stq_5_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:210:16]
            stq_5_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:210:16]
            stq_5_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:210:16]
            stq_5_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:210:16]
            stq_5_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:210:16]
            stq_5_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:210:16]
            stq_5_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:210:16]
            stq_5_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:210:16]
            stq_5_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:210:16]
            stq_5_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:210:16]
          end
        end
        else begin	// @[lsu.scala:304:5, :321:5]
          stq_5_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:210:16]
          stq_5_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:210:16]
          stq_5_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:210:16]
          stq_5_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:210:16]
          stq_5_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:210:16]
          stq_5_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:210:16]
          stq_5_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:210:16]
          stq_5_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
          stq_5_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
          stq_5_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
          stq_5_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
          stq_5_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
          stq_5_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:210:16]
          stq_5_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:210:16]
          stq_5_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:210:16]
          stq_5_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:210:16]
          stq_5_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:210:16]
          stq_5_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:210:16]
          stq_5_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:210:16]
          stq_5_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:210:16]
          stq_5_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:210:16]
          stq_5_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:210:16]
          stq_5_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:210:16]
          stq_5_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:210:16]
          stq_5_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:210:16]
          stq_5_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:210:16]
          stq_5_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:210:16]
          stq_5_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:210:16]
          stq_5_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:210:16]
          stq_5_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:210:16]
          stq_5_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:210:16]
          stq_5_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:210:16]
          stq_5_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:210:16]
          stq_5_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:210:16]
          stq_5_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:210:16]
          stq_5_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:210:16]
          stq_5_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:210:16]
          stq_5_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:210:16]
        end
      end
      else begin	// @[lsu.scala:304:5, :321:5]
        stq_5_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:210:16]
        stq_5_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:210:16]
        stq_5_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:210:16]
        stq_5_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:210:16]
        stq_5_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:210:16]
        stq_5_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:210:16]
        stq_5_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:210:16]
        stq_5_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
        stq_5_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
        stq_5_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
        stq_5_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
        stq_5_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
        stq_5_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:210:16]
        stq_5_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:210:16]
        stq_5_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:210:16]
        stq_5_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:210:16]
        stq_5_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:210:16]
        stq_5_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:210:16]
        stq_5_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:210:16]
        stq_5_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:210:16]
        stq_5_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:210:16]
        stq_5_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:210:16]
        stq_5_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:210:16]
        stq_5_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:210:16]
        stq_5_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:210:16]
        stq_5_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:210:16]
        stq_5_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:210:16]
        stq_5_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:210:16]
        stq_5_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:210:16]
        stq_5_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:210:16]
        stq_5_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:210:16]
        stq_5_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:210:16]
        stq_5_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:210:16]
        stq_5_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:210:16]
        stq_5_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:210:16]
        stq_5_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:210:16]
        stq_5_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:210:16]
        stq_5_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:210:16]
      end
      if (stq_5_valid)	// @[lsu.scala:210:16]
        stq_5_bits_uop_br_mask <= stq_5_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:210:16, util.scala:85:27, :89:21]
      else if (_GEN_833) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_664) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_543) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_5_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_5_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_5_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:210:16]
      if (_GEN_934) begin	// @[lsu.scala:304:5, :851:5, :855:36]
        if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
          stq_5_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:210:16]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_5_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_5_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:210:16, :478:79]
        else	// @[lsu.scala:536:61]
          stq_5_bits_uop_pdst <= 7'h0;	// @[lsu.scala:210:16]
      end
      else if (_GEN_833) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_664) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_543) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_5_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_5_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_5_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:210:16]
      if (_GEN_834) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_665) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_544) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else begin	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_6_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:210:16]
            stq_6_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:210:16]
            stq_6_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:210:16]
            stq_6_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:210:16]
            stq_6_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:210:16]
            stq_6_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:210:16]
            stq_6_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:210:16]
            stq_6_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
            stq_6_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
            stq_6_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
            stq_6_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
            stq_6_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
            stq_6_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:210:16]
            stq_6_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:210:16]
            stq_6_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:210:16]
            stq_6_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:210:16]
            stq_6_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:210:16]
            stq_6_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:210:16]
            stq_6_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:210:16]
            stq_6_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:210:16]
            stq_6_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:210:16]
            stq_6_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:210:16]
            stq_6_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:210:16]
            stq_6_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:210:16]
            stq_6_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:210:16]
            stq_6_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:210:16]
            stq_6_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:210:16]
            stq_6_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:210:16]
            stq_6_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:210:16]
            stq_6_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:210:16]
            stq_6_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:210:16]
            stq_6_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:210:16]
            stq_6_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:210:16]
            stq_6_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:210:16]
            stq_6_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:210:16]
            stq_6_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:210:16]
            stq_6_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:210:16]
            stq_6_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:210:16]
          end
        end
        else begin	// @[lsu.scala:304:5, :321:5]
          stq_6_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:210:16]
          stq_6_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:210:16]
          stq_6_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:210:16]
          stq_6_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:210:16]
          stq_6_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:210:16]
          stq_6_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:210:16]
          stq_6_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:210:16]
          stq_6_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
          stq_6_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
          stq_6_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
          stq_6_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
          stq_6_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
          stq_6_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:210:16]
          stq_6_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:210:16]
          stq_6_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:210:16]
          stq_6_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:210:16]
          stq_6_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:210:16]
          stq_6_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:210:16]
          stq_6_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:210:16]
          stq_6_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:210:16]
          stq_6_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:210:16]
          stq_6_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:210:16]
          stq_6_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:210:16]
          stq_6_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:210:16]
          stq_6_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:210:16]
          stq_6_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:210:16]
          stq_6_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:210:16]
          stq_6_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:210:16]
          stq_6_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:210:16]
          stq_6_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:210:16]
          stq_6_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:210:16]
          stq_6_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:210:16]
          stq_6_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:210:16]
          stq_6_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:210:16]
          stq_6_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:210:16]
          stq_6_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:210:16]
          stq_6_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:210:16]
          stq_6_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:210:16]
        end
      end
      else begin	// @[lsu.scala:304:5, :321:5]
        stq_6_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:210:16]
        stq_6_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:210:16]
        stq_6_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:210:16]
        stq_6_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:210:16]
        stq_6_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:210:16]
        stq_6_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:210:16]
        stq_6_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:210:16]
        stq_6_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
        stq_6_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
        stq_6_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
        stq_6_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
        stq_6_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
        stq_6_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:210:16]
        stq_6_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:210:16]
        stq_6_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:210:16]
        stq_6_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:210:16]
        stq_6_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:210:16]
        stq_6_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:210:16]
        stq_6_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:210:16]
        stq_6_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:210:16]
        stq_6_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:210:16]
        stq_6_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:210:16]
        stq_6_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:210:16]
        stq_6_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:210:16]
        stq_6_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:210:16]
        stq_6_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:210:16]
        stq_6_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:210:16]
        stq_6_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:210:16]
        stq_6_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:210:16]
        stq_6_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:210:16]
        stq_6_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:210:16]
        stq_6_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:210:16]
        stq_6_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:210:16]
        stq_6_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:210:16]
        stq_6_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:210:16]
        stq_6_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:210:16]
        stq_6_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:210:16]
        stq_6_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:210:16]
      end
      if (stq_6_valid)	// @[lsu.scala:210:16]
        stq_6_bits_uop_br_mask <= stq_6_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:210:16, util.scala:85:27, :89:21]
      else if (_GEN_834) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_665) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_544) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_6_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_6_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_6_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:210:16]
      if (_GEN_936) begin	// @[lsu.scala:304:5, :851:5, :855:36]
        if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
          stq_6_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:210:16]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_6_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_6_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:210:16, :478:79]
        else	// @[lsu.scala:536:61]
          stq_6_bits_uop_pdst <= 7'h0;	// @[lsu.scala:210:16]
      end
      else if (_GEN_834) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_665) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_544) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_6_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_6_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_6_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:210:16]
      if (_GEN_835) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_666) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_545) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else begin	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_7_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:210:16]
            stq_7_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:210:16]
            stq_7_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:210:16]
            stq_7_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:210:16]
            stq_7_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:210:16]
            stq_7_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:210:16]
            stq_7_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:210:16]
            stq_7_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
            stq_7_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
            stq_7_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
            stq_7_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
            stq_7_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
            stq_7_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:210:16]
            stq_7_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:210:16]
            stq_7_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:210:16]
            stq_7_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:210:16]
            stq_7_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:210:16]
            stq_7_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:210:16]
            stq_7_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:210:16]
            stq_7_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:210:16]
            stq_7_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:210:16]
            stq_7_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:210:16]
            stq_7_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:210:16]
            stq_7_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:210:16]
            stq_7_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:210:16]
            stq_7_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:210:16]
            stq_7_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:210:16]
            stq_7_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:210:16]
            stq_7_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:210:16]
            stq_7_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:210:16]
            stq_7_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:210:16]
            stq_7_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:210:16]
            stq_7_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:210:16]
            stq_7_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:210:16]
            stq_7_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:210:16]
            stq_7_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:210:16]
            stq_7_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:210:16]
            stq_7_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:210:16]
          end
        end
        else begin	// @[lsu.scala:304:5, :321:5]
          stq_7_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:210:16]
          stq_7_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:210:16]
          stq_7_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:210:16]
          stq_7_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:210:16]
          stq_7_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:210:16]
          stq_7_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:210:16]
          stq_7_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:210:16]
          stq_7_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
          stq_7_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
          stq_7_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
          stq_7_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
          stq_7_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
          stq_7_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:210:16]
          stq_7_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:210:16]
          stq_7_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:210:16]
          stq_7_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:210:16]
          stq_7_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:210:16]
          stq_7_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:210:16]
          stq_7_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:210:16]
          stq_7_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:210:16]
          stq_7_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:210:16]
          stq_7_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:210:16]
          stq_7_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:210:16]
          stq_7_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:210:16]
          stq_7_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:210:16]
          stq_7_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:210:16]
          stq_7_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:210:16]
          stq_7_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:210:16]
          stq_7_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:210:16]
          stq_7_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:210:16]
          stq_7_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:210:16]
          stq_7_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:210:16]
          stq_7_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:210:16]
          stq_7_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:210:16]
          stq_7_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:210:16]
          stq_7_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:210:16]
          stq_7_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:210:16]
          stq_7_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:210:16]
        end
      end
      else begin	// @[lsu.scala:304:5, :321:5]
        stq_7_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:210:16]
        stq_7_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:210:16]
        stq_7_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:210:16]
        stq_7_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:210:16]
        stq_7_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:210:16]
        stq_7_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:210:16]
        stq_7_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:210:16]
        stq_7_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
        stq_7_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
        stq_7_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
        stq_7_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
        stq_7_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
        stq_7_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:210:16]
        stq_7_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:210:16]
        stq_7_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:210:16]
        stq_7_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:210:16]
        stq_7_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:210:16]
        stq_7_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:210:16]
        stq_7_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:210:16]
        stq_7_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:210:16]
        stq_7_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:210:16]
        stq_7_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:210:16]
        stq_7_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:210:16]
        stq_7_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:210:16]
        stq_7_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:210:16]
        stq_7_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:210:16]
        stq_7_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:210:16]
        stq_7_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:210:16]
        stq_7_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:210:16]
        stq_7_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:210:16]
        stq_7_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:210:16]
        stq_7_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:210:16]
        stq_7_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:210:16]
        stq_7_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:210:16]
        stq_7_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:210:16]
        stq_7_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:210:16]
        stq_7_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:210:16]
        stq_7_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:210:16]
      end
      if (stq_7_valid)	// @[lsu.scala:210:16]
        stq_7_bits_uop_br_mask <= stq_7_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:210:16, util.scala:85:27, :89:21]
      else if (_GEN_835) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_666) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_545) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_7_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_7_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_7_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:210:16]
      if (_GEN_938) begin	// @[lsu.scala:304:5, :851:5, :855:36]
        if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
          stq_7_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:210:16]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_7_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_7_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:210:16, :478:79]
        else	// @[lsu.scala:536:61]
          stq_7_bits_uop_pdst <= 7'h0;	// @[lsu.scala:210:16]
      end
      else if (_GEN_835) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_666) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_545) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_7_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_7_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_7_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:210:16]
      if (_GEN_836) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_667) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_546) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else begin	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_8_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:210:16]
            stq_8_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:210:16]
            stq_8_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:210:16]
            stq_8_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:210:16]
            stq_8_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:210:16]
            stq_8_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:210:16]
            stq_8_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:210:16]
            stq_8_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
            stq_8_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
            stq_8_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
            stq_8_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
            stq_8_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
            stq_8_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:210:16]
            stq_8_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:210:16]
            stq_8_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:210:16]
            stq_8_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:210:16]
            stq_8_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:210:16]
            stq_8_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:210:16]
            stq_8_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:210:16]
            stq_8_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:210:16]
            stq_8_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:210:16]
            stq_8_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:210:16]
            stq_8_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:210:16]
            stq_8_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:210:16]
            stq_8_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:210:16]
            stq_8_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:210:16]
            stq_8_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:210:16]
            stq_8_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:210:16]
            stq_8_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:210:16]
            stq_8_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:210:16]
            stq_8_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:210:16]
            stq_8_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:210:16]
            stq_8_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:210:16]
            stq_8_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:210:16]
            stq_8_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:210:16]
            stq_8_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:210:16]
            stq_8_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:210:16]
            stq_8_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:210:16]
          end
        end
        else begin	// @[lsu.scala:304:5, :321:5]
          stq_8_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:210:16]
          stq_8_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:210:16]
          stq_8_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:210:16]
          stq_8_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:210:16]
          stq_8_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:210:16]
          stq_8_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:210:16]
          stq_8_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:210:16]
          stq_8_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
          stq_8_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
          stq_8_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
          stq_8_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
          stq_8_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
          stq_8_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:210:16]
          stq_8_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:210:16]
          stq_8_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:210:16]
          stq_8_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:210:16]
          stq_8_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:210:16]
          stq_8_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:210:16]
          stq_8_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:210:16]
          stq_8_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:210:16]
          stq_8_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:210:16]
          stq_8_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:210:16]
          stq_8_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:210:16]
          stq_8_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:210:16]
          stq_8_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:210:16]
          stq_8_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:210:16]
          stq_8_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:210:16]
          stq_8_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:210:16]
          stq_8_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:210:16]
          stq_8_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:210:16]
          stq_8_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:210:16]
          stq_8_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:210:16]
          stq_8_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:210:16]
          stq_8_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:210:16]
          stq_8_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:210:16]
          stq_8_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:210:16]
          stq_8_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:210:16]
          stq_8_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:210:16]
        end
      end
      else begin	// @[lsu.scala:304:5, :321:5]
        stq_8_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:210:16]
        stq_8_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:210:16]
        stq_8_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:210:16]
        stq_8_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:210:16]
        stq_8_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:210:16]
        stq_8_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:210:16]
        stq_8_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:210:16]
        stq_8_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
        stq_8_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
        stq_8_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
        stq_8_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
        stq_8_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
        stq_8_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:210:16]
        stq_8_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:210:16]
        stq_8_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:210:16]
        stq_8_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:210:16]
        stq_8_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:210:16]
        stq_8_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:210:16]
        stq_8_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:210:16]
        stq_8_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:210:16]
        stq_8_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:210:16]
        stq_8_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:210:16]
        stq_8_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:210:16]
        stq_8_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:210:16]
        stq_8_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:210:16]
        stq_8_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:210:16]
        stq_8_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:210:16]
        stq_8_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:210:16]
        stq_8_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:210:16]
        stq_8_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:210:16]
        stq_8_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:210:16]
        stq_8_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:210:16]
        stq_8_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:210:16]
        stq_8_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:210:16]
        stq_8_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:210:16]
        stq_8_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:210:16]
        stq_8_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:210:16]
        stq_8_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:210:16]
      end
      if (stq_8_valid)	// @[lsu.scala:210:16]
        stq_8_bits_uop_br_mask <= stq_8_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:210:16, util.scala:85:27, :89:21]
      else if (_GEN_836) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_667) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_546) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_8_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_8_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_8_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:210:16]
      if (_GEN_940) begin	// @[lsu.scala:304:5, :851:5, :855:36]
        if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
          stq_8_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:210:16]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_8_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_8_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:210:16, :478:79]
        else	// @[lsu.scala:536:61]
          stq_8_bits_uop_pdst <= 7'h0;	// @[lsu.scala:210:16]
      end
      else if (_GEN_836) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_667) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_546) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_8_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_8_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_8_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:210:16]
      if (_GEN_837) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_668) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_547) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else begin	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_9_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:210:16]
            stq_9_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:210:16]
            stq_9_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:210:16]
            stq_9_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:210:16]
            stq_9_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:210:16]
            stq_9_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:210:16]
            stq_9_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:210:16]
            stq_9_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
            stq_9_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
            stq_9_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
            stq_9_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
            stq_9_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
            stq_9_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:210:16]
            stq_9_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:210:16]
            stq_9_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:210:16]
            stq_9_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:210:16]
            stq_9_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:210:16]
            stq_9_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:210:16]
            stq_9_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:210:16]
            stq_9_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:210:16]
            stq_9_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:210:16]
            stq_9_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:210:16]
            stq_9_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:210:16]
            stq_9_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:210:16]
            stq_9_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:210:16]
            stq_9_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:210:16]
            stq_9_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:210:16]
            stq_9_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:210:16]
            stq_9_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:210:16]
            stq_9_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:210:16]
            stq_9_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:210:16]
            stq_9_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:210:16]
            stq_9_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:210:16]
            stq_9_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:210:16]
            stq_9_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:210:16]
            stq_9_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:210:16]
            stq_9_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:210:16]
            stq_9_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:210:16]
          end
        end
        else begin	// @[lsu.scala:304:5, :321:5]
          stq_9_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:210:16]
          stq_9_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:210:16]
          stq_9_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:210:16]
          stq_9_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:210:16]
          stq_9_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:210:16]
          stq_9_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:210:16]
          stq_9_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:210:16]
          stq_9_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
          stq_9_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
          stq_9_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
          stq_9_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
          stq_9_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
          stq_9_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:210:16]
          stq_9_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:210:16]
          stq_9_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:210:16]
          stq_9_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:210:16]
          stq_9_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:210:16]
          stq_9_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:210:16]
          stq_9_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:210:16]
          stq_9_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:210:16]
          stq_9_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:210:16]
          stq_9_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:210:16]
          stq_9_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:210:16]
          stq_9_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:210:16]
          stq_9_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:210:16]
          stq_9_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:210:16]
          stq_9_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:210:16]
          stq_9_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:210:16]
          stq_9_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:210:16]
          stq_9_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:210:16]
          stq_9_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:210:16]
          stq_9_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:210:16]
          stq_9_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:210:16]
          stq_9_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:210:16]
          stq_9_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:210:16]
          stq_9_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:210:16]
          stq_9_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:210:16]
          stq_9_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:210:16]
        end
      end
      else begin	// @[lsu.scala:304:5, :321:5]
        stq_9_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:210:16]
        stq_9_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:210:16]
        stq_9_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:210:16]
        stq_9_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:210:16]
        stq_9_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:210:16]
        stq_9_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:210:16]
        stq_9_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:210:16]
        stq_9_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
        stq_9_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
        stq_9_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
        stq_9_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
        stq_9_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
        stq_9_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:210:16]
        stq_9_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:210:16]
        stq_9_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:210:16]
        stq_9_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:210:16]
        stq_9_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:210:16]
        stq_9_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:210:16]
        stq_9_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:210:16]
        stq_9_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:210:16]
        stq_9_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:210:16]
        stq_9_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:210:16]
        stq_9_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:210:16]
        stq_9_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:210:16]
        stq_9_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:210:16]
        stq_9_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:210:16]
        stq_9_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:210:16]
        stq_9_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:210:16]
        stq_9_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:210:16]
        stq_9_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:210:16]
        stq_9_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:210:16]
        stq_9_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:210:16]
        stq_9_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:210:16]
        stq_9_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:210:16]
        stq_9_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:210:16]
        stq_9_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:210:16]
        stq_9_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:210:16]
        stq_9_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:210:16]
      end
      if (stq_9_valid)	// @[lsu.scala:210:16]
        stq_9_bits_uop_br_mask <= stq_9_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:210:16, util.scala:85:27, :89:21]
      else if (_GEN_837) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_668) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_547) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_9_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_9_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_9_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:210:16]
      if (_GEN_942) begin	// @[lsu.scala:304:5, :851:5, :855:36]
        if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
          stq_9_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:210:16]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_9_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_9_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:210:16, :478:79]
        else	// @[lsu.scala:536:61]
          stq_9_bits_uop_pdst <= 7'h0;	// @[lsu.scala:210:16]
      end
      else if (_GEN_837) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_668) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_547) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_9_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_9_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_9_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:210:16]
      if (_GEN_838) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_669) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_548) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else begin	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_10_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:210:16]
            stq_10_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:210:16]
            stq_10_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:210:16]
            stq_10_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:210:16]
            stq_10_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:210:16]
            stq_10_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:210:16]
            stq_10_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:210:16]
            stq_10_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
            stq_10_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
            stq_10_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
            stq_10_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
            stq_10_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
            stq_10_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:210:16]
            stq_10_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:210:16]
            stq_10_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:210:16]
            stq_10_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:210:16]
            stq_10_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:210:16]
            stq_10_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:210:16]
            stq_10_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:210:16]
            stq_10_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:210:16]
            stq_10_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:210:16]
            stq_10_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:210:16]
            stq_10_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:210:16]
            stq_10_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:210:16]
            stq_10_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:210:16]
            stq_10_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:210:16]
            stq_10_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:210:16]
            stq_10_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:210:16]
            stq_10_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:210:16]
            stq_10_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:210:16]
            stq_10_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:210:16]
            stq_10_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:210:16]
            stq_10_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:210:16]
            stq_10_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:210:16]
            stq_10_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:210:16]
            stq_10_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:210:16]
            stq_10_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:210:16]
            stq_10_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:210:16]
          end
        end
        else begin	// @[lsu.scala:304:5, :321:5]
          stq_10_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:210:16]
          stq_10_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:210:16]
          stq_10_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:210:16]
          stq_10_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:210:16]
          stq_10_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:210:16]
          stq_10_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:210:16]
          stq_10_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:210:16]
          stq_10_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
          stq_10_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
          stq_10_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
          stq_10_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
          stq_10_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
          stq_10_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:210:16]
          stq_10_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:210:16]
          stq_10_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:210:16]
          stq_10_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:210:16]
          stq_10_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:210:16]
          stq_10_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:210:16]
          stq_10_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:210:16]
          stq_10_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:210:16]
          stq_10_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:210:16]
          stq_10_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:210:16]
          stq_10_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:210:16]
          stq_10_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:210:16]
          stq_10_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:210:16]
          stq_10_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:210:16]
          stq_10_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:210:16]
          stq_10_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:210:16]
          stq_10_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:210:16]
          stq_10_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:210:16]
          stq_10_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:210:16]
          stq_10_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:210:16]
          stq_10_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:210:16]
          stq_10_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:210:16]
          stq_10_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:210:16]
          stq_10_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:210:16]
          stq_10_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:210:16]
          stq_10_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:210:16]
        end
      end
      else begin	// @[lsu.scala:304:5, :321:5]
        stq_10_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:210:16]
        stq_10_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:210:16]
        stq_10_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:210:16]
        stq_10_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:210:16]
        stq_10_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:210:16]
        stq_10_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:210:16]
        stq_10_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:210:16]
        stq_10_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
        stq_10_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
        stq_10_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
        stq_10_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
        stq_10_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
        stq_10_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:210:16]
        stq_10_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:210:16]
        stq_10_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:210:16]
        stq_10_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:210:16]
        stq_10_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:210:16]
        stq_10_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:210:16]
        stq_10_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:210:16]
        stq_10_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:210:16]
        stq_10_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:210:16]
        stq_10_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:210:16]
        stq_10_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:210:16]
        stq_10_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:210:16]
        stq_10_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:210:16]
        stq_10_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:210:16]
        stq_10_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:210:16]
        stq_10_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:210:16]
        stq_10_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:210:16]
        stq_10_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:210:16]
        stq_10_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:210:16]
        stq_10_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:210:16]
        stq_10_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:210:16]
        stq_10_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:210:16]
        stq_10_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:210:16]
        stq_10_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:210:16]
        stq_10_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:210:16]
        stq_10_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:210:16]
      end
      if (stq_10_valid)	// @[lsu.scala:210:16]
        stq_10_bits_uop_br_mask <= stq_10_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:210:16, util.scala:85:27, :89:21]
      else if (_GEN_838) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_669) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_548) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_10_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_10_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_10_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:210:16]
      if (_GEN_944) begin	// @[lsu.scala:304:5, :851:5, :855:36]
        if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
          stq_10_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:210:16]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_10_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_10_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:210:16, :478:79]
        else	// @[lsu.scala:536:61]
          stq_10_bits_uop_pdst <= 7'h0;	// @[lsu.scala:210:16]
      end
      else if (_GEN_838) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_669) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_548) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_10_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_10_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_10_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:210:16]
      if (_GEN_839) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_670) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_549) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else begin	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_11_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:210:16]
            stq_11_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:210:16]
            stq_11_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:210:16]
            stq_11_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:210:16]
            stq_11_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:210:16]
            stq_11_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:210:16]
            stq_11_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:210:16]
            stq_11_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
            stq_11_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
            stq_11_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
            stq_11_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
            stq_11_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
            stq_11_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:210:16]
            stq_11_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:210:16]
            stq_11_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:210:16]
            stq_11_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:210:16]
            stq_11_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:210:16]
            stq_11_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:210:16]
            stq_11_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:210:16]
            stq_11_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:210:16]
            stq_11_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:210:16]
            stq_11_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:210:16]
            stq_11_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:210:16]
            stq_11_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:210:16]
            stq_11_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:210:16]
            stq_11_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:210:16]
            stq_11_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:210:16]
            stq_11_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:210:16]
            stq_11_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:210:16]
            stq_11_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:210:16]
            stq_11_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:210:16]
            stq_11_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:210:16]
            stq_11_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:210:16]
            stq_11_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:210:16]
            stq_11_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:210:16]
            stq_11_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:210:16]
            stq_11_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:210:16]
            stq_11_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:210:16]
          end
        end
        else begin	// @[lsu.scala:304:5, :321:5]
          stq_11_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:210:16]
          stq_11_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:210:16]
          stq_11_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:210:16]
          stq_11_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:210:16]
          stq_11_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:210:16]
          stq_11_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:210:16]
          stq_11_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:210:16]
          stq_11_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
          stq_11_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
          stq_11_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
          stq_11_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
          stq_11_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
          stq_11_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:210:16]
          stq_11_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:210:16]
          stq_11_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:210:16]
          stq_11_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:210:16]
          stq_11_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:210:16]
          stq_11_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:210:16]
          stq_11_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:210:16]
          stq_11_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:210:16]
          stq_11_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:210:16]
          stq_11_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:210:16]
          stq_11_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:210:16]
          stq_11_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:210:16]
          stq_11_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:210:16]
          stq_11_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:210:16]
          stq_11_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:210:16]
          stq_11_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:210:16]
          stq_11_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:210:16]
          stq_11_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:210:16]
          stq_11_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:210:16]
          stq_11_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:210:16]
          stq_11_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:210:16]
          stq_11_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:210:16]
          stq_11_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:210:16]
          stq_11_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:210:16]
          stq_11_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:210:16]
          stq_11_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:210:16]
        end
      end
      else begin	// @[lsu.scala:304:5, :321:5]
        stq_11_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:210:16]
        stq_11_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:210:16]
        stq_11_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:210:16]
        stq_11_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:210:16]
        stq_11_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:210:16]
        stq_11_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:210:16]
        stq_11_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:210:16]
        stq_11_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
        stq_11_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
        stq_11_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
        stq_11_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
        stq_11_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
        stq_11_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:210:16]
        stq_11_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:210:16]
        stq_11_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:210:16]
        stq_11_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:210:16]
        stq_11_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:210:16]
        stq_11_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:210:16]
        stq_11_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:210:16]
        stq_11_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:210:16]
        stq_11_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:210:16]
        stq_11_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:210:16]
        stq_11_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:210:16]
        stq_11_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:210:16]
        stq_11_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:210:16]
        stq_11_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:210:16]
        stq_11_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:210:16]
        stq_11_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:210:16]
        stq_11_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:210:16]
        stq_11_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:210:16]
        stq_11_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:210:16]
        stq_11_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:210:16]
        stq_11_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:210:16]
        stq_11_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:210:16]
        stq_11_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:210:16]
        stq_11_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:210:16]
        stq_11_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:210:16]
        stq_11_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:210:16]
      end
      if (stq_11_valid)	// @[lsu.scala:210:16]
        stq_11_bits_uop_br_mask <= stq_11_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:210:16, util.scala:85:27, :89:21]
      else if (_GEN_839) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_670) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_549) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_11_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_11_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_11_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:210:16]
      if (_GEN_946) begin	// @[lsu.scala:304:5, :851:5, :855:36]
        if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
          stq_11_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:210:16]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_11_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_11_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:210:16, :478:79]
        else	// @[lsu.scala:536:61]
          stq_11_bits_uop_pdst <= 7'h0;	// @[lsu.scala:210:16]
      end
      else if (_GEN_839) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_670) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_549) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_11_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_11_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_11_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:210:16]
      if (_GEN_840) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_671) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_550) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else begin	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_12_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:210:16]
            stq_12_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:210:16]
            stq_12_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:210:16]
            stq_12_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:210:16]
            stq_12_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:210:16]
            stq_12_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:210:16]
            stq_12_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:210:16]
            stq_12_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
            stq_12_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
            stq_12_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
            stq_12_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
            stq_12_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
            stq_12_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:210:16]
            stq_12_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:210:16]
            stq_12_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:210:16]
            stq_12_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:210:16]
            stq_12_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:210:16]
            stq_12_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:210:16]
            stq_12_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:210:16]
            stq_12_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:210:16]
            stq_12_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:210:16]
            stq_12_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:210:16]
            stq_12_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:210:16]
            stq_12_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:210:16]
            stq_12_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:210:16]
            stq_12_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:210:16]
            stq_12_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:210:16]
            stq_12_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:210:16]
            stq_12_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:210:16]
            stq_12_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:210:16]
            stq_12_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:210:16]
            stq_12_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:210:16]
            stq_12_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:210:16]
            stq_12_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:210:16]
            stq_12_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:210:16]
            stq_12_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:210:16]
            stq_12_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:210:16]
            stq_12_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:210:16]
          end
        end
        else begin	// @[lsu.scala:304:5, :321:5]
          stq_12_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:210:16]
          stq_12_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:210:16]
          stq_12_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:210:16]
          stq_12_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:210:16]
          stq_12_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:210:16]
          stq_12_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:210:16]
          stq_12_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:210:16]
          stq_12_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
          stq_12_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
          stq_12_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
          stq_12_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
          stq_12_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
          stq_12_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:210:16]
          stq_12_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:210:16]
          stq_12_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:210:16]
          stq_12_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:210:16]
          stq_12_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:210:16]
          stq_12_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:210:16]
          stq_12_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:210:16]
          stq_12_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:210:16]
          stq_12_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:210:16]
          stq_12_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:210:16]
          stq_12_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:210:16]
          stq_12_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:210:16]
          stq_12_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:210:16]
          stq_12_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:210:16]
          stq_12_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:210:16]
          stq_12_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:210:16]
          stq_12_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:210:16]
          stq_12_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:210:16]
          stq_12_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:210:16]
          stq_12_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:210:16]
          stq_12_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:210:16]
          stq_12_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:210:16]
          stq_12_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:210:16]
          stq_12_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:210:16]
          stq_12_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:210:16]
          stq_12_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:210:16]
        end
      end
      else begin	// @[lsu.scala:304:5, :321:5]
        stq_12_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:210:16]
        stq_12_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:210:16]
        stq_12_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:210:16]
        stq_12_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:210:16]
        stq_12_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:210:16]
        stq_12_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:210:16]
        stq_12_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:210:16]
        stq_12_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
        stq_12_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
        stq_12_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
        stq_12_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
        stq_12_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
        stq_12_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:210:16]
        stq_12_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:210:16]
        stq_12_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:210:16]
        stq_12_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:210:16]
        stq_12_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:210:16]
        stq_12_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:210:16]
        stq_12_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:210:16]
        stq_12_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:210:16]
        stq_12_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:210:16]
        stq_12_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:210:16]
        stq_12_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:210:16]
        stq_12_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:210:16]
        stq_12_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:210:16]
        stq_12_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:210:16]
        stq_12_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:210:16]
        stq_12_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:210:16]
        stq_12_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:210:16]
        stq_12_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:210:16]
        stq_12_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:210:16]
        stq_12_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:210:16]
        stq_12_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:210:16]
        stq_12_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:210:16]
        stq_12_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:210:16]
        stq_12_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:210:16]
        stq_12_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:210:16]
        stq_12_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:210:16]
      end
      if (stq_12_valid)	// @[lsu.scala:210:16]
        stq_12_bits_uop_br_mask <= stq_12_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:210:16, util.scala:85:27, :89:21]
      else if (_GEN_840) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_671) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_550) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_12_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_12_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_12_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:210:16]
      if (_GEN_948) begin	// @[lsu.scala:304:5, :851:5, :855:36]
        if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
          stq_12_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:210:16]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_12_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_12_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:210:16, :478:79]
        else	// @[lsu.scala:536:61]
          stq_12_bits_uop_pdst <= 7'h0;	// @[lsu.scala:210:16]
      end
      else if (_GEN_840) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_671) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_550) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_12_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_12_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_12_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:210:16]
      if (_GEN_841) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_672) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_551) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else begin	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_13_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:210:16]
            stq_13_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:210:16]
            stq_13_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:210:16]
            stq_13_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:210:16]
            stq_13_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:210:16]
            stq_13_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:210:16]
            stq_13_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:210:16]
            stq_13_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
            stq_13_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
            stq_13_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
            stq_13_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
            stq_13_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
            stq_13_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:210:16]
            stq_13_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:210:16]
            stq_13_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:210:16]
            stq_13_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:210:16]
            stq_13_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:210:16]
            stq_13_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:210:16]
            stq_13_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:210:16]
            stq_13_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:210:16]
            stq_13_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:210:16]
            stq_13_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:210:16]
            stq_13_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:210:16]
            stq_13_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:210:16]
            stq_13_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:210:16]
            stq_13_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:210:16]
            stq_13_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:210:16]
            stq_13_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:210:16]
            stq_13_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:210:16]
            stq_13_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:210:16]
            stq_13_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:210:16]
            stq_13_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:210:16]
            stq_13_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:210:16]
            stq_13_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:210:16]
            stq_13_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:210:16]
            stq_13_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:210:16]
            stq_13_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:210:16]
            stq_13_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:210:16]
          end
        end
        else begin	// @[lsu.scala:304:5, :321:5]
          stq_13_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:210:16]
          stq_13_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:210:16]
          stq_13_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:210:16]
          stq_13_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:210:16]
          stq_13_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:210:16]
          stq_13_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:210:16]
          stq_13_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:210:16]
          stq_13_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
          stq_13_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
          stq_13_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
          stq_13_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
          stq_13_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
          stq_13_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:210:16]
          stq_13_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:210:16]
          stq_13_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:210:16]
          stq_13_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:210:16]
          stq_13_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:210:16]
          stq_13_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:210:16]
          stq_13_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:210:16]
          stq_13_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:210:16]
          stq_13_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:210:16]
          stq_13_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:210:16]
          stq_13_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:210:16]
          stq_13_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:210:16]
          stq_13_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:210:16]
          stq_13_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:210:16]
          stq_13_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:210:16]
          stq_13_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:210:16]
          stq_13_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:210:16]
          stq_13_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:210:16]
          stq_13_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:210:16]
          stq_13_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:210:16]
          stq_13_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:210:16]
          stq_13_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:210:16]
          stq_13_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:210:16]
          stq_13_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:210:16]
          stq_13_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:210:16]
          stq_13_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:210:16]
        end
      end
      else begin	// @[lsu.scala:304:5, :321:5]
        stq_13_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:210:16]
        stq_13_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:210:16]
        stq_13_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:210:16]
        stq_13_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:210:16]
        stq_13_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:210:16]
        stq_13_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:210:16]
        stq_13_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:210:16]
        stq_13_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
        stq_13_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
        stq_13_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
        stq_13_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
        stq_13_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
        stq_13_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:210:16]
        stq_13_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:210:16]
        stq_13_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:210:16]
        stq_13_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:210:16]
        stq_13_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:210:16]
        stq_13_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:210:16]
        stq_13_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:210:16]
        stq_13_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:210:16]
        stq_13_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:210:16]
        stq_13_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:210:16]
        stq_13_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:210:16]
        stq_13_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:210:16]
        stq_13_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:210:16]
        stq_13_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:210:16]
        stq_13_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:210:16]
        stq_13_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:210:16]
        stq_13_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:210:16]
        stq_13_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:210:16]
        stq_13_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:210:16]
        stq_13_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:210:16]
        stq_13_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:210:16]
        stq_13_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:210:16]
        stq_13_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:210:16]
        stq_13_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:210:16]
        stq_13_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:210:16]
        stq_13_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:210:16]
      end
      if (stq_13_valid)	// @[lsu.scala:210:16]
        stq_13_bits_uop_br_mask <= stq_13_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:210:16, util.scala:85:27, :89:21]
      else if (_GEN_841) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_672) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_551) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_13_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_13_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_13_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:210:16]
      if (_GEN_950) begin	// @[lsu.scala:304:5, :851:5, :855:36]
        if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
          stq_13_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:210:16]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_13_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_13_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:210:16, :478:79]
        else	// @[lsu.scala:536:61]
          stq_13_bits_uop_pdst <= 7'h0;	// @[lsu.scala:210:16]
      end
      else if (_GEN_841) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_672) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_551) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_13_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_13_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_13_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:210:16]
      if (_GEN_842) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_673) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_552) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else begin	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_14_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:210:16]
            stq_14_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:210:16]
            stq_14_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:210:16]
            stq_14_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:210:16]
            stq_14_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:210:16]
            stq_14_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:210:16]
            stq_14_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:210:16]
            stq_14_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
            stq_14_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
            stq_14_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
            stq_14_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
            stq_14_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
            stq_14_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:210:16]
            stq_14_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:210:16]
            stq_14_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:210:16]
            stq_14_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:210:16]
            stq_14_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:210:16]
            stq_14_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:210:16]
            stq_14_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:210:16]
            stq_14_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:210:16]
            stq_14_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:210:16]
            stq_14_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:210:16]
            stq_14_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:210:16]
            stq_14_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:210:16]
            stq_14_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:210:16]
            stq_14_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:210:16]
            stq_14_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:210:16]
            stq_14_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:210:16]
            stq_14_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:210:16]
            stq_14_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:210:16]
            stq_14_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:210:16]
            stq_14_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:210:16]
            stq_14_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:210:16]
            stq_14_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:210:16]
            stq_14_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:210:16]
            stq_14_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:210:16]
            stq_14_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:210:16]
            stq_14_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:210:16]
          end
        end
        else begin	// @[lsu.scala:304:5, :321:5]
          stq_14_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:210:16]
          stq_14_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:210:16]
          stq_14_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:210:16]
          stq_14_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:210:16]
          stq_14_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:210:16]
          stq_14_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:210:16]
          stq_14_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:210:16]
          stq_14_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
          stq_14_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
          stq_14_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
          stq_14_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
          stq_14_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
          stq_14_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:210:16]
          stq_14_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:210:16]
          stq_14_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:210:16]
          stq_14_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:210:16]
          stq_14_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:210:16]
          stq_14_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:210:16]
          stq_14_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:210:16]
          stq_14_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:210:16]
          stq_14_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:210:16]
          stq_14_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:210:16]
          stq_14_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:210:16]
          stq_14_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:210:16]
          stq_14_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:210:16]
          stq_14_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:210:16]
          stq_14_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:210:16]
          stq_14_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:210:16]
          stq_14_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:210:16]
          stq_14_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:210:16]
          stq_14_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:210:16]
          stq_14_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:210:16]
          stq_14_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:210:16]
          stq_14_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:210:16]
          stq_14_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:210:16]
          stq_14_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:210:16]
          stq_14_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:210:16]
          stq_14_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:210:16]
        end
      end
      else begin	// @[lsu.scala:304:5, :321:5]
        stq_14_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:210:16]
        stq_14_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:210:16]
        stq_14_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:210:16]
        stq_14_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:210:16]
        stq_14_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:210:16]
        stq_14_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:210:16]
        stq_14_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:210:16]
        stq_14_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
        stq_14_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
        stq_14_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
        stq_14_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
        stq_14_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
        stq_14_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:210:16]
        stq_14_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:210:16]
        stq_14_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:210:16]
        stq_14_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:210:16]
        stq_14_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:210:16]
        stq_14_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:210:16]
        stq_14_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:210:16]
        stq_14_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:210:16]
        stq_14_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:210:16]
        stq_14_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:210:16]
        stq_14_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:210:16]
        stq_14_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:210:16]
        stq_14_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:210:16]
        stq_14_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:210:16]
        stq_14_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:210:16]
        stq_14_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:210:16]
        stq_14_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:210:16]
        stq_14_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:210:16]
        stq_14_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:210:16]
        stq_14_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:210:16]
        stq_14_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:210:16]
        stq_14_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:210:16]
        stq_14_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:210:16]
        stq_14_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:210:16]
        stq_14_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:210:16]
        stq_14_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:210:16]
      end
      if (stq_14_valid)	// @[lsu.scala:210:16]
        stq_14_bits_uop_br_mask <= stq_14_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:210:16, util.scala:85:27, :89:21]
      else if (_GEN_842) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_673) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_552) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_14_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_14_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_14_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:210:16]
      if (_GEN_952) begin	// @[lsu.scala:304:5, :851:5, :855:36]
        if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
          stq_14_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:210:16]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_14_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_14_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:210:16, :478:79]
        else	// @[lsu.scala:536:61]
          stq_14_bits_uop_pdst <= 7'h0;	// @[lsu.scala:210:16]
      end
      else if (_GEN_842) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_673) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_552) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_14_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_14_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_14_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:210:16]
      if (_GEN_843) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_674) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_553) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else begin	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_15_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:210:16]
            stq_15_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:210:16]
            stq_15_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:210:16]
            stq_15_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:210:16]
            stq_15_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:210:16]
            stq_15_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:210:16]
            stq_15_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:210:16]
            stq_15_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
            stq_15_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
            stq_15_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
            stq_15_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
            stq_15_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
            stq_15_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:210:16]
            stq_15_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:210:16]
            stq_15_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:210:16]
            stq_15_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:210:16]
            stq_15_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:210:16]
            stq_15_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:210:16]
            stq_15_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:210:16]
            stq_15_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:210:16]
            stq_15_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:210:16]
            stq_15_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:210:16]
            stq_15_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:210:16]
            stq_15_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:210:16]
            stq_15_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:210:16]
            stq_15_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:210:16]
            stq_15_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:210:16]
            stq_15_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:210:16]
            stq_15_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:210:16]
            stq_15_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:210:16]
            stq_15_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:210:16]
            stq_15_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:210:16]
            stq_15_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:210:16]
            stq_15_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:210:16]
            stq_15_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:210:16]
            stq_15_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:210:16]
            stq_15_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:210:16]
            stq_15_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:210:16]
          end
        end
        else begin	// @[lsu.scala:304:5, :321:5]
          stq_15_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:210:16]
          stq_15_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:210:16]
          stq_15_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:210:16]
          stq_15_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:210:16]
          stq_15_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:210:16]
          stq_15_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:210:16]
          stq_15_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:210:16]
          stq_15_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
          stq_15_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
          stq_15_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
          stq_15_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
          stq_15_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
          stq_15_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:210:16]
          stq_15_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:210:16]
          stq_15_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:210:16]
          stq_15_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:210:16]
          stq_15_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:210:16]
          stq_15_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:210:16]
          stq_15_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:210:16]
          stq_15_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:210:16]
          stq_15_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:210:16]
          stq_15_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:210:16]
          stq_15_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:210:16]
          stq_15_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:210:16]
          stq_15_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:210:16]
          stq_15_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:210:16]
          stq_15_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:210:16]
          stq_15_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:210:16]
          stq_15_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:210:16]
          stq_15_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:210:16]
          stq_15_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:210:16]
          stq_15_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:210:16]
          stq_15_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:210:16]
          stq_15_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:210:16]
          stq_15_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:210:16]
          stq_15_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:210:16]
          stq_15_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:210:16]
          stq_15_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:210:16]
        end
      end
      else begin	// @[lsu.scala:304:5, :321:5]
        stq_15_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:210:16]
        stq_15_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:210:16]
        stq_15_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:210:16]
        stq_15_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:210:16]
        stq_15_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:210:16]
        stq_15_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:210:16]
        stq_15_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:210:16]
        stq_15_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
        stq_15_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
        stq_15_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
        stq_15_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
        stq_15_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
        stq_15_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:210:16]
        stq_15_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:210:16]
        stq_15_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:210:16]
        stq_15_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:210:16]
        stq_15_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:210:16]
        stq_15_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:210:16]
        stq_15_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:210:16]
        stq_15_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:210:16]
        stq_15_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:210:16]
        stq_15_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:210:16]
        stq_15_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:210:16]
        stq_15_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:210:16]
        stq_15_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:210:16]
        stq_15_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:210:16]
        stq_15_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:210:16]
        stq_15_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:210:16]
        stq_15_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:210:16]
        stq_15_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:210:16]
        stq_15_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:210:16]
        stq_15_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:210:16]
        stq_15_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:210:16]
        stq_15_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:210:16]
        stq_15_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:210:16]
        stq_15_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:210:16]
        stq_15_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:210:16]
        stq_15_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:210:16]
      end
      if (stq_15_valid)	// @[lsu.scala:210:16]
        stq_15_bits_uop_br_mask <= stq_15_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:210:16, util.scala:85:27, :89:21]
      else if (_GEN_843) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_674) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_553) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_15_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_15_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_15_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:210:16]
      if (_GEN_954) begin	// @[lsu.scala:304:5, :851:5, :855:36]
        if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
          stq_15_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:210:16]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_15_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_15_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:210:16, :478:79]
        else	// @[lsu.scala:536:61]
          stq_15_bits_uop_pdst <= 7'h0;	// @[lsu.scala:210:16]
      end
      else if (_GEN_843) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_674) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_553) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_15_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_15_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_15_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:210:16]
      if (_GEN_844) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_675) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_554) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else begin	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_16_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:210:16]
            stq_16_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:210:16]
            stq_16_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:210:16]
            stq_16_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:210:16]
            stq_16_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:210:16]
            stq_16_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:210:16]
            stq_16_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:210:16]
            stq_16_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
            stq_16_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
            stq_16_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
            stq_16_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
            stq_16_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
            stq_16_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:210:16]
            stq_16_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:210:16]
            stq_16_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:210:16]
            stq_16_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:210:16]
            stq_16_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:210:16]
            stq_16_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:210:16]
            stq_16_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:210:16]
            stq_16_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:210:16]
            stq_16_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:210:16]
            stq_16_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:210:16]
            stq_16_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:210:16]
            stq_16_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:210:16]
            stq_16_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:210:16]
            stq_16_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:210:16]
            stq_16_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:210:16]
            stq_16_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:210:16]
            stq_16_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:210:16]
            stq_16_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:210:16]
            stq_16_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:210:16]
            stq_16_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:210:16]
            stq_16_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:210:16]
            stq_16_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:210:16]
            stq_16_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:210:16]
            stq_16_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:210:16]
            stq_16_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:210:16]
            stq_16_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:210:16]
          end
        end
        else begin	// @[lsu.scala:304:5, :321:5]
          stq_16_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:210:16]
          stq_16_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:210:16]
          stq_16_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:210:16]
          stq_16_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:210:16]
          stq_16_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:210:16]
          stq_16_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:210:16]
          stq_16_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:210:16]
          stq_16_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
          stq_16_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
          stq_16_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
          stq_16_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
          stq_16_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
          stq_16_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:210:16]
          stq_16_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:210:16]
          stq_16_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:210:16]
          stq_16_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:210:16]
          stq_16_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:210:16]
          stq_16_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:210:16]
          stq_16_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:210:16]
          stq_16_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:210:16]
          stq_16_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:210:16]
          stq_16_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:210:16]
          stq_16_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:210:16]
          stq_16_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:210:16]
          stq_16_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:210:16]
          stq_16_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:210:16]
          stq_16_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:210:16]
          stq_16_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:210:16]
          stq_16_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:210:16]
          stq_16_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:210:16]
          stq_16_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:210:16]
          stq_16_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:210:16]
          stq_16_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:210:16]
          stq_16_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:210:16]
          stq_16_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:210:16]
          stq_16_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:210:16]
          stq_16_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:210:16]
          stq_16_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:210:16]
        end
      end
      else begin	// @[lsu.scala:304:5, :321:5]
        stq_16_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:210:16]
        stq_16_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:210:16]
        stq_16_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:210:16]
        stq_16_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:210:16]
        stq_16_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:210:16]
        stq_16_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:210:16]
        stq_16_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:210:16]
        stq_16_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
        stq_16_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
        stq_16_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
        stq_16_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
        stq_16_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
        stq_16_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:210:16]
        stq_16_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:210:16]
        stq_16_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:210:16]
        stq_16_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:210:16]
        stq_16_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:210:16]
        stq_16_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:210:16]
        stq_16_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:210:16]
        stq_16_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:210:16]
        stq_16_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:210:16]
        stq_16_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:210:16]
        stq_16_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:210:16]
        stq_16_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:210:16]
        stq_16_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:210:16]
        stq_16_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:210:16]
        stq_16_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:210:16]
        stq_16_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:210:16]
        stq_16_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:210:16]
        stq_16_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:210:16]
        stq_16_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:210:16]
        stq_16_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:210:16]
        stq_16_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:210:16]
        stq_16_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:210:16]
        stq_16_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:210:16]
        stq_16_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:210:16]
        stq_16_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:210:16]
        stq_16_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:210:16]
      end
      if (stq_16_valid)	// @[lsu.scala:210:16]
        stq_16_bits_uop_br_mask <= stq_16_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:210:16, util.scala:85:27, :89:21]
      else if (_GEN_844) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_675) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_554) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_16_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_16_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_16_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:210:16]
      if (_GEN_956) begin	// @[lsu.scala:304:5, :851:5, :855:36]
        if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
          stq_16_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:210:16]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_16_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_16_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:210:16, :478:79]
        else	// @[lsu.scala:536:61]
          stq_16_bits_uop_pdst <= 7'h0;	// @[lsu.scala:210:16]
      end
      else if (_GEN_844) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_675) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_554) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_16_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_16_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_16_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:210:16]
      if (_GEN_845) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_676) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_555) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else begin	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_17_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:210:16]
            stq_17_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:210:16]
            stq_17_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:210:16]
            stq_17_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:210:16]
            stq_17_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:210:16]
            stq_17_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:210:16]
            stq_17_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:210:16]
            stq_17_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
            stq_17_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
            stq_17_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
            stq_17_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
            stq_17_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
            stq_17_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:210:16]
            stq_17_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:210:16]
            stq_17_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:210:16]
            stq_17_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:210:16]
            stq_17_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:210:16]
            stq_17_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:210:16]
            stq_17_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:210:16]
            stq_17_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:210:16]
            stq_17_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:210:16]
            stq_17_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:210:16]
            stq_17_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:210:16]
            stq_17_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:210:16]
            stq_17_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:210:16]
            stq_17_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:210:16]
            stq_17_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:210:16]
            stq_17_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:210:16]
            stq_17_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:210:16]
            stq_17_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:210:16]
            stq_17_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:210:16]
            stq_17_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:210:16]
            stq_17_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:210:16]
            stq_17_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:210:16]
            stq_17_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:210:16]
            stq_17_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:210:16]
            stq_17_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:210:16]
            stq_17_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:210:16]
          end
        end
        else begin	// @[lsu.scala:304:5, :321:5]
          stq_17_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:210:16]
          stq_17_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:210:16]
          stq_17_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:210:16]
          stq_17_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:210:16]
          stq_17_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:210:16]
          stq_17_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:210:16]
          stq_17_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:210:16]
          stq_17_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
          stq_17_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
          stq_17_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
          stq_17_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
          stq_17_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
          stq_17_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:210:16]
          stq_17_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:210:16]
          stq_17_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:210:16]
          stq_17_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:210:16]
          stq_17_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:210:16]
          stq_17_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:210:16]
          stq_17_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:210:16]
          stq_17_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:210:16]
          stq_17_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:210:16]
          stq_17_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:210:16]
          stq_17_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:210:16]
          stq_17_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:210:16]
          stq_17_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:210:16]
          stq_17_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:210:16]
          stq_17_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:210:16]
          stq_17_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:210:16]
          stq_17_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:210:16]
          stq_17_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:210:16]
          stq_17_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:210:16]
          stq_17_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:210:16]
          stq_17_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:210:16]
          stq_17_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:210:16]
          stq_17_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:210:16]
          stq_17_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:210:16]
          stq_17_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:210:16]
          stq_17_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:210:16]
        end
      end
      else begin	// @[lsu.scala:304:5, :321:5]
        stq_17_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:210:16]
        stq_17_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:210:16]
        stq_17_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:210:16]
        stq_17_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:210:16]
        stq_17_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:210:16]
        stq_17_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:210:16]
        stq_17_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:210:16]
        stq_17_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
        stq_17_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
        stq_17_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
        stq_17_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
        stq_17_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
        stq_17_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:210:16]
        stq_17_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:210:16]
        stq_17_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:210:16]
        stq_17_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:210:16]
        stq_17_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:210:16]
        stq_17_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:210:16]
        stq_17_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:210:16]
        stq_17_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:210:16]
        stq_17_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:210:16]
        stq_17_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:210:16]
        stq_17_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:210:16]
        stq_17_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:210:16]
        stq_17_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:210:16]
        stq_17_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:210:16]
        stq_17_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:210:16]
        stq_17_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:210:16]
        stq_17_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:210:16]
        stq_17_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:210:16]
        stq_17_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:210:16]
        stq_17_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:210:16]
        stq_17_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:210:16]
        stq_17_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:210:16]
        stq_17_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:210:16]
        stq_17_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:210:16]
        stq_17_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:210:16]
        stq_17_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:210:16]
      end
      if (stq_17_valid)	// @[lsu.scala:210:16]
        stq_17_bits_uop_br_mask <= stq_17_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:210:16, util.scala:85:27, :89:21]
      else if (_GEN_845) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_676) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_555) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_17_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_17_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_17_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:210:16]
      if (_GEN_958) begin	// @[lsu.scala:304:5, :851:5, :855:36]
        if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
          stq_17_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:210:16]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_17_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_17_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:210:16, :478:79]
        else	// @[lsu.scala:536:61]
          stq_17_bits_uop_pdst <= 7'h0;	// @[lsu.scala:210:16]
      end
      else if (_GEN_845) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_676) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_555) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_17_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_17_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_17_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:210:16]
      if (_GEN_846) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_677) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_556) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else begin	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_18_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:210:16]
            stq_18_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:210:16]
            stq_18_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:210:16]
            stq_18_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:210:16]
            stq_18_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:210:16]
            stq_18_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:210:16]
            stq_18_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:210:16]
            stq_18_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
            stq_18_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
            stq_18_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
            stq_18_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
            stq_18_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
            stq_18_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:210:16]
            stq_18_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:210:16]
            stq_18_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:210:16]
            stq_18_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:210:16]
            stq_18_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:210:16]
            stq_18_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:210:16]
            stq_18_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:210:16]
            stq_18_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:210:16]
            stq_18_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:210:16]
            stq_18_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:210:16]
            stq_18_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:210:16]
            stq_18_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:210:16]
            stq_18_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:210:16]
            stq_18_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:210:16]
            stq_18_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:210:16]
            stq_18_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:210:16]
            stq_18_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:210:16]
            stq_18_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:210:16]
            stq_18_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:210:16]
            stq_18_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:210:16]
            stq_18_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:210:16]
            stq_18_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:210:16]
            stq_18_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:210:16]
            stq_18_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:210:16]
            stq_18_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:210:16]
            stq_18_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:210:16]
          end
        end
        else begin	// @[lsu.scala:304:5, :321:5]
          stq_18_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:210:16]
          stq_18_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:210:16]
          stq_18_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:210:16]
          stq_18_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:210:16]
          stq_18_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:210:16]
          stq_18_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:210:16]
          stq_18_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:210:16]
          stq_18_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
          stq_18_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
          stq_18_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
          stq_18_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
          stq_18_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
          stq_18_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:210:16]
          stq_18_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:210:16]
          stq_18_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:210:16]
          stq_18_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:210:16]
          stq_18_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:210:16]
          stq_18_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:210:16]
          stq_18_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:210:16]
          stq_18_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:210:16]
          stq_18_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:210:16]
          stq_18_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:210:16]
          stq_18_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:210:16]
          stq_18_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:210:16]
          stq_18_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:210:16]
          stq_18_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:210:16]
          stq_18_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:210:16]
          stq_18_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:210:16]
          stq_18_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:210:16]
          stq_18_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:210:16]
          stq_18_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:210:16]
          stq_18_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:210:16]
          stq_18_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:210:16]
          stq_18_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:210:16]
          stq_18_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:210:16]
          stq_18_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:210:16]
          stq_18_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:210:16]
          stq_18_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:210:16]
        end
      end
      else begin	// @[lsu.scala:304:5, :321:5]
        stq_18_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:210:16]
        stq_18_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:210:16]
        stq_18_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:210:16]
        stq_18_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:210:16]
        stq_18_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:210:16]
        stq_18_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:210:16]
        stq_18_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:210:16]
        stq_18_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
        stq_18_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
        stq_18_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
        stq_18_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
        stq_18_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
        stq_18_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:210:16]
        stq_18_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:210:16]
        stq_18_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:210:16]
        stq_18_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:210:16]
        stq_18_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:210:16]
        stq_18_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:210:16]
        stq_18_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:210:16]
        stq_18_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:210:16]
        stq_18_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:210:16]
        stq_18_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:210:16]
        stq_18_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:210:16]
        stq_18_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:210:16]
        stq_18_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:210:16]
        stq_18_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:210:16]
        stq_18_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:210:16]
        stq_18_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:210:16]
        stq_18_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:210:16]
        stq_18_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:210:16]
        stq_18_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:210:16]
        stq_18_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:210:16]
        stq_18_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:210:16]
        stq_18_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:210:16]
        stq_18_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:210:16]
        stq_18_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:210:16]
        stq_18_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:210:16]
        stq_18_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:210:16]
      end
      if (stq_18_valid)	// @[lsu.scala:210:16]
        stq_18_bits_uop_br_mask <= stq_18_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:210:16, util.scala:85:27, :89:21]
      else if (_GEN_846) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_677) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_556) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_18_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_18_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_18_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:210:16]
      if (_GEN_960) begin	// @[lsu.scala:304:5, :851:5, :855:36]
        if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
          stq_18_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:210:16]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_18_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_18_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:210:16, :478:79]
        else	// @[lsu.scala:536:61]
          stq_18_bits_uop_pdst <= 7'h0;	// @[lsu.scala:210:16]
      end
      else if (_GEN_846) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_677) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_556) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_18_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_18_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_18_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:210:16]
      if (_GEN_847) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_678) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_557) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else begin	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_19_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:210:16]
            stq_19_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:210:16]
            stq_19_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:210:16]
            stq_19_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:210:16]
            stq_19_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:210:16]
            stq_19_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:210:16]
            stq_19_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:210:16]
            stq_19_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
            stq_19_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
            stq_19_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
            stq_19_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
            stq_19_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
            stq_19_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:210:16]
            stq_19_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:210:16]
            stq_19_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:210:16]
            stq_19_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:210:16]
            stq_19_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:210:16]
            stq_19_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:210:16]
            stq_19_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:210:16]
            stq_19_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:210:16]
            stq_19_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:210:16]
            stq_19_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:210:16]
            stq_19_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:210:16]
            stq_19_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:210:16]
            stq_19_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:210:16]
            stq_19_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:210:16]
            stq_19_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:210:16]
            stq_19_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:210:16]
            stq_19_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:210:16]
            stq_19_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:210:16]
            stq_19_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:210:16]
            stq_19_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:210:16]
            stq_19_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:210:16]
            stq_19_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:210:16]
            stq_19_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:210:16]
            stq_19_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:210:16]
            stq_19_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:210:16]
            stq_19_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:210:16]
          end
        end
        else begin	// @[lsu.scala:304:5, :321:5]
          stq_19_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:210:16]
          stq_19_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:210:16]
          stq_19_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:210:16]
          stq_19_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:210:16]
          stq_19_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:210:16]
          stq_19_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:210:16]
          stq_19_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:210:16]
          stq_19_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
          stq_19_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
          stq_19_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
          stq_19_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
          stq_19_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
          stq_19_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:210:16]
          stq_19_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:210:16]
          stq_19_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:210:16]
          stq_19_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:210:16]
          stq_19_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:210:16]
          stq_19_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:210:16]
          stq_19_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:210:16]
          stq_19_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:210:16]
          stq_19_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:210:16]
          stq_19_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:210:16]
          stq_19_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:210:16]
          stq_19_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:210:16]
          stq_19_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:210:16]
          stq_19_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:210:16]
          stq_19_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:210:16]
          stq_19_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:210:16]
          stq_19_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:210:16]
          stq_19_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:210:16]
          stq_19_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:210:16]
          stq_19_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:210:16]
          stq_19_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:210:16]
          stq_19_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:210:16]
          stq_19_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:210:16]
          stq_19_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:210:16]
          stq_19_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:210:16]
          stq_19_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:210:16]
        end
      end
      else begin	// @[lsu.scala:304:5, :321:5]
        stq_19_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:210:16]
        stq_19_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:210:16]
        stq_19_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:210:16]
        stq_19_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:210:16]
        stq_19_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:210:16]
        stq_19_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:210:16]
        stq_19_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:210:16]
        stq_19_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
        stq_19_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
        stq_19_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
        stq_19_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
        stq_19_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
        stq_19_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:210:16]
        stq_19_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:210:16]
        stq_19_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:210:16]
        stq_19_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:210:16]
        stq_19_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:210:16]
        stq_19_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:210:16]
        stq_19_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:210:16]
        stq_19_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:210:16]
        stq_19_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:210:16]
        stq_19_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:210:16]
        stq_19_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:210:16]
        stq_19_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:210:16]
        stq_19_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:210:16]
        stq_19_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:210:16]
        stq_19_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:210:16]
        stq_19_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:210:16]
        stq_19_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:210:16]
        stq_19_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:210:16]
        stq_19_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:210:16]
        stq_19_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:210:16]
        stq_19_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:210:16]
        stq_19_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:210:16]
        stq_19_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:210:16]
        stq_19_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:210:16]
        stq_19_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:210:16]
        stq_19_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:210:16]
      end
      if (stq_19_valid)	// @[lsu.scala:210:16]
        stq_19_bits_uop_br_mask <= stq_19_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:210:16, util.scala:85:27, :89:21]
      else if (_GEN_847) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_678) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_557) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_19_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_19_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_19_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:210:16]
      if (_GEN_962) begin	// @[lsu.scala:304:5, :851:5, :855:36]
        if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
          stq_19_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:210:16]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_19_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_19_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:210:16, :478:79]
        else	// @[lsu.scala:536:61]
          stq_19_bits_uop_pdst <= 7'h0;	// @[lsu.scala:210:16]
      end
      else if (_GEN_847) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_678) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_557) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_19_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_19_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_19_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:210:16]
      if (_GEN_848) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_679) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_558) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else begin	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_20_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:210:16]
            stq_20_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:210:16]
            stq_20_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:210:16]
            stq_20_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:210:16]
            stq_20_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:210:16]
            stq_20_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:210:16]
            stq_20_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:210:16]
            stq_20_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
            stq_20_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
            stq_20_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
            stq_20_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
            stq_20_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
            stq_20_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:210:16]
            stq_20_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:210:16]
            stq_20_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:210:16]
            stq_20_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:210:16]
            stq_20_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:210:16]
            stq_20_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:210:16]
            stq_20_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:210:16]
            stq_20_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:210:16]
            stq_20_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:210:16]
            stq_20_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:210:16]
            stq_20_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:210:16]
            stq_20_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:210:16]
            stq_20_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:210:16]
            stq_20_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:210:16]
            stq_20_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:210:16]
            stq_20_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:210:16]
            stq_20_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:210:16]
            stq_20_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:210:16]
            stq_20_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:210:16]
            stq_20_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:210:16]
            stq_20_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:210:16]
            stq_20_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:210:16]
            stq_20_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:210:16]
            stq_20_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:210:16]
            stq_20_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:210:16]
            stq_20_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:210:16]
          end
        end
        else begin	// @[lsu.scala:304:5, :321:5]
          stq_20_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:210:16]
          stq_20_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:210:16]
          stq_20_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:210:16]
          stq_20_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:210:16]
          stq_20_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:210:16]
          stq_20_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:210:16]
          stq_20_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:210:16]
          stq_20_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
          stq_20_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
          stq_20_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
          stq_20_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
          stq_20_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
          stq_20_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:210:16]
          stq_20_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:210:16]
          stq_20_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:210:16]
          stq_20_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:210:16]
          stq_20_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:210:16]
          stq_20_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:210:16]
          stq_20_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:210:16]
          stq_20_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:210:16]
          stq_20_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:210:16]
          stq_20_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:210:16]
          stq_20_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:210:16]
          stq_20_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:210:16]
          stq_20_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:210:16]
          stq_20_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:210:16]
          stq_20_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:210:16]
          stq_20_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:210:16]
          stq_20_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:210:16]
          stq_20_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:210:16]
          stq_20_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:210:16]
          stq_20_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:210:16]
          stq_20_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:210:16]
          stq_20_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:210:16]
          stq_20_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:210:16]
          stq_20_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:210:16]
          stq_20_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:210:16]
          stq_20_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:210:16]
        end
      end
      else begin	// @[lsu.scala:304:5, :321:5]
        stq_20_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:210:16]
        stq_20_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:210:16]
        stq_20_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:210:16]
        stq_20_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:210:16]
        stq_20_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:210:16]
        stq_20_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:210:16]
        stq_20_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:210:16]
        stq_20_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
        stq_20_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
        stq_20_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
        stq_20_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
        stq_20_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
        stq_20_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:210:16]
        stq_20_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:210:16]
        stq_20_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:210:16]
        stq_20_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:210:16]
        stq_20_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:210:16]
        stq_20_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:210:16]
        stq_20_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:210:16]
        stq_20_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:210:16]
        stq_20_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:210:16]
        stq_20_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:210:16]
        stq_20_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:210:16]
        stq_20_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:210:16]
        stq_20_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:210:16]
        stq_20_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:210:16]
        stq_20_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:210:16]
        stq_20_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:210:16]
        stq_20_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:210:16]
        stq_20_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:210:16]
        stq_20_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:210:16]
        stq_20_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:210:16]
        stq_20_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:210:16]
        stq_20_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:210:16]
        stq_20_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:210:16]
        stq_20_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:210:16]
        stq_20_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:210:16]
        stq_20_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:210:16]
      end
      if (stq_20_valid)	// @[lsu.scala:210:16]
        stq_20_bits_uop_br_mask <= stq_20_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:210:16, util.scala:85:27, :89:21]
      else if (_GEN_848) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_679) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_558) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_20_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_20_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_20_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:210:16]
      if (_GEN_964) begin	// @[lsu.scala:304:5, :851:5, :855:36]
        if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
          stq_20_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:210:16]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_20_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_20_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:210:16, :478:79]
        else	// @[lsu.scala:536:61]
          stq_20_bits_uop_pdst <= 7'h0;	// @[lsu.scala:210:16]
      end
      else if (_GEN_848) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_679) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_558) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_20_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_20_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_20_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:210:16]
      if (_GEN_849) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_680) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_559) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else begin	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_21_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:210:16]
            stq_21_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:210:16]
            stq_21_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:210:16]
            stq_21_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:210:16]
            stq_21_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:210:16]
            stq_21_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:210:16]
            stq_21_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:210:16]
            stq_21_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
            stq_21_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
            stq_21_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
            stq_21_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
            stq_21_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
            stq_21_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:210:16]
            stq_21_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:210:16]
            stq_21_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:210:16]
            stq_21_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:210:16]
            stq_21_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:210:16]
            stq_21_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:210:16]
            stq_21_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:210:16]
            stq_21_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:210:16]
            stq_21_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:210:16]
            stq_21_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:210:16]
            stq_21_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:210:16]
            stq_21_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:210:16]
            stq_21_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:210:16]
            stq_21_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:210:16]
            stq_21_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:210:16]
            stq_21_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:210:16]
            stq_21_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:210:16]
            stq_21_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:210:16]
            stq_21_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:210:16]
            stq_21_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:210:16]
            stq_21_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:210:16]
            stq_21_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:210:16]
            stq_21_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:210:16]
            stq_21_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:210:16]
            stq_21_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:210:16]
            stq_21_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:210:16]
          end
        end
        else begin	// @[lsu.scala:304:5, :321:5]
          stq_21_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:210:16]
          stq_21_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:210:16]
          stq_21_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:210:16]
          stq_21_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:210:16]
          stq_21_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:210:16]
          stq_21_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:210:16]
          stq_21_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:210:16]
          stq_21_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
          stq_21_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
          stq_21_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
          stq_21_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
          stq_21_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
          stq_21_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:210:16]
          stq_21_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:210:16]
          stq_21_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:210:16]
          stq_21_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:210:16]
          stq_21_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:210:16]
          stq_21_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:210:16]
          stq_21_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:210:16]
          stq_21_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:210:16]
          stq_21_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:210:16]
          stq_21_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:210:16]
          stq_21_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:210:16]
          stq_21_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:210:16]
          stq_21_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:210:16]
          stq_21_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:210:16]
          stq_21_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:210:16]
          stq_21_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:210:16]
          stq_21_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:210:16]
          stq_21_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:210:16]
          stq_21_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:210:16]
          stq_21_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:210:16]
          stq_21_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:210:16]
          stq_21_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:210:16]
          stq_21_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:210:16]
          stq_21_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:210:16]
          stq_21_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:210:16]
          stq_21_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:210:16]
        end
      end
      else begin	// @[lsu.scala:304:5, :321:5]
        stq_21_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:210:16]
        stq_21_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:210:16]
        stq_21_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:210:16]
        stq_21_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:210:16]
        stq_21_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:210:16]
        stq_21_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:210:16]
        stq_21_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:210:16]
        stq_21_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
        stq_21_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
        stq_21_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
        stq_21_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
        stq_21_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
        stq_21_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:210:16]
        stq_21_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:210:16]
        stq_21_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:210:16]
        stq_21_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:210:16]
        stq_21_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:210:16]
        stq_21_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:210:16]
        stq_21_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:210:16]
        stq_21_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:210:16]
        stq_21_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:210:16]
        stq_21_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:210:16]
        stq_21_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:210:16]
        stq_21_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:210:16]
        stq_21_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:210:16]
        stq_21_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:210:16]
        stq_21_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:210:16]
        stq_21_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:210:16]
        stq_21_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:210:16]
        stq_21_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:210:16]
        stq_21_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:210:16]
        stq_21_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:210:16]
        stq_21_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:210:16]
        stq_21_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:210:16]
        stq_21_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:210:16]
        stq_21_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:210:16]
        stq_21_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:210:16]
        stq_21_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:210:16]
      end
      if (stq_21_valid)	// @[lsu.scala:210:16]
        stq_21_bits_uop_br_mask <= stq_21_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:210:16, util.scala:85:27, :89:21]
      else if (_GEN_849) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_680) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_559) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_21_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_21_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_21_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:210:16]
      if (_GEN_966) begin	// @[lsu.scala:304:5, :851:5, :855:36]
        if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
          stq_21_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:210:16]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_21_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_21_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:210:16, :478:79]
        else	// @[lsu.scala:536:61]
          stq_21_bits_uop_pdst <= 7'h0;	// @[lsu.scala:210:16]
      end
      else if (_GEN_849) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_680) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_559) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_21_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_21_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_21_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:210:16]
      if (_GEN_850) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_681) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_560) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else begin	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_22_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:210:16]
            stq_22_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:210:16]
            stq_22_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:210:16]
            stq_22_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:210:16]
            stq_22_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:210:16]
            stq_22_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:210:16]
            stq_22_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:210:16]
            stq_22_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
            stq_22_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
            stq_22_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
            stq_22_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
            stq_22_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
            stq_22_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:210:16]
            stq_22_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:210:16]
            stq_22_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:210:16]
            stq_22_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:210:16]
            stq_22_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:210:16]
            stq_22_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:210:16]
            stq_22_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:210:16]
            stq_22_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:210:16]
            stq_22_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:210:16]
            stq_22_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:210:16]
            stq_22_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:210:16]
            stq_22_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:210:16]
            stq_22_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:210:16]
            stq_22_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:210:16]
            stq_22_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:210:16]
            stq_22_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:210:16]
            stq_22_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:210:16]
            stq_22_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:210:16]
            stq_22_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:210:16]
            stq_22_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:210:16]
            stq_22_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:210:16]
            stq_22_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:210:16]
            stq_22_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:210:16]
            stq_22_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:210:16]
            stq_22_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:210:16]
            stq_22_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:210:16]
          end
        end
        else begin	// @[lsu.scala:304:5, :321:5]
          stq_22_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:210:16]
          stq_22_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:210:16]
          stq_22_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:210:16]
          stq_22_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:210:16]
          stq_22_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:210:16]
          stq_22_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:210:16]
          stq_22_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:210:16]
          stq_22_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
          stq_22_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
          stq_22_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
          stq_22_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
          stq_22_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
          stq_22_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:210:16]
          stq_22_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:210:16]
          stq_22_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:210:16]
          stq_22_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:210:16]
          stq_22_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:210:16]
          stq_22_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:210:16]
          stq_22_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:210:16]
          stq_22_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:210:16]
          stq_22_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:210:16]
          stq_22_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:210:16]
          stq_22_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:210:16]
          stq_22_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:210:16]
          stq_22_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:210:16]
          stq_22_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:210:16]
          stq_22_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:210:16]
          stq_22_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:210:16]
          stq_22_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:210:16]
          stq_22_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:210:16]
          stq_22_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:210:16]
          stq_22_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:210:16]
          stq_22_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:210:16]
          stq_22_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:210:16]
          stq_22_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:210:16]
          stq_22_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:210:16]
          stq_22_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:210:16]
          stq_22_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:210:16]
        end
      end
      else begin	// @[lsu.scala:304:5, :321:5]
        stq_22_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:210:16]
        stq_22_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:210:16]
        stq_22_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:210:16]
        stq_22_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:210:16]
        stq_22_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:210:16]
        stq_22_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:210:16]
        stq_22_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:210:16]
        stq_22_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
        stq_22_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
        stq_22_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
        stq_22_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
        stq_22_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
        stq_22_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:210:16]
        stq_22_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:210:16]
        stq_22_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:210:16]
        stq_22_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:210:16]
        stq_22_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:210:16]
        stq_22_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:210:16]
        stq_22_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:210:16]
        stq_22_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:210:16]
        stq_22_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:210:16]
        stq_22_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:210:16]
        stq_22_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:210:16]
        stq_22_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:210:16]
        stq_22_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:210:16]
        stq_22_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:210:16]
        stq_22_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:210:16]
        stq_22_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:210:16]
        stq_22_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:210:16]
        stq_22_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:210:16]
        stq_22_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:210:16]
        stq_22_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:210:16]
        stq_22_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:210:16]
        stq_22_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:210:16]
        stq_22_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:210:16]
        stq_22_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:210:16]
        stq_22_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:210:16]
        stq_22_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:210:16]
      end
      if (stq_22_valid)	// @[lsu.scala:210:16]
        stq_22_bits_uop_br_mask <= stq_22_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:210:16, util.scala:85:27, :89:21]
      else if (_GEN_850) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_681) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_560) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_22_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_22_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_22_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:210:16]
      if (_GEN_968) begin	// @[lsu.scala:304:5, :851:5, :855:36]
        if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
          stq_22_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:210:16]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_22_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_22_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:210:16, :478:79]
        else	// @[lsu.scala:536:61]
          stq_22_bits_uop_pdst <= 7'h0;	// @[lsu.scala:210:16]
      end
      else if (_GEN_850) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_681) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_560) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_22_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_22_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_22_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:210:16]
      if (_GEN_851) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_682) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_561) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else begin	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_23_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:210:16]
            stq_23_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:210:16]
            stq_23_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:210:16]
            stq_23_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:210:16]
            stq_23_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:210:16]
            stq_23_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:210:16]
            stq_23_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:210:16]
            stq_23_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
            stq_23_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
            stq_23_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
            stq_23_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
            stq_23_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
            stq_23_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:210:16]
            stq_23_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:210:16]
            stq_23_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:210:16]
            stq_23_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:210:16]
            stq_23_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:210:16]
            stq_23_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:210:16]
            stq_23_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:210:16]
            stq_23_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:210:16]
            stq_23_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:210:16]
            stq_23_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:210:16]
            stq_23_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:210:16]
            stq_23_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:210:16]
            stq_23_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:210:16]
            stq_23_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:210:16]
            stq_23_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:210:16]
            stq_23_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:210:16]
            stq_23_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:210:16]
            stq_23_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:210:16]
            stq_23_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:210:16]
            stq_23_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:210:16]
            stq_23_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:210:16]
            stq_23_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:210:16]
            stq_23_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:210:16]
            stq_23_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:210:16]
            stq_23_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:210:16]
            stq_23_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:210:16]
          end
        end
        else begin	// @[lsu.scala:304:5, :321:5]
          stq_23_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:210:16]
          stq_23_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:210:16]
          stq_23_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:210:16]
          stq_23_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:210:16]
          stq_23_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:210:16]
          stq_23_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:210:16]
          stq_23_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:210:16]
          stq_23_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
          stq_23_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
          stq_23_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
          stq_23_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
          stq_23_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
          stq_23_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:210:16]
          stq_23_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:210:16]
          stq_23_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:210:16]
          stq_23_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:210:16]
          stq_23_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:210:16]
          stq_23_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:210:16]
          stq_23_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:210:16]
          stq_23_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:210:16]
          stq_23_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:210:16]
          stq_23_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:210:16]
          stq_23_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:210:16]
          stq_23_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:210:16]
          stq_23_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:210:16]
          stq_23_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:210:16]
          stq_23_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:210:16]
          stq_23_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:210:16]
          stq_23_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:210:16]
          stq_23_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:210:16]
          stq_23_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:210:16]
          stq_23_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:210:16]
          stq_23_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:210:16]
          stq_23_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:210:16]
          stq_23_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:210:16]
          stq_23_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:210:16]
          stq_23_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:210:16]
          stq_23_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:210:16]
        end
      end
      else begin	// @[lsu.scala:304:5, :321:5]
        stq_23_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:210:16]
        stq_23_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:210:16]
        stq_23_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:210:16]
        stq_23_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:210:16]
        stq_23_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:210:16]
        stq_23_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:210:16]
        stq_23_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:210:16]
        stq_23_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
        stq_23_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
        stq_23_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
        stq_23_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
        stq_23_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
        stq_23_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:210:16]
        stq_23_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:210:16]
        stq_23_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:210:16]
        stq_23_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:210:16]
        stq_23_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:210:16]
        stq_23_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:210:16]
        stq_23_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:210:16]
        stq_23_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:210:16]
        stq_23_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:210:16]
        stq_23_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:210:16]
        stq_23_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:210:16]
        stq_23_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:210:16]
        stq_23_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:210:16]
        stq_23_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:210:16]
        stq_23_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:210:16]
        stq_23_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:210:16]
        stq_23_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:210:16]
        stq_23_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:210:16]
        stq_23_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:210:16]
        stq_23_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:210:16]
        stq_23_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:210:16]
        stq_23_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:210:16]
        stq_23_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:210:16]
        stq_23_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:210:16]
        stq_23_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:210:16]
        stq_23_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:210:16]
      end
      if (stq_23_valid)	// @[lsu.scala:210:16]
        stq_23_bits_uop_br_mask <= stq_23_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:210:16, util.scala:85:27, :89:21]
      else if (_GEN_851) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_682) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_561) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_23_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_23_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_23_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:210:16]
      if (_GEN_970) begin	// @[lsu.scala:304:5, :851:5, :855:36]
        if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
          stq_23_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:210:16]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_23_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_23_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:210:16, :478:79]
        else	// @[lsu.scala:536:61]
          stq_23_bits_uop_pdst <= 7'h0;	// @[lsu.scala:210:16]
      end
      else if (_GEN_851) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_682) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_561) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_23_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_23_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_23_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:210:16]
      if (clear_store) begin	// @[lsu.scala:258:33, :1497:3, :1502:17]
        if (stq_head == 5'h17)	// @[lsu.scala:216:29, util.scala:205:25]
          stq_head <= 5'h0;	// @[lsu.scala:216:29]
        else	// @[util.scala:205:25]
          stq_head <= stq_head + 5'h1;	// @[lsu.scala:216:29, :305:44, util.scala:206:28]
      end
      if (commit_store_2) begin	// @[lsu.scala:1453:49]
        if (_T_1989 == 5'h17)	// @[lsu.scala:1484:31, util.scala:205:25]
          stq_commit_head <= 5'h0;	// @[lsu.scala:218:29]
        else	// @[util.scala:205:25]
          stq_commit_head <= _T_1989 + 5'h1;	// @[lsu.scala:218:29, :305:44, :1484:31, util.scala:206:28]
      end
      else if (commit_store_1) begin	// @[lsu.scala:1453:49]
        if (wrap_14)	// @[util.scala:205:25]
          stq_commit_head <= 5'h0;	// @[lsu.scala:218:29]
        else	// @[util.scala:205:25]
          stq_commit_head <= _T_1987;	// @[lsu.scala:218:29, util.scala:206:28]
      end
      else if (commit_store) begin	// @[lsu.scala:1453:49]
        if (wrap_12)	// @[util.scala:205:25]
          stq_commit_head <= 5'h0;	// @[lsu.scala:218:29]
        else	// @[util.scala:205:25]
          stq_commit_head <= _T_1971;	// @[lsu.scala:218:29, util.scala:206:28]
      end
      if (clear_store & _GEN_485) begin	// @[lsu.scala:258:33, :1286:5, :1496:29, :1497:3, :1502:17, :1507:3, :1516:5, :1517:24]
        if (stq_execute_head == 5'h17)	// @[lsu.scala:219:29, util.scala:205:25]
          stq_execute_head <= 5'h0;	// @[lsu.scala:219:29]
        else	// @[util.scala:205:25]
          stq_execute_head <= stq_execute_head + 5'h1;	// @[lsu.scala:219:29, :305:44, util.scala:206:28]
      end
      else if (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | io_dmem_nack_0_bits_uop_uses_ldq | io_dmem_nack_0_bits_uop_stq_idx < stq_head ^ stq_execute_head < stq_head ^ io_dmem_nack_0_bits_uop_stq_idx >= stq_execute_head) begin	// @[lsu.scala:216:29, :219:29, :768:39, :1176:30, :1286:5, :1289:7, :1293:7, :1301:86, util.scala:363:{52,64,78}]
        if (_GEN_299 | ~(will_fire_store_commit_0_will_fire & dmem_req_fire_0)) begin	// @[lsu.scala:219:29, :536:61, :754:55, :768:39, :775:43, :782:45, :791:{44,50}]
        end
        else if (stq_execute_head == 5'h17)	// @[lsu.scala:219:29, util.scala:205:25]
          stq_execute_head <= 5'h0;	// @[lsu.scala:219:29]
        else	// @[util.scala:205:25]
          stq_execute_head <= stq_execute_head + 5'h1;	// @[lsu.scala:219:29, :305:44, util.scala:206:28]
      end
      else	// @[lsu.scala:768:39, :1286:5, :1289:7]
        stq_execute_head <= io_dmem_nack_0_bits_uop_stq_idx;	// @[lsu.scala:219:29]
    end
    stq_0_bits_uop_is_rvc <= ~_GEN_2033 & (_GEN_828 ? (_GEN_659 ? (_GEN_538 ? stq_0_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc) : io_core_dis_uops_2_bits_is_rvc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_ctrl_fcn_dw <= ~_GEN_2033 & (_GEN_828 ? (_GEN_659 ? (_GEN_538 ? stq_0_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw) : io_core_dis_uops_2_bits_ctrl_fcn_dw);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_ctrl_is_load <= ~_GEN_2033 & (_GEN_828 ? (_GEN_659 ? (_GEN_538 ? stq_0_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load) : io_core_dis_uops_2_bits_ctrl_is_load);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_ctrl_is_sta <= ~_GEN_2033 & (_GEN_828 ? (_GEN_659 ? (_GEN_538 ? stq_0_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta) : io_core_dis_uops_2_bits_ctrl_is_sta);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_ctrl_is_std <= ~_GEN_2033 & (_GEN_828 ? (_GEN_659 ? (_GEN_538 ? stq_0_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std) : io_core_dis_uops_2_bits_ctrl_is_std);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_iw_p1_poisoned <= ~_GEN_2033 & (_GEN_828 ? (_GEN_659 ? (_GEN_538 ? stq_0_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned) : io_core_dis_uops_2_bits_iw_p1_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_iw_p2_poisoned <= ~_GEN_2033 & (_GEN_828 ? (_GEN_659 ? (_GEN_538 ? stq_0_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned) : io_core_dis_uops_2_bits_iw_p2_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_is_br <= ~_GEN_2033 & (_GEN_828 ? (_GEN_659 ? (_GEN_538 ? stq_0_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br) : io_core_dis_uops_2_bits_is_br);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_is_jalr <= ~_GEN_2033 & (_GEN_828 ? (_GEN_659 ? (_GEN_538 ? stq_0_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr) : io_core_dis_uops_2_bits_is_jalr);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_is_jal <= ~_GEN_2033 & (_GEN_828 ? (_GEN_659 ? (_GEN_538 ? stq_0_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal) : io_core_dis_uops_2_bits_is_jal);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_is_sfb <= ~_GEN_2033 & (_GEN_828 ? (_GEN_659 ? (_GEN_538 ? stq_0_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb) : io_core_dis_uops_2_bits_is_sfb);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_edge_inst <= ~_GEN_2033 & (_GEN_828 ? (_GEN_659 ? (_GEN_538 ? stq_0_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst) : io_core_dis_uops_2_bits_edge_inst);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_taken <= ~_GEN_2033 & (_GEN_828 ? (_GEN_659 ? (_GEN_538 ? stq_0_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken) : io_core_dis_uops_2_bits_taken);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    if (_GEN_2033 | ~_GEN_828)	// @[lsu.scala:304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
      stq_0_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
    else if (dis_ld_val_1) begin	// @[lsu.scala:301:85]
      if (_GEN_538) begin	// @[lsu.scala:210:16, :304:5, :321:5]
      end
      else	// @[lsu.scala:210:16, :304:5, :321:5]
        stq_0_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
    end
    else if (_GEN_635 | ~_GEN_538)	// @[lsu.scala:210:16, :304:5, :321:5, :322:39, :323:39]
      stq_0_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
    stq_0_bits_uop_prs1_busy <= ~_GEN_2033 & (_GEN_828 ? (_GEN_659 ? (_GEN_538 ? stq_0_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy) : io_core_dis_uops_2_bits_prs1_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_prs2_busy <= ~_GEN_2033 & (_GEN_828 ? (_GEN_659 ? (_GEN_538 ? stq_0_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy) : io_core_dis_uops_2_bits_prs2_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_prs3_busy <= ~_GEN_2033 & (_GEN_828 ? (_GEN_659 ? (_GEN_538 ? stq_0_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy) : io_core_dis_uops_2_bits_prs3_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_ppred_busy <= ~_GEN_2033 & _GEN_828 & _GEN_659 & _GEN_538 & stq_0_bits_uop_ppred_busy;	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_exception <= ~_GEN_2033 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 5'h0 | (_GEN_828 ? (_GEN_659 ? (_GEN_538 ? stq_0_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception) : io_core_dis_uops_2_bits_exception));	// @[lsu.scala:210:16, :304:5, :321:5, :669:32, :673:32, :719:5, :725:7, :730:58, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_bypassable <= ~_GEN_2033 & (_GEN_828 ? (_GEN_659 ? (_GEN_538 ? stq_0_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable) : io_core_dis_uops_2_bits_bypassable);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_mem_signed <= ~_GEN_2033 & (_GEN_828 ? (_GEN_659 ? (_GEN_538 ? stq_0_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed) : io_core_dis_uops_2_bits_mem_signed);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_is_fence <= ~_GEN_2033 & (_GEN_828 ? (_GEN_659 ? (_GEN_538 ? stq_0_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence) : io_core_dis_uops_2_bits_is_fence);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_is_fencei <= ~_GEN_2033 & (_GEN_828 ? (_GEN_659 ? (_GEN_538 ? stq_0_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei) : io_core_dis_uops_2_bits_is_fencei);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_is_amo <= ~_GEN_2033 & (_GEN_828 ? (_GEN_659 ? (_GEN_538 ? stq_0_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo) : io_core_dis_uops_2_bits_is_amo);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_uses_ldq <= ~_GEN_2033 & (_GEN_828 ? (_GEN_659 ? (_GEN_538 ? stq_0_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq) : io_core_dis_uops_2_bits_uses_ldq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_uses_stq <= ~_GEN_2033 & (_GEN_828 ? (_GEN_659 ? (_GEN_538 ? stq_0_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq) : io_core_dis_uops_2_bits_uses_stq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_is_sys_pc2epc <= ~_GEN_2033 & (_GEN_828 ? (_GEN_659 ? (_GEN_538 ? stq_0_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc) : io_core_dis_uops_2_bits_is_sys_pc2epc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_is_unique <= ~_GEN_2033 & (_GEN_828 ? (_GEN_659 ? (_GEN_538 ? stq_0_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique) : io_core_dis_uops_2_bits_is_unique);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_flush_on_commit <= ~_GEN_2033 & (_GEN_828 ? (_GEN_659 ? (_GEN_538 ? stq_0_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit) : io_core_dis_uops_2_bits_flush_on_commit);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_ldst_is_rs1 <= ~_GEN_2033 & (_GEN_828 ? (_GEN_659 ? (_GEN_538 ? stq_0_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1) : io_core_dis_uops_2_bits_ldst_is_rs1);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_ldst_val <= ~_GEN_2033 & (_GEN_828 ? (_GEN_659 ? (_GEN_538 ? stq_0_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val) : io_core_dis_uops_2_bits_ldst_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_frs3_en <= ~_GEN_2033 & (_GEN_828 ? (_GEN_659 ? (_GEN_538 ? stq_0_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en) : io_core_dis_uops_2_bits_frs3_en);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_fp_val <= ~_GEN_2033 & (_GEN_828 ? (_GEN_659 ? (_GEN_538 ? stq_0_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val) : io_core_dis_uops_2_bits_fp_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_fp_single <= ~_GEN_2033 & (_GEN_828 ? (_GEN_659 ? (_GEN_538 ? stq_0_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single) : io_core_dis_uops_2_bits_fp_single);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_xcpt_pf_if <= ~_GEN_2033 & (_GEN_828 ? (_GEN_659 ? (_GEN_538 ? stq_0_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if) : io_core_dis_uops_2_bits_xcpt_pf_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_xcpt_ae_if <= ~_GEN_2033 & (_GEN_828 ? (_GEN_659 ? (_GEN_538 ? stq_0_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if) : io_core_dis_uops_2_bits_xcpt_ae_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_xcpt_ma_if <= ~_GEN_2033 & (_GEN_828 ? (_GEN_659 ? (_GEN_538 ? stq_0_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if) : io_core_dis_uops_2_bits_xcpt_ma_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_bp_debug_if <= ~_GEN_2033 & (_GEN_828 ? (_GEN_659 ? (_GEN_538 ? stq_0_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if) : io_core_dis_uops_2_bits_bp_debug_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_bp_xcpt_if <= ~_GEN_2033 & (_GEN_828 ? (_GEN_659 ? (_GEN_538 ? stq_0_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if) : io_core_dis_uops_2_bits_bp_xcpt_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_addr_valid <= ~_GEN_2034 & (clear_store ? ~_GEN_1960 & _GEN_925 : ~_GEN_1718 & _GEN_925);	// @[lsu.scala:210:16, :258:33, :304:5, :851:5, :855:36, :1406:5, :1410:7, :1411:32, :1412:32, :1497:3, :1502:17, :1507:3, :1508:35, :1509:35, :1599:3, :1604:5, :1612:32, :1613:32, :1625:9, :1626:34, :1627:34]
    if (_GEN_924) begin	// @[lsu.scala:304:5, :851:5, :855:36]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          stq_0_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:210:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          stq_0_bits_addr_bits <= _GEN_296;	// @[lsu.scala:210:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_0_bits_addr_bits <= _GEN_184;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_0_bits_addr_bits <= _GEN_193;	// @[lsu.scala:210:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          stq_0_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:210:16, :242:34]
        else	// @[lsu.scala:536:61]
          stq_0_bits_addr_bits <= 40'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:710:58]
        stq_0_bits_addr_bits <= _GEN_297;	// @[lsu.scala:210:16, :770:30]
      stq_0_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:210:16, :710:58]
    end
    stq_0_bits_data_valid <= ~_GEN_2034 & (clear_store ? ~_GEN_1960 & _GEN_973 : ~_GEN_1718 & _GEN_973);	// @[lsu.scala:210:16, :258:33, :304:5, :871:5, :875:33, :1406:5, :1410:7, :1411:32, :1413:32, :1497:3, :1502:17, :1507:3, :1508:35, :1510:35, :1599:3, :1604:5, :1612:32, :1614:32, :1625:9, :1626:34, :1628:34]
    if (_GEN_972) begin	// @[lsu.scala:304:5, :871:5, :875:33]
      if (_stq_bits_data_bits_T)	// @[lsu.scala:870:37]
        stq_0_bits_data_bits <= io_core_exe_0_req_bits_data;	// @[lsu.scala:210:16]
      else	// @[lsu.scala:870:37]
        stq_0_bits_data_bits <= io_core_fp_stdata_bits_data;	// @[lsu.scala:210:16]
    end
    stq_0_bits_committed <= ~_GEN_2007 & (commit_store_2 & _GEN_1911 | (commit_store_1 ? _GEN_1863 | _GEN_1767 | _GEN_852 : _GEN_1767 | _GEN_852));	// @[lsu.scala:210:16, :304:5, :321:5, :1308:5, :1453:49, :1457:5, :1458:31, :1507:3, :1511:35, :1512:35]
    stq_0_bits_succeeded <= ~_GEN_2007 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 5'h0 | (_GEN_299 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 5'h0)) & _GEN_828 & _GEN_659 & _GEN_538 & stq_0_bits_succeeded);	// @[lsu.scala:210:16, :219:29, :304:5, :321:5, :536:61, :768:39, :775:43, :782:45, :795:44, :1308:5, :1310:7, :1330:7, :1332:62, :1507:3, :1511:35]
    stq_1_valid <= ~_GEN_2035 & (clear_store ? ~_GEN_1962 & _GEN_783 : ~_GEN_1719 & _GEN_783);	// @[lsu.scala:210:16, :258:33, :304:5, :321:5, :1406:5, :1410:7, :1411:32, :1497:3, :1502:17, :1507:3, :1508:35, :1599:3, :1604:5, :1612:32, :1625:9, :1626:34]
    stq_1_bits_uop_is_rvc <= ~_GEN_2033 & (_GEN_829 ? (_GEN_660 ? (_GEN_539 ? stq_1_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc) : io_core_dis_uops_2_bits_is_rvc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_ctrl_fcn_dw <= ~_GEN_2033 & (_GEN_829 ? (_GEN_660 ? (_GEN_539 ? stq_1_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw) : io_core_dis_uops_2_bits_ctrl_fcn_dw);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_ctrl_is_load <= ~_GEN_2033 & (_GEN_829 ? (_GEN_660 ? (_GEN_539 ? stq_1_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load) : io_core_dis_uops_2_bits_ctrl_is_load);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_ctrl_is_sta <= ~_GEN_2033 & (_GEN_829 ? (_GEN_660 ? (_GEN_539 ? stq_1_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta) : io_core_dis_uops_2_bits_ctrl_is_sta);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_ctrl_is_std <= ~_GEN_2033 & (_GEN_829 ? (_GEN_660 ? (_GEN_539 ? stq_1_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std) : io_core_dis_uops_2_bits_ctrl_is_std);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_iw_p1_poisoned <= ~_GEN_2033 & (_GEN_829 ? (_GEN_660 ? (_GEN_539 ? stq_1_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned) : io_core_dis_uops_2_bits_iw_p1_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_iw_p2_poisoned <= ~_GEN_2033 & (_GEN_829 ? (_GEN_660 ? (_GEN_539 ? stq_1_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned) : io_core_dis_uops_2_bits_iw_p2_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_is_br <= ~_GEN_2033 & (_GEN_829 ? (_GEN_660 ? (_GEN_539 ? stq_1_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br) : io_core_dis_uops_2_bits_is_br);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_is_jalr <= ~_GEN_2033 & (_GEN_829 ? (_GEN_660 ? (_GEN_539 ? stq_1_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr) : io_core_dis_uops_2_bits_is_jalr);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_is_jal <= ~_GEN_2033 & (_GEN_829 ? (_GEN_660 ? (_GEN_539 ? stq_1_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal) : io_core_dis_uops_2_bits_is_jal);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_is_sfb <= ~_GEN_2033 & (_GEN_829 ? (_GEN_660 ? (_GEN_539 ? stq_1_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb) : io_core_dis_uops_2_bits_is_sfb);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_edge_inst <= ~_GEN_2033 & (_GEN_829 ? (_GEN_660 ? (_GEN_539 ? stq_1_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst) : io_core_dis_uops_2_bits_edge_inst);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_taken <= ~_GEN_2033 & (_GEN_829 ? (_GEN_660 ? (_GEN_539 ? stq_1_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken) : io_core_dis_uops_2_bits_taken);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    if (_GEN_2033 | ~_GEN_829)	// @[lsu.scala:304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
      stq_1_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
    else if (dis_ld_val_1) begin	// @[lsu.scala:301:85]
      if (_GEN_539) begin	// @[lsu.scala:210:16, :304:5, :321:5]
      end
      else	// @[lsu.scala:210:16, :304:5, :321:5]
        stq_1_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
    end
    else if (_GEN_636 | ~_GEN_539)	// @[lsu.scala:210:16, :304:5, :321:5, :322:39, :323:39]
      stq_1_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
    stq_1_bits_uop_prs1_busy <= ~_GEN_2033 & (_GEN_829 ? (_GEN_660 ? (_GEN_539 ? stq_1_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy) : io_core_dis_uops_2_bits_prs1_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_prs2_busy <= ~_GEN_2033 & (_GEN_829 ? (_GEN_660 ? (_GEN_539 ? stq_1_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy) : io_core_dis_uops_2_bits_prs2_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_prs3_busy <= ~_GEN_2033 & (_GEN_829 ? (_GEN_660 ? (_GEN_539 ? stq_1_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy) : io_core_dis_uops_2_bits_prs3_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_ppred_busy <= ~_GEN_2033 & _GEN_829 & _GEN_660 & _GEN_539 & stq_1_bits_uop_ppred_busy;	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_exception <= ~_GEN_2033 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 5'h1 | (_GEN_829 ? (_GEN_660 ? (_GEN_539 ? stq_1_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception) : io_core_dis_uops_2_bits_exception));	// @[lsu.scala:210:16, :304:5, :305:44, :321:5, :669:32, :673:32, :719:5, :725:7, :730:58, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_bypassable <= ~_GEN_2033 & (_GEN_829 ? (_GEN_660 ? (_GEN_539 ? stq_1_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable) : io_core_dis_uops_2_bits_bypassable);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_mem_signed <= ~_GEN_2033 & (_GEN_829 ? (_GEN_660 ? (_GEN_539 ? stq_1_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed) : io_core_dis_uops_2_bits_mem_signed);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_is_fence <= ~_GEN_2033 & (_GEN_829 ? (_GEN_660 ? (_GEN_539 ? stq_1_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence) : io_core_dis_uops_2_bits_is_fence);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_is_fencei <= ~_GEN_2033 & (_GEN_829 ? (_GEN_660 ? (_GEN_539 ? stq_1_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei) : io_core_dis_uops_2_bits_is_fencei);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_is_amo <= ~_GEN_2033 & (_GEN_829 ? (_GEN_660 ? (_GEN_539 ? stq_1_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo) : io_core_dis_uops_2_bits_is_amo);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_uses_ldq <= ~_GEN_2033 & (_GEN_829 ? (_GEN_660 ? (_GEN_539 ? stq_1_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq) : io_core_dis_uops_2_bits_uses_ldq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_uses_stq <= ~_GEN_2033 & (_GEN_829 ? (_GEN_660 ? (_GEN_539 ? stq_1_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq) : io_core_dis_uops_2_bits_uses_stq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_is_sys_pc2epc <= ~_GEN_2033 & (_GEN_829 ? (_GEN_660 ? (_GEN_539 ? stq_1_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc) : io_core_dis_uops_2_bits_is_sys_pc2epc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_is_unique <= ~_GEN_2033 & (_GEN_829 ? (_GEN_660 ? (_GEN_539 ? stq_1_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique) : io_core_dis_uops_2_bits_is_unique);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_flush_on_commit <= ~_GEN_2033 & (_GEN_829 ? (_GEN_660 ? (_GEN_539 ? stq_1_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit) : io_core_dis_uops_2_bits_flush_on_commit);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_ldst_is_rs1 <= ~_GEN_2033 & (_GEN_829 ? (_GEN_660 ? (_GEN_539 ? stq_1_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1) : io_core_dis_uops_2_bits_ldst_is_rs1);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_ldst_val <= ~_GEN_2033 & (_GEN_829 ? (_GEN_660 ? (_GEN_539 ? stq_1_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val) : io_core_dis_uops_2_bits_ldst_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_frs3_en <= ~_GEN_2033 & (_GEN_829 ? (_GEN_660 ? (_GEN_539 ? stq_1_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en) : io_core_dis_uops_2_bits_frs3_en);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_fp_val <= ~_GEN_2033 & (_GEN_829 ? (_GEN_660 ? (_GEN_539 ? stq_1_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val) : io_core_dis_uops_2_bits_fp_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_fp_single <= ~_GEN_2033 & (_GEN_829 ? (_GEN_660 ? (_GEN_539 ? stq_1_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single) : io_core_dis_uops_2_bits_fp_single);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_xcpt_pf_if <= ~_GEN_2033 & (_GEN_829 ? (_GEN_660 ? (_GEN_539 ? stq_1_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if) : io_core_dis_uops_2_bits_xcpt_pf_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_xcpt_ae_if <= ~_GEN_2033 & (_GEN_829 ? (_GEN_660 ? (_GEN_539 ? stq_1_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if) : io_core_dis_uops_2_bits_xcpt_ae_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_xcpt_ma_if <= ~_GEN_2033 & (_GEN_829 ? (_GEN_660 ? (_GEN_539 ? stq_1_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if) : io_core_dis_uops_2_bits_xcpt_ma_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_bp_debug_if <= ~_GEN_2033 & (_GEN_829 ? (_GEN_660 ? (_GEN_539 ? stq_1_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if) : io_core_dis_uops_2_bits_bp_debug_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_bp_xcpt_if <= ~_GEN_2033 & (_GEN_829 ? (_GEN_660 ? (_GEN_539 ? stq_1_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if) : io_core_dis_uops_2_bits_bp_xcpt_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_addr_valid <= ~_GEN_2035 & (clear_store ? ~_GEN_1962 & _GEN_927 : ~_GEN_1719 & _GEN_927);	// @[lsu.scala:210:16, :258:33, :304:5, :851:5, :855:36, :1406:5, :1410:7, :1411:32, :1412:32, :1497:3, :1502:17, :1507:3, :1508:35, :1509:35, :1599:3, :1604:5, :1612:32, :1613:32, :1625:9, :1626:34, :1627:34]
    if (_GEN_926) begin	// @[lsu.scala:304:5, :851:5, :855:36]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          stq_1_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:210:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          stq_1_bits_addr_bits <= _GEN_296;	// @[lsu.scala:210:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_1_bits_addr_bits <= _GEN_184;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_1_bits_addr_bits <= _GEN_193;	// @[lsu.scala:210:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          stq_1_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:210:16, :242:34]
        else	// @[lsu.scala:536:61]
          stq_1_bits_addr_bits <= 40'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:710:58]
        stq_1_bits_addr_bits <= _GEN_297;	// @[lsu.scala:210:16, :770:30]
      stq_1_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:210:16, :710:58]
    end
    stq_1_bits_data_valid <= ~_GEN_2035 & (clear_store ? ~_GEN_1962 & _GEN_975 : ~_GEN_1719 & _GEN_975);	// @[lsu.scala:210:16, :258:33, :304:5, :871:5, :875:33, :1406:5, :1410:7, :1411:32, :1413:32, :1497:3, :1502:17, :1507:3, :1508:35, :1510:35, :1599:3, :1604:5, :1612:32, :1614:32, :1625:9, :1626:34, :1628:34]
    if (_GEN_974) begin	// @[lsu.scala:304:5, :871:5, :875:33]
      if (_stq_bits_data_bits_T)	// @[lsu.scala:870:37]
        stq_1_bits_data_bits <= io_core_exe_0_req_bits_data;	// @[lsu.scala:210:16]
      else	// @[lsu.scala:870:37]
        stq_1_bits_data_bits <= io_core_fp_stdata_bits_data;	// @[lsu.scala:210:16]
    end
    stq_1_bits_committed <= ~_GEN_2008 & (commit_store_2 & _GEN_1912 | (commit_store_1 ? _GEN_1864 | _GEN_1769 | _GEN_853 : _GEN_1769 | _GEN_853));	// @[lsu.scala:210:16, :304:5, :321:5, :1308:5, :1453:49, :1457:5, :1458:31, :1507:3, :1511:35, :1512:35]
    stq_1_bits_succeeded <= ~_GEN_2008 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 5'h1 | (_GEN_299 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 5'h1)) & _GEN_829 & _GEN_660 & _GEN_539 & stq_1_bits_succeeded);	// @[lsu.scala:210:16, :219:29, :304:5, :305:44, :321:5, :536:61, :768:39, :775:43, :782:45, :795:44, :1308:5, :1310:7, :1330:7, :1332:62, :1507:3, :1511:35]
    stq_2_valid <= ~_GEN_2036 & (clear_store ? ~_GEN_1964 & _GEN_785 : ~_GEN_1720 & _GEN_785);	// @[lsu.scala:210:16, :258:33, :304:5, :321:5, :1406:5, :1410:7, :1411:32, :1497:3, :1502:17, :1507:3, :1508:35, :1599:3, :1604:5, :1612:32, :1625:9, :1626:34]
    stq_2_bits_uop_is_rvc <= ~_GEN_2033 & (_GEN_830 ? (_GEN_661 ? (_GEN_540 ? stq_2_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc) : io_core_dis_uops_2_bits_is_rvc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_ctrl_fcn_dw <= ~_GEN_2033 & (_GEN_830 ? (_GEN_661 ? (_GEN_540 ? stq_2_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw) : io_core_dis_uops_2_bits_ctrl_fcn_dw);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_ctrl_is_load <= ~_GEN_2033 & (_GEN_830 ? (_GEN_661 ? (_GEN_540 ? stq_2_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load) : io_core_dis_uops_2_bits_ctrl_is_load);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_ctrl_is_sta <= ~_GEN_2033 & (_GEN_830 ? (_GEN_661 ? (_GEN_540 ? stq_2_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta) : io_core_dis_uops_2_bits_ctrl_is_sta);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_ctrl_is_std <= ~_GEN_2033 & (_GEN_830 ? (_GEN_661 ? (_GEN_540 ? stq_2_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std) : io_core_dis_uops_2_bits_ctrl_is_std);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_iw_p1_poisoned <= ~_GEN_2033 & (_GEN_830 ? (_GEN_661 ? (_GEN_540 ? stq_2_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned) : io_core_dis_uops_2_bits_iw_p1_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_iw_p2_poisoned <= ~_GEN_2033 & (_GEN_830 ? (_GEN_661 ? (_GEN_540 ? stq_2_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned) : io_core_dis_uops_2_bits_iw_p2_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_is_br <= ~_GEN_2033 & (_GEN_830 ? (_GEN_661 ? (_GEN_540 ? stq_2_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br) : io_core_dis_uops_2_bits_is_br);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_is_jalr <= ~_GEN_2033 & (_GEN_830 ? (_GEN_661 ? (_GEN_540 ? stq_2_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr) : io_core_dis_uops_2_bits_is_jalr);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_is_jal <= ~_GEN_2033 & (_GEN_830 ? (_GEN_661 ? (_GEN_540 ? stq_2_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal) : io_core_dis_uops_2_bits_is_jal);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_is_sfb <= ~_GEN_2033 & (_GEN_830 ? (_GEN_661 ? (_GEN_540 ? stq_2_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb) : io_core_dis_uops_2_bits_is_sfb);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_edge_inst <= ~_GEN_2033 & (_GEN_830 ? (_GEN_661 ? (_GEN_540 ? stq_2_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst) : io_core_dis_uops_2_bits_edge_inst);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_taken <= ~_GEN_2033 & (_GEN_830 ? (_GEN_661 ? (_GEN_540 ? stq_2_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken) : io_core_dis_uops_2_bits_taken);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    if (_GEN_2033 | ~_GEN_830)	// @[lsu.scala:304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
      stq_2_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
    else if (dis_ld_val_1) begin	// @[lsu.scala:301:85]
      if (_GEN_540) begin	// @[lsu.scala:210:16, :304:5, :321:5]
      end
      else	// @[lsu.scala:210:16, :304:5, :321:5]
        stq_2_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
    end
    else if (_GEN_637 | ~_GEN_540)	// @[lsu.scala:210:16, :304:5, :321:5, :322:39, :323:39]
      stq_2_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
    stq_2_bits_uop_prs1_busy <= ~_GEN_2033 & (_GEN_830 ? (_GEN_661 ? (_GEN_540 ? stq_2_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy) : io_core_dis_uops_2_bits_prs1_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_prs2_busy <= ~_GEN_2033 & (_GEN_830 ? (_GEN_661 ? (_GEN_540 ? stq_2_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy) : io_core_dis_uops_2_bits_prs2_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_prs3_busy <= ~_GEN_2033 & (_GEN_830 ? (_GEN_661 ? (_GEN_540 ? stq_2_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy) : io_core_dis_uops_2_bits_prs3_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_ppred_busy <= ~_GEN_2033 & _GEN_830 & _GEN_661 & _GEN_540 & stq_2_bits_uop_ppred_busy;	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_exception <= ~_GEN_2033 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 5'h2 | (_GEN_830 ? (_GEN_661 ? (_GEN_540 ? stq_2_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception) : io_core_dis_uops_2_bits_exception));	// @[lsu.scala:210:16, :304:5, :305:44, :321:5, :669:32, :673:32, :719:5, :725:7, :730:58, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_bypassable <= ~_GEN_2033 & (_GEN_830 ? (_GEN_661 ? (_GEN_540 ? stq_2_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable) : io_core_dis_uops_2_bits_bypassable);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_mem_signed <= ~_GEN_2033 & (_GEN_830 ? (_GEN_661 ? (_GEN_540 ? stq_2_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed) : io_core_dis_uops_2_bits_mem_signed);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_is_fence <= ~_GEN_2033 & (_GEN_830 ? (_GEN_661 ? (_GEN_540 ? stq_2_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence) : io_core_dis_uops_2_bits_is_fence);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_is_fencei <= ~_GEN_2033 & (_GEN_830 ? (_GEN_661 ? (_GEN_540 ? stq_2_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei) : io_core_dis_uops_2_bits_is_fencei);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_is_amo <= ~_GEN_2033 & (_GEN_830 ? (_GEN_661 ? (_GEN_540 ? stq_2_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo) : io_core_dis_uops_2_bits_is_amo);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_uses_ldq <= ~_GEN_2033 & (_GEN_830 ? (_GEN_661 ? (_GEN_540 ? stq_2_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq) : io_core_dis_uops_2_bits_uses_ldq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_uses_stq <= ~_GEN_2033 & (_GEN_830 ? (_GEN_661 ? (_GEN_540 ? stq_2_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq) : io_core_dis_uops_2_bits_uses_stq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_is_sys_pc2epc <= ~_GEN_2033 & (_GEN_830 ? (_GEN_661 ? (_GEN_540 ? stq_2_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc) : io_core_dis_uops_2_bits_is_sys_pc2epc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_is_unique <= ~_GEN_2033 & (_GEN_830 ? (_GEN_661 ? (_GEN_540 ? stq_2_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique) : io_core_dis_uops_2_bits_is_unique);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_flush_on_commit <= ~_GEN_2033 & (_GEN_830 ? (_GEN_661 ? (_GEN_540 ? stq_2_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit) : io_core_dis_uops_2_bits_flush_on_commit);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_ldst_is_rs1 <= ~_GEN_2033 & (_GEN_830 ? (_GEN_661 ? (_GEN_540 ? stq_2_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1) : io_core_dis_uops_2_bits_ldst_is_rs1);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_ldst_val <= ~_GEN_2033 & (_GEN_830 ? (_GEN_661 ? (_GEN_540 ? stq_2_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val) : io_core_dis_uops_2_bits_ldst_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_frs3_en <= ~_GEN_2033 & (_GEN_830 ? (_GEN_661 ? (_GEN_540 ? stq_2_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en) : io_core_dis_uops_2_bits_frs3_en);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_fp_val <= ~_GEN_2033 & (_GEN_830 ? (_GEN_661 ? (_GEN_540 ? stq_2_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val) : io_core_dis_uops_2_bits_fp_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_fp_single <= ~_GEN_2033 & (_GEN_830 ? (_GEN_661 ? (_GEN_540 ? stq_2_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single) : io_core_dis_uops_2_bits_fp_single);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_xcpt_pf_if <= ~_GEN_2033 & (_GEN_830 ? (_GEN_661 ? (_GEN_540 ? stq_2_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if) : io_core_dis_uops_2_bits_xcpt_pf_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_xcpt_ae_if <= ~_GEN_2033 & (_GEN_830 ? (_GEN_661 ? (_GEN_540 ? stq_2_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if) : io_core_dis_uops_2_bits_xcpt_ae_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_xcpt_ma_if <= ~_GEN_2033 & (_GEN_830 ? (_GEN_661 ? (_GEN_540 ? stq_2_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if) : io_core_dis_uops_2_bits_xcpt_ma_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_bp_debug_if <= ~_GEN_2033 & (_GEN_830 ? (_GEN_661 ? (_GEN_540 ? stq_2_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if) : io_core_dis_uops_2_bits_bp_debug_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_bp_xcpt_if <= ~_GEN_2033 & (_GEN_830 ? (_GEN_661 ? (_GEN_540 ? stq_2_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if) : io_core_dis_uops_2_bits_bp_xcpt_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_addr_valid <= ~_GEN_2036 & (clear_store ? ~_GEN_1964 & _GEN_929 : ~_GEN_1720 & _GEN_929);	// @[lsu.scala:210:16, :258:33, :304:5, :851:5, :855:36, :1406:5, :1410:7, :1411:32, :1412:32, :1497:3, :1502:17, :1507:3, :1508:35, :1509:35, :1599:3, :1604:5, :1612:32, :1613:32, :1625:9, :1626:34, :1627:34]
    if (_GEN_928) begin	// @[lsu.scala:304:5, :851:5, :855:36]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          stq_2_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:210:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          stq_2_bits_addr_bits <= _GEN_296;	// @[lsu.scala:210:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_2_bits_addr_bits <= _GEN_184;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_2_bits_addr_bits <= _GEN_193;	// @[lsu.scala:210:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          stq_2_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:210:16, :242:34]
        else	// @[lsu.scala:536:61]
          stq_2_bits_addr_bits <= 40'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:710:58]
        stq_2_bits_addr_bits <= _GEN_297;	// @[lsu.scala:210:16, :770:30]
      stq_2_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:210:16, :710:58]
    end
    stq_2_bits_data_valid <= ~_GEN_2036 & (clear_store ? ~_GEN_1964 & _GEN_977 : ~_GEN_1720 & _GEN_977);	// @[lsu.scala:210:16, :258:33, :304:5, :871:5, :875:33, :1406:5, :1410:7, :1411:32, :1413:32, :1497:3, :1502:17, :1507:3, :1508:35, :1510:35, :1599:3, :1604:5, :1612:32, :1614:32, :1625:9, :1626:34, :1628:34]
    if (_GEN_976) begin	// @[lsu.scala:304:5, :871:5, :875:33]
      if (_stq_bits_data_bits_T)	// @[lsu.scala:870:37]
        stq_2_bits_data_bits <= io_core_exe_0_req_bits_data;	// @[lsu.scala:210:16]
      else	// @[lsu.scala:870:37]
        stq_2_bits_data_bits <= io_core_fp_stdata_bits_data;	// @[lsu.scala:210:16]
    end
    stq_2_bits_committed <= ~_GEN_2009 & (commit_store_2 & _GEN_1913 | (commit_store_1 ? _GEN_1865 | _GEN_1771 | _GEN_854 : _GEN_1771 | _GEN_854));	// @[lsu.scala:210:16, :304:5, :321:5, :1308:5, :1453:49, :1457:5, :1458:31, :1507:3, :1511:35, :1512:35]
    stq_2_bits_succeeded <= ~_GEN_2009 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 5'h2 | (_GEN_299 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 5'h2)) & _GEN_830 & _GEN_661 & _GEN_540 & stq_2_bits_succeeded);	// @[lsu.scala:210:16, :219:29, :304:5, :305:44, :321:5, :536:61, :768:39, :775:43, :782:45, :795:44, :1308:5, :1310:7, :1330:7, :1332:62, :1507:3, :1511:35]
    stq_3_valid <= ~_GEN_2037 & (clear_store ? ~_GEN_1966 & _GEN_787 : ~_GEN_1721 & _GEN_787);	// @[lsu.scala:210:16, :258:33, :304:5, :321:5, :1406:5, :1410:7, :1411:32, :1497:3, :1502:17, :1507:3, :1508:35, :1599:3, :1604:5, :1612:32, :1625:9, :1626:34]
    stq_3_bits_uop_is_rvc <= ~_GEN_2033 & (_GEN_831 ? (_GEN_662 ? (_GEN_541 ? stq_3_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc) : io_core_dis_uops_2_bits_is_rvc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_ctrl_fcn_dw <= ~_GEN_2033 & (_GEN_831 ? (_GEN_662 ? (_GEN_541 ? stq_3_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw) : io_core_dis_uops_2_bits_ctrl_fcn_dw);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_ctrl_is_load <= ~_GEN_2033 & (_GEN_831 ? (_GEN_662 ? (_GEN_541 ? stq_3_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load) : io_core_dis_uops_2_bits_ctrl_is_load);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_ctrl_is_sta <= ~_GEN_2033 & (_GEN_831 ? (_GEN_662 ? (_GEN_541 ? stq_3_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta) : io_core_dis_uops_2_bits_ctrl_is_sta);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_ctrl_is_std <= ~_GEN_2033 & (_GEN_831 ? (_GEN_662 ? (_GEN_541 ? stq_3_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std) : io_core_dis_uops_2_bits_ctrl_is_std);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_iw_p1_poisoned <= ~_GEN_2033 & (_GEN_831 ? (_GEN_662 ? (_GEN_541 ? stq_3_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned) : io_core_dis_uops_2_bits_iw_p1_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_iw_p2_poisoned <= ~_GEN_2033 & (_GEN_831 ? (_GEN_662 ? (_GEN_541 ? stq_3_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned) : io_core_dis_uops_2_bits_iw_p2_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_is_br <= ~_GEN_2033 & (_GEN_831 ? (_GEN_662 ? (_GEN_541 ? stq_3_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br) : io_core_dis_uops_2_bits_is_br);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_is_jalr <= ~_GEN_2033 & (_GEN_831 ? (_GEN_662 ? (_GEN_541 ? stq_3_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr) : io_core_dis_uops_2_bits_is_jalr);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_is_jal <= ~_GEN_2033 & (_GEN_831 ? (_GEN_662 ? (_GEN_541 ? stq_3_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal) : io_core_dis_uops_2_bits_is_jal);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_is_sfb <= ~_GEN_2033 & (_GEN_831 ? (_GEN_662 ? (_GEN_541 ? stq_3_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb) : io_core_dis_uops_2_bits_is_sfb);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_edge_inst <= ~_GEN_2033 & (_GEN_831 ? (_GEN_662 ? (_GEN_541 ? stq_3_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst) : io_core_dis_uops_2_bits_edge_inst);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_taken <= ~_GEN_2033 & (_GEN_831 ? (_GEN_662 ? (_GEN_541 ? stq_3_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken) : io_core_dis_uops_2_bits_taken);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    if (_GEN_2033 | ~_GEN_831)	// @[lsu.scala:304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
      stq_3_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
    else if (dis_ld_val_1) begin	// @[lsu.scala:301:85]
      if (_GEN_541) begin	// @[lsu.scala:210:16, :304:5, :321:5]
      end
      else	// @[lsu.scala:210:16, :304:5, :321:5]
        stq_3_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
    end
    else if (_GEN_638 | ~_GEN_541)	// @[lsu.scala:210:16, :304:5, :321:5, :322:39, :323:39]
      stq_3_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
    stq_3_bits_uop_prs1_busy <= ~_GEN_2033 & (_GEN_831 ? (_GEN_662 ? (_GEN_541 ? stq_3_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy) : io_core_dis_uops_2_bits_prs1_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_prs2_busy <= ~_GEN_2033 & (_GEN_831 ? (_GEN_662 ? (_GEN_541 ? stq_3_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy) : io_core_dis_uops_2_bits_prs2_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_prs3_busy <= ~_GEN_2033 & (_GEN_831 ? (_GEN_662 ? (_GEN_541 ? stq_3_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy) : io_core_dis_uops_2_bits_prs3_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_ppred_busy <= ~_GEN_2033 & _GEN_831 & _GEN_662 & _GEN_541 & stq_3_bits_uop_ppred_busy;	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_exception <= ~_GEN_2033 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 5'h3 | (_GEN_831 ? (_GEN_662 ? (_GEN_541 ? stq_3_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception) : io_core_dis_uops_2_bits_exception));	// @[lsu.scala:210:16, :304:5, :305:44, :321:5, :669:32, :673:32, :719:5, :725:7, :730:58, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_bypassable <= ~_GEN_2033 & (_GEN_831 ? (_GEN_662 ? (_GEN_541 ? stq_3_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable) : io_core_dis_uops_2_bits_bypassable);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_mem_signed <= ~_GEN_2033 & (_GEN_831 ? (_GEN_662 ? (_GEN_541 ? stq_3_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed) : io_core_dis_uops_2_bits_mem_signed);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_is_fence <= ~_GEN_2033 & (_GEN_831 ? (_GEN_662 ? (_GEN_541 ? stq_3_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence) : io_core_dis_uops_2_bits_is_fence);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_is_fencei <= ~_GEN_2033 & (_GEN_831 ? (_GEN_662 ? (_GEN_541 ? stq_3_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei) : io_core_dis_uops_2_bits_is_fencei);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_is_amo <= ~_GEN_2033 & (_GEN_831 ? (_GEN_662 ? (_GEN_541 ? stq_3_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo) : io_core_dis_uops_2_bits_is_amo);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_uses_ldq <= ~_GEN_2033 & (_GEN_831 ? (_GEN_662 ? (_GEN_541 ? stq_3_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq) : io_core_dis_uops_2_bits_uses_ldq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_uses_stq <= ~_GEN_2033 & (_GEN_831 ? (_GEN_662 ? (_GEN_541 ? stq_3_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq) : io_core_dis_uops_2_bits_uses_stq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_is_sys_pc2epc <= ~_GEN_2033 & (_GEN_831 ? (_GEN_662 ? (_GEN_541 ? stq_3_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc) : io_core_dis_uops_2_bits_is_sys_pc2epc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_is_unique <= ~_GEN_2033 & (_GEN_831 ? (_GEN_662 ? (_GEN_541 ? stq_3_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique) : io_core_dis_uops_2_bits_is_unique);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_flush_on_commit <= ~_GEN_2033 & (_GEN_831 ? (_GEN_662 ? (_GEN_541 ? stq_3_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit) : io_core_dis_uops_2_bits_flush_on_commit);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_ldst_is_rs1 <= ~_GEN_2033 & (_GEN_831 ? (_GEN_662 ? (_GEN_541 ? stq_3_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1) : io_core_dis_uops_2_bits_ldst_is_rs1);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_ldst_val <= ~_GEN_2033 & (_GEN_831 ? (_GEN_662 ? (_GEN_541 ? stq_3_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val) : io_core_dis_uops_2_bits_ldst_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_frs3_en <= ~_GEN_2033 & (_GEN_831 ? (_GEN_662 ? (_GEN_541 ? stq_3_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en) : io_core_dis_uops_2_bits_frs3_en);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_fp_val <= ~_GEN_2033 & (_GEN_831 ? (_GEN_662 ? (_GEN_541 ? stq_3_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val) : io_core_dis_uops_2_bits_fp_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_fp_single <= ~_GEN_2033 & (_GEN_831 ? (_GEN_662 ? (_GEN_541 ? stq_3_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single) : io_core_dis_uops_2_bits_fp_single);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_xcpt_pf_if <= ~_GEN_2033 & (_GEN_831 ? (_GEN_662 ? (_GEN_541 ? stq_3_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if) : io_core_dis_uops_2_bits_xcpt_pf_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_xcpt_ae_if <= ~_GEN_2033 & (_GEN_831 ? (_GEN_662 ? (_GEN_541 ? stq_3_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if) : io_core_dis_uops_2_bits_xcpt_ae_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_xcpt_ma_if <= ~_GEN_2033 & (_GEN_831 ? (_GEN_662 ? (_GEN_541 ? stq_3_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if) : io_core_dis_uops_2_bits_xcpt_ma_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_bp_debug_if <= ~_GEN_2033 & (_GEN_831 ? (_GEN_662 ? (_GEN_541 ? stq_3_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if) : io_core_dis_uops_2_bits_bp_debug_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_bp_xcpt_if <= ~_GEN_2033 & (_GEN_831 ? (_GEN_662 ? (_GEN_541 ? stq_3_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if) : io_core_dis_uops_2_bits_bp_xcpt_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_addr_valid <= ~_GEN_2037 & (clear_store ? ~_GEN_1966 & _GEN_931 : ~_GEN_1721 & _GEN_931);	// @[lsu.scala:210:16, :258:33, :304:5, :851:5, :855:36, :1406:5, :1410:7, :1411:32, :1412:32, :1497:3, :1502:17, :1507:3, :1508:35, :1509:35, :1599:3, :1604:5, :1612:32, :1613:32, :1625:9, :1626:34, :1627:34]
    if (_GEN_930) begin	// @[lsu.scala:304:5, :851:5, :855:36]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          stq_3_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:210:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          stq_3_bits_addr_bits <= _GEN_296;	// @[lsu.scala:210:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_3_bits_addr_bits <= _GEN_184;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_3_bits_addr_bits <= _GEN_193;	// @[lsu.scala:210:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          stq_3_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:210:16, :242:34]
        else	// @[lsu.scala:536:61]
          stq_3_bits_addr_bits <= 40'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:710:58]
        stq_3_bits_addr_bits <= _GEN_297;	// @[lsu.scala:210:16, :770:30]
      stq_3_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:210:16, :710:58]
    end
    stq_3_bits_data_valid <= ~_GEN_2037 & (clear_store ? ~_GEN_1966 & _GEN_979 : ~_GEN_1721 & _GEN_979);	// @[lsu.scala:210:16, :258:33, :304:5, :871:5, :875:33, :1406:5, :1410:7, :1411:32, :1413:32, :1497:3, :1502:17, :1507:3, :1508:35, :1510:35, :1599:3, :1604:5, :1612:32, :1614:32, :1625:9, :1626:34, :1628:34]
    if (_GEN_978) begin	// @[lsu.scala:304:5, :871:5, :875:33]
      if (_stq_bits_data_bits_T)	// @[lsu.scala:870:37]
        stq_3_bits_data_bits <= io_core_exe_0_req_bits_data;	// @[lsu.scala:210:16]
      else	// @[lsu.scala:870:37]
        stq_3_bits_data_bits <= io_core_fp_stdata_bits_data;	// @[lsu.scala:210:16]
    end
    stq_3_bits_committed <= ~_GEN_2010 & (commit_store_2 & _GEN_1914 | (commit_store_1 ? _GEN_1866 | _GEN_1773 | _GEN_855 : _GEN_1773 | _GEN_855));	// @[lsu.scala:210:16, :304:5, :321:5, :1308:5, :1453:49, :1457:5, :1458:31, :1507:3, :1511:35, :1512:35]
    stq_3_bits_succeeded <= ~_GEN_2010 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 5'h3 | (_GEN_299 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 5'h3)) & _GEN_831 & _GEN_662 & _GEN_541 & stq_3_bits_succeeded);	// @[lsu.scala:210:16, :219:29, :304:5, :305:44, :321:5, :536:61, :768:39, :775:43, :782:45, :795:44, :1308:5, :1310:7, :1330:7, :1332:62, :1507:3, :1511:35]
    stq_4_valid <= ~_GEN_2038 & (clear_store ? ~_GEN_1968 & _GEN_789 : ~_GEN_1722 & _GEN_789);	// @[lsu.scala:210:16, :258:33, :304:5, :321:5, :1406:5, :1410:7, :1411:32, :1497:3, :1502:17, :1507:3, :1508:35, :1599:3, :1604:5, :1612:32, :1625:9, :1626:34]
    stq_4_bits_uop_is_rvc <= ~_GEN_2033 & (_GEN_832 ? (_GEN_663 ? (_GEN_542 ? stq_4_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc) : io_core_dis_uops_2_bits_is_rvc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_ctrl_fcn_dw <= ~_GEN_2033 & (_GEN_832 ? (_GEN_663 ? (_GEN_542 ? stq_4_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw) : io_core_dis_uops_2_bits_ctrl_fcn_dw);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_ctrl_is_load <= ~_GEN_2033 & (_GEN_832 ? (_GEN_663 ? (_GEN_542 ? stq_4_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load) : io_core_dis_uops_2_bits_ctrl_is_load);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_ctrl_is_sta <= ~_GEN_2033 & (_GEN_832 ? (_GEN_663 ? (_GEN_542 ? stq_4_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta) : io_core_dis_uops_2_bits_ctrl_is_sta);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_ctrl_is_std <= ~_GEN_2033 & (_GEN_832 ? (_GEN_663 ? (_GEN_542 ? stq_4_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std) : io_core_dis_uops_2_bits_ctrl_is_std);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_iw_p1_poisoned <= ~_GEN_2033 & (_GEN_832 ? (_GEN_663 ? (_GEN_542 ? stq_4_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned) : io_core_dis_uops_2_bits_iw_p1_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_iw_p2_poisoned <= ~_GEN_2033 & (_GEN_832 ? (_GEN_663 ? (_GEN_542 ? stq_4_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned) : io_core_dis_uops_2_bits_iw_p2_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_is_br <= ~_GEN_2033 & (_GEN_832 ? (_GEN_663 ? (_GEN_542 ? stq_4_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br) : io_core_dis_uops_2_bits_is_br);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_is_jalr <= ~_GEN_2033 & (_GEN_832 ? (_GEN_663 ? (_GEN_542 ? stq_4_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr) : io_core_dis_uops_2_bits_is_jalr);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_is_jal <= ~_GEN_2033 & (_GEN_832 ? (_GEN_663 ? (_GEN_542 ? stq_4_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal) : io_core_dis_uops_2_bits_is_jal);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_is_sfb <= ~_GEN_2033 & (_GEN_832 ? (_GEN_663 ? (_GEN_542 ? stq_4_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb) : io_core_dis_uops_2_bits_is_sfb);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_edge_inst <= ~_GEN_2033 & (_GEN_832 ? (_GEN_663 ? (_GEN_542 ? stq_4_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst) : io_core_dis_uops_2_bits_edge_inst);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_taken <= ~_GEN_2033 & (_GEN_832 ? (_GEN_663 ? (_GEN_542 ? stq_4_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken) : io_core_dis_uops_2_bits_taken);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    if (_GEN_2033 | ~_GEN_832)	// @[lsu.scala:304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
      stq_4_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
    else if (dis_ld_val_1) begin	// @[lsu.scala:301:85]
      if (_GEN_542) begin	// @[lsu.scala:210:16, :304:5, :321:5]
      end
      else	// @[lsu.scala:210:16, :304:5, :321:5]
        stq_4_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
    end
    else if (_GEN_639 | ~_GEN_542)	// @[lsu.scala:210:16, :304:5, :321:5, :322:39, :323:39]
      stq_4_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
    stq_4_bits_uop_prs1_busy <= ~_GEN_2033 & (_GEN_832 ? (_GEN_663 ? (_GEN_542 ? stq_4_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy) : io_core_dis_uops_2_bits_prs1_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_prs2_busy <= ~_GEN_2033 & (_GEN_832 ? (_GEN_663 ? (_GEN_542 ? stq_4_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy) : io_core_dis_uops_2_bits_prs2_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_prs3_busy <= ~_GEN_2033 & (_GEN_832 ? (_GEN_663 ? (_GEN_542 ? stq_4_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy) : io_core_dis_uops_2_bits_prs3_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_ppred_busy <= ~_GEN_2033 & _GEN_832 & _GEN_663 & _GEN_542 & stq_4_bits_uop_ppred_busy;	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_exception <= ~_GEN_2033 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 5'h4 | (_GEN_832 ? (_GEN_663 ? (_GEN_542 ? stq_4_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception) : io_core_dis_uops_2_bits_exception));	// @[lsu.scala:210:16, :304:5, :305:44, :321:5, :669:32, :673:32, :719:5, :725:7, :730:58, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_bypassable <= ~_GEN_2033 & (_GEN_832 ? (_GEN_663 ? (_GEN_542 ? stq_4_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable) : io_core_dis_uops_2_bits_bypassable);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_mem_signed <= ~_GEN_2033 & (_GEN_832 ? (_GEN_663 ? (_GEN_542 ? stq_4_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed) : io_core_dis_uops_2_bits_mem_signed);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_is_fence <= ~_GEN_2033 & (_GEN_832 ? (_GEN_663 ? (_GEN_542 ? stq_4_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence) : io_core_dis_uops_2_bits_is_fence);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_is_fencei <= ~_GEN_2033 & (_GEN_832 ? (_GEN_663 ? (_GEN_542 ? stq_4_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei) : io_core_dis_uops_2_bits_is_fencei);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_is_amo <= ~_GEN_2033 & (_GEN_832 ? (_GEN_663 ? (_GEN_542 ? stq_4_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo) : io_core_dis_uops_2_bits_is_amo);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_uses_ldq <= ~_GEN_2033 & (_GEN_832 ? (_GEN_663 ? (_GEN_542 ? stq_4_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq) : io_core_dis_uops_2_bits_uses_ldq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_uses_stq <= ~_GEN_2033 & (_GEN_832 ? (_GEN_663 ? (_GEN_542 ? stq_4_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq) : io_core_dis_uops_2_bits_uses_stq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_is_sys_pc2epc <= ~_GEN_2033 & (_GEN_832 ? (_GEN_663 ? (_GEN_542 ? stq_4_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc) : io_core_dis_uops_2_bits_is_sys_pc2epc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_is_unique <= ~_GEN_2033 & (_GEN_832 ? (_GEN_663 ? (_GEN_542 ? stq_4_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique) : io_core_dis_uops_2_bits_is_unique);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_flush_on_commit <= ~_GEN_2033 & (_GEN_832 ? (_GEN_663 ? (_GEN_542 ? stq_4_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit) : io_core_dis_uops_2_bits_flush_on_commit);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_ldst_is_rs1 <= ~_GEN_2033 & (_GEN_832 ? (_GEN_663 ? (_GEN_542 ? stq_4_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1) : io_core_dis_uops_2_bits_ldst_is_rs1);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_ldst_val <= ~_GEN_2033 & (_GEN_832 ? (_GEN_663 ? (_GEN_542 ? stq_4_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val) : io_core_dis_uops_2_bits_ldst_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_frs3_en <= ~_GEN_2033 & (_GEN_832 ? (_GEN_663 ? (_GEN_542 ? stq_4_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en) : io_core_dis_uops_2_bits_frs3_en);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_fp_val <= ~_GEN_2033 & (_GEN_832 ? (_GEN_663 ? (_GEN_542 ? stq_4_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val) : io_core_dis_uops_2_bits_fp_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_fp_single <= ~_GEN_2033 & (_GEN_832 ? (_GEN_663 ? (_GEN_542 ? stq_4_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single) : io_core_dis_uops_2_bits_fp_single);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_xcpt_pf_if <= ~_GEN_2033 & (_GEN_832 ? (_GEN_663 ? (_GEN_542 ? stq_4_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if) : io_core_dis_uops_2_bits_xcpt_pf_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_xcpt_ae_if <= ~_GEN_2033 & (_GEN_832 ? (_GEN_663 ? (_GEN_542 ? stq_4_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if) : io_core_dis_uops_2_bits_xcpt_ae_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_xcpt_ma_if <= ~_GEN_2033 & (_GEN_832 ? (_GEN_663 ? (_GEN_542 ? stq_4_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if) : io_core_dis_uops_2_bits_xcpt_ma_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_bp_debug_if <= ~_GEN_2033 & (_GEN_832 ? (_GEN_663 ? (_GEN_542 ? stq_4_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if) : io_core_dis_uops_2_bits_bp_debug_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_bp_xcpt_if <= ~_GEN_2033 & (_GEN_832 ? (_GEN_663 ? (_GEN_542 ? stq_4_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if) : io_core_dis_uops_2_bits_bp_xcpt_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_addr_valid <= ~_GEN_2038 & (clear_store ? ~_GEN_1968 & _GEN_933 : ~_GEN_1722 & _GEN_933);	// @[lsu.scala:210:16, :258:33, :304:5, :851:5, :855:36, :1406:5, :1410:7, :1411:32, :1412:32, :1497:3, :1502:17, :1507:3, :1508:35, :1509:35, :1599:3, :1604:5, :1612:32, :1613:32, :1625:9, :1626:34, :1627:34]
    if (_GEN_932) begin	// @[lsu.scala:304:5, :851:5, :855:36]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          stq_4_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:210:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          stq_4_bits_addr_bits <= _GEN_296;	// @[lsu.scala:210:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_4_bits_addr_bits <= _GEN_184;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_4_bits_addr_bits <= _GEN_193;	// @[lsu.scala:210:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          stq_4_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:210:16, :242:34]
        else	// @[lsu.scala:536:61]
          stq_4_bits_addr_bits <= 40'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:710:58]
        stq_4_bits_addr_bits <= _GEN_297;	// @[lsu.scala:210:16, :770:30]
      stq_4_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:210:16, :710:58]
    end
    stq_4_bits_data_valid <= ~_GEN_2038 & (clear_store ? ~_GEN_1968 & _GEN_981 : ~_GEN_1722 & _GEN_981);	// @[lsu.scala:210:16, :258:33, :304:5, :871:5, :875:33, :1406:5, :1410:7, :1411:32, :1413:32, :1497:3, :1502:17, :1507:3, :1508:35, :1510:35, :1599:3, :1604:5, :1612:32, :1614:32, :1625:9, :1626:34, :1628:34]
    if (_GEN_980) begin	// @[lsu.scala:304:5, :871:5, :875:33]
      if (_stq_bits_data_bits_T)	// @[lsu.scala:870:37]
        stq_4_bits_data_bits <= io_core_exe_0_req_bits_data;	// @[lsu.scala:210:16]
      else	// @[lsu.scala:870:37]
        stq_4_bits_data_bits <= io_core_fp_stdata_bits_data;	// @[lsu.scala:210:16]
    end
    stq_4_bits_committed <= ~_GEN_2011 & (commit_store_2 & _GEN_1915 | (commit_store_1 ? _GEN_1867 | _GEN_1775 | _GEN_856 : _GEN_1775 | _GEN_856));	// @[lsu.scala:210:16, :304:5, :321:5, :1308:5, :1453:49, :1457:5, :1458:31, :1507:3, :1511:35, :1512:35]
    stq_4_bits_succeeded <= ~_GEN_2011 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 5'h4 | (_GEN_299 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 5'h4)) & _GEN_832 & _GEN_663 & _GEN_542 & stq_4_bits_succeeded);	// @[lsu.scala:210:16, :219:29, :304:5, :305:44, :321:5, :536:61, :768:39, :775:43, :782:45, :795:44, :1308:5, :1310:7, :1330:7, :1332:62, :1507:3, :1511:35]
    stq_5_valid <= ~_GEN_2039 & (clear_store ? ~_GEN_1970 & _GEN_791 : ~_GEN_1723 & _GEN_791);	// @[lsu.scala:210:16, :258:33, :304:5, :321:5, :1406:5, :1410:7, :1411:32, :1497:3, :1502:17, :1507:3, :1508:35, :1599:3, :1604:5, :1612:32, :1625:9, :1626:34]
    stq_5_bits_uop_is_rvc <= ~_GEN_2033 & (_GEN_833 ? (_GEN_664 ? (_GEN_543 ? stq_5_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc) : io_core_dis_uops_2_bits_is_rvc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_ctrl_fcn_dw <= ~_GEN_2033 & (_GEN_833 ? (_GEN_664 ? (_GEN_543 ? stq_5_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw) : io_core_dis_uops_2_bits_ctrl_fcn_dw);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_ctrl_is_load <= ~_GEN_2033 & (_GEN_833 ? (_GEN_664 ? (_GEN_543 ? stq_5_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load) : io_core_dis_uops_2_bits_ctrl_is_load);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_ctrl_is_sta <= ~_GEN_2033 & (_GEN_833 ? (_GEN_664 ? (_GEN_543 ? stq_5_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta) : io_core_dis_uops_2_bits_ctrl_is_sta);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_ctrl_is_std <= ~_GEN_2033 & (_GEN_833 ? (_GEN_664 ? (_GEN_543 ? stq_5_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std) : io_core_dis_uops_2_bits_ctrl_is_std);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_iw_p1_poisoned <= ~_GEN_2033 & (_GEN_833 ? (_GEN_664 ? (_GEN_543 ? stq_5_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned) : io_core_dis_uops_2_bits_iw_p1_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_iw_p2_poisoned <= ~_GEN_2033 & (_GEN_833 ? (_GEN_664 ? (_GEN_543 ? stq_5_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned) : io_core_dis_uops_2_bits_iw_p2_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_is_br <= ~_GEN_2033 & (_GEN_833 ? (_GEN_664 ? (_GEN_543 ? stq_5_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br) : io_core_dis_uops_2_bits_is_br);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_is_jalr <= ~_GEN_2033 & (_GEN_833 ? (_GEN_664 ? (_GEN_543 ? stq_5_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr) : io_core_dis_uops_2_bits_is_jalr);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_is_jal <= ~_GEN_2033 & (_GEN_833 ? (_GEN_664 ? (_GEN_543 ? stq_5_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal) : io_core_dis_uops_2_bits_is_jal);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_is_sfb <= ~_GEN_2033 & (_GEN_833 ? (_GEN_664 ? (_GEN_543 ? stq_5_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb) : io_core_dis_uops_2_bits_is_sfb);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_edge_inst <= ~_GEN_2033 & (_GEN_833 ? (_GEN_664 ? (_GEN_543 ? stq_5_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst) : io_core_dis_uops_2_bits_edge_inst);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_taken <= ~_GEN_2033 & (_GEN_833 ? (_GEN_664 ? (_GEN_543 ? stq_5_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken) : io_core_dis_uops_2_bits_taken);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    if (_GEN_2033 | ~_GEN_833)	// @[lsu.scala:304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
      stq_5_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
    else if (dis_ld_val_1) begin	// @[lsu.scala:301:85]
      if (_GEN_543) begin	// @[lsu.scala:210:16, :304:5, :321:5]
      end
      else	// @[lsu.scala:210:16, :304:5, :321:5]
        stq_5_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
    end
    else if (_GEN_640 | ~_GEN_543)	// @[lsu.scala:210:16, :304:5, :321:5, :322:39, :323:39]
      stq_5_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
    stq_5_bits_uop_prs1_busy <= ~_GEN_2033 & (_GEN_833 ? (_GEN_664 ? (_GEN_543 ? stq_5_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy) : io_core_dis_uops_2_bits_prs1_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_prs2_busy <= ~_GEN_2033 & (_GEN_833 ? (_GEN_664 ? (_GEN_543 ? stq_5_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy) : io_core_dis_uops_2_bits_prs2_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_prs3_busy <= ~_GEN_2033 & (_GEN_833 ? (_GEN_664 ? (_GEN_543 ? stq_5_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy) : io_core_dis_uops_2_bits_prs3_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_ppred_busy <= ~_GEN_2033 & _GEN_833 & _GEN_664 & _GEN_543 & stq_5_bits_uop_ppred_busy;	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_exception <= ~_GEN_2033 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 5'h5 | (_GEN_833 ? (_GEN_664 ? (_GEN_543 ? stq_5_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception) : io_core_dis_uops_2_bits_exception));	// @[lsu.scala:210:16, :304:5, :305:44, :321:5, :669:32, :673:32, :719:5, :725:7, :730:58, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_bypassable <= ~_GEN_2033 & (_GEN_833 ? (_GEN_664 ? (_GEN_543 ? stq_5_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable) : io_core_dis_uops_2_bits_bypassable);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_mem_signed <= ~_GEN_2033 & (_GEN_833 ? (_GEN_664 ? (_GEN_543 ? stq_5_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed) : io_core_dis_uops_2_bits_mem_signed);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_is_fence <= ~_GEN_2033 & (_GEN_833 ? (_GEN_664 ? (_GEN_543 ? stq_5_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence) : io_core_dis_uops_2_bits_is_fence);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_is_fencei <= ~_GEN_2033 & (_GEN_833 ? (_GEN_664 ? (_GEN_543 ? stq_5_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei) : io_core_dis_uops_2_bits_is_fencei);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_is_amo <= ~_GEN_2033 & (_GEN_833 ? (_GEN_664 ? (_GEN_543 ? stq_5_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo) : io_core_dis_uops_2_bits_is_amo);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_uses_ldq <= ~_GEN_2033 & (_GEN_833 ? (_GEN_664 ? (_GEN_543 ? stq_5_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq) : io_core_dis_uops_2_bits_uses_ldq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_uses_stq <= ~_GEN_2033 & (_GEN_833 ? (_GEN_664 ? (_GEN_543 ? stq_5_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq) : io_core_dis_uops_2_bits_uses_stq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_is_sys_pc2epc <= ~_GEN_2033 & (_GEN_833 ? (_GEN_664 ? (_GEN_543 ? stq_5_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc) : io_core_dis_uops_2_bits_is_sys_pc2epc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_is_unique <= ~_GEN_2033 & (_GEN_833 ? (_GEN_664 ? (_GEN_543 ? stq_5_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique) : io_core_dis_uops_2_bits_is_unique);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_flush_on_commit <= ~_GEN_2033 & (_GEN_833 ? (_GEN_664 ? (_GEN_543 ? stq_5_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit) : io_core_dis_uops_2_bits_flush_on_commit);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_ldst_is_rs1 <= ~_GEN_2033 & (_GEN_833 ? (_GEN_664 ? (_GEN_543 ? stq_5_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1) : io_core_dis_uops_2_bits_ldst_is_rs1);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_ldst_val <= ~_GEN_2033 & (_GEN_833 ? (_GEN_664 ? (_GEN_543 ? stq_5_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val) : io_core_dis_uops_2_bits_ldst_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_frs3_en <= ~_GEN_2033 & (_GEN_833 ? (_GEN_664 ? (_GEN_543 ? stq_5_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en) : io_core_dis_uops_2_bits_frs3_en);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_fp_val <= ~_GEN_2033 & (_GEN_833 ? (_GEN_664 ? (_GEN_543 ? stq_5_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val) : io_core_dis_uops_2_bits_fp_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_fp_single <= ~_GEN_2033 & (_GEN_833 ? (_GEN_664 ? (_GEN_543 ? stq_5_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single) : io_core_dis_uops_2_bits_fp_single);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_xcpt_pf_if <= ~_GEN_2033 & (_GEN_833 ? (_GEN_664 ? (_GEN_543 ? stq_5_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if) : io_core_dis_uops_2_bits_xcpt_pf_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_xcpt_ae_if <= ~_GEN_2033 & (_GEN_833 ? (_GEN_664 ? (_GEN_543 ? stq_5_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if) : io_core_dis_uops_2_bits_xcpt_ae_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_xcpt_ma_if <= ~_GEN_2033 & (_GEN_833 ? (_GEN_664 ? (_GEN_543 ? stq_5_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if) : io_core_dis_uops_2_bits_xcpt_ma_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_bp_debug_if <= ~_GEN_2033 & (_GEN_833 ? (_GEN_664 ? (_GEN_543 ? stq_5_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if) : io_core_dis_uops_2_bits_bp_debug_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_bp_xcpt_if <= ~_GEN_2033 & (_GEN_833 ? (_GEN_664 ? (_GEN_543 ? stq_5_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if) : io_core_dis_uops_2_bits_bp_xcpt_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_addr_valid <= ~_GEN_2039 & (clear_store ? ~_GEN_1970 & _GEN_935 : ~_GEN_1723 & _GEN_935);	// @[lsu.scala:210:16, :258:33, :304:5, :851:5, :855:36, :1406:5, :1410:7, :1411:32, :1412:32, :1497:3, :1502:17, :1507:3, :1508:35, :1509:35, :1599:3, :1604:5, :1612:32, :1613:32, :1625:9, :1626:34, :1627:34]
    if (_GEN_934) begin	// @[lsu.scala:304:5, :851:5, :855:36]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          stq_5_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:210:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          stq_5_bits_addr_bits <= _GEN_296;	// @[lsu.scala:210:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_5_bits_addr_bits <= _GEN_184;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_5_bits_addr_bits <= _GEN_193;	// @[lsu.scala:210:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          stq_5_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:210:16, :242:34]
        else	// @[lsu.scala:536:61]
          stq_5_bits_addr_bits <= 40'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:710:58]
        stq_5_bits_addr_bits <= _GEN_297;	// @[lsu.scala:210:16, :770:30]
      stq_5_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:210:16, :710:58]
    end
    stq_5_bits_data_valid <= ~_GEN_2039 & (clear_store ? ~_GEN_1970 & _GEN_983 : ~_GEN_1723 & _GEN_983);	// @[lsu.scala:210:16, :258:33, :304:5, :871:5, :875:33, :1406:5, :1410:7, :1411:32, :1413:32, :1497:3, :1502:17, :1507:3, :1508:35, :1510:35, :1599:3, :1604:5, :1612:32, :1614:32, :1625:9, :1626:34, :1628:34]
    if (_GEN_982) begin	// @[lsu.scala:304:5, :871:5, :875:33]
      if (_stq_bits_data_bits_T)	// @[lsu.scala:870:37]
        stq_5_bits_data_bits <= io_core_exe_0_req_bits_data;	// @[lsu.scala:210:16]
      else	// @[lsu.scala:870:37]
        stq_5_bits_data_bits <= io_core_fp_stdata_bits_data;	// @[lsu.scala:210:16]
    end
    stq_5_bits_committed <= ~_GEN_2012 & (commit_store_2 & _GEN_1916 | (commit_store_1 ? _GEN_1868 | _GEN_1777 | _GEN_857 : _GEN_1777 | _GEN_857));	// @[lsu.scala:210:16, :304:5, :321:5, :1308:5, :1453:49, :1457:5, :1458:31, :1507:3, :1511:35, :1512:35]
    stq_5_bits_succeeded <= ~_GEN_2012 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 5'h5 | (_GEN_299 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 5'h5)) & _GEN_833 & _GEN_664 & _GEN_543 & stq_5_bits_succeeded);	// @[lsu.scala:210:16, :219:29, :304:5, :305:44, :321:5, :536:61, :768:39, :775:43, :782:45, :795:44, :1308:5, :1310:7, :1330:7, :1332:62, :1507:3, :1511:35]
    stq_6_valid <= ~_GEN_2040 & (clear_store ? ~_GEN_1972 & _GEN_793 : ~_GEN_1724 & _GEN_793);	// @[lsu.scala:210:16, :258:33, :304:5, :321:5, :1406:5, :1410:7, :1411:32, :1497:3, :1502:17, :1507:3, :1508:35, :1599:3, :1604:5, :1612:32, :1625:9, :1626:34]
    stq_6_bits_uop_is_rvc <= ~_GEN_2033 & (_GEN_834 ? (_GEN_665 ? (_GEN_544 ? stq_6_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc) : io_core_dis_uops_2_bits_is_rvc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_ctrl_fcn_dw <= ~_GEN_2033 & (_GEN_834 ? (_GEN_665 ? (_GEN_544 ? stq_6_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw) : io_core_dis_uops_2_bits_ctrl_fcn_dw);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_ctrl_is_load <= ~_GEN_2033 & (_GEN_834 ? (_GEN_665 ? (_GEN_544 ? stq_6_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load) : io_core_dis_uops_2_bits_ctrl_is_load);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_ctrl_is_sta <= ~_GEN_2033 & (_GEN_834 ? (_GEN_665 ? (_GEN_544 ? stq_6_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta) : io_core_dis_uops_2_bits_ctrl_is_sta);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_ctrl_is_std <= ~_GEN_2033 & (_GEN_834 ? (_GEN_665 ? (_GEN_544 ? stq_6_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std) : io_core_dis_uops_2_bits_ctrl_is_std);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_iw_p1_poisoned <= ~_GEN_2033 & (_GEN_834 ? (_GEN_665 ? (_GEN_544 ? stq_6_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned) : io_core_dis_uops_2_bits_iw_p1_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_iw_p2_poisoned <= ~_GEN_2033 & (_GEN_834 ? (_GEN_665 ? (_GEN_544 ? stq_6_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned) : io_core_dis_uops_2_bits_iw_p2_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_is_br <= ~_GEN_2033 & (_GEN_834 ? (_GEN_665 ? (_GEN_544 ? stq_6_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br) : io_core_dis_uops_2_bits_is_br);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_is_jalr <= ~_GEN_2033 & (_GEN_834 ? (_GEN_665 ? (_GEN_544 ? stq_6_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr) : io_core_dis_uops_2_bits_is_jalr);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_is_jal <= ~_GEN_2033 & (_GEN_834 ? (_GEN_665 ? (_GEN_544 ? stq_6_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal) : io_core_dis_uops_2_bits_is_jal);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_is_sfb <= ~_GEN_2033 & (_GEN_834 ? (_GEN_665 ? (_GEN_544 ? stq_6_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb) : io_core_dis_uops_2_bits_is_sfb);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_edge_inst <= ~_GEN_2033 & (_GEN_834 ? (_GEN_665 ? (_GEN_544 ? stq_6_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst) : io_core_dis_uops_2_bits_edge_inst);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_taken <= ~_GEN_2033 & (_GEN_834 ? (_GEN_665 ? (_GEN_544 ? stq_6_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken) : io_core_dis_uops_2_bits_taken);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    if (_GEN_2033 | ~_GEN_834)	// @[lsu.scala:304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
      stq_6_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
    else if (dis_ld_val_1) begin	// @[lsu.scala:301:85]
      if (_GEN_544) begin	// @[lsu.scala:210:16, :304:5, :321:5]
      end
      else	// @[lsu.scala:210:16, :304:5, :321:5]
        stq_6_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
    end
    else if (_GEN_641 | ~_GEN_544)	// @[lsu.scala:210:16, :304:5, :321:5, :322:39, :323:39]
      stq_6_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
    stq_6_bits_uop_prs1_busy <= ~_GEN_2033 & (_GEN_834 ? (_GEN_665 ? (_GEN_544 ? stq_6_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy) : io_core_dis_uops_2_bits_prs1_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_prs2_busy <= ~_GEN_2033 & (_GEN_834 ? (_GEN_665 ? (_GEN_544 ? stq_6_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy) : io_core_dis_uops_2_bits_prs2_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_prs3_busy <= ~_GEN_2033 & (_GEN_834 ? (_GEN_665 ? (_GEN_544 ? stq_6_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy) : io_core_dis_uops_2_bits_prs3_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_ppred_busy <= ~_GEN_2033 & _GEN_834 & _GEN_665 & _GEN_544 & stq_6_bits_uop_ppred_busy;	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_exception <= ~_GEN_2033 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 5'h6 | (_GEN_834 ? (_GEN_665 ? (_GEN_544 ? stq_6_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception) : io_core_dis_uops_2_bits_exception));	// @[lsu.scala:210:16, :304:5, :305:44, :321:5, :669:32, :673:32, :719:5, :725:7, :730:58, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_bypassable <= ~_GEN_2033 & (_GEN_834 ? (_GEN_665 ? (_GEN_544 ? stq_6_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable) : io_core_dis_uops_2_bits_bypassable);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_mem_signed <= ~_GEN_2033 & (_GEN_834 ? (_GEN_665 ? (_GEN_544 ? stq_6_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed) : io_core_dis_uops_2_bits_mem_signed);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_is_fence <= ~_GEN_2033 & (_GEN_834 ? (_GEN_665 ? (_GEN_544 ? stq_6_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence) : io_core_dis_uops_2_bits_is_fence);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_is_fencei <= ~_GEN_2033 & (_GEN_834 ? (_GEN_665 ? (_GEN_544 ? stq_6_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei) : io_core_dis_uops_2_bits_is_fencei);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_is_amo <= ~_GEN_2033 & (_GEN_834 ? (_GEN_665 ? (_GEN_544 ? stq_6_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo) : io_core_dis_uops_2_bits_is_amo);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_uses_ldq <= ~_GEN_2033 & (_GEN_834 ? (_GEN_665 ? (_GEN_544 ? stq_6_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq) : io_core_dis_uops_2_bits_uses_ldq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_uses_stq <= ~_GEN_2033 & (_GEN_834 ? (_GEN_665 ? (_GEN_544 ? stq_6_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq) : io_core_dis_uops_2_bits_uses_stq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_is_sys_pc2epc <= ~_GEN_2033 & (_GEN_834 ? (_GEN_665 ? (_GEN_544 ? stq_6_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc) : io_core_dis_uops_2_bits_is_sys_pc2epc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_is_unique <= ~_GEN_2033 & (_GEN_834 ? (_GEN_665 ? (_GEN_544 ? stq_6_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique) : io_core_dis_uops_2_bits_is_unique);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_flush_on_commit <= ~_GEN_2033 & (_GEN_834 ? (_GEN_665 ? (_GEN_544 ? stq_6_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit) : io_core_dis_uops_2_bits_flush_on_commit);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_ldst_is_rs1 <= ~_GEN_2033 & (_GEN_834 ? (_GEN_665 ? (_GEN_544 ? stq_6_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1) : io_core_dis_uops_2_bits_ldst_is_rs1);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_ldst_val <= ~_GEN_2033 & (_GEN_834 ? (_GEN_665 ? (_GEN_544 ? stq_6_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val) : io_core_dis_uops_2_bits_ldst_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_frs3_en <= ~_GEN_2033 & (_GEN_834 ? (_GEN_665 ? (_GEN_544 ? stq_6_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en) : io_core_dis_uops_2_bits_frs3_en);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_fp_val <= ~_GEN_2033 & (_GEN_834 ? (_GEN_665 ? (_GEN_544 ? stq_6_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val) : io_core_dis_uops_2_bits_fp_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_fp_single <= ~_GEN_2033 & (_GEN_834 ? (_GEN_665 ? (_GEN_544 ? stq_6_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single) : io_core_dis_uops_2_bits_fp_single);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_xcpt_pf_if <= ~_GEN_2033 & (_GEN_834 ? (_GEN_665 ? (_GEN_544 ? stq_6_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if) : io_core_dis_uops_2_bits_xcpt_pf_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_xcpt_ae_if <= ~_GEN_2033 & (_GEN_834 ? (_GEN_665 ? (_GEN_544 ? stq_6_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if) : io_core_dis_uops_2_bits_xcpt_ae_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_xcpt_ma_if <= ~_GEN_2033 & (_GEN_834 ? (_GEN_665 ? (_GEN_544 ? stq_6_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if) : io_core_dis_uops_2_bits_xcpt_ma_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_bp_debug_if <= ~_GEN_2033 & (_GEN_834 ? (_GEN_665 ? (_GEN_544 ? stq_6_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if) : io_core_dis_uops_2_bits_bp_debug_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_bp_xcpt_if <= ~_GEN_2033 & (_GEN_834 ? (_GEN_665 ? (_GEN_544 ? stq_6_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if) : io_core_dis_uops_2_bits_bp_xcpt_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_addr_valid <= ~_GEN_2040 & (clear_store ? ~_GEN_1972 & _GEN_937 : ~_GEN_1724 & _GEN_937);	// @[lsu.scala:210:16, :258:33, :304:5, :851:5, :855:36, :1406:5, :1410:7, :1411:32, :1412:32, :1497:3, :1502:17, :1507:3, :1508:35, :1509:35, :1599:3, :1604:5, :1612:32, :1613:32, :1625:9, :1626:34, :1627:34]
    if (_GEN_936) begin	// @[lsu.scala:304:5, :851:5, :855:36]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          stq_6_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:210:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          stq_6_bits_addr_bits <= _GEN_296;	// @[lsu.scala:210:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_6_bits_addr_bits <= _GEN_184;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_6_bits_addr_bits <= _GEN_193;	// @[lsu.scala:210:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          stq_6_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:210:16, :242:34]
        else	// @[lsu.scala:536:61]
          stq_6_bits_addr_bits <= 40'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:710:58]
        stq_6_bits_addr_bits <= _GEN_297;	// @[lsu.scala:210:16, :770:30]
      stq_6_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:210:16, :710:58]
    end
    stq_6_bits_data_valid <= ~_GEN_2040 & (clear_store ? ~_GEN_1972 & _GEN_985 : ~_GEN_1724 & _GEN_985);	// @[lsu.scala:210:16, :258:33, :304:5, :871:5, :875:33, :1406:5, :1410:7, :1411:32, :1413:32, :1497:3, :1502:17, :1507:3, :1508:35, :1510:35, :1599:3, :1604:5, :1612:32, :1614:32, :1625:9, :1626:34, :1628:34]
    if (_GEN_984) begin	// @[lsu.scala:304:5, :871:5, :875:33]
      if (_stq_bits_data_bits_T)	// @[lsu.scala:870:37]
        stq_6_bits_data_bits <= io_core_exe_0_req_bits_data;	// @[lsu.scala:210:16]
      else	// @[lsu.scala:870:37]
        stq_6_bits_data_bits <= io_core_fp_stdata_bits_data;	// @[lsu.scala:210:16]
    end
    stq_6_bits_committed <= ~_GEN_2013 & (commit_store_2 & _GEN_1917 | (commit_store_1 ? _GEN_1869 | _GEN_1779 | _GEN_858 : _GEN_1779 | _GEN_858));	// @[lsu.scala:210:16, :304:5, :321:5, :1308:5, :1453:49, :1457:5, :1458:31, :1507:3, :1511:35, :1512:35]
    stq_6_bits_succeeded <= ~_GEN_2013 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 5'h6 | (_GEN_299 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 5'h6)) & _GEN_834 & _GEN_665 & _GEN_544 & stq_6_bits_succeeded);	// @[lsu.scala:210:16, :219:29, :304:5, :305:44, :321:5, :536:61, :768:39, :775:43, :782:45, :795:44, :1308:5, :1310:7, :1330:7, :1332:62, :1507:3, :1511:35]
    stq_7_valid <= ~_GEN_2041 & (clear_store ? ~_GEN_1974 & _GEN_795 : ~_GEN_1725 & _GEN_795);	// @[lsu.scala:210:16, :258:33, :304:5, :321:5, :1406:5, :1410:7, :1411:32, :1497:3, :1502:17, :1507:3, :1508:35, :1599:3, :1604:5, :1612:32, :1625:9, :1626:34]
    stq_7_bits_uop_is_rvc <= ~_GEN_2033 & (_GEN_835 ? (_GEN_666 ? (_GEN_545 ? stq_7_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc) : io_core_dis_uops_2_bits_is_rvc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_ctrl_fcn_dw <= ~_GEN_2033 & (_GEN_835 ? (_GEN_666 ? (_GEN_545 ? stq_7_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw) : io_core_dis_uops_2_bits_ctrl_fcn_dw);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_ctrl_is_load <= ~_GEN_2033 & (_GEN_835 ? (_GEN_666 ? (_GEN_545 ? stq_7_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load) : io_core_dis_uops_2_bits_ctrl_is_load);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_ctrl_is_sta <= ~_GEN_2033 & (_GEN_835 ? (_GEN_666 ? (_GEN_545 ? stq_7_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta) : io_core_dis_uops_2_bits_ctrl_is_sta);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_ctrl_is_std <= ~_GEN_2033 & (_GEN_835 ? (_GEN_666 ? (_GEN_545 ? stq_7_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std) : io_core_dis_uops_2_bits_ctrl_is_std);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_iw_p1_poisoned <= ~_GEN_2033 & (_GEN_835 ? (_GEN_666 ? (_GEN_545 ? stq_7_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned) : io_core_dis_uops_2_bits_iw_p1_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_iw_p2_poisoned <= ~_GEN_2033 & (_GEN_835 ? (_GEN_666 ? (_GEN_545 ? stq_7_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned) : io_core_dis_uops_2_bits_iw_p2_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_is_br <= ~_GEN_2033 & (_GEN_835 ? (_GEN_666 ? (_GEN_545 ? stq_7_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br) : io_core_dis_uops_2_bits_is_br);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_is_jalr <= ~_GEN_2033 & (_GEN_835 ? (_GEN_666 ? (_GEN_545 ? stq_7_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr) : io_core_dis_uops_2_bits_is_jalr);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_is_jal <= ~_GEN_2033 & (_GEN_835 ? (_GEN_666 ? (_GEN_545 ? stq_7_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal) : io_core_dis_uops_2_bits_is_jal);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_is_sfb <= ~_GEN_2033 & (_GEN_835 ? (_GEN_666 ? (_GEN_545 ? stq_7_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb) : io_core_dis_uops_2_bits_is_sfb);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_edge_inst <= ~_GEN_2033 & (_GEN_835 ? (_GEN_666 ? (_GEN_545 ? stq_7_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst) : io_core_dis_uops_2_bits_edge_inst);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_taken <= ~_GEN_2033 & (_GEN_835 ? (_GEN_666 ? (_GEN_545 ? stq_7_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken) : io_core_dis_uops_2_bits_taken);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    if (_GEN_2033 | ~_GEN_835)	// @[lsu.scala:304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
      stq_7_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
    else if (dis_ld_val_1) begin	// @[lsu.scala:301:85]
      if (_GEN_545) begin	// @[lsu.scala:210:16, :304:5, :321:5]
      end
      else	// @[lsu.scala:210:16, :304:5, :321:5]
        stq_7_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
    end
    else if (_GEN_642 | ~_GEN_545)	// @[lsu.scala:210:16, :304:5, :321:5, :322:39, :323:39]
      stq_7_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
    stq_7_bits_uop_prs1_busy <= ~_GEN_2033 & (_GEN_835 ? (_GEN_666 ? (_GEN_545 ? stq_7_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy) : io_core_dis_uops_2_bits_prs1_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_prs2_busy <= ~_GEN_2033 & (_GEN_835 ? (_GEN_666 ? (_GEN_545 ? stq_7_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy) : io_core_dis_uops_2_bits_prs2_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_prs3_busy <= ~_GEN_2033 & (_GEN_835 ? (_GEN_666 ? (_GEN_545 ? stq_7_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy) : io_core_dis_uops_2_bits_prs3_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_ppred_busy <= ~_GEN_2033 & _GEN_835 & _GEN_666 & _GEN_545 & stq_7_bits_uop_ppred_busy;	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_exception <= ~_GEN_2033 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 5'h7 | (_GEN_835 ? (_GEN_666 ? (_GEN_545 ? stq_7_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception) : io_core_dis_uops_2_bits_exception));	// @[lsu.scala:210:16, :304:5, :305:44, :321:5, :669:32, :673:32, :719:5, :725:7, :730:58, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_bypassable <= ~_GEN_2033 & (_GEN_835 ? (_GEN_666 ? (_GEN_545 ? stq_7_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable) : io_core_dis_uops_2_bits_bypassable);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_mem_signed <= ~_GEN_2033 & (_GEN_835 ? (_GEN_666 ? (_GEN_545 ? stq_7_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed) : io_core_dis_uops_2_bits_mem_signed);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_is_fence <= ~_GEN_2033 & (_GEN_835 ? (_GEN_666 ? (_GEN_545 ? stq_7_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence) : io_core_dis_uops_2_bits_is_fence);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_is_fencei <= ~_GEN_2033 & (_GEN_835 ? (_GEN_666 ? (_GEN_545 ? stq_7_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei) : io_core_dis_uops_2_bits_is_fencei);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_is_amo <= ~_GEN_2033 & (_GEN_835 ? (_GEN_666 ? (_GEN_545 ? stq_7_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo) : io_core_dis_uops_2_bits_is_amo);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_uses_ldq <= ~_GEN_2033 & (_GEN_835 ? (_GEN_666 ? (_GEN_545 ? stq_7_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq) : io_core_dis_uops_2_bits_uses_ldq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_uses_stq <= ~_GEN_2033 & (_GEN_835 ? (_GEN_666 ? (_GEN_545 ? stq_7_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq) : io_core_dis_uops_2_bits_uses_stq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_is_sys_pc2epc <= ~_GEN_2033 & (_GEN_835 ? (_GEN_666 ? (_GEN_545 ? stq_7_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc) : io_core_dis_uops_2_bits_is_sys_pc2epc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_is_unique <= ~_GEN_2033 & (_GEN_835 ? (_GEN_666 ? (_GEN_545 ? stq_7_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique) : io_core_dis_uops_2_bits_is_unique);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_flush_on_commit <= ~_GEN_2033 & (_GEN_835 ? (_GEN_666 ? (_GEN_545 ? stq_7_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit) : io_core_dis_uops_2_bits_flush_on_commit);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_ldst_is_rs1 <= ~_GEN_2033 & (_GEN_835 ? (_GEN_666 ? (_GEN_545 ? stq_7_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1) : io_core_dis_uops_2_bits_ldst_is_rs1);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_ldst_val <= ~_GEN_2033 & (_GEN_835 ? (_GEN_666 ? (_GEN_545 ? stq_7_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val) : io_core_dis_uops_2_bits_ldst_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_frs3_en <= ~_GEN_2033 & (_GEN_835 ? (_GEN_666 ? (_GEN_545 ? stq_7_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en) : io_core_dis_uops_2_bits_frs3_en);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_fp_val <= ~_GEN_2033 & (_GEN_835 ? (_GEN_666 ? (_GEN_545 ? stq_7_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val) : io_core_dis_uops_2_bits_fp_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_fp_single <= ~_GEN_2033 & (_GEN_835 ? (_GEN_666 ? (_GEN_545 ? stq_7_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single) : io_core_dis_uops_2_bits_fp_single);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_xcpt_pf_if <= ~_GEN_2033 & (_GEN_835 ? (_GEN_666 ? (_GEN_545 ? stq_7_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if) : io_core_dis_uops_2_bits_xcpt_pf_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_xcpt_ae_if <= ~_GEN_2033 & (_GEN_835 ? (_GEN_666 ? (_GEN_545 ? stq_7_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if) : io_core_dis_uops_2_bits_xcpt_ae_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_xcpt_ma_if <= ~_GEN_2033 & (_GEN_835 ? (_GEN_666 ? (_GEN_545 ? stq_7_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if) : io_core_dis_uops_2_bits_xcpt_ma_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_bp_debug_if <= ~_GEN_2033 & (_GEN_835 ? (_GEN_666 ? (_GEN_545 ? stq_7_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if) : io_core_dis_uops_2_bits_bp_debug_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_bp_xcpt_if <= ~_GEN_2033 & (_GEN_835 ? (_GEN_666 ? (_GEN_545 ? stq_7_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if) : io_core_dis_uops_2_bits_bp_xcpt_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_addr_valid <= ~_GEN_2041 & (clear_store ? ~_GEN_1974 & _GEN_939 : ~_GEN_1725 & _GEN_939);	// @[lsu.scala:210:16, :258:33, :304:5, :851:5, :855:36, :1406:5, :1410:7, :1411:32, :1412:32, :1497:3, :1502:17, :1507:3, :1508:35, :1509:35, :1599:3, :1604:5, :1612:32, :1613:32, :1625:9, :1626:34, :1627:34]
    if (_GEN_938) begin	// @[lsu.scala:304:5, :851:5, :855:36]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          stq_7_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:210:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          stq_7_bits_addr_bits <= _GEN_296;	// @[lsu.scala:210:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_7_bits_addr_bits <= _GEN_184;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_7_bits_addr_bits <= _GEN_193;	// @[lsu.scala:210:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          stq_7_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:210:16, :242:34]
        else	// @[lsu.scala:536:61]
          stq_7_bits_addr_bits <= 40'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:710:58]
        stq_7_bits_addr_bits <= _GEN_297;	// @[lsu.scala:210:16, :770:30]
      stq_7_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:210:16, :710:58]
    end
    stq_7_bits_data_valid <= ~_GEN_2041 & (clear_store ? ~_GEN_1974 & _GEN_987 : ~_GEN_1725 & _GEN_987);	// @[lsu.scala:210:16, :258:33, :304:5, :871:5, :875:33, :1406:5, :1410:7, :1411:32, :1413:32, :1497:3, :1502:17, :1507:3, :1508:35, :1510:35, :1599:3, :1604:5, :1612:32, :1614:32, :1625:9, :1626:34, :1628:34]
    if (_GEN_986) begin	// @[lsu.scala:304:5, :871:5, :875:33]
      if (_stq_bits_data_bits_T)	// @[lsu.scala:870:37]
        stq_7_bits_data_bits <= io_core_exe_0_req_bits_data;	// @[lsu.scala:210:16]
      else	// @[lsu.scala:870:37]
        stq_7_bits_data_bits <= io_core_fp_stdata_bits_data;	// @[lsu.scala:210:16]
    end
    stq_7_bits_committed <= ~_GEN_2014 & (commit_store_2 & _GEN_1918 | (commit_store_1 ? _GEN_1870 | _GEN_1781 | _GEN_859 : _GEN_1781 | _GEN_859));	// @[lsu.scala:210:16, :304:5, :321:5, :1308:5, :1453:49, :1457:5, :1458:31, :1507:3, :1511:35, :1512:35]
    stq_7_bits_succeeded <= ~_GEN_2014 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 5'h7 | (_GEN_299 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 5'h7)) & _GEN_835 & _GEN_666 & _GEN_545 & stq_7_bits_succeeded);	// @[lsu.scala:210:16, :219:29, :304:5, :305:44, :321:5, :536:61, :768:39, :775:43, :782:45, :795:44, :1308:5, :1310:7, :1330:7, :1332:62, :1507:3, :1511:35]
    stq_8_valid <= ~_GEN_2042 & (clear_store ? ~_GEN_1976 & _GEN_797 : ~_GEN_1726 & _GEN_797);	// @[lsu.scala:210:16, :258:33, :304:5, :321:5, :1406:5, :1410:7, :1411:32, :1497:3, :1502:17, :1507:3, :1508:35, :1599:3, :1604:5, :1612:32, :1625:9, :1626:34]
    stq_8_bits_uop_is_rvc <= ~_GEN_2033 & (_GEN_836 ? (_GEN_667 ? (_GEN_546 ? stq_8_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc) : io_core_dis_uops_2_bits_is_rvc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_ctrl_fcn_dw <= ~_GEN_2033 & (_GEN_836 ? (_GEN_667 ? (_GEN_546 ? stq_8_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw) : io_core_dis_uops_2_bits_ctrl_fcn_dw);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_ctrl_is_load <= ~_GEN_2033 & (_GEN_836 ? (_GEN_667 ? (_GEN_546 ? stq_8_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load) : io_core_dis_uops_2_bits_ctrl_is_load);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_ctrl_is_sta <= ~_GEN_2033 & (_GEN_836 ? (_GEN_667 ? (_GEN_546 ? stq_8_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta) : io_core_dis_uops_2_bits_ctrl_is_sta);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_ctrl_is_std <= ~_GEN_2033 & (_GEN_836 ? (_GEN_667 ? (_GEN_546 ? stq_8_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std) : io_core_dis_uops_2_bits_ctrl_is_std);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_iw_p1_poisoned <= ~_GEN_2033 & (_GEN_836 ? (_GEN_667 ? (_GEN_546 ? stq_8_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned) : io_core_dis_uops_2_bits_iw_p1_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_iw_p2_poisoned <= ~_GEN_2033 & (_GEN_836 ? (_GEN_667 ? (_GEN_546 ? stq_8_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned) : io_core_dis_uops_2_bits_iw_p2_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_is_br <= ~_GEN_2033 & (_GEN_836 ? (_GEN_667 ? (_GEN_546 ? stq_8_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br) : io_core_dis_uops_2_bits_is_br);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_is_jalr <= ~_GEN_2033 & (_GEN_836 ? (_GEN_667 ? (_GEN_546 ? stq_8_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr) : io_core_dis_uops_2_bits_is_jalr);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_is_jal <= ~_GEN_2033 & (_GEN_836 ? (_GEN_667 ? (_GEN_546 ? stq_8_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal) : io_core_dis_uops_2_bits_is_jal);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_is_sfb <= ~_GEN_2033 & (_GEN_836 ? (_GEN_667 ? (_GEN_546 ? stq_8_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb) : io_core_dis_uops_2_bits_is_sfb);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_edge_inst <= ~_GEN_2033 & (_GEN_836 ? (_GEN_667 ? (_GEN_546 ? stq_8_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst) : io_core_dis_uops_2_bits_edge_inst);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_taken <= ~_GEN_2033 & (_GEN_836 ? (_GEN_667 ? (_GEN_546 ? stq_8_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken) : io_core_dis_uops_2_bits_taken);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    if (_GEN_2033 | ~_GEN_836)	// @[lsu.scala:304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
      stq_8_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
    else if (dis_ld_val_1) begin	// @[lsu.scala:301:85]
      if (_GEN_546) begin	// @[lsu.scala:210:16, :304:5, :321:5]
      end
      else	// @[lsu.scala:210:16, :304:5, :321:5]
        stq_8_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
    end
    else if (_GEN_643 | ~_GEN_546)	// @[lsu.scala:210:16, :304:5, :321:5, :322:39, :323:39]
      stq_8_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
    stq_8_bits_uop_prs1_busy <= ~_GEN_2033 & (_GEN_836 ? (_GEN_667 ? (_GEN_546 ? stq_8_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy) : io_core_dis_uops_2_bits_prs1_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_prs2_busy <= ~_GEN_2033 & (_GEN_836 ? (_GEN_667 ? (_GEN_546 ? stq_8_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy) : io_core_dis_uops_2_bits_prs2_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_prs3_busy <= ~_GEN_2033 & (_GEN_836 ? (_GEN_667 ? (_GEN_546 ? stq_8_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy) : io_core_dis_uops_2_bits_prs3_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_ppred_busy <= ~_GEN_2033 & _GEN_836 & _GEN_667 & _GEN_546 & stq_8_bits_uop_ppred_busy;	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_exception <= ~_GEN_2033 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 5'h8 | (_GEN_836 ? (_GEN_667 ? (_GEN_546 ? stq_8_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception) : io_core_dis_uops_2_bits_exception));	// @[lsu.scala:210:16, :304:5, :305:44, :321:5, :669:32, :673:32, :719:5, :725:7, :730:58, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_bypassable <= ~_GEN_2033 & (_GEN_836 ? (_GEN_667 ? (_GEN_546 ? stq_8_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable) : io_core_dis_uops_2_bits_bypassable);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_mem_signed <= ~_GEN_2033 & (_GEN_836 ? (_GEN_667 ? (_GEN_546 ? stq_8_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed) : io_core_dis_uops_2_bits_mem_signed);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_is_fence <= ~_GEN_2033 & (_GEN_836 ? (_GEN_667 ? (_GEN_546 ? stq_8_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence) : io_core_dis_uops_2_bits_is_fence);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_is_fencei <= ~_GEN_2033 & (_GEN_836 ? (_GEN_667 ? (_GEN_546 ? stq_8_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei) : io_core_dis_uops_2_bits_is_fencei);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_is_amo <= ~_GEN_2033 & (_GEN_836 ? (_GEN_667 ? (_GEN_546 ? stq_8_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo) : io_core_dis_uops_2_bits_is_amo);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_uses_ldq <= ~_GEN_2033 & (_GEN_836 ? (_GEN_667 ? (_GEN_546 ? stq_8_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq) : io_core_dis_uops_2_bits_uses_ldq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_uses_stq <= ~_GEN_2033 & (_GEN_836 ? (_GEN_667 ? (_GEN_546 ? stq_8_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq) : io_core_dis_uops_2_bits_uses_stq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_is_sys_pc2epc <= ~_GEN_2033 & (_GEN_836 ? (_GEN_667 ? (_GEN_546 ? stq_8_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc) : io_core_dis_uops_2_bits_is_sys_pc2epc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_is_unique <= ~_GEN_2033 & (_GEN_836 ? (_GEN_667 ? (_GEN_546 ? stq_8_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique) : io_core_dis_uops_2_bits_is_unique);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_flush_on_commit <= ~_GEN_2033 & (_GEN_836 ? (_GEN_667 ? (_GEN_546 ? stq_8_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit) : io_core_dis_uops_2_bits_flush_on_commit);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_ldst_is_rs1 <= ~_GEN_2033 & (_GEN_836 ? (_GEN_667 ? (_GEN_546 ? stq_8_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1) : io_core_dis_uops_2_bits_ldst_is_rs1);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_ldst_val <= ~_GEN_2033 & (_GEN_836 ? (_GEN_667 ? (_GEN_546 ? stq_8_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val) : io_core_dis_uops_2_bits_ldst_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_frs3_en <= ~_GEN_2033 & (_GEN_836 ? (_GEN_667 ? (_GEN_546 ? stq_8_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en) : io_core_dis_uops_2_bits_frs3_en);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_fp_val <= ~_GEN_2033 & (_GEN_836 ? (_GEN_667 ? (_GEN_546 ? stq_8_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val) : io_core_dis_uops_2_bits_fp_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_fp_single <= ~_GEN_2033 & (_GEN_836 ? (_GEN_667 ? (_GEN_546 ? stq_8_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single) : io_core_dis_uops_2_bits_fp_single);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_xcpt_pf_if <= ~_GEN_2033 & (_GEN_836 ? (_GEN_667 ? (_GEN_546 ? stq_8_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if) : io_core_dis_uops_2_bits_xcpt_pf_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_xcpt_ae_if <= ~_GEN_2033 & (_GEN_836 ? (_GEN_667 ? (_GEN_546 ? stq_8_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if) : io_core_dis_uops_2_bits_xcpt_ae_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_xcpt_ma_if <= ~_GEN_2033 & (_GEN_836 ? (_GEN_667 ? (_GEN_546 ? stq_8_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if) : io_core_dis_uops_2_bits_xcpt_ma_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_bp_debug_if <= ~_GEN_2033 & (_GEN_836 ? (_GEN_667 ? (_GEN_546 ? stq_8_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if) : io_core_dis_uops_2_bits_bp_debug_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_bp_xcpt_if <= ~_GEN_2033 & (_GEN_836 ? (_GEN_667 ? (_GEN_546 ? stq_8_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if) : io_core_dis_uops_2_bits_bp_xcpt_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_addr_valid <= ~_GEN_2042 & (clear_store ? ~_GEN_1976 & _GEN_941 : ~_GEN_1726 & _GEN_941);	// @[lsu.scala:210:16, :258:33, :304:5, :851:5, :855:36, :1406:5, :1410:7, :1411:32, :1412:32, :1497:3, :1502:17, :1507:3, :1508:35, :1509:35, :1599:3, :1604:5, :1612:32, :1613:32, :1625:9, :1626:34, :1627:34]
    if (_GEN_940) begin	// @[lsu.scala:304:5, :851:5, :855:36]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          stq_8_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:210:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          stq_8_bits_addr_bits <= _GEN_296;	// @[lsu.scala:210:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_8_bits_addr_bits <= _GEN_184;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_8_bits_addr_bits <= _GEN_193;	// @[lsu.scala:210:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          stq_8_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:210:16, :242:34]
        else	// @[lsu.scala:536:61]
          stq_8_bits_addr_bits <= 40'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:710:58]
        stq_8_bits_addr_bits <= _GEN_297;	// @[lsu.scala:210:16, :770:30]
      stq_8_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:210:16, :710:58]
    end
    stq_8_bits_data_valid <= ~_GEN_2042 & (clear_store ? ~_GEN_1976 & _GEN_989 : ~_GEN_1726 & _GEN_989);	// @[lsu.scala:210:16, :258:33, :304:5, :871:5, :875:33, :1406:5, :1410:7, :1411:32, :1413:32, :1497:3, :1502:17, :1507:3, :1508:35, :1510:35, :1599:3, :1604:5, :1612:32, :1614:32, :1625:9, :1626:34, :1628:34]
    if (_GEN_988) begin	// @[lsu.scala:304:5, :871:5, :875:33]
      if (_stq_bits_data_bits_T)	// @[lsu.scala:870:37]
        stq_8_bits_data_bits <= io_core_exe_0_req_bits_data;	// @[lsu.scala:210:16]
      else	// @[lsu.scala:870:37]
        stq_8_bits_data_bits <= io_core_fp_stdata_bits_data;	// @[lsu.scala:210:16]
    end
    stq_8_bits_committed <= ~_GEN_2015 & (commit_store_2 & _GEN_1919 | (commit_store_1 ? _GEN_1871 | _GEN_1783 | _GEN_860 : _GEN_1783 | _GEN_860));	// @[lsu.scala:210:16, :304:5, :321:5, :1308:5, :1453:49, :1457:5, :1458:31, :1507:3, :1511:35, :1512:35]
    stq_8_bits_succeeded <= ~_GEN_2015 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 5'h8 | (_GEN_299 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 5'h8)) & _GEN_836 & _GEN_667 & _GEN_546 & stq_8_bits_succeeded);	// @[lsu.scala:210:16, :219:29, :304:5, :305:44, :321:5, :536:61, :768:39, :775:43, :782:45, :795:44, :1308:5, :1310:7, :1330:7, :1332:62, :1507:3, :1511:35]
    stq_9_valid <= ~_GEN_2043 & (clear_store ? ~_GEN_1978 & _GEN_799 : ~_GEN_1727 & _GEN_799);	// @[lsu.scala:210:16, :258:33, :304:5, :321:5, :1406:5, :1410:7, :1411:32, :1497:3, :1502:17, :1507:3, :1508:35, :1599:3, :1604:5, :1612:32, :1625:9, :1626:34]
    stq_9_bits_uop_is_rvc <= ~_GEN_2033 & (_GEN_837 ? (_GEN_668 ? (_GEN_547 ? stq_9_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc) : io_core_dis_uops_2_bits_is_rvc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_ctrl_fcn_dw <= ~_GEN_2033 & (_GEN_837 ? (_GEN_668 ? (_GEN_547 ? stq_9_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw) : io_core_dis_uops_2_bits_ctrl_fcn_dw);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_ctrl_is_load <= ~_GEN_2033 & (_GEN_837 ? (_GEN_668 ? (_GEN_547 ? stq_9_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load) : io_core_dis_uops_2_bits_ctrl_is_load);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_ctrl_is_sta <= ~_GEN_2033 & (_GEN_837 ? (_GEN_668 ? (_GEN_547 ? stq_9_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta) : io_core_dis_uops_2_bits_ctrl_is_sta);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_ctrl_is_std <= ~_GEN_2033 & (_GEN_837 ? (_GEN_668 ? (_GEN_547 ? stq_9_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std) : io_core_dis_uops_2_bits_ctrl_is_std);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_iw_p1_poisoned <= ~_GEN_2033 & (_GEN_837 ? (_GEN_668 ? (_GEN_547 ? stq_9_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned) : io_core_dis_uops_2_bits_iw_p1_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_iw_p2_poisoned <= ~_GEN_2033 & (_GEN_837 ? (_GEN_668 ? (_GEN_547 ? stq_9_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned) : io_core_dis_uops_2_bits_iw_p2_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_is_br <= ~_GEN_2033 & (_GEN_837 ? (_GEN_668 ? (_GEN_547 ? stq_9_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br) : io_core_dis_uops_2_bits_is_br);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_is_jalr <= ~_GEN_2033 & (_GEN_837 ? (_GEN_668 ? (_GEN_547 ? stq_9_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr) : io_core_dis_uops_2_bits_is_jalr);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_is_jal <= ~_GEN_2033 & (_GEN_837 ? (_GEN_668 ? (_GEN_547 ? stq_9_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal) : io_core_dis_uops_2_bits_is_jal);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_is_sfb <= ~_GEN_2033 & (_GEN_837 ? (_GEN_668 ? (_GEN_547 ? stq_9_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb) : io_core_dis_uops_2_bits_is_sfb);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_edge_inst <= ~_GEN_2033 & (_GEN_837 ? (_GEN_668 ? (_GEN_547 ? stq_9_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst) : io_core_dis_uops_2_bits_edge_inst);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_taken <= ~_GEN_2033 & (_GEN_837 ? (_GEN_668 ? (_GEN_547 ? stq_9_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken) : io_core_dis_uops_2_bits_taken);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    if (_GEN_2033 | ~_GEN_837)	// @[lsu.scala:304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
      stq_9_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
    else if (dis_ld_val_1) begin	// @[lsu.scala:301:85]
      if (_GEN_547) begin	// @[lsu.scala:210:16, :304:5, :321:5]
      end
      else	// @[lsu.scala:210:16, :304:5, :321:5]
        stq_9_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
    end
    else if (_GEN_644 | ~_GEN_547)	// @[lsu.scala:210:16, :304:5, :321:5, :322:39, :323:39]
      stq_9_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
    stq_9_bits_uop_prs1_busy <= ~_GEN_2033 & (_GEN_837 ? (_GEN_668 ? (_GEN_547 ? stq_9_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy) : io_core_dis_uops_2_bits_prs1_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_prs2_busy <= ~_GEN_2033 & (_GEN_837 ? (_GEN_668 ? (_GEN_547 ? stq_9_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy) : io_core_dis_uops_2_bits_prs2_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_prs3_busy <= ~_GEN_2033 & (_GEN_837 ? (_GEN_668 ? (_GEN_547 ? stq_9_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy) : io_core_dis_uops_2_bits_prs3_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_ppred_busy <= ~_GEN_2033 & _GEN_837 & _GEN_668 & _GEN_547 & stq_9_bits_uop_ppred_busy;	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_exception <= ~_GEN_2033 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 5'h9 | (_GEN_837 ? (_GEN_668 ? (_GEN_547 ? stq_9_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception) : io_core_dis_uops_2_bits_exception));	// @[lsu.scala:210:16, :304:5, :305:44, :321:5, :669:32, :673:32, :719:5, :725:7, :730:58, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_bypassable <= ~_GEN_2033 & (_GEN_837 ? (_GEN_668 ? (_GEN_547 ? stq_9_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable) : io_core_dis_uops_2_bits_bypassable);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_mem_signed <= ~_GEN_2033 & (_GEN_837 ? (_GEN_668 ? (_GEN_547 ? stq_9_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed) : io_core_dis_uops_2_bits_mem_signed);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_is_fence <= ~_GEN_2033 & (_GEN_837 ? (_GEN_668 ? (_GEN_547 ? stq_9_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence) : io_core_dis_uops_2_bits_is_fence);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_is_fencei <= ~_GEN_2033 & (_GEN_837 ? (_GEN_668 ? (_GEN_547 ? stq_9_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei) : io_core_dis_uops_2_bits_is_fencei);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_is_amo <= ~_GEN_2033 & (_GEN_837 ? (_GEN_668 ? (_GEN_547 ? stq_9_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo) : io_core_dis_uops_2_bits_is_amo);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_uses_ldq <= ~_GEN_2033 & (_GEN_837 ? (_GEN_668 ? (_GEN_547 ? stq_9_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq) : io_core_dis_uops_2_bits_uses_ldq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_uses_stq <= ~_GEN_2033 & (_GEN_837 ? (_GEN_668 ? (_GEN_547 ? stq_9_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq) : io_core_dis_uops_2_bits_uses_stq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_is_sys_pc2epc <= ~_GEN_2033 & (_GEN_837 ? (_GEN_668 ? (_GEN_547 ? stq_9_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc) : io_core_dis_uops_2_bits_is_sys_pc2epc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_is_unique <= ~_GEN_2033 & (_GEN_837 ? (_GEN_668 ? (_GEN_547 ? stq_9_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique) : io_core_dis_uops_2_bits_is_unique);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_flush_on_commit <= ~_GEN_2033 & (_GEN_837 ? (_GEN_668 ? (_GEN_547 ? stq_9_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit) : io_core_dis_uops_2_bits_flush_on_commit);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_ldst_is_rs1 <= ~_GEN_2033 & (_GEN_837 ? (_GEN_668 ? (_GEN_547 ? stq_9_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1) : io_core_dis_uops_2_bits_ldst_is_rs1);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_ldst_val <= ~_GEN_2033 & (_GEN_837 ? (_GEN_668 ? (_GEN_547 ? stq_9_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val) : io_core_dis_uops_2_bits_ldst_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_frs3_en <= ~_GEN_2033 & (_GEN_837 ? (_GEN_668 ? (_GEN_547 ? stq_9_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en) : io_core_dis_uops_2_bits_frs3_en);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_fp_val <= ~_GEN_2033 & (_GEN_837 ? (_GEN_668 ? (_GEN_547 ? stq_9_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val) : io_core_dis_uops_2_bits_fp_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_fp_single <= ~_GEN_2033 & (_GEN_837 ? (_GEN_668 ? (_GEN_547 ? stq_9_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single) : io_core_dis_uops_2_bits_fp_single);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_xcpt_pf_if <= ~_GEN_2033 & (_GEN_837 ? (_GEN_668 ? (_GEN_547 ? stq_9_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if) : io_core_dis_uops_2_bits_xcpt_pf_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_xcpt_ae_if <= ~_GEN_2033 & (_GEN_837 ? (_GEN_668 ? (_GEN_547 ? stq_9_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if) : io_core_dis_uops_2_bits_xcpt_ae_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_xcpt_ma_if <= ~_GEN_2033 & (_GEN_837 ? (_GEN_668 ? (_GEN_547 ? stq_9_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if) : io_core_dis_uops_2_bits_xcpt_ma_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_bp_debug_if <= ~_GEN_2033 & (_GEN_837 ? (_GEN_668 ? (_GEN_547 ? stq_9_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if) : io_core_dis_uops_2_bits_bp_debug_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_bp_xcpt_if <= ~_GEN_2033 & (_GEN_837 ? (_GEN_668 ? (_GEN_547 ? stq_9_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if) : io_core_dis_uops_2_bits_bp_xcpt_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_addr_valid <= ~_GEN_2043 & (clear_store ? ~_GEN_1978 & _GEN_943 : ~_GEN_1727 & _GEN_943);	// @[lsu.scala:210:16, :258:33, :304:5, :851:5, :855:36, :1406:5, :1410:7, :1411:32, :1412:32, :1497:3, :1502:17, :1507:3, :1508:35, :1509:35, :1599:3, :1604:5, :1612:32, :1613:32, :1625:9, :1626:34, :1627:34]
    if (_GEN_942) begin	// @[lsu.scala:304:5, :851:5, :855:36]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          stq_9_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:210:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          stq_9_bits_addr_bits <= _GEN_296;	// @[lsu.scala:210:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_9_bits_addr_bits <= _GEN_184;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_9_bits_addr_bits <= _GEN_193;	// @[lsu.scala:210:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          stq_9_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:210:16, :242:34]
        else	// @[lsu.scala:536:61]
          stq_9_bits_addr_bits <= 40'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:710:58]
        stq_9_bits_addr_bits <= _GEN_297;	// @[lsu.scala:210:16, :770:30]
      stq_9_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:210:16, :710:58]
    end
    stq_9_bits_data_valid <= ~_GEN_2043 & (clear_store ? ~_GEN_1978 & _GEN_991 : ~_GEN_1727 & _GEN_991);	// @[lsu.scala:210:16, :258:33, :304:5, :871:5, :875:33, :1406:5, :1410:7, :1411:32, :1413:32, :1497:3, :1502:17, :1507:3, :1508:35, :1510:35, :1599:3, :1604:5, :1612:32, :1614:32, :1625:9, :1626:34, :1628:34]
    if (_GEN_990) begin	// @[lsu.scala:304:5, :871:5, :875:33]
      if (_stq_bits_data_bits_T)	// @[lsu.scala:870:37]
        stq_9_bits_data_bits <= io_core_exe_0_req_bits_data;	// @[lsu.scala:210:16]
      else	// @[lsu.scala:870:37]
        stq_9_bits_data_bits <= io_core_fp_stdata_bits_data;	// @[lsu.scala:210:16]
    end
    stq_9_bits_committed <= ~_GEN_2016 & (commit_store_2 & _GEN_1920 | (commit_store_1 ? _GEN_1872 | _GEN_1785 | _GEN_861 : _GEN_1785 | _GEN_861));	// @[lsu.scala:210:16, :304:5, :321:5, :1308:5, :1453:49, :1457:5, :1458:31, :1507:3, :1511:35, :1512:35]
    stq_9_bits_succeeded <= ~_GEN_2016 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 5'h9 | (_GEN_299 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 5'h9)) & _GEN_837 & _GEN_668 & _GEN_547 & stq_9_bits_succeeded);	// @[lsu.scala:210:16, :219:29, :304:5, :305:44, :321:5, :536:61, :768:39, :775:43, :782:45, :795:44, :1308:5, :1310:7, :1330:7, :1332:62, :1507:3, :1511:35]
    stq_10_valid <= ~_GEN_2044 & (clear_store ? ~_GEN_1980 & _GEN_801 : ~_GEN_1728 & _GEN_801);	// @[lsu.scala:210:16, :258:33, :304:5, :321:5, :1406:5, :1410:7, :1411:32, :1497:3, :1502:17, :1507:3, :1508:35, :1599:3, :1604:5, :1612:32, :1625:9, :1626:34]
    stq_10_bits_uop_is_rvc <= ~_GEN_2033 & (_GEN_838 ? (_GEN_669 ? (_GEN_548 ? stq_10_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc) : io_core_dis_uops_2_bits_is_rvc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_ctrl_fcn_dw <= ~_GEN_2033 & (_GEN_838 ? (_GEN_669 ? (_GEN_548 ? stq_10_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw) : io_core_dis_uops_2_bits_ctrl_fcn_dw);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_ctrl_is_load <= ~_GEN_2033 & (_GEN_838 ? (_GEN_669 ? (_GEN_548 ? stq_10_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load) : io_core_dis_uops_2_bits_ctrl_is_load);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_ctrl_is_sta <= ~_GEN_2033 & (_GEN_838 ? (_GEN_669 ? (_GEN_548 ? stq_10_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta) : io_core_dis_uops_2_bits_ctrl_is_sta);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_ctrl_is_std <= ~_GEN_2033 & (_GEN_838 ? (_GEN_669 ? (_GEN_548 ? stq_10_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std) : io_core_dis_uops_2_bits_ctrl_is_std);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_iw_p1_poisoned <= ~_GEN_2033 & (_GEN_838 ? (_GEN_669 ? (_GEN_548 ? stq_10_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned) : io_core_dis_uops_2_bits_iw_p1_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_iw_p2_poisoned <= ~_GEN_2033 & (_GEN_838 ? (_GEN_669 ? (_GEN_548 ? stq_10_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned) : io_core_dis_uops_2_bits_iw_p2_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_is_br <= ~_GEN_2033 & (_GEN_838 ? (_GEN_669 ? (_GEN_548 ? stq_10_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br) : io_core_dis_uops_2_bits_is_br);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_is_jalr <= ~_GEN_2033 & (_GEN_838 ? (_GEN_669 ? (_GEN_548 ? stq_10_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr) : io_core_dis_uops_2_bits_is_jalr);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_is_jal <= ~_GEN_2033 & (_GEN_838 ? (_GEN_669 ? (_GEN_548 ? stq_10_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal) : io_core_dis_uops_2_bits_is_jal);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_is_sfb <= ~_GEN_2033 & (_GEN_838 ? (_GEN_669 ? (_GEN_548 ? stq_10_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb) : io_core_dis_uops_2_bits_is_sfb);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_edge_inst <= ~_GEN_2033 & (_GEN_838 ? (_GEN_669 ? (_GEN_548 ? stq_10_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst) : io_core_dis_uops_2_bits_edge_inst);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_taken <= ~_GEN_2033 & (_GEN_838 ? (_GEN_669 ? (_GEN_548 ? stq_10_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken) : io_core_dis_uops_2_bits_taken);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    if (_GEN_2033 | ~_GEN_838)	// @[lsu.scala:304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
      stq_10_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
    else if (dis_ld_val_1) begin	// @[lsu.scala:301:85]
      if (_GEN_548) begin	// @[lsu.scala:210:16, :304:5, :321:5]
      end
      else	// @[lsu.scala:210:16, :304:5, :321:5]
        stq_10_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
    end
    else if (_GEN_645 | ~_GEN_548)	// @[lsu.scala:210:16, :304:5, :321:5, :322:39, :323:39]
      stq_10_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
    stq_10_bits_uop_prs1_busy <= ~_GEN_2033 & (_GEN_838 ? (_GEN_669 ? (_GEN_548 ? stq_10_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy) : io_core_dis_uops_2_bits_prs1_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_prs2_busy <= ~_GEN_2033 & (_GEN_838 ? (_GEN_669 ? (_GEN_548 ? stq_10_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy) : io_core_dis_uops_2_bits_prs2_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_prs3_busy <= ~_GEN_2033 & (_GEN_838 ? (_GEN_669 ? (_GEN_548 ? stq_10_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy) : io_core_dis_uops_2_bits_prs3_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_ppred_busy <= ~_GEN_2033 & _GEN_838 & _GEN_669 & _GEN_548 & stq_10_bits_uop_ppred_busy;	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_exception <= ~_GEN_2033 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 5'hA | (_GEN_838 ? (_GEN_669 ? (_GEN_548 ? stq_10_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception) : io_core_dis_uops_2_bits_exception));	// @[lsu.scala:210:16, :304:5, :305:44, :321:5, :669:32, :673:32, :719:5, :725:7, :730:58, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_bypassable <= ~_GEN_2033 & (_GEN_838 ? (_GEN_669 ? (_GEN_548 ? stq_10_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable) : io_core_dis_uops_2_bits_bypassable);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_mem_signed <= ~_GEN_2033 & (_GEN_838 ? (_GEN_669 ? (_GEN_548 ? stq_10_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed) : io_core_dis_uops_2_bits_mem_signed);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_is_fence <= ~_GEN_2033 & (_GEN_838 ? (_GEN_669 ? (_GEN_548 ? stq_10_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence) : io_core_dis_uops_2_bits_is_fence);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_is_fencei <= ~_GEN_2033 & (_GEN_838 ? (_GEN_669 ? (_GEN_548 ? stq_10_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei) : io_core_dis_uops_2_bits_is_fencei);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_is_amo <= ~_GEN_2033 & (_GEN_838 ? (_GEN_669 ? (_GEN_548 ? stq_10_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo) : io_core_dis_uops_2_bits_is_amo);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_uses_ldq <= ~_GEN_2033 & (_GEN_838 ? (_GEN_669 ? (_GEN_548 ? stq_10_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq) : io_core_dis_uops_2_bits_uses_ldq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_uses_stq <= ~_GEN_2033 & (_GEN_838 ? (_GEN_669 ? (_GEN_548 ? stq_10_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq) : io_core_dis_uops_2_bits_uses_stq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_is_sys_pc2epc <= ~_GEN_2033 & (_GEN_838 ? (_GEN_669 ? (_GEN_548 ? stq_10_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc) : io_core_dis_uops_2_bits_is_sys_pc2epc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_is_unique <= ~_GEN_2033 & (_GEN_838 ? (_GEN_669 ? (_GEN_548 ? stq_10_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique) : io_core_dis_uops_2_bits_is_unique);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_flush_on_commit <= ~_GEN_2033 & (_GEN_838 ? (_GEN_669 ? (_GEN_548 ? stq_10_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit) : io_core_dis_uops_2_bits_flush_on_commit);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_ldst_is_rs1 <= ~_GEN_2033 & (_GEN_838 ? (_GEN_669 ? (_GEN_548 ? stq_10_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1) : io_core_dis_uops_2_bits_ldst_is_rs1);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_ldst_val <= ~_GEN_2033 & (_GEN_838 ? (_GEN_669 ? (_GEN_548 ? stq_10_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val) : io_core_dis_uops_2_bits_ldst_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_frs3_en <= ~_GEN_2033 & (_GEN_838 ? (_GEN_669 ? (_GEN_548 ? stq_10_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en) : io_core_dis_uops_2_bits_frs3_en);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_fp_val <= ~_GEN_2033 & (_GEN_838 ? (_GEN_669 ? (_GEN_548 ? stq_10_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val) : io_core_dis_uops_2_bits_fp_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_fp_single <= ~_GEN_2033 & (_GEN_838 ? (_GEN_669 ? (_GEN_548 ? stq_10_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single) : io_core_dis_uops_2_bits_fp_single);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_xcpt_pf_if <= ~_GEN_2033 & (_GEN_838 ? (_GEN_669 ? (_GEN_548 ? stq_10_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if) : io_core_dis_uops_2_bits_xcpt_pf_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_xcpt_ae_if <= ~_GEN_2033 & (_GEN_838 ? (_GEN_669 ? (_GEN_548 ? stq_10_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if) : io_core_dis_uops_2_bits_xcpt_ae_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_xcpt_ma_if <= ~_GEN_2033 & (_GEN_838 ? (_GEN_669 ? (_GEN_548 ? stq_10_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if) : io_core_dis_uops_2_bits_xcpt_ma_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_bp_debug_if <= ~_GEN_2033 & (_GEN_838 ? (_GEN_669 ? (_GEN_548 ? stq_10_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if) : io_core_dis_uops_2_bits_bp_debug_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_bp_xcpt_if <= ~_GEN_2033 & (_GEN_838 ? (_GEN_669 ? (_GEN_548 ? stq_10_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if) : io_core_dis_uops_2_bits_bp_xcpt_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_addr_valid <= ~_GEN_2044 & (clear_store ? ~_GEN_1980 & _GEN_945 : ~_GEN_1728 & _GEN_945);	// @[lsu.scala:210:16, :258:33, :304:5, :851:5, :855:36, :1406:5, :1410:7, :1411:32, :1412:32, :1497:3, :1502:17, :1507:3, :1508:35, :1509:35, :1599:3, :1604:5, :1612:32, :1613:32, :1625:9, :1626:34, :1627:34]
    if (_GEN_944) begin	// @[lsu.scala:304:5, :851:5, :855:36]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          stq_10_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:210:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          stq_10_bits_addr_bits <= _GEN_296;	// @[lsu.scala:210:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_10_bits_addr_bits <= _GEN_184;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_10_bits_addr_bits <= _GEN_193;	// @[lsu.scala:210:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          stq_10_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:210:16, :242:34]
        else	// @[lsu.scala:536:61]
          stq_10_bits_addr_bits <= 40'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:710:58]
        stq_10_bits_addr_bits <= _GEN_297;	// @[lsu.scala:210:16, :770:30]
      stq_10_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:210:16, :710:58]
    end
    stq_10_bits_data_valid <= ~_GEN_2044 & (clear_store ? ~_GEN_1980 & _GEN_993 : ~_GEN_1728 & _GEN_993);	// @[lsu.scala:210:16, :258:33, :304:5, :871:5, :875:33, :1406:5, :1410:7, :1411:32, :1413:32, :1497:3, :1502:17, :1507:3, :1508:35, :1510:35, :1599:3, :1604:5, :1612:32, :1614:32, :1625:9, :1626:34, :1628:34]
    if (_GEN_992) begin	// @[lsu.scala:304:5, :871:5, :875:33]
      if (_stq_bits_data_bits_T)	// @[lsu.scala:870:37]
        stq_10_bits_data_bits <= io_core_exe_0_req_bits_data;	// @[lsu.scala:210:16]
      else	// @[lsu.scala:870:37]
        stq_10_bits_data_bits <= io_core_fp_stdata_bits_data;	// @[lsu.scala:210:16]
    end
    stq_10_bits_committed <= ~_GEN_2017 & (commit_store_2 & _GEN_1921 | (commit_store_1 ? _GEN_1873 | _GEN_1787 | _GEN_862 : _GEN_1787 | _GEN_862));	// @[lsu.scala:210:16, :304:5, :321:5, :1308:5, :1453:49, :1457:5, :1458:31, :1507:3, :1511:35, :1512:35]
    stq_10_bits_succeeded <= ~_GEN_2017 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 5'hA | (_GEN_299 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 5'hA)) & _GEN_838 & _GEN_669 & _GEN_548 & stq_10_bits_succeeded);	// @[lsu.scala:210:16, :219:29, :304:5, :305:44, :321:5, :536:61, :768:39, :775:43, :782:45, :795:44, :1308:5, :1310:7, :1330:7, :1332:62, :1507:3, :1511:35]
    stq_11_valid <= ~_GEN_2045 & (clear_store ? ~_GEN_1982 & _GEN_803 : ~_GEN_1729 & _GEN_803);	// @[lsu.scala:210:16, :258:33, :304:5, :321:5, :1406:5, :1410:7, :1411:32, :1497:3, :1502:17, :1507:3, :1508:35, :1599:3, :1604:5, :1612:32, :1625:9, :1626:34]
    stq_11_bits_uop_is_rvc <= ~_GEN_2033 & (_GEN_839 ? (_GEN_670 ? (_GEN_549 ? stq_11_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc) : io_core_dis_uops_2_bits_is_rvc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_ctrl_fcn_dw <= ~_GEN_2033 & (_GEN_839 ? (_GEN_670 ? (_GEN_549 ? stq_11_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw) : io_core_dis_uops_2_bits_ctrl_fcn_dw);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_ctrl_is_load <= ~_GEN_2033 & (_GEN_839 ? (_GEN_670 ? (_GEN_549 ? stq_11_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load) : io_core_dis_uops_2_bits_ctrl_is_load);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_ctrl_is_sta <= ~_GEN_2033 & (_GEN_839 ? (_GEN_670 ? (_GEN_549 ? stq_11_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta) : io_core_dis_uops_2_bits_ctrl_is_sta);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_ctrl_is_std <= ~_GEN_2033 & (_GEN_839 ? (_GEN_670 ? (_GEN_549 ? stq_11_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std) : io_core_dis_uops_2_bits_ctrl_is_std);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_iw_p1_poisoned <= ~_GEN_2033 & (_GEN_839 ? (_GEN_670 ? (_GEN_549 ? stq_11_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned) : io_core_dis_uops_2_bits_iw_p1_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_iw_p2_poisoned <= ~_GEN_2033 & (_GEN_839 ? (_GEN_670 ? (_GEN_549 ? stq_11_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned) : io_core_dis_uops_2_bits_iw_p2_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_is_br <= ~_GEN_2033 & (_GEN_839 ? (_GEN_670 ? (_GEN_549 ? stq_11_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br) : io_core_dis_uops_2_bits_is_br);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_is_jalr <= ~_GEN_2033 & (_GEN_839 ? (_GEN_670 ? (_GEN_549 ? stq_11_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr) : io_core_dis_uops_2_bits_is_jalr);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_is_jal <= ~_GEN_2033 & (_GEN_839 ? (_GEN_670 ? (_GEN_549 ? stq_11_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal) : io_core_dis_uops_2_bits_is_jal);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_is_sfb <= ~_GEN_2033 & (_GEN_839 ? (_GEN_670 ? (_GEN_549 ? stq_11_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb) : io_core_dis_uops_2_bits_is_sfb);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_edge_inst <= ~_GEN_2033 & (_GEN_839 ? (_GEN_670 ? (_GEN_549 ? stq_11_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst) : io_core_dis_uops_2_bits_edge_inst);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_taken <= ~_GEN_2033 & (_GEN_839 ? (_GEN_670 ? (_GEN_549 ? stq_11_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken) : io_core_dis_uops_2_bits_taken);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    if (_GEN_2033 | ~_GEN_839)	// @[lsu.scala:304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
      stq_11_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
    else if (dis_ld_val_1) begin	// @[lsu.scala:301:85]
      if (_GEN_549) begin	// @[lsu.scala:210:16, :304:5, :321:5]
      end
      else	// @[lsu.scala:210:16, :304:5, :321:5]
        stq_11_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
    end
    else if (_GEN_646 | ~_GEN_549)	// @[lsu.scala:210:16, :304:5, :321:5, :322:39, :323:39]
      stq_11_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
    stq_11_bits_uop_prs1_busy <= ~_GEN_2033 & (_GEN_839 ? (_GEN_670 ? (_GEN_549 ? stq_11_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy) : io_core_dis_uops_2_bits_prs1_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_prs2_busy <= ~_GEN_2033 & (_GEN_839 ? (_GEN_670 ? (_GEN_549 ? stq_11_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy) : io_core_dis_uops_2_bits_prs2_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_prs3_busy <= ~_GEN_2033 & (_GEN_839 ? (_GEN_670 ? (_GEN_549 ? stq_11_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy) : io_core_dis_uops_2_bits_prs3_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_ppred_busy <= ~_GEN_2033 & _GEN_839 & _GEN_670 & _GEN_549 & stq_11_bits_uop_ppred_busy;	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_exception <= ~_GEN_2033 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 5'hB | (_GEN_839 ? (_GEN_670 ? (_GEN_549 ? stq_11_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception) : io_core_dis_uops_2_bits_exception));	// @[lsu.scala:210:16, :304:5, :305:44, :321:5, :669:32, :673:32, :719:5, :725:7, :730:58, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_bypassable <= ~_GEN_2033 & (_GEN_839 ? (_GEN_670 ? (_GEN_549 ? stq_11_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable) : io_core_dis_uops_2_bits_bypassable);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_mem_signed <= ~_GEN_2033 & (_GEN_839 ? (_GEN_670 ? (_GEN_549 ? stq_11_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed) : io_core_dis_uops_2_bits_mem_signed);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_is_fence <= ~_GEN_2033 & (_GEN_839 ? (_GEN_670 ? (_GEN_549 ? stq_11_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence) : io_core_dis_uops_2_bits_is_fence);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_is_fencei <= ~_GEN_2033 & (_GEN_839 ? (_GEN_670 ? (_GEN_549 ? stq_11_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei) : io_core_dis_uops_2_bits_is_fencei);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_is_amo <= ~_GEN_2033 & (_GEN_839 ? (_GEN_670 ? (_GEN_549 ? stq_11_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo) : io_core_dis_uops_2_bits_is_amo);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_uses_ldq <= ~_GEN_2033 & (_GEN_839 ? (_GEN_670 ? (_GEN_549 ? stq_11_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq) : io_core_dis_uops_2_bits_uses_ldq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_uses_stq <= ~_GEN_2033 & (_GEN_839 ? (_GEN_670 ? (_GEN_549 ? stq_11_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq) : io_core_dis_uops_2_bits_uses_stq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_is_sys_pc2epc <= ~_GEN_2033 & (_GEN_839 ? (_GEN_670 ? (_GEN_549 ? stq_11_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc) : io_core_dis_uops_2_bits_is_sys_pc2epc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_is_unique <= ~_GEN_2033 & (_GEN_839 ? (_GEN_670 ? (_GEN_549 ? stq_11_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique) : io_core_dis_uops_2_bits_is_unique);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_flush_on_commit <= ~_GEN_2033 & (_GEN_839 ? (_GEN_670 ? (_GEN_549 ? stq_11_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit) : io_core_dis_uops_2_bits_flush_on_commit);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_ldst_is_rs1 <= ~_GEN_2033 & (_GEN_839 ? (_GEN_670 ? (_GEN_549 ? stq_11_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1) : io_core_dis_uops_2_bits_ldst_is_rs1);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_ldst_val <= ~_GEN_2033 & (_GEN_839 ? (_GEN_670 ? (_GEN_549 ? stq_11_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val) : io_core_dis_uops_2_bits_ldst_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_frs3_en <= ~_GEN_2033 & (_GEN_839 ? (_GEN_670 ? (_GEN_549 ? stq_11_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en) : io_core_dis_uops_2_bits_frs3_en);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_fp_val <= ~_GEN_2033 & (_GEN_839 ? (_GEN_670 ? (_GEN_549 ? stq_11_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val) : io_core_dis_uops_2_bits_fp_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_fp_single <= ~_GEN_2033 & (_GEN_839 ? (_GEN_670 ? (_GEN_549 ? stq_11_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single) : io_core_dis_uops_2_bits_fp_single);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_xcpt_pf_if <= ~_GEN_2033 & (_GEN_839 ? (_GEN_670 ? (_GEN_549 ? stq_11_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if) : io_core_dis_uops_2_bits_xcpt_pf_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_xcpt_ae_if <= ~_GEN_2033 & (_GEN_839 ? (_GEN_670 ? (_GEN_549 ? stq_11_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if) : io_core_dis_uops_2_bits_xcpt_ae_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_xcpt_ma_if <= ~_GEN_2033 & (_GEN_839 ? (_GEN_670 ? (_GEN_549 ? stq_11_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if) : io_core_dis_uops_2_bits_xcpt_ma_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_bp_debug_if <= ~_GEN_2033 & (_GEN_839 ? (_GEN_670 ? (_GEN_549 ? stq_11_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if) : io_core_dis_uops_2_bits_bp_debug_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_bp_xcpt_if <= ~_GEN_2033 & (_GEN_839 ? (_GEN_670 ? (_GEN_549 ? stq_11_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if) : io_core_dis_uops_2_bits_bp_xcpt_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_addr_valid <= ~_GEN_2045 & (clear_store ? ~_GEN_1982 & _GEN_947 : ~_GEN_1729 & _GEN_947);	// @[lsu.scala:210:16, :258:33, :304:5, :851:5, :855:36, :1406:5, :1410:7, :1411:32, :1412:32, :1497:3, :1502:17, :1507:3, :1508:35, :1509:35, :1599:3, :1604:5, :1612:32, :1613:32, :1625:9, :1626:34, :1627:34]
    if (_GEN_946) begin	// @[lsu.scala:304:5, :851:5, :855:36]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          stq_11_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:210:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          stq_11_bits_addr_bits <= _GEN_296;	// @[lsu.scala:210:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_11_bits_addr_bits <= _GEN_184;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_11_bits_addr_bits <= _GEN_193;	// @[lsu.scala:210:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          stq_11_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:210:16, :242:34]
        else	// @[lsu.scala:536:61]
          stq_11_bits_addr_bits <= 40'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:710:58]
        stq_11_bits_addr_bits <= _GEN_297;	// @[lsu.scala:210:16, :770:30]
      stq_11_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:210:16, :710:58]
    end
    stq_11_bits_data_valid <= ~_GEN_2045 & (clear_store ? ~_GEN_1982 & _GEN_995 : ~_GEN_1729 & _GEN_995);	// @[lsu.scala:210:16, :258:33, :304:5, :871:5, :875:33, :1406:5, :1410:7, :1411:32, :1413:32, :1497:3, :1502:17, :1507:3, :1508:35, :1510:35, :1599:3, :1604:5, :1612:32, :1614:32, :1625:9, :1626:34, :1628:34]
    if (_GEN_994) begin	// @[lsu.scala:304:5, :871:5, :875:33]
      if (_stq_bits_data_bits_T)	// @[lsu.scala:870:37]
        stq_11_bits_data_bits <= io_core_exe_0_req_bits_data;	// @[lsu.scala:210:16]
      else	// @[lsu.scala:870:37]
        stq_11_bits_data_bits <= io_core_fp_stdata_bits_data;	// @[lsu.scala:210:16]
    end
    stq_11_bits_committed <= ~_GEN_2018 & (commit_store_2 & _GEN_1922 | (commit_store_1 ? _GEN_1874 | _GEN_1789 | _GEN_863 : _GEN_1789 | _GEN_863));	// @[lsu.scala:210:16, :304:5, :321:5, :1308:5, :1453:49, :1457:5, :1458:31, :1507:3, :1511:35, :1512:35]
    stq_11_bits_succeeded <= ~_GEN_2018 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 5'hB | (_GEN_299 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 5'hB)) & _GEN_839 & _GEN_670 & _GEN_549 & stq_11_bits_succeeded);	// @[lsu.scala:210:16, :219:29, :304:5, :305:44, :321:5, :536:61, :768:39, :775:43, :782:45, :795:44, :1308:5, :1310:7, :1330:7, :1332:62, :1507:3, :1511:35]
    stq_12_valid <= ~_GEN_2046 & (clear_store ? ~_GEN_1984 & _GEN_805 : ~_GEN_1730 & _GEN_805);	// @[lsu.scala:210:16, :258:33, :304:5, :321:5, :1406:5, :1410:7, :1411:32, :1497:3, :1502:17, :1507:3, :1508:35, :1599:3, :1604:5, :1612:32, :1625:9, :1626:34]
    stq_12_bits_uop_is_rvc <= ~_GEN_2033 & (_GEN_840 ? (_GEN_671 ? (_GEN_550 ? stq_12_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc) : io_core_dis_uops_2_bits_is_rvc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_ctrl_fcn_dw <= ~_GEN_2033 & (_GEN_840 ? (_GEN_671 ? (_GEN_550 ? stq_12_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw) : io_core_dis_uops_2_bits_ctrl_fcn_dw);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_ctrl_is_load <= ~_GEN_2033 & (_GEN_840 ? (_GEN_671 ? (_GEN_550 ? stq_12_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load) : io_core_dis_uops_2_bits_ctrl_is_load);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_ctrl_is_sta <= ~_GEN_2033 & (_GEN_840 ? (_GEN_671 ? (_GEN_550 ? stq_12_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta) : io_core_dis_uops_2_bits_ctrl_is_sta);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_ctrl_is_std <= ~_GEN_2033 & (_GEN_840 ? (_GEN_671 ? (_GEN_550 ? stq_12_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std) : io_core_dis_uops_2_bits_ctrl_is_std);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_iw_p1_poisoned <= ~_GEN_2033 & (_GEN_840 ? (_GEN_671 ? (_GEN_550 ? stq_12_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned) : io_core_dis_uops_2_bits_iw_p1_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_iw_p2_poisoned <= ~_GEN_2033 & (_GEN_840 ? (_GEN_671 ? (_GEN_550 ? stq_12_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned) : io_core_dis_uops_2_bits_iw_p2_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_is_br <= ~_GEN_2033 & (_GEN_840 ? (_GEN_671 ? (_GEN_550 ? stq_12_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br) : io_core_dis_uops_2_bits_is_br);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_is_jalr <= ~_GEN_2033 & (_GEN_840 ? (_GEN_671 ? (_GEN_550 ? stq_12_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr) : io_core_dis_uops_2_bits_is_jalr);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_is_jal <= ~_GEN_2033 & (_GEN_840 ? (_GEN_671 ? (_GEN_550 ? stq_12_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal) : io_core_dis_uops_2_bits_is_jal);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_is_sfb <= ~_GEN_2033 & (_GEN_840 ? (_GEN_671 ? (_GEN_550 ? stq_12_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb) : io_core_dis_uops_2_bits_is_sfb);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_edge_inst <= ~_GEN_2033 & (_GEN_840 ? (_GEN_671 ? (_GEN_550 ? stq_12_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst) : io_core_dis_uops_2_bits_edge_inst);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_taken <= ~_GEN_2033 & (_GEN_840 ? (_GEN_671 ? (_GEN_550 ? stq_12_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken) : io_core_dis_uops_2_bits_taken);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    if (_GEN_2033 | ~_GEN_840)	// @[lsu.scala:304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
      stq_12_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
    else if (dis_ld_val_1) begin	// @[lsu.scala:301:85]
      if (_GEN_550) begin	// @[lsu.scala:210:16, :304:5, :321:5]
      end
      else	// @[lsu.scala:210:16, :304:5, :321:5]
        stq_12_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
    end
    else if (_GEN_647 | ~_GEN_550)	// @[lsu.scala:210:16, :304:5, :321:5, :322:39, :323:39]
      stq_12_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
    stq_12_bits_uop_prs1_busy <= ~_GEN_2033 & (_GEN_840 ? (_GEN_671 ? (_GEN_550 ? stq_12_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy) : io_core_dis_uops_2_bits_prs1_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_prs2_busy <= ~_GEN_2033 & (_GEN_840 ? (_GEN_671 ? (_GEN_550 ? stq_12_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy) : io_core_dis_uops_2_bits_prs2_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_prs3_busy <= ~_GEN_2033 & (_GEN_840 ? (_GEN_671 ? (_GEN_550 ? stq_12_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy) : io_core_dis_uops_2_bits_prs3_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_ppred_busy <= ~_GEN_2033 & _GEN_840 & _GEN_671 & _GEN_550 & stq_12_bits_uop_ppred_busy;	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_exception <= ~_GEN_2033 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 5'hC | (_GEN_840 ? (_GEN_671 ? (_GEN_550 ? stq_12_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception) : io_core_dis_uops_2_bits_exception));	// @[lsu.scala:210:16, :304:5, :305:44, :321:5, :669:32, :673:32, :719:5, :725:7, :730:58, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_bypassable <= ~_GEN_2033 & (_GEN_840 ? (_GEN_671 ? (_GEN_550 ? stq_12_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable) : io_core_dis_uops_2_bits_bypassable);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_mem_signed <= ~_GEN_2033 & (_GEN_840 ? (_GEN_671 ? (_GEN_550 ? stq_12_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed) : io_core_dis_uops_2_bits_mem_signed);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_is_fence <= ~_GEN_2033 & (_GEN_840 ? (_GEN_671 ? (_GEN_550 ? stq_12_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence) : io_core_dis_uops_2_bits_is_fence);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_is_fencei <= ~_GEN_2033 & (_GEN_840 ? (_GEN_671 ? (_GEN_550 ? stq_12_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei) : io_core_dis_uops_2_bits_is_fencei);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_is_amo <= ~_GEN_2033 & (_GEN_840 ? (_GEN_671 ? (_GEN_550 ? stq_12_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo) : io_core_dis_uops_2_bits_is_amo);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_uses_ldq <= ~_GEN_2033 & (_GEN_840 ? (_GEN_671 ? (_GEN_550 ? stq_12_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq) : io_core_dis_uops_2_bits_uses_ldq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_uses_stq <= ~_GEN_2033 & (_GEN_840 ? (_GEN_671 ? (_GEN_550 ? stq_12_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq) : io_core_dis_uops_2_bits_uses_stq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_is_sys_pc2epc <= ~_GEN_2033 & (_GEN_840 ? (_GEN_671 ? (_GEN_550 ? stq_12_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc) : io_core_dis_uops_2_bits_is_sys_pc2epc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_is_unique <= ~_GEN_2033 & (_GEN_840 ? (_GEN_671 ? (_GEN_550 ? stq_12_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique) : io_core_dis_uops_2_bits_is_unique);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_flush_on_commit <= ~_GEN_2033 & (_GEN_840 ? (_GEN_671 ? (_GEN_550 ? stq_12_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit) : io_core_dis_uops_2_bits_flush_on_commit);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_ldst_is_rs1 <= ~_GEN_2033 & (_GEN_840 ? (_GEN_671 ? (_GEN_550 ? stq_12_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1) : io_core_dis_uops_2_bits_ldst_is_rs1);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_ldst_val <= ~_GEN_2033 & (_GEN_840 ? (_GEN_671 ? (_GEN_550 ? stq_12_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val) : io_core_dis_uops_2_bits_ldst_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_frs3_en <= ~_GEN_2033 & (_GEN_840 ? (_GEN_671 ? (_GEN_550 ? stq_12_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en) : io_core_dis_uops_2_bits_frs3_en);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_fp_val <= ~_GEN_2033 & (_GEN_840 ? (_GEN_671 ? (_GEN_550 ? stq_12_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val) : io_core_dis_uops_2_bits_fp_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_fp_single <= ~_GEN_2033 & (_GEN_840 ? (_GEN_671 ? (_GEN_550 ? stq_12_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single) : io_core_dis_uops_2_bits_fp_single);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_xcpt_pf_if <= ~_GEN_2033 & (_GEN_840 ? (_GEN_671 ? (_GEN_550 ? stq_12_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if) : io_core_dis_uops_2_bits_xcpt_pf_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_xcpt_ae_if <= ~_GEN_2033 & (_GEN_840 ? (_GEN_671 ? (_GEN_550 ? stq_12_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if) : io_core_dis_uops_2_bits_xcpt_ae_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_xcpt_ma_if <= ~_GEN_2033 & (_GEN_840 ? (_GEN_671 ? (_GEN_550 ? stq_12_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if) : io_core_dis_uops_2_bits_xcpt_ma_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_bp_debug_if <= ~_GEN_2033 & (_GEN_840 ? (_GEN_671 ? (_GEN_550 ? stq_12_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if) : io_core_dis_uops_2_bits_bp_debug_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_bp_xcpt_if <= ~_GEN_2033 & (_GEN_840 ? (_GEN_671 ? (_GEN_550 ? stq_12_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if) : io_core_dis_uops_2_bits_bp_xcpt_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_addr_valid <= ~_GEN_2046 & (clear_store ? ~_GEN_1984 & _GEN_949 : ~_GEN_1730 & _GEN_949);	// @[lsu.scala:210:16, :258:33, :304:5, :851:5, :855:36, :1406:5, :1410:7, :1411:32, :1412:32, :1497:3, :1502:17, :1507:3, :1508:35, :1509:35, :1599:3, :1604:5, :1612:32, :1613:32, :1625:9, :1626:34, :1627:34]
    if (_GEN_948) begin	// @[lsu.scala:304:5, :851:5, :855:36]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          stq_12_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:210:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          stq_12_bits_addr_bits <= _GEN_296;	// @[lsu.scala:210:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_12_bits_addr_bits <= _GEN_184;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_12_bits_addr_bits <= _GEN_193;	// @[lsu.scala:210:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          stq_12_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:210:16, :242:34]
        else	// @[lsu.scala:536:61]
          stq_12_bits_addr_bits <= 40'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:710:58]
        stq_12_bits_addr_bits <= _GEN_297;	// @[lsu.scala:210:16, :770:30]
      stq_12_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:210:16, :710:58]
    end
    stq_12_bits_data_valid <= ~_GEN_2046 & (clear_store ? ~_GEN_1984 & _GEN_997 : ~_GEN_1730 & _GEN_997);	// @[lsu.scala:210:16, :258:33, :304:5, :871:5, :875:33, :1406:5, :1410:7, :1411:32, :1413:32, :1497:3, :1502:17, :1507:3, :1508:35, :1510:35, :1599:3, :1604:5, :1612:32, :1614:32, :1625:9, :1626:34, :1628:34]
    if (_GEN_996) begin	// @[lsu.scala:304:5, :871:5, :875:33]
      if (_stq_bits_data_bits_T)	// @[lsu.scala:870:37]
        stq_12_bits_data_bits <= io_core_exe_0_req_bits_data;	// @[lsu.scala:210:16]
      else	// @[lsu.scala:870:37]
        stq_12_bits_data_bits <= io_core_fp_stdata_bits_data;	// @[lsu.scala:210:16]
    end
    stq_12_bits_committed <= ~_GEN_2019 & (commit_store_2 & _GEN_1923 | (commit_store_1 ? _GEN_1875 | _GEN_1791 | _GEN_864 : _GEN_1791 | _GEN_864));	// @[lsu.scala:210:16, :304:5, :321:5, :1308:5, :1453:49, :1457:5, :1458:31, :1507:3, :1511:35, :1512:35]
    stq_12_bits_succeeded <= ~_GEN_2019 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 5'hC | (_GEN_299 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 5'hC)) & _GEN_840 & _GEN_671 & _GEN_550 & stq_12_bits_succeeded);	// @[lsu.scala:210:16, :219:29, :304:5, :305:44, :321:5, :536:61, :768:39, :775:43, :782:45, :795:44, :1308:5, :1310:7, :1330:7, :1332:62, :1507:3, :1511:35]
    stq_13_valid <= ~_GEN_2047 & (clear_store ? ~_GEN_1986 & _GEN_807 : ~_GEN_1731 & _GEN_807);	// @[lsu.scala:210:16, :258:33, :304:5, :321:5, :1406:5, :1410:7, :1411:32, :1497:3, :1502:17, :1507:3, :1508:35, :1599:3, :1604:5, :1612:32, :1625:9, :1626:34]
    stq_13_bits_uop_is_rvc <= ~_GEN_2033 & (_GEN_841 ? (_GEN_672 ? (_GEN_551 ? stq_13_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc) : io_core_dis_uops_2_bits_is_rvc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_ctrl_fcn_dw <= ~_GEN_2033 & (_GEN_841 ? (_GEN_672 ? (_GEN_551 ? stq_13_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw) : io_core_dis_uops_2_bits_ctrl_fcn_dw);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_ctrl_is_load <= ~_GEN_2033 & (_GEN_841 ? (_GEN_672 ? (_GEN_551 ? stq_13_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load) : io_core_dis_uops_2_bits_ctrl_is_load);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_ctrl_is_sta <= ~_GEN_2033 & (_GEN_841 ? (_GEN_672 ? (_GEN_551 ? stq_13_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta) : io_core_dis_uops_2_bits_ctrl_is_sta);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_ctrl_is_std <= ~_GEN_2033 & (_GEN_841 ? (_GEN_672 ? (_GEN_551 ? stq_13_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std) : io_core_dis_uops_2_bits_ctrl_is_std);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_iw_p1_poisoned <= ~_GEN_2033 & (_GEN_841 ? (_GEN_672 ? (_GEN_551 ? stq_13_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned) : io_core_dis_uops_2_bits_iw_p1_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_iw_p2_poisoned <= ~_GEN_2033 & (_GEN_841 ? (_GEN_672 ? (_GEN_551 ? stq_13_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned) : io_core_dis_uops_2_bits_iw_p2_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_is_br <= ~_GEN_2033 & (_GEN_841 ? (_GEN_672 ? (_GEN_551 ? stq_13_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br) : io_core_dis_uops_2_bits_is_br);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_is_jalr <= ~_GEN_2033 & (_GEN_841 ? (_GEN_672 ? (_GEN_551 ? stq_13_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr) : io_core_dis_uops_2_bits_is_jalr);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_is_jal <= ~_GEN_2033 & (_GEN_841 ? (_GEN_672 ? (_GEN_551 ? stq_13_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal) : io_core_dis_uops_2_bits_is_jal);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_is_sfb <= ~_GEN_2033 & (_GEN_841 ? (_GEN_672 ? (_GEN_551 ? stq_13_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb) : io_core_dis_uops_2_bits_is_sfb);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_edge_inst <= ~_GEN_2033 & (_GEN_841 ? (_GEN_672 ? (_GEN_551 ? stq_13_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst) : io_core_dis_uops_2_bits_edge_inst);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_taken <= ~_GEN_2033 & (_GEN_841 ? (_GEN_672 ? (_GEN_551 ? stq_13_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken) : io_core_dis_uops_2_bits_taken);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    if (_GEN_2033 | ~_GEN_841)	// @[lsu.scala:304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
      stq_13_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
    else if (dis_ld_val_1) begin	// @[lsu.scala:301:85]
      if (_GEN_551) begin	// @[lsu.scala:210:16, :304:5, :321:5]
      end
      else	// @[lsu.scala:210:16, :304:5, :321:5]
        stq_13_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
    end
    else if (_GEN_648 | ~_GEN_551)	// @[lsu.scala:210:16, :304:5, :321:5, :322:39, :323:39]
      stq_13_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
    stq_13_bits_uop_prs1_busy <= ~_GEN_2033 & (_GEN_841 ? (_GEN_672 ? (_GEN_551 ? stq_13_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy) : io_core_dis_uops_2_bits_prs1_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_prs2_busy <= ~_GEN_2033 & (_GEN_841 ? (_GEN_672 ? (_GEN_551 ? stq_13_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy) : io_core_dis_uops_2_bits_prs2_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_prs3_busy <= ~_GEN_2033 & (_GEN_841 ? (_GEN_672 ? (_GEN_551 ? stq_13_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy) : io_core_dis_uops_2_bits_prs3_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_ppred_busy <= ~_GEN_2033 & _GEN_841 & _GEN_672 & _GEN_551 & stq_13_bits_uop_ppred_busy;	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_exception <= ~_GEN_2033 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 5'hD | (_GEN_841 ? (_GEN_672 ? (_GEN_551 ? stq_13_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception) : io_core_dis_uops_2_bits_exception));	// @[lsu.scala:210:16, :304:5, :305:44, :321:5, :669:32, :673:32, :719:5, :725:7, :730:58, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_bypassable <= ~_GEN_2033 & (_GEN_841 ? (_GEN_672 ? (_GEN_551 ? stq_13_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable) : io_core_dis_uops_2_bits_bypassable);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_mem_signed <= ~_GEN_2033 & (_GEN_841 ? (_GEN_672 ? (_GEN_551 ? stq_13_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed) : io_core_dis_uops_2_bits_mem_signed);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_is_fence <= ~_GEN_2033 & (_GEN_841 ? (_GEN_672 ? (_GEN_551 ? stq_13_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence) : io_core_dis_uops_2_bits_is_fence);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_is_fencei <= ~_GEN_2033 & (_GEN_841 ? (_GEN_672 ? (_GEN_551 ? stq_13_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei) : io_core_dis_uops_2_bits_is_fencei);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_is_amo <= ~_GEN_2033 & (_GEN_841 ? (_GEN_672 ? (_GEN_551 ? stq_13_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo) : io_core_dis_uops_2_bits_is_amo);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_uses_ldq <= ~_GEN_2033 & (_GEN_841 ? (_GEN_672 ? (_GEN_551 ? stq_13_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq) : io_core_dis_uops_2_bits_uses_ldq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_uses_stq <= ~_GEN_2033 & (_GEN_841 ? (_GEN_672 ? (_GEN_551 ? stq_13_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq) : io_core_dis_uops_2_bits_uses_stq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_is_sys_pc2epc <= ~_GEN_2033 & (_GEN_841 ? (_GEN_672 ? (_GEN_551 ? stq_13_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc) : io_core_dis_uops_2_bits_is_sys_pc2epc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_is_unique <= ~_GEN_2033 & (_GEN_841 ? (_GEN_672 ? (_GEN_551 ? stq_13_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique) : io_core_dis_uops_2_bits_is_unique);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_flush_on_commit <= ~_GEN_2033 & (_GEN_841 ? (_GEN_672 ? (_GEN_551 ? stq_13_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit) : io_core_dis_uops_2_bits_flush_on_commit);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_ldst_is_rs1 <= ~_GEN_2033 & (_GEN_841 ? (_GEN_672 ? (_GEN_551 ? stq_13_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1) : io_core_dis_uops_2_bits_ldst_is_rs1);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_ldst_val <= ~_GEN_2033 & (_GEN_841 ? (_GEN_672 ? (_GEN_551 ? stq_13_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val) : io_core_dis_uops_2_bits_ldst_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_frs3_en <= ~_GEN_2033 & (_GEN_841 ? (_GEN_672 ? (_GEN_551 ? stq_13_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en) : io_core_dis_uops_2_bits_frs3_en);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_fp_val <= ~_GEN_2033 & (_GEN_841 ? (_GEN_672 ? (_GEN_551 ? stq_13_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val) : io_core_dis_uops_2_bits_fp_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_fp_single <= ~_GEN_2033 & (_GEN_841 ? (_GEN_672 ? (_GEN_551 ? stq_13_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single) : io_core_dis_uops_2_bits_fp_single);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_xcpt_pf_if <= ~_GEN_2033 & (_GEN_841 ? (_GEN_672 ? (_GEN_551 ? stq_13_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if) : io_core_dis_uops_2_bits_xcpt_pf_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_xcpt_ae_if <= ~_GEN_2033 & (_GEN_841 ? (_GEN_672 ? (_GEN_551 ? stq_13_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if) : io_core_dis_uops_2_bits_xcpt_ae_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_xcpt_ma_if <= ~_GEN_2033 & (_GEN_841 ? (_GEN_672 ? (_GEN_551 ? stq_13_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if) : io_core_dis_uops_2_bits_xcpt_ma_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_bp_debug_if <= ~_GEN_2033 & (_GEN_841 ? (_GEN_672 ? (_GEN_551 ? stq_13_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if) : io_core_dis_uops_2_bits_bp_debug_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_bp_xcpt_if <= ~_GEN_2033 & (_GEN_841 ? (_GEN_672 ? (_GEN_551 ? stq_13_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if) : io_core_dis_uops_2_bits_bp_xcpt_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_addr_valid <= ~_GEN_2047 & (clear_store ? ~_GEN_1986 & _GEN_951 : ~_GEN_1731 & _GEN_951);	// @[lsu.scala:210:16, :258:33, :304:5, :851:5, :855:36, :1406:5, :1410:7, :1411:32, :1412:32, :1497:3, :1502:17, :1507:3, :1508:35, :1509:35, :1599:3, :1604:5, :1612:32, :1613:32, :1625:9, :1626:34, :1627:34]
    if (_GEN_950) begin	// @[lsu.scala:304:5, :851:5, :855:36]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          stq_13_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:210:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          stq_13_bits_addr_bits <= _GEN_296;	// @[lsu.scala:210:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_13_bits_addr_bits <= _GEN_184;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_13_bits_addr_bits <= _GEN_193;	// @[lsu.scala:210:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          stq_13_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:210:16, :242:34]
        else	// @[lsu.scala:536:61]
          stq_13_bits_addr_bits <= 40'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:710:58]
        stq_13_bits_addr_bits <= _GEN_297;	// @[lsu.scala:210:16, :770:30]
      stq_13_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:210:16, :710:58]
    end
    stq_13_bits_data_valid <= ~_GEN_2047 & (clear_store ? ~_GEN_1986 & _GEN_999 : ~_GEN_1731 & _GEN_999);	// @[lsu.scala:210:16, :258:33, :304:5, :871:5, :875:33, :1406:5, :1410:7, :1411:32, :1413:32, :1497:3, :1502:17, :1507:3, :1508:35, :1510:35, :1599:3, :1604:5, :1612:32, :1614:32, :1625:9, :1626:34, :1628:34]
    if (_GEN_998) begin	// @[lsu.scala:304:5, :871:5, :875:33]
      if (_stq_bits_data_bits_T)	// @[lsu.scala:870:37]
        stq_13_bits_data_bits <= io_core_exe_0_req_bits_data;	// @[lsu.scala:210:16]
      else	// @[lsu.scala:870:37]
        stq_13_bits_data_bits <= io_core_fp_stdata_bits_data;	// @[lsu.scala:210:16]
    end
    stq_13_bits_committed <= ~_GEN_2020 & (commit_store_2 & _GEN_1924 | (commit_store_1 ? _GEN_1876 | _GEN_1793 | _GEN_865 : _GEN_1793 | _GEN_865));	// @[lsu.scala:210:16, :304:5, :321:5, :1308:5, :1453:49, :1457:5, :1458:31, :1507:3, :1511:35, :1512:35]
    stq_13_bits_succeeded <= ~_GEN_2020 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 5'hD | (_GEN_299 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 5'hD)) & _GEN_841 & _GEN_672 & _GEN_551 & stq_13_bits_succeeded);	// @[lsu.scala:210:16, :219:29, :304:5, :305:44, :321:5, :536:61, :768:39, :775:43, :782:45, :795:44, :1308:5, :1310:7, :1330:7, :1332:62, :1507:3, :1511:35]
    stq_14_valid <= ~_GEN_2048 & (clear_store ? ~_GEN_1988 & _GEN_809 : ~_GEN_1732 & _GEN_809);	// @[lsu.scala:210:16, :258:33, :304:5, :321:5, :1406:5, :1410:7, :1411:32, :1497:3, :1502:17, :1507:3, :1508:35, :1599:3, :1604:5, :1612:32, :1625:9, :1626:34]
    stq_14_bits_uop_is_rvc <= ~_GEN_2033 & (_GEN_842 ? (_GEN_673 ? (_GEN_552 ? stq_14_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc) : io_core_dis_uops_2_bits_is_rvc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_ctrl_fcn_dw <= ~_GEN_2033 & (_GEN_842 ? (_GEN_673 ? (_GEN_552 ? stq_14_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw) : io_core_dis_uops_2_bits_ctrl_fcn_dw);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_ctrl_is_load <= ~_GEN_2033 & (_GEN_842 ? (_GEN_673 ? (_GEN_552 ? stq_14_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load) : io_core_dis_uops_2_bits_ctrl_is_load);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_ctrl_is_sta <= ~_GEN_2033 & (_GEN_842 ? (_GEN_673 ? (_GEN_552 ? stq_14_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta) : io_core_dis_uops_2_bits_ctrl_is_sta);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_ctrl_is_std <= ~_GEN_2033 & (_GEN_842 ? (_GEN_673 ? (_GEN_552 ? stq_14_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std) : io_core_dis_uops_2_bits_ctrl_is_std);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_iw_p1_poisoned <= ~_GEN_2033 & (_GEN_842 ? (_GEN_673 ? (_GEN_552 ? stq_14_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned) : io_core_dis_uops_2_bits_iw_p1_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_iw_p2_poisoned <= ~_GEN_2033 & (_GEN_842 ? (_GEN_673 ? (_GEN_552 ? stq_14_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned) : io_core_dis_uops_2_bits_iw_p2_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_is_br <= ~_GEN_2033 & (_GEN_842 ? (_GEN_673 ? (_GEN_552 ? stq_14_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br) : io_core_dis_uops_2_bits_is_br);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_is_jalr <= ~_GEN_2033 & (_GEN_842 ? (_GEN_673 ? (_GEN_552 ? stq_14_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr) : io_core_dis_uops_2_bits_is_jalr);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_is_jal <= ~_GEN_2033 & (_GEN_842 ? (_GEN_673 ? (_GEN_552 ? stq_14_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal) : io_core_dis_uops_2_bits_is_jal);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_is_sfb <= ~_GEN_2033 & (_GEN_842 ? (_GEN_673 ? (_GEN_552 ? stq_14_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb) : io_core_dis_uops_2_bits_is_sfb);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_edge_inst <= ~_GEN_2033 & (_GEN_842 ? (_GEN_673 ? (_GEN_552 ? stq_14_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst) : io_core_dis_uops_2_bits_edge_inst);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_taken <= ~_GEN_2033 & (_GEN_842 ? (_GEN_673 ? (_GEN_552 ? stq_14_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken) : io_core_dis_uops_2_bits_taken);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    if (_GEN_2033 | ~_GEN_842)	// @[lsu.scala:304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
      stq_14_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
    else if (dis_ld_val_1) begin	// @[lsu.scala:301:85]
      if (_GEN_552) begin	// @[lsu.scala:210:16, :304:5, :321:5]
      end
      else	// @[lsu.scala:210:16, :304:5, :321:5]
        stq_14_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
    end
    else if (_GEN_649 | ~_GEN_552)	// @[lsu.scala:210:16, :304:5, :321:5, :322:39, :323:39]
      stq_14_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
    stq_14_bits_uop_prs1_busy <= ~_GEN_2033 & (_GEN_842 ? (_GEN_673 ? (_GEN_552 ? stq_14_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy) : io_core_dis_uops_2_bits_prs1_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_prs2_busy <= ~_GEN_2033 & (_GEN_842 ? (_GEN_673 ? (_GEN_552 ? stq_14_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy) : io_core_dis_uops_2_bits_prs2_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_prs3_busy <= ~_GEN_2033 & (_GEN_842 ? (_GEN_673 ? (_GEN_552 ? stq_14_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy) : io_core_dis_uops_2_bits_prs3_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_ppred_busy <= ~_GEN_2033 & _GEN_842 & _GEN_673 & _GEN_552 & stq_14_bits_uop_ppred_busy;	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_exception <= ~_GEN_2033 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 5'hE | (_GEN_842 ? (_GEN_673 ? (_GEN_552 ? stq_14_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception) : io_core_dis_uops_2_bits_exception));	// @[lsu.scala:210:16, :304:5, :305:44, :321:5, :669:32, :673:32, :719:5, :725:7, :730:58, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_bypassable <= ~_GEN_2033 & (_GEN_842 ? (_GEN_673 ? (_GEN_552 ? stq_14_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable) : io_core_dis_uops_2_bits_bypassable);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_mem_signed <= ~_GEN_2033 & (_GEN_842 ? (_GEN_673 ? (_GEN_552 ? stq_14_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed) : io_core_dis_uops_2_bits_mem_signed);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_is_fence <= ~_GEN_2033 & (_GEN_842 ? (_GEN_673 ? (_GEN_552 ? stq_14_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence) : io_core_dis_uops_2_bits_is_fence);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_is_fencei <= ~_GEN_2033 & (_GEN_842 ? (_GEN_673 ? (_GEN_552 ? stq_14_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei) : io_core_dis_uops_2_bits_is_fencei);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_is_amo <= ~_GEN_2033 & (_GEN_842 ? (_GEN_673 ? (_GEN_552 ? stq_14_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo) : io_core_dis_uops_2_bits_is_amo);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_uses_ldq <= ~_GEN_2033 & (_GEN_842 ? (_GEN_673 ? (_GEN_552 ? stq_14_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq) : io_core_dis_uops_2_bits_uses_ldq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_uses_stq <= ~_GEN_2033 & (_GEN_842 ? (_GEN_673 ? (_GEN_552 ? stq_14_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq) : io_core_dis_uops_2_bits_uses_stq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_is_sys_pc2epc <= ~_GEN_2033 & (_GEN_842 ? (_GEN_673 ? (_GEN_552 ? stq_14_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc) : io_core_dis_uops_2_bits_is_sys_pc2epc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_is_unique <= ~_GEN_2033 & (_GEN_842 ? (_GEN_673 ? (_GEN_552 ? stq_14_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique) : io_core_dis_uops_2_bits_is_unique);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_flush_on_commit <= ~_GEN_2033 & (_GEN_842 ? (_GEN_673 ? (_GEN_552 ? stq_14_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit) : io_core_dis_uops_2_bits_flush_on_commit);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_ldst_is_rs1 <= ~_GEN_2033 & (_GEN_842 ? (_GEN_673 ? (_GEN_552 ? stq_14_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1) : io_core_dis_uops_2_bits_ldst_is_rs1);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_ldst_val <= ~_GEN_2033 & (_GEN_842 ? (_GEN_673 ? (_GEN_552 ? stq_14_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val) : io_core_dis_uops_2_bits_ldst_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_frs3_en <= ~_GEN_2033 & (_GEN_842 ? (_GEN_673 ? (_GEN_552 ? stq_14_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en) : io_core_dis_uops_2_bits_frs3_en);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_fp_val <= ~_GEN_2033 & (_GEN_842 ? (_GEN_673 ? (_GEN_552 ? stq_14_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val) : io_core_dis_uops_2_bits_fp_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_fp_single <= ~_GEN_2033 & (_GEN_842 ? (_GEN_673 ? (_GEN_552 ? stq_14_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single) : io_core_dis_uops_2_bits_fp_single);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_xcpt_pf_if <= ~_GEN_2033 & (_GEN_842 ? (_GEN_673 ? (_GEN_552 ? stq_14_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if) : io_core_dis_uops_2_bits_xcpt_pf_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_xcpt_ae_if <= ~_GEN_2033 & (_GEN_842 ? (_GEN_673 ? (_GEN_552 ? stq_14_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if) : io_core_dis_uops_2_bits_xcpt_ae_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_xcpt_ma_if <= ~_GEN_2033 & (_GEN_842 ? (_GEN_673 ? (_GEN_552 ? stq_14_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if) : io_core_dis_uops_2_bits_xcpt_ma_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_bp_debug_if <= ~_GEN_2033 & (_GEN_842 ? (_GEN_673 ? (_GEN_552 ? stq_14_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if) : io_core_dis_uops_2_bits_bp_debug_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_bp_xcpt_if <= ~_GEN_2033 & (_GEN_842 ? (_GEN_673 ? (_GEN_552 ? stq_14_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if) : io_core_dis_uops_2_bits_bp_xcpt_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_addr_valid <= ~_GEN_2048 & (clear_store ? ~_GEN_1988 & _GEN_953 : ~_GEN_1732 & _GEN_953);	// @[lsu.scala:210:16, :258:33, :304:5, :851:5, :855:36, :1406:5, :1410:7, :1411:32, :1412:32, :1497:3, :1502:17, :1507:3, :1508:35, :1509:35, :1599:3, :1604:5, :1612:32, :1613:32, :1625:9, :1626:34, :1627:34]
    if (_GEN_952) begin	// @[lsu.scala:304:5, :851:5, :855:36]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          stq_14_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:210:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          stq_14_bits_addr_bits <= _GEN_296;	// @[lsu.scala:210:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_14_bits_addr_bits <= _GEN_184;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_14_bits_addr_bits <= _GEN_193;	// @[lsu.scala:210:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          stq_14_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:210:16, :242:34]
        else	// @[lsu.scala:536:61]
          stq_14_bits_addr_bits <= 40'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:710:58]
        stq_14_bits_addr_bits <= _GEN_297;	// @[lsu.scala:210:16, :770:30]
      stq_14_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:210:16, :710:58]
    end
    stq_14_bits_data_valid <= ~_GEN_2048 & (clear_store ? ~_GEN_1988 & _GEN_1001 : ~_GEN_1732 & _GEN_1001);	// @[lsu.scala:210:16, :258:33, :304:5, :871:5, :875:33, :1406:5, :1410:7, :1411:32, :1413:32, :1497:3, :1502:17, :1507:3, :1508:35, :1510:35, :1599:3, :1604:5, :1612:32, :1614:32, :1625:9, :1626:34, :1628:34]
    if (_GEN_1000) begin	// @[lsu.scala:304:5, :871:5, :875:33]
      if (_stq_bits_data_bits_T)	// @[lsu.scala:870:37]
        stq_14_bits_data_bits <= io_core_exe_0_req_bits_data;	// @[lsu.scala:210:16]
      else	// @[lsu.scala:870:37]
        stq_14_bits_data_bits <= io_core_fp_stdata_bits_data;	// @[lsu.scala:210:16]
    end
    stq_14_bits_committed <= ~_GEN_2021 & (commit_store_2 & _GEN_1925 | (commit_store_1 ? _GEN_1877 | _GEN_1795 | _GEN_866 : _GEN_1795 | _GEN_866));	// @[lsu.scala:210:16, :304:5, :321:5, :1308:5, :1453:49, :1457:5, :1458:31, :1507:3, :1511:35, :1512:35]
    stq_14_bits_succeeded <= ~_GEN_2021 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 5'hE | (_GEN_299 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 5'hE)) & _GEN_842 & _GEN_673 & _GEN_552 & stq_14_bits_succeeded);	// @[lsu.scala:210:16, :219:29, :304:5, :305:44, :321:5, :536:61, :768:39, :775:43, :782:45, :795:44, :1308:5, :1310:7, :1330:7, :1332:62, :1507:3, :1511:35]
    stq_15_valid <= ~_GEN_2049 & (clear_store ? ~_GEN_1990 & _GEN_811 : ~_GEN_1733 & _GEN_811);	// @[lsu.scala:210:16, :258:33, :304:5, :321:5, :1406:5, :1410:7, :1411:32, :1497:3, :1502:17, :1507:3, :1508:35, :1599:3, :1604:5, :1612:32, :1625:9, :1626:34]
    stq_15_bits_uop_is_rvc <= ~_GEN_2033 & (_GEN_843 ? (_GEN_674 ? (_GEN_553 ? stq_15_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc) : io_core_dis_uops_2_bits_is_rvc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_ctrl_fcn_dw <= ~_GEN_2033 & (_GEN_843 ? (_GEN_674 ? (_GEN_553 ? stq_15_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw) : io_core_dis_uops_2_bits_ctrl_fcn_dw);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_ctrl_is_load <= ~_GEN_2033 & (_GEN_843 ? (_GEN_674 ? (_GEN_553 ? stq_15_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load) : io_core_dis_uops_2_bits_ctrl_is_load);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_ctrl_is_sta <= ~_GEN_2033 & (_GEN_843 ? (_GEN_674 ? (_GEN_553 ? stq_15_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta) : io_core_dis_uops_2_bits_ctrl_is_sta);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_ctrl_is_std <= ~_GEN_2033 & (_GEN_843 ? (_GEN_674 ? (_GEN_553 ? stq_15_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std) : io_core_dis_uops_2_bits_ctrl_is_std);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_iw_p1_poisoned <= ~_GEN_2033 & (_GEN_843 ? (_GEN_674 ? (_GEN_553 ? stq_15_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned) : io_core_dis_uops_2_bits_iw_p1_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_iw_p2_poisoned <= ~_GEN_2033 & (_GEN_843 ? (_GEN_674 ? (_GEN_553 ? stq_15_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned) : io_core_dis_uops_2_bits_iw_p2_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_is_br <= ~_GEN_2033 & (_GEN_843 ? (_GEN_674 ? (_GEN_553 ? stq_15_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br) : io_core_dis_uops_2_bits_is_br);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_is_jalr <= ~_GEN_2033 & (_GEN_843 ? (_GEN_674 ? (_GEN_553 ? stq_15_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr) : io_core_dis_uops_2_bits_is_jalr);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_is_jal <= ~_GEN_2033 & (_GEN_843 ? (_GEN_674 ? (_GEN_553 ? stq_15_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal) : io_core_dis_uops_2_bits_is_jal);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_is_sfb <= ~_GEN_2033 & (_GEN_843 ? (_GEN_674 ? (_GEN_553 ? stq_15_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb) : io_core_dis_uops_2_bits_is_sfb);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_edge_inst <= ~_GEN_2033 & (_GEN_843 ? (_GEN_674 ? (_GEN_553 ? stq_15_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst) : io_core_dis_uops_2_bits_edge_inst);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_taken <= ~_GEN_2033 & (_GEN_843 ? (_GEN_674 ? (_GEN_553 ? stq_15_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken) : io_core_dis_uops_2_bits_taken);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    if (_GEN_2033 | ~_GEN_843)	// @[lsu.scala:304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
      stq_15_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
    else if (dis_ld_val_1) begin	// @[lsu.scala:301:85]
      if (_GEN_553) begin	// @[lsu.scala:210:16, :304:5, :321:5]
      end
      else	// @[lsu.scala:210:16, :304:5, :321:5]
        stq_15_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
    end
    else if (_GEN_650 | ~_GEN_553)	// @[lsu.scala:210:16, :304:5, :321:5, :322:39, :323:39]
      stq_15_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
    stq_15_bits_uop_prs1_busy <= ~_GEN_2033 & (_GEN_843 ? (_GEN_674 ? (_GEN_553 ? stq_15_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy) : io_core_dis_uops_2_bits_prs1_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_prs2_busy <= ~_GEN_2033 & (_GEN_843 ? (_GEN_674 ? (_GEN_553 ? stq_15_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy) : io_core_dis_uops_2_bits_prs2_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_prs3_busy <= ~_GEN_2033 & (_GEN_843 ? (_GEN_674 ? (_GEN_553 ? stq_15_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy) : io_core_dis_uops_2_bits_prs3_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_ppred_busy <= ~_GEN_2033 & _GEN_843 & _GEN_674 & _GEN_553 & stq_15_bits_uop_ppred_busy;	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_exception <= ~_GEN_2033 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 5'hF | (_GEN_843 ? (_GEN_674 ? (_GEN_553 ? stq_15_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception) : io_core_dis_uops_2_bits_exception));	// @[lsu.scala:210:16, :304:5, :305:44, :321:5, :669:32, :673:32, :719:5, :725:7, :730:58, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_bypassable <= ~_GEN_2033 & (_GEN_843 ? (_GEN_674 ? (_GEN_553 ? stq_15_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable) : io_core_dis_uops_2_bits_bypassable);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_mem_signed <= ~_GEN_2033 & (_GEN_843 ? (_GEN_674 ? (_GEN_553 ? stq_15_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed) : io_core_dis_uops_2_bits_mem_signed);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_is_fence <= ~_GEN_2033 & (_GEN_843 ? (_GEN_674 ? (_GEN_553 ? stq_15_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence) : io_core_dis_uops_2_bits_is_fence);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_is_fencei <= ~_GEN_2033 & (_GEN_843 ? (_GEN_674 ? (_GEN_553 ? stq_15_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei) : io_core_dis_uops_2_bits_is_fencei);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_is_amo <= ~_GEN_2033 & (_GEN_843 ? (_GEN_674 ? (_GEN_553 ? stq_15_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo) : io_core_dis_uops_2_bits_is_amo);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_uses_ldq <= ~_GEN_2033 & (_GEN_843 ? (_GEN_674 ? (_GEN_553 ? stq_15_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq) : io_core_dis_uops_2_bits_uses_ldq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_uses_stq <= ~_GEN_2033 & (_GEN_843 ? (_GEN_674 ? (_GEN_553 ? stq_15_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq) : io_core_dis_uops_2_bits_uses_stq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_is_sys_pc2epc <= ~_GEN_2033 & (_GEN_843 ? (_GEN_674 ? (_GEN_553 ? stq_15_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc) : io_core_dis_uops_2_bits_is_sys_pc2epc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_is_unique <= ~_GEN_2033 & (_GEN_843 ? (_GEN_674 ? (_GEN_553 ? stq_15_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique) : io_core_dis_uops_2_bits_is_unique);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_flush_on_commit <= ~_GEN_2033 & (_GEN_843 ? (_GEN_674 ? (_GEN_553 ? stq_15_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit) : io_core_dis_uops_2_bits_flush_on_commit);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_ldst_is_rs1 <= ~_GEN_2033 & (_GEN_843 ? (_GEN_674 ? (_GEN_553 ? stq_15_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1) : io_core_dis_uops_2_bits_ldst_is_rs1);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_ldst_val <= ~_GEN_2033 & (_GEN_843 ? (_GEN_674 ? (_GEN_553 ? stq_15_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val) : io_core_dis_uops_2_bits_ldst_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_frs3_en <= ~_GEN_2033 & (_GEN_843 ? (_GEN_674 ? (_GEN_553 ? stq_15_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en) : io_core_dis_uops_2_bits_frs3_en);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_fp_val <= ~_GEN_2033 & (_GEN_843 ? (_GEN_674 ? (_GEN_553 ? stq_15_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val) : io_core_dis_uops_2_bits_fp_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_fp_single <= ~_GEN_2033 & (_GEN_843 ? (_GEN_674 ? (_GEN_553 ? stq_15_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single) : io_core_dis_uops_2_bits_fp_single);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_xcpt_pf_if <= ~_GEN_2033 & (_GEN_843 ? (_GEN_674 ? (_GEN_553 ? stq_15_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if) : io_core_dis_uops_2_bits_xcpt_pf_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_xcpt_ae_if <= ~_GEN_2033 & (_GEN_843 ? (_GEN_674 ? (_GEN_553 ? stq_15_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if) : io_core_dis_uops_2_bits_xcpt_ae_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_xcpt_ma_if <= ~_GEN_2033 & (_GEN_843 ? (_GEN_674 ? (_GEN_553 ? stq_15_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if) : io_core_dis_uops_2_bits_xcpt_ma_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_bp_debug_if <= ~_GEN_2033 & (_GEN_843 ? (_GEN_674 ? (_GEN_553 ? stq_15_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if) : io_core_dis_uops_2_bits_bp_debug_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_bp_xcpt_if <= ~_GEN_2033 & (_GEN_843 ? (_GEN_674 ? (_GEN_553 ? stq_15_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if) : io_core_dis_uops_2_bits_bp_xcpt_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_addr_valid <= ~_GEN_2049 & (clear_store ? ~_GEN_1990 & _GEN_955 : ~_GEN_1733 & _GEN_955);	// @[lsu.scala:210:16, :258:33, :304:5, :851:5, :855:36, :1406:5, :1410:7, :1411:32, :1412:32, :1497:3, :1502:17, :1507:3, :1508:35, :1509:35, :1599:3, :1604:5, :1612:32, :1613:32, :1625:9, :1626:34, :1627:34]
    if (_GEN_954) begin	// @[lsu.scala:304:5, :851:5, :855:36]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          stq_15_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:210:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          stq_15_bits_addr_bits <= _GEN_296;	// @[lsu.scala:210:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_15_bits_addr_bits <= _GEN_184;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_15_bits_addr_bits <= _GEN_193;	// @[lsu.scala:210:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          stq_15_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:210:16, :242:34]
        else	// @[lsu.scala:536:61]
          stq_15_bits_addr_bits <= 40'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:710:58]
        stq_15_bits_addr_bits <= _GEN_297;	// @[lsu.scala:210:16, :770:30]
      stq_15_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:210:16, :710:58]
    end
    stq_15_bits_data_valid <= ~_GEN_2049 & (clear_store ? ~_GEN_1990 & _GEN_1003 : ~_GEN_1733 & _GEN_1003);	// @[lsu.scala:210:16, :258:33, :304:5, :871:5, :875:33, :1406:5, :1410:7, :1411:32, :1413:32, :1497:3, :1502:17, :1507:3, :1508:35, :1510:35, :1599:3, :1604:5, :1612:32, :1614:32, :1625:9, :1626:34, :1628:34]
    if (_GEN_1002) begin	// @[lsu.scala:304:5, :871:5, :875:33]
      if (_stq_bits_data_bits_T)	// @[lsu.scala:870:37]
        stq_15_bits_data_bits <= io_core_exe_0_req_bits_data;	// @[lsu.scala:210:16]
      else	// @[lsu.scala:870:37]
        stq_15_bits_data_bits <= io_core_fp_stdata_bits_data;	// @[lsu.scala:210:16]
    end
    stq_15_bits_committed <= ~_GEN_2022 & (commit_store_2 & _GEN_1926 | (commit_store_1 ? _GEN_1878 | _GEN_1797 | _GEN_867 : _GEN_1797 | _GEN_867));	// @[lsu.scala:210:16, :304:5, :321:5, :1308:5, :1453:49, :1457:5, :1458:31, :1507:3, :1511:35, :1512:35]
    stq_15_bits_succeeded <= ~_GEN_2022 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 5'hF | (_GEN_299 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 5'hF)) & _GEN_843 & _GEN_674 & _GEN_553 & stq_15_bits_succeeded);	// @[lsu.scala:210:16, :219:29, :304:5, :305:44, :321:5, :536:61, :768:39, :775:43, :782:45, :795:44, :1308:5, :1310:7, :1330:7, :1332:62, :1507:3, :1511:35]
    stq_16_valid <= ~_GEN_2050 & (clear_store ? ~_GEN_1992 & _GEN_813 : ~_GEN_1734 & _GEN_813);	// @[lsu.scala:210:16, :258:33, :304:5, :321:5, :1406:5, :1410:7, :1411:32, :1497:3, :1502:17, :1507:3, :1508:35, :1599:3, :1604:5, :1612:32, :1625:9, :1626:34]
    stq_16_bits_uop_is_rvc <= ~_GEN_2033 & (_GEN_844 ? (_GEN_675 ? (_GEN_554 ? stq_16_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc) : io_core_dis_uops_2_bits_is_rvc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_16_bits_uop_ctrl_fcn_dw <= ~_GEN_2033 & (_GEN_844 ? (_GEN_675 ? (_GEN_554 ? stq_16_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw) : io_core_dis_uops_2_bits_ctrl_fcn_dw);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_16_bits_uop_ctrl_is_load <= ~_GEN_2033 & (_GEN_844 ? (_GEN_675 ? (_GEN_554 ? stq_16_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load) : io_core_dis_uops_2_bits_ctrl_is_load);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_16_bits_uop_ctrl_is_sta <= ~_GEN_2033 & (_GEN_844 ? (_GEN_675 ? (_GEN_554 ? stq_16_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta) : io_core_dis_uops_2_bits_ctrl_is_sta);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_16_bits_uop_ctrl_is_std <= ~_GEN_2033 & (_GEN_844 ? (_GEN_675 ? (_GEN_554 ? stq_16_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std) : io_core_dis_uops_2_bits_ctrl_is_std);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_16_bits_uop_iw_p1_poisoned <= ~_GEN_2033 & (_GEN_844 ? (_GEN_675 ? (_GEN_554 ? stq_16_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned) : io_core_dis_uops_2_bits_iw_p1_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_16_bits_uop_iw_p2_poisoned <= ~_GEN_2033 & (_GEN_844 ? (_GEN_675 ? (_GEN_554 ? stq_16_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned) : io_core_dis_uops_2_bits_iw_p2_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_16_bits_uop_is_br <= ~_GEN_2033 & (_GEN_844 ? (_GEN_675 ? (_GEN_554 ? stq_16_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br) : io_core_dis_uops_2_bits_is_br);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_16_bits_uop_is_jalr <= ~_GEN_2033 & (_GEN_844 ? (_GEN_675 ? (_GEN_554 ? stq_16_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr) : io_core_dis_uops_2_bits_is_jalr);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_16_bits_uop_is_jal <= ~_GEN_2033 & (_GEN_844 ? (_GEN_675 ? (_GEN_554 ? stq_16_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal) : io_core_dis_uops_2_bits_is_jal);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_16_bits_uop_is_sfb <= ~_GEN_2033 & (_GEN_844 ? (_GEN_675 ? (_GEN_554 ? stq_16_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb) : io_core_dis_uops_2_bits_is_sfb);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_16_bits_uop_edge_inst <= ~_GEN_2033 & (_GEN_844 ? (_GEN_675 ? (_GEN_554 ? stq_16_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst) : io_core_dis_uops_2_bits_edge_inst);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_16_bits_uop_taken <= ~_GEN_2033 & (_GEN_844 ? (_GEN_675 ? (_GEN_554 ? stq_16_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken) : io_core_dis_uops_2_bits_taken);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    if (_GEN_2033 | ~_GEN_844)	// @[lsu.scala:304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
      stq_16_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
    else if (dis_ld_val_1) begin	// @[lsu.scala:301:85]
      if (_GEN_554) begin	// @[lsu.scala:210:16, :304:5, :321:5]
      end
      else	// @[lsu.scala:210:16, :304:5, :321:5]
        stq_16_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
    end
    else if (_GEN_651 | ~_GEN_554)	// @[lsu.scala:210:16, :304:5, :321:5, :322:39, :323:39]
      stq_16_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
    stq_16_bits_uop_prs1_busy <= ~_GEN_2033 & (_GEN_844 ? (_GEN_675 ? (_GEN_554 ? stq_16_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy) : io_core_dis_uops_2_bits_prs1_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_16_bits_uop_prs2_busy <= ~_GEN_2033 & (_GEN_844 ? (_GEN_675 ? (_GEN_554 ? stq_16_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy) : io_core_dis_uops_2_bits_prs2_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_16_bits_uop_prs3_busy <= ~_GEN_2033 & (_GEN_844 ? (_GEN_675 ? (_GEN_554 ? stq_16_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy) : io_core_dis_uops_2_bits_prs3_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_16_bits_uop_ppred_busy <= ~_GEN_2033 & _GEN_844 & _GEN_675 & _GEN_554 & stq_16_bits_uop_ppred_busy;	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_16_bits_uop_exception <= ~_GEN_2033 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 5'h10 | (_GEN_844 ? (_GEN_675 ? (_GEN_554 ? stq_16_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception) : io_core_dis_uops_2_bits_exception));	// @[lsu.scala:210:16, :304:5, :305:44, :321:5, :669:32, :673:32, :719:5, :725:7, :730:58, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_16_bits_uop_bypassable <= ~_GEN_2033 & (_GEN_844 ? (_GEN_675 ? (_GEN_554 ? stq_16_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable) : io_core_dis_uops_2_bits_bypassable);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_16_bits_uop_mem_signed <= ~_GEN_2033 & (_GEN_844 ? (_GEN_675 ? (_GEN_554 ? stq_16_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed) : io_core_dis_uops_2_bits_mem_signed);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_16_bits_uop_is_fence <= ~_GEN_2033 & (_GEN_844 ? (_GEN_675 ? (_GEN_554 ? stq_16_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence) : io_core_dis_uops_2_bits_is_fence);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_16_bits_uop_is_fencei <= ~_GEN_2033 & (_GEN_844 ? (_GEN_675 ? (_GEN_554 ? stq_16_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei) : io_core_dis_uops_2_bits_is_fencei);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_16_bits_uop_is_amo <= ~_GEN_2033 & (_GEN_844 ? (_GEN_675 ? (_GEN_554 ? stq_16_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo) : io_core_dis_uops_2_bits_is_amo);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_16_bits_uop_uses_ldq <= ~_GEN_2033 & (_GEN_844 ? (_GEN_675 ? (_GEN_554 ? stq_16_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq) : io_core_dis_uops_2_bits_uses_ldq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_16_bits_uop_uses_stq <= ~_GEN_2033 & (_GEN_844 ? (_GEN_675 ? (_GEN_554 ? stq_16_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq) : io_core_dis_uops_2_bits_uses_stq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_16_bits_uop_is_sys_pc2epc <= ~_GEN_2033 & (_GEN_844 ? (_GEN_675 ? (_GEN_554 ? stq_16_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc) : io_core_dis_uops_2_bits_is_sys_pc2epc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_16_bits_uop_is_unique <= ~_GEN_2033 & (_GEN_844 ? (_GEN_675 ? (_GEN_554 ? stq_16_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique) : io_core_dis_uops_2_bits_is_unique);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_16_bits_uop_flush_on_commit <= ~_GEN_2033 & (_GEN_844 ? (_GEN_675 ? (_GEN_554 ? stq_16_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit) : io_core_dis_uops_2_bits_flush_on_commit);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_16_bits_uop_ldst_is_rs1 <= ~_GEN_2033 & (_GEN_844 ? (_GEN_675 ? (_GEN_554 ? stq_16_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1) : io_core_dis_uops_2_bits_ldst_is_rs1);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_16_bits_uop_ldst_val <= ~_GEN_2033 & (_GEN_844 ? (_GEN_675 ? (_GEN_554 ? stq_16_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val) : io_core_dis_uops_2_bits_ldst_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_16_bits_uop_frs3_en <= ~_GEN_2033 & (_GEN_844 ? (_GEN_675 ? (_GEN_554 ? stq_16_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en) : io_core_dis_uops_2_bits_frs3_en);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_16_bits_uop_fp_val <= ~_GEN_2033 & (_GEN_844 ? (_GEN_675 ? (_GEN_554 ? stq_16_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val) : io_core_dis_uops_2_bits_fp_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_16_bits_uop_fp_single <= ~_GEN_2033 & (_GEN_844 ? (_GEN_675 ? (_GEN_554 ? stq_16_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single) : io_core_dis_uops_2_bits_fp_single);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_16_bits_uop_xcpt_pf_if <= ~_GEN_2033 & (_GEN_844 ? (_GEN_675 ? (_GEN_554 ? stq_16_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if) : io_core_dis_uops_2_bits_xcpt_pf_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_16_bits_uop_xcpt_ae_if <= ~_GEN_2033 & (_GEN_844 ? (_GEN_675 ? (_GEN_554 ? stq_16_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if) : io_core_dis_uops_2_bits_xcpt_ae_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_16_bits_uop_xcpt_ma_if <= ~_GEN_2033 & (_GEN_844 ? (_GEN_675 ? (_GEN_554 ? stq_16_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if) : io_core_dis_uops_2_bits_xcpt_ma_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_16_bits_uop_bp_debug_if <= ~_GEN_2033 & (_GEN_844 ? (_GEN_675 ? (_GEN_554 ? stq_16_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if) : io_core_dis_uops_2_bits_bp_debug_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_16_bits_uop_bp_xcpt_if <= ~_GEN_2033 & (_GEN_844 ? (_GEN_675 ? (_GEN_554 ? stq_16_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if) : io_core_dis_uops_2_bits_bp_xcpt_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_16_bits_addr_valid <= ~_GEN_2050 & (clear_store ? ~_GEN_1992 & _GEN_957 : ~_GEN_1734 & _GEN_957);	// @[lsu.scala:210:16, :258:33, :304:5, :851:5, :855:36, :1406:5, :1410:7, :1411:32, :1412:32, :1497:3, :1502:17, :1507:3, :1508:35, :1509:35, :1599:3, :1604:5, :1612:32, :1613:32, :1625:9, :1626:34, :1627:34]
    if (_GEN_956) begin	// @[lsu.scala:304:5, :851:5, :855:36]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          stq_16_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:210:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          stq_16_bits_addr_bits <= _GEN_296;	// @[lsu.scala:210:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_16_bits_addr_bits <= _GEN_184;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_16_bits_addr_bits <= _GEN_193;	// @[lsu.scala:210:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          stq_16_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:210:16, :242:34]
        else	// @[lsu.scala:536:61]
          stq_16_bits_addr_bits <= 40'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:710:58]
        stq_16_bits_addr_bits <= _GEN_297;	// @[lsu.scala:210:16, :770:30]
      stq_16_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:210:16, :710:58]
    end
    stq_16_bits_data_valid <= ~_GEN_2050 & (clear_store ? ~_GEN_1992 & _GEN_1005 : ~_GEN_1734 & _GEN_1005);	// @[lsu.scala:210:16, :258:33, :304:5, :871:5, :875:33, :1406:5, :1410:7, :1411:32, :1413:32, :1497:3, :1502:17, :1507:3, :1508:35, :1510:35, :1599:3, :1604:5, :1612:32, :1614:32, :1625:9, :1626:34, :1628:34]
    if (_GEN_1004) begin	// @[lsu.scala:304:5, :871:5, :875:33]
      if (_stq_bits_data_bits_T)	// @[lsu.scala:870:37]
        stq_16_bits_data_bits <= io_core_exe_0_req_bits_data;	// @[lsu.scala:210:16]
      else	// @[lsu.scala:870:37]
        stq_16_bits_data_bits <= io_core_fp_stdata_bits_data;	// @[lsu.scala:210:16]
    end
    stq_16_bits_committed <= ~_GEN_2023 & (commit_store_2 & _GEN_1927 | (commit_store_1 ? _GEN_1879 | _GEN_1799 | _GEN_868 : _GEN_1799 | _GEN_868));	// @[lsu.scala:210:16, :304:5, :321:5, :1308:5, :1453:49, :1457:5, :1458:31, :1507:3, :1511:35, :1512:35]
    stq_16_bits_succeeded <= ~_GEN_2023 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 5'h10 | (_GEN_299 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 5'h10)) & _GEN_844 & _GEN_675 & _GEN_554 & stq_16_bits_succeeded);	// @[lsu.scala:210:16, :219:29, :304:5, :305:44, :321:5, :536:61, :768:39, :775:43, :782:45, :795:44, :1308:5, :1310:7, :1330:7, :1332:62, :1507:3, :1511:35]
    stq_17_valid <= ~_GEN_2051 & (clear_store ? ~_GEN_1994 & _GEN_815 : ~_GEN_1735 & _GEN_815);	// @[lsu.scala:210:16, :258:33, :304:5, :321:5, :1406:5, :1410:7, :1411:32, :1497:3, :1502:17, :1507:3, :1508:35, :1599:3, :1604:5, :1612:32, :1625:9, :1626:34]
    stq_17_bits_uop_is_rvc <= ~_GEN_2033 & (_GEN_845 ? (_GEN_676 ? (_GEN_555 ? stq_17_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc) : io_core_dis_uops_2_bits_is_rvc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_17_bits_uop_ctrl_fcn_dw <= ~_GEN_2033 & (_GEN_845 ? (_GEN_676 ? (_GEN_555 ? stq_17_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw) : io_core_dis_uops_2_bits_ctrl_fcn_dw);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_17_bits_uop_ctrl_is_load <= ~_GEN_2033 & (_GEN_845 ? (_GEN_676 ? (_GEN_555 ? stq_17_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load) : io_core_dis_uops_2_bits_ctrl_is_load);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_17_bits_uop_ctrl_is_sta <= ~_GEN_2033 & (_GEN_845 ? (_GEN_676 ? (_GEN_555 ? stq_17_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta) : io_core_dis_uops_2_bits_ctrl_is_sta);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_17_bits_uop_ctrl_is_std <= ~_GEN_2033 & (_GEN_845 ? (_GEN_676 ? (_GEN_555 ? stq_17_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std) : io_core_dis_uops_2_bits_ctrl_is_std);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_17_bits_uop_iw_p1_poisoned <= ~_GEN_2033 & (_GEN_845 ? (_GEN_676 ? (_GEN_555 ? stq_17_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned) : io_core_dis_uops_2_bits_iw_p1_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_17_bits_uop_iw_p2_poisoned <= ~_GEN_2033 & (_GEN_845 ? (_GEN_676 ? (_GEN_555 ? stq_17_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned) : io_core_dis_uops_2_bits_iw_p2_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_17_bits_uop_is_br <= ~_GEN_2033 & (_GEN_845 ? (_GEN_676 ? (_GEN_555 ? stq_17_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br) : io_core_dis_uops_2_bits_is_br);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_17_bits_uop_is_jalr <= ~_GEN_2033 & (_GEN_845 ? (_GEN_676 ? (_GEN_555 ? stq_17_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr) : io_core_dis_uops_2_bits_is_jalr);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_17_bits_uop_is_jal <= ~_GEN_2033 & (_GEN_845 ? (_GEN_676 ? (_GEN_555 ? stq_17_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal) : io_core_dis_uops_2_bits_is_jal);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_17_bits_uop_is_sfb <= ~_GEN_2033 & (_GEN_845 ? (_GEN_676 ? (_GEN_555 ? stq_17_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb) : io_core_dis_uops_2_bits_is_sfb);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_17_bits_uop_edge_inst <= ~_GEN_2033 & (_GEN_845 ? (_GEN_676 ? (_GEN_555 ? stq_17_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst) : io_core_dis_uops_2_bits_edge_inst);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_17_bits_uop_taken <= ~_GEN_2033 & (_GEN_845 ? (_GEN_676 ? (_GEN_555 ? stq_17_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken) : io_core_dis_uops_2_bits_taken);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    if (_GEN_2033 | ~_GEN_845)	// @[lsu.scala:304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
      stq_17_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
    else if (dis_ld_val_1) begin	// @[lsu.scala:301:85]
      if (_GEN_555) begin	// @[lsu.scala:210:16, :304:5, :321:5]
      end
      else	// @[lsu.scala:210:16, :304:5, :321:5]
        stq_17_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
    end
    else if (_GEN_652 | ~_GEN_555)	// @[lsu.scala:210:16, :304:5, :321:5, :322:39, :323:39]
      stq_17_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
    stq_17_bits_uop_prs1_busy <= ~_GEN_2033 & (_GEN_845 ? (_GEN_676 ? (_GEN_555 ? stq_17_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy) : io_core_dis_uops_2_bits_prs1_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_17_bits_uop_prs2_busy <= ~_GEN_2033 & (_GEN_845 ? (_GEN_676 ? (_GEN_555 ? stq_17_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy) : io_core_dis_uops_2_bits_prs2_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_17_bits_uop_prs3_busy <= ~_GEN_2033 & (_GEN_845 ? (_GEN_676 ? (_GEN_555 ? stq_17_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy) : io_core_dis_uops_2_bits_prs3_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_17_bits_uop_ppred_busy <= ~_GEN_2033 & _GEN_845 & _GEN_676 & _GEN_555 & stq_17_bits_uop_ppred_busy;	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_17_bits_uop_exception <= ~_GEN_2033 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 5'h11 | (_GEN_845 ? (_GEN_676 ? (_GEN_555 ? stq_17_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception) : io_core_dis_uops_2_bits_exception));	// @[lsu.scala:210:16, :304:5, :305:44, :321:5, :669:32, :673:32, :719:5, :725:7, :730:58, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_17_bits_uop_bypassable <= ~_GEN_2033 & (_GEN_845 ? (_GEN_676 ? (_GEN_555 ? stq_17_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable) : io_core_dis_uops_2_bits_bypassable);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_17_bits_uop_mem_signed <= ~_GEN_2033 & (_GEN_845 ? (_GEN_676 ? (_GEN_555 ? stq_17_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed) : io_core_dis_uops_2_bits_mem_signed);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_17_bits_uop_is_fence <= ~_GEN_2033 & (_GEN_845 ? (_GEN_676 ? (_GEN_555 ? stq_17_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence) : io_core_dis_uops_2_bits_is_fence);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_17_bits_uop_is_fencei <= ~_GEN_2033 & (_GEN_845 ? (_GEN_676 ? (_GEN_555 ? stq_17_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei) : io_core_dis_uops_2_bits_is_fencei);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_17_bits_uop_is_amo <= ~_GEN_2033 & (_GEN_845 ? (_GEN_676 ? (_GEN_555 ? stq_17_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo) : io_core_dis_uops_2_bits_is_amo);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_17_bits_uop_uses_ldq <= ~_GEN_2033 & (_GEN_845 ? (_GEN_676 ? (_GEN_555 ? stq_17_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq) : io_core_dis_uops_2_bits_uses_ldq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_17_bits_uop_uses_stq <= ~_GEN_2033 & (_GEN_845 ? (_GEN_676 ? (_GEN_555 ? stq_17_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq) : io_core_dis_uops_2_bits_uses_stq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_17_bits_uop_is_sys_pc2epc <= ~_GEN_2033 & (_GEN_845 ? (_GEN_676 ? (_GEN_555 ? stq_17_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc) : io_core_dis_uops_2_bits_is_sys_pc2epc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_17_bits_uop_is_unique <= ~_GEN_2033 & (_GEN_845 ? (_GEN_676 ? (_GEN_555 ? stq_17_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique) : io_core_dis_uops_2_bits_is_unique);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_17_bits_uop_flush_on_commit <= ~_GEN_2033 & (_GEN_845 ? (_GEN_676 ? (_GEN_555 ? stq_17_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit) : io_core_dis_uops_2_bits_flush_on_commit);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_17_bits_uop_ldst_is_rs1 <= ~_GEN_2033 & (_GEN_845 ? (_GEN_676 ? (_GEN_555 ? stq_17_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1) : io_core_dis_uops_2_bits_ldst_is_rs1);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_17_bits_uop_ldst_val <= ~_GEN_2033 & (_GEN_845 ? (_GEN_676 ? (_GEN_555 ? stq_17_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val) : io_core_dis_uops_2_bits_ldst_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_17_bits_uop_frs3_en <= ~_GEN_2033 & (_GEN_845 ? (_GEN_676 ? (_GEN_555 ? stq_17_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en) : io_core_dis_uops_2_bits_frs3_en);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_17_bits_uop_fp_val <= ~_GEN_2033 & (_GEN_845 ? (_GEN_676 ? (_GEN_555 ? stq_17_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val) : io_core_dis_uops_2_bits_fp_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_17_bits_uop_fp_single <= ~_GEN_2033 & (_GEN_845 ? (_GEN_676 ? (_GEN_555 ? stq_17_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single) : io_core_dis_uops_2_bits_fp_single);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_17_bits_uop_xcpt_pf_if <= ~_GEN_2033 & (_GEN_845 ? (_GEN_676 ? (_GEN_555 ? stq_17_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if) : io_core_dis_uops_2_bits_xcpt_pf_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_17_bits_uop_xcpt_ae_if <= ~_GEN_2033 & (_GEN_845 ? (_GEN_676 ? (_GEN_555 ? stq_17_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if) : io_core_dis_uops_2_bits_xcpt_ae_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_17_bits_uop_xcpt_ma_if <= ~_GEN_2033 & (_GEN_845 ? (_GEN_676 ? (_GEN_555 ? stq_17_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if) : io_core_dis_uops_2_bits_xcpt_ma_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_17_bits_uop_bp_debug_if <= ~_GEN_2033 & (_GEN_845 ? (_GEN_676 ? (_GEN_555 ? stq_17_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if) : io_core_dis_uops_2_bits_bp_debug_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_17_bits_uop_bp_xcpt_if <= ~_GEN_2033 & (_GEN_845 ? (_GEN_676 ? (_GEN_555 ? stq_17_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if) : io_core_dis_uops_2_bits_bp_xcpt_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_17_bits_addr_valid <= ~_GEN_2051 & (clear_store ? ~_GEN_1994 & _GEN_959 : ~_GEN_1735 & _GEN_959);	// @[lsu.scala:210:16, :258:33, :304:5, :851:5, :855:36, :1406:5, :1410:7, :1411:32, :1412:32, :1497:3, :1502:17, :1507:3, :1508:35, :1509:35, :1599:3, :1604:5, :1612:32, :1613:32, :1625:9, :1626:34, :1627:34]
    if (_GEN_958) begin	// @[lsu.scala:304:5, :851:5, :855:36]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          stq_17_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:210:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          stq_17_bits_addr_bits <= _GEN_296;	// @[lsu.scala:210:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_17_bits_addr_bits <= _GEN_184;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_17_bits_addr_bits <= _GEN_193;	// @[lsu.scala:210:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          stq_17_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:210:16, :242:34]
        else	// @[lsu.scala:536:61]
          stq_17_bits_addr_bits <= 40'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:710:58]
        stq_17_bits_addr_bits <= _GEN_297;	// @[lsu.scala:210:16, :770:30]
      stq_17_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:210:16, :710:58]
    end
    stq_17_bits_data_valid <= ~_GEN_2051 & (clear_store ? ~_GEN_1994 & _GEN_1007 : ~_GEN_1735 & _GEN_1007);	// @[lsu.scala:210:16, :258:33, :304:5, :871:5, :875:33, :1406:5, :1410:7, :1411:32, :1413:32, :1497:3, :1502:17, :1507:3, :1508:35, :1510:35, :1599:3, :1604:5, :1612:32, :1614:32, :1625:9, :1626:34, :1628:34]
    if (_GEN_1006) begin	// @[lsu.scala:304:5, :871:5, :875:33]
      if (_stq_bits_data_bits_T)	// @[lsu.scala:870:37]
        stq_17_bits_data_bits <= io_core_exe_0_req_bits_data;	// @[lsu.scala:210:16]
      else	// @[lsu.scala:870:37]
        stq_17_bits_data_bits <= io_core_fp_stdata_bits_data;	// @[lsu.scala:210:16]
    end
    stq_17_bits_committed <= ~_GEN_2024 & (commit_store_2 & _GEN_1928 | (commit_store_1 ? _GEN_1880 | _GEN_1801 | _GEN_869 : _GEN_1801 | _GEN_869));	// @[lsu.scala:210:16, :304:5, :321:5, :1308:5, :1453:49, :1457:5, :1458:31, :1507:3, :1511:35, :1512:35]
    stq_17_bits_succeeded <= ~_GEN_2024 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 5'h11 | (_GEN_299 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 5'h11)) & _GEN_845 & _GEN_676 & _GEN_555 & stq_17_bits_succeeded);	// @[lsu.scala:210:16, :219:29, :304:5, :305:44, :321:5, :536:61, :768:39, :775:43, :782:45, :795:44, :1308:5, :1310:7, :1330:7, :1332:62, :1507:3, :1511:35]
    stq_18_valid <= ~_GEN_2052 & (clear_store ? ~_GEN_1996 & _GEN_817 : ~_GEN_1736 & _GEN_817);	// @[lsu.scala:210:16, :258:33, :304:5, :321:5, :1406:5, :1410:7, :1411:32, :1497:3, :1502:17, :1507:3, :1508:35, :1599:3, :1604:5, :1612:32, :1625:9, :1626:34]
    stq_18_bits_uop_is_rvc <= ~_GEN_2033 & (_GEN_846 ? (_GEN_677 ? (_GEN_556 ? stq_18_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc) : io_core_dis_uops_2_bits_is_rvc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_18_bits_uop_ctrl_fcn_dw <= ~_GEN_2033 & (_GEN_846 ? (_GEN_677 ? (_GEN_556 ? stq_18_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw) : io_core_dis_uops_2_bits_ctrl_fcn_dw);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_18_bits_uop_ctrl_is_load <= ~_GEN_2033 & (_GEN_846 ? (_GEN_677 ? (_GEN_556 ? stq_18_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load) : io_core_dis_uops_2_bits_ctrl_is_load);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_18_bits_uop_ctrl_is_sta <= ~_GEN_2033 & (_GEN_846 ? (_GEN_677 ? (_GEN_556 ? stq_18_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta) : io_core_dis_uops_2_bits_ctrl_is_sta);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_18_bits_uop_ctrl_is_std <= ~_GEN_2033 & (_GEN_846 ? (_GEN_677 ? (_GEN_556 ? stq_18_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std) : io_core_dis_uops_2_bits_ctrl_is_std);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_18_bits_uop_iw_p1_poisoned <= ~_GEN_2033 & (_GEN_846 ? (_GEN_677 ? (_GEN_556 ? stq_18_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned) : io_core_dis_uops_2_bits_iw_p1_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_18_bits_uop_iw_p2_poisoned <= ~_GEN_2033 & (_GEN_846 ? (_GEN_677 ? (_GEN_556 ? stq_18_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned) : io_core_dis_uops_2_bits_iw_p2_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_18_bits_uop_is_br <= ~_GEN_2033 & (_GEN_846 ? (_GEN_677 ? (_GEN_556 ? stq_18_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br) : io_core_dis_uops_2_bits_is_br);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_18_bits_uop_is_jalr <= ~_GEN_2033 & (_GEN_846 ? (_GEN_677 ? (_GEN_556 ? stq_18_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr) : io_core_dis_uops_2_bits_is_jalr);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_18_bits_uop_is_jal <= ~_GEN_2033 & (_GEN_846 ? (_GEN_677 ? (_GEN_556 ? stq_18_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal) : io_core_dis_uops_2_bits_is_jal);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_18_bits_uop_is_sfb <= ~_GEN_2033 & (_GEN_846 ? (_GEN_677 ? (_GEN_556 ? stq_18_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb) : io_core_dis_uops_2_bits_is_sfb);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_18_bits_uop_edge_inst <= ~_GEN_2033 & (_GEN_846 ? (_GEN_677 ? (_GEN_556 ? stq_18_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst) : io_core_dis_uops_2_bits_edge_inst);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_18_bits_uop_taken <= ~_GEN_2033 & (_GEN_846 ? (_GEN_677 ? (_GEN_556 ? stq_18_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken) : io_core_dis_uops_2_bits_taken);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    if (_GEN_2033 | ~_GEN_846)	// @[lsu.scala:304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
      stq_18_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
    else if (dis_ld_val_1) begin	// @[lsu.scala:301:85]
      if (_GEN_556) begin	// @[lsu.scala:210:16, :304:5, :321:5]
      end
      else	// @[lsu.scala:210:16, :304:5, :321:5]
        stq_18_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
    end
    else if (_GEN_653 | ~_GEN_556)	// @[lsu.scala:210:16, :304:5, :321:5, :322:39, :323:39]
      stq_18_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
    stq_18_bits_uop_prs1_busy <= ~_GEN_2033 & (_GEN_846 ? (_GEN_677 ? (_GEN_556 ? stq_18_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy) : io_core_dis_uops_2_bits_prs1_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_18_bits_uop_prs2_busy <= ~_GEN_2033 & (_GEN_846 ? (_GEN_677 ? (_GEN_556 ? stq_18_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy) : io_core_dis_uops_2_bits_prs2_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_18_bits_uop_prs3_busy <= ~_GEN_2033 & (_GEN_846 ? (_GEN_677 ? (_GEN_556 ? stq_18_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy) : io_core_dis_uops_2_bits_prs3_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_18_bits_uop_ppred_busy <= ~_GEN_2033 & _GEN_846 & _GEN_677 & _GEN_556 & stq_18_bits_uop_ppred_busy;	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_18_bits_uop_exception <= ~_GEN_2033 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 5'h12 | (_GEN_846 ? (_GEN_677 ? (_GEN_556 ? stq_18_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception) : io_core_dis_uops_2_bits_exception));	// @[lsu.scala:210:16, :304:5, :305:44, :321:5, :669:32, :673:32, :719:5, :725:7, :730:58, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_18_bits_uop_bypassable <= ~_GEN_2033 & (_GEN_846 ? (_GEN_677 ? (_GEN_556 ? stq_18_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable) : io_core_dis_uops_2_bits_bypassable);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_18_bits_uop_mem_signed <= ~_GEN_2033 & (_GEN_846 ? (_GEN_677 ? (_GEN_556 ? stq_18_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed) : io_core_dis_uops_2_bits_mem_signed);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_18_bits_uop_is_fence <= ~_GEN_2033 & (_GEN_846 ? (_GEN_677 ? (_GEN_556 ? stq_18_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence) : io_core_dis_uops_2_bits_is_fence);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_18_bits_uop_is_fencei <= ~_GEN_2033 & (_GEN_846 ? (_GEN_677 ? (_GEN_556 ? stq_18_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei) : io_core_dis_uops_2_bits_is_fencei);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_18_bits_uop_is_amo <= ~_GEN_2033 & (_GEN_846 ? (_GEN_677 ? (_GEN_556 ? stq_18_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo) : io_core_dis_uops_2_bits_is_amo);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_18_bits_uop_uses_ldq <= ~_GEN_2033 & (_GEN_846 ? (_GEN_677 ? (_GEN_556 ? stq_18_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq) : io_core_dis_uops_2_bits_uses_ldq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_18_bits_uop_uses_stq <= ~_GEN_2033 & (_GEN_846 ? (_GEN_677 ? (_GEN_556 ? stq_18_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq) : io_core_dis_uops_2_bits_uses_stq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_18_bits_uop_is_sys_pc2epc <= ~_GEN_2033 & (_GEN_846 ? (_GEN_677 ? (_GEN_556 ? stq_18_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc) : io_core_dis_uops_2_bits_is_sys_pc2epc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_18_bits_uop_is_unique <= ~_GEN_2033 & (_GEN_846 ? (_GEN_677 ? (_GEN_556 ? stq_18_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique) : io_core_dis_uops_2_bits_is_unique);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_18_bits_uop_flush_on_commit <= ~_GEN_2033 & (_GEN_846 ? (_GEN_677 ? (_GEN_556 ? stq_18_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit) : io_core_dis_uops_2_bits_flush_on_commit);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_18_bits_uop_ldst_is_rs1 <= ~_GEN_2033 & (_GEN_846 ? (_GEN_677 ? (_GEN_556 ? stq_18_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1) : io_core_dis_uops_2_bits_ldst_is_rs1);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_18_bits_uop_ldst_val <= ~_GEN_2033 & (_GEN_846 ? (_GEN_677 ? (_GEN_556 ? stq_18_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val) : io_core_dis_uops_2_bits_ldst_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_18_bits_uop_frs3_en <= ~_GEN_2033 & (_GEN_846 ? (_GEN_677 ? (_GEN_556 ? stq_18_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en) : io_core_dis_uops_2_bits_frs3_en);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_18_bits_uop_fp_val <= ~_GEN_2033 & (_GEN_846 ? (_GEN_677 ? (_GEN_556 ? stq_18_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val) : io_core_dis_uops_2_bits_fp_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_18_bits_uop_fp_single <= ~_GEN_2033 & (_GEN_846 ? (_GEN_677 ? (_GEN_556 ? stq_18_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single) : io_core_dis_uops_2_bits_fp_single);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_18_bits_uop_xcpt_pf_if <= ~_GEN_2033 & (_GEN_846 ? (_GEN_677 ? (_GEN_556 ? stq_18_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if) : io_core_dis_uops_2_bits_xcpt_pf_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_18_bits_uop_xcpt_ae_if <= ~_GEN_2033 & (_GEN_846 ? (_GEN_677 ? (_GEN_556 ? stq_18_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if) : io_core_dis_uops_2_bits_xcpt_ae_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_18_bits_uop_xcpt_ma_if <= ~_GEN_2033 & (_GEN_846 ? (_GEN_677 ? (_GEN_556 ? stq_18_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if) : io_core_dis_uops_2_bits_xcpt_ma_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_18_bits_uop_bp_debug_if <= ~_GEN_2033 & (_GEN_846 ? (_GEN_677 ? (_GEN_556 ? stq_18_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if) : io_core_dis_uops_2_bits_bp_debug_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_18_bits_uop_bp_xcpt_if <= ~_GEN_2033 & (_GEN_846 ? (_GEN_677 ? (_GEN_556 ? stq_18_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if) : io_core_dis_uops_2_bits_bp_xcpt_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_18_bits_addr_valid <= ~_GEN_2052 & (clear_store ? ~_GEN_1996 & _GEN_961 : ~_GEN_1736 & _GEN_961);	// @[lsu.scala:210:16, :258:33, :304:5, :851:5, :855:36, :1406:5, :1410:7, :1411:32, :1412:32, :1497:3, :1502:17, :1507:3, :1508:35, :1509:35, :1599:3, :1604:5, :1612:32, :1613:32, :1625:9, :1626:34, :1627:34]
    if (_GEN_960) begin	// @[lsu.scala:304:5, :851:5, :855:36]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          stq_18_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:210:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          stq_18_bits_addr_bits <= _GEN_296;	// @[lsu.scala:210:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_18_bits_addr_bits <= _GEN_184;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_18_bits_addr_bits <= _GEN_193;	// @[lsu.scala:210:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          stq_18_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:210:16, :242:34]
        else	// @[lsu.scala:536:61]
          stq_18_bits_addr_bits <= 40'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:710:58]
        stq_18_bits_addr_bits <= _GEN_297;	// @[lsu.scala:210:16, :770:30]
      stq_18_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:210:16, :710:58]
    end
    stq_18_bits_data_valid <= ~_GEN_2052 & (clear_store ? ~_GEN_1996 & _GEN_1009 : ~_GEN_1736 & _GEN_1009);	// @[lsu.scala:210:16, :258:33, :304:5, :871:5, :875:33, :1406:5, :1410:7, :1411:32, :1413:32, :1497:3, :1502:17, :1507:3, :1508:35, :1510:35, :1599:3, :1604:5, :1612:32, :1614:32, :1625:9, :1626:34, :1628:34]
    if (_GEN_1008) begin	// @[lsu.scala:304:5, :871:5, :875:33]
      if (_stq_bits_data_bits_T)	// @[lsu.scala:870:37]
        stq_18_bits_data_bits <= io_core_exe_0_req_bits_data;	// @[lsu.scala:210:16]
      else	// @[lsu.scala:870:37]
        stq_18_bits_data_bits <= io_core_fp_stdata_bits_data;	// @[lsu.scala:210:16]
    end
    stq_18_bits_committed <= ~_GEN_2025 & (commit_store_2 & _GEN_1929 | (commit_store_1 ? _GEN_1881 | _GEN_1803 | _GEN_870 : _GEN_1803 | _GEN_870));	// @[lsu.scala:210:16, :304:5, :321:5, :1308:5, :1453:49, :1457:5, :1458:31, :1507:3, :1511:35, :1512:35]
    stq_18_bits_succeeded <= ~_GEN_2025 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 5'h12 | (_GEN_299 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 5'h12)) & _GEN_846 & _GEN_677 & _GEN_556 & stq_18_bits_succeeded);	// @[lsu.scala:210:16, :219:29, :304:5, :305:44, :321:5, :536:61, :768:39, :775:43, :782:45, :795:44, :1308:5, :1310:7, :1330:7, :1332:62, :1507:3, :1511:35]
    stq_19_valid <= ~_GEN_2053 & (clear_store ? ~_GEN_1998 & _GEN_819 : ~_GEN_1737 & _GEN_819);	// @[lsu.scala:210:16, :258:33, :304:5, :321:5, :1406:5, :1410:7, :1411:32, :1497:3, :1502:17, :1507:3, :1508:35, :1599:3, :1604:5, :1612:32, :1625:9, :1626:34]
    stq_19_bits_uop_is_rvc <= ~_GEN_2033 & (_GEN_847 ? (_GEN_678 ? (_GEN_557 ? stq_19_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc) : io_core_dis_uops_2_bits_is_rvc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_19_bits_uop_ctrl_fcn_dw <= ~_GEN_2033 & (_GEN_847 ? (_GEN_678 ? (_GEN_557 ? stq_19_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw) : io_core_dis_uops_2_bits_ctrl_fcn_dw);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_19_bits_uop_ctrl_is_load <= ~_GEN_2033 & (_GEN_847 ? (_GEN_678 ? (_GEN_557 ? stq_19_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load) : io_core_dis_uops_2_bits_ctrl_is_load);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_19_bits_uop_ctrl_is_sta <= ~_GEN_2033 & (_GEN_847 ? (_GEN_678 ? (_GEN_557 ? stq_19_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta) : io_core_dis_uops_2_bits_ctrl_is_sta);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_19_bits_uop_ctrl_is_std <= ~_GEN_2033 & (_GEN_847 ? (_GEN_678 ? (_GEN_557 ? stq_19_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std) : io_core_dis_uops_2_bits_ctrl_is_std);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_19_bits_uop_iw_p1_poisoned <= ~_GEN_2033 & (_GEN_847 ? (_GEN_678 ? (_GEN_557 ? stq_19_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned) : io_core_dis_uops_2_bits_iw_p1_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_19_bits_uop_iw_p2_poisoned <= ~_GEN_2033 & (_GEN_847 ? (_GEN_678 ? (_GEN_557 ? stq_19_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned) : io_core_dis_uops_2_bits_iw_p2_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_19_bits_uop_is_br <= ~_GEN_2033 & (_GEN_847 ? (_GEN_678 ? (_GEN_557 ? stq_19_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br) : io_core_dis_uops_2_bits_is_br);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_19_bits_uop_is_jalr <= ~_GEN_2033 & (_GEN_847 ? (_GEN_678 ? (_GEN_557 ? stq_19_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr) : io_core_dis_uops_2_bits_is_jalr);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_19_bits_uop_is_jal <= ~_GEN_2033 & (_GEN_847 ? (_GEN_678 ? (_GEN_557 ? stq_19_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal) : io_core_dis_uops_2_bits_is_jal);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_19_bits_uop_is_sfb <= ~_GEN_2033 & (_GEN_847 ? (_GEN_678 ? (_GEN_557 ? stq_19_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb) : io_core_dis_uops_2_bits_is_sfb);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_19_bits_uop_edge_inst <= ~_GEN_2033 & (_GEN_847 ? (_GEN_678 ? (_GEN_557 ? stq_19_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst) : io_core_dis_uops_2_bits_edge_inst);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_19_bits_uop_taken <= ~_GEN_2033 & (_GEN_847 ? (_GEN_678 ? (_GEN_557 ? stq_19_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken) : io_core_dis_uops_2_bits_taken);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    if (_GEN_2033 | ~_GEN_847)	// @[lsu.scala:304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
      stq_19_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
    else if (dis_ld_val_1) begin	// @[lsu.scala:301:85]
      if (_GEN_557) begin	// @[lsu.scala:210:16, :304:5, :321:5]
      end
      else	// @[lsu.scala:210:16, :304:5, :321:5]
        stq_19_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
    end
    else if (_GEN_654 | ~_GEN_557)	// @[lsu.scala:210:16, :304:5, :321:5, :322:39, :323:39]
      stq_19_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
    stq_19_bits_uop_prs1_busy <= ~_GEN_2033 & (_GEN_847 ? (_GEN_678 ? (_GEN_557 ? stq_19_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy) : io_core_dis_uops_2_bits_prs1_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_19_bits_uop_prs2_busy <= ~_GEN_2033 & (_GEN_847 ? (_GEN_678 ? (_GEN_557 ? stq_19_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy) : io_core_dis_uops_2_bits_prs2_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_19_bits_uop_prs3_busy <= ~_GEN_2033 & (_GEN_847 ? (_GEN_678 ? (_GEN_557 ? stq_19_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy) : io_core_dis_uops_2_bits_prs3_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_19_bits_uop_ppred_busy <= ~_GEN_2033 & _GEN_847 & _GEN_678 & _GEN_557 & stq_19_bits_uop_ppred_busy;	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_19_bits_uop_exception <= ~_GEN_2033 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 5'h13 | (_GEN_847 ? (_GEN_678 ? (_GEN_557 ? stq_19_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception) : io_core_dis_uops_2_bits_exception));	// @[lsu.scala:210:16, :304:5, :305:44, :321:5, :669:32, :673:32, :719:5, :725:7, :730:58, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_19_bits_uop_bypassable <= ~_GEN_2033 & (_GEN_847 ? (_GEN_678 ? (_GEN_557 ? stq_19_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable) : io_core_dis_uops_2_bits_bypassable);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_19_bits_uop_mem_signed <= ~_GEN_2033 & (_GEN_847 ? (_GEN_678 ? (_GEN_557 ? stq_19_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed) : io_core_dis_uops_2_bits_mem_signed);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_19_bits_uop_is_fence <= ~_GEN_2033 & (_GEN_847 ? (_GEN_678 ? (_GEN_557 ? stq_19_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence) : io_core_dis_uops_2_bits_is_fence);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_19_bits_uop_is_fencei <= ~_GEN_2033 & (_GEN_847 ? (_GEN_678 ? (_GEN_557 ? stq_19_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei) : io_core_dis_uops_2_bits_is_fencei);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_19_bits_uop_is_amo <= ~_GEN_2033 & (_GEN_847 ? (_GEN_678 ? (_GEN_557 ? stq_19_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo) : io_core_dis_uops_2_bits_is_amo);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_19_bits_uop_uses_ldq <= ~_GEN_2033 & (_GEN_847 ? (_GEN_678 ? (_GEN_557 ? stq_19_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq) : io_core_dis_uops_2_bits_uses_ldq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_19_bits_uop_uses_stq <= ~_GEN_2033 & (_GEN_847 ? (_GEN_678 ? (_GEN_557 ? stq_19_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq) : io_core_dis_uops_2_bits_uses_stq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_19_bits_uop_is_sys_pc2epc <= ~_GEN_2033 & (_GEN_847 ? (_GEN_678 ? (_GEN_557 ? stq_19_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc) : io_core_dis_uops_2_bits_is_sys_pc2epc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_19_bits_uop_is_unique <= ~_GEN_2033 & (_GEN_847 ? (_GEN_678 ? (_GEN_557 ? stq_19_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique) : io_core_dis_uops_2_bits_is_unique);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_19_bits_uop_flush_on_commit <= ~_GEN_2033 & (_GEN_847 ? (_GEN_678 ? (_GEN_557 ? stq_19_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit) : io_core_dis_uops_2_bits_flush_on_commit);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_19_bits_uop_ldst_is_rs1 <= ~_GEN_2033 & (_GEN_847 ? (_GEN_678 ? (_GEN_557 ? stq_19_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1) : io_core_dis_uops_2_bits_ldst_is_rs1);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_19_bits_uop_ldst_val <= ~_GEN_2033 & (_GEN_847 ? (_GEN_678 ? (_GEN_557 ? stq_19_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val) : io_core_dis_uops_2_bits_ldst_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_19_bits_uop_frs3_en <= ~_GEN_2033 & (_GEN_847 ? (_GEN_678 ? (_GEN_557 ? stq_19_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en) : io_core_dis_uops_2_bits_frs3_en);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_19_bits_uop_fp_val <= ~_GEN_2033 & (_GEN_847 ? (_GEN_678 ? (_GEN_557 ? stq_19_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val) : io_core_dis_uops_2_bits_fp_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_19_bits_uop_fp_single <= ~_GEN_2033 & (_GEN_847 ? (_GEN_678 ? (_GEN_557 ? stq_19_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single) : io_core_dis_uops_2_bits_fp_single);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_19_bits_uop_xcpt_pf_if <= ~_GEN_2033 & (_GEN_847 ? (_GEN_678 ? (_GEN_557 ? stq_19_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if) : io_core_dis_uops_2_bits_xcpt_pf_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_19_bits_uop_xcpt_ae_if <= ~_GEN_2033 & (_GEN_847 ? (_GEN_678 ? (_GEN_557 ? stq_19_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if) : io_core_dis_uops_2_bits_xcpt_ae_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_19_bits_uop_xcpt_ma_if <= ~_GEN_2033 & (_GEN_847 ? (_GEN_678 ? (_GEN_557 ? stq_19_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if) : io_core_dis_uops_2_bits_xcpt_ma_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_19_bits_uop_bp_debug_if <= ~_GEN_2033 & (_GEN_847 ? (_GEN_678 ? (_GEN_557 ? stq_19_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if) : io_core_dis_uops_2_bits_bp_debug_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_19_bits_uop_bp_xcpt_if <= ~_GEN_2033 & (_GEN_847 ? (_GEN_678 ? (_GEN_557 ? stq_19_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if) : io_core_dis_uops_2_bits_bp_xcpt_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_19_bits_addr_valid <= ~_GEN_2053 & (clear_store ? ~_GEN_1998 & _GEN_963 : ~_GEN_1737 & _GEN_963);	// @[lsu.scala:210:16, :258:33, :304:5, :851:5, :855:36, :1406:5, :1410:7, :1411:32, :1412:32, :1497:3, :1502:17, :1507:3, :1508:35, :1509:35, :1599:3, :1604:5, :1612:32, :1613:32, :1625:9, :1626:34, :1627:34]
    if (_GEN_962) begin	// @[lsu.scala:304:5, :851:5, :855:36]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          stq_19_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:210:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          stq_19_bits_addr_bits <= _GEN_296;	// @[lsu.scala:210:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_19_bits_addr_bits <= _GEN_184;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_19_bits_addr_bits <= _GEN_193;	// @[lsu.scala:210:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          stq_19_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:210:16, :242:34]
        else	// @[lsu.scala:536:61]
          stq_19_bits_addr_bits <= 40'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:710:58]
        stq_19_bits_addr_bits <= _GEN_297;	// @[lsu.scala:210:16, :770:30]
      stq_19_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:210:16, :710:58]
    end
    stq_19_bits_data_valid <= ~_GEN_2053 & (clear_store ? ~_GEN_1998 & _GEN_1011 : ~_GEN_1737 & _GEN_1011);	// @[lsu.scala:210:16, :258:33, :304:5, :871:5, :875:33, :1406:5, :1410:7, :1411:32, :1413:32, :1497:3, :1502:17, :1507:3, :1508:35, :1510:35, :1599:3, :1604:5, :1612:32, :1614:32, :1625:9, :1626:34, :1628:34]
    if (_GEN_1010) begin	// @[lsu.scala:304:5, :871:5, :875:33]
      if (_stq_bits_data_bits_T)	// @[lsu.scala:870:37]
        stq_19_bits_data_bits <= io_core_exe_0_req_bits_data;	// @[lsu.scala:210:16]
      else	// @[lsu.scala:870:37]
        stq_19_bits_data_bits <= io_core_fp_stdata_bits_data;	// @[lsu.scala:210:16]
    end
    stq_19_bits_committed <= ~_GEN_2026 & (commit_store_2 & _GEN_1930 | (commit_store_1 ? _GEN_1882 | _GEN_1805 | _GEN_871 : _GEN_1805 | _GEN_871));	// @[lsu.scala:210:16, :304:5, :321:5, :1308:5, :1453:49, :1457:5, :1458:31, :1507:3, :1511:35, :1512:35]
    stq_19_bits_succeeded <= ~_GEN_2026 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 5'h13 | (_GEN_299 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 5'h13)) & _GEN_847 & _GEN_678 & _GEN_557 & stq_19_bits_succeeded);	// @[lsu.scala:210:16, :219:29, :304:5, :305:44, :321:5, :536:61, :768:39, :775:43, :782:45, :795:44, :1308:5, :1310:7, :1330:7, :1332:62, :1507:3, :1511:35]
    stq_20_valid <= ~_GEN_2054 & (clear_store ? ~_GEN_2000 & _GEN_821 : ~_GEN_1738 & _GEN_821);	// @[lsu.scala:210:16, :258:33, :304:5, :321:5, :1406:5, :1410:7, :1411:32, :1497:3, :1502:17, :1507:3, :1508:35, :1599:3, :1604:5, :1612:32, :1625:9, :1626:34]
    stq_20_bits_uop_is_rvc <= ~_GEN_2033 & (_GEN_848 ? (_GEN_679 ? (_GEN_558 ? stq_20_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc) : io_core_dis_uops_2_bits_is_rvc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_20_bits_uop_ctrl_fcn_dw <= ~_GEN_2033 & (_GEN_848 ? (_GEN_679 ? (_GEN_558 ? stq_20_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw) : io_core_dis_uops_2_bits_ctrl_fcn_dw);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_20_bits_uop_ctrl_is_load <= ~_GEN_2033 & (_GEN_848 ? (_GEN_679 ? (_GEN_558 ? stq_20_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load) : io_core_dis_uops_2_bits_ctrl_is_load);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_20_bits_uop_ctrl_is_sta <= ~_GEN_2033 & (_GEN_848 ? (_GEN_679 ? (_GEN_558 ? stq_20_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta) : io_core_dis_uops_2_bits_ctrl_is_sta);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_20_bits_uop_ctrl_is_std <= ~_GEN_2033 & (_GEN_848 ? (_GEN_679 ? (_GEN_558 ? stq_20_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std) : io_core_dis_uops_2_bits_ctrl_is_std);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_20_bits_uop_iw_p1_poisoned <= ~_GEN_2033 & (_GEN_848 ? (_GEN_679 ? (_GEN_558 ? stq_20_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned) : io_core_dis_uops_2_bits_iw_p1_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_20_bits_uop_iw_p2_poisoned <= ~_GEN_2033 & (_GEN_848 ? (_GEN_679 ? (_GEN_558 ? stq_20_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned) : io_core_dis_uops_2_bits_iw_p2_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_20_bits_uop_is_br <= ~_GEN_2033 & (_GEN_848 ? (_GEN_679 ? (_GEN_558 ? stq_20_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br) : io_core_dis_uops_2_bits_is_br);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_20_bits_uop_is_jalr <= ~_GEN_2033 & (_GEN_848 ? (_GEN_679 ? (_GEN_558 ? stq_20_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr) : io_core_dis_uops_2_bits_is_jalr);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_20_bits_uop_is_jal <= ~_GEN_2033 & (_GEN_848 ? (_GEN_679 ? (_GEN_558 ? stq_20_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal) : io_core_dis_uops_2_bits_is_jal);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_20_bits_uop_is_sfb <= ~_GEN_2033 & (_GEN_848 ? (_GEN_679 ? (_GEN_558 ? stq_20_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb) : io_core_dis_uops_2_bits_is_sfb);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_20_bits_uop_edge_inst <= ~_GEN_2033 & (_GEN_848 ? (_GEN_679 ? (_GEN_558 ? stq_20_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst) : io_core_dis_uops_2_bits_edge_inst);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_20_bits_uop_taken <= ~_GEN_2033 & (_GEN_848 ? (_GEN_679 ? (_GEN_558 ? stq_20_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken) : io_core_dis_uops_2_bits_taken);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    if (_GEN_2033 | ~_GEN_848)	// @[lsu.scala:304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
      stq_20_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
    else if (dis_ld_val_1) begin	// @[lsu.scala:301:85]
      if (_GEN_558) begin	// @[lsu.scala:210:16, :304:5, :321:5]
      end
      else	// @[lsu.scala:210:16, :304:5, :321:5]
        stq_20_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
    end
    else if (_GEN_655 | ~_GEN_558)	// @[lsu.scala:210:16, :304:5, :321:5, :322:39, :323:39]
      stq_20_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
    stq_20_bits_uop_prs1_busy <= ~_GEN_2033 & (_GEN_848 ? (_GEN_679 ? (_GEN_558 ? stq_20_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy) : io_core_dis_uops_2_bits_prs1_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_20_bits_uop_prs2_busy <= ~_GEN_2033 & (_GEN_848 ? (_GEN_679 ? (_GEN_558 ? stq_20_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy) : io_core_dis_uops_2_bits_prs2_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_20_bits_uop_prs3_busy <= ~_GEN_2033 & (_GEN_848 ? (_GEN_679 ? (_GEN_558 ? stq_20_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy) : io_core_dis_uops_2_bits_prs3_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_20_bits_uop_ppred_busy <= ~_GEN_2033 & _GEN_848 & _GEN_679 & _GEN_558 & stq_20_bits_uop_ppred_busy;	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_20_bits_uop_exception <= ~_GEN_2033 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 5'h14 | (_GEN_848 ? (_GEN_679 ? (_GEN_558 ? stq_20_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception) : io_core_dis_uops_2_bits_exception));	// @[lsu.scala:210:16, :304:5, :305:44, :321:5, :669:32, :673:32, :719:5, :725:7, :730:58, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_20_bits_uop_bypassable <= ~_GEN_2033 & (_GEN_848 ? (_GEN_679 ? (_GEN_558 ? stq_20_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable) : io_core_dis_uops_2_bits_bypassable);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_20_bits_uop_mem_signed <= ~_GEN_2033 & (_GEN_848 ? (_GEN_679 ? (_GEN_558 ? stq_20_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed) : io_core_dis_uops_2_bits_mem_signed);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_20_bits_uop_is_fence <= ~_GEN_2033 & (_GEN_848 ? (_GEN_679 ? (_GEN_558 ? stq_20_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence) : io_core_dis_uops_2_bits_is_fence);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_20_bits_uop_is_fencei <= ~_GEN_2033 & (_GEN_848 ? (_GEN_679 ? (_GEN_558 ? stq_20_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei) : io_core_dis_uops_2_bits_is_fencei);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_20_bits_uop_is_amo <= ~_GEN_2033 & (_GEN_848 ? (_GEN_679 ? (_GEN_558 ? stq_20_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo) : io_core_dis_uops_2_bits_is_amo);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_20_bits_uop_uses_ldq <= ~_GEN_2033 & (_GEN_848 ? (_GEN_679 ? (_GEN_558 ? stq_20_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq) : io_core_dis_uops_2_bits_uses_ldq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_20_bits_uop_uses_stq <= ~_GEN_2033 & (_GEN_848 ? (_GEN_679 ? (_GEN_558 ? stq_20_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq) : io_core_dis_uops_2_bits_uses_stq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_20_bits_uop_is_sys_pc2epc <= ~_GEN_2033 & (_GEN_848 ? (_GEN_679 ? (_GEN_558 ? stq_20_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc) : io_core_dis_uops_2_bits_is_sys_pc2epc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_20_bits_uop_is_unique <= ~_GEN_2033 & (_GEN_848 ? (_GEN_679 ? (_GEN_558 ? stq_20_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique) : io_core_dis_uops_2_bits_is_unique);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_20_bits_uop_flush_on_commit <= ~_GEN_2033 & (_GEN_848 ? (_GEN_679 ? (_GEN_558 ? stq_20_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit) : io_core_dis_uops_2_bits_flush_on_commit);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_20_bits_uop_ldst_is_rs1 <= ~_GEN_2033 & (_GEN_848 ? (_GEN_679 ? (_GEN_558 ? stq_20_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1) : io_core_dis_uops_2_bits_ldst_is_rs1);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_20_bits_uop_ldst_val <= ~_GEN_2033 & (_GEN_848 ? (_GEN_679 ? (_GEN_558 ? stq_20_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val) : io_core_dis_uops_2_bits_ldst_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_20_bits_uop_frs3_en <= ~_GEN_2033 & (_GEN_848 ? (_GEN_679 ? (_GEN_558 ? stq_20_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en) : io_core_dis_uops_2_bits_frs3_en);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_20_bits_uop_fp_val <= ~_GEN_2033 & (_GEN_848 ? (_GEN_679 ? (_GEN_558 ? stq_20_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val) : io_core_dis_uops_2_bits_fp_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_20_bits_uop_fp_single <= ~_GEN_2033 & (_GEN_848 ? (_GEN_679 ? (_GEN_558 ? stq_20_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single) : io_core_dis_uops_2_bits_fp_single);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_20_bits_uop_xcpt_pf_if <= ~_GEN_2033 & (_GEN_848 ? (_GEN_679 ? (_GEN_558 ? stq_20_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if) : io_core_dis_uops_2_bits_xcpt_pf_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_20_bits_uop_xcpt_ae_if <= ~_GEN_2033 & (_GEN_848 ? (_GEN_679 ? (_GEN_558 ? stq_20_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if) : io_core_dis_uops_2_bits_xcpt_ae_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_20_bits_uop_xcpt_ma_if <= ~_GEN_2033 & (_GEN_848 ? (_GEN_679 ? (_GEN_558 ? stq_20_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if) : io_core_dis_uops_2_bits_xcpt_ma_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_20_bits_uop_bp_debug_if <= ~_GEN_2033 & (_GEN_848 ? (_GEN_679 ? (_GEN_558 ? stq_20_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if) : io_core_dis_uops_2_bits_bp_debug_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_20_bits_uop_bp_xcpt_if <= ~_GEN_2033 & (_GEN_848 ? (_GEN_679 ? (_GEN_558 ? stq_20_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if) : io_core_dis_uops_2_bits_bp_xcpt_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_20_bits_addr_valid <= ~_GEN_2054 & (clear_store ? ~_GEN_2000 & _GEN_965 : ~_GEN_1738 & _GEN_965);	// @[lsu.scala:210:16, :258:33, :304:5, :851:5, :855:36, :1406:5, :1410:7, :1411:32, :1412:32, :1497:3, :1502:17, :1507:3, :1508:35, :1509:35, :1599:3, :1604:5, :1612:32, :1613:32, :1625:9, :1626:34, :1627:34]
    if (_GEN_964) begin	// @[lsu.scala:304:5, :851:5, :855:36]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          stq_20_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:210:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          stq_20_bits_addr_bits <= _GEN_296;	// @[lsu.scala:210:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_20_bits_addr_bits <= _GEN_184;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_20_bits_addr_bits <= _GEN_193;	// @[lsu.scala:210:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          stq_20_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:210:16, :242:34]
        else	// @[lsu.scala:536:61]
          stq_20_bits_addr_bits <= 40'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:710:58]
        stq_20_bits_addr_bits <= _GEN_297;	// @[lsu.scala:210:16, :770:30]
      stq_20_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:210:16, :710:58]
    end
    stq_20_bits_data_valid <= ~_GEN_2054 & (clear_store ? ~_GEN_2000 & _GEN_1013 : ~_GEN_1738 & _GEN_1013);	// @[lsu.scala:210:16, :258:33, :304:5, :871:5, :875:33, :1406:5, :1410:7, :1411:32, :1413:32, :1497:3, :1502:17, :1507:3, :1508:35, :1510:35, :1599:3, :1604:5, :1612:32, :1614:32, :1625:9, :1626:34, :1628:34]
    if (_GEN_1012) begin	// @[lsu.scala:304:5, :871:5, :875:33]
      if (_stq_bits_data_bits_T)	// @[lsu.scala:870:37]
        stq_20_bits_data_bits <= io_core_exe_0_req_bits_data;	// @[lsu.scala:210:16]
      else	// @[lsu.scala:870:37]
        stq_20_bits_data_bits <= io_core_fp_stdata_bits_data;	// @[lsu.scala:210:16]
    end
    stq_20_bits_committed <= ~_GEN_2027 & (commit_store_2 & _GEN_1931 | (commit_store_1 ? _GEN_1883 | _GEN_1807 | _GEN_872 : _GEN_1807 | _GEN_872));	// @[lsu.scala:210:16, :304:5, :321:5, :1308:5, :1453:49, :1457:5, :1458:31, :1507:3, :1511:35, :1512:35]
    stq_20_bits_succeeded <= ~_GEN_2027 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 5'h14 | (_GEN_299 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 5'h14)) & _GEN_848 & _GEN_679 & _GEN_558 & stq_20_bits_succeeded);	// @[lsu.scala:210:16, :219:29, :304:5, :305:44, :321:5, :536:61, :768:39, :775:43, :782:45, :795:44, :1308:5, :1310:7, :1330:7, :1332:62, :1507:3, :1511:35]
    stq_21_valid <= ~_GEN_2055 & (clear_store ? ~_GEN_2002 & _GEN_823 : ~_GEN_1739 & _GEN_823);	// @[lsu.scala:210:16, :258:33, :304:5, :321:5, :1406:5, :1410:7, :1411:32, :1497:3, :1502:17, :1507:3, :1508:35, :1599:3, :1604:5, :1612:32, :1625:9, :1626:34]
    stq_21_bits_uop_is_rvc <= ~_GEN_2033 & (_GEN_849 ? (_GEN_680 ? (_GEN_559 ? stq_21_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc) : io_core_dis_uops_2_bits_is_rvc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_21_bits_uop_ctrl_fcn_dw <= ~_GEN_2033 & (_GEN_849 ? (_GEN_680 ? (_GEN_559 ? stq_21_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw) : io_core_dis_uops_2_bits_ctrl_fcn_dw);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_21_bits_uop_ctrl_is_load <= ~_GEN_2033 & (_GEN_849 ? (_GEN_680 ? (_GEN_559 ? stq_21_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load) : io_core_dis_uops_2_bits_ctrl_is_load);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_21_bits_uop_ctrl_is_sta <= ~_GEN_2033 & (_GEN_849 ? (_GEN_680 ? (_GEN_559 ? stq_21_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta) : io_core_dis_uops_2_bits_ctrl_is_sta);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_21_bits_uop_ctrl_is_std <= ~_GEN_2033 & (_GEN_849 ? (_GEN_680 ? (_GEN_559 ? stq_21_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std) : io_core_dis_uops_2_bits_ctrl_is_std);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_21_bits_uop_iw_p1_poisoned <= ~_GEN_2033 & (_GEN_849 ? (_GEN_680 ? (_GEN_559 ? stq_21_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned) : io_core_dis_uops_2_bits_iw_p1_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_21_bits_uop_iw_p2_poisoned <= ~_GEN_2033 & (_GEN_849 ? (_GEN_680 ? (_GEN_559 ? stq_21_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned) : io_core_dis_uops_2_bits_iw_p2_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_21_bits_uop_is_br <= ~_GEN_2033 & (_GEN_849 ? (_GEN_680 ? (_GEN_559 ? stq_21_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br) : io_core_dis_uops_2_bits_is_br);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_21_bits_uop_is_jalr <= ~_GEN_2033 & (_GEN_849 ? (_GEN_680 ? (_GEN_559 ? stq_21_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr) : io_core_dis_uops_2_bits_is_jalr);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_21_bits_uop_is_jal <= ~_GEN_2033 & (_GEN_849 ? (_GEN_680 ? (_GEN_559 ? stq_21_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal) : io_core_dis_uops_2_bits_is_jal);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_21_bits_uop_is_sfb <= ~_GEN_2033 & (_GEN_849 ? (_GEN_680 ? (_GEN_559 ? stq_21_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb) : io_core_dis_uops_2_bits_is_sfb);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_21_bits_uop_edge_inst <= ~_GEN_2033 & (_GEN_849 ? (_GEN_680 ? (_GEN_559 ? stq_21_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst) : io_core_dis_uops_2_bits_edge_inst);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_21_bits_uop_taken <= ~_GEN_2033 & (_GEN_849 ? (_GEN_680 ? (_GEN_559 ? stq_21_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken) : io_core_dis_uops_2_bits_taken);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    if (_GEN_2033 | ~_GEN_849)	// @[lsu.scala:304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
      stq_21_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
    else if (dis_ld_val_1) begin	// @[lsu.scala:301:85]
      if (_GEN_559) begin	// @[lsu.scala:210:16, :304:5, :321:5]
      end
      else	// @[lsu.scala:210:16, :304:5, :321:5]
        stq_21_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
    end
    else if (_GEN_656 | ~_GEN_559)	// @[lsu.scala:210:16, :304:5, :321:5, :322:39, :323:39]
      stq_21_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
    stq_21_bits_uop_prs1_busy <= ~_GEN_2033 & (_GEN_849 ? (_GEN_680 ? (_GEN_559 ? stq_21_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy) : io_core_dis_uops_2_bits_prs1_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_21_bits_uop_prs2_busy <= ~_GEN_2033 & (_GEN_849 ? (_GEN_680 ? (_GEN_559 ? stq_21_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy) : io_core_dis_uops_2_bits_prs2_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_21_bits_uop_prs3_busy <= ~_GEN_2033 & (_GEN_849 ? (_GEN_680 ? (_GEN_559 ? stq_21_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy) : io_core_dis_uops_2_bits_prs3_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_21_bits_uop_ppred_busy <= ~_GEN_2033 & _GEN_849 & _GEN_680 & _GEN_559 & stq_21_bits_uop_ppred_busy;	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_21_bits_uop_exception <= ~_GEN_2033 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 5'h15 | (_GEN_849 ? (_GEN_680 ? (_GEN_559 ? stq_21_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception) : io_core_dis_uops_2_bits_exception));	// @[lsu.scala:210:16, :304:5, :305:44, :321:5, :669:32, :673:32, :719:5, :725:7, :730:58, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_21_bits_uop_bypassable <= ~_GEN_2033 & (_GEN_849 ? (_GEN_680 ? (_GEN_559 ? stq_21_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable) : io_core_dis_uops_2_bits_bypassable);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_21_bits_uop_mem_signed <= ~_GEN_2033 & (_GEN_849 ? (_GEN_680 ? (_GEN_559 ? stq_21_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed) : io_core_dis_uops_2_bits_mem_signed);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_21_bits_uop_is_fence <= ~_GEN_2033 & (_GEN_849 ? (_GEN_680 ? (_GEN_559 ? stq_21_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence) : io_core_dis_uops_2_bits_is_fence);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_21_bits_uop_is_fencei <= ~_GEN_2033 & (_GEN_849 ? (_GEN_680 ? (_GEN_559 ? stq_21_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei) : io_core_dis_uops_2_bits_is_fencei);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_21_bits_uop_is_amo <= ~_GEN_2033 & (_GEN_849 ? (_GEN_680 ? (_GEN_559 ? stq_21_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo) : io_core_dis_uops_2_bits_is_amo);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_21_bits_uop_uses_ldq <= ~_GEN_2033 & (_GEN_849 ? (_GEN_680 ? (_GEN_559 ? stq_21_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq) : io_core_dis_uops_2_bits_uses_ldq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_21_bits_uop_uses_stq <= ~_GEN_2033 & (_GEN_849 ? (_GEN_680 ? (_GEN_559 ? stq_21_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq) : io_core_dis_uops_2_bits_uses_stq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_21_bits_uop_is_sys_pc2epc <= ~_GEN_2033 & (_GEN_849 ? (_GEN_680 ? (_GEN_559 ? stq_21_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc) : io_core_dis_uops_2_bits_is_sys_pc2epc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_21_bits_uop_is_unique <= ~_GEN_2033 & (_GEN_849 ? (_GEN_680 ? (_GEN_559 ? stq_21_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique) : io_core_dis_uops_2_bits_is_unique);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_21_bits_uop_flush_on_commit <= ~_GEN_2033 & (_GEN_849 ? (_GEN_680 ? (_GEN_559 ? stq_21_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit) : io_core_dis_uops_2_bits_flush_on_commit);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_21_bits_uop_ldst_is_rs1 <= ~_GEN_2033 & (_GEN_849 ? (_GEN_680 ? (_GEN_559 ? stq_21_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1) : io_core_dis_uops_2_bits_ldst_is_rs1);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_21_bits_uop_ldst_val <= ~_GEN_2033 & (_GEN_849 ? (_GEN_680 ? (_GEN_559 ? stq_21_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val) : io_core_dis_uops_2_bits_ldst_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_21_bits_uop_frs3_en <= ~_GEN_2033 & (_GEN_849 ? (_GEN_680 ? (_GEN_559 ? stq_21_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en) : io_core_dis_uops_2_bits_frs3_en);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_21_bits_uop_fp_val <= ~_GEN_2033 & (_GEN_849 ? (_GEN_680 ? (_GEN_559 ? stq_21_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val) : io_core_dis_uops_2_bits_fp_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_21_bits_uop_fp_single <= ~_GEN_2033 & (_GEN_849 ? (_GEN_680 ? (_GEN_559 ? stq_21_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single) : io_core_dis_uops_2_bits_fp_single);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_21_bits_uop_xcpt_pf_if <= ~_GEN_2033 & (_GEN_849 ? (_GEN_680 ? (_GEN_559 ? stq_21_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if) : io_core_dis_uops_2_bits_xcpt_pf_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_21_bits_uop_xcpt_ae_if <= ~_GEN_2033 & (_GEN_849 ? (_GEN_680 ? (_GEN_559 ? stq_21_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if) : io_core_dis_uops_2_bits_xcpt_ae_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_21_bits_uop_xcpt_ma_if <= ~_GEN_2033 & (_GEN_849 ? (_GEN_680 ? (_GEN_559 ? stq_21_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if) : io_core_dis_uops_2_bits_xcpt_ma_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_21_bits_uop_bp_debug_if <= ~_GEN_2033 & (_GEN_849 ? (_GEN_680 ? (_GEN_559 ? stq_21_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if) : io_core_dis_uops_2_bits_bp_debug_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_21_bits_uop_bp_xcpt_if <= ~_GEN_2033 & (_GEN_849 ? (_GEN_680 ? (_GEN_559 ? stq_21_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if) : io_core_dis_uops_2_bits_bp_xcpt_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_21_bits_addr_valid <= ~_GEN_2055 & (clear_store ? ~_GEN_2002 & _GEN_967 : ~_GEN_1739 & _GEN_967);	// @[lsu.scala:210:16, :258:33, :304:5, :851:5, :855:36, :1406:5, :1410:7, :1411:32, :1412:32, :1497:3, :1502:17, :1507:3, :1508:35, :1509:35, :1599:3, :1604:5, :1612:32, :1613:32, :1625:9, :1626:34, :1627:34]
    if (_GEN_966) begin	// @[lsu.scala:304:5, :851:5, :855:36]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          stq_21_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:210:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          stq_21_bits_addr_bits <= _GEN_296;	// @[lsu.scala:210:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_21_bits_addr_bits <= _GEN_184;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_21_bits_addr_bits <= _GEN_193;	// @[lsu.scala:210:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          stq_21_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:210:16, :242:34]
        else	// @[lsu.scala:536:61]
          stq_21_bits_addr_bits <= 40'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:710:58]
        stq_21_bits_addr_bits <= _GEN_297;	// @[lsu.scala:210:16, :770:30]
      stq_21_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:210:16, :710:58]
    end
    stq_21_bits_data_valid <= ~_GEN_2055 & (clear_store ? ~_GEN_2002 & _GEN_1015 : ~_GEN_1739 & _GEN_1015);	// @[lsu.scala:210:16, :258:33, :304:5, :871:5, :875:33, :1406:5, :1410:7, :1411:32, :1413:32, :1497:3, :1502:17, :1507:3, :1508:35, :1510:35, :1599:3, :1604:5, :1612:32, :1614:32, :1625:9, :1626:34, :1628:34]
    if (_GEN_1014) begin	// @[lsu.scala:304:5, :871:5, :875:33]
      if (_stq_bits_data_bits_T)	// @[lsu.scala:870:37]
        stq_21_bits_data_bits <= io_core_exe_0_req_bits_data;	// @[lsu.scala:210:16]
      else	// @[lsu.scala:870:37]
        stq_21_bits_data_bits <= io_core_fp_stdata_bits_data;	// @[lsu.scala:210:16]
    end
    stq_21_bits_committed <= ~_GEN_2028 & (commit_store_2 & _GEN_1932 | (commit_store_1 ? _GEN_1884 | _GEN_1809 | _GEN_873 : _GEN_1809 | _GEN_873));	// @[lsu.scala:210:16, :304:5, :321:5, :1308:5, :1453:49, :1457:5, :1458:31, :1507:3, :1511:35, :1512:35]
    stq_21_bits_succeeded <= ~_GEN_2028 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 5'h15 | (_GEN_299 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 5'h15)) & _GEN_849 & _GEN_680 & _GEN_559 & stq_21_bits_succeeded);	// @[lsu.scala:210:16, :219:29, :304:5, :305:44, :321:5, :536:61, :768:39, :775:43, :782:45, :795:44, :1308:5, :1310:7, :1330:7, :1332:62, :1507:3, :1511:35]
    stq_22_valid <= ~_GEN_2056 & (clear_store ? ~_GEN_2004 & _GEN_825 : ~_GEN_1740 & _GEN_825);	// @[lsu.scala:210:16, :258:33, :304:5, :321:5, :1406:5, :1410:7, :1411:32, :1497:3, :1502:17, :1507:3, :1508:35, :1599:3, :1604:5, :1612:32, :1625:9, :1626:34]
    stq_22_bits_uop_is_rvc <= ~_GEN_2033 & (_GEN_850 ? (_GEN_681 ? (_GEN_560 ? stq_22_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc) : io_core_dis_uops_2_bits_is_rvc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_22_bits_uop_ctrl_fcn_dw <= ~_GEN_2033 & (_GEN_850 ? (_GEN_681 ? (_GEN_560 ? stq_22_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw) : io_core_dis_uops_2_bits_ctrl_fcn_dw);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_22_bits_uop_ctrl_is_load <= ~_GEN_2033 & (_GEN_850 ? (_GEN_681 ? (_GEN_560 ? stq_22_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load) : io_core_dis_uops_2_bits_ctrl_is_load);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_22_bits_uop_ctrl_is_sta <= ~_GEN_2033 & (_GEN_850 ? (_GEN_681 ? (_GEN_560 ? stq_22_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta) : io_core_dis_uops_2_bits_ctrl_is_sta);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_22_bits_uop_ctrl_is_std <= ~_GEN_2033 & (_GEN_850 ? (_GEN_681 ? (_GEN_560 ? stq_22_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std) : io_core_dis_uops_2_bits_ctrl_is_std);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_22_bits_uop_iw_p1_poisoned <= ~_GEN_2033 & (_GEN_850 ? (_GEN_681 ? (_GEN_560 ? stq_22_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned) : io_core_dis_uops_2_bits_iw_p1_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_22_bits_uop_iw_p2_poisoned <= ~_GEN_2033 & (_GEN_850 ? (_GEN_681 ? (_GEN_560 ? stq_22_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned) : io_core_dis_uops_2_bits_iw_p2_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_22_bits_uop_is_br <= ~_GEN_2033 & (_GEN_850 ? (_GEN_681 ? (_GEN_560 ? stq_22_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br) : io_core_dis_uops_2_bits_is_br);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_22_bits_uop_is_jalr <= ~_GEN_2033 & (_GEN_850 ? (_GEN_681 ? (_GEN_560 ? stq_22_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr) : io_core_dis_uops_2_bits_is_jalr);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_22_bits_uop_is_jal <= ~_GEN_2033 & (_GEN_850 ? (_GEN_681 ? (_GEN_560 ? stq_22_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal) : io_core_dis_uops_2_bits_is_jal);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_22_bits_uop_is_sfb <= ~_GEN_2033 & (_GEN_850 ? (_GEN_681 ? (_GEN_560 ? stq_22_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb) : io_core_dis_uops_2_bits_is_sfb);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_22_bits_uop_edge_inst <= ~_GEN_2033 & (_GEN_850 ? (_GEN_681 ? (_GEN_560 ? stq_22_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst) : io_core_dis_uops_2_bits_edge_inst);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_22_bits_uop_taken <= ~_GEN_2033 & (_GEN_850 ? (_GEN_681 ? (_GEN_560 ? stq_22_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken) : io_core_dis_uops_2_bits_taken);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    if (_GEN_2033 | ~_GEN_850)	// @[lsu.scala:304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
      stq_22_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
    else if (dis_ld_val_1) begin	// @[lsu.scala:301:85]
      if (_GEN_560) begin	// @[lsu.scala:210:16, :304:5, :321:5]
      end
      else	// @[lsu.scala:210:16, :304:5, :321:5]
        stq_22_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
    end
    else if (_GEN_657 | ~_GEN_560)	// @[lsu.scala:210:16, :304:5, :321:5, :322:39, :323:39]
      stq_22_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
    stq_22_bits_uop_prs1_busy <= ~_GEN_2033 & (_GEN_850 ? (_GEN_681 ? (_GEN_560 ? stq_22_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy) : io_core_dis_uops_2_bits_prs1_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_22_bits_uop_prs2_busy <= ~_GEN_2033 & (_GEN_850 ? (_GEN_681 ? (_GEN_560 ? stq_22_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy) : io_core_dis_uops_2_bits_prs2_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_22_bits_uop_prs3_busy <= ~_GEN_2033 & (_GEN_850 ? (_GEN_681 ? (_GEN_560 ? stq_22_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy) : io_core_dis_uops_2_bits_prs3_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_22_bits_uop_ppred_busy <= ~_GEN_2033 & _GEN_850 & _GEN_681 & _GEN_560 & stq_22_bits_uop_ppred_busy;	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_22_bits_uop_exception <= ~_GEN_2033 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 5'h16 | (_GEN_850 ? (_GEN_681 ? (_GEN_560 ? stq_22_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception) : io_core_dis_uops_2_bits_exception));	// @[lsu.scala:210:16, :304:5, :305:44, :321:5, :669:32, :673:32, :719:5, :725:7, :730:58, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_22_bits_uop_bypassable <= ~_GEN_2033 & (_GEN_850 ? (_GEN_681 ? (_GEN_560 ? stq_22_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable) : io_core_dis_uops_2_bits_bypassable);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_22_bits_uop_mem_signed <= ~_GEN_2033 & (_GEN_850 ? (_GEN_681 ? (_GEN_560 ? stq_22_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed) : io_core_dis_uops_2_bits_mem_signed);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_22_bits_uop_is_fence <= ~_GEN_2033 & (_GEN_850 ? (_GEN_681 ? (_GEN_560 ? stq_22_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence) : io_core_dis_uops_2_bits_is_fence);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_22_bits_uop_is_fencei <= ~_GEN_2033 & (_GEN_850 ? (_GEN_681 ? (_GEN_560 ? stq_22_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei) : io_core_dis_uops_2_bits_is_fencei);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_22_bits_uop_is_amo <= ~_GEN_2033 & (_GEN_850 ? (_GEN_681 ? (_GEN_560 ? stq_22_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo) : io_core_dis_uops_2_bits_is_amo);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_22_bits_uop_uses_ldq <= ~_GEN_2033 & (_GEN_850 ? (_GEN_681 ? (_GEN_560 ? stq_22_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq) : io_core_dis_uops_2_bits_uses_ldq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_22_bits_uop_uses_stq <= ~_GEN_2033 & (_GEN_850 ? (_GEN_681 ? (_GEN_560 ? stq_22_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq) : io_core_dis_uops_2_bits_uses_stq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_22_bits_uop_is_sys_pc2epc <= ~_GEN_2033 & (_GEN_850 ? (_GEN_681 ? (_GEN_560 ? stq_22_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc) : io_core_dis_uops_2_bits_is_sys_pc2epc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_22_bits_uop_is_unique <= ~_GEN_2033 & (_GEN_850 ? (_GEN_681 ? (_GEN_560 ? stq_22_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique) : io_core_dis_uops_2_bits_is_unique);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_22_bits_uop_flush_on_commit <= ~_GEN_2033 & (_GEN_850 ? (_GEN_681 ? (_GEN_560 ? stq_22_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit) : io_core_dis_uops_2_bits_flush_on_commit);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_22_bits_uop_ldst_is_rs1 <= ~_GEN_2033 & (_GEN_850 ? (_GEN_681 ? (_GEN_560 ? stq_22_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1) : io_core_dis_uops_2_bits_ldst_is_rs1);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_22_bits_uop_ldst_val <= ~_GEN_2033 & (_GEN_850 ? (_GEN_681 ? (_GEN_560 ? stq_22_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val) : io_core_dis_uops_2_bits_ldst_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_22_bits_uop_frs3_en <= ~_GEN_2033 & (_GEN_850 ? (_GEN_681 ? (_GEN_560 ? stq_22_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en) : io_core_dis_uops_2_bits_frs3_en);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_22_bits_uop_fp_val <= ~_GEN_2033 & (_GEN_850 ? (_GEN_681 ? (_GEN_560 ? stq_22_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val) : io_core_dis_uops_2_bits_fp_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_22_bits_uop_fp_single <= ~_GEN_2033 & (_GEN_850 ? (_GEN_681 ? (_GEN_560 ? stq_22_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single) : io_core_dis_uops_2_bits_fp_single);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_22_bits_uop_xcpt_pf_if <= ~_GEN_2033 & (_GEN_850 ? (_GEN_681 ? (_GEN_560 ? stq_22_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if) : io_core_dis_uops_2_bits_xcpt_pf_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_22_bits_uop_xcpt_ae_if <= ~_GEN_2033 & (_GEN_850 ? (_GEN_681 ? (_GEN_560 ? stq_22_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if) : io_core_dis_uops_2_bits_xcpt_ae_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_22_bits_uop_xcpt_ma_if <= ~_GEN_2033 & (_GEN_850 ? (_GEN_681 ? (_GEN_560 ? stq_22_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if) : io_core_dis_uops_2_bits_xcpt_ma_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_22_bits_uop_bp_debug_if <= ~_GEN_2033 & (_GEN_850 ? (_GEN_681 ? (_GEN_560 ? stq_22_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if) : io_core_dis_uops_2_bits_bp_debug_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_22_bits_uop_bp_xcpt_if <= ~_GEN_2033 & (_GEN_850 ? (_GEN_681 ? (_GEN_560 ? stq_22_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if) : io_core_dis_uops_2_bits_bp_xcpt_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_22_bits_addr_valid <= ~_GEN_2056 & (clear_store ? ~_GEN_2004 & _GEN_969 : ~_GEN_1740 & _GEN_969);	// @[lsu.scala:210:16, :258:33, :304:5, :851:5, :855:36, :1406:5, :1410:7, :1411:32, :1412:32, :1497:3, :1502:17, :1507:3, :1508:35, :1509:35, :1599:3, :1604:5, :1612:32, :1613:32, :1625:9, :1626:34, :1627:34]
    if (_GEN_968) begin	// @[lsu.scala:304:5, :851:5, :855:36]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          stq_22_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:210:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          stq_22_bits_addr_bits <= _GEN_296;	// @[lsu.scala:210:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_22_bits_addr_bits <= _GEN_184;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_22_bits_addr_bits <= _GEN_193;	// @[lsu.scala:210:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          stq_22_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:210:16, :242:34]
        else	// @[lsu.scala:536:61]
          stq_22_bits_addr_bits <= 40'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:710:58]
        stq_22_bits_addr_bits <= _GEN_297;	// @[lsu.scala:210:16, :770:30]
      stq_22_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:210:16, :710:58]
    end
    stq_22_bits_data_valid <= ~_GEN_2056 & (clear_store ? ~_GEN_2004 & _GEN_1017 : ~_GEN_1740 & _GEN_1017);	// @[lsu.scala:210:16, :258:33, :304:5, :871:5, :875:33, :1406:5, :1410:7, :1411:32, :1413:32, :1497:3, :1502:17, :1507:3, :1508:35, :1510:35, :1599:3, :1604:5, :1612:32, :1614:32, :1625:9, :1626:34, :1628:34]
    if (_GEN_1016) begin	// @[lsu.scala:304:5, :871:5, :875:33]
      if (_stq_bits_data_bits_T)	// @[lsu.scala:870:37]
        stq_22_bits_data_bits <= io_core_exe_0_req_bits_data;	// @[lsu.scala:210:16]
      else	// @[lsu.scala:870:37]
        stq_22_bits_data_bits <= io_core_fp_stdata_bits_data;	// @[lsu.scala:210:16]
    end
    stq_22_bits_committed <= ~_GEN_2029 & (commit_store_2 & _GEN_1933 | (commit_store_1 ? _GEN_1885 | _GEN_1811 | _GEN_874 : _GEN_1811 | _GEN_874));	// @[lsu.scala:210:16, :304:5, :321:5, :1308:5, :1453:49, :1457:5, :1458:31, :1507:3, :1511:35, :1512:35]
    stq_22_bits_succeeded <= ~_GEN_2029 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 5'h16 | (_GEN_299 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 5'h16)) & _GEN_850 & _GEN_681 & _GEN_560 & stq_22_bits_succeeded);	// @[lsu.scala:210:16, :219:29, :304:5, :305:44, :321:5, :536:61, :768:39, :775:43, :782:45, :795:44, :1308:5, :1310:7, :1330:7, :1332:62, :1507:3, :1511:35]
    stq_23_valid <= ~_GEN_2057 & (clear_store ? ~_GEN_2006 & _GEN_827 : ~_GEN_1741 & _GEN_827);	// @[lsu.scala:210:16, :258:33, :304:5, :321:5, :1406:5, :1410:7, :1411:32, :1497:3, :1502:17, :1507:3, :1508:35, :1599:3, :1604:5, :1612:32, :1625:9, :1626:34]
    stq_23_bits_uop_is_rvc <= ~_GEN_2033 & (_GEN_851 ? (_GEN_682 ? (_GEN_561 ? stq_23_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc) : io_core_dis_uops_2_bits_is_rvc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_23_bits_uop_ctrl_fcn_dw <= ~_GEN_2033 & (_GEN_851 ? (_GEN_682 ? (_GEN_561 ? stq_23_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw) : io_core_dis_uops_2_bits_ctrl_fcn_dw);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_23_bits_uop_ctrl_is_load <= ~_GEN_2033 & (_GEN_851 ? (_GEN_682 ? (_GEN_561 ? stq_23_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load) : io_core_dis_uops_2_bits_ctrl_is_load);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_23_bits_uop_ctrl_is_sta <= ~_GEN_2033 & (_GEN_851 ? (_GEN_682 ? (_GEN_561 ? stq_23_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta) : io_core_dis_uops_2_bits_ctrl_is_sta);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_23_bits_uop_ctrl_is_std <= ~_GEN_2033 & (_GEN_851 ? (_GEN_682 ? (_GEN_561 ? stq_23_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std) : io_core_dis_uops_2_bits_ctrl_is_std);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_23_bits_uop_iw_p1_poisoned <= ~_GEN_2033 & (_GEN_851 ? (_GEN_682 ? (_GEN_561 ? stq_23_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned) : io_core_dis_uops_2_bits_iw_p1_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_23_bits_uop_iw_p2_poisoned <= ~_GEN_2033 & (_GEN_851 ? (_GEN_682 ? (_GEN_561 ? stq_23_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned) : io_core_dis_uops_2_bits_iw_p2_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_23_bits_uop_is_br <= ~_GEN_2033 & (_GEN_851 ? (_GEN_682 ? (_GEN_561 ? stq_23_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br) : io_core_dis_uops_2_bits_is_br);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_23_bits_uop_is_jalr <= ~_GEN_2033 & (_GEN_851 ? (_GEN_682 ? (_GEN_561 ? stq_23_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr) : io_core_dis_uops_2_bits_is_jalr);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_23_bits_uop_is_jal <= ~_GEN_2033 & (_GEN_851 ? (_GEN_682 ? (_GEN_561 ? stq_23_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal) : io_core_dis_uops_2_bits_is_jal);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_23_bits_uop_is_sfb <= ~_GEN_2033 & (_GEN_851 ? (_GEN_682 ? (_GEN_561 ? stq_23_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb) : io_core_dis_uops_2_bits_is_sfb);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_23_bits_uop_edge_inst <= ~_GEN_2033 & (_GEN_851 ? (_GEN_682 ? (_GEN_561 ? stq_23_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst) : io_core_dis_uops_2_bits_edge_inst);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_23_bits_uop_taken <= ~_GEN_2033 & (_GEN_851 ? (_GEN_682 ? (_GEN_561 ? stq_23_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken) : io_core_dis_uops_2_bits_taken);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    if (_GEN_2033 | ~_GEN_851)	// @[lsu.scala:304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
      stq_23_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
    else if (dis_ld_val_1) begin	// @[lsu.scala:301:85]
      if (_GEN_561) begin	// @[lsu.scala:210:16, :304:5, :321:5]
      end
      else	// @[lsu.scala:210:16, :304:5, :321:5]
        stq_23_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
    end
    else if (_GEN_658 | ~_GEN_561)	// @[lsu.scala:210:16, :304:5, :321:5, :322:39, :323:39]
      stq_23_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
    stq_23_bits_uop_prs1_busy <= ~_GEN_2033 & (_GEN_851 ? (_GEN_682 ? (_GEN_561 ? stq_23_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy) : io_core_dis_uops_2_bits_prs1_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_23_bits_uop_prs2_busy <= ~_GEN_2033 & (_GEN_851 ? (_GEN_682 ? (_GEN_561 ? stq_23_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy) : io_core_dis_uops_2_bits_prs2_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_23_bits_uop_prs3_busy <= ~_GEN_2033 & (_GEN_851 ? (_GEN_682 ? (_GEN_561 ? stq_23_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy) : io_core_dis_uops_2_bits_prs3_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_23_bits_uop_ppred_busy <= ~_GEN_2033 & _GEN_851 & _GEN_682 & _GEN_561 & stq_23_bits_uop_ppred_busy;	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_23_bits_uop_exception <= ~_GEN_2033 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 5'h17 | (_GEN_851 ? (_GEN_682 ? (_GEN_561 ? stq_23_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception) : io_core_dis_uops_2_bits_exception));	// @[lsu.scala:210:16, :304:5, :321:5, :669:32, :673:32, :719:5, :725:7, :730:58, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32, util.scala:205:25]
    stq_23_bits_uop_bypassable <= ~_GEN_2033 & (_GEN_851 ? (_GEN_682 ? (_GEN_561 ? stq_23_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable) : io_core_dis_uops_2_bits_bypassable);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_23_bits_uop_mem_signed <= ~_GEN_2033 & (_GEN_851 ? (_GEN_682 ? (_GEN_561 ? stq_23_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed) : io_core_dis_uops_2_bits_mem_signed);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_23_bits_uop_is_fence <= ~_GEN_2033 & (_GEN_851 ? (_GEN_682 ? (_GEN_561 ? stq_23_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence) : io_core_dis_uops_2_bits_is_fence);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_23_bits_uop_is_fencei <= ~_GEN_2033 & (_GEN_851 ? (_GEN_682 ? (_GEN_561 ? stq_23_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei) : io_core_dis_uops_2_bits_is_fencei);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_23_bits_uop_is_amo <= ~_GEN_2033 & (_GEN_851 ? (_GEN_682 ? (_GEN_561 ? stq_23_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo) : io_core_dis_uops_2_bits_is_amo);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_23_bits_uop_uses_ldq <= ~_GEN_2033 & (_GEN_851 ? (_GEN_682 ? (_GEN_561 ? stq_23_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq) : io_core_dis_uops_2_bits_uses_ldq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_23_bits_uop_uses_stq <= ~_GEN_2033 & (_GEN_851 ? (_GEN_682 ? (_GEN_561 ? stq_23_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq) : io_core_dis_uops_2_bits_uses_stq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_23_bits_uop_is_sys_pc2epc <= ~_GEN_2033 & (_GEN_851 ? (_GEN_682 ? (_GEN_561 ? stq_23_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc) : io_core_dis_uops_2_bits_is_sys_pc2epc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_23_bits_uop_is_unique <= ~_GEN_2033 & (_GEN_851 ? (_GEN_682 ? (_GEN_561 ? stq_23_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique) : io_core_dis_uops_2_bits_is_unique);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_23_bits_uop_flush_on_commit <= ~_GEN_2033 & (_GEN_851 ? (_GEN_682 ? (_GEN_561 ? stq_23_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit) : io_core_dis_uops_2_bits_flush_on_commit);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_23_bits_uop_ldst_is_rs1 <= ~_GEN_2033 & (_GEN_851 ? (_GEN_682 ? (_GEN_561 ? stq_23_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1) : io_core_dis_uops_2_bits_ldst_is_rs1);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_23_bits_uop_ldst_val <= ~_GEN_2033 & (_GEN_851 ? (_GEN_682 ? (_GEN_561 ? stq_23_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val) : io_core_dis_uops_2_bits_ldst_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_23_bits_uop_frs3_en <= ~_GEN_2033 & (_GEN_851 ? (_GEN_682 ? (_GEN_561 ? stq_23_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en) : io_core_dis_uops_2_bits_frs3_en);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_23_bits_uop_fp_val <= ~_GEN_2033 & (_GEN_851 ? (_GEN_682 ? (_GEN_561 ? stq_23_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val) : io_core_dis_uops_2_bits_fp_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_23_bits_uop_fp_single <= ~_GEN_2033 & (_GEN_851 ? (_GEN_682 ? (_GEN_561 ? stq_23_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single) : io_core_dis_uops_2_bits_fp_single);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_23_bits_uop_xcpt_pf_if <= ~_GEN_2033 & (_GEN_851 ? (_GEN_682 ? (_GEN_561 ? stq_23_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if) : io_core_dis_uops_2_bits_xcpt_pf_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_23_bits_uop_xcpt_ae_if <= ~_GEN_2033 & (_GEN_851 ? (_GEN_682 ? (_GEN_561 ? stq_23_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if) : io_core_dis_uops_2_bits_xcpt_ae_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_23_bits_uop_xcpt_ma_if <= ~_GEN_2033 & (_GEN_851 ? (_GEN_682 ? (_GEN_561 ? stq_23_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if) : io_core_dis_uops_2_bits_xcpt_ma_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_23_bits_uop_bp_debug_if <= ~_GEN_2033 & (_GEN_851 ? (_GEN_682 ? (_GEN_561 ? stq_23_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if) : io_core_dis_uops_2_bits_bp_debug_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_23_bits_uop_bp_xcpt_if <= ~_GEN_2033 & (_GEN_851 ? (_GEN_682 ? (_GEN_561 ? stq_23_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if) : io_core_dis_uops_2_bits_bp_xcpt_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_23_bits_addr_valid <= ~_GEN_2057 & (clear_store ? ~_GEN_2006 & _GEN_971 : ~_GEN_1741 & _GEN_971);	// @[lsu.scala:210:16, :258:33, :304:5, :851:5, :855:36, :1406:5, :1410:7, :1411:32, :1412:32, :1497:3, :1502:17, :1507:3, :1508:35, :1509:35, :1599:3, :1604:5, :1612:32, :1613:32, :1625:9, :1626:34, :1627:34]
    if (_GEN_970) begin	// @[lsu.scala:304:5, :851:5, :855:36]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          stq_23_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:210:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          stq_23_bits_addr_bits <= _GEN_296;	// @[lsu.scala:210:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_23_bits_addr_bits <= _GEN_184;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_23_bits_addr_bits <= _GEN_193;	// @[lsu.scala:210:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          stq_23_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:210:16, :242:34]
        else	// @[lsu.scala:536:61]
          stq_23_bits_addr_bits <= 40'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:710:58]
        stq_23_bits_addr_bits <= _GEN_297;	// @[lsu.scala:210:16, :770:30]
      stq_23_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:210:16, :710:58]
    end
    stq_23_bits_data_valid <= ~_GEN_2057 & (clear_store ? ~_GEN_2006 & _GEN_1019 : ~_GEN_1741 & _GEN_1019);	// @[lsu.scala:210:16, :258:33, :304:5, :871:5, :875:33, :1406:5, :1410:7, :1411:32, :1413:32, :1497:3, :1502:17, :1507:3, :1508:35, :1510:35, :1599:3, :1604:5, :1612:32, :1614:32, :1625:9, :1626:34, :1628:34]
    if (_GEN_1018) begin	// @[lsu.scala:304:5, :871:5, :875:33]
      if (_stq_bits_data_bits_T)	// @[lsu.scala:870:37]
        stq_23_bits_data_bits <= io_core_exe_0_req_bits_data;	// @[lsu.scala:210:16]
      else	// @[lsu.scala:870:37]
        stq_23_bits_data_bits <= io_core_fp_stdata_bits_data;	// @[lsu.scala:210:16]
    end
    stq_23_bits_committed <= ~_GEN_2030 & (commit_store_2 & _GEN_1934 | (commit_store_1 ? _GEN_1886 | _GEN_1813 | _GEN_875 : _GEN_1813 | _GEN_875));	// @[lsu.scala:210:16, :304:5, :321:5, :1308:5, :1453:49, :1457:5, :1458:31, :1507:3, :1511:35, :1512:35]
    stq_23_bits_succeeded <= ~_GEN_2030 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 5'h17 | (_GEN_299 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 5'h17)) & _GEN_851 & _GEN_682 & _GEN_561 & stq_23_bits_succeeded);	// @[lsu.scala:210:16, :219:29, :304:5, :321:5, :536:61, :768:39, :775:43, :782:45, :795:44, :1308:5, :1310:7, :1330:7, :1332:62, :1507:3, :1511:35, util.scala:205:25]
    if (_T_2029) begin	// @[lsu.scala:1598:22]
      ldq_head <= 5'h0;	// @[lsu.scala:214:29]
      ldq_tail <= 5'h0;	// @[lsu.scala:215:29]
      if (reset)
        stq_tail <= 5'h0;	// @[lsu.scala:217:29]
      else
        stq_tail <= stq_commit_head;	// @[lsu.scala:217:29, :218:29]
    end
    else begin	// @[lsu.scala:1598:22]
      if (commit_load_2) begin	// @[lsu.scala:1454:49]
        if (_T_1993 == 5'h17)	// @[lsu.scala:1488:31, util.scala:205:25]
          ldq_head <= 5'h0;	// @[lsu.scala:214:29]
        else	// @[util.scala:205:25]
          ldq_head <= _T_1993 + 5'h1;	// @[lsu.scala:214:29, :305:44, :1488:31, util.scala:206:28]
      end
      else if (commit_load_1) begin	// @[lsu.scala:1454:49]
        if (wrap_15)	// @[util.scala:205:25]
          ldq_head <= 5'h0;	// @[lsu.scala:214:29]
        else	// @[util.scala:205:25]
          ldq_head <= _T_1991;	// @[lsu.scala:214:29, util.scala:206:28]
      end
      else if (commit_load) begin	// @[lsu.scala:1454:49]
        if (wrap_13)	// @[util.scala:205:25]
          ldq_head <= 5'h0;	// @[lsu.scala:214:29]
        else	// @[util.scala:205:25]
          ldq_head <= _T_1975;	// @[lsu.scala:214:29, util.scala:206:28]
      end
      if (io_core_brupdate_b2_mispredict & ~io_core_exception) begin	// @[lsu.scala:671:22, :1437:40]
        ldq_tail <= io_core_brupdate_b2_uop_ldq_idx;	// @[lsu.scala:215:29]
        stq_tail <= io_core_brupdate_b2_uop_stq_idx;	// @[lsu.scala:217:29]
      end
      else begin	// @[lsu.scala:1437:40]
        if (dis_ld_val_2) begin	// @[lsu.scala:301:85]
          if (wrap_8)	// @[util.scala:205:25]
            ldq_tail <= 5'h0;	// @[lsu.scala:215:29]
          else	// @[util.scala:205:25]
            ldq_tail <= _T_89;	// @[lsu.scala:215:29, util.scala:206:28]
        end
        else if (dis_ld_val_1) begin	// @[lsu.scala:301:85]
          if (wrap_4)	// @[util.scala:205:25]
            ldq_tail <= 5'h0;	// @[lsu.scala:215:29]
          else	// @[util.scala:205:25]
            ldq_tail <= _T_49;	// @[lsu.scala:215:29, util.scala:206:28]
        end
        else if (dis_ld_val) begin	// @[lsu.scala:301:85]
          if (wrap)	// @[util.scala:205:25]
            ldq_tail <= 5'h0;	// @[lsu.scala:215:29]
          else	// @[util.scala:205:25]
            ldq_tail <= _T_9;	// @[lsu.scala:215:29, util.scala:206:28]
        end
        if (dis_st_val_2) begin	// @[lsu.scala:302:85]
          if (wrap_9)	// @[util.scala:205:25]
            stq_tail <= 5'h0;	// @[lsu.scala:217:29]
          else	// @[util.scala:205:25]
            stq_tail <= _T_92;	// @[lsu.scala:217:29, util.scala:206:28]
        end
        else if (dis_st_val_1) begin	// @[lsu.scala:302:85]
          if (wrap_5)	// @[util.scala:205:25]
            stq_tail <= 5'h0;	// @[lsu.scala:217:29]
          else	// @[util.scala:205:25]
            stq_tail <= _T_53;	// @[lsu.scala:217:29, util.scala:206:28]
        end
        else if (dis_st_val) begin	// @[lsu.scala:302:85]
          if (wrap_1)	// @[util.scala:205:25]
            stq_tail <= 5'h0;	// @[lsu.scala:217:29]
          else	// @[util.scala:205:25]
            stq_tail <= _T_13;	// @[lsu.scala:217:29, util.scala:206:28]
        end
      end
    end
    if (_GEN_2031) begin	// @[lsu.scala:242:34, :1529:34, :1531:35, :1532:19]
      hella_req_addr <= io_hellacache_req_bits_addr;	// @[lsu.scala:242:34]
      hella_req_cmd <= 5'h0;	// @[lsu.scala:242:34]
      hella_req_size <= 2'h3;	// @[lsu.scala:242:34]
    end
    hella_req_signed <= ~_GEN_2031 & hella_req_signed;	// @[lsu.scala:242:34, :1529:34, :1531:35, :1532:19]
    hella_req_phys <= _GEN_2031 | hella_req_phys;	// @[lsu.scala:242:34, :1529:34, :1531:35, :1532:19]
    if (_GEN_2032) begin	// @[lsu.scala:243:34, :1529:34, :1535:38]
    end
    else begin	// @[lsu.scala:243:34, :1529:34, :1535:38]
      hella_data_data <= 64'h0;	// @[lsu.scala:243:34]
      hella_xcpt_ma_ld <= _dtlb_io_resp_0_ma_ld;	// @[lsu.scala:245:34, :248:20]
      hella_xcpt_ma_st <= _dtlb_io_resp_0_ma_st;	// @[lsu.scala:245:34, :248:20]
      hella_xcpt_pf_ld <= _dtlb_io_resp_0_pf_ld;	// @[lsu.scala:245:34, :248:20]
      hella_xcpt_pf_st <= _dtlb_io_resp_0_pf_st;	// @[lsu.scala:245:34, :248:20]
      hella_xcpt_ae_ld <= _dtlb_io_resp_0_ae_ld;	// @[lsu.scala:245:34, :248:20]
      hella_xcpt_ae_st <= _dtlb_io_resp_0_ae_st;	// @[lsu.scala:245:34, :248:20]
    end
    if (_GEN_301 | ~will_fire_hella_incoming_0_will_fire) begin	// @[lsu.scala:244:34, :536:61, :768:39, :775:43, :782:45, :796:44, :804:47]
    end
    else	// @[lsu.scala:244:34, :768:39, :775:43, :782:45, :796:44, :804:47]
      hella_paddr <= exe_tlb_paddr_0;	// @[Cat.scala:33:92, lsu.scala:244:34]
    hella_xcpt_gf_ld <= _GEN_2032 & hella_xcpt_gf_ld;	// @[lsu.scala:243:34, :245:34, :1529:34, :1535:38]
    hella_xcpt_gf_st <= _GEN_2032 & hella_xcpt_gf_st;	// @[lsu.scala:243:34, :245:34, :1529:34, :1535:38]
    if (will_fire_load_wakeup_0_will_fire) begin	// @[lsu.scala:536:61]
      p1_block_load_mask_0 <= _GEN_200;	// @[lsu.scala:398:35, :570:49]
      p1_block_load_mask_1 <= _GEN_201;	// @[lsu.scala:398:35, :570:49]
      p1_block_load_mask_2 <= _GEN_202;	// @[lsu.scala:398:35, :570:49]
      p1_block_load_mask_3 <= _GEN_203;	// @[lsu.scala:398:35, :570:49]
      p1_block_load_mask_4 <= _GEN_204;	// @[lsu.scala:398:35, :570:49]
      p1_block_load_mask_5 <= _GEN_205;	// @[lsu.scala:398:35, :570:49]
      p1_block_load_mask_6 <= _GEN_206;	// @[lsu.scala:398:35, :570:49]
      p1_block_load_mask_7 <= _GEN_207;	// @[lsu.scala:398:35, :570:49]
      p1_block_load_mask_8 <= _GEN_208;	// @[lsu.scala:398:35, :570:49]
      p1_block_load_mask_9 <= _GEN_209;	// @[lsu.scala:398:35, :570:49]
      p1_block_load_mask_10 <= _GEN_210;	// @[lsu.scala:398:35, :570:49]
      p1_block_load_mask_11 <= _GEN_211;	// @[lsu.scala:398:35, :570:49]
      p1_block_load_mask_12 <= _GEN_212;	// @[lsu.scala:398:35, :570:49]
      p1_block_load_mask_13 <= _GEN_213;	// @[lsu.scala:398:35, :570:49]
      p1_block_load_mask_14 <= _GEN_214;	// @[lsu.scala:398:35, :570:49]
      p1_block_load_mask_15 <= _GEN_215;	// @[lsu.scala:398:35, :570:49]
      p1_block_load_mask_16 <= _GEN_216;	// @[lsu.scala:398:35, :570:49]
      p1_block_load_mask_17 <= _GEN_217;	// @[lsu.scala:398:35, :570:49]
      p1_block_load_mask_18 <= _GEN_218;	// @[lsu.scala:398:35, :570:49]
      p1_block_load_mask_19 <= _GEN_219;	// @[lsu.scala:398:35, :570:49]
      p1_block_load_mask_20 <= _GEN_220;	// @[lsu.scala:398:35, :570:49]
      p1_block_load_mask_21 <= _GEN_221;	// @[lsu.scala:398:35, :570:49]
      p1_block_load_mask_22 <= _GEN_222;	// @[lsu.scala:398:35, :570:49]
      p1_block_load_mask_23 <= _GEN_223;	// @[lsu.scala:398:35, :570:49]
    end
    else if (will_fire_load_incoming_0_will_fire) begin	// @[lsu.scala:536:61]
      p1_block_load_mask_0 <= _GEN_224;	// @[lsu.scala:398:35, :572:52]
      p1_block_load_mask_1 <= _GEN_225;	// @[lsu.scala:398:35, :572:52]
      p1_block_load_mask_2 <= _GEN_226;	// @[lsu.scala:398:35, :572:52]
      p1_block_load_mask_3 <= _GEN_227;	// @[lsu.scala:398:35, :572:52]
      p1_block_load_mask_4 <= _GEN_228;	// @[lsu.scala:398:35, :572:52]
      p1_block_load_mask_5 <= _GEN_229;	// @[lsu.scala:398:35, :572:52]
      p1_block_load_mask_6 <= _GEN_230;	// @[lsu.scala:398:35, :572:52]
      p1_block_load_mask_7 <= _GEN_231;	// @[lsu.scala:398:35, :572:52]
      p1_block_load_mask_8 <= _GEN_232;	// @[lsu.scala:398:35, :572:52]
      p1_block_load_mask_9 <= _GEN_233;	// @[lsu.scala:398:35, :572:52]
      p1_block_load_mask_10 <= _GEN_234;	// @[lsu.scala:398:35, :572:52]
      p1_block_load_mask_11 <= _GEN_235;	// @[lsu.scala:398:35, :572:52]
      p1_block_load_mask_12 <= _GEN_236;	// @[lsu.scala:398:35, :572:52]
      p1_block_load_mask_13 <= _GEN_237;	// @[lsu.scala:398:35, :572:52]
      p1_block_load_mask_14 <= _GEN_238;	// @[lsu.scala:398:35, :572:52]
      p1_block_load_mask_15 <= _GEN_239;	// @[lsu.scala:398:35, :572:52]
      p1_block_load_mask_16 <= _GEN_240;	// @[lsu.scala:398:35, :572:52]
      p1_block_load_mask_17 <= _GEN_241;	// @[lsu.scala:398:35, :572:52]
      p1_block_load_mask_18 <= _GEN_242;	// @[lsu.scala:398:35, :572:52]
      p1_block_load_mask_19 <= _GEN_243;	// @[lsu.scala:398:35, :572:52]
      p1_block_load_mask_20 <= _GEN_244;	// @[lsu.scala:398:35, :572:52]
      p1_block_load_mask_21 <= _GEN_245;	// @[lsu.scala:398:35, :572:52]
      p1_block_load_mask_22 <= _GEN_246;	// @[lsu.scala:398:35, :572:52]
      p1_block_load_mask_23 <= _GEN_247;	// @[lsu.scala:398:35, :572:52]
    end
    else begin	// @[lsu.scala:536:61]
      p1_block_load_mask_0 <= _GEN_249;	// @[lsu.scala:397:36, :398:35, :573:43, :574:49]
      p1_block_load_mask_1 <= _GEN_251;	// @[lsu.scala:397:36, :398:35, :573:43, :574:49]
      p1_block_load_mask_2 <= _GEN_253;	// @[lsu.scala:397:36, :398:35, :573:43, :574:49]
      p1_block_load_mask_3 <= _GEN_255;	// @[lsu.scala:397:36, :398:35, :573:43, :574:49]
      p1_block_load_mask_4 <= _GEN_257;	// @[lsu.scala:397:36, :398:35, :573:43, :574:49]
      p1_block_load_mask_5 <= _GEN_259;	// @[lsu.scala:397:36, :398:35, :573:43, :574:49]
      p1_block_load_mask_6 <= _GEN_261;	// @[lsu.scala:397:36, :398:35, :573:43, :574:49]
      p1_block_load_mask_7 <= _GEN_263;	// @[lsu.scala:397:36, :398:35, :573:43, :574:49]
      p1_block_load_mask_8 <= _GEN_265;	// @[lsu.scala:397:36, :398:35, :573:43, :574:49]
      p1_block_load_mask_9 <= _GEN_267;	// @[lsu.scala:397:36, :398:35, :573:43, :574:49]
      p1_block_load_mask_10 <= _GEN_269;	// @[lsu.scala:397:36, :398:35, :573:43, :574:49]
      p1_block_load_mask_11 <= _GEN_271;	// @[lsu.scala:397:36, :398:35, :573:43, :574:49]
      p1_block_load_mask_12 <= _GEN_273;	// @[lsu.scala:397:36, :398:35, :573:43, :574:49]
      p1_block_load_mask_13 <= _GEN_275;	// @[lsu.scala:397:36, :398:35, :573:43, :574:49]
      p1_block_load_mask_14 <= _GEN_277;	// @[lsu.scala:397:36, :398:35, :573:43, :574:49]
      p1_block_load_mask_15 <= _GEN_279;	// @[lsu.scala:397:36, :398:35, :573:43, :574:49]
      p1_block_load_mask_16 <= _GEN_281;	// @[lsu.scala:397:36, :398:35, :573:43, :574:49]
      p1_block_load_mask_17 <= _GEN_283;	// @[lsu.scala:397:36, :398:35, :573:43, :574:49]
      p1_block_load_mask_18 <= _GEN_285;	// @[lsu.scala:397:36, :398:35, :573:43, :574:49]
      p1_block_load_mask_19 <= _GEN_287;	// @[lsu.scala:397:36, :398:35, :573:43, :574:49]
      p1_block_load_mask_20 <= _GEN_289;	// @[lsu.scala:397:36, :398:35, :573:43, :574:49]
      p1_block_load_mask_21 <= _GEN_291;	// @[lsu.scala:397:36, :398:35, :573:43, :574:49]
      p1_block_load_mask_22 <= _GEN_293;	// @[lsu.scala:397:36, :398:35, :573:43, :574:49]
      p1_block_load_mask_23 <= _GEN_295;	// @[lsu.scala:397:36, :398:35, :573:43, :574:49]
    end
    p2_block_load_mask_0 <= p1_block_load_mask_0;	// @[lsu.scala:398:35, :399:35]
    p2_block_load_mask_1 <= p1_block_load_mask_1;	// @[lsu.scala:398:35, :399:35]
    p2_block_load_mask_2 <= p1_block_load_mask_2;	// @[lsu.scala:398:35, :399:35]
    p2_block_load_mask_3 <= p1_block_load_mask_3;	// @[lsu.scala:398:35, :399:35]
    p2_block_load_mask_4 <= p1_block_load_mask_4;	// @[lsu.scala:398:35, :399:35]
    p2_block_load_mask_5 <= p1_block_load_mask_5;	// @[lsu.scala:398:35, :399:35]
    p2_block_load_mask_6 <= p1_block_load_mask_6;	// @[lsu.scala:398:35, :399:35]
    p2_block_load_mask_7 <= p1_block_load_mask_7;	// @[lsu.scala:398:35, :399:35]
    p2_block_load_mask_8 <= p1_block_load_mask_8;	// @[lsu.scala:398:35, :399:35]
    p2_block_load_mask_9 <= p1_block_load_mask_9;	// @[lsu.scala:398:35, :399:35]
    p2_block_load_mask_10 <= p1_block_load_mask_10;	// @[lsu.scala:398:35, :399:35]
    p2_block_load_mask_11 <= p1_block_load_mask_11;	// @[lsu.scala:398:35, :399:35]
    p2_block_load_mask_12 <= p1_block_load_mask_12;	// @[lsu.scala:398:35, :399:35]
    p2_block_load_mask_13 <= p1_block_load_mask_13;	// @[lsu.scala:398:35, :399:35]
    p2_block_load_mask_14 <= p1_block_load_mask_14;	// @[lsu.scala:398:35, :399:35]
    p2_block_load_mask_15 <= p1_block_load_mask_15;	// @[lsu.scala:398:35, :399:35]
    p2_block_load_mask_16 <= p1_block_load_mask_16;	// @[lsu.scala:398:35, :399:35]
    p2_block_load_mask_17 <= p1_block_load_mask_17;	// @[lsu.scala:398:35, :399:35]
    p2_block_load_mask_18 <= p1_block_load_mask_18;	// @[lsu.scala:398:35, :399:35]
    p2_block_load_mask_19 <= p1_block_load_mask_19;	// @[lsu.scala:398:35, :399:35]
    p2_block_load_mask_20 <= p1_block_load_mask_20;	// @[lsu.scala:398:35, :399:35]
    p2_block_load_mask_21 <= p1_block_load_mask_21;	// @[lsu.scala:398:35, :399:35]
    p2_block_load_mask_22 <= p1_block_load_mask_22;	// @[lsu.scala:398:35, :399:35]
    p2_block_load_mask_23 <= p1_block_load_mask_23;	// @[lsu.scala:398:35, :399:35]
    ldq_retry_idx <= _ldq_retry_idx_T_2 & _temp_bits_T ? 5'h0 : _ldq_retry_idx_T_5 & _temp_bits_T_2 ? 5'h1 : _ldq_retry_idx_T_8 & _temp_bits_T_4 ? 5'h2 : _ldq_retry_idx_T_11 & _temp_bits_T_6 ? 5'h3 : _ldq_retry_idx_T_14 & _temp_bits_T_8 ? 5'h4 : _ldq_retry_idx_T_17 & _temp_bits_T_10 ? 5'h5 : _ldq_retry_idx_T_20 & _temp_bits_T_12 ? 5'h6 : _ldq_retry_idx_T_23 & _temp_bits_T_14 ? 5'h7 : _ldq_retry_idx_T_26 & _temp_bits_T_16 ? 5'h8 : _ldq_retry_idx_T_29 & _temp_bits_T_18 ? 5'h9 : _ldq_retry_idx_T_32 & _temp_bits_T_20 ? 5'hA : _ldq_retry_idx_T_35 & _temp_bits_T_22 ? 5'hB : _ldq_retry_idx_T_38 & _temp_bits_T_24 ? 5'hC : _ldq_retry_idx_T_41 & _temp_bits_T_26 ? 5'hD : _ldq_retry_idx_T_44 & _temp_bits_T_28 ? 5'hE : _ldq_retry_idx_T_47 & ~(ldq_head[4]) ? 5'hF : _ldq_retry_idx_T_50 & _temp_bits_T_32 ? 5'h10 : _ldq_retry_idx_T_53 & _temp_bits_T_34 ? 5'h11 : _ldq_retry_idx_T_56 & _temp_bits_T_36 ? 5'h12 : _ldq_retry_idx_T_59 & _temp_bits_T_38 ? 5'h13 : _ldq_retry_idx_idx_T_34[4:0];	// @[Mux.scala:47:70, lsu.scala:214:29, :305:44, :415:30, :418:39, util.scala:351:{65,72}]
    stq_retry_idx <= _stq_retry_idx_T & stq_commit_head == 5'h0 ? 5'h0 : _stq_retry_idx_T_1 & stq_commit_head < 5'h2 ? 5'h1 : _stq_retry_idx_T_2 & stq_commit_head < 5'h3 ? 5'h2 : _stq_retry_idx_T_3 & stq_commit_head < 5'h4 ? 5'h3 : _stq_retry_idx_T_4 & stq_commit_head < 5'h5 ? 5'h4 : _stq_retry_idx_T_5 & stq_commit_head < 5'h6 ? 5'h5 : _stq_retry_idx_T_6 & stq_commit_head < 5'h7 ? 5'h6 : _stq_retry_idx_T_7 & stq_commit_head < 5'h8 ? 5'h7 : _stq_retry_idx_T_8 & stq_commit_head < 5'h9 ? 5'h8 : _stq_retry_idx_T_9 & stq_commit_head < 5'hA ? 5'h9 : _stq_retry_idx_T_10 & stq_commit_head < 5'hB ? 5'hA : _stq_retry_idx_T_11 & stq_commit_head < 5'hC ? 5'hB : _stq_retry_idx_T_12 & stq_commit_head < 5'hD ? 5'hC : _stq_retry_idx_T_13 & stq_commit_head < 5'hE ? 5'hD : _stq_retry_idx_T_14 & stq_commit_head < 5'hF ? 5'hE : _stq_retry_idx_T_15 & ~(stq_commit_head[4]) ? 5'hF : _stq_retry_idx_T_16 & stq_commit_head < 5'h11 ? 5'h10 : _stq_retry_idx_T_17 & stq_commit_head < 5'h12 ? 5'h11 : _stq_retry_idx_T_18 & stq_commit_head < 5'h13 ? 5'h12 : _stq_retry_idx_T_19 & stq_commit_head < 5'h14 ? 5'h13 : _stq_retry_idx_idx_T_34[4:0];	// @[Mux.scala:47:70, lsu.scala:218:29, :305:44, :422:30, :424:18, util.scala:351:{65,72}]
    ldq_wakeup_idx <= _ldq_wakeup_idx_T_7 & _temp_bits_T ? 5'h0 : _ldq_wakeup_idx_T_15 & _temp_bits_T_2 ? 5'h1 : _ldq_wakeup_idx_T_23 & _temp_bits_T_4 ? 5'h2 : _ldq_wakeup_idx_T_31 & _temp_bits_T_6 ? 5'h3 : _ldq_wakeup_idx_T_39 & _temp_bits_T_8 ? 5'h4 : _ldq_wakeup_idx_T_47 & _temp_bits_T_10 ? 5'h5 : _ldq_wakeup_idx_T_55 & _temp_bits_T_12 ? 5'h6 : _ldq_wakeup_idx_T_63 & _temp_bits_T_14 ? 5'h7 : _ldq_wakeup_idx_T_71 & _temp_bits_T_16 ? 5'h8 : _ldq_wakeup_idx_T_79 & _temp_bits_T_18 ? 5'h9 : _ldq_wakeup_idx_T_87 & _temp_bits_T_20 ? 5'hA : _ldq_wakeup_idx_T_95 & _temp_bits_T_22 ? 5'hB : _ldq_wakeup_idx_T_103 & _temp_bits_T_24 ? 5'hC : _ldq_wakeup_idx_T_111 & _temp_bits_T_26 ? 5'hD : _ldq_wakeup_idx_T_119 & _temp_bits_T_28 ? 5'hE : _ldq_wakeup_idx_T_127 & ~(ldq_head[4]) ? 5'hF : _ldq_wakeup_idx_T_135 & _temp_bits_T_32 ? 5'h10 : _ldq_wakeup_idx_T_143 & _temp_bits_T_34 ? 5'h11 : _ldq_wakeup_idx_T_151 & _temp_bits_T_36 ? 5'h12 : _ldq_wakeup_idx_T_159 & _temp_bits_T_38 ? 5'h13 : _ldq_wakeup_idx_idx_T_34[4:0];	// @[Mux.scala:47:70, lsu.scala:214:29, :305:44, :430:31, :433:71, util.scala:351:{65,72}]
    can_fire_load_retry_REG <= _dtlb_io_miss_rdy;	// @[lsu.scala:248:20, :470:40]
    can_fire_sta_retry_REG <= _dtlb_io_miss_rdy;	// @[lsu.scala:248:20, :482:41]
    mem_xcpt_valids_0 <= (pf_ld_0 | pf_st_0 | ae_ld_0 | ~_will_fire_store_commit_0_T_2 & _dtlb_io_resp_0_ae_st & _mem_xcpt_uops_WIRE_0_uses_stq | ma_ld_0 | ma_st_0) & ~io_core_exception & (io_core_brupdate_b1_mispredict_mask & exe_tlb_uop_0_br_mask) == 16'h0;	// @[lsu.scala:248:20, :538:31, :576:25, :597:24, :661:56, :662:87, :663:75, :664:75, :665:75, :666:75, :669:32, :670:80, :671:{22,41}, util.scala:118:{51,59}]
    mem_xcpt_uops_0_br_mask <= exe_tlb_uop_0_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:597:24, :673:32, util.scala:85:{25,27}]
    if (_exe_tlb_uop_T_2) begin	// @[lsu.scala:599:53]
      mem_xcpt_uops_0_rob_idx <= io_core_exe_0_req_bits_uop_rob_idx;	// @[lsu.scala:673:32]
      mem_xcpt_uops_0_ldq_idx <= io_core_exe_0_req_bits_uop_ldq_idx;	// @[lsu.scala:673:32]
      mem_xcpt_uops_0_stq_idx <= io_core_exe_0_req_bits_uop_stq_idx;	// @[lsu.scala:673:32]
      mem_xcpt_uops_0_uses_ldq <= io_core_exe_0_req_bits_uop_uses_ldq;	// @[lsu.scala:673:32]
      mem_xcpt_uops_0_uses_stq <= io_core_exe_0_req_bits_uop_uses_stq;	// @[lsu.scala:673:32]
    end
    else if (will_fire_load_retry_0_will_fire) begin	// @[lsu.scala:536:61]
      mem_xcpt_uops_0_rob_idx <= _GEN_134;	// @[lsu.scala:465:79, :673:32]
      mem_xcpt_uops_0_ldq_idx <= _GEN_136;	// @[lsu.scala:465:79, :673:32]
      mem_xcpt_uops_0_stq_idx <= mem_ldq_retry_e_out_bits_uop_stq_idx;	// @[lsu.scala:465:79, :673:32]
      mem_xcpt_uops_0_uses_ldq <= _GEN_158;	// @[lsu.scala:465:79, :673:32]
      mem_xcpt_uops_0_uses_stq <= _GEN_160;	// @[lsu.scala:465:79, :673:32]
    end
    else begin	// @[lsu.scala:536:61]
      if (will_fire_sta_retry_0_will_fire) begin	// @[lsu.scala:536:61]
        mem_xcpt_uops_0_rob_idx <= mem_stq_retry_e_out_bits_uop_rob_idx;	// @[lsu.scala:478:79, :673:32]
        mem_xcpt_uops_0_ldq_idx <= _GEN_191;	// @[lsu.scala:478:79, :673:32]
        mem_xcpt_uops_0_stq_idx <= mem_stq_retry_e_out_bits_uop_stq_idx;	// @[lsu.scala:478:79, :673:32]
      end
      else begin	// @[lsu.scala:536:61]
        mem_xcpt_uops_0_rob_idx <= 7'h0;	// @[lsu.scala:673:32]
        mem_xcpt_uops_0_ldq_idx <= 5'h0;	// @[lsu.scala:673:32]
        mem_xcpt_uops_0_stq_idx <= 5'h0;	// @[lsu.scala:673:32]
      end
      mem_xcpt_uops_0_uses_ldq <= _exe_tlb_uop_T_4_uses_ldq;	// @[lsu.scala:602:24, :673:32]
      mem_xcpt_uops_0_uses_stq <= _exe_tlb_uop_T_4_uses_stq;	// @[lsu.scala:602:24, :673:32]
    end
    if (ma_ld_0)	// @[lsu.scala:661:56]
      mem_xcpt_causes_0 <= 4'h4;	// @[lsu.scala:674:32, :675:8]
    else if (ma_st_0)	// @[lsu.scala:662:87]
      mem_xcpt_causes_0 <= 4'h6;	// @[lsu.scala:674:32, :676:8]
    else if (pf_ld_0)	// @[lsu.scala:663:75]
      mem_xcpt_causes_0 <= 4'hD;	// @[lsu.scala:674:32, util.scala:351:72]
    else if (pf_st_0)	// @[lsu.scala:664:75]
      mem_xcpt_causes_0 <= 4'hF;	// @[lsu.scala:674:32, util.scala:351:72]
    else	// @[lsu.scala:664:75]
      mem_xcpt_causes_0 <= {2'h1, ~ae_ld_0, 1'h1};	// @[lsu.scala:665:75, :674:32, :678:8, :679:8]
    if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
      mem_xcpt_vaddrs_0 <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:681:32]
    else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
      mem_xcpt_vaddrs_0 <= _GEN_296;	// @[lsu.scala:610:24, :681:32]
    else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
      mem_xcpt_vaddrs_0 <= _GEN_184;	// @[lsu.scala:465:79, :681:32]
    else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
      mem_xcpt_vaddrs_0 <= _GEN_193;	// @[lsu.scala:478:79, :681:32]
    else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
      mem_xcpt_vaddrs_0 <= hella_req_addr;	// @[lsu.scala:242:34, :681:32]
    else	// @[lsu.scala:536:61]
      mem_xcpt_vaddrs_0 <= 40'h0;	// @[lsu.scala:681:32]
    REG <= _T_184 | will_fire_sta_incoming_0_will_fire | will_fire_load_retry_0_will_fire | will_fire_sta_retry_0_will_fire;	// @[lsu.scala:536:61, :567:63, :720:21, :721:33]
    fired_load_incoming_REG <= will_fire_load_incoming_0_will_fire & _fired_std_incoming_T;	// @[lsu.scala:536:61, :896:{51,79}, util.scala:118:59]
    fired_stad_incoming_REG <= will_fire_stad_incoming_0_will_fire & _fired_std_incoming_T;	// @[lsu.scala:536:61, :897:{51,79}, util.scala:118:59]
    fired_sta_incoming_REG <= will_fire_sta_incoming_0_will_fire & _fired_std_incoming_T;	// @[lsu.scala:536:61, :898:{51,79}, util.scala:118:59]
    fired_std_incoming_REG <= will_fire_std_incoming_0_will_fire & _fired_std_incoming_T;	// @[lsu.scala:536:61, :899:{51,79}, util.scala:118:59]
    fired_stdf_incoming <= fp_stdata_fire & (io_core_brupdate_b1_mispredict_mask & io_core_fp_stdata_bits_uop_br_mask) == 16'h0;	// @[Decoupled.scala:51:35, lsu.scala:900:{37,62}, util.scala:118:{51,59}]
    fired_sfence_0 <= will_fire_sfence_0_will_fire;	// @[lsu.scala:536:61, :901:37]
    fired_release_0 <= will_fire_release_0_will_fire;	// @[lsu.scala:536:61, :902:37]
    fired_load_retry_REG <= will_fire_load_retry_0_will_fire & (io_core_brupdate_b1_mispredict_mask & _GEN_125) == 16'h0;	// @[lsu.scala:465:79, :536:61, :903:{51,79}, util.scala:118:{51,59}]
    fired_sta_retry_REG <= will_fire_sta_retry_0_will_fire & _mem_stq_retry_e_out_valid_T == 16'h0;	// @[lsu.scala:536:61, :904:{51,79}, util.scala:118:{51,59}]
    fired_load_wakeup_REG <= will_fire_load_wakeup_0_will_fire & (io_core_brupdate_b1_mispredict_mask & _GEN_194) == 16'h0;	// @[lsu.scala:502:88, :536:61, :906:{51,79}, util.scala:118:{51,59}]
    mem_incoming_uop_0_br_mask <= io_core_exe_0_req_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:910:37, util.scala:85:{25,27}]
    mem_incoming_uop_0_rob_idx <= io_core_exe_0_req_bits_uop_rob_idx;	// @[lsu.scala:910:37]
    mem_incoming_uop_0_ldq_idx <= io_core_exe_0_req_bits_uop_ldq_idx;	// @[lsu.scala:910:37]
    mem_incoming_uop_0_stq_idx <= io_core_exe_0_req_bits_uop_stq_idx;	// @[lsu.scala:910:37]
    mem_incoming_uop_0_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:910:37]
    mem_incoming_uop_0_fp_val <= io_core_exe_0_req_bits_uop_fp_val;	// @[lsu.scala:910:37]
    mem_ldq_incoming_e_0_bits_uop_br_mask <= _GEN_95[io_core_exe_0_req_bits_uop_ldq_idx] & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:264:49, :911:37, util.scala:85:27, :89:21]
    mem_ldq_incoming_e_0_bits_uop_stq_idx <= _GEN_96[io_core_exe_0_req_bits_uop_ldq_idx];	// @[lsu.scala:264:49, :911:37]
    mem_ldq_incoming_e_0_bits_uop_mem_size <= _GEN_97[io_core_exe_0_req_bits_uop_ldq_idx];	// @[lsu.scala:264:49, :911:37]
    mem_ldq_incoming_e_0_bits_st_dep_mask <= _GEN_100[io_core_exe_0_req_bits_uop_ldq_idx];	// @[lsu.scala:264:49, :911:37]
    mem_stq_incoming_e_0_valid <= _GEN_1[io_core_exe_0_req_bits_uop_stq_idx] & (io_core_brupdate_b1_mispredict_mask & stq_incoming_e_0_bits_uop_br_mask) == 16'h0;	// @[lsu.scala:223:42, :264:49, :912:37, util.scala:108:31, :118:{51,59}]
    mem_stq_incoming_e_0_bits_uop_br_mask <= stq_incoming_e_0_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:264:49, :912:37, util.scala:85:27, :89:21]
    mem_stq_incoming_e_0_bits_uop_rob_idx <= _GEN_35[io_core_exe_0_req_bits_uop_stq_idx];	// @[lsu.scala:223:42, :264:49, :912:37]
    mem_stq_incoming_e_0_bits_uop_stq_idx <= _GEN_37[io_core_exe_0_req_bits_uop_stq_idx];	// @[lsu.scala:223:42, :264:49, :912:37]
    mem_stq_incoming_e_0_bits_uop_mem_size <= _GEN_54[io_core_exe_0_req_bits_uop_stq_idx];	// @[lsu.scala:223:42, :264:49, :912:37]
    mem_stq_incoming_e_0_bits_uop_is_amo <= _GEN_60[io_core_exe_0_req_bits_uop_stq_idx];	// @[lsu.scala:223:42, :264:49, :912:37]
    mem_stq_incoming_e_0_bits_addr_valid <= _mem_stq_incoming_e_WIRE_0_bits_addr_valid;	// @[lsu.scala:264:49, :912:37]
    mem_stq_incoming_e_0_bits_addr_is_virtual <= _GEN_89[io_core_exe_0_req_bits_uop_stq_idx];	// @[lsu.scala:223:42, :264:49, :912:37]
    mem_stq_incoming_e_0_bits_data_valid <= _GEN_90[io_core_exe_0_req_bits_uop_stq_idx];	// @[lsu.scala:223:42, :264:49, :912:37]
    mem_ldq_wakeup_e_bits_uop_br_mask <= _GEN_194 & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:502:88, :913:37, util.scala:85:27, :89:21]
    mem_ldq_wakeup_e_bits_uop_stq_idx <= mem_ldq_wakeup_e_out_bits_uop_stq_idx;	// @[lsu.scala:502:88, :913:37]
    mem_ldq_wakeup_e_bits_uop_mem_size <= mem_ldq_wakeup_e_out_bits_uop_mem_size;	// @[lsu.scala:502:88, :913:37]
    mem_ldq_wakeup_e_bits_st_dep_mask <= mem_ldq_wakeup_e_out_bits_st_dep_mask;	// @[lsu.scala:502:88, :913:37]
    mem_ldq_retry_e_bits_uop_br_mask <= _GEN_125 & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:465:79, :914:37, util.scala:85:27, :89:21]
    mem_ldq_retry_e_bits_uop_stq_idx <= mem_ldq_retry_e_out_bits_uop_stq_idx;	// @[lsu.scala:465:79, :914:37]
    mem_ldq_retry_e_bits_uop_mem_size <= mem_ldq_retry_e_out_bits_uop_mem_size;	// @[lsu.scala:465:79, :914:37]
    mem_ldq_retry_e_bits_st_dep_mask <= _GEN_100[ldq_retry_idx];	// @[lsu.scala:264:49, :415:30, :465:79, :914:37]
    mem_stq_retry_e_valid <= _GEN_189 & _mem_stq_retry_e_out_valid_T == 16'h0;	// @[lsu.scala:478:79, :915:37, util.scala:108:31, :118:{51,59}]
    mem_stq_retry_e_bits_uop_br_mask <= _GEN_190 & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:478:79, :915:37, util.scala:85:27, :89:21]
    mem_stq_retry_e_bits_uop_rob_idx <= mem_stq_retry_e_out_bits_uop_rob_idx;	// @[lsu.scala:478:79, :915:37]
    mem_stq_retry_e_bits_uop_stq_idx <= mem_stq_retry_e_out_bits_uop_stq_idx;	// @[lsu.scala:478:79, :915:37]
    mem_stq_retry_e_bits_uop_mem_size <= mem_stq_retry_e_out_bits_uop_mem_size;	// @[lsu.scala:478:79, :915:37]
    mem_stq_retry_e_bits_uop_is_amo <= mem_stq_retry_e_out_bits_uop_is_amo;	// @[lsu.scala:478:79, :915:37]
    mem_stq_retry_e_bits_data_valid <= _GEN_90[stq_retry_idx];	// @[lsu.scala:223:42, :422:30, :478:79, :915:37]
    mem_stdf_uop_br_mask <= io_core_fp_stdata_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:924:37, util.scala:85:{25,27}]
    mem_stdf_uop_rob_idx <= io_core_fp_stdata_bits_uop_rob_idx;	// @[lsu.scala:924:37]
    mem_stdf_uop_stq_idx <= io_core_fp_stdata_bits_uop_stq_idx;	// @[lsu.scala:924:37]
    mem_tlb_miss_0 <= exe_tlb_miss_0;	// @[lsu.scala:710:58, :927:41]
    mem_tlb_uncacheable_0 <= ~_dtlb_io_resp_0_cacheable;	// @[lsu.scala:248:20, :713:43, :928:41]
    if (_GEN_303)	// @[lsu.scala:768:39, :770:30, :775:43]
      mem_paddr_0 <= _GEN_297;	// @[lsu.scala:770:30, :929:41]
    else if (will_fire_store_commit_0_will_fire)	// @[lsu.scala:536:61]
      mem_paddr_0 <= _GEN_88;	// @[lsu.scala:223:42, :929:41]
    else if (will_fire_load_wakeup_0_will_fire)	// @[lsu.scala:536:61]
      mem_paddr_0 <= _GEN_195;	// @[lsu.scala:502:88, :929:41]
    else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
      mem_paddr_0 <= _GEN_297;	// @[lsu.scala:770:30, :929:41]
    else if (will_fire_hella_wakeup_0_will_fire)	// @[lsu.scala:536:61]
      mem_paddr_0 <= _GEN_302;	// @[lsu.scala:824:39, :929:41]
    else	// @[lsu.scala:536:61]
      mem_paddr_0 <= 40'h0;	// @[lsu.scala:929:41]
    if (fired_stad_incoming_REG | fired_sta_incoming_REG | fired_std_incoming_REG)	// @[lsu.scala:897:51, :898:51, :899:51, :942:35, :947:27, :949:41, :955:27, :957:41, :963:27, :965:35]
      clr_bsy_rob_idx_0 <= mem_stq_incoming_e_0_bits_uop_rob_idx;	// @[lsu.scala:912:37, :933:28]
    else if (fired_sfence_0)	// @[lsu.scala:901:37]
      clr_bsy_rob_idx_0 <= mem_incoming_uop_0_rob_idx;	// @[lsu.scala:910:37, :933:28]
    else if (fired_sta_retry_REG)	// @[lsu.scala:904:51]
      clr_bsy_rob_idx_0 <= mem_stq_retry_e_bits_uop_rob_idx;	// @[lsu.scala:915:37, :933:28]
    else	// @[lsu.scala:904:51]
      clr_bsy_rob_idx_0 <= 7'h0;	// @[lsu.scala:933:28]
    if (fired_stad_incoming_REG)	// @[lsu.scala:897:51]
      clr_bsy_brmask_0 <= mem_stq_incoming_e_0_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:912:37, :934:28, util.scala:85:{25,27}]
    else if (fired_sta_incoming_REG)	// @[lsu.scala:898:51]
      clr_bsy_brmask_0 <= mem_stq_incoming_e_0_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:912:37, :934:28, util.scala:85:{25,27}]
    else if (fired_std_incoming_REG)	// @[lsu.scala:899:51]
      clr_bsy_brmask_0 <= mem_stq_incoming_e_0_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:912:37, :934:28, util.scala:85:{25,27}]
    else if (fired_sfence_0)	// @[lsu.scala:901:37]
      clr_bsy_brmask_0 <= mem_incoming_uop_0_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:910:37, :934:28, util.scala:85:{25,27}]
    else if (fired_sta_retry_REG)	// @[lsu.scala:904:51]
      clr_bsy_brmask_0 <= mem_stq_retry_e_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:915:37, :934:28, util.scala:85:{25,27}]
    else	// @[lsu.scala:904:51]
      clr_bsy_brmask_0 <= 16'h0;	// @[lsu.scala:934:28]
    io_core_clr_bsy_0_valid_REG <= io_core_exception;	// @[lsu.scala:981:62]
    io_core_clr_bsy_0_valid_REG_1 <= io_core_exception;	// @[lsu.scala:981:101]
    io_core_clr_bsy_0_valid_REG_2 <= io_core_clr_bsy_0_valid_REG_1;	// @[lsu.scala:981:{93,101}]
    if (fired_stdf_incoming) begin	// @[lsu.scala:900:37]
      stdf_clr_bsy_rob_idx <= mem_stdf_uop_rob_idx;	// @[lsu.scala:924:37, :986:33]
      stdf_clr_bsy_brmask <= mem_stdf_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:924:37, :987:33, util.scala:85:{25,27}]
    end
    else begin	// @[lsu.scala:900:37]
      stdf_clr_bsy_rob_idx <= 7'h0;	// @[lsu.scala:986:33]
      stdf_clr_bsy_brmask <= 16'h0;	// @[lsu.scala:987:33]
    end
    io_core_clr_bsy_1_valid_REG <= io_core_exception;	// @[lsu.scala:1006:67]
    io_core_clr_bsy_1_valid_REG_1 <= io_core_exception;	// @[lsu.scala:1006:106]
    io_core_clr_bsy_1_valid_REG_2 <= io_core_clr_bsy_1_valid_REG_1;	// @[lsu.scala:1006:{98,106}]
    lcam_addr_REG <= exe_tlb_paddr_0;	// @[Cat.scala:33:92, lsu.scala:1028:45]
    lcam_addr_REG_1 <= io_dmem_release_bits_address;	// @[lsu.scala:1029:67]
    lcam_ldq_idx_REG <= ldq_wakeup_idx;	// @[lsu.scala:430:31, :1039:58]
    lcam_ldq_idx_REG_1 <= ldq_retry_idx;	// @[lsu.scala:415:30, :1040:58]
    lcam_stq_idx_REG <= stq_retry_idx;	// @[lsu.scala:422:30, :1044:58]
    if (will_fire_load_incoming_0_will_fire) begin	// @[lsu.scala:536:61]
      s1_executing_loads_0 <= _GEN_224 & dmem_req_fire_0;	// @[lsu.scala:572:52, :754:55, :756:36, :773:47, :1058:35]
      s1_executing_loads_1 <= _GEN_225 & dmem_req_fire_0;	// @[lsu.scala:572:52, :754:55, :756:36, :773:47, :1058:35]
      s1_executing_loads_2 <= _GEN_226 & dmem_req_fire_0;	// @[lsu.scala:572:52, :754:55, :756:36, :773:47, :1058:35]
      s1_executing_loads_3 <= _GEN_227 & dmem_req_fire_0;	// @[lsu.scala:572:52, :754:55, :756:36, :773:47, :1058:35]
      s1_executing_loads_4 <= _GEN_228 & dmem_req_fire_0;	// @[lsu.scala:572:52, :754:55, :756:36, :773:47, :1058:35]
      s1_executing_loads_5 <= _GEN_229 & dmem_req_fire_0;	// @[lsu.scala:572:52, :754:55, :756:36, :773:47, :1058:35]
      s1_executing_loads_6 <= _GEN_230 & dmem_req_fire_0;	// @[lsu.scala:572:52, :754:55, :756:36, :773:47, :1058:35]
      s1_executing_loads_7 <= _GEN_231 & dmem_req_fire_0;	// @[lsu.scala:572:52, :754:55, :756:36, :773:47, :1058:35]
      s1_executing_loads_8 <= _GEN_232 & dmem_req_fire_0;	// @[lsu.scala:572:52, :754:55, :756:36, :773:47, :1058:35]
      s1_executing_loads_9 <= _GEN_233 & dmem_req_fire_0;	// @[lsu.scala:572:52, :754:55, :756:36, :773:47, :1058:35]
      s1_executing_loads_10 <= _GEN_234 & dmem_req_fire_0;	// @[lsu.scala:572:52, :754:55, :756:36, :773:47, :1058:35]
      s1_executing_loads_11 <= _GEN_235 & dmem_req_fire_0;	// @[lsu.scala:572:52, :754:55, :756:36, :773:47, :1058:35]
      s1_executing_loads_12 <= _GEN_236 & dmem_req_fire_0;	// @[lsu.scala:572:52, :754:55, :756:36, :773:47, :1058:35]
      s1_executing_loads_13 <= _GEN_237 & dmem_req_fire_0;	// @[lsu.scala:572:52, :754:55, :756:36, :773:47, :1058:35]
      s1_executing_loads_14 <= _GEN_238 & dmem_req_fire_0;	// @[lsu.scala:572:52, :754:55, :756:36, :773:47, :1058:35]
      s1_executing_loads_15 <= _GEN_239 & dmem_req_fire_0;	// @[lsu.scala:572:52, :754:55, :756:36, :773:47, :1058:35]
      s1_executing_loads_16 <= _GEN_240 & dmem_req_fire_0;	// @[lsu.scala:572:52, :754:55, :756:36, :773:47, :1058:35]
      s1_executing_loads_17 <= _GEN_241 & dmem_req_fire_0;	// @[lsu.scala:572:52, :754:55, :756:36, :773:47, :1058:35]
      s1_executing_loads_18 <= _GEN_242 & dmem_req_fire_0;	// @[lsu.scala:572:52, :754:55, :756:36, :773:47, :1058:35]
      s1_executing_loads_19 <= _GEN_243 & dmem_req_fire_0;	// @[lsu.scala:572:52, :754:55, :756:36, :773:47, :1058:35]
      s1_executing_loads_20 <= _GEN_244 & dmem_req_fire_0;	// @[lsu.scala:572:52, :754:55, :756:36, :773:47, :1058:35]
      s1_executing_loads_21 <= _GEN_245 & dmem_req_fire_0;	// @[lsu.scala:572:52, :754:55, :756:36, :773:47, :1058:35]
      s1_executing_loads_22 <= _GEN_246 & dmem_req_fire_0;	// @[lsu.scala:572:52, :754:55, :756:36, :773:47, :1058:35]
      s1_executing_loads_23 <= _GEN_247 & dmem_req_fire_0;	// @[lsu.scala:572:52, :754:55, :756:36, :773:47, :1058:35]
    end
    else if (will_fire_load_retry_0_will_fire) begin	// @[lsu.scala:536:61]
      s1_executing_loads_0 <= _GEN_248 & dmem_req_fire_0;	// @[lsu.scala:574:49, :754:55, :756:36, :780:41, :1058:35]
      s1_executing_loads_1 <= _GEN_250 & dmem_req_fire_0;	// @[lsu.scala:574:49, :754:55, :756:36, :780:41, :1058:35]
      s1_executing_loads_2 <= _GEN_252 & dmem_req_fire_0;	// @[lsu.scala:574:49, :754:55, :756:36, :780:41, :1058:35]
      s1_executing_loads_3 <= _GEN_254 & dmem_req_fire_0;	// @[lsu.scala:574:49, :754:55, :756:36, :780:41, :1058:35]
      s1_executing_loads_4 <= _GEN_256 & dmem_req_fire_0;	// @[lsu.scala:574:49, :754:55, :756:36, :780:41, :1058:35]
      s1_executing_loads_5 <= _GEN_258 & dmem_req_fire_0;	// @[lsu.scala:574:49, :754:55, :756:36, :780:41, :1058:35]
      s1_executing_loads_6 <= _GEN_260 & dmem_req_fire_0;	// @[lsu.scala:574:49, :754:55, :756:36, :780:41, :1058:35]
      s1_executing_loads_7 <= _GEN_262 & dmem_req_fire_0;	// @[lsu.scala:574:49, :754:55, :756:36, :780:41, :1058:35]
      s1_executing_loads_8 <= _GEN_264 & dmem_req_fire_0;	// @[lsu.scala:574:49, :754:55, :756:36, :780:41, :1058:35]
      s1_executing_loads_9 <= _GEN_266 & dmem_req_fire_0;	// @[lsu.scala:574:49, :754:55, :756:36, :780:41, :1058:35]
      s1_executing_loads_10 <= _GEN_268 & dmem_req_fire_0;	// @[lsu.scala:574:49, :754:55, :756:36, :780:41, :1058:35]
      s1_executing_loads_11 <= _GEN_270 & dmem_req_fire_0;	// @[lsu.scala:574:49, :754:55, :756:36, :780:41, :1058:35]
      s1_executing_loads_12 <= _GEN_272 & dmem_req_fire_0;	// @[lsu.scala:574:49, :754:55, :756:36, :780:41, :1058:35]
      s1_executing_loads_13 <= _GEN_274 & dmem_req_fire_0;	// @[lsu.scala:574:49, :754:55, :756:36, :780:41, :1058:35]
      s1_executing_loads_14 <= _GEN_276 & dmem_req_fire_0;	// @[lsu.scala:574:49, :754:55, :756:36, :780:41, :1058:35]
      s1_executing_loads_15 <= _GEN_278 & dmem_req_fire_0;	// @[lsu.scala:574:49, :754:55, :756:36, :780:41, :1058:35]
      s1_executing_loads_16 <= _GEN_280 & dmem_req_fire_0;	// @[lsu.scala:574:49, :754:55, :756:36, :780:41, :1058:35]
      s1_executing_loads_17 <= _GEN_282 & dmem_req_fire_0;	// @[lsu.scala:574:49, :754:55, :756:36, :780:41, :1058:35]
      s1_executing_loads_18 <= _GEN_284 & dmem_req_fire_0;	// @[lsu.scala:574:49, :754:55, :756:36, :780:41, :1058:35]
      s1_executing_loads_19 <= _GEN_286 & dmem_req_fire_0;	// @[lsu.scala:574:49, :754:55, :756:36, :780:41, :1058:35]
      s1_executing_loads_20 <= _GEN_288 & dmem_req_fire_0;	// @[lsu.scala:574:49, :754:55, :756:36, :780:41, :1058:35]
      s1_executing_loads_21 <= _GEN_290 & dmem_req_fire_0;	// @[lsu.scala:574:49, :754:55, :756:36, :780:41, :1058:35]
      s1_executing_loads_22 <= _GEN_292 & dmem_req_fire_0;	// @[lsu.scala:574:49, :754:55, :756:36, :780:41, :1058:35]
      s1_executing_loads_23 <= _GEN_294 & dmem_req_fire_0;	// @[lsu.scala:574:49, :754:55, :756:36, :780:41, :1058:35]
    end
    else begin	// @[lsu.scala:536:61]
      s1_executing_loads_0 <= ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_200 & dmem_req_fire_0;	// @[lsu.scala:536:61, :570:49, :754:55, :756:36, :782:45, :796:44, :1058:35]
      s1_executing_loads_1 <= ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_201 & dmem_req_fire_0;	// @[lsu.scala:536:61, :570:49, :754:55, :756:36, :782:45, :796:44, :1058:35]
      s1_executing_loads_2 <= ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_202 & dmem_req_fire_0;	// @[lsu.scala:536:61, :570:49, :754:55, :756:36, :782:45, :796:44, :1058:35]
      s1_executing_loads_3 <= ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_203 & dmem_req_fire_0;	// @[lsu.scala:536:61, :570:49, :754:55, :756:36, :782:45, :796:44, :1058:35]
      s1_executing_loads_4 <= ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_204 & dmem_req_fire_0;	// @[lsu.scala:536:61, :570:49, :754:55, :756:36, :782:45, :796:44, :1058:35]
      s1_executing_loads_5 <= ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_205 & dmem_req_fire_0;	// @[lsu.scala:536:61, :570:49, :754:55, :756:36, :782:45, :796:44, :1058:35]
      s1_executing_loads_6 <= ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_206 & dmem_req_fire_0;	// @[lsu.scala:536:61, :570:49, :754:55, :756:36, :782:45, :796:44, :1058:35]
      s1_executing_loads_7 <= ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_207 & dmem_req_fire_0;	// @[lsu.scala:536:61, :570:49, :754:55, :756:36, :782:45, :796:44, :1058:35]
      s1_executing_loads_8 <= ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_208 & dmem_req_fire_0;	// @[lsu.scala:536:61, :570:49, :754:55, :756:36, :782:45, :796:44, :1058:35]
      s1_executing_loads_9 <= ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_209 & dmem_req_fire_0;	// @[lsu.scala:536:61, :570:49, :754:55, :756:36, :782:45, :796:44, :1058:35]
      s1_executing_loads_10 <= ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_210 & dmem_req_fire_0;	// @[lsu.scala:536:61, :570:49, :754:55, :756:36, :782:45, :796:44, :1058:35]
      s1_executing_loads_11 <= ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_211 & dmem_req_fire_0;	// @[lsu.scala:536:61, :570:49, :754:55, :756:36, :782:45, :796:44, :1058:35]
      s1_executing_loads_12 <= ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_212 & dmem_req_fire_0;	// @[lsu.scala:536:61, :570:49, :754:55, :756:36, :782:45, :796:44, :1058:35]
      s1_executing_loads_13 <= ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_213 & dmem_req_fire_0;	// @[lsu.scala:536:61, :570:49, :754:55, :756:36, :782:45, :796:44, :1058:35]
      s1_executing_loads_14 <= ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_214 & dmem_req_fire_0;	// @[lsu.scala:536:61, :570:49, :754:55, :756:36, :782:45, :796:44, :1058:35]
      s1_executing_loads_15 <= ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_215 & dmem_req_fire_0;	// @[lsu.scala:536:61, :570:49, :754:55, :756:36, :782:45, :796:44, :1058:35]
      s1_executing_loads_16 <= ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_216 & dmem_req_fire_0;	// @[lsu.scala:536:61, :570:49, :754:55, :756:36, :782:45, :796:44, :1058:35]
      s1_executing_loads_17 <= ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_217 & dmem_req_fire_0;	// @[lsu.scala:536:61, :570:49, :754:55, :756:36, :782:45, :796:44, :1058:35]
      s1_executing_loads_18 <= ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_218 & dmem_req_fire_0;	// @[lsu.scala:536:61, :570:49, :754:55, :756:36, :782:45, :796:44, :1058:35]
      s1_executing_loads_19 <= ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_219 & dmem_req_fire_0;	// @[lsu.scala:536:61, :570:49, :754:55, :756:36, :782:45, :796:44, :1058:35]
      s1_executing_loads_20 <= ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_220 & dmem_req_fire_0;	// @[lsu.scala:536:61, :570:49, :754:55, :756:36, :782:45, :796:44, :1058:35]
      s1_executing_loads_21 <= ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_221 & dmem_req_fire_0;	// @[lsu.scala:536:61, :570:49, :754:55, :756:36, :782:45, :796:44, :1058:35]
      s1_executing_loads_22 <= ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_222 & dmem_req_fire_0;	// @[lsu.scala:536:61, :570:49, :754:55, :756:36, :782:45, :796:44, :1058:35]
      s1_executing_loads_23 <= ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_223 & dmem_req_fire_0;	// @[lsu.scala:536:61, :570:49, :754:55, :756:36, :782:45, :796:44, :1058:35]
    end
    wb_forward_valid_0 <= _WIRE_1_0;	// @[lsu.scala:1066:36, :1191:53]
    if (fired_load_incoming_REG)	// @[lsu.scala:896:51]
      wb_forward_ldq_idx_0 <= mem_incoming_uop_0_ldq_idx;	// @[lsu.scala:910:37, :1067:36]
    else if (fired_load_wakeup_REG)	// @[lsu.scala:906:51]
      wb_forward_ldq_idx_0 <= lcam_ldq_idx_REG;	// @[lsu.scala:1039:58, :1067:36]
    else if (fired_load_retry_REG)	// @[lsu.scala:903:51]
      wb_forward_ldq_idx_0 <= lcam_ldq_idx_REG_1;	// @[lsu.scala:1040:58, :1067:36]
    else	// @[lsu.scala:903:51]
      wb_forward_ldq_idx_0 <= 5'h0;	// @[lsu.scala:1067:36]
    if (_lcam_addr_T_1)	// @[lsu.scala:1027:86]
      wb_forward_ld_addr_0 <= _GEN_307;	// @[lsu.scala:1027:37, :1068:36]
    else if (fired_release_0)	// @[lsu.scala:902:37]
      wb_forward_ld_addr_0 <= _GEN_306;	// @[lsu.scala:1029:41, :1068:36]
    else	// @[lsu.scala:902:37]
      wb_forward_ld_addr_0 <= mem_paddr_0;	// @[lsu.scala:929:41, :1068:36]
    wb_forward_stq_idx_0 <= _forwarding_age_logic_0_io_forwarding_idx;	// @[lsu.scala:1069:36, :1180:57]
    older_nacked_REG <= nacking_loads_0;	// @[lsu.scala:1056:34, :1130:57, :1286:5, :1289:7]
    io_dmem_s1_kill_0_REG <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1133:58]
    older_nacked_REG_1 <= nacking_loads_1;	// @[lsu.scala:1056:34, :1130:57, :1286:5, :1289:7]
    io_dmem_s1_kill_0_REG_1 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1133:58]
    older_nacked_REG_2 <= nacking_loads_2;	// @[lsu.scala:1056:34, :1130:57, :1286:5, :1289:7]
    io_dmem_s1_kill_0_REG_2 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1133:58]
    older_nacked_REG_3 <= nacking_loads_3;	// @[lsu.scala:1056:34, :1130:57, :1286:5, :1289:7]
    io_dmem_s1_kill_0_REG_3 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1133:58]
    older_nacked_REG_4 <= nacking_loads_4;	// @[lsu.scala:1056:34, :1130:57, :1286:5, :1289:7]
    io_dmem_s1_kill_0_REG_4 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1133:58]
    older_nacked_REG_5 <= nacking_loads_5;	// @[lsu.scala:1056:34, :1130:57, :1286:5, :1289:7]
    io_dmem_s1_kill_0_REG_5 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1133:58]
    older_nacked_REG_6 <= nacking_loads_6;	// @[lsu.scala:1056:34, :1130:57, :1286:5, :1289:7]
    io_dmem_s1_kill_0_REG_6 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1133:58]
    older_nacked_REG_7 <= nacking_loads_7;	// @[lsu.scala:1056:34, :1130:57, :1286:5, :1289:7]
    io_dmem_s1_kill_0_REG_7 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1133:58]
    older_nacked_REG_8 <= nacking_loads_8;	// @[lsu.scala:1056:34, :1130:57, :1286:5, :1289:7]
    io_dmem_s1_kill_0_REG_8 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1133:58]
    older_nacked_REG_9 <= nacking_loads_9;	// @[lsu.scala:1056:34, :1130:57, :1286:5, :1289:7]
    io_dmem_s1_kill_0_REG_9 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1133:58]
    older_nacked_REG_10 <= nacking_loads_10;	// @[lsu.scala:1056:34, :1130:57, :1286:5, :1289:7]
    io_dmem_s1_kill_0_REG_10 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1133:58]
    older_nacked_REG_11 <= nacking_loads_11;	// @[lsu.scala:1056:34, :1130:57, :1286:5, :1289:7]
    io_dmem_s1_kill_0_REG_11 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1133:58]
    older_nacked_REG_12 <= nacking_loads_12;	// @[lsu.scala:1056:34, :1130:57, :1286:5, :1289:7]
    io_dmem_s1_kill_0_REG_12 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1133:58]
    older_nacked_REG_13 <= nacking_loads_13;	// @[lsu.scala:1056:34, :1130:57, :1286:5, :1289:7]
    io_dmem_s1_kill_0_REG_13 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1133:58]
    older_nacked_REG_14 <= nacking_loads_14;	// @[lsu.scala:1056:34, :1130:57, :1286:5, :1289:7]
    io_dmem_s1_kill_0_REG_14 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1133:58]
    older_nacked_REG_15 <= nacking_loads_15;	// @[lsu.scala:1056:34, :1130:57, :1286:5, :1289:7]
    io_dmem_s1_kill_0_REG_15 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1133:58]
    older_nacked_REG_16 <= nacking_loads_16;	// @[lsu.scala:1056:34, :1130:57, :1286:5, :1289:7]
    io_dmem_s1_kill_0_REG_16 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1133:58]
    older_nacked_REG_17 <= nacking_loads_17;	// @[lsu.scala:1056:34, :1130:57, :1286:5, :1289:7]
    io_dmem_s1_kill_0_REG_17 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1133:58]
    older_nacked_REG_18 <= nacking_loads_18;	// @[lsu.scala:1056:34, :1130:57, :1286:5, :1289:7]
    io_dmem_s1_kill_0_REG_18 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1133:58]
    older_nacked_REG_19 <= nacking_loads_19;	// @[lsu.scala:1056:34, :1130:57, :1286:5, :1289:7]
    io_dmem_s1_kill_0_REG_19 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1133:58]
    older_nacked_REG_20 <= nacking_loads_20;	// @[lsu.scala:1056:34, :1130:57, :1286:5, :1289:7]
    io_dmem_s1_kill_0_REG_20 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1133:58]
    older_nacked_REG_21 <= nacking_loads_21;	// @[lsu.scala:1056:34, :1130:57, :1286:5, :1289:7]
    io_dmem_s1_kill_0_REG_21 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1133:58]
    older_nacked_REG_22 <= nacking_loads_22;	// @[lsu.scala:1056:34, :1130:57, :1286:5, :1289:7]
    io_dmem_s1_kill_0_REG_22 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1133:58]
    older_nacked_REG_23 <= nacking_loads_23;	// @[lsu.scala:1056:34, :1130:57, :1286:5, :1289:7]
    io_dmem_s1_kill_0_REG_23 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1133:58]
    io_dmem_s1_kill_0_REG_24 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1155:56]
    io_dmem_s1_kill_0_REG_25 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1161:56]
    io_dmem_s1_kill_0_REG_26 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1167:56]
    io_dmem_s1_kill_0_REG_27 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1155:56]
    io_dmem_s1_kill_0_REG_28 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1161:56]
    io_dmem_s1_kill_0_REG_29 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1167:56]
    io_dmem_s1_kill_0_REG_30 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1155:56]
    io_dmem_s1_kill_0_REG_31 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1161:56]
    io_dmem_s1_kill_0_REG_32 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1167:56]
    io_dmem_s1_kill_0_REG_33 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1155:56]
    io_dmem_s1_kill_0_REG_34 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1161:56]
    io_dmem_s1_kill_0_REG_35 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1167:56]
    io_dmem_s1_kill_0_REG_36 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1155:56]
    io_dmem_s1_kill_0_REG_37 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1161:56]
    io_dmem_s1_kill_0_REG_38 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1167:56]
    io_dmem_s1_kill_0_REG_39 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1155:56]
    io_dmem_s1_kill_0_REG_40 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1161:56]
    io_dmem_s1_kill_0_REG_41 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1167:56]
    io_dmem_s1_kill_0_REG_42 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1155:56]
    io_dmem_s1_kill_0_REG_43 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1161:56]
    io_dmem_s1_kill_0_REG_44 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1167:56]
    io_dmem_s1_kill_0_REG_45 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1155:56]
    io_dmem_s1_kill_0_REG_46 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1161:56]
    io_dmem_s1_kill_0_REG_47 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1167:56]
    io_dmem_s1_kill_0_REG_48 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1155:56]
    io_dmem_s1_kill_0_REG_49 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1161:56]
    io_dmem_s1_kill_0_REG_50 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1167:56]
    io_dmem_s1_kill_0_REG_51 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1155:56]
    io_dmem_s1_kill_0_REG_52 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1161:56]
    io_dmem_s1_kill_0_REG_53 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1167:56]
    io_dmem_s1_kill_0_REG_54 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1155:56]
    io_dmem_s1_kill_0_REG_55 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1161:56]
    io_dmem_s1_kill_0_REG_56 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1167:56]
    io_dmem_s1_kill_0_REG_57 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1155:56]
    io_dmem_s1_kill_0_REG_58 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1161:56]
    io_dmem_s1_kill_0_REG_59 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1167:56]
    io_dmem_s1_kill_0_REG_60 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1155:56]
    io_dmem_s1_kill_0_REG_61 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1161:56]
    io_dmem_s1_kill_0_REG_62 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1167:56]
    io_dmem_s1_kill_0_REG_63 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1155:56]
    io_dmem_s1_kill_0_REG_64 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1161:56]
    io_dmem_s1_kill_0_REG_65 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1167:56]
    io_dmem_s1_kill_0_REG_66 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1155:56]
    io_dmem_s1_kill_0_REG_67 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1161:56]
    io_dmem_s1_kill_0_REG_68 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1167:56]
    io_dmem_s1_kill_0_REG_69 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1155:56]
    io_dmem_s1_kill_0_REG_70 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1161:56]
    io_dmem_s1_kill_0_REG_71 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1167:56]
    io_dmem_s1_kill_0_REG_72 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1155:56]
    io_dmem_s1_kill_0_REG_73 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1161:56]
    io_dmem_s1_kill_0_REG_74 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1167:56]
    io_dmem_s1_kill_0_REG_75 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1155:56]
    io_dmem_s1_kill_0_REG_76 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1161:56]
    io_dmem_s1_kill_0_REG_77 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1167:56]
    io_dmem_s1_kill_0_REG_78 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1155:56]
    io_dmem_s1_kill_0_REG_79 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1161:56]
    io_dmem_s1_kill_0_REG_80 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1167:56]
    io_dmem_s1_kill_0_REG_81 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1155:56]
    io_dmem_s1_kill_0_REG_82 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1161:56]
    io_dmem_s1_kill_0_REG_83 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1167:56]
    io_dmem_s1_kill_0_REG_84 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1155:56]
    io_dmem_s1_kill_0_REG_85 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1161:56]
    io_dmem_s1_kill_0_REG_86 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1167:56]
    io_dmem_s1_kill_0_REG_87 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1155:56]
    io_dmem_s1_kill_0_REG_88 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1161:56]
    io_dmem_s1_kill_0_REG_89 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1167:56]
    io_dmem_s1_kill_0_REG_90 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1155:56]
    io_dmem_s1_kill_0_REG_91 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1161:56]
    io_dmem_s1_kill_0_REG_92 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1167:56]
    io_dmem_s1_kill_0_REG_93 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1155:56]
    io_dmem_s1_kill_0_REG_94 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1161:56]
    io_dmem_s1_kill_0_REG_95 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1167:56]
    REG_1 <= io_core_exception;	// @[lsu.scala:1191:64]
    REG_2 <= (ldst_addr_matches_0_0 | ldst_addr_matches_0_1 | ldst_addr_matches_0_2 | ldst_addr_matches_0_3 | ldst_addr_matches_0_4 | ldst_addr_matches_0_5 | ldst_addr_matches_0_6 | ldst_addr_matches_0_7 | ldst_addr_matches_0_8 | ldst_addr_matches_0_9 | ldst_addr_matches_0_10 | ldst_addr_matches_0_11 | ldst_addr_matches_0_12 | ldst_addr_matches_0_13 | ldst_addr_matches_0_14 | ldst_addr_matches_0_15 | ldst_addr_matches_0_16 | ldst_addr_matches_0_17 | ldst_addr_matches_0_18 | ldst_addr_matches_0_19 | ldst_addr_matches_0_20 | ldst_addr_matches_0_21 | ldst_addr_matches_0_22 | ldst_addr_matches_0_23) & ~_WIRE_1_0;	// @[lsu.scala:1051:38, :1150:72, :1152:9, :1191:53, :1201:{18,48,53,56}]
    if (will_fire_store_commit_0_will_fire | ~can_fire_store_commit_0)	// @[lsu.scala:493:79, :536:61, :1207:{37,40}]
      store_blocked_counter <= 4'h0;	// @[lsu.scala:1206:36]
    else if (can_fire_store_commit_0 & ~will_fire_store_commit_0_will_fire) begin	// @[lsu.scala:493:79, :536:61, :584:6, :1209:43]
      if (&store_blocked_counter)	// @[lsu.scala:1206:36, :1210:58]
        store_blocked_counter <= 4'hF;	// @[lsu.scala:1206:36, util.scala:351:72]
      else	// @[lsu.scala:1210:58]
        store_blocked_counter <= store_blocked_counter + 4'h1;	// @[lsu.scala:305:44, :1206:36, :1210:96]
    end
    r_xcpt_uop_br_mask <= xcpt_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:1238:25, :1245:21, util.scala:85:{25,27}]
    if (use_mem_xcpt) begin	// @[lsu.scala:1243:115]
      r_xcpt_uop_rob_idx <= mem_xcpt_uops_0_rob_idx;	// @[lsu.scala:673:32, :1238:25]
      r_xcpt_cause <= {1'h0, mem_xcpt_causes_0};	// @[lsu.scala:674:32, :1238:25, :1252:28]
    end
    else begin	// @[lsu.scala:1243:115]
      r_xcpt_uop_rob_idx <= _GEN_1669;	// @[lsu.scala:1238:25, util.scala:363:52]
      r_xcpt_cause <= 5'h10;	// @[lsu.scala:305:44, :1238:25]
    end
    r_xcpt_badvaddr <= mem_xcpt_vaddrs_0;	// @[lsu.scala:681:32, :1238:25]
    io_core_ld_miss_REG <= _io_core_spec_ld_wakeup_0_valid_output;	// @[lsu.scala:1262:69, :1382:37]
    spec_ld_succeed_REG <= _io_core_spec_ld_wakeup_0_valid_output;	// @[lsu.scala:1262:69, :1384:13]
    spec_ld_succeed_REG_1 <= mem_incoming_uop_0_ldq_idx;	// @[lsu.scala:910:37, :1386:56]
    if (reset) begin
      hella_state <= 3'h0;	// @[lsu.scala:241:38]
      live_store_mask <= 24'h0;	// @[lsu.scala:259:32]
      clr_bsy_valid_0 <= 1'h0;	// @[lsu.scala:932:32]
      stdf_clr_bsy_valid <= 1'h0;	// @[lsu.scala:985:37]
      r_xcpt_valid <= 1'h0;	// @[lsu.scala:1237:29]
    end
    else begin
      hella_state <= _GEN_2058[hella_state];	// @[lsu.scala:241:38, :1529:{21,34}, :1531:35, :1535:{28,38}, :1541:34, :1552:{28,43}, :1554:17, :1555:{28,38}, :1557:63, :1562:{28,40}, :1564:69, :1578:{28,42}, :1581:76, :1584:40]
      live_store_mask <= ({24{dis_st_val_2}} & _T_113[23:0] | _GEN_683) & ~{stq_23_valid & (|_T_1902), stq_22_valid & (|_T_1892), stq_21_valid & (|_T_1882), stq_20_valid & (|_T_1872), stq_19_valid & (|_T_1862), stq_18_valid & (|_T_1852), stq_17_valid & (|_T_1842), stq_16_valid & (|_T_1832), stq_15_valid & (|_T_1822), stq_14_valid & (|_T_1812), stq_13_valid & (|_T_1802), stq_12_valid & (|_T_1792), stq_11_valid & (|_T_1782), stq_10_valid & (|_T_1772), stq_9_valid & (|_T_1762), stq_8_valid & (|_T_1752), stq_7_valid & (|_T_1742), stq_6_valid & (|_T_1732), stq_5_valid & (|_T_1722), stq_4_valid & (|_T_1712), stq_3_valid & (|_T_1702), stq_2_valid & (|_T_1692), stq_1_valid & (|_T_1682), stq_0_valid & (|_T_1672)} & ~{_T_2029 & ~reset & _T_2102, _T_2029 & ~reset & _T_2099, _T_2029 & ~reset & _T_2096, _T_2029 & ~reset & _T_2093, _T_2029 & ~reset & _T_2090, _T_2029 & ~reset & _T_2087, _T_2029 & ~reset & _T_2084, _T_2029 & ~reset & _T_2081, _T_2029 & ~reset & _T_2078, _T_2029 & ~reset & _T_2075, _T_2029 & ~reset & _T_2072, _T_2029 & ~reset & _T_2069, _T_2029 & ~reset & _T_2066, _T_2029 & ~reset & _T_2063, _T_2029 & ~reset & _T_2060, _T_2029 & ~reset & _T_2057, _T_2029 & ~reset & _T_2054, _T_2029 & ~reset & _T_2051, _T_2029 & ~reset & _T_2048, _T_2029 & ~reset & _T_2045, _T_2029 & ~reset & _T_2042, _T_2029 & ~reset & _T_2039, _T_2029 & ~reset & _T_2036, _T_2029 & ~reset & _T_2033};	// @[lsu.scala:210:16, :259:32, :302:85, :336:{31,72}, :1403:25, :1406:5, :1410:7, :1596:36, :1598:22, :1599:3, :1604:5, :1624:38, :1625:9, :1649:{21,40,48}, :1650:{21,42}, util.scala:118:{51,59}]
      if (fired_stad_incoming_REG)	// @[lsu.scala:897:51]
        clr_bsy_valid_0 <= mem_stq_incoming_e_0_valid & ~mem_tlb_miss_0 & ~mem_stq_incoming_e_0_bits_uop_is_amo & (io_core_brupdate_b1_mispredict_mask & mem_stq_incoming_e_0_bits_uop_br_mask) == 16'h0;	// @[lsu.scala:912:37, :927:41, :932:32, :944:29, :945:{29,68}, util.scala:118:{51,59}]
      else if (fired_sta_incoming_REG)	// @[lsu.scala:898:51]
        clr_bsy_valid_0 <= mem_stq_incoming_e_0_valid & mem_stq_incoming_e_0_bits_data_valid & ~mem_tlb_miss_0 & ~mem_stq_incoming_e_0_bits_uop_is_amo & (io_core_brupdate_b1_mispredict_mask & mem_stq_incoming_e_0_bits_uop_br_mask) == 16'h0;	// @[lsu.scala:912:37, :927:41, :932:32, :952:29, :953:{29,69}, util.scala:118:{51,59}]
      else if (fired_std_incoming_REG)	// @[lsu.scala:899:51]
        clr_bsy_valid_0 <= mem_stq_incoming_e_0_valid & mem_stq_incoming_e_0_bits_addr_valid & ~mem_stq_incoming_e_0_bits_addr_is_virtual & ~mem_stq_incoming_e_0_bits_uop_is_amo & (io_core_brupdate_b1_mispredict_mask & mem_stq_incoming_e_0_bits_uop_br_mask) == 16'h0;	// @[lsu.scala:912:37, :932:32, :960:29, :961:{29,74}, util.scala:118:{51,59}]
      else	// @[lsu.scala:899:51]
        clr_bsy_valid_0 <= fired_sfence_0 | fired_sta_retry_REG & mem_stq_retry_e_valid & mem_stq_retry_e_bits_data_valid & ~mem_tlb_miss_0 & ~mem_stq_retry_e_bits_uop_is_amo & (io_core_brupdate_b1_mispredict_mask & mem_stq_retry_e_bits_uop_br_mask) == 16'h0;	// @[lsu.scala:901:37, :904:51, :915:37, :927:41, :932:32, :937:25, :965:35, :966:27, :969:38, :970:27, :972:29, :973:29, util.scala:118:{51,59}]
      stdf_clr_bsy_valid <= fired_stdf_incoming & _GEN_1[mem_stdf_uop_stq_idx] & _GEN_86[mem_stdf_uop_stq_idx] & ~_GEN_89[mem_stdf_uop_stq_idx] & ~_GEN_60[mem_stdf_uop_stq_idx] & (io_core_brupdate_b1_mispredict_mask & mem_stdf_uop_br_mask) == 16'h0;	// @[lsu.scala:223:42, :900:37, :924:37, :985:37, :988:24, :991:30, :993:{26,62}, :995:29, :996:29, util.scala:118:{51,59}]
      r_xcpt_valid <= (ld_xcpt_valid | mem_xcpt_valids_0) & ~io_core_exception & (io_core_brupdate_b1_mispredict_mask & xcpt_uop_br_mask) == 16'h0;	// @[lsu.scala:669:32, :671:22, :1237:29, :1240:44, :1245:21, :1247:34, :1248:39, util.scala:118:{51,59}]
    end
  end // always @(posedge)
  `ifndef SYNTHESIS
    wire         _GEN_2059 = ~dis_ld_val & dis_st_val;	// @[lsu.scala:301:85, :302:85, :304:5, :321:5]
    wire         _GEN_2060 = ~dis_ld_val_1 & dis_st_val_1;	// @[lsu.scala:301:85, :302:85, :304:5, :321:5]
    wire         _GEN_2061 = ~dis_ld_val_2 & dis_st_val_2;	// @[lsu.scala:301:85, :302:85, :304:5, :321:5]
    wire         _GEN_2062 = ~will_fire_load_incoming_0_will_fire & ~will_fire_load_retry_0_will_fire & ~will_fire_store_commit_0_will_fire;	// @[lsu.scala:536:61, :768:39, :775:43, :782:45]
    wire         _GEN_2063 = _GEN_2062 & ~will_fire_load_wakeup_0_will_fire;	// @[lsu.scala:536:61, :782:45, :796:44]
    wire  [31:0] _GEN_2064 = {{ldq_0_bits_forward_std_val}, {ldq_0_bits_forward_std_val}, {ldq_0_bits_forward_std_val}, {ldq_0_bits_forward_std_val}, {ldq_0_bits_forward_std_val}, {ldq_0_bits_forward_std_val}, {ldq_0_bits_forward_std_val}, {ldq_0_bits_forward_std_val}, {ldq_23_bits_forward_std_val}, {ldq_22_bits_forward_std_val}, {ldq_21_bits_forward_std_val}, {ldq_20_bits_forward_std_val}, {ldq_19_bits_forward_std_val}, {ldq_18_bits_forward_std_val}, {ldq_17_bits_forward_std_val}, {ldq_16_bits_forward_std_val}, {ldq_15_bits_forward_std_val}, {ldq_14_bits_forward_std_val}, {ldq_13_bits_forward_std_val}, {ldq_12_bits_forward_std_val}, {ldq_11_bits_forward_std_val}, {ldq_10_bits_forward_std_val}, {ldq_9_bits_forward_std_val}, {ldq_8_bits_forward_std_val}, {ldq_7_bits_forward_std_val}, {ldq_6_bits_forward_std_val}, {ldq_5_bits_forward_std_val}, {ldq_4_bits_forward_std_val}, {ldq_3_bits_forward_std_val}, {ldq_2_bits_forward_std_val}, {ldq_1_bits_forward_std_val}, {ldq_0_bits_forward_std_val}};	// @[lsu.scala:209:16, :1461:39]
    always @(posedge clock) begin	// @[lsu.scala:223:10]
      if (~reset & ~(io_core_brupdate_b2_mispredict | _GEN_2 | stq_head == stq_execute_head | stq_tail == stq_execute_head)) begin	// @[lsu.scala:216:29, :217:29, :219:29, :223:{10,42}, :225:{20,41}, :226:20]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:223:10]
          $error("Assertion failed: stq_execute_head got off track.\n    at lsu.scala:223 assert (io.core.brupdate.b2.mispredict ||\n");	// @[lsu.scala:223:10]
        if (`STOP_COND_)	// @[lsu.scala:223:10]
          $fatal;	// @[lsu.scala:223:10]
      end
      if (dis_ld_val & ~reset & ldq_tail != io_core_dis_uops_0_bits_ldq_idx) begin	// @[lsu.scala:215:29, :301:85, :317:{14,26}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:317:14]
          $error("Assertion failed: [lsu] mismatch enq load tag.\n    at lsu.scala:317 assert (ld_enq_idx === io.core.dis_uops(w).bits.ldq_idx, \"[lsu] mismatch enq load tag.\")\n");	// @[lsu.scala:317:14]
        if (`STOP_COND_)	// @[lsu.scala:317:14]
          $fatal;	// @[lsu.scala:317:14]
      end
      if (dis_ld_val & ~reset & _GEN_94[ldq_tail]) begin	// @[lsu.scala:215:29, :301:85, :305:44, :318:14]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:318:14]
          $error("Assertion failed: [lsu] Enqueuing uop is overwriting ldq entries\n    at lsu.scala:318 assert (!ldq(ld_enq_idx).valid, \"[lsu] Enqueuing uop is overwriting ldq entries\")\n");	// @[lsu.scala:318:14]
        if (`STOP_COND_)	// @[lsu.scala:318:14]
          $fatal;	// @[lsu.scala:318:14]
      end
      if (_GEN_2059 & ~reset & stq_tail != io_core_dis_uops_0_bits_stq_idx) begin	// @[lsu.scala:217:29, :321:5, :329:{14,26}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:329:14]
          $error("Assertion failed: [lsu] mismatch enq store tag.\n    at lsu.scala:329 assert (st_enq_idx === io.core.dis_uops(w).bits.stq_idx, \"[lsu] mismatch enq store tag.\")\n");	// @[lsu.scala:329:14]
        if (`STOP_COND_)	// @[lsu.scala:329:14]
          $fatal;	// @[lsu.scala:329:14]
      end
      if (_GEN_2059 & ~reset & _GEN_1[stq_tail]) begin	// @[lsu.scala:217:29, :223:42, :321:5, :322:39, :330:14]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:330:14]
          $error("Assertion failed: [lsu] Enqueuing uop is overwriting stq entries\n    at lsu.scala:330 assert (!stq(st_enq_idx).valid, \"[lsu] Enqueuing uop is overwriting stq entries\")\n");	// @[lsu.scala:330:14]
        if (`STOP_COND_)	// @[lsu.scala:330:14]
          $fatal;	// @[lsu.scala:330:14]
      end
      if (~reset & dis_ld_val & dis_st_val) begin	// @[lsu.scala:301:85, :302:85, :341:11]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:341:11]
          $error("Assertion failed: A UOP is trying to go into both the LDQ and the STQ\n    at lsu.scala:341 assert(!(dis_ld_val && dis_st_val), \"A UOP is trying to go into both the LDQ and the STQ\")\n");	// @[lsu.scala:341:11]
        if (`STOP_COND_)	// @[lsu.scala:341:11]
          $fatal;	// @[lsu.scala:341:11]
      end
      if (dis_ld_val_1 & ~reset & _T_35 != io_core_dis_uops_1_bits_ldq_idx) begin	// @[lsu.scala:301:85, :317:{14,26}, :333:21]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:317:14]
          $error("Assertion failed: [lsu] mismatch enq load tag.\n    at lsu.scala:317 assert (ld_enq_idx === io.core.dis_uops(w).bits.ldq_idx, \"[lsu] mismatch enq load tag.\")\n");	// @[lsu.scala:317:14]
        if (`STOP_COND_)	// @[lsu.scala:317:14]
          $fatal;	// @[lsu.scala:317:14]
      end
      if (dis_ld_val_1 & ~reset & _GEN_94[_T_35]) begin	// @[lsu.scala:301:85, :305:44, :318:14, :333:21]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:318:14]
          $error("Assertion failed: [lsu] Enqueuing uop is overwriting ldq entries\n    at lsu.scala:318 assert (!ldq(ld_enq_idx).valid, \"[lsu] Enqueuing uop is overwriting ldq entries\")\n");	// @[lsu.scala:318:14]
        if (`STOP_COND_)	// @[lsu.scala:318:14]
          $fatal;	// @[lsu.scala:318:14]
      end
      if (_GEN_2060 & ~reset & _T_42 != io_core_dis_uops_1_bits_stq_idx) begin	// @[lsu.scala:321:5, :329:{14,26}, :338:21]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:329:14]
          $error("Assertion failed: [lsu] mismatch enq store tag.\n    at lsu.scala:329 assert (st_enq_idx === io.core.dis_uops(w).bits.stq_idx, \"[lsu] mismatch enq store tag.\")\n");	// @[lsu.scala:329:14]
        if (`STOP_COND_)	// @[lsu.scala:329:14]
          $fatal;	// @[lsu.scala:329:14]
      end
      if (_GEN_2060 & ~reset & _GEN_1[_T_42]) begin	// @[lsu.scala:223:42, :321:5, :322:39, :330:14, :338:21]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:330:14]
          $error("Assertion failed: [lsu] Enqueuing uop is overwriting stq entries\n    at lsu.scala:330 assert (!stq(st_enq_idx).valid, \"[lsu] Enqueuing uop is overwriting stq entries\")\n");	// @[lsu.scala:330:14]
        if (`STOP_COND_)	// @[lsu.scala:330:14]
          $fatal;	// @[lsu.scala:330:14]
      end
      if (~reset & dis_ld_val_1 & dis_st_val_1) begin	// @[lsu.scala:301:85, :302:85, :341:11]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:341:11]
          $error("Assertion failed: A UOP is trying to go into both the LDQ and the STQ\n    at lsu.scala:341 assert(!(dis_ld_val && dis_st_val), \"A UOP is trying to go into both the LDQ and the STQ\")\n");	// @[lsu.scala:341:11]
        if (`STOP_COND_)	// @[lsu.scala:341:11]
          $fatal;	// @[lsu.scala:341:11]
      end
      if (dis_ld_val_2 & ~reset & _T_75 != io_core_dis_uops_2_bits_ldq_idx) begin	// @[lsu.scala:301:85, :317:{14,26}, :333:21]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:317:14]
          $error("Assertion failed: [lsu] mismatch enq load tag.\n    at lsu.scala:317 assert (ld_enq_idx === io.core.dis_uops(w).bits.ldq_idx, \"[lsu] mismatch enq load tag.\")\n");	// @[lsu.scala:317:14]
        if (`STOP_COND_)	// @[lsu.scala:317:14]
          $fatal;	// @[lsu.scala:317:14]
      end
      if (dis_ld_val_2 & ~reset & _GEN_94[_T_75]) begin	// @[lsu.scala:301:85, :305:44, :318:14, :333:21]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:318:14]
          $error("Assertion failed: [lsu] Enqueuing uop is overwriting ldq entries\n    at lsu.scala:318 assert (!ldq(ld_enq_idx).valid, \"[lsu] Enqueuing uop is overwriting ldq entries\")\n");	// @[lsu.scala:318:14]
        if (`STOP_COND_)	// @[lsu.scala:318:14]
          $fatal;	// @[lsu.scala:318:14]
      end
      if (_GEN_2061 & ~reset & _T_82 != io_core_dis_uops_2_bits_stq_idx) begin	// @[lsu.scala:321:5, :329:{14,26}, :338:21]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:329:14]
          $error("Assertion failed: [lsu] mismatch enq store tag.\n    at lsu.scala:329 assert (st_enq_idx === io.core.dis_uops(w).bits.stq_idx, \"[lsu] mismatch enq store tag.\")\n");	// @[lsu.scala:329:14]
        if (`STOP_COND_)	// @[lsu.scala:329:14]
          $fatal;	// @[lsu.scala:329:14]
      end
      if (_GEN_2061 & ~reset & _GEN_1[_T_82]) begin	// @[lsu.scala:223:42, :321:5, :322:39, :330:14, :338:21]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:330:14]
          $error("Assertion failed: [lsu] Enqueuing uop is overwriting stq entries\n    at lsu.scala:330 assert (!stq(st_enq_idx).valid, \"[lsu] Enqueuing uop is overwriting stq entries\")\n");	// @[lsu.scala:330:14]
        if (`STOP_COND_)	// @[lsu.scala:330:14]
          $fatal;	// @[lsu.scala:330:14]
      end
      if (~reset & dis_ld_val_2 & dis_st_val_2) begin	// @[lsu.scala:301:85, :302:85, :341:11]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:341:11]
          $error("Assertion failed: A UOP is trying to go into both the LDQ and the STQ\n    at lsu.scala:341 assert(!(dis_ld_val && dis_st_val), \"A UOP is trying to go into both the LDQ and the STQ\")\n");	// @[lsu.scala:341:11]
        if (`STOP_COND_)	// @[lsu.scala:341:11]
          $fatal;	// @[lsu.scala:341:11]
      end
      if (~reset & io_core_exe_0_req_valid & ~(_T_184 | will_fire_sta_incoming_0_will_fire | will_fire_std_incoming_0_will_fire | will_fire_sfence_0_will_fire)) begin	// @[lsu.scala:536:61, :567:{11,34,63,151}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:567:11]
          $error("Assertion failed\n    at lsu.scala:567 assert(!(exe_req(w).valid && !(will_fire_load_incoming(w) || will_fire_stad_incoming(w) || will_fire_sta_incoming(w) || will_fire_std_incoming(w) || will_fire_sfence(w))))\n");	// @[lsu.scala:567:11]
        if (`STOP_COND_)	// @[lsu.scala:567:11]
          $fatal;	// @[lsu.scala:567:11]
      end
      if (~reset & (|hella_state) & hella_req_cmd == 5'h14) begin	// @[lsu.scala:241:38, :242:34, :305:44, :593:{9,24,53}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:593:9]
          $error("Assertion failed: SFENCE through hella interface not supported\n    at lsu.scala:593 assert(!(hella_state =/= h_ready && hella_req.cmd === rocket.M_SFENCE),\n");	// @[lsu.scala:593:9]
        if (`STOP_COND_)	// @[lsu.scala:593:9]
          $fatal;	// @[lsu.scala:593:9]
      end
      if (~reset & ~_will_fire_store_commit_0_T_2 & exe_tlb_uop_0_is_fence) begin	// @[lsu.scala:538:31, :576:25, :597:24, :684:12]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:684:12]
          $error("Assertion failed: Fence is pretending to talk to the TLB\n    at lsu.scala:684 assert (!(dtlb.io.req(w).valid && exe_tlb_uop(w).is_fence), \"Fence is pretending to talk to the TLB\")\n");	// @[lsu.scala:684:12]
        if (`STOP_COND_)	// @[lsu.scala:684:12]
          $fatal;	// @[lsu.scala:684:12]
      end
      if (~reset & (will_fire_load_incoming_0_will_fire | will_fire_sta_incoming_0_will_fire | will_fire_stad_incoming_0_will_fire) & io_core_exe_0_req_bits_mxcpt_valid & ~_will_fire_store_commit_0_T_2 & ~(exe_tlb_uop_0_ctrl_is_load | exe_tlb_uop_0_ctrl_is_sta)) begin	// @[lsu.scala:536:61, :538:31, :576:25, :597:24, :685:{12,72}, :687:{5,35}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:685:12]
          $error("Assertion failed: A uop that's not a load or store-address is throwing a memory exception.\n    at lsu.scala:685 assert (!((will_fire_load_incoming(w) || will_fire_sta_incoming(w) || will_fire_stad_incoming(w)) &&\n");	// @[lsu.scala:685:12]
        if (`STOP_COND_)	// @[lsu.scala:685:12]
          $fatal;	// @[lsu.scala:685:12]
      end
      if (~reset & ~(exe_tlb_paddr_0 == _dtlb_io_resp_0_paddr | io_core_exe_0_req_bits_sfence_valid)) begin	// @[Cat.scala:33:92, lsu.scala:248:20, :716:{12,30,56}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:716:12]
          $error("Assertion failed: [lsu] paddrs should match.\n    at lsu.scala:716 assert (exe_tlb_paddr(w) === dtlb.io.resp(w).paddr || exe_req(w).bits.sfence.valid, \"[lsu] paddrs should match.\")\n");	// @[lsu.scala:716:12]
        if (`STOP_COND_)	// @[lsu.scala:716:12]
          $fatal;	// @[lsu.scala:716:12]
      end
      if (mem_xcpt_valids_0 & ~reset & ~REG) begin	// @[lsu.scala:669:32, :720:{13,21}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:720:13]
          $error("Assertion failed\n    at lsu.scala:720 assert(RegNext(will_fire_load_incoming(w) || will_fire_stad_incoming(w) || will_fire_sta_incoming(w) ||\n");	// @[lsu.scala:720:13]
        if (`STOP_COND_)	// @[lsu.scala:720:13]
          $fatal;	// @[lsu.scala:720:13]
      end
      if (mem_xcpt_valids_0 & ~reset & (mem_xcpt_uops_0_uses_ldq ^ ~mem_xcpt_uops_0_uses_stq)) begin	// @[lsu.scala:669:32, :673:32, :723:13]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:723:13]
          $error("Assertion failed\n    at lsu.scala:723 assert(mem_xcpt_uops(w).uses_ldq ^ mem_xcpt_uops(w).uses_stq)\n");	// @[lsu.scala:723:13]
        if (`STOP_COND_)	// @[lsu.scala:723:13]
          $fatal;	// @[lsu.scala:723:13]
      end
      if (will_fire_load_incoming_0_will_fire & ~reset & _GEN_99[io_core_exe_0_req_bits_uop_ldq_idx]) begin	// @[lsu.scala:264:49, :536:61, :774:13]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:774:13]
          $error("Assertion failed\n    at lsu.scala:774 assert(!ldq_incoming_e(w).bits.executed)\n");	// @[lsu.scala:774:13]
        if (`STOP_COND_)	// @[lsu.scala:774:13]
          $fatal;	// @[lsu.scala:774:13]
      end
      if (~will_fire_load_incoming_0_will_fire & will_fire_load_retry_0_will_fire & ~reset & _GEN_99[ldq_retry_idx]) begin	// @[lsu.scala:264:49, :415:30, :465:79, :536:61, :768:39, :781:13]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:781:13]
          $error("Assertion failed\n    at lsu.scala:781 assert(!ldq_retry_e.bits.executed)\n");	// @[lsu.scala:781:13]
        if (`STOP_COND_)	// @[lsu.scala:781:13]
          $fatal;	// @[lsu.scala:781:13]
      end
      if (_GEN_2062 & will_fire_load_wakeup_0_will_fire & ~reset & ~(~_GEN_198 & ~_GEN_196)) begin	// @[lsu.scala:502:88, :505:31, :506:31, :536:61, :782:45, :803:{13,42}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:803:13]
          $error("Assertion failed\n    at lsu.scala:803 assert(!ldq_wakeup_e.bits.executed && !ldq_wakeup_e.bits.addr_is_virtual)\n");	// @[lsu.scala:803:13]
        if (`STOP_COND_)	// @[lsu.scala:803:13]
          $fatal;	// @[lsu.scala:803:13]
      end
      if (_GEN_2063 & will_fire_hella_incoming_0_will_fire & ~reset & hella_state != 3'h1) begin	// @[lsu.scala:241:38, :536:61, :796:44, :805:{13,26}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:805:13]
          $error("Assertion failed\n    at lsu.scala:805 assert(hella_state === h_s1)\n");	// @[lsu.scala:805:13]
        if (`STOP_COND_)	// @[lsu.scala:805:13]
          $fatal;	// @[lsu.scala:805:13]
      end
      if (_GEN_2063 & ~will_fire_hella_incoming_0_will_fire & will_fire_hella_wakeup_0_will_fire & ~reset & hella_state != 3'h5) begin	// @[lsu.scala:241:38, :536:61, :796:44, :804:47, :822:{13,26}, util.scala:351:72]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:822:13]
          $error("Assertion failed\n    at lsu.scala:822 assert(hella_state === h_replay)\n");	// @[lsu.scala:822:13]
        if (`STOP_COND_)	// @[lsu.scala:822:13]
          $fatal;	// @[lsu.scala:822:13]
      end
      if (_T_221 & ~reset & will_fire_load_incoming_0_will_fire & _GEN_98[io_core_exe_0_req_bits_uop_ldq_idx]) begin	// @[lsu.scala:264:49, :536:61, :837:38, :846:13]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:846:13]
          $error("Assertion failed: [lsu] Incoming load is overwriting a valid address\n    at lsu.scala:846 assert(!(will_fire_load_incoming(w) && ldq_incoming_e(w).bits.addr.valid),\n");	// @[lsu.scala:846:13]
        if (`STOP_COND_)	// @[lsu.scala:846:13]
          $fatal;	// @[lsu.scala:846:13]
      end
      if (_T_238 & ~reset & will_fire_sta_incoming_0_will_fire & _mem_stq_incoming_e_WIRE_0_bits_addr_valid) begin	// @[lsu.scala:264:49, :536:61, :850:67, :860:13]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:860:13]
          $error("Assertion failed: [lsu] Incoming store is overwriting a valid address\n    at lsu.scala:860 assert(!(will_fire_sta_incoming(w) && stq_incoming_e(w).bits.addr.valid),\n");	// @[lsu.scala:860:13]
        if (`STOP_COND_)	// @[lsu.scala:860:13]
          $fatal;	// @[lsu.scala:860:13]
      end
      if (_T_253 & ~reset & _GEN_90[sidx]) begin	// @[lsu.scala:223:42, :870:67, :872:21, :875:33, :879:13]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:879:13]
          $error("Assertion failed: [lsu] Incoming store is overwriting a valid data entry\n    at lsu.scala:879 assert(!(stq(sidx).bits.data.valid),\n");	// @[lsu.scala:879:13]
        if (`STOP_COND_)	// @[lsu.scala:879:13]
          $fatal;	// @[lsu.scala:879:13]
      end
      if (io_dmem_nack_0_valid & io_dmem_nack_0_bits_is_hella & ~reset & ~(hella_state == 3'h4 | hella_state == 3'h6)) begin	// @[lsu.scala:241:38, :1290:{15,28,39,54}, util.scala:351:72]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1290:15]
          $error("Assertion failed\n    at lsu.scala:1290 assert(hella_state === h_wait || hella_state === h_dead)\n");	// @[lsu.scala:1290:15]
        if (`STOP_COND_)	// @[lsu.scala:1290:15]
          $fatal;	// @[lsu.scala:1290:15]
      end
      if (_GEN_431 & ~_GEN_432) begin	// @[lsu.scala:1294:15]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1294:15]
          $error("Assertion failed\n    at lsu.scala:1294 assert(ldq(io.dmem.nack(w).bits.uop.ldq_idx).bits.executed)\n");	// @[lsu.scala:1294:15]
        if (`STOP_COND_)	// @[lsu.scala:1294:15]
          $fatal;	// @[lsu.scala:1294:15]
      end
      if (_GEN_430 & ~io_dmem_nack_0_bits_uop_uses_ldq & ~reset & ~io_dmem_nack_0_bits_uop_uses_stq) begin	// @[lsu.scala:1289:7, :1293:7, :1300:15]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1300:15]
          $error("Assertion failed\n    at lsu.scala:1300 assert(io.dmem.nack(w).bits.uop.uses_stq)\n");	// @[lsu.scala:1300:15]
        if (`STOP_COND_)	// @[lsu.scala:1300:15]
          $fatal;	// @[lsu.scala:1300:15]
      end
      if (_GEN_457 & ~reset & io_dmem_resp_0_bits_is_hella) begin	// @[lsu.scala:1310:7, :1311:15]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1311:15]
          $error("Assertion failed\n    at lsu.scala:1311 assert(!io.dmem.resp(w).bits.is_hella)\n");	// @[lsu.scala:1311:15]
        if (`STOP_COND_)	// @[lsu.scala:1311:15]
          $fatal;	// @[lsu.scala:1311:15]
      end
      if (_GEN_457 & ~reset & (send_iresp ^ ~send_fresp)) begin	// @[lsu.scala:1310:7, :1313:58, :1314:58, :1323:15]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1323:15]
          $error("Assertion failed\n    at lsu.scala:1323 assert(send_iresp ^ send_fresp)\n");	// @[lsu.scala:1323:15]
        if (`STOP_COND_)	// @[lsu.scala:1323:15]
          $fatal;	// @[lsu.scala:1323:15]
      end
      if (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & ~reset & io_dmem_resp_0_bits_is_hella) begin	// @[lsu.scala:1310:7, :1331:15]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1331:15]
          $error("Assertion failed\n    at lsu.scala:1331 assert(!io.dmem.resp(w).bits.is_hella)\n");	// @[lsu.scala:1331:15]
        if (`STOP_COND_)	// @[lsu.scala:1331:15]
          $fatal;	// @[lsu.scala:1331:15]
      end
      if (~reset & (|(io_core_brupdate_b1_mispredict_mask & stq_0_bits_uop_br_mask)) & stq_0_valid & stq_0_bits_committed) begin	// @[lsu.scala:210:16, :1418:12, util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1418:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1418 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[lsu.scala:1418:12]
        if (`STOP_COND_)	// @[lsu.scala:1418:12]
          $fatal;	// @[lsu.scala:1418:12]
      end
      if (~reset & (|(io_core_brupdate_b1_mispredict_mask & stq_1_bits_uop_br_mask)) & stq_1_valid & stq_1_bits_committed) begin	// @[lsu.scala:210:16, :1418:12, util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1418:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1418 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[lsu.scala:1418:12]
        if (`STOP_COND_)	// @[lsu.scala:1418:12]
          $fatal;	// @[lsu.scala:1418:12]
      end
      if (~reset & (|(io_core_brupdate_b1_mispredict_mask & stq_2_bits_uop_br_mask)) & stq_2_valid & stq_2_bits_committed) begin	// @[lsu.scala:210:16, :1418:12, util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1418:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1418 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[lsu.scala:1418:12]
        if (`STOP_COND_)	// @[lsu.scala:1418:12]
          $fatal;	// @[lsu.scala:1418:12]
      end
      if (~reset & (|(io_core_brupdate_b1_mispredict_mask & stq_3_bits_uop_br_mask)) & stq_3_valid & stq_3_bits_committed) begin	// @[lsu.scala:210:16, :1418:12, util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1418:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1418 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[lsu.scala:1418:12]
        if (`STOP_COND_)	// @[lsu.scala:1418:12]
          $fatal;	// @[lsu.scala:1418:12]
      end
      if (~reset & (|(io_core_brupdate_b1_mispredict_mask & stq_4_bits_uop_br_mask)) & stq_4_valid & stq_4_bits_committed) begin	// @[lsu.scala:210:16, :1418:12, util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1418:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1418 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[lsu.scala:1418:12]
        if (`STOP_COND_)	// @[lsu.scala:1418:12]
          $fatal;	// @[lsu.scala:1418:12]
      end
      if (~reset & (|(io_core_brupdate_b1_mispredict_mask & stq_5_bits_uop_br_mask)) & stq_5_valid & stq_5_bits_committed) begin	// @[lsu.scala:210:16, :1418:12, util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1418:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1418 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[lsu.scala:1418:12]
        if (`STOP_COND_)	// @[lsu.scala:1418:12]
          $fatal;	// @[lsu.scala:1418:12]
      end
      if (~reset & (|(io_core_brupdate_b1_mispredict_mask & stq_6_bits_uop_br_mask)) & stq_6_valid & stq_6_bits_committed) begin	// @[lsu.scala:210:16, :1418:12, util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1418:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1418 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[lsu.scala:1418:12]
        if (`STOP_COND_)	// @[lsu.scala:1418:12]
          $fatal;	// @[lsu.scala:1418:12]
      end
      if (~reset & (|(io_core_brupdate_b1_mispredict_mask & stq_7_bits_uop_br_mask)) & stq_7_valid & stq_7_bits_committed) begin	// @[lsu.scala:210:16, :1418:12, util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1418:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1418 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[lsu.scala:1418:12]
        if (`STOP_COND_)	// @[lsu.scala:1418:12]
          $fatal;	// @[lsu.scala:1418:12]
      end
      if (~reset & (|(io_core_brupdate_b1_mispredict_mask & stq_8_bits_uop_br_mask)) & stq_8_valid & stq_8_bits_committed) begin	// @[lsu.scala:210:16, :1418:12, util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1418:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1418 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[lsu.scala:1418:12]
        if (`STOP_COND_)	// @[lsu.scala:1418:12]
          $fatal;	// @[lsu.scala:1418:12]
      end
      if (~reset & (|(io_core_brupdate_b1_mispredict_mask & stq_9_bits_uop_br_mask)) & stq_9_valid & stq_9_bits_committed) begin	// @[lsu.scala:210:16, :1418:12, util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1418:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1418 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[lsu.scala:1418:12]
        if (`STOP_COND_)	// @[lsu.scala:1418:12]
          $fatal;	// @[lsu.scala:1418:12]
      end
      if (~reset & (|(io_core_brupdate_b1_mispredict_mask & stq_10_bits_uop_br_mask)) & stq_10_valid & stq_10_bits_committed) begin	// @[lsu.scala:210:16, :1418:12, util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1418:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1418 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[lsu.scala:1418:12]
        if (`STOP_COND_)	// @[lsu.scala:1418:12]
          $fatal;	// @[lsu.scala:1418:12]
      end
      if (~reset & (|(io_core_brupdate_b1_mispredict_mask & stq_11_bits_uop_br_mask)) & stq_11_valid & stq_11_bits_committed) begin	// @[lsu.scala:210:16, :1418:12, util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1418:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1418 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[lsu.scala:1418:12]
        if (`STOP_COND_)	// @[lsu.scala:1418:12]
          $fatal;	// @[lsu.scala:1418:12]
      end
      if (~reset & (|(io_core_brupdate_b1_mispredict_mask & stq_12_bits_uop_br_mask)) & stq_12_valid & stq_12_bits_committed) begin	// @[lsu.scala:210:16, :1418:12, util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1418:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1418 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[lsu.scala:1418:12]
        if (`STOP_COND_)	// @[lsu.scala:1418:12]
          $fatal;	// @[lsu.scala:1418:12]
      end
      if (~reset & (|(io_core_brupdate_b1_mispredict_mask & stq_13_bits_uop_br_mask)) & stq_13_valid & stq_13_bits_committed) begin	// @[lsu.scala:210:16, :1418:12, util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1418:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1418 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[lsu.scala:1418:12]
        if (`STOP_COND_)	// @[lsu.scala:1418:12]
          $fatal;	// @[lsu.scala:1418:12]
      end
      if (~reset & (|(io_core_brupdate_b1_mispredict_mask & stq_14_bits_uop_br_mask)) & stq_14_valid & stq_14_bits_committed) begin	// @[lsu.scala:210:16, :1418:12, util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1418:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1418 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[lsu.scala:1418:12]
        if (`STOP_COND_)	// @[lsu.scala:1418:12]
          $fatal;	// @[lsu.scala:1418:12]
      end
      if (~reset & (|(io_core_brupdate_b1_mispredict_mask & stq_15_bits_uop_br_mask)) & stq_15_valid & stq_15_bits_committed) begin	// @[lsu.scala:210:16, :1418:12, util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1418:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1418 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[lsu.scala:1418:12]
        if (`STOP_COND_)	// @[lsu.scala:1418:12]
          $fatal;	// @[lsu.scala:1418:12]
      end
      if (~reset & (|(io_core_brupdate_b1_mispredict_mask & stq_16_bits_uop_br_mask)) & stq_16_valid & stq_16_bits_committed) begin	// @[lsu.scala:210:16, :1418:12, util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1418:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1418 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[lsu.scala:1418:12]
        if (`STOP_COND_)	// @[lsu.scala:1418:12]
          $fatal;	// @[lsu.scala:1418:12]
      end
      if (~reset & (|(io_core_brupdate_b1_mispredict_mask & stq_17_bits_uop_br_mask)) & stq_17_valid & stq_17_bits_committed) begin	// @[lsu.scala:210:16, :1418:12, util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1418:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1418 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[lsu.scala:1418:12]
        if (`STOP_COND_)	// @[lsu.scala:1418:12]
          $fatal;	// @[lsu.scala:1418:12]
      end
      if (~reset & (|(io_core_brupdate_b1_mispredict_mask & stq_18_bits_uop_br_mask)) & stq_18_valid & stq_18_bits_committed) begin	// @[lsu.scala:210:16, :1418:12, util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1418:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1418 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[lsu.scala:1418:12]
        if (`STOP_COND_)	// @[lsu.scala:1418:12]
          $fatal;	// @[lsu.scala:1418:12]
      end
      if (~reset & (|(io_core_brupdate_b1_mispredict_mask & stq_19_bits_uop_br_mask)) & stq_19_valid & stq_19_bits_committed) begin	// @[lsu.scala:210:16, :1418:12, util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1418:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1418 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[lsu.scala:1418:12]
        if (`STOP_COND_)	// @[lsu.scala:1418:12]
          $fatal;	// @[lsu.scala:1418:12]
      end
      if (~reset & (|(io_core_brupdate_b1_mispredict_mask & stq_20_bits_uop_br_mask)) & stq_20_valid & stq_20_bits_committed) begin	// @[lsu.scala:210:16, :1418:12, util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1418:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1418 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[lsu.scala:1418:12]
        if (`STOP_COND_)	// @[lsu.scala:1418:12]
          $fatal;	// @[lsu.scala:1418:12]
      end
      if (~reset & (|(io_core_brupdate_b1_mispredict_mask & stq_21_bits_uop_br_mask)) & stq_21_valid & stq_21_bits_committed) begin	// @[lsu.scala:210:16, :1418:12, util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1418:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1418 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[lsu.scala:1418:12]
        if (`STOP_COND_)	// @[lsu.scala:1418:12]
          $fatal;	// @[lsu.scala:1418:12]
      end
      if (~reset & (|(io_core_brupdate_b1_mispredict_mask & stq_22_bits_uop_br_mask)) & stq_22_valid & stq_22_bits_committed) begin	// @[lsu.scala:210:16, :1418:12, util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1418:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1418 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[lsu.scala:1418:12]
        if (`STOP_COND_)	// @[lsu.scala:1418:12]
          $fatal;	// @[lsu.scala:1418:12]
      end
      if (~reset & (|(io_core_brupdate_b1_mispredict_mask & stq_23_bits_uop_br_mask)) & stq_23_valid & stq_23_bits_committed) begin	// @[lsu.scala:210:16, :1418:12, util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1418:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1418 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[lsu.scala:1418:12]
        if (`STOP_COND_)	// @[lsu.scala:1418:12]
          $fatal;	// @[lsu.scala:1418:12]
      end
      if (_GEN_477 & ~_GEN_478) begin	// @[lsu.scala:1460:14]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1460:14]
          $error("Assertion failed: [lsu] trying to commit an un-allocated load entry.\n    at lsu.scala:1460 assert (ldq(idx).valid, \"[lsu] trying to commit an un-allocated load entry.\")\n");	// @[lsu.scala:1460:14]
        if (`STOP_COND_)	// @[lsu.scala:1460:14]
          $fatal;	// @[lsu.scala:1460:14]
      end
      if (_GEN_476 & ~reset & ~((_GEN_99[idx] | _GEN_2064[idx]) & _GEN_199[idx])) begin	// @[lsu.scala:264:49, :502:88, :1455:18, :1459:31, :1461:{14,39,73}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1461:14]
          $error("Assertion failed: [lsu] trying to commit an un-executed load entry.\n    at lsu.scala:1461 assert ((ldq(idx).bits.executed || ldq(idx).bits.forward_std_val) && ldq(idx).bits.succeeded ,\n");	// @[lsu.scala:1461:14]
        if (`STOP_COND_)	// @[lsu.scala:1461:14]
          $fatal;	// @[lsu.scala:1461:14]
      end
      if (_GEN_480 & ~_GEN_481) begin	// @[lsu.scala:1460:14]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1460:14]
          $error("Assertion failed: [lsu] trying to commit an un-allocated load entry.\n    at lsu.scala:1460 assert (ldq(idx).valid, \"[lsu] trying to commit an un-allocated load entry.\")\n");	// @[lsu.scala:1460:14]
        if (`STOP_COND_)	// @[lsu.scala:1460:14]
          $fatal;	// @[lsu.scala:1460:14]
      end
      if (_GEN_479 & ~reset & ~((_GEN_99[idx_1] | _GEN_2064[idx_1]) & _GEN_199[idx_1])) begin	// @[lsu.scala:264:49, :502:88, :1455:18, :1459:31, :1461:{14,39,73}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1461:14]
          $error("Assertion failed: [lsu] trying to commit an un-executed load entry.\n    at lsu.scala:1461 assert ((ldq(idx).bits.executed || ldq(idx).bits.forward_std_val) && ldq(idx).bits.succeeded ,\n");	// @[lsu.scala:1461:14]
        if (`STOP_COND_)	// @[lsu.scala:1461:14]
          $fatal;	// @[lsu.scala:1461:14]
      end
      if (_GEN_483 & ~_GEN_484) begin	// @[lsu.scala:1460:14]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1460:14]
          $error("Assertion failed: [lsu] trying to commit an un-allocated load entry.\n    at lsu.scala:1460 assert (ldq(idx).valid, \"[lsu] trying to commit an un-allocated load entry.\")\n");	// @[lsu.scala:1460:14]
        if (`STOP_COND_)	// @[lsu.scala:1460:14]
          $fatal;	// @[lsu.scala:1460:14]
      end
      if (_GEN_482 & ~reset & ~((_GEN_99[idx_2] | _GEN_2064[idx_2]) & _GEN_199[idx_2])) begin	// @[lsu.scala:264:49, :502:88, :1455:18, :1459:31, :1461:{14,39,73}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1461:14]
          $error("Assertion failed: [lsu] trying to commit an un-executed load entry.\n    at lsu.scala:1461 assert ((ldq(idx).bits.executed || ldq(idx).bits.forward_std_val) && ldq(idx).bits.succeeded ,\n");	// @[lsu.scala:1461:14]
        if (`STOP_COND_)	// @[lsu.scala:1461:14]
          $fatal;	// @[lsu.scala:1461:14]
      end
    end // always @(posedge)
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM_0;
    logic [31:0] _RANDOM_1;
    logic [31:0] _RANDOM_2;
    logic [31:0] _RANDOM_3;
    logic [31:0] _RANDOM_4;
    logic [31:0] _RANDOM_5;
    logic [31:0] _RANDOM_6;
    logic [31:0] _RANDOM_7;
    logic [31:0] _RANDOM_8;
    logic [31:0] _RANDOM_9;
    logic [31:0] _RANDOM_10;
    logic [31:0] _RANDOM_11;
    logic [31:0] _RANDOM_12;
    logic [31:0] _RANDOM_13;
    logic [31:0] _RANDOM_14;
    logic [31:0] _RANDOM_15;
    logic [31:0] _RANDOM_16;
    logic [31:0] _RANDOM_17;
    logic [31:0] _RANDOM_18;
    logic [31:0] _RANDOM_19;
    logic [31:0] _RANDOM_20;
    logic [31:0] _RANDOM_21;
    logic [31:0] _RANDOM_22;
    logic [31:0] _RANDOM_23;
    logic [31:0] _RANDOM_24;
    logic [31:0] _RANDOM_25;
    logic [31:0] _RANDOM_26;
    logic [31:0] _RANDOM_27;
    logic [31:0] _RANDOM_28;
    logic [31:0] _RANDOM_29;
    logic [31:0] _RANDOM_30;
    logic [31:0] _RANDOM_31;
    logic [31:0] _RANDOM_32;
    logic [31:0] _RANDOM_33;
    logic [31:0] _RANDOM_34;
    logic [31:0] _RANDOM_35;
    logic [31:0] _RANDOM_36;
    logic [31:0] _RANDOM_37;
    logic [31:0] _RANDOM_38;
    logic [31:0] _RANDOM_39;
    logic [31:0] _RANDOM_40;
    logic [31:0] _RANDOM_41;
    logic [31:0] _RANDOM_42;
    logic [31:0] _RANDOM_43;
    logic [31:0] _RANDOM_44;
    logic [31:0] _RANDOM_45;
    logic [31:0] _RANDOM_46;
    logic [31:0] _RANDOM_47;
    logic [31:0] _RANDOM_48;
    logic [31:0] _RANDOM_49;
    logic [31:0] _RANDOM_50;
    logic [31:0] _RANDOM_51;
    logic [31:0] _RANDOM_52;
    logic [31:0] _RANDOM_53;
    logic [31:0] _RANDOM_54;
    logic [31:0] _RANDOM_55;
    logic [31:0] _RANDOM_56;
    logic [31:0] _RANDOM_57;
    logic [31:0] _RANDOM_58;
    logic [31:0] _RANDOM_59;
    logic [31:0] _RANDOM_60;
    logic [31:0] _RANDOM_61;
    logic [31:0] _RANDOM_62;
    logic [31:0] _RANDOM_63;
    logic [31:0] _RANDOM_64;
    logic [31:0] _RANDOM_65;
    logic [31:0] _RANDOM_66;
    logic [31:0] _RANDOM_67;
    logic [31:0] _RANDOM_68;
    logic [31:0] _RANDOM_69;
    logic [31:0] _RANDOM_70;
    logic [31:0] _RANDOM_71;
    logic [31:0] _RANDOM_72;
    logic [31:0] _RANDOM_73;
    logic [31:0] _RANDOM_74;
    logic [31:0] _RANDOM_75;
    logic [31:0] _RANDOM_76;
    logic [31:0] _RANDOM_77;
    logic [31:0] _RANDOM_78;
    logic [31:0] _RANDOM_79;
    logic [31:0] _RANDOM_80;
    logic [31:0] _RANDOM_81;
    logic [31:0] _RANDOM_82;
    logic [31:0] _RANDOM_83;
    logic [31:0] _RANDOM_84;
    logic [31:0] _RANDOM_85;
    logic [31:0] _RANDOM_86;
    logic [31:0] _RANDOM_87;
    logic [31:0] _RANDOM_88;
    logic [31:0] _RANDOM_89;
    logic [31:0] _RANDOM_90;
    logic [31:0] _RANDOM_91;
    logic [31:0] _RANDOM_92;
    logic [31:0] _RANDOM_93;
    logic [31:0] _RANDOM_94;
    logic [31:0] _RANDOM_95;
    logic [31:0] _RANDOM_96;
    logic [31:0] _RANDOM_97;
    logic [31:0] _RANDOM_98;
    logic [31:0] _RANDOM_99;
    logic [31:0] _RANDOM_100;
    logic [31:0] _RANDOM_101;
    logic [31:0] _RANDOM_102;
    logic [31:0] _RANDOM_103;
    logic [31:0] _RANDOM_104;
    logic [31:0] _RANDOM_105;
    logic [31:0] _RANDOM_106;
    logic [31:0] _RANDOM_107;
    logic [31:0] _RANDOM_108;
    logic [31:0] _RANDOM_109;
    logic [31:0] _RANDOM_110;
    logic [31:0] _RANDOM_111;
    logic [31:0] _RANDOM_112;
    logic [31:0] _RANDOM_113;
    logic [31:0] _RANDOM_114;
    logic [31:0] _RANDOM_115;
    logic [31:0] _RANDOM_116;
    logic [31:0] _RANDOM_117;
    logic [31:0] _RANDOM_118;
    logic [31:0] _RANDOM_119;
    logic [31:0] _RANDOM_120;
    logic [31:0] _RANDOM_121;
    logic [31:0] _RANDOM_122;
    logic [31:0] _RANDOM_123;
    logic [31:0] _RANDOM_124;
    logic [31:0] _RANDOM_125;
    logic [31:0] _RANDOM_126;
    logic [31:0] _RANDOM_127;
    logic [31:0] _RANDOM_128;
    logic [31:0] _RANDOM_129;
    logic [31:0] _RANDOM_130;
    logic [31:0] _RANDOM_131;
    logic [31:0] _RANDOM_132;
    logic [31:0] _RANDOM_133;
    logic [31:0] _RANDOM_134;
    logic [31:0] _RANDOM_135;
    logic [31:0] _RANDOM_136;
    logic [31:0] _RANDOM_137;
    logic [31:0] _RANDOM_138;
    logic [31:0] _RANDOM_139;
    logic [31:0] _RANDOM_140;
    logic [31:0] _RANDOM_141;
    logic [31:0] _RANDOM_142;
    logic [31:0] _RANDOM_143;
    logic [31:0] _RANDOM_144;
    logic [31:0] _RANDOM_145;
    logic [31:0] _RANDOM_146;
    logic [31:0] _RANDOM_147;
    logic [31:0] _RANDOM_148;
    logic [31:0] _RANDOM_149;
    logic [31:0] _RANDOM_150;
    logic [31:0] _RANDOM_151;
    logic [31:0] _RANDOM_152;
    logic [31:0] _RANDOM_153;
    logic [31:0] _RANDOM_154;
    logic [31:0] _RANDOM_155;
    logic [31:0] _RANDOM_156;
    logic [31:0] _RANDOM_157;
    logic [31:0] _RANDOM_158;
    logic [31:0] _RANDOM_159;
    logic [31:0] _RANDOM_160;
    logic [31:0] _RANDOM_161;
    logic [31:0] _RANDOM_162;
    logic [31:0] _RANDOM_163;
    logic [31:0] _RANDOM_164;
    logic [31:0] _RANDOM_165;
    logic [31:0] _RANDOM_166;
    logic [31:0] _RANDOM_167;
    logic [31:0] _RANDOM_168;
    logic [31:0] _RANDOM_169;
    logic [31:0] _RANDOM_170;
    logic [31:0] _RANDOM_171;
    logic [31:0] _RANDOM_172;
    logic [31:0] _RANDOM_173;
    logic [31:0] _RANDOM_174;
    logic [31:0] _RANDOM_175;
    logic [31:0] _RANDOM_176;
    logic [31:0] _RANDOM_177;
    logic [31:0] _RANDOM_178;
    logic [31:0] _RANDOM_179;
    logic [31:0] _RANDOM_180;
    logic [31:0] _RANDOM_181;
    logic [31:0] _RANDOM_182;
    logic [31:0] _RANDOM_183;
    logic [31:0] _RANDOM_184;
    logic [31:0] _RANDOM_185;
    logic [31:0] _RANDOM_186;
    logic [31:0] _RANDOM_187;
    logic [31:0] _RANDOM_188;
    logic [31:0] _RANDOM_189;
    logic [31:0] _RANDOM_190;
    logic [31:0] _RANDOM_191;
    logic [31:0] _RANDOM_192;
    logic [31:0] _RANDOM_193;
    logic [31:0] _RANDOM_194;
    logic [31:0] _RANDOM_195;
    logic [31:0] _RANDOM_196;
    logic [31:0] _RANDOM_197;
    logic [31:0] _RANDOM_198;
    logic [31:0] _RANDOM_199;
    logic [31:0] _RANDOM_200;
    logic [31:0] _RANDOM_201;
    logic [31:0] _RANDOM_202;
    logic [31:0] _RANDOM_203;
    logic [31:0] _RANDOM_204;
    logic [31:0] _RANDOM_205;
    logic [31:0] _RANDOM_206;
    logic [31:0] _RANDOM_207;
    logic [31:0] _RANDOM_208;
    logic [31:0] _RANDOM_209;
    logic [31:0] _RANDOM_210;
    logic [31:0] _RANDOM_211;
    logic [31:0] _RANDOM_212;
    logic [31:0] _RANDOM_213;
    logic [31:0] _RANDOM_214;
    logic [31:0] _RANDOM_215;
    logic [31:0] _RANDOM_216;
    logic [31:0] _RANDOM_217;
    logic [31:0] _RANDOM_218;
    logic [31:0] _RANDOM_219;
    logic [31:0] _RANDOM_220;
    logic [31:0] _RANDOM_221;
    logic [31:0] _RANDOM_222;
    logic [31:0] _RANDOM_223;
    logic [31:0] _RANDOM_224;
    logic [31:0] _RANDOM_225;
    logic [31:0] _RANDOM_226;
    logic [31:0] _RANDOM_227;
    logic [31:0] _RANDOM_228;
    logic [31:0] _RANDOM_229;
    logic [31:0] _RANDOM_230;
    logic [31:0] _RANDOM_231;
    logic [31:0] _RANDOM_232;
    logic [31:0] _RANDOM_233;
    logic [31:0] _RANDOM_234;
    logic [31:0] _RANDOM_235;
    logic [31:0] _RANDOM_236;
    logic [31:0] _RANDOM_237;
    logic [31:0] _RANDOM_238;
    logic [31:0] _RANDOM_239;
    logic [31:0] _RANDOM_240;
    logic [31:0] _RANDOM_241;
    logic [31:0] _RANDOM_242;
    logic [31:0] _RANDOM_243;
    logic [31:0] _RANDOM_244;
    logic [31:0] _RANDOM_245;
    logic [31:0] _RANDOM_246;
    logic [31:0] _RANDOM_247;
    logic [31:0] _RANDOM_248;
    logic [31:0] _RANDOM_249;
    logic [31:0] _RANDOM_250;
    logic [31:0] _RANDOM_251;
    logic [31:0] _RANDOM_252;
    logic [31:0] _RANDOM_253;
    logic [31:0] _RANDOM_254;
    logic [31:0] _RANDOM_255;
    logic [31:0] _RANDOM_256;
    logic [31:0] _RANDOM_257;
    logic [31:0] _RANDOM_258;
    logic [31:0] _RANDOM_259;
    logic [31:0] _RANDOM_260;
    logic [31:0] _RANDOM_261;
    logic [31:0] _RANDOM_262;
    logic [31:0] _RANDOM_263;
    logic [31:0] _RANDOM_264;
    logic [31:0] _RANDOM_265;
    logic [31:0] _RANDOM_266;
    logic [31:0] _RANDOM_267;
    logic [31:0] _RANDOM_268;
    logic [31:0] _RANDOM_269;
    logic [31:0] _RANDOM_270;
    logic [31:0] _RANDOM_271;
    logic [31:0] _RANDOM_272;
    logic [31:0] _RANDOM_273;
    logic [31:0] _RANDOM_274;
    logic [31:0] _RANDOM_275;
    logic [31:0] _RANDOM_276;
    logic [31:0] _RANDOM_277;
    logic [31:0] _RANDOM_278;
    logic [31:0] _RANDOM_279;
    logic [31:0] _RANDOM_280;
    logic [31:0] _RANDOM_281;
    logic [31:0] _RANDOM_282;
    logic [31:0] _RANDOM_283;
    logic [31:0] _RANDOM_284;
    logic [31:0] _RANDOM_285;
    logic [31:0] _RANDOM_286;
    logic [31:0] _RANDOM_287;
    logic [31:0] _RANDOM_288;
    logic [31:0] _RANDOM_289;
    logic [31:0] _RANDOM_290;
    logic [31:0] _RANDOM_291;
    logic [31:0] _RANDOM_292;
    logic [31:0] _RANDOM_293;
    logic [31:0] _RANDOM_294;
    logic [31:0] _RANDOM_295;
    logic [31:0] _RANDOM_296;
    logic [31:0] _RANDOM_297;
    logic [31:0] _RANDOM_298;
    logic [31:0] _RANDOM_299;
    logic [31:0] _RANDOM_300;
    logic [31:0] _RANDOM_301;
    logic [31:0] _RANDOM_302;
    logic [31:0] _RANDOM_303;
    logic [31:0] _RANDOM_304;
    logic [31:0] _RANDOM_305;
    logic [31:0] _RANDOM_306;
    logic [31:0] _RANDOM_307;
    logic [31:0] _RANDOM_308;
    logic [31:0] _RANDOM_309;
    logic [31:0] _RANDOM_310;
    logic [31:0] _RANDOM_311;
    logic [31:0] _RANDOM_312;
    logic [31:0] _RANDOM_313;
    logic [31:0] _RANDOM_314;
    logic [31:0] _RANDOM_315;
    logic [31:0] _RANDOM_316;
    logic [31:0] _RANDOM_317;
    logic [31:0] _RANDOM_318;
    logic [31:0] _RANDOM_319;
    logic [31:0] _RANDOM_320;
    logic [31:0] _RANDOM_321;
    logic [31:0] _RANDOM_322;
    logic [31:0] _RANDOM_323;
    logic [31:0] _RANDOM_324;
    logic [31:0] _RANDOM_325;
    logic [31:0] _RANDOM_326;
    logic [31:0] _RANDOM_327;
    logic [31:0] _RANDOM_328;
    logic [31:0] _RANDOM_329;
    logic [31:0] _RANDOM_330;
    logic [31:0] _RANDOM_331;
    logic [31:0] _RANDOM_332;
    logic [31:0] _RANDOM_333;
    logic [31:0] _RANDOM_334;
    logic [31:0] _RANDOM_335;
    logic [31:0] _RANDOM_336;
    logic [31:0] _RANDOM_337;
    logic [31:0] _RANDOM_338;
    logic [31:0] _RANDOM_339;
    logic [31:0] _RANDOM_340;
    logic [31:0] _RANDOM_341;
    logic [31:0] _RANDOM_342;
    logic [31:0] _RANDOM_343;
    logic [31:0] _RANDOM_344;
    logic [31:0] _RANDOM_345;
    logic [31:0] _RANDOM_346;
    logic [31:0] _RANDOM_347;
    logic [31:0] _RANDOM_348;
    logic [31:0] _RANDOM_349;
    logic [31:0] _RANDOM_350;
    logic [31:0] _RANDOM_351;
    logic [31:0] _RANDOM_352;
    logic [31:0] _RANDOM_353;
    logic [31:0] _RANDOM_354;
    logic [31:0] _RANDOM_355;
    logic [31:0] _RANDOM_356;
    logic [31:0] _RANDOM_357;
    logic [31:0] _RANDOM_358;
    logic [31:0] _RANDOM_359;
    logic [31:0] _RANDOM_360;
    logic [31:0] _RANDOM_361;
    logic [31:0] _RANDOM_362;
    logic [31:0] _RANDOM_363;
    logic [31:0] _RANDOM_364;
    logic [31:0] _RANDOM_365;
    logic [31:0] _RANDOM_366;
    logic [31:0] _RANDOM_367;
    logic [31:0] _RANDOM_368;
    logic [31:0] _RANDOM_369;
    logic [31:0] _RANDOM_370;
    logic [31:0] _RANDOM_371;
    logic [31:0] _RANDOM_372;
    logic [31:0] _RANDOM_373;
    logic [31:0] _RANDOM_374;
    logic [31:0] _RANDOM_375;
    logic [31:0] _RANDOM_376;
    logic [31:0] _RANDOM_377;
    logic [31:0] _RANDOM_378;
    logic [31:0] _RANDOM_379;
    logic [31:0] _RANDOM_380;
    logic [31:0] _RANDOM_381;
    logic [31:0] _RANDOM_382;
    logic [31:0] _RANDOM_383;
    logic [31:0] _RANDOM_384;
    logic [31:0] _RANDOM_385;
    logic [31:0] _RANDOM_386;
    logic [31:0] _RANDOM_387;
    logic [31:0] _RANDOM_388;
    logic [31:0] _RANDOM_389;
    logic [31:0] _RANDOM_390;
    logic [31:0] _RANDOM_391;
    logic [31:0] _RANDOM_392;
    logic [31:0] _RANDOM_393;
    logic [31:0] _RANDOM_394;
    logic [31:0] _RANDOM_395;
    logic [31:0] _RANDOM_396;
    logic [31:0] _RANDOM_397;
    logic [31:0] _RANDOM_398;
    logic [31:0] _RANDOM_399;
    logic [31:0] _RANDOM_400;
    logic [31:0] _RANDOM_401;
    logic [31:0] _RANDOM_402;
    logic [31:0] _RANDOM_403;
    logic [31:0] _RANDOM_404;
    logic [31:0] _RANDOM_405;
    logic [31:0] _RANDOM_406;
    logic [31:0] _RANDOM_407;
    logic [31:0] _RANDOM_408;
    logic [31:0] _RANDOM_409;
    logic [31:0] _RANDOM_410;
    logic [31:0] _RANDOM_411;
    logic [31:0] _RANDOM_412;
    logic [31:0] _RANDOM_413;
    logic [31:0] _RANDOM_414;
    logic [31:0] _RANDOM_415;
    logic [31:0] _RANDOM_416;
    logic [31:0] _RANDOM_417;
    logic [31:0] _RANDOM_418;
    logic [31:0] _RANDOM_419;
    logic [31:0] _RANDOM_420;
    logic [31:0] _RANDOM_421;
    logic [31:0] _RANDOM_422;
    logic [31:0] _RANDOM_423;
    logic [31:0] _RANDOM_424;
    logic [31:0] _RANDOM_425;
    logic [31:0] _RANDOM_426;
    logic [31:0] _RANDOM_427;
    logic [31:0] _RANDOM_428;
    logic [31:0] _RANDOM_429;
    logic [31:0] _RANDOM_430;
    logic [31:0] _RANDOM_431;
    logic [31:0] _RANDOM_432;
    logic [31:0] _RANDOM_433;
    logic [31:0] _RANDOM_434;
    logic [31:0] _RANDOM_435;
    logic [31:0] _RANDOM_436;
    logic [31:0] _RANDOM_437;
    logic [31:0] _RANDOM_438;
    logic [31:0] _RANDOM_439;
    logic [31:0] _RANDOM_440;
    logic [31:0] _RANDOM_441;
    logic [31:0] _RANDOM_442;
    logic [31:0] _RANDOM_443;
    logic [31:0] _RANDOM_444;
    logic [31:0] _RANDOM_445;
    logic [31:0] _RANDOM_446;
    logic [31:0] _RANDOM_447;
    logic [31:0] _RANDOM_448;
    logic [31:0] _RANDOM_449;
    logic [31:0] _RANDOM_450;
    logic [31:0] _RANDOM_451;
    logic [31:0] _RANDOM_452;
    logic [31:0] _RANDOM_453;
    logic [31:0] _RANDOM_454;
    logic [31:0] _RANDOM_455;
    logic [31:0] _RANDOM_456;
    logic [31:0] _RANDOM_457;
    logic [31:0] _RANDOM_458;
    logic [31:0] _RANDOM_459;
    logic [31:0] _RANDOM_460;
    logic [31:0] _RANDOM_461;
    logic [31:0] _RANDOM_462;
    logic [31:0] _RANDOM_463;
    logic [31:0] _RANDOM_464;
    logic [31:0] _RANDOM_465;
    logic [31:0] _RANDOM_466;
    logic [31:0] _RANDOM_467;
    logic [31:0] _RANDOM_468;
    logic [31:0] _RANDOM_469;
    logic [31:0] _RANDOM_470;
    logic [31:0] _RANDOM_471;
    logic [31:0] _RANDOM_472;
    logic [31:0] _RANDOM_473;
    logic [31:0] _RANDOM_474;
    logic [31:0] _RANDOM_475;
    logic [31:0] _RANDOM_476;
    logic [31:0] _RANDOM_477;
    logic [31:0] _RANDOM_478;
    logic [31:0] _RANDOM_479;
    logic [31:0] _RANDOM_480;
    logic [31:0] _RANDOM_481;
    logic [31:0] _RANDOM_482;
    logic [31:0] _RANDOM_483;
    logic [31:0] _RANDOM_484;
    logic [31:0] _RANDOM_485;
    logic [31:0] _RANDOM_486;
    logic [31:0] _RANDOM_487;
    logic [31:0] _RANDOM_488;
    logic [31:0] _RANDOM_489;
    logic [31:0] _RANDOM_490;
    logic [31:0] _RANDOM_491;
    logic [31:0] _RANDOM_492;
    logic [31:0] _RANDOM_493;
    logic [31:0] _RANDOM_494;
    logic [31:0] _RANDOM_495;
    logic [31:0] _RANDOM_496;
    logic [31:0] _RANDOM_497;
    logic [31:0] _RANDOM_498;
    logic [31:0] _RANDOM_499;
    logic [31:0] _RANDOM_500;
    logic [31:0] _RANDOM_501;
    logic [31:0] _RANDOM_502;
    logic [31:0] _RANDOM_503;
    logic [31:0] _RANDOM_504;
    logic [31:0] _RANDOM_505;
    logic [31:0] _RANDOM_506;
    logic [31:0] _RANDOM_507;
    logic [31:0] _RANDOM_508;
    logic [31:0] _RANDOM_509;
    logic [31:0] _RANDOM_510;
    logic [31:0] _RANDOM_511;
    logic [31:0] _RANDOM_512;
    logic [31:0] _RANDOM_513;
    logic [31:0] _RANDOM_514;
    logic [31:0] _RANDOM_515;
    logic [31:0] _RANDOM_516;
    logic [31:0] _RANDOM_517;
    logic [31:0] _RANDOM_518;
    logic [31:0] _RANDOM_519;
    logic [31:0] _RANDOM_520;
    logic [31:0] _RANDOM_521;
    logic [31:0] _RANDOM_522;
    logic [31:0] _RANDOM_523;
    logic [31:0] _RANDOM_524;
    logic [31:0] _RANDOM_525;
    logic [31:0] _RANDOM_526;
    logic [31:0] _RANDOM_527;
    logic [31:0] _RANDOM_528;
    logic [31:0] _RANDOM_529;
    logic [31:0] _RANDOM_530;
    logic [31:0] _RANDOM_531;
    logic [31:0] _RANDOM_532;
    logic [31:0] _RANDOM_533;
    logic [31:0] _RANDOM_534;
    logic [31:0] _RANDOM_535;
    logic [31:0] _RANDOM_536;
    logic [31:0] _RANDOM_537;
    logic [31:0] _RANDOM_538;
    logic [31:0] _RANDOM_539;
    logic [31:0] _RANDOM_540;
    logic [31:0] _RANDOM_541;
    logic [31:0] _RANDOM_542;
    logic [31:0] _RANDOM_543;
    logic [31:0] _RANDOM_544;
    logic [31:0] _RANDOM_545;
    logic [31:0] _RANDOM_546;
    logic [31:0] _RANDOM_547;
    logic [31:0] _RANDOM_548;
    logic [31:0] _RANDOM_549;
    logic [31:0] _RANDOM_550;
    logic [31:0] _RANDOM_551;
    logic [31:0] _RANDOM_552;
    logic [31:0] _RANDOM_553;
    logic [31:0] _RANDOM_554;
    logic [31:0] _RANDOM_555;
    logic [31:0] _RANDOM_556;
    logic [31:0] _RANDOM_557;
    logic [31:0] _RANDOM_558;
    logic [31:0] _RANDOM_559;
    logic [31:0] _RANDOM_560;
    logic [31:0] _RANDOM_561;
    logic [31:0] _RANDOM_562;
    logic [31:0] _RANDOM_563;
    logic [31:0] _RANDOM_564;
    logic [31:0] _RANDOM_565;
    logic [31:0] _RANDOM_566;
    logic [31:0] _RANDOM_567;
    logic [31:0] _RANDOM_568;
    logic [31:0] _RANDOM_569;
    logic [31:0] _RANDOM_570;
    logic [31:0] _RANDOM_571;
    logic [31:0] _RANDOM_572;
    logic [31:0] _RANDOM_573;
    logic [31:0] _RANDOM_574;
    logic [31:0] _RANDOM_575;
    logic [31:0] _RANDOM_576;
    logic [31:0] _RANDOM_577;
    logic [31:0] _RANDOM_578;
    logic [31:0] _RANDOM_579;
    logic [31:0] _RANDOM_580;
    logic [31:0] _RANDOM_581;
    logic [31:0] _RANDOM_582;
    logic [31:0] _RANDOM_583;
    logic [31:0] _RANDOM_584;
    logic [31:0] _RANDOM_585;
    logic [31:0] _RANDOM_586;
    logic [31:0] _RANDOM_587;
    logic [31:0] _RANDOM_588;
    logic [31:0] _RANDOM_589;
    logic [31:0] _RANDOM_590;
    logic [31:0] _RANDOM_591;
    logic [31:0] _RANDOM_592;
    logic [31:0] _RANDOM_593;
    logic [31:0] _RANDOM_594;
    logic [31:0] _RANDOM_595;
    logic [31:0] _RANDOM_596;
    logic [31:0] _RANDOM_597;
    logic [31:0] _RANDOM_598;
    logic [31:0] _RANDOM_599;
    logic [31:0] _RANDOM_600;
    logic [31:0] _RANDOM_601;
    logic [31:0] _RANDOM_602;
    logic [31:0] _RANDOM_603;
    logic [31:0] _RANDOM_604;
    logic [31:0] _RANDOM_605;
    logic [31:0] _RANDOM_606;
    logic [31:0] _RANDOM_607;
    logic [31:0] _RANDOM_608;
    logic [31:0] _RANDOM_609;
    logic [31:0] _RANDOM_610;
    logic [31:0] _RANDOM_611;
    logic [31:0] _RANDOM_612;
    logic [31:0] _RANDOM_613;
    logic [31:0] _RANDOM_614;
    logic [31:0] _RANDOM_615;
    logic [31:0] _RANDOM_616;
    logic [31:0] _RANDOM_617;
    logic [31:0] _RANDOM_618;
    logic [31:0] _RANDOM_619;
    logic [31:0] _RANDOM_620;
    logic [31:0] _RANDOM_621;
    logic [31:0] _RANDOM_622;
    logic [31:0] _RANDOM_623;
    logic [31:0] _RANDOM_624;
    logic [31:0] _RANDOM_625;
    logic [31:0] _RANDOM_626;
    logic [31:0] _RANDOM_627;
    logic [31:0] _RANDOM_628;
    logic [31:0] _RANDOM_629;
    logic [31:0] _RANDOM_630;
    logic [31:0] _RANDOM_631;
    logic [31:0] _RANDOM_632;
    logic [31:0] _RANDOM_633;
    logic [31:0] _RANDOM_634;
    logic [31:0] _RANDOM_635;
    logic [31:0] _RANDOM_636;
    logic [31:0] _RANDOM_637;
    logic [31:0] _RANDOM_638;
    logic [31:0] _RANDOM_639;
    logic [31:0] _RANDOM_640;
    logic [31:0] _RANDOM_641;
    logic [31:0] _RANDOM_642;
    logic [31:0] _RANDOM_643;
    logic [31:0] _RANDOM_644;
    logic [31:0] _RANDOM_645;
    logic [31:0] _RANDOM_646;
    logic [31:0] _RANDOM_647;
    logic [31:0] _RANDOM_648;
    logic [31:0] _RANDOM_649;
    logic [31:0] _RANDOM_650;
    logic [31:0] _RANDOM_651;
    logic [31:0] _RANDOM_652;
    logic [31:0] _RANDOM_653;
    logic [31:0] _RANDOM_654;
    logic [31:0] _RANDOM_655;
    logic [31:0] _RANDOM_656;
    logic [31:0] _RANDOM_657;
    logic [31:0] _RANDOM_658;
    logic [31:0] _RANDOM_659;
    logic [31:0] _RANDOM_660;
    logic [31:0] _RANDOM_661;
    logic [31:0] _RANDOM_662;
    logic [31:0] _RANDOM_663;
    logic [31:0] _RANDOM_664;
    logic [31:0] _RANDOM_665;
    logic [31:0] _RANDOM_666;
    logic [31:0] _RANDOM_667;
    logic [31:0] _RANDOM_668;
    logic [31:0] _RANDOM_669;
    logic [31:0] _RANDOM_670;
    logic [31:0] _RANDOM_671;
    logic [31:0] _RANDOM_672;
    logic [31:0] _RANDOM_673;
    logic [31:0] _RANDOM_674;
    logic [31:0] _RANDOM_675;
    logic [31:0] _RANDOM_676;
    logic [31:0] _RANDOM_677;
    logic [31:0] _RANDOM_678;
    logic [31:0] _RANDOM_679;
    logic [31:0] _RANDOM_680;
    logic [31:0] _RANDOM_681;
    logic [31:0] _RANDOM_682;
    logic [31:0] _RANDOM_683;
    logic [31:0] _RANDOM_684;
    logic [31:0] _RANDOM_685;
    logic [31:0] _RANDOM_686;
    logic [31:0] _RANDOM_687;
    logic [31:0] _RANDOM_688;
    logic [31:0] _RANDOM_689;
    logic [31:0] _RANDOM_690;
    logic [31:0] _RANDOM_691;
    logic [31:0] _RANDOM_692;
    logic [31:0] _RANDOM_693;
    logic [31:0] _RANDOM_694;
    logic [31:0] _RANDOM_695;
    logic [31:0] _RANDOM_696;
    logic [31:0] _RANDOM_697;
    logic [31:0] _RANDOM_698;
    logic [31:0] _RANDOM_699;
    logic [31:0] _RANDOM_700;
    logic [31:0] _RANDOM_701;
    logic [31:0] _RANDOM_702;
    logic [31:0] _RANDOM_703;
    logic [31:0] _RANDOM_704;
    logic [31:0] _RANDOM_705;
    logic [31:0] _RANDOM_706;
    logic [31:0] _RANDOM_707;
    logic [31:0] _RANDOM_708;
    logic [31:0] _RANDOM_709;
    logic [31:0] _RANDOM_710;
    logic [31:0] _RANDOM_711;
    logic [31:0] _RANDOM_712;
    logic [31:0] _RANDOM_713;
    logic [31:0] _RANDOM_714;
    logic [31:0] _RANDOM_715;
    logic [31:0] _RANDOM_716;
    logic [31:0] _RANDOM_717;
    logic [31:0] _RANDOM_718;
    logic [31:0] _RANDOM_719;
    logic [31:0] _RANDOM_720;
    logic [31:0] _RANDOM_721;
    logic [31:0] _RANDOM_722;
    logic [31:0] _RANDOM_723;
    logic [31:0] _RANDOM_724;
    logic [31:0] _RANDOM_725;
    logic [31:0] _RANDOM_726;
    logic [31:0] _RANDOM_727;
    logic [31:0] _RANDOM_728;
    logic [31:0] _RANDOM_729;
    logic [31:0] _RANDOM_730;
    logic [31:0] _RANDOM_731;
    logic [31:0] _RANDOM_732;
    logic [31:0] _RANDOM_733;
    logic [31:0] _RANDOM_734;
    logic [31:0] _RANDOM_735;
    logic [31:0] _RANDOM_736;
    logic [31:0] _RANDOM_737;
    logic [31:0] _RANDOM_738;
    logic [31:0] _RANDOM_739;
    logic [31:0] _RANDOM_740;
    logic [31:0] _RANDOM_741;
    logic [31:0] _RANDOM_742;
    logic [31:0] _RANDOM_743;
    logic [31:0] _RANDOM_744;
    logic [31:0] _RANDOM_745;
    logic [31:0] _RANDOM_746;
    logic [31:0] _RANDOM_747;
    logic [31:0] _RANDOM_748;
    logic [31:0] _RANDOM_749;
    logic [31:0] _RANDOM_750;
    logic [31:0] _RANDOM_751;
    logic [31:0] _RANDOM_752;
    logic [31:0] _RANDOM_753;
    logic [31:0] _RANDOM_754;
    logic [31:0] _RANDOM_755;
    logic [31:0] _RANDOM_756;
    logic [31:0] _RANDOM_757;
    logic [31:0] _RANDOM_758;
    logic [31:0] _RANDOM_759;
    logic [31:0] _RANDOM_760;
    logic [31:0] _RANDOM_761;
    logic [31:0] _RANDOM_762;
    logic [31:0] _RANDOM_763;
    logic [31:0] _RANDOM_764;
    logic [31:0] _RANDOM_765;
    logic [31:0] _RANDOM_766;
    logic [31:0] _RANDOM_767;
    logic [31:0] _RANDOM_768;
    logic [31:0] _RANDOM_769;
    logic [31:0] _RANDOM_770;
    logic [31:0] _RANDOM_771;
    logic [31:0] _RANDOM_772;
    logic [31:0] _RANDOM_773;
    logic [31:0] _RANDOM_774;
    logic [31:0] _RANDOM_775;
    logic [31:0] _RANDOM_776;
    logic [31:0] _RANDOM_777;
    logic [31:0] _RANDOM_778;
    logic [31:0] _RANDOM_779;
    logic [31:0] _RANDOM_780;
    logic [31:0] _RANDOM_781;
    logic [31:0] _RANDOM_782;
    logic [31:0] _RANDOM_783;
    logic [31:0] _RANDOM_784;
    logic [31:0] _RANDOM_785;
    logic [31:0] _RANDOM_786;
    logic [31:0] _RANDOM_787;
    logic [31:0] _RANDOM_788;
    logic [31:0] _RANDOM_789;
    logic [31:0] _RANDOM_790;
    logic [31:0] _RANDOM_791;
    logic [31:0] _RANDOM_792;
    logic [31:0] _RANDOM_793;
    logic [31:0] _RANDOM_794;
    logic [31:0] _RANDOM_795;
    logic [31:0] _RANDOM_796;
    logic [31:0] _RANDOM_797;
    logic [31:0] _RANDOM_798;
    logic [31:0] _RANDOM_799;
    logic [31:0] _RANDOM_800;
    logic [31:0] _RANDOM_801;
    logic [31:0] _RANDOM_802;
    logic [31:0] _RANDOM_803;
    logic [31:0] _RANDOM_804;
    logic [31:0] _RANDOM_805;
    logic [31:0] _RANDOM_806;
    logic [31:0] _RANDOM_807;
    logic [31:0] _RANDOM_808;
    logic [31:0] _RANDOM_809;
    logic [31:0] _RANDOM_810;
    logic [31:0] _RANDOM_811;
    logic [31:0] _RANDOM_812;
    logic [31:0] _RANDOM_813;
    logic [31:0] _RANDOM_814;
    logic [31:0] _RANDOM_815;
    logic [31:0] _RANDOM_816;
    logic [31:0] _RANDOM_817;
    logic [31:0] _RANDOM_818;
    logic [31:0] _RANDOM_819;
    logic [31:0] _RANDOM_820;
    logic [31:0] _RANDOM_821;
    logic [31:0] _RANDOM_822;
    logic [31:0] _RANDOM_823;
    logic [31:0] _RANDOM_824;
    logic [31:0] _RANDOM_825;
    logic [31:0] _RANDOM_826;
    logic [31:0] _RANDOM_827;
    logic [31:0] _RANDOM_828;
    logic [31:0] _RANDOM_829;
    logic [31:0] _RANDOM_830;
    logic [31:0] _RANDOM_831;
    logic [31:0] _RANDOM_832;
    logic [31:0] _RANDOM_833;
    logic [31:0] _RANDOM_834;
    logic [31:0] _RANDOM_835;
    logic [31:0] _RANDOM_836;
    logic [31:0] _RANDOM_837;
    logic [31:0] _RANDOM_838;
    logic [31:0] _RANDOM_839;
    logic [31:0] _RANDOM_840;
    logic [31:0] _RANDOM_841;
    logic [31:0] _RANDOM_842;
    logic [31:0] _RANDOM_843;
    logic [31:0] _RANDOM_844;
    logic [31:0] _RANDOM_845;
    logic [31:0] _RANDOM_846;
    logic [31:0] _RANDOM_847;
    logic [31:0] _RANDOM_848;
    logic [31:0] _RANDOM_849;
    logic [31:0] _RANDOM_850;
    logic [31:0] _RANDOM_851;
    logic [31:0] _RANDOM_852;
    logic [31:0] _RANDOM_853;
    logic [31:0] _RANDOM_854;
    logic [31:0] _RANDOM_855;
    logic [31:0] _RANDOM_856;
    logic [31:0] _RANDOM_857;
    logic [31:0] _RANDOM_858;
    logic [31:0] _RANDOM_859;
    logic [31:0] _RANDOM_860;
    logic [31:0] _RANDOM_861;
    logic [31:0] _RANDOM_862;
    logic [31:0] _RANDOM_863;
    logic [31:0] _RANDOM_864;
    logic [31:0] _RANDOM_865;
    logic [31:0] _RANDOM_866;
    logic [31:0] _RANDOM_867;
    logic [31:0] _RANDOM_868;
    logic [31:0] _RANDOM_869;
    logic [31:0] _RANDOM_870;
    logic [31:0] _RANDOM_871;
    logic [31:0] _RANDOM_872;
    logic [31:0] _RANDOM_873;
    logic [31:0] _RANDOM_874;
    logic [31:0] _RANDOM_875;
    logic [31:0] _RANDOM_876;
    logic [31:0] _RANDOM_877;
    logic [31:0] _RANDOM_878;
    logic [31:0] _RANDOM_879;
    logic [31:0] _RANDOM_880;
    logic [31:0] _RANDOM_881;
    logic [31:0] _RANDOM_882;
    logic [31:0] _RANDOM_883;
    logic [31:0] _RANDOM_884;
    logic [31:0] _RANDOM_885;
    logic [31:0] _RANDOM_886;
    logic [31:0] _RANDOM_887;
    logic [31:0] _RANDOM_888;
    logic [31:0] _RANDOM_889;
    logic [31:0] _RANDOM_890;
    logic [31:0] _RANDOM_891;
    logic [31:0] _RANDOM_892;
    logic [31:0] _RANDOM_893;
    logic [31:0] _RANDOM_894;
    logic [31:0] _RANDOM_895;
    logic [31:0] _RANDOM_896;
    logic [31:0] _RANDOM_897;
    logic [31:0] _RANDOM_898;
    logic [31:0] _RANDOM_899;
    logic [31:0] _RANDOM_900;
    logic [31:0] _RANDOM_901;
    logic [31:0] _RANDOM_902;
    logic [31:0] _RANDOM_903;
    logic [31:0] _RANDOM_904;
    logic [31:0] _RANDOM_905;
    logic [31:0] _RANDOM_906;
    logic [31:0] _RANDOM_907;
    logic [31:0] _RANDOM_908;
    logic [31:0] _RANDOM_909;
    logic [31:0] _RANDOM_910;
    logic [31:0] _RANDOM_911;
    logic [31:0] _RANDOM_912;
    logic [31:0] _RANDOM_913;
    logic [31:0] _RANDOM_914;
    logic [31:0] _RANDOM_915;
    logic [31:0] _RANDOM_916;
    logic [31:0] _RANDOM_917;
    logic [31:0] _RANDOM_918;
    logic [31:0] _RANDOM_919;
    logic [31:0] _RANDOM_920;
    logic [31:0] _RANDOM_921;
    logic [31:0] _RANDOM_922;
    logic [31:0] _RANDOM_923;
    logic [31:0] _RANDOM_924;
    logic [31:0] _RANDOM_925;
    logic [31:0] _RANDOM_926;
    logic [31:0] _RANDOM_927;
    logic [31:0] _RANDOM_928;
    logic [31:0] _RANDOM_929;
    logic [31:0] _RANDOM_930;
    logic [31:0] _RANDOM_931;
    logic [31:0] _RANDOM_932;
    logic [31:0] _RANDOM_933;
    logic [31:0] _RANDOM_934;
    logic [31:0] _RANDOM_935;
    logic [31:0] _RANDOM_936;
    logic [31:0] _RANDOM_937;
    logic [31:0] _RANDOM_938;
    logic [31:0] _RANDOM_939;
    logic [31:0] _RANDOM_940;
    logic [31:0] _RANDOM_941;
    logic [31:0] _RANDOM_942;
    logic [31:0] _RANDOM_943;
    logic [31:0] _RANDOM_944;
    logic [31:0] _RANDOM_945;
    logic [31:0] _RANDOM_946;
    logic [31:0] _RANDOM_947;
    logic [31:0] _RANDOM_948;
    logic [31:0] _RANDOM_949;
    logic [31:0] _RANDOM_950;
    logic [31:0] _RANDOM_951;
    logic [31:0] _RANDOM_952;
    logic [31:0] _RANDOM_953;
    logic [31:0] _RANDOM_954;
    logic [31:0] _RANDOM_955;
    logic [31:0] _RANDOM_956;
    logic [31:0] _RANDOM_957;
    logic [31:0] _RANDOM_958;
    logic [31:0] _RANDOM_959;
    logic [31:0] _RANDOM_960;
    logic [31:0] _RANDOM_961;
    logic [31:0] _RANDOM_962;
    logic [31:0] _RANDOM_963;
    logic [31:0] _RANDOM_964;
    logic [31:0] _RANDOM_965;
    logic [31:0] _RANDOM_966;
    logic [31:0] _RANDOM_967;
    logic [31:0] _RANDOM_968;
    logic [31:0] _RANDOM_969;
    logic [31:0] _RANDOM_970;
    logic [31:0] _RANDOM_971;
    logic [31:0] _RANDOM_972;
    logic [31:0] _RANDOM_973;
    logic [31:0] _RANDOM_974;
    logic [31:0] _RANDOM_975;
    logic [31:0] _RANDOM_976;
    logic [31:0] _RANDOM_977;
    logic [31:0] _RANDOM_978;
    logic [31:0] _RANDOM_979;
    logic [31:0] _RANDOM_980;
    logic [31:0] _RANDOM_981;
    logic [31:0] _RANDOM_982;
    logic [31:0] _RANDOM_983;
    logic [31:0] _RANDOM_984;
    logic [31:0] _RANDOM_985;
    logic [31:0] _RANDOM_986;
    logic [31:0] _RANDOM_987;
    logic [31:0] _RANDOM_988;
    logic [31:0] _RANDOM_989;
    logic [31:0] _RANDOM_990;
    logic [31:0] _RANDOM_991;
    logic [31:0] _RANDOM_992;
    logic [31:0] _RANDOM_993;
    logic [31:0] _RANDOM_994;
    logic [31:0] _RANDOM_995;
    logic [31:0] _RANDOM_996;
    logic [31:0] _RANDOM_997;
    logic [31:0] _RANDOM_998;
    logic [31:0] _RANDOM_999;
    logic [31:0] _RANDOM_1000;
    logic [31:0] _RANDOM_1001;
    logic [31:0] _RANDOM_1002;
    logic [31:0] _RANDOM_1003;
    logic [31:0] _RANDOM_1004;
    logic [31:0] _RANDOM_1005;
    logic [31:0] _RANDOM_1006;
    logic [31:0] _RANDOM_1007;
    logic [31:0] _RANDOM_1008;
    logic [31:0] _RANDOM_1009;
    logic [31:0] _RANDOM_1010;
    logic [31:0] _RANDOM_1011;
    logic [31:0] _RANDOM_1012;
    logic [31:0] _RANDOM_1013;
    logic [31:0] _RANDOM_1014;
    logic [31:0] _RANDOM_1015;
    logic [31:0] _RANDOM_1016;
    logic [31:0] _RANDOM_1017;
    logic [31:0] _RANDOM_1018;
    logic [31:0] _RANDOM_1019;
    logic [31:0] _RANDOM_1020;
    logic [31:0] _RANDOM_1021;
    logic [31:0] _RANDOM_1022;
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM_0 = `RANDOM;
        _RANDOM_1 = `RANDOM;
        _RANDOM_2 = `RANDOM;
        _RANDOM_3 = `RANDOM;
        _RANDOM_4 = `RANDOM;
        _RANDOM_5 = `RANDOM;
        _RANDOM_6 = `RANDOM;
        _RANDOM_7 = `RANDOM;
        _RANDOM_8 = `RANDOM;
        _RANDOM_9 = `RANDOM;
        _RANDOM_10 = `RANDOM;
        _RANDOM_11 = `RANDOM;
        _RANDOM_12 = `RANDOM;
        _RANDOM_13 = `RANDOM;
        _RANDOM_14 = `RANDOM;
        _RANDOM_15 = `RANDOM;
        _RANDOM_16 = `RANDOM;
        _RANDOM_17 = `RANDOM;
        _RANDOM_18 = `RANDOM;
        _RANDOM_19 = `RANDOM;
        _RANDOM_20 = `RANDOM;
        _RANDOM_21 = `RANDOM;
        _RANDOM_22 = `RANDOM;
        _RANDOM_23 = `RANDOM;
        _RANDOM_24 = `RANDOM;
        _RANDOM_25 = `RANDOM;
        _RANDOM_26 = `RANDOM;
        _RANDOM_27 = `RANDOM;
        _RANDOM_28 = `RANDOM;
        _RANDOM_29 = `RANDOM;
        _RANDOM_30 = `RANDOM;
        _RANDOM_31 = `RANDOM;
        _RANDOM_32 = `RANDOM;
        _RANDOM_33 = `RANDOM;
        _RANDOM_34 = `RANDOM;
        _RANDOM_35 = `RANDOM;
        _RANDOM_36 = `RANDOM;
        _RANDOM_37 = `RANDOM;
        _RANDOM_38 = `RANDOM;
        _RANDOM_39 = `RANDOM;
        _RANDOM_40 = `RANDOM;
        _RANDOM_41 = `RANDOM;
        _RANDOM_42 = `RANDOM;
        _RANDOM_43 = `RANDOM;
        _RANDOM_44 = `RANDOM;
        _RANDOM_45 = `RANDOM;
        _RANDOM_46 = `RANDOM;
        _RANDOM_47 = `RANDOM;
        _RANDOM_48 = `RANDOM;
        _RANDOM_49 = `RANDOM;
        _RANDOM_50 = `RANDOM;
        _RANDOM_51 = `RANDOM;
        _RANDOM_52 = `RANDOM;
        _RANDOM_53 = `RANDOM;
        _RANDOM_54 = `RANDOM;
        _RANDOM_55 = `RANDOM;
        _RANDOM_56 = `RANDOM;
        _RANDOM_57 = `RANDOM;
        _RANDOM_58 = `RANDOM;
        _RANDOM_59 = `RANDOM;
        _RANDOM_60 = `RANDOM;
        _RANDOM_61 = `RANDOM;
        _RANDOM_62 = `RANDOM;
        _RANDOM_63 = `RANDOM;
        _RANDOM_64 = `RANDOM;
        _RANDOM_65 = `RANDOM;
        _RANDOM_66 = `RANDOM;
        _RANDOM_67 = `RANDOM;
        _RANDOM_68 = `RANDOM;
        _RANDOM_69 = `RANDOM;
        _RANDOM_70 = `RANDOM;
        _RANDOM_71 = `RANDOM;
        _RANDOM_72 = `RANDOM;
        _RANDOM_73 = `RANDOM;
        _RANDOM_74 = `RANDOM;
        _RANDOM_75 = `RANDOM;
        _RANDOM_76 = `RANDOM;
        _RANDOM_77 = `RANDOM;
        _RANDOM_78 = `RANDOM;
        _RANDOM_79 = `RANDOM;
        _RANDOM_80 = `RANDOM;
        _RANDOM_81 = `RANDOM;
        _RANDOM_82 = `RANDOM;
        _RANDOM_83 = `RANDOM;
        _RANDOM_84 = `RANDOM;
        _RANDOM_85 = `RANDOM;
        _RANDOM_86 = `RANDOM;
        _RANDOM_87 = `RANDOM;
        _RANDOM_88 = `RANDOM;
        _RANDOM_89 = `RANDOM;
        _RANDOM_90 = `RANDOM;
        _RANDOM_91 = `RANDOM;
        _RANDOM_92 = `RANDOM;
        _RANDOM_93 = `RANDOM;
        _RANDOM_94 = `RANDOM;
        _RANDOM_95 = `RANDOM;
        _RANDOM_96 = `RANDOM;
        _RANDOM_97 = `RANDOM;
        _RANDOM_98 = `RANDOM;
        _RANDOM_99 = `RANDOM;
        _RANDOM_100 = `RANDOM;
        _RANDOM_101 = `RANDOM;
        _RANDOM_102 = `RANDOM;
        _RANDOM_103 = `RANDOM;
        _RANDOM_104 = `RANDOM;
        _RANDOM_105 = `RANDOM;
        _RANDOM_106 = `RANDOM;
        _RANDOM_107 = `RANDOM;
        _RANDOM_108 = `RANDOM;
        _RANDOM_109 = `RANDOM;
        _RANDOM_110 = `RANDOM;
        _RANDOM_111 = `RANDOM;
        _RANDOM_112 = `RANDOM;
        _RANDOM_113 = `RANDOM;
        _RANDOM_114 = `RANDOM;
        _RANDOM_115 = `RANDOM;
        _RANDOM_116 = `RANDOM;
        _RANDOM_117 = `RANDOM;
        _RANDOM_118 = `RANDOM;
        _RANDOM_119 = `RANDOM;
        _RANDOM_120 = `RANDOM;
        _RANDOM_121 = `RANDOM;
        _RANDOM_122 = `RANDOM;
        _RANDOM_123 = `RANDOM;
        _RANDOM_124 = `RANDOM;
        _RANDOM_125 = `RANDOM;
        _RANDOM_126 = `RANDOM;
        _RANDOM_127 = `RANDOM;
        _RANDOM_128 = `RANDOM;
        _RANDOM_129 = `RANDOM;
        _RANDOM_130 = `RANDOM;
        _RANDOM_131 = `RANDOM;
        _RANDOM_132 = `RANDOM;
        _RANDOM_133 = `RANDOM;
        _RANDOM_134 = `RANDOM;
        _RANDOM_135 = `RANDOM;
        _RANDOM_136 = `RANDOM;
        _RANDOM_137 = `RANDOM;
        _RANDOM_138 = `RANDOM;
        _RANDOM_139 = `RANDOM;
        _RANDOM_140 = `RANDOM;
        _RANDOM_141 = `RANDOM;
        _RANDOM_142 = `RANDOM;
        _RANDOM_143 = `RANDOM;
        _RANDOM_144 = `RANDOM;
        _RANDOM_145 = `RANDOM;
        _RANDOM_146 = `RANDOM;
        _RANDOM_147 = `RANDOM;
        _RANDOM_148 = `RANDOM;
        _RANDOM_149 = `RANDOM;
        _RANDOM_150 = `RANDOM;
        _RANDOM_151 = `RANDOM;
        _RANDOM_152 = `RANDOM;
        _RANDOM_153 = `RANDOM;
        _RANDOM_154 = `RANDOM;
        _RANDOM_155 = `RANDOM;
        _RANDOM_156 = `RANDOM;
        _RANDOM_157 = `RANDOM;
        _RANDOM_158 = `RANDOM;
        _RANDOM_159 = `RANDOM;
        _RANDOM_160 = `RANDOM;
        _RANDOM_161 = `RANDOM;
        _RANDOM_162 = `RANDOM;
        _RANDOM_163 = `RANDOM;
        _RANDOM_164 = `RANDOM;
        _RANDOM_165 = `RANDOM;
        _RANDOM_166 = `RANDOM;
        _RANDOM_167 = `RANDOM;
        _RANDOM_168 = `RANDOM;
        _RANDOM_169 = `RANDOM;
        _RANDOM_170 = `RANDOM;
        _RANDOM_171 = `RANDOM;
        _RANDOM_172 = `RANDOM;
        _RANDOM_173 = `RANDOM;
        _RANDOM_174 = `RANDOM;
        _RANDOM_175 = `RANDOM;
        _RANDOM_176 = `RANDOM;
        _RANDOM_177 = `RANDOM;
        _RANDOM_178 = `RANDOM;
        _RANDOM_179 = `RANDOM;
        _RANDOM_180 = `RANDOM;
        _RANDOM_181 = `RANDOM;
        _RANDOM_182 = `RANDOM;
        _RANDOM_183 = `RANDOM;
        _RANDOM_184 = `RANDOM;
        _RANDOM_185 = `RANDOM;
        _RANDOM_186 = `RANDOM;
        _RANDOM_187 = `RANDOM;
        _RANDOM_188 = `RANDOM;
        _RANDOM_189 = `RANDOM;
        _RANDOM_190 = `RANDOM;
        _RANDOM_191 = `RANDOM;
        _RANDOM_192 = `RANDOM;
        _RANDOM_193 = `RANDOM;
        _RANDOM_194 = `RANDOM;
        _RANDOM_195 = `RANDOM;
        _RANDOM_196 = `RANDOM;
        _RANDOM_197 = `RANDOM;
        _RANDOM_198 = `RANDOM;
        _RANDOM_199 = `RANDOM;
        _RANDOM_200 = `RANDOM;
        _RANDOM_201 = `RANDOM;
        _RANDOM_202 = `RANDOM;
        _RANDOM_203 = `RANDOM;
        _RANDOM_204 = `RANDOM;
        _RANDOM_205 = `RANDOM;
        _RANDOM_206 = `RANDOM;
        _RANDOM_207 = `RANDOM;
        _RANDOM_208 = `RANDOM;
        _RANDOM_209 = `RANDOM;
        _RANDOM_210 = `RANDOM;
        _RANDOM_211 = `RANDOM;
        _RANDOM_212 = `RANDOM;
        _RANDOM_213 = `RANDOM;
        _RANDOM_214 = `RANDOM;
        _RANDOM_215 = `RANDOM;
        _RANDOM_216 = `RANDOM;
        _RANDOM_217 = `RANDOM;
        _RANDOM_218 = `RANDOM;
        _RANDOM_219 = `RANDOM;
        _RANDOM_220 = `RANDOM;
        _RANDOM_221 = `RANDOM;
        _RANDOM_222 = `RANDOM;
        _RANDOM_223 = `RANDOM;
        _RANDOM_224 = `RANDOM;
        _RANDOM_225 = `RANDOM;
        _RANDOM_226 = `RANDOM;
        _RANDOM_227 = `RANDOM;
        _RANDOM_228 = `RANDOM;
        _RANDOM_229 = `RANDOM;
        _RANDOM_230 = `RANDOM;
        _RANDOM_231 = `RANDOM;
        _RANDOM_232 = `RANDOM;
        _RANDOM_233 = `RANDOM;
        _RANDOM_234 = `RANDOM;
        _RANDOM_235 = `RANDOM;
        _RANDOM_236 = `RANDOM;
        _RANDOM_237 = `RANDOM;
        _RANDOM_238 = `RANDOM;
        _RANDOM_239 = `RANDOM;
        _RANDOM_240 = `RANDOM;
        _RANDOM_241 = `RANDOM;
        _RANDOM_242 = `RANDOM;
        _RANDOM_243 = `RANDOM;
        _RANDOM_244 = `RANDOM;
        _RANDOM_245 = `RANDOM;
        _RANDOM_246 = `RANDOM;
        _RANDOM_247 = `RANDOM;
        _RANDOM_248 = `RANDOM;
        _RANDOM_249 = `RANDOM;
        _RANDOM_250 = `RANDOM;
        _RANDOM_251 = `RANDOM;
        _RANDOM_252 = `RANDOM;
        _RANDOM_253 = `RANDOM;
        _RANDOM_254 = `RANDOM;
        _RANDOM_255 = `RANDOM;
        _RANDOM_256 = `RANDOM;
        _RANDOM_257 = `RANDOM;
        _RANDOM_258 = `RANDOM;
        _RANDOM_259 = `RANDOM;
        _RANDOM_260 = `RANDOM;
        _RANDOM_261 = `RANDOM;
        _RANDOM_262 = `RANDOM;
        _RANDOM_263 = `RANDOM;
        _RANDOM_264 = `RANDOM;
        _RANDOM_265 = `RANDOM;
        _RANDOM_266 = `RANDOM;
        _RANDOM_267 = `RANDOM;
        _RANDOM_268 = `RANDOM;
        _RANDOM_269 = `RANDOM;
        _RANDOM_270 = `RANDOM;
        _RANDOM_271 = `RANDOM;
        _RANDOM_272 = `RANDOM;
        _RANDOM_273 = `RANDOM;
        _RANDOM_274 = `RANDOM;
        _RANDOM_275 = `RANDOM;
        _RANDOM_276 = `RANDOM;
        _RANDOM_277 = `RANDOM;
        _RANDOM_278 = `RANDOM;
        _RANDOM_279 = `RANDOM;
        _RANDOM_280 = `RANDOM;
        _RANDOM_281 = `RANDOM;
        _RANDOM_282 = `RANDOM;
        _RANDOM_283 = `RANDOM;
        _RANDOM_284 = `RANDOM;
        _RANDOM_285 = `RANDOM;
        _RANDOM_286 = `RANDOM;
        _RANDOM_287 = `RANDOM;
        _RANDOM_288 = `RANDOM;
        _RANDOM_289 = `RANDOM;
        _RANDOM_290 = `RANDOM;
        _RANDOM_291 = `RANDOM;
        _RANDOM_292 = `RANDOM;
        _RANDOM_293 = `RANDOM;
        _RANDOM_294 = `RANDOM;
        _RANDOM_295 = `RANDOM;
        _RANDOM_296 = `RANDOM;
        _RANDOM_297 = `RANDOM;
        _RANDOM_298 = `RANDOM;
        _RANDOM_299 = `RANDOM;
        _RANDOM_300 = `RANDOM;
        _RANDOM_301 = `RANDOM;
        _RANDOM_302 = `RANDOM;
        _RANDOM_303 = `RANDOM;
        _RANDOM_304 = `RANDOM;
        _RANDOM_305 = `RANDOM;
        _RANDOM_306 = `RANDOM;
        _RANDOM_307 = `RANDOM;
        _RANDOM_308 = `RANDOM;
        _RANDOM_309 = `RANDOM;
        _RANDOM_310 = `RANDOM;
        _RANDOM_311 = `RANDOM;
        _RANDOM_312 = `RANDOM;
        _RANDOM_313 = `RANDOM;
        _RANDOM_314 = `RANDOM;
        _RANDOM_315 = `RANDOM;
        _RANDOM_316 = `RANDOM;
        _RANDOM_317 = `RANDOM;
        _RANDOM_318 = `RANDOM;
        _RANDOM_319 = `RANDOM;
        _RANDOM_320 = `RANDOM;
        _RANDOM_321 = `RANDOM;
        _RANDOM_322 = `RANDOM;
        _RANDOM_323 = `RANDOM;
        _RANDOM_324 = `RANDOM;
        _RANDOM_325 = `RANDOM;
        _RANDOM_326 = `RANDOM;
        _RANDOM_327 = `RANDOM;
        _RANDOM_328 = `RANDOM;
        _RANDOM_329 = `RANDOM;
        _RANDOM_330 = `RANDOM;
        _RANDOM_331 = `RANDOM;
        _RANDOM_332 = `RANDOM;
        _RANDOM_333 = `RANDOM;
        _RANDOM_334 = `RANDOM;
        _RANDOM_335 = `RANDOM;
        _RANDOM_336 = `RANDOM;
        _RANDOM_337 = `RANDOM;
        _RANDOM_338 = `RANDOM;
        _RANDOM_339 = `RANDOM;
        _RANDOM_340 = `RANDOM;
        _RANDOM_341 = `RANDOM;
        _RANDOM_342 = `RANDOM;
        _RANDOM_343 = `RANDOM;
        _RANDOM_344 = `RANDOM;
        _RANDOM_345 = `RANDOM;
        _RANDOM_346 = `RANDOM;
        _RANDOM_347 = `RANDOM;
        _RANDOM_348 = `RANDOM;
        _RANDOM_349 = `RANDOM;
        _RANDOM_350 = `RANDOM;
        _RANDOM_351 = `RANDOM;
        _RANDOM_352 = `RANDOM;
        _RANDOM_353 = `RANDOM;
        _RANDOM_354 = `RANDOM;
        _RANDOM_355 = `RANDOM;
        _RANDOM_356 = `RANDOM;
        _RANDOM_357 = `RANDOM;
        _RANDOM_358 = `RANDOM;
        _RANDOM_359 = `RANDOM;
        _RANDOM_360 = `RANDOM;
        _RANDOM_361 = `RANDOM;
        _RANDOM_362 = `RANDOM;
        _RANDOM_363 = `RANDOM;
        _RANDOM_364 = `RANDOM;
        _RANDOM_365 = `RANDOM;
        _RANDOM_366 = `RANDOM;
        _RANDOM_367 = `RANDOM;
        _RANDOM_368 = `RANDOM;
        _RANDOM_369 = `RANDOM;
        _RANDOM_370 = `RANDOM;
        _RANDOM_371 = `RANDOM;
        _RANDOM_372 = `RANDOM;
        _RANDOM_373 = `RANDOM;
        _RANDOM_374 = `RANDOM;
        _RANDOM_375 = `RANDOM;
        _RANDOM_376 = `RANDOM;
        _RANDOM_377 = `RANDOM;
        _RANDOM_378 = `RANDOM;
        _RANDOM_379 = `RANDOM;
        _RANDOM_380 = `RANDOM;
        _RANDOM_381 = `RANDOM;
        _RANDOM_382 = `RANDOM;
        _RANDOM_383 = `RANDOM;
        _RANDOM_384 = `RANDOM;
        _RANDOM_385 = `RANDOM;
        _RANDOM_386 = `RANDOM;
        _RANDOM_387 = `RANDOM;
        _RANDOM_388 = `RANDOM;
        _RANDOM_389 = `RANDOM;
        _RANDOM_390 = `RANDOM;
        _RANDOM_391 = `RANDOM;
        _RANDOM_392 = `RANDOM;
        _RANDOM_393 = `RANDOM;
        _RANDOM_394 = `RANDOM;
        _RANDOM_395 = `RANDOM;
        _RANDOM_396 = `RANDOM;
        _RANDOM_397 = `RANDOM;
        _RANDOM_398 = `RANDOM;
        _RANDOM_399 = `RANDOM;
        _RANDOM_400 = `RANDOM;
        _RANDOM_401 = `RANDOM;
        _RANDOM_402 = `RANDOM;
        _RANDOM_403 = `RANDOM;
        _RANDOM_404 = `RANDOM;
        _RANDOM_405 = `RANDOM;
        _RANDOM_406 = `RANDOM;
        _RANDOM_407 = `RANDOM;
        _RANDOM_408 = `RANDOM;
        _RANDOM_409 = `RANDOM;
        _RANDOM_410 = `RANDOM;
        _RANDOM_411 = `RANDOM;
        _RANDOM_412 = `RANDOM;
        _RANDOM_413 = `RANDOM;
        _RANDOM_414 = `RANDOM;
        _RANDOM_415 = `RANDOM;
        _RANDOM_416 = `RANDOM;
        _RANDOM_417 = `RANDOM;
        _RANDOM_418 = `RANDOM;
        _RANDOM_419 = `RANDOM;
        _RANDOM_420 = `RANDOM;
        _RANDOM_421 = `RANDOM;
        _RANDOM_422 = `RANDOM;
        _RANDOM_423 = `RANDOM;
        _RANDOM_424 = `RANDOM;
        _RANDOM_425 = `RANDOM;
        _RANDOM_426 = `RANDOM;
        _RANDOM_427 = `RANDOM;
        _RANDOM_428 = `RANDOM;
        _RANDOM_429 = `RANDOM;
        _RANDOM_430 = `RANDOM;
        _RANDOM_431 = `RANDOM;
        _RANDOM_432 = `RANDOM;
        _RANDOM_433 = `RANDOM;
        _RANDOM_434 = `RANDOM;
        _RANDOM_435 = `RANDOM;
        _RANDOM_436 = `RANDOM;
        _RANDOM_437 = `RANDOM;
        _RANDOM_438 = `RANDOM;
        _RANDOM_439 = `RANDOM;
        _RANDOM_440 = `RANDOM;
        _RANDOM_441 = `RANDOM;
        _RANDOM_442 = `RANDOM;
        _RANDOM_443 = `RANDOM;
        _RANDOM_444 = `RANDOM;
        _RANDOM_445 = `RANDOM;
        _RANDOM_446 = `RANDOM;
        _RANDOM_447 = `RANDOM;
        _RANDOM_448 = `RANDOM;
        _RANDOM_449 = `RANDOM;
        _RANDOM_450 = `RANDOM;
        _RANDOM_451 = `RANDOM;
        _RANDOM_452 = `RANDOM;
        _RANDOM_453 = `RANDOM;
        _RANDOM_454 = `RANDOM;
        _RANDOM_455 = `RANDOM;
        _RANDOM_456 = `RANDOM;
        _RANDOM_457 = `RANDOM;
        _RANDOM_458 = `RANDOM;
        _RANDOM_459 = `RANDOM;
        _RANDOM_460 = `RANDOM;
        _RANDOM_461 = `RANDOM;
        _RANDOM_462 = `RANDOM;
        _RANDOM_463 = `RANDOM;
        _RANDOM_464 = `RANDOM;
        _RANDOM_465 = `RANDOM;
        _RANDOM_466 = `RANDOM;
        _RANDOM_467 = `RANDOM;
        _RANDOM_468 = `RANDOM;
        _RANDOM_469 = `RANDOM;
        _RANDOM_470 = `RANDOM;
        _RANDOM_471 = `RANDOM;
        _RANDOM_472 = `RANDOM;
        _RANDOM_473 = `RANDOM;
        _RANDOM_474 = `RANDOM;
        _RANDOM_475 = `RANDOM;
        _RANDOM_476 = `RANDOM;
        _RANDOM_477 = `RANDOM;
        _RANDOM_478 = `RANDOM;
        _RANDOM_479 = `RANDOM;
        _RANDOM_480 = `RANDOM;
        _RANDOM_481 = `RANDOM;
        _RANDOM_482 = `RANDOM;
        _RANDOM_483 = `RANDOM;
        _RANDOM_484 = `RANDOM;
        _RANDOM_485 = `RANDOM;
        _RANDOM_486 = `RANDOM;
        _RANDOM_487 = `RANDOM;
        _RANDOM_488 = `RANDOM;
        _RANDOM_489 = `RANDOM;
        _RANDOM_490 = `RANDOM;
        _RANDOM_491 = `RANDOM;
        _RANDOM_492 = `RANDOM;
        _RANDOM_493 = `RANDOM;
        _RANDOM_494 = `RANDOM;
        _RANDOM_495 = `RANDOM;
        _RANDOM_496 = `RANDOM;
        _RANDOM_497 = `RANDOM;
        _RANDOM_498 = `RANDOM;
        _RANDOM_499 = `RANDOM;
        _RANDOM_500 = `RANDOM;
        _RANDOM_501 = `RANDOM;
        _RANDOM_502 = `RANDOM;
        _RANDOM_503 = `RANDOM;
        _RANDOM_504 = `RANDOM;
        _RANDOM_505 = `RANDOM;
        _RANDOM_506 = `RANDOM;
        _RANDOM_507 = `RANDOM;
        _RANDOM_508 = `RANDOM;
        _RANDOM_509 = `RANDOM;
        _RANDOM_510 = `RANDOM;
        _RANDOM_511 = `RANDOM;
        _RANDOM_512 = `RANDOM;
        _RANDOM_513 = `RANDOM;
        _RANDOM_514 = `RANDOM;
        _RANDOM_515 = `RANDOM;
        _RANDOM_516 = `RANDOM;
        _RANDOM_517 = `RANDOM;
        _RANDOM_518 = `RANDOM;
        _RANDOM_519 = `RANDOM;
        _RANDOM_520 = `RANDOM;
        _RANDOM_521 = `RANDOM;
        _RANDOM_522 = `RANDOM;
        _RANDOM_523 = `RANDOM;
        _RANDOM_524 = `RANDOM;
        _RANDOM_525 = `RANDOM;
        _RANDOM_526 = `RANDOM;
        _RANDOM_527 = `RANDOM;
        _RANDOM_528 = `RANDOM;
        _RANDOM_529 = `RANDOM;
        _RANDOM_530 = `RANDOM;
        _RANDOM_531 = `RANDOM;
        _RANDOM_532 = `RANDOM;
        _RANDOM_533 = `RANDOM;
        _RANDOM_534 = `RANDOM;
        _RANDOM_535 = `RANDOM;
        _RANDOM_536 = `RANDOM;
        _RANDOM_537 = `RANDOM;
        _RANDOM_538 = `RANDOM;
        _RANDOM_539 = `RANDOM;
        _RANDOM_540 = `RANDOM;
        _RANDOM_541 = `RANDOM;
        _RANDOM_542 = `RANDOM;
        _RANDOM_543 = `RANDOM;
        _RANDOM_544 = `RANDOM;
        _RANDOM_545 = `RANDOM;
        _RANDOM_546 = `RANDOM;
        _RANDOM_547 = `RANDOM;
        _RANDOM_548 = `RANDOM;
        _RANDOM_549 = `RANDOM;
        _RANDOM_550 = `RANDOM;
        _RANDOM_551 = `RANDOM;
        _RANDOM_552 = `RANDOM;
        _RANDOM_553 = `RANDOM;
        _RANDOM_554 = `RANDOM;
        _RANDOM_555 = `RANDOM;
        _RANDOM_556 = `RANDOM;
        _RANDOM_557 = `RANDOM;
        _RANDOM_558 = `RANDOM;
        _RANDOM_559 = `RANDOM;
        _RANDOM_560 = `RANDOM;
        _RANDOM_561 = `RANDOM;
        _RANDOM_562 = `RANDOM;
        _RANDOM_563 = `RANDOM;
        _RANDOM_564 = `RANDOM;
        _RANDOM_565 = `RANDOM;
        _RANDOM_566 = `RANDOM;
        _RANDOM_567 = `RANDOM;
        _RANDOM_568 = `RANDOM;
        _RANDOM_569 = `RANDOM;
        _RANDOM_570 = `RANDOM;
        _RANDOM_571 = `RANDOM;
        _RANDOM_572 = `RANDOM;
        _RANDOM_573 = `RANDOM;
        _RANDOM_574 = `RANDOM;
        _RANDOM_575 = `RANDOM;
        _RANDOM_576 = `RANDOM;
        _RANDOM_577 = `RANDOM;
        _RANDOM_578 = `RANDOM;
        _RANDOM_579 = `RANDOM;
        _RANDOM_580 = `RANDOM;
        _RANDOM_581 = `RANDOM;
        _RANDOM_582 = `RANDOM;
        _RANDOM_583 = `RANDOM;
        _RANDOM_584 = `RANDOM;
        _RANDOM_585 = `RANDOM;
        _RANDOM_586 = `RANDOM;
        _RANDOM_587 = `RANDOM;
        _RANDOM_588 = `RANDOM;
        _RANDOM_589 = `RANDOM;
        _RANDOM_590 = `RANDOM;
        _RANDOM_591 = `RANDOM;
        _RANDOM_592 = `RANDOM;
        _RANDOM_593 = `RANDOM;
        _RANDOM_594 = `RANDOM;
        _RANDOM_595 = `RANDOM;
        _RANDOM_596 = `RANDOM;
        _RANDOM_597 = `RANDOM;
        _RANDOM_598 = `RANDOM;
        _RANDOM_599 = `RANDOM;
        _RANDOM_600 = `RANDOM;
        _RANDOM_601 = `RANDOM;
        _RANDOM_602 = `RANDOM;
        _RANDOM_603 = `RANDOM;
        _RANDOM_604 = `RANDOM;
        _RANDOM_605 = `RANDOM;
        _RANDOM_606 = `RANDOM;
        _RANDOM_607 = `RANDOM;
        _RANDOM_608 = `RANDOM;
        _RANDOM_609 = `RANDOM;
        _RANDOM_610 = `RANDOM;
        _RANDOM_611 = `RANDOM;
        _RANDOM_612 = `RANDOM;
        _RANDOM_613 = `RANDOM;
        _RANDOM_614 = `RANDOM;
        _RANDOM_615 = `RANDOM;
        _RANDOM_616 = `RANDOM;
        _RANDOM_617 = `RANDOM;
        _RANDOM_618 = `RANDOM;
        _RANDOM_619 = `RANDOM;
        _RANDOM_620 = `RANDOM;
        _RANDOM_621 = `RANDOM;
        _RANDOM_622 = `RANDOM;
        _RANDOM_623 = `RANDOM;
        _RANDOM_624 = `RANDOM;
        _RANDOM_625 = `RANDOM;
        _RANDOM_626 = `RANDOM;
        _RANDOM_627 = `RANDOM;
        _RANDOM_628 = `RANDOM;
        _RANDOM_629 = `RANDOM;
        _RANDOM_630 = `RANDOM;
        _RANDOM_631 = `RANDOM;
        _RANDOM_632 = `RANDOM;
        _RANDOM_633 = `RANDOM;
        _RANDOM_634 = `RANDOM;
        _RANDOM_635 = `RANDOM;
        _RANDOM_636 = `RANDOM;
        _RANDOM_637 = `RANDOM;
        _RANDOM_638 = `RANDOM;
        _RANDOM_639 = `RANDOM;
        _RANDOM_640 = `RANDOM;
        _RANDOM_641 = `RANDOM;
        _RANDOM_642 = `RANDOM;
        _RANDOM_643 = `RANDOM;
        _RANDOM_644 = `RANDOM;
        _RANDOM_645 = `RANDOM;
        _RANDOM_646 = `RANDOM;
        _RANDOM_647 = `RANDOM;
        _RANDOM_648 = `RANDOM;
        _RANDOM_649 = `RANDOM;
        _RANDOM_650 = `RANDOM;
        _RANDOM_651 = `RANDOM;
        _RANDOM_652 = `RANDOM;
        _RANDOM_653 = `RANDOM;
        _RANDOM_654 = `RANDOM;
        _RANDOM_655 = `RANDOM;
        _RANDOM_656 = `RANDOM;
        _RANDOM_657 = `RANDOM;
        _RANDOM_658 = `RANDOM;
        _RANDOM_659 = `RANDOM;
        _RANDOM_660 = `RANDOM;
        _RANDOM_661 = `RANDOM;
        _RANDOM_662 = `RANDOM;
        _RANDOM_663 = `RANDOM;
        _RANDOM_664 = `RANDOM;
        _RANDOM_665 = `RANDOM;
        _RANDOM_666 = `RANDOM;
        _RANDOM_667 = `RANDOM;
        _RANDOM_668 = `RANDOM;
        _RANDOM_669 = `RANDOM;
        _RANDOM_670 = `RANDOM;
        _RANDOM_671 = `RANDOM;
        _RANDOM_672 = `RANDOM;
        _RANDOM_673 = `RANDOM;
        _RANDOM_674 = `RANDOM;
        _RANDOM_675 = `RANDOM;
        _RANDOM_676 = `RANDOM;
        _RANDOM_677 = `RANDOM;
        _RANDOM_678 = `RANDOM;
        _RANDOM_679 = `RANDOM;
        _RANDOM_680 = `RANDOM;
        _RANDOM_681 = `RANDOM;
        _RANDOM_682 = `RANDOM;
        _RANDOM_683 = `RANDOM;
        _RANDOM_684 = `RANDOM;
        _RANDOM_685 = `RANDOM;
        _RANDOM_686 = `RANDOM;
        _RANDOM_687 = `RANDOM;
        _RANDOM_688 = `RANDOM;
        _RANDOM_689 = `RANDOM;
        _RANDOM_690 = `RANDOM;
        _RANDOM_691 = `RANDOM;
        _RANDOM_692 = `RANDOM;
        _RANDOM_693 = `RANDOM;
        _RANDOM_694 = `RANDOM;
        _RANDOM_695 = `RANDOM;
        _RANDOM_696 = `RANDOM;
        _RANDOM_697 = `RANDOM;
        _RANDOM_698 = `RANDOM;
        _RANDOM_699 = `RANDOM;
        _RANDOM_700 = `RANDOM;
        _RANDOM_701 = `RANDOM;
        _RANDOM_702 = `RANDOM;
        _RANDOM_703 = `RANDOM;
        _RANDOM_704 = `RANDOM;
        _RANDOM_705 = `RANDOM;
        _RANDOM_706 = `RANDOM;
        _RANDOM_707 = `RANDOM;
        _RANDOM_708 = `RANDOM;
        _RANDOM_709 = `RANDOM;
        _RANDOM_710 = `RANDOM;
        _RANDOM_711 = `RANDOM;
        _RANDOM_712 = `RANDOM;
        _RANDOM_713 = `RANDOM;
        _RANDOM_714 = `RANDOM;
        _RANDOM_715 = `RANDOM;
        _RANDOM_716 = `RANDOM;
        _RANDOM_717 = `RANDOM;
        _RANDOM_718 = `RANDOM;
        _RANDOM_719 = `RANDOM;
        _RANDOM_720 = `RANDOM;
        _RANDOM_721 = `RANDOM;
        _RANDOM_722 = `RANDOM;
        _RANDOM_723 = `RANDOM;
        _RANDOM_724 = `RANDOM;
        _RANDOM_725 = `RANDOM;
        _RANDOM_726 = `RANDOM;
        _RANDOM_727 = `RANDOM;
        _RANDOM_728 = `RANDOM;
        _RANDOM_729 = `RANDOM;
        _RANDOM_730 = `RANDOM;
        _RANDOM_731 = `RANDOM;
        _RANDOM_732 = `RANDOM;
        _RANDOM_733 = `RANDOM;
        _RANDOM_734 = `RANDOM;
        _RANDOM_735 = `RANDOM;
        _RANDOM_736 = `RANDOM;
        _RANDOM_737 = `RANDOM;
        _RANDOM_738 = `RANDOM;
        _RANDOM_739 = `RANDOM;
        _RANDOM_740 = `RANDOM;
        _RANDOM_741 = `RANDOM;
        _RANDOM_742 = `RANDOM;
        _RANDOM_743 = `RANDOM;
        _RANDOM_744 = `RANDOM;
        _RANDOM_745 = `RANDOM;
        _RANDOM_746 = `RANDOM;
        _RANDOM_747 = `RANDOM;
        _RANDOM_748 = `RANDOM;
        _RANDOM_749 = `RANDOM;
        _RANDOM_750 = `RANDOM;
        _RANDOM_751 = `RANDOM;
        _RANDOM_752 = `RANDOM;
        _RANDOM_753 = `RANDOM;
        _RANDOM_754 = `RANDOM;
        _RANDOM_755 = `RANDOM;
        _RANDOM_756 = `RANDOM;
        _RANDOM_757 = `RANDOM;
        _RANDOM_758 = `RANDOM;
        _RANDOM_759 = `RANDOM;
        _RANDOM_760 = `RANDOM;
        _RANDOM_761 = `RANDOM;
        _RANDOM_762 = `RANDOM;
        _RANDOM_763 = `RANDOM;
        _RANDOM_764 = `RANDOM;
        _RANDOM_765 = `RANDOM;
        _RANDOM_766 = `RANDOM;
        _RANDOM_767 = `RANDOM;
        _RANDOM_768 = `RANDOM;
        _RANDOM_769 = `RANDOM;
        _RANDOM_770 = `RANDOM;
        _RANDOM_771 = `RANDOM;
        _RANDOM_772 = `RANDOM;
        _RANDOM_773 = `RANDOM;
        _RANDOM_774 = `RANDOM;
        _RANDOM_775 = `RANDOM;
        _RANDOM_776 = `RANDOM;
        _RANDOM_777 = `RANDOM;
        _RANDOM_778 = `RANDOM;
        _RANDOM_779 = `RANDOM;
        _RANDOM_780 = `RANDOM;
        _RANDOM_781 = `RANDOM;
        _RANDOM_782 = `RANDOM;
        _RANDOM_783 = `RANDOM;
        _RANDOM_784 = `RANDOM;
        _RANDOM_785 = `RANDOM;
        _RANDOM_786 = `RANDOM;
        _RANDOM_787 = `RANDOM;
        _RANDOM_788 = `RANDOM;
        _RANDOM_789 = `RANDOM;
        _RANDOM_790 = `RANDOM;
        _RANDOM_791 = `RANDOM;
        _RANDOM_792 = `RANDOM;
        _RANDOM_793 = `RANDOM;
        _RANDOM_794 = `RANDOM;
        _RANDOM_795 = `RANDOM;
        _RANDOM_796 = `RANDOM;
        _RANDOM_797 = `RANDOM;
        _RANDOM_798 = `RANDOM;
        _RANDOM_799 = `RANDOM;
        _RANDOM_800 = `RANDOM;
        _RANDOM_801 = `RANDOM;
        _RANDOM_802 = `RANDOM;
        _RANDOM_803 = `RANDOM;
        _RANDOM_804 = `RANDOM;
        _RANDOM_805 = `RANDOM;
        _RANDOM_806 = `RANDOM;
        _RANDOM_807 = `RANDOM;
        _RANDOM_808 = `RANDOM;
        _RANDOM_809 = `RANDOM;
        _RANDOM_810 = `RANDOM;
        _RANDOM_811 = `RANDOM;
        _RANDOM_812 = `RANDOM;
        _RANDOM_813 = `RANDOM;
        _RANDOM_814 = `RANDOM;
        _RANDOM_815 = `RANDOM;
        _RANDOM_816 = `RANDOM;
        _RANDOM_817 = `RANDOM;
        _RANDOM_818 = `RANDOM;
        _RANDOM_819 = `RANDOM;
        _RANDOM_820 = `RANDOM;
        _RANDOM_821 = `RANDOM;
        _RANDOM_822 = `RANDOM;
        _RANDOM_823 = `RANDOM;
        _RANDOM_824 = `RANDOM;
        _RANDOM_825 = `RANDOM;
        _RANDOM_826 = `RANDOM;
        _RANDOM_827 = `RANDOM;
        _RANDOM_828 = `RANDOM;
        _RANDOM_829 = `RANDOM;
        _RANDOM_830 = `RANDOM;
        _RANDOM_831 = `RANDOM;
        _RANDOM_832 = `RANDOM;
        _RANDOM_833 = `RANDOM;
        _RANDOM_834 = `RANDOM;
        _RANDOM_835 = `RANDOM;
        _RANDOM_836 = `RANDOM;
        _RANDOM_837 = `RANDOM;
        _RANDOM_838 = `RANDOM;
        _RANDOM_839 = `RANDOM;
        _RANDOM_840 = `RANDOM;
        _RANDOM_841 = `RANDOM;
        _RANDOM_842 = `RANDOM;
        _RANDOM_843 = `RANDOM;
        _RANDOM_844 = `RANDOM;
        _RANDOM_845 = `RANDOM;
        _RANDOM_846 = `RANDOM;
        _RANDOM_847 = `RANDOM;
        _RANDOM_848 = `RANDOM;
        _RANDOM_849 = `RANDOM;
        _RANDOM_850 = `RANDOM;
        _RANDOM_851 = `RANDOM;
        _RANDOM_852 = `RANDOM;
        _RANDOM_853 = `RANDOM;
        _RANDOM_854 = `RANDOM;
        _RANDOM_855 = `RANDOM;
        _RANDOM_856 = `RANDOM;
        _RANDOM_857 = `RANDOM;
        _RANDOM_858 = `RANDOM;
        _RANDOM_859 = `RANDOM;
        _RANDOM_860 = `RANDOM;
        _RANDOM_861 = `RANDOM;
        _RANDOM_862 = `RANDOM;
        _RANDOM_863 = `RANDOM;
        _RANDOM_864 = `RANDOM;
        _RANDOM_865 = `RANDOM;
        _RANDOM_866 = `RANDOM;
        _RANDOM_867 = `RANDOM;
        _RANDOM_868 = `RANDOM;
        _RANDOM_869 = `RANDOM;
        _RANDOM_870 = `RANDOM;
        _RANDOM_871 = `RANDOM;
        _RANDOM_872 = `RANDOM;
        _RANDOM_873 = `RANDOM;
        _RANDOM_874 = `RANDOM;
        _RANDOM_875 = `RANDOM;
        _RANDOM_876 = `RANDOM;
        _RANDOM_877 = `RANDOM;
        _RANDOM_878 = `RANDOM;
        _RANDOM_879 = `RANDOM;
        _RANDOM_880 = `RANDOM;
        _RANDOM_881 = `RANDOM;
        _RANDOM_882 = `RANDOM;
        _RANDOM_883 = `RANDOM;
        _RANDOM_884 = `RANDOM;
        _RANDOM_885 = `RANDOM;
        _RANDOM_886 = `RANDOM;
        _RANDOM_887 = `RANDOM;
        _RANDOM_888 = `RANDOM;
        _RANDOM_889 = `RANDOM;
        _RANDOM_890 = `RANDOM;
        _RANDOM_891 = `RANDOM;
        _RANDOM_892 = `RANDOM;
        _RANDOM_893 = `RANDOM;
        _RANDOM_894 = `RANDOM;
        _RANDOM_895 = `RANDOM;
        _RANDOM_896 = `RANDOM;
        _RANDOM_897 = `RANDOM;
        _RANDOM_898 = `RANDOM;
        _RANDOM_899 = `RANDOM;
        _RANDOM_900 = `RANDOM;
        _RANDOM_901 = `RANDOM;
        _RANDOM_902 = `RANDOM;
        _RANDOM_903 = `RANDOM;
        _RANDOM_904 = `RANDOM;
        _RANDOM_905 = `RANDOM;
        _RANDOM_906 = `RANDOM;
        _RANDOM_907 = `RANDOM;
        _RANDOM_908 = `RANDOM;
        _RANDOM_909 = `RANDOM;
        _RANDOM_910 = `RANDOM;
        _RANDOM_911 = `RANDOM;
        _RANDOM_912 = `RANDOM;
        _RANDOM_913 = `RANDOM;
        _RANDOM_914 = `RANDOM;
        _RANDOM_915 = `RANDOM;
        _RANDOM_916 = `RANDOM;
        _RANDOM_917 = `RANDOM;
        _RANDOM_918 = `RANDOM;
        _RANDOM_919 = `RANDOM;
        _RANDOM_920 = `RANDOM;
        _RANDOM_921 = `RANDOM;
        _RANDOM_922 = `RANDOM;
        _RANDOM_923 = `RANDOM;
        _RANDOM_924 = `RANDOM;
        _RANDOM_925 = `RANDOM;
        _RANDOM_926 = `RANDOM;
        _RANDOM_927 = `RANDOM;
        _RANDOM_928 = `RANDOM;
        _RANDOM_929 = `RANDOM;
        _RANDOM_930 = `RANDOM;
        _RANDOM_931 = `RANDOM;
        _RANDOM_932 = `RANDOM;
        _RANDOM_933 = `RANDOM;
        _RANDOM_934 = `RANDOM;
        _RANDOM_935 = `RANDOM;
        _RANDOM_936 = `RANDOM;
        _RANDOM_937 = `RANDOM;
        _RANDOM_938 = `RANDOM;
        _RANDOM_939 = `RANDOM;
        _RANDOM_940 = `RANDOM;
        _RANDOM_941 = `RANDOM;
        _RANDOM_942 = `RANDOM;
        _RANDOM_943 = `RANDOM;
        _RANDOM_944 = `RANDOM;
        _RANDOM_945 = `RANDOM;
        _RANDOM_946 = `RANDOM;
        _RANDOM_947 = `RANDOM;
        _RANDOM_948 = `RANDOM;
        _RANDOM_949 = `RANDOM;
        _RANDOM_950 = `RANDOM;
        _RANDOM_951 = `RANDOM;
        _RANDOM_952 = `RANDOM;
        _RANDOM_953 = `RANDOM;
        _RANDOM_954 = `RANDOM;
        _RANDOM_955 = `RANDOM;
        _RANDOM_956 = `RANDOM;
        _RANDOM_957 = `RANDOM;
        _RANDOM_958 = `RANDOM;
        _RANDOM_959 = `RANDOM;
        _RANDOM_960 = `RANDOM;
        _RANDOM_961 = `RANDOM;
        _RANDOM_962 = `RANDOM;
        _RANDOM_963 = `RANDOM;
        _RANDOM_964 = `RANDOM;
        _RANDOM_965 = `RANDOM;
        _RANDOM_966 = `RANDOM;
        _RANDOM_967 = `RANDOM;
        _RANDOM_968 = `RANDOM;
        _RANDOM_969 = `RANDOM;
        _RANDOM_970 = `RANDOM;
        _RANDOM_971 = `RANDOM;
        _RANDOM_972 = `RANDOM;
        _RANDOM_973 = `RANDOM;
        _RANDOM_974 = `RANDOM;
        _RANDOM_975 = `RANDOM;
        _RANDOM_976 = `RANDOM;
        _RANDOM_977 = `RANDOM;
        _RANDOM_978 = `RANDOM;
        _RANDOM_979 = `RANDOM;
        _RANDOM_980 = `RANDOM;
        _RANDOM_981 = `RANDOM;
        _RANDOM_982 = `RANDOM;
        _RANDOM_983 = `RANDOM;
        _RANDOM_984 = `RANDOM;
        _RANDOM_985 = `RANDOM;
        _RANDOM_986 = `RANDOM;
        _RANDOM_987 = `RANDOM;
        _RANDOM_988 = `RANDOM;
        _RANDOM_989 = `RANDOM;
        _RANDOM_990 = `RANDOM;
        _RANDOM_991 = `RANDOM;
        _RANDOM_992 = `RANDOM;
        _RANDOM_993 = `RANDOM;
        _RANDOM_994 = `RANDOM;
        _RANDOM_995 = `RANDOM;
        _RANDOM_996 = `RANDOM;
        _RANDOM_997 = `RANDOM;
        _RANDOM_998 = `RANDOM;
        _RANDOM_999 = `RANDOM;
        _RANDOM_1000 = `RANDOM;
        _RANDOM_1001 = `RANDOM;
        _RANDOM_1002 = `RANDOM;
        _RANDOM_1003 = `RANDOM;
        _RANDOM_1004 = `RANDOM;
        _RANDOM_1005 = `RANDOM;
        _RANDOM_1006 = `RANDOM;
        _RANDOM_1007 = `RANDOM;
        _RANDOM_1008 = `RANDOM;
        _RANDOM_1009 = `RANDOM;
        _RANDOM_1010 = `RANDOM;
        _RANDOM_1011 = `RANDOM;
        _RANDOM_1012 = `RANDOM;
        _RANDOM_1013 = `RANDOM;
        _RANDOM_1014 = `RANDOM;
        _RANDOM_1015 = `RANDOM;
        _RANDOM_1016 = `RANDOM;
        _RANDOM_1017 = `RANDOM;
        _RANDOM_1018 = `RANDOM;
        _RANDOM_1019 = `RANDOM;
        _RANDOM_1020 = `RANDOM;
        _RANDOM_1021 = `RANDOM;
        _RANDOM_1022 = `RANDOM;
        ldq_0_valid = _RANDOM_0[0];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_uopc = _RANDOM_0[7:1];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_inst = {_RANDOM_0[31:8], _RANDOM_1[7:0]};	// @[lsu.scala:209:16]
        ldq_0_bits_uop_debug_inst = {_RANDOM_1[31:8], _RANDOM_2[7:0]};	// @[lsu.scala:209:16]
        ldq_0_bits_uop_is_rvc = _RANDOM_2[8];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_debug_pc = {_RANDOM_2[31:9], _RANDOM_3[16:0]};	// @[lsu.scala:209:16]
        ldq_0_bits_uop_iq_type = _RANDOM_3[19:17];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_fu_code = _RANDOM_3[29:20];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_ctrl_br_type = {_RANDOM_3[31:30], _RANDOM_4[1:0]};	// @[lsu.scala:209:16]
        ldq_0_bits_uop_ctrl_op1_sel = _RANDOM_4[3:2];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_ctrl_op2_sel = _RANDOM_4[6:4];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_ctrl_imm_sel = _RANDOM_4[9:7];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_ctrl_op_fcn = _RANDOM_4[13:10];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_ctrl_fcn_dw = _RANDOM_4[14];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_ctrl_csr_cmd = _RANDOM_4[17:15];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_ctrl_is_load = _RANDOM_4[18];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_ctrl_is_sta = _RANDOM_4[19];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_ctrl_is_std = _RANDOM_4[20];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_iw_state = _RANDOM_4[22:21];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_iw_p1_poisoned = _RANDOM_4[23];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_iw_p2_poisoned = _RANDOM_4[24];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_is_br = _RANDOM_4[25];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_is_jalr = _RANDOM_4[26];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_is_jal = _RANDOM_4[27];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_is_sfb = _RANDOM_4[28];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_br_mask = {_RANDOM_4[31:29], _RANDOM_5[12:0]};	// @[lsu.scala:209:16]
        ldq_0_bits_uop_br_tag = _RANDOM_5[16:13];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_ftq_idx = _RANDOM_5[21:17];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_edge_inst = _RANDOM_5[22];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_pc_lob = _RANDOM_5[28:23];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_taken = _RANDOM_5[29];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_imm_packed = {_RANDOM_5[31:30], _RANDOM_6[17:0]};	// @[lsu.scala:209:16]
        ldq_0_bits_uop_csr_addr = _RANDOM_6[29:18];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_rob_idx = {_RANDOM_6[31:30], _RANDOM_7[4:0]};	// @[lsu.scala:209:16]
        ldq_0_bits_uop_ldq_idx = _RANDOM_7[9:5];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_stq_idx = _RANDOM_7[14:10];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_rxq_idx = _RANDOM_7[16:15];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_pdst = _RANDOM_7[23:17];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_prs1 = _RANDOM_7[30:24];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_prs2 = {_RANDOM_7[31], _RANDOM_8[5:0]};	// @[lsu.scala:209:16]
        ldq_0_bits_uop_prs3 = _RANDOM_8[12:6];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_ppred = _RANDOM_8[17:13];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_prs1_busy = _RANDOM_8[18];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_prs2_busy = _RANDOM_8[19];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_prs3_busy = _RANDOM_8[20];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_ppred_busy = _RANDOM_8[21];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_stale_pdst = _RANDOM_8[28:22];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_exception = _RANDOM_8[29];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_exc_cause = {_RANDOM_8[31:30], _RANDOM_9, _RANDOM_10[29:0]};	// @[lsu.scala:209:16]
        ldq_0_bits_uop_bypassable = _RANDOM_10[30];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_mem_cmd = {_RANDOM_10[31], _RANDOM_11[3:0]};	// @[lsu.scala:209:16]
        ldq_0_bits_uop_mem_size = _RANDOM_11[5:4];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_mem_signed = _RANDOM_11[6];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_is_fence = _RANDOM_11[7];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_is_fencei = _RANDOM_11[8];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_is_amo = _RANDOM_11[9];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_uses_ldq = _RANDOM_11[10];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_uses_stq = _RANDOM_11[11];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_is_sys_pc2epc = _RANDOM_11[12];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_is_unique = _RANDOM_11[13];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_flush_on_commit = _RANDOM_11[14];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_ldst_is_rs1 = _RANDOM_11[15];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_ldst = _RANDOM_11[21:16];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_lrs1 = _RANDOM_11[27:22];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_lrs2 = {_RANDOM_11[31:28], _RANDOM_12[1:0]};	// @[lsu.scala:209:16]
        ldq_0_bits_uop_lrs3 = _RANDOM_12[7:2];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_ldst_val = _RANDOM_12[8];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_dst_rtype = _RANDOM_12[10:9];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_lrs1_rtype = _RANDOM_12[12:11];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_lrs2_rtype = _RANDOM_12[14:13];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_frs3_en = _RANDOM_12[15];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_fp_val = _RANDOM_12[16];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_fp_single = _RANDOM_12[17];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_xcpt_pf_if = _RANDOM_12[18];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_xcpt_ae_if = _RANDOM_12[19];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_xcpt_ma_if = _RANDOM_12[20];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_bp_debug_if = _RANDOM_12[21];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_bp_xcpt_if = _RANDOM_12[22];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_debug_fsrc = _RANDOM_12[24:23];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_debug_tsrc = _RANDOM_12[26:25];	// @[lsu.scala:209:16]
        ldq_0_bits_addr_valid = _RANDOM_12[27];	// @[lsu.scala:209:16]
        ldq_0_bits_addr_bits = {_RANDOM_12[31:28], _RANDOM_13, _RANDOM_14[3:0]};	// @[lsu.scala:209:16]
        ldq_0_bits_addr_is_virtual = _RANDOM_14[4];	// @[lsu.scala:209:16]
        ldq_0_bits_addr_is_uncacheable = _RANDOM_14[5];	// @[lsu.scala:209:16]
        ldq_0_bits_executed = _RANDOM_14[6];	// @[lsu.scala:209:16]
        ldq_0_bits_succeeded = _RANDOM_14[7];	// @[lsu.scala:209:16]
        ldq_0_bits_order_fail = _RANDOM_14[8];	// @[lsu.scala:209:16]
        ldq_0_bits_observed = _RANDOM_14[9];	// @[lsu.scala:209:16]
        ldq_0_bits_st_dep_mask = {_RANDOM_14[31:10], _RANDOM_15[1:0]};	// @[lsu.scala:209:16]
        ldq_0_bits_youngest_stq_idx = _RANDOM_15[6:2];	// @[lsu.scala:209:16]
        ldq_0_bits_forward_std_val = _RANDOM_15[7];	// @[lsu.scala:209:16]
        ldq_0_bits_forward_stq_idx = _RANDOM_15[12:8];	// @[lsu.scala:209:16]
        ldq_1_valid = _RANDOM_17[13];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_uopc = _RANDOM_17[20:14];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_inst = {_RANDOM_17[31:21], _RANDOM_18[20:0]};	// @[lsu.scala:209:16]
        ldq_1_bits_uop_debug_inst = {_RANDOM_18[31:21], _RANDOM_19[20:0]};	// @[lsu.scala:209:16]
        ldq_1_bits_uop_is_rvc = _RANDOM_19[21];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_debug_pc = {_RANDOM_19[31:22], _RANDOM_20[29:0]};	// @[lsu.scala:209:16]
        ldq_1_bits_uop_iq_type = {_RANDOM_20[31:30], _RANDOM_21[0]};	// @[lsu.scala:209:16]
        ldq_1_bits_uop_fu_code = _RANDOM_21[10:1];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_ctrl_br_type = _RANDOM_21[14:11];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_ctrl_op1_sel = _RANDOM_21[16:15];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_ctrl_op2_sel = _RANDOM_21[19:17];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_ctrl_imm_sel = _RANDOM_21[22:20];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_ctrl_op_fcn = _RANDOM_21[26:23];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_ctrl_fcn_dw = _RANDOM_21[27];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_ctrl_csr_cmd = _RANDOM_21[30:28];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_ctrl_is_load = _RANDOM_21[31];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_ctrl_is_sta = _RANDOM_22[0];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_ctrl_is_std = _RANDOM_22[1];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_iw_state = _RANDOM_22[3:2];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_iw_p1_poisoned = _RANDOM_22[4];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_iw_p2_poisoned = _RANDOM_22[5];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_is_br = _RANDOM_22[6];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_is_jalr = _RANDOM_22[7];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_is_jal = _RANDOM_22[8];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_is_sfb = _RANDOM_22[9];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_br_mask = _RANDOM_22[25:10];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_br_tag = _RANDOM_22[29:26];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_ftq_idx = {_RANDOM_22[31:30], _RANDOM_23[2:0]};	// @[lsu.scala:209:16]
        ldq_1_bits_uop_edge_inst = _RANDOM_23[3];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_pc_lob = _RANDOM_23[9:4];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_taken = _RANDOM_23[10];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_imm_packed = _RANDOM_23[30:11];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_csr_addr = {_RANDOM_23[31], _RANDOM_24[10:0]};	// @[lsu.scala:209:16]
        ldq_1_bits_uop_rob_idx = _RANDOM_24[17:11];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_ldq_idx = _RANDOM_24[22:18];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_stq_idx = _RANDOM_24[27:23];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_rxq_idx = _RANDOM_24[29:28];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_pdst = {_RANDOM_24[31:30], _RANDOM_25[4:0]};	// @[lsu.scala:209:16]
        ldq_1_bits_uop_prs1 = _RANDOM_25[11:5];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_prs2 = _RANDOM_25[18:12];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_prs3 = _RANDOM_25[25:19];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_ppred = _RANDOM_25[30:26];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_prs1_busy = _RANDOM_25[31];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_prs2_busy = _RANDOM_26[0];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_prs3_busy = _RANDOM_26[1];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_ppred_busy = _RANDOM_26[2];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_stale_pdst = _RANDOM_26[9:3];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_exception = _RANDOM_26[10];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_exc_cause = {_RANDOM_26[31:11], _RANDOM_27, _RANDOM_28[10:0]};	// @[lsu.scala:209:16]
        ldq_1_bits_uop_bypassable = _RANDOM_28[11];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_mem_cmd = _RANDOM_28[16:12];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_mem_size = _RANDOM_28[18:17];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_mem_signed = _RANDOM_28[19];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_is_fence = _RANDOM_28[20];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_is_fencei = _RANDOM_28[21];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_is_amo = _RANDOM_28[22];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_uses_ldq = _RANDOM_28[23];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_uses_stq = _RANDOM_28[24];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_is_sys_pc2epc = _RANDOM_28[25];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_is_unique = _RANDOM_28[26];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_flush_on_commit = _RANDOM_28[27];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_ldst_is_rs1 = _RANDOM_28[28];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_ldst = {_RANDOM_28[31:29], _RANDOM_29[2:0]};	// @[lsu.scala:209:16]
        ldq_1_bits_uop_lrs1 = _RANDOM_29[8:3];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_lrs2 = _RANDOM_29[14:9];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_lrs3 = _RANDOM_29[20:15];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_ldst_val = _RANDOM_29[21];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_dst_rtype = _RANDOM_29[23:22];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_lrs1_rtype = _RANDOM_29[25:24];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_lrs2_rtype = _RANDOM_29[27:26];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_frs3_en = _RANDOM_29[28];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_fp_val = _RANDOM_29[29];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_fp_single = _RANDOM_29[30];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_xcpt_pf_if = _RANDOM_29[31];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_xcpt_ae_if = _RANDOM_30[0];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_xcpt_ma_if = _RANDOM_30[1];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_bp_debug_if = _RANDOM_30[2];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_bp_xcpt_if = _RANDOM_30[3];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_debug_fsrc = _RANDOM_30[5:4];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_debug_tsrc = _RANDOM_30[7:6];	// @[lsu.scala:209:16]
        ldq_1_bits_addr_valid = _RANDOM_30[8];	// @[lsu.scala:209:16]
        ldq_1_bits_addr_bits = {_RANDOM_30[31:9], _RANDOM_31[16:0]};	// @[lsu.scala:209:16]
        ldq_1_bits_addr_is_virtual = _RANDOM_31[17];	// @[lsu.scala:209:16]
        ldq_1_bits_addr_is_uncacheable = _RANDOM_31[18];	// @[lsu.scala:209:16]
        ldq_1_bits_executed = _RANDOM_31[19];	// @[lsu.scala:209:16]
        ldq_1_bits_succeeded = _RANDOM_31[20];	// @[lsu.scala:209:16]
        ldq_1_bits_order_fail = _RANDOM_31[21];	// @[lsu.scala:209:16]
        ldq_1_bits_observed = _RANDOM_31[22];	// @[lsu.scala:209:16]
        ldq_1_bits_st_dep_mask = {_RANDOM_31[31:23], _RANDOM_32[14:0]};	// @[lsu.scala:209:16]
        ldq_1_bits_youngest_stq_idx = _RANDOM_32[19:15];	// @[lsu.scala:209:16]
        ldq_1_bits_forward_std_val = _RANDOM_32[20];	// @[lsu.scala:209:16]
        ldq_1_bits_forward_stq_idx = _RANDOM_32[25:21];	// @[lsu.scala:209:16]
        ldq_2_valid = _RANDOM_34[26];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_uopc = {_RANDOM_34[31:27], _RANDOM_35[1:0]};	// @[lsu.scala:209:16]
        ldq_2_bits_uop_inst = {_RANDOM_35[31:2], _RANDOM_36[1:0]};	// @[lsu.scala:209:16]
        ldq_2_bits_uop_debug_inst = {_RANDOM_36[31:2], _RANDOM_37[1:0]};	// @[lsu.scala:209:16]
        ldq_2_bits_uop_is_rvc = _RANDOM_37[2];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_debug_pc = {_RANDOM_37[31:3], _RANDOM_38[10:0]};	// @[lsu.scala:209:16]
        ldq_2_bits_uop_iq_type = _RANDOM_38[13:11];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_fu_code = _RANDOM_38[23:14];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_ctrl_br_type = _RANDOM_38[27:24];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_ctrl_op1_sel = _RANDOM_38[29:28];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_ctrl_op2_sel = {_RANDOM_38[31:30], _RANDOM_39[0]};	// @[lsu.scala:209:16]
        ldq_2_bits_uop_ctrl_imm_sel = _RANDOM_39[3:1];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_ctrl_op_fcn = _RANDOM_39[7:4];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_ctrl_fcn_dw = _RANDOM_39[8];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_ctrl_csr_cmd = _RANDOM_39[11:9];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_ctrl_is_load = _RANDOM_39[12];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_ctrl_is_sta = _RANDOM_39[13];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_ctrl_is_std = _RANDOM_39[14];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_iw_state = _RANDOM_39[16:15];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_iw_p1_poisoned = _RANDOM_39[17];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_iw_p2_poisoned = _RANDOM_39[18];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_is_br = _RANDOM_39[19];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_is_jalr = _RANDOM_39[20];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_is_jal = _RANDOM_39[21];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_is_sfb = _RANDOM_39[22];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_br_mask = {_RANDOM_39[31:23], _RANDOM_40[6:0]};	// @[lsu.scala:209:16]
        ldq_2_bits_uop_br_tag = _RANDOM_40[10:7];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_ftq_idx = _RANDOM_40[15:11];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_edge_inst = _RANDOM_40[16];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_pc_lob = _RANDOM_40[22:17];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_taken = _RANDOM_40[23];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_imm_packed = {_RANDOM_40[31:24], _RANDOM_41[11:0]};	// @[lsu.scala:209:16]
        ldq_2_bits_uop_csr_addr = _RANDOM_41[23:12];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_rob_idx = _RANDOM_41[30:24];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_ldq_idx = {_RANDOM_41[31], _RANDOM_42[3:0]};	// @[lsu.scala:209:16]
        ldq_2_bits_uop_stq_idx = _RANDOM_42[8:4];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_rxq_idx = _RANDOM_42[10:9];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_pdst = _RANDOM_42[17:11];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_prs1 = _RANDOM_42[24:18];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_prs2 = _RANDOM_42[31:25];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_prs3 = _RANDOM_43[6:0];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_ppred = _RANDOM_43[11:7];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_prs1_busy = _RANDOM_43[12];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_prs2_busy = _RANDOM_43[13];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_prs3_busy = _RANDOM_43[14];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_ppred_busy = _RANDOM_43[15];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_stale_pdst = _RANDOM_43[22:16];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_exception = _RANDOM_43[23];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_exc_cause = {_RANDOM_43[31:24], _RANDOM_44, _RANDOM_45[23:0]};	// @[lsu.scala:209:16]
        ldq_2_bits_uop_bypassable = _RANDOM_45[24];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_mem_cmd = _RANDOM_45[29:25];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_mem_size = _RANDOM_45[31:30];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_mem_signed = _RANDOM_46[0];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_is_fence = _RANDOM_46[1];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_is_fencei = _RANDOM_46[2];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_is_amo = _RANDOM_46[3];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_uses_ldq = _RANDOM_46[4];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_uses_stq = _RANDOM_46[5];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_is_sys_pc2epc = _RANDOM_46[6];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_is_unique = _RANDOM_46[7];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_flush_on_commit = _RANDOM_46[8];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_ldst_is_rs1 = _RANDOM_46[9];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_ldst = _RANDOM_46[15:10];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_lrs1 = _RANDOM_46[21:16];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_lrs2 = _RANDOM_46[27:22];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_lrs3 = {_RANDOM_46[31:28], _RANDOM_47[1:0]};	// @[lsu.scala:209:16]
        ldq_2_bits_uop_ldst_val = _RANDOM_47[2];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_dst_rtype = _RANDOM_47[4:3];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_lrs1_rtype = _RANDOM_47[6:5];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_lrs2_rtype = _RANDOM_47[8:7];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_frs3_en = _RANDOM_47[9];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_fp_val = _RANDOM_47[10];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_fp_single = _RANDOM_47[11];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_xcpt_pf_if = _RANDOM_47[12];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_xcpt_ae_if = _RANDOM_47[13];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_xcpt_ma_if = _RANDOM_47[14];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_bp_debug_if = _RANDOM_47[15];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_bp_xcpt_if = _RANDOM_47[16];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_debug_fsrc = _RANDOM_47[18:17];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_debug_tsrc = _RANDOM_47[20:19];	// @[lsu.scala:209:16]
        ldq_2_bits_addr_valid = _RANDOM_47[21];	// @[lsu.scala:209:16]
        ldq_2_bits_addr_bits = {_RANDOM_47[31:22], _RANDOM_48[29:0]};	// @[lsu.scala:209:16]
        ldq_2_bits_addr_is_virtual = _RANDOM_48[30];	// @[lsu.scala:209:16]
        ldq_2_bits_addr_is_uncacheable = _RANDOM_48[31];	// @[lsu.scala:209:16]
        ldq_2_bits_executed = _RANDOM_49[0];	// @[lsu.scala:209:16]
        ldq_2_bits_succeeded = _RANDOM_49[1];	// @[lsu.scala:209:16]
        ldq_2_bits_order_fail = _RANDOM_49[2];	// @[lsu.scala:209:16]
        ldq_2_bits_observed = _RANDOM_49[3];	// @[lsu.scala:209:16]
        ldq_2_bits_st_dep_mask = _RANDOM_49[27:4];	// @[lsu.scala:209:16]
        ldq_2_bits_youngest_stq_idx = {_RANDOM_49[31:28], _RANDOM_50[0]};	// @[lsu.scala:209:16]
        ldq_2_bits_forward_std_val = _RANDOM_50[1];	// @[lsu.scala:209:16]
        ldq_2_bits_forward_stq_idx = _RANDOM_50[6:2];	// @[lsu.scala:209:16]
        ldq_3_valid = _RANDOM_52[7];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_uopc = _RANDOM_52[14:8];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_inst = {_RANDOM_52[31:15], _RANDOM_53[14:0]};	// @[lsu.scala:209:16]
        ldq_3_bits_uop_debug_inst = {_RANDOM_53[31:15], _RANDOM_54[14:0]};	// @[lsu.scala:209:16]
        ldq_3_bits_uop_is_rvc = _RANDOM_54[15];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_debug_pc = {_RANDOM_54[31:16], _RANDOM_55[23:0]};	// @[lsu.scala:209:16]
        ldq_3_bits_uop_iq_type = _RANDOM_55[26:24];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_fu_code = {_RANDOM_55[31:27], _RANDOM_56[4:0]};	// @[lsu.scala:209:16]
        ldq_3_bits_uop_ctrl_br_type = _RANDOM_56[8:5];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_ctrl_op1_sel = _RANDOM_56[10:9];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_ctrl_op2_sel = _RANDOM_56[13:11];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_ctrl_imm_sel = _RANDOM_56[16:14];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_ctrl_op_fcn = _RANDOM_56[20:17];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_ctrl_fcn_dw = _RANDOM_56[21];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_ctrl_csr_cmd = _RANDOM_56[24:22];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_ctrl_is_load = _RANDOM_56[25];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_ctrl_is_sta = _RANDOM_56[26];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_ctrl_is_std = _RANDOM_56[27];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_iw_state = _RANDOM_56[29:28];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_iw_p1_poisoned = _RANDOM_56[30];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_iw_p2_poisoned = _RANDOM_56[31];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_is_br = _RANDOM_57[0];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_is_jalr = _RANDOM_57[1];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_is_jal = _RANDOM_57[2];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_is_sfb = _RANDOM_57[3];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_br_mask = _RANDOM_57[19:4];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_br_tag = _RANDOM_57[23:20];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_ftq_idx = _RANDOM_57[28:24];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_edge_inst = _RANDOM_57[29];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_pc_lob = {_RANDOM_57[31:30], _RANDOM_58[3:0]};	// @[lsu.scala:209:16]
        ldq_3_bits_uop_taken = _RANDOM_58[4];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_imm_packed = _RANDOM_58[24:5];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_csr_addr = {_RANDOM_58[31:25], _RANDOM_59[4:0]};	// @[lsu.scala:209:16]
        ldq_3_bits_uop_rob_idx = _RANDOM_59[11:5];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_ldq_idx = _RANDOM_59[16:12];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_stq_idx = _RANDOM_59[21:17];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_rxq_idx = _RANDOM_59[23:22];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_pdst = _RANDOM_59[30:24];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_prs1 = {_RANDOM_59[31], _RANDOM_60[5:0]};	// @[lsu.scala:209:16]
        ldq_3_bits_uop_prs2 = _RANDOM_60[12:6];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_prs3 = _RANDOM_60[19:13];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_ppred = _RANDOM_60[24:20];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_prs1_busy = _RANDOM_60[25];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_prs2_busy = _RANDOM_60[26];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_prs3_busy = _RANDOM_60[27];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_ppred_busy = _RANDOM_60[28];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_stale_pdst = {_RANDOM_60[31:29], _RANDOM_61[3:0]};	// @[lsu.scala:209:16]
        ldq_3_bits_uop_exception = _RANDOM_61[4];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_exc_cause = {_RANDOM_61[31:5], _RANDOM_62, _RANDOM_63[4:0]};	// @[lsu.scala:209:16]
        ldq_3_bits_uop_bypassable = _RANDOM_63[5];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_mem_cmd = _RANDOM_63[10:6];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_mem_size = _RANDOM_63[12:11];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_mem_signed = _RANDOM_63[13];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_is_fence = _RANDOM_63[14];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_is_fencei = _RANDOM_63[15];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_is_amo = _RANDOM_63[16];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_uses_ldq = _RANDOM_63[17];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_uses_stq = _RANDOM_63[18];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_is_sys_pc2epc = _RANDOM_63[19];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_is_unique = _RANDOM_63[20];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_flush_on_commit = _RANDOM_63[21];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_ldst_is_rs1 = _RANDOM_63[22];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_ldst = _RANDOM_63[28:23];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_lrs1 = {_RANDOM_63[31:29], _RANDOM_64[2:0]};	// @[lsu.scala:209:16]
        ldq_3_bits_uop_lrs2 = _RANDOM_64[8:3];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_lrs3 = _RANDOM_64[14:9];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_ldst_val = _RANDOM_64[15];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_dst_rtype = _RANDOM_64[17:16];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_lrs1_rtype = _RANDOM_64[19:18];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_lrs2_rtype = _RANDOM_64[21:20];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_frs3_en = _RANDOM_64[22];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_fp_val = _RANDOM_64[23];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_fp_single = _RANDOM_64[24];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_xcpt_pf_if = _RANDOM_64[25];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_xcpt_ae_if = _RANDOM_64[26];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_xcpt_ma_if = _RANDOM_64[27];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_bp_debug_if = _RANDOM_64[28];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_bp_xcpt_if = _RANDOM_64[29];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_debug_fsrc = _RANDOM_64[31:30];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_debug_tsrc = _RANDOM_65[1:0];	// @[lsu.scala:209:16]
        ldq_3_bits_addr_valid = _RANDOM_65[2];	// @[lsu.scala:209:16]
        ldq_3_bits_addr_bits = {_RANDOM_65[31:3], _RANDOM_66[10:0]};	// @[lsu.scala:209:16]
        ldq_3_bits_addr_is_virtual = _RANDOM_66[11];	// @[lsu.scala:209:16]
        ldq_3_bits_addr_is_uncacheable = _RANDOM_66[12];	// @[lsu.scala:209:16]
        ldq_3_bits_executed = _RANDOM_66[13];	// @[lsu.scala:209:16]
        ldq_3_bits_succeeded = _RANDOM_66[14];	// @[lsu.scala:209:16]
        ldq_3_bits_order_fail = _RANDOM_66[15];	// @[lsu.scala:209:16]
        ldq_3_bits_observed = _RANDOM_66[16];	// @[lsu.scala:209:16]
        ldq_3_bits_st_dep_mask = {_RANDOM_66[31:17], _RANDOM_67[8:0]};	// @[lsu.scala:209:16]
        ldq_3_bits_youngest_stq_idx = _RANDOM_67[13:9];	// @[lsu.scala:209:16]
        ldq_3_bits_forward_std_val = _RANDOM_67[14];	// @[lsu.scala:209:16]
        ldq_3_bits_forward_stq_idx = _RANDOM_67[19:15];	// @[lsu.scala:209:16]
        ldq_4_valid = _RANDOM_69[20];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_uopc = _RANDOM_69[27:21];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_inst = {_RANDOM_69[31:28], _RANDOM_70[27:0]};	// @[lsu.scala:209:16]
        ldq_4_bits_uop_debug_inst = {_RANDOM_70[31:28], _RANDOM_71[27:0]};	// @[lsu.scala:209:16]
        ldq_4_bits_uop_is_rvc = _RANDOM_71[28];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_debug_pc = {_RANDOM_71[31:29], _RANDOM_72, _RANDOM_73[4:0]};	// @[lsu.scala:209:16]
        ldq_4_bits_uop_iq_type = _RANDOM_73[7:5];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_fu_code = _RANDOM_73[17:8];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_ctrl_br_type = _RANDOM_73[21:18];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_ctrl_op1_sel = _RANDOM_73[23:22];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_ctrl_op2_sel = _RANDOM_73[26:24];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_ctrl_imm_sel = _RANDOM_73[29:27];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_ctrl_op_fcn = {_RANDOM_73[31:30], _RANDOM_74[1:0]};	// @[lsu.scala:209:16]
        ldq_4_bits_uop_ctrl_fcn_dw = _RANDOM_74[2];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_ctrl_csr_cmd = _RANDOM_74[5:3];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_ctrl_is_load = _RANDOM_74[6];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_ctrl_is_sta = _RANDOM_74[7];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_ctrl_is_std = _RANDOM_74[8];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_iw_state = _RANDOM_74[10:9];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_iw_p1_poisoned = _RANDOM_74[11];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_iw_p2_poisoned = _RANDOM_74[12];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_is_br = _RANDOM_74[13];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_is_jalr = _RANDOM_74[14];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_is_jal = _RANDOM_74[15];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_is_sfb = _RANDOM_74[16];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_br_mask = {_RANDOM_74[31:17], _RANDOM_75[0]};	// @[lsu.scala:209:16]
        ldq_4_bits_uop_br_tag = _RANDOM_75[4:1];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_ftq_idx = _RANDOM_75[9:5];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_edge_inst = _RANDOM_75[10];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_pc_lob = _RANDOM_75[16:11];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_taken = _RANDOM_75[17];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_imm_packed = {_RANDOM_75[31:18], _RANDOM_76[5:0]};	// @[lsu.scala:209:16]
        ldq_4_bits_uop_csr_addr = _RANDOM_76[17:6];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_rob_idx = _RANDOM_76[24:18];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_ldq_idx = _RANDOM_76[29:25];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_stq_idx = {_RANDOM_76[31:30], _RANDOM_77[2:0]};	// @[lsu.scala:209:16]
        ldq_4_bits_uop_rxq_idx = _RANDOM_77[4:3];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_pdst = _RANDOM_77[11:5];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_prs1 = _RANDOM_77[18:12];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_prs2 = _RANDOM_77[25:19];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_prs3 = {_RANDOM_77[31:26], _RANDOM_78[0]};	// @[lsu.scala:209:16]
        ldq_4_bits_uop_ppred = _RANDOM_78[5:1];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_prs1_busy = _RANDOM_78[6];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_prs2_busy = _RANDOM_78[7];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_prs3_busy = _RANDOM_78[8];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_ppred_busy = _RANDOM_78[9];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_stale_pdst = _RANDOM_78[16:10];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_exception = _RANDOM_78[17];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_exc_cause = {_RANDOM_78[31:18], _RANDOM_79, _RANDOM_80[17:0]};	// @[lsu.scala:209:16]
        ldq_4_bits_uop_bypassable = _RANDOM_80[18];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_mem_cmd = _RANDOM_80[23:19];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_mem_size = _RANDOM_80[25:24];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_mem_signed = _RANDOM_80[26];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_is_fence = _RANDOM_80[27];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_is_fencei = _RANDOM_80[28];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_is_amo = _RANDOM_80[29];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_uses_ldq = _RANDOM_80[30];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_uses_stq = _RANDOM_80[31];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_is_sys_pc2epc = _RANDOM_81[0];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_is_unique = _RANDOM_81[1];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_flush_on_commit = _RANDOM_81[2];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_ldst_is_rs1 = _RANDOM_81[3];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_ldst = _RANDOM_81[9:4];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_lrs1 = _RANDOM_81[15:10];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_lrs2 = _RANDOM_81[21:16];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_lrs3 = _RANDOM_81[27:22];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_ldst_val = _RANDOM_81[28];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_dst_rtype = _RANDOM_81[30:29];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_lrs1_rtype = {_RANDOM_81[31], _RANDOM_82[0]};	// @[lsu.scala:209:16]
        ldq_4_bits_uop_lrs2_rtype = _RANDOM_82[2:1];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_frs3_en = _RANDOM_82[3];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_fp_val = _RANDOM_82[4];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_fp_single = _RANDOM_82[5];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_xcpt_pf_if = _RANDOM_82[6];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_xcpt_ae_if = _RANDOM_82[7];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_xcpt_ma_if = _RANDOM_82[8];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_bp_debug_if = _RANDOM_82[9];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_bp_xcpt_if = _RANDOM_82[10];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_debug_fsrc = _RANDOM_82[12:11];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_debug_tsrc = _RANDOM_82[14:13];	// @[lsu.scala:209:16]
        ldq_4_bits_addr_valid = _RANDOM_82[15];	// @[lsu.scala:209:16]
        ldq_4_bits_addr_bits = {_RANDOM_82[31:16], _RANDOM_83[23:0]};	// @[lsu.scala:209:16]
        ldq_4_bits_addr_is_virtual = _RANDOM_83[24];	// @[lsu.scala:209:16]
        ldq_4_bits_addr_is_uncacheable = _RANDOM_83[25];	// @[lsu.scala:209:16]
        ldq_4_bits_executed = _RANDOM_83[26];	// @[lsu.scala:209:16]
        ldq_4_bits_succeeded = _RANDOM_83[27];	// @[lsu.scala:209:16]
        ldq_4_bits_order_fail = _RANDOM_83[28];	// @[lsu.scala:209:16]
        ldq_4_bits_observed = _RANDOM_83[29];	// @[lsu.scala:209:16]
        ldq_4_bits_st_dep_mask = {_RANDOM_83[31:30], _RANDOM_84[21:0]};	// @[lsu.scala:209:16]
        ldq_4_bits_youngest_stq_idx = _RANDOM_84[26:22];	// @[lsu.scala:209:16]
        ldq_4_bits_forward_std_val = _RANDOM_84[27];	// @[lsu.scala:209:16]
        ldq_4_bits_forward_stq_idx = {_RANDOM_84[31:28], _RANDOM_85[0]};	// @[lsu.scala:209:16]
        ldq_5_valid = _RANDOM_87[1];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_uopc = _RANDOM_87[8:2];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_inst = {_RANDOM_87[31:9], _RANDOM_88[8:0]};	// @[lsu.scala:209:16]
        ldq_5_bits_uop_debug_inst = {_RANDOM_88[31:9], _RANDOM_89[8:0]};	// @[lsu.scala:209:16]
        ldq_5_bits_uop_is_rvc = _RANDOM_89[9];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_debug_pc = {_RANDOM_89[31:10], _RANDOM_90[17:0]};	// @[lsu.scala:209:16]
        ldq_5_bits_uop_iq_type = _RANDOM_90[20:18];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_fu_code = _RANDOM_90[30:21];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_ctrl_br_type = {_RANDOM_90[31], _RANDOM_91[2:0]};	// @[lsu.scala:209:16]
        ldq_5_bits_uop_ctrl_op1_sel = _RANDOM_91[4:3];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_ctrl_op2_sel = _RANDOM_91[7:5];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_ctrl_imm_sel = _RANDOM_91[10:8];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_ctrl_op_fcn = _RANDOM_91[14:11];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_ctrl_fcn_dw = _RANDOM_91[15];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_ctrl_csr_cmd = _RANDOM_91[18:16];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_ctrl_is_load = _RANDOM_91[19];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_ctrl_is_sta = _RANDOM_91[20];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_ctrl_is_std = _RANDOM_91[21];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_iw_state = _RANDOM_91[23:22];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_iw_p1_poisoned = _RANDOM_91[24];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_iw_p2_poisoned = _RANDOM_91[25];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_is_br = _RANDOM_91[26];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_is_jalr = _RANDOM_91[27];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_is_jal = _RANDOM_91[28];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_is_sfb = _RANDOM_91[29];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_br_mask = {_RANDOM_91[31:30], _RANDOM_92[13:0]};	// @[lsu.scala:209:16]
        ldq_5_bits_uop_br_tag = _RANDOM_92[17:14];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_ftq_idx = _RANDOM_92[22:18];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_edge_inst = _RANDOM_92[23];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_pc_lob = _RANDOM_92[29:24];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_taken = _RANDOM_92[30];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_imm_packed = {_RANDOM_92[31], _RANDOM_93[18:0]};	// @[lsu.scala:209:16]
        ldq_5_bits_uop_csr_addr = _RANDOM_93[30:19];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_rob_idx = {_RANDOM_93[31], _RANDOM_94[5:0]};	// @[lsu.scala:209:16]
        ldq_5_bits_uop_ldq_idx = _RANDOM_94[10:6];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_stq_idx = _RANDOM_94[15:11];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_rxq_idx = _RANDOM_94[17:16];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_pdst = _RANDOM_94[24:18];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_prs1 = _RANDOM_94[31:25];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_prs2 = _RANDOM_95[6:0];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_prs3 = _RANDOM_95[13:7];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_ppred = _RANDOM_95[18:14];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_prs1_busy = _RANDOM_95[19];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_prs2_busy = _RANDOM_95[20];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_prs3_busy = _RANDOM_95[21];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_ppred_busy = _RANDOM_95[22];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_stale_pdst = _RANDOM_95[29:23];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_exception = _RANDOM_95[30];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_exc_cause = {_RANDOM_95[31], _RANDOM_96, _RANDOM_97[30:0]};	// @[lsu.scala:209:16]
        ldq_5_bits_uop_bypassable = _RANDOM_97[31];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_mem_cmd = _RANDOM_98[4:0];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_mem_size = _RANDOM_98[6:5];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_mem_signed = _RANDOM_98[7];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_is_fence = _RANDOM_98[8];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_is_fencei = _RANDOM_98[9];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_is_amo = _RANDOM_98[10];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_uses_ldq = _RANDOM_98[11];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_uses_stq = _RANDOM_98[12];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_is_sys_pc2epc = _RANDOM_98[13];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_is_unique = _RANDOM_98[14];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_flush_on_commit = _RANDOM_98[15];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_ldst_is_rs1 = _RANDOM_98[16];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_ldst = _RANDOM_98[22:17];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_lrs1 = _RANDOM_98[28:23];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_lrs2 = {_RANDOM_98[31:29], _RANDOM_99[2:0]};	// @[lsu.scala:209:16]
        ldq_5_bits_uop_lrs3 = _RANDOM_99[8:3];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_ldst_val = _RANDOM_99[9];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_dst_rtype = _RANDOM_99[11:10];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_lrs1_rtype = _RANDOM_99[13:12];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_lrs2_rtype = _RANDOM_99[15:14];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_frs3_en = _RANDOM_99[16];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_fp_val = _RANDOM_99[17];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_fp_single = _RANDOM_99[18];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_xcpt_pf_if = _RANDOM_99[19];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_xcpt_ae_if = _RANDOM_99[20];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_xcpt_ma_if = _RANDOM_99[21];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_bp_debug_if = _RANDOM_99[22];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_bp_xcpt_if = _RANDOM_99[23];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_debug_fsrc = _RANDOM_99[25:24];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_debug_tsrc = _RANDOM_99[27:26];	// @[lsu.scala:209:16]
        ldq_5_bits_addr_valid = _RANDOM_99[28];	// @[lsu.scala:209:16]
        ldq_5_bits_addr_bits = {_RANDOM_99[31:29], _RANDOM_100, _RANDOM_101[4:0]};	// @[lsu.scala:209:16]
        ldq_5_bits_addr_is_virtual = _RANDOM_101[5];	// @[lsu.scala:209:16]
        ldq_5_bits_addr_is_uncacheable = _RANDOM_101[6];	// @[lsu.scala:209:16]
        ldq_5_bits_executed = _RANDOM_101[7];	// @[lsu.scala:209:16]
        ldq_5_bits_succeeded = _RANDOM_101[8];	// @[lsu.scala:209:16]
        ldq_5_bits_order_fail = _RANDOM_101[9];	// @[lsu.scala:209:16]
        ldq_5_bits_observed = _RANDOM_101[10];	// @[lsu.scala:209:16]
        ldq_5_bits_st_dep_mask = {_RANDOM_101[31:11], _RANDOM_102[2:0]};	// @[lsu.scala:209:16]
        ldq_5_bits_youngest_stq_idx = _RANDOM_102[7:3];	// @[lsu.scala:209:16]
        ldq_5_bits_forward_std_val = _RANDOM_102[8];	// @[lsu.scala:209:16]
        ldq_5_bits_forward_stq_idx = _RANDOM_102[13:9];	// @[lsu.scala:209:16]
        ldq_6_valid = _RANDOM_104[14];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_uopc = _RANDOM_104[21:15];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_inst = {_RANDOM_104[31:22], _RANDOM_105[21:0]};	// @[lsu.scala:209:16]
        ldq_6_bits_uop_debug_inst = {_RANDOM_105[31:22], _RANDOM_106[21:0]};	// @[lsu.scala:209:16]
        ldq_6_bits_uop_is_rvc = _RANDOM_106[22];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_debug_pc = {_RANDOM_106[31:23], _RANDOM_107[30:0]};	// @[lsu.scala:209:16]
        ldq_6_bits_uop_iq_type = {_RANDOM_107[31], _RANDOM_108[1:0]};	// @[lsu.scala:209:16]
        ldq_6_bits_uop_fu_code = _RANDOM_108[11:2];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_ctrl_br_type = _RANDOM_108[15:12];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_ctrl_op1_sel = _RANDOM_108[17:16];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_ctrl_op2_sel = _RANDOM_108[20:18];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_ctrl_imm_sel = _RANDOM_108[23:21];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_ctrl_op_fcn = _RANDOM_108[27:24];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_ctrl_fcn_dw = _RANDOM_108[28];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_ctrl_csr_cmd = _RANDOM_108[31:29];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_ctrl_is_load = _RANDOM_109[0];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_ctrl_is_sta = _RANDOM_109[1];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_ctrl_is_std = _RANDOM_109[2];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_iw_state = _RANDOM_109[4:3];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_iw_p1_poisoned = _RANDOM_109[5];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_iw_p2_poisoned = _RANDOM_109[6];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_is_br = _RANDOM_109[7];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_is_jalr = _RANDOM_109[8];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_is_jal = _RANDOM_109[9];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_is_sfb = _RANDOM_109[10];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_br_mask = _RANDOM_109[26:11];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_br_tag = _RANDOM_109[30:27];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_ftq_idx = {_RANDOM_109[31], _RANDOM_110[3:0]};	// @[lsu.scala:209:16]
        ldq_6_bits_uop_edge_inst = _RANDOM_110[4];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_pc_lob = _RANDOM_110[10:5];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_taken = _RANDOM_110[11];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_imm_packed = _RANDOM_110[31:12];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_csr_addr = _RANDOM_111[11:0];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_rob_idx = _RANDOM_111[18:12];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_ldq_idx = _RANDOM_111[23:19];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_stq_idx = _RANDOM_111[28:24];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_rxq_idx = _RANDOM_111[30:29];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_pdst = {_RANDOM_111[31], _RANDOM_112[5:0]};	// @[lsu.scala:209:16]
        ldq_6_bits_uop_prs1 = _RANDOM_112[12:6];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_prs2 = _RANDOM_112[19:13];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_prs3 = _RANDOM_112[26:20];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_ppred = _RANDOM_112[31:27];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_prs1_busy = _RANDOM_113[0];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_prs2_busy = _RANDOM_113[1];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_prs3_busy = _RANDOM_113[2];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_ppred_busy = _RANDOM_113[3];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_stale_pdst = _RANDOM_113[10:4];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_exception = _RANDOM_113[11];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_exc_cause = {_RANDOM_113[31:12], _RANDOM_114, _RANDOM_115[11:0]};	// @[lsu.scala:209:16]
        ldq_6_bits_uop_bypassable = _RANDOM_115[12];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_mem_cmd = _RANDOM_115[17:13];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_mem_size = _RANDOM_115[19:18];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_mem_signed = _RANDOM_115[20];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_is_fence = _RANDOM_115[21];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_is_fencei = _RANDOM_115[22];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_is_amo = _RANDOM_115[23];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_uses_ldq = _RANDOM_115[24];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_uses_stq = _RANDOM_115[25];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_is_sys_pc2epc = _RANDOM_115[26];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_is_unique = _RANDOM_115[27];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_flush_on_commit = _RANDOM_115[28];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_ldst_is_rs1 = _RANDOM_115[29];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_ldst = {_RANDOM_115[31:30], _RANDOM_116[3:0]};	// @[lsu.scala:209:16]
        ldq_6_bits_uop_lrs1 = _RANDOM_116[9:4];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_lrs2 = _RANDOM_116[15:10];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_lrs3 = _RANDOM_116[21:16];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_ldst_val = _RANDOM_116[22];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_dst_rtype = _RANDOM_116[24:23];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_lrs1_rtype = _RANDOM_116[26:25];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_lrs2_rtype = _RANDOM_116[28:27];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_frs3_en = _RANDOM_116[29];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_fp_val = _RANDOM_116[30];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_fp_single = _RANDOM_116[31];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_xcpt_pf_if = _RANDOM_117[0];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_xcpt_ae_if = _RANDOM_117[1];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_xcpt_ma_if = _RANDOM_117[2];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_bp_debug_if = _RANDOM_117[3];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_bp_xcpt_if = _RANDOM_117[4];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_debug_fsrc = _RANDOM_117[6:5];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_debug_tsrc = _RANDOM_117[8:7];	// @[lsu.scala:209:16]
        ldq_6_bits_addr_valid = _RANDOM_117[9];	// @[lsu.scala:209:16]
        ldq_6_bits_addr_bits = {_RANDOM_117[31:10], _RANDOM_118[17:0]};	// @[lsu.scala:209:16]
        ldq_6_bits_addr_is_virtual = _RANDOM_118[18];	// @[lsu.scala:209:16]
        ldq_6_bits_addr_is_uncacheable = _RANDOM_118[19];	// @[lsu.scala:209:16]
        ldq_6_bits_executed = _RANDOM_118[20];	// @[lsu.scala:209:16]
        ldq_6_bits_succeeded = _RANDOM_118[21];	// @[lsu.scala:209:16]
        ldq_6_bits_order_fail = _RANDOM_118[22];	// @[lsu.scala:209:16]
        ldq_6_bits_observed = _RANDOM_118[23];	// @[lsu.scala:209:16]
        ldq_6_bits_st_dep_mask = {_RANDOM_118[31:24], _RANDOM_119[15:0]};	// @[lsu.scala:209:16]
        ldq_6_bits_youngest_stq_idx = _RANDOM_119[20:16];	// @[lsu.scala:209:16]
        ldq_6_bits_forward_std_val = _RANDOM_119[21];	// @[lsu.scala:209:16]
        ldq_6_bits_forward_stq_idx = _RANDOM_119[26:22];	// @[lsu.scala:209:16]
        ldq_7_valid = _RANDOM_121[27];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_uopc = {_RANDOM_121[31:28], _RANDOM_122[2:0]};	// @[lsu.scala:209:16]
        ldq_7_bits_uop_inst = {_RANDOM_122[31:3], _RANDOM_123[2:0]};	// @[lsu.scala:209:16]
        ldq_7_bits_uop_debug_inst = {_RANDOM_123[31:3], _RANDOM_124[2:0]};	// @[lsu.scala:209:16]
        ldq_7_bits_uop_is_rvc = _RANDOM_124[3];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_debug_pc = {_RANDOM_124[31:4], _RANDOM_125[11:0]};	// @[lsu.scala:209:16]
        ldq_7_bits_uop_iq_type = _RANDOM_125[14:12];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_fu_code = _RANDOM_125[24:15];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_ctrl_br_type = _RANDOM_125[28:25];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_ctrl_op1_sel = _RANDOM_125[30:29];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_ctrl_op2_sel = {_RANDOM_125[31], _RANDOM_126[1:0]};	// @[lsu.scala:209:16]
        ldq_7_bits_uop_ctrl_imm_sel = _RANDOM_126[4:2];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_ctrl_op_fcn = _RANDOM_126[8:5];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_ctrl_fcn_dw = _RANDOM_126[9];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_ctrl_csr_cmd = _RANDOM_126[12:10];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_ctrl_is_load = _RANDOM_126[13];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_ctrl_is_sta = _RANDOM_126[14];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_ctrl_is_std = _RANDOM_126[15];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_iw_state = _RANDOM_126[17:16];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_iw_p1_poisoned = _RANDOM_126[18];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_iw_p2_poisoned = _RANDOM_126[19];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_is_br = _RANDOM_126[20];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_is_jalr = _RANDOM_126[21];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_is_jal = _RANDOM_126[22];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_is_sfb = _RANDOM_126[23];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_br_mask = {_RANDOM_126[31:24], _RANDOM_127[7:0]};	// @[lsu.scala:209:16]
        ldq_7_bits_uop_br_tag = _RANDOM_127[11:8];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_ftq_idx = _RANDOM_127[16:12];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_edge_inst = _RANDOM_127[17];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_pc_lob = _RANDOM_127[23:18];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_taken = _RANDOM_127[24];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_imm_packed = {_RANDOM_127[31:25], _RANDOM_128[12:0]};	// @[lsu.scala:209:16]
        ldq_7_bits_uop_csr_addr = _RANDOM_128[24:13];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_rob_idx = _RANDOM_128[31:25];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_ldq_idx = _RANDOM_129[4:0];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_stq_idx = _RANDOM_129[9:5];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_rxq_idx = _RANDOM_129[11:10];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_pdst = _RANDOM_129[18:12];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_prs1 = _RANDOM_129[25:19];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_prs2 = {_RANDOM_129[31:26], _RANDOM_130[0]};	// @[lsu.scala:209:16]
        ldq_7_bits_uop_prs3 = _RANDOM_130[7:1];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_ppred = _RANDOM_130[12:8];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_prs1_busy = _RANDOM_130[13];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_prs2_busy = _RANDOM_130[14];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_prs3_busy = _RANDOM_130[15];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_ppred_busy = _RANDOM_130[16];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_stale_pdst = _RANDOM_130[23:17];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_exception = _RANDOM_130[24];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_exc_cause = {_RANDOM_130[31:25], _RANDOM_131, _RANDOM_132[24:0]};	// @[lsu.scala:209:16]
        ldq_7_bits_uop_bypassable = _RANDOM_132[25];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_mem_cmd = _RANDOM_132[30:26];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_mem_size = {_RANDOM_132[31], _RANDOM_133[0]};	// @[lsu.scala:209:16]
        ldq_7_bits_uop_mem_signed = _RANDOM_133[1];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_is_fence = _RANDOM_133[2];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_is_fencei = _RANDOM_133[3];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_is_amo = _RANDOM_133[4];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_uses_ldq = _RANDOM_133[5];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_uses_stq = _RANDOM_133[6];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_is_sys_pc2epc = _RANDOM_133[7];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_is_unique = _RANDOM_133[8];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_flush_on_commit = _RANDOM_133[9];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_ldst_is_rs1 = _RANDOM_133[10];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_ldst = _RANDOM_133[16:11];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_lrs1 = _RANDOM_133[22:17];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_lrs2 = _RANDOM_133[28:23];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_lrs3 = {_RANDOM_133[31:29], _RANDOM_134[2:0]};	// @[lsu.scala:209:16]
        ldq_7_bits_uop_ldst_val = _RANDOM_134[3];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_dst_rtype = _RANDOM_134[5:4];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_lrs1_rtype = _RANDOM_134[7:6];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_lrs2_rtype = _RANDOM_134[9:8];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_frs3_en = _RANDOM_134[10];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_fp_val = _RANDOM_134[11];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_fp_single = _RANDOM_134[12];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_xcpt_pf_if = _RANDOM_134[13];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_xcpt_ae_if = _RANDOM_134[14];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_xcpt_ma_if = _RANDOM_134[15];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_bp_debug_if = _RANDOM_134[16];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_bp_xcpt_if = _RANDOM_134[17];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_debug_fsrc = _RANDOM_134[19:18];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_debug_tsrc = _RANDOM_134[21:20];	// @[lsu.scala:209:16]
        ldq_7_bits_addr_valid = _RANDOM_134[22];	// @[lsu.scala:209:16]
        ldq_7_bits_addr_bits = {_RANDOM_134[31:23], _RANDOM_135[30:0]};	// @[lsu.scala:209:16]
        ldq_7_bits_addr_is_virtual = _RANDOM_135[31];	// @[lsu.scala:209:16]
        ldq_7_bits_addr_is_uncacheable = _RANDOM_136[0];	// @[lsu.scala:209:16]
        ldq_7_bits_executed = _RANDOM_136[1];	// @[lsu.scala:209:16]
        ldq_7_bits_succeeded = _RANDOM_136[2];	// @[lsu.scala:209:16]
        ldq_7_bits_order_fail = _RANDOM_136[3];	// @[lsu.scala:209:16]
        ldq_7_bits_observed = _RANDOM_136[4];	// @[lsu.scala:209:16]
        ldq_7_bits_st_dep_mask = _RANDOM_136[28:5];	// @[lsu.scala:209:16]
        ldq_7_bits_youngest_stq_idx = {_RANDOM_136[31:29], _RANDOM_137[1:0]};	// @[lsu.scala:209:16]
        ldq_7_bits_forward_std_val = _RANDOM_137[2];	// @[lsu.scala:209:16]
        ldq_7_bits_forward_stq_idx = _RANDOM_137[7:3];	// @[lsu.scala:209:16]
        ldq_8_valid = _RANDOM_139[8];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_uopc = _RANDOM_139[15:9];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_inst = {_RANDOM_139[31:16], _RANDOM_140[15:0]};	// @[lsu.scala:209:16]
        ldq_8_bits_uop_debug_inst = {_RANDOM_140[31:16], _RANDOM_141[15:0]};	// @[lsu.scala:209:16]
        ldq_8_bits_uop_is_rvc = _RANDOM_141[16];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_debug_pc = {_RANDOM_141[31:17], _RANDOM_142[24:0]};	// @[lsu.scala:209:16]
        ldq_8_bits_uop_iq_type = _RANDOM_142[27:25];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_fu_code = {_RANDOM_142[31:28], _RANDOM_143[5:0]};	// @[lsu.scala:209:16]
        ldq_8_bits_uop_ctrl_br_type = _RANDOM_143[9:6];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_ctrl_op1_sel = _RANDOM_143[11:10];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_ctrl_op2_sel = _RANDOM_143[14:12];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_ctrl_imm_sel = _RANDOM_143[17:15];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_ctrl_op_fcn = _RANDOM_143[21:18];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_ctrl_fcn_dw = _RANDOM_143[22];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_ctrl_csr_cmd = _RANDOM_143[25:23];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_ctrl_is_load = _RANDOM_143[26];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_ctrl_is_sta = _RANDOM_143[27];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_ctrl_is_std = _RANDOM_143[28];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_iw_state = _RANDOM_143[30:29];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_iw_p1_poisoned = _RANDOM_143[31];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_iw_p2_poisoned = _RANDOM_144[0];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_is_br = _RANDOM_144[1];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_is_jalr = _RANDOM_144[2];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_is_jal = _RANDOM_144[3];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_is_sfb = _RANDOM_144[4];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_br_mask = _RANDOM_144[20:5];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_br_tag = _RANDOM_144[24:21];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_ftq_idx = _RANDOM_144[29:25];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_edge_inst = _RANDOM_144[30];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_pc_lob = {_RANDOM_144[31], _RANDOM_145[4:0]};	// @[lsu.scala:209:16]
        ldq_8_bits_uop_taken = _RANDOM_145[5];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_imm_packed = _RANDOM_145[25:6];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_csr_addr = {_RANDOM_145[31:26], _RANDOM_146[5:0]};	// @[lsu.scala:209:16]
        ldq_8_bits_uop_rob_idx = _RANDOM_146[12:6];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_ldq_idx = _RANDOM_146[17:13];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_stq_idx = _RANDOM_146[22:18];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_rxq_idx = _RANDOM_146[24:23];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_pdst = _RANDOM_146[31:25];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_prs1 = _RANDOM_147[6:0];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_prs2 = _RANDOM_147[13:7];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_prs3 = _RANDOM_147[20:14];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_ppred = _RANDOM_147[25:21];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_prs1_busy = _RANDOM_147[26];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_prs2_busy = _RANDOM_147[27];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_prs3_busy = _RANDOM_147[28];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_ppred_busy = _RANDOM_147[29];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_stale_pdst = {_RANDOM_147[31:30], _RANDOM_148[4:0]};	// @[lsu.scala:209:16]
        ldq_8_bits_uop_exception = _RANDOM_148[5];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_exc_cause = {_RANDOM_148[31:6], _RANDOM_149, _RANDOM_150[5:0]};	// @[lsu.scala:209:16]
        ldq_8_bits_uop_bypassable = _RANDOM_150[6];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_mem_cmd = _RANDOM_150[11:7];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_mem_size = _RANDOM_150[13:12];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_mem_signed = _RANDOM_150[14];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_is_fence = _RANDOM_150[15];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_is_fencei = _RANDOM_150[16];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_is_amo = _RANDOM_150[17];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_uses_ldq = _RANDOM_150[18];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_uses_stq = _RANDOM_150[19];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_is_sys_pc2epc = _RANDOM_150[20];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_is_unique = _RANDOM_150[21];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_flush_on_commit = _RANDOM_150[22];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_ldst_is_rs1 = _RANDOM_150[23];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_ldst = _RANDOM_150[29:24];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_lrs1 = {_RANDOM_150[31:30], _RANDOM_151[3:0]};	// @[lsu.scala:209:16]
        ldq_8_bits_uop_lrs2 = _RANDOM_151[9:4];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_lrs3 = _RANDOM_151[15:10];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_ldst_val = _RANDOM_151[16];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_dst_rtype = _RANDOM_151[18:17];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_lrs1_rtype = _RANDOM_151[20:19];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_lrs2_rtype = _RANDOM_151[22:21];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_frs3_en = _RANDOM_151[23];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_fp_val = _RANDOM_151[24];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_fp_single = _RANDOM_151[25];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_xcpt_pf_if = _RANDOM_151[26];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_xcpt_ae_if = _RANDOM_151[27];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_xcpt_ma_if = _RANDOM_151[28];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_bp_debug_if = _RANDOM_151[29];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_bp_xcpt_if = _RANDOM_151[30];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_debug_fsrc = {_RANDOM_151[31], _RANDOM_152[0]};	// @[lsu.scala:209:16]
        ldq_8_bits_uop_debug_tsrc = _RANDOM_152[2:1];	// @[lsu.scala:209:16]
        ldq_8_bits_addr_valid = _RANDOM_152[3];	// @[lsu.scala:209:16]
        ldq_8_bits_addr_bits = {_RANDOM_152[31:4], _RANDOM_153[11:0]};	// @[lsu.scala:209:16]
        ldq_8_bits_addr_is_virtual = _RANDOM_153[12];	// @[lsu.scala:209:16]
        ldq_8_bits_addr_is_uncacheable = _RANDOM_153[13];	// @[lsu.scala:209:16]
        ldq_8_bits_executed = _RANDOM_153[14];	// @[lsu.scala:209:16]
        ldq_8_bits_succeeded = _RANDOM_153[15];	// @[lsu.scala:209:16]
        ldq_8_bits_order_fail = _RANDOM_153[16];	// @[lsu.scala:209:16]
        ldq_8_bits_observed = _RANDOM_153[17];	// @[lsu.scala:209:16]
        ldq_8_bits_st_dep_mask = {_RANDOM_153[31:18], _RANDOM_154[9:0]};	// @[lsu.scala:209:16]
        ldq_8_bits_youngest_stq_idx = _RANDOM_154[14:10];	// @[lsu.scala:209:16]
        ldq_8_bits_forward_std_val = _RANDOM_154[15];	// @[lsu.scala:209:16]
        ldq_8_bits_forward_stq_idx = _RANDOM_154[20:16];	// @[lsu.scala:209:16]
        ldq_9_valid = _RANDOM_156[21];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_uopc = _RANDOM_156[28:22];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_inst = {_RANDOM_156[31:29], _RANDOM_157[28:0]};	// @[lsu.scala:209:16]
        ldq_9_bits_uop_debug_inst = {_RANDOM_157[31:29], _RANDOM_158[28:0]};	// @[lsu.scala:209:16]
        ldq_9_bits_uop_is_rvc = _RANDOM_158[29];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_debug_pc = {_RANDOM_158[31:30], _RANDOM_159, _RANDOM_160[5:0]};	// @[lsu.scala:209:16]
        ldq_9_bits_uop_iq_type = _RANDOM_160[8:6];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_fu_code = _RANDOM_160[18:9];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_ctrl_br_type = _RANDOM_160[22:19];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_ctrl_op1_sel = _RANDOM_160[24:23];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_ctrl_op2_sel = _RANDOM_160[27:25];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_ctrl_imm_sel = _RANDOM_160[30:28];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_ctrl_op_fcn = {_RANDOM_160[31], _RANDOM_161[2:0]};	// @[lsu.scala:209:16]
        ldq_9_bits_uop_ctrl_fcn_dw = _RANDOM_161[3];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_ctrl_csr_cmd = _RANDOM_161[6:4];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_ctrl_is_load = _RANDOM_161[7];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_ctrl_is_sta = _RANDOM_161[8];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_ctrl_is_std = _RANDOM_161[9];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_iw_state = _RANDOM_161[11:10];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_iw_p1_poisoned = _RANDOM_161[12];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_iw_p2_poisoned = _RANDOM_161[13];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_is_br = _RANDOM_161[14];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_is_jalr = _RANDOM_161[15];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_is_jal = _RANDOM_161[16];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_is_sfb = _RANDOM_161[17];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_br_mask = {_RANDOM_161[31:18], _RANDOM_162[1:0]};	// @[lsu.scala:209:16]
        ldq_9_bits_uop_br_tag = _RANDOM_162[5:2];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_ftq_idx = _RANDOM_162[10:6];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_edge_inst = _RANDOM_162[11];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_pc_lob = _RANDOM_162[17:12];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_taken = _RANDOM_162[18];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_imm_packed = {_RANDOM_162[31:19], _RANDOM_163[6:0]};	// @[lsu.scala:209:16]
        ldq_9_bits_uop_csr_addr = _RANDOM_163[18:7];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_rob_idx = _RANDOM_163[25:19];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_ldq_idx = _RANDOM_163[30:26];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_stq_idx = {_RANDOM_163[31], _RANDOM_164[3:0]};	// @[lsu.scala:209:16]
        ldq_9_bits_uop_rxq_idx = _RANDOM_164[5:4];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_pdst = _RANDOM_164[12:6];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_prs1 = _RANDOM_164[19:13];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_prs2 = _RANDOM_164[26:20];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_prs3 = {_RANDOM_164[31:27], _RANDOM_165[1:0]};	// @[lsu.scala:209:16]
        ldq_9_bits_uop_ppred = _RANDOM_165[6:2];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_prs1_busy = _RANDOM_165[7];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_prs2_busy = _RANDOM_165[8];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_prs3_busy = _RANDOM_165[9];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_ppred_busy = _RANDOM_165[10];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_stale_pdst = _RANDOM_165[17:11];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_exception = _RANDOM_165[18];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_exc_cause = {_RANDOM_165[31:19], _RANDOM_166, _RANDOM_167[18:0]};	// @[lsu.scala:209:16]
        ldq_9_bits_uop_bypassable = _RANDOM_167[19];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_mem_cmd = _RANDOM_167[24:20];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_mem_size = _RANDOM_167[26:25];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_mem_signed = _RANDOM_167[27];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_is_fence = _RANDOM_167[28];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_is_fencei = _RANDOM_167[29];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_is_amo = _RANDOM_167[30];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_uses_ldq = _RANDOM_167[31];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_uses_stq = _RANDOM_168[0];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_is_sys_pc2epc = _RANDOM_168[1];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_is_unique = _RANDOM_168[2];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_flush_on_commit = _RANDOM_168[3];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_ldst_is_rs1 = _RANDOM_168[4];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_ldst = _RANDOM_168[10:5];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_lrs1 = _RANDOM_168[16:11];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_lrs2 = _RANDOM_168[22:17];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_lrs3 = _RANDOM_168[28:23];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_ldst_val = _RANDOM_168[29];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_dst_rtype = _RANDOM_168[31:30];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_lrs1_rtype = _RANDOM_169[1:0];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_lrs2_rtype = _RANDOM_169[3:2];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_frs3_en = _RANDOM_169[4];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_fp_val = _RANDOM_169[5];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_fp_single = _RANDOM_169[6];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_xcpt_pf_if = _RANDOM_169[7];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_xcpt_ae_if = _RANDOM_169[8];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_xcpt_ma_if = _RANDOM_169[9];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_bp_debug_if = _RANDOM_169[10];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_bp_xcpt_if = _RANDOM_169[11];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_debug_fsrc = _RANDOM_169[13:12];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_debug_tsrc = _RANDOM_169[15:14];	// @[lsu.scala:209:16]
        ldq_9_bits_addr_valid = _RANDOM_169[16];	// @[lsu.scala:209:16]
        ldq_9_bits_addr_bits = {_RANDOM_169[31:17], _RANDOM_170[24:0]};	// @[lsu.scala:209:16]
        ldq_9_bits_addr_is_virtual = _RANDOM_170[25];	// @[lsu.scala:209:16]
        ldq_9_bits_addr_is_uncacheable = _RANDOM_170[26];	// @[lsu.scala:209:16]
        ldq_9_bits_executed = _RANDOM_170[27];	// @[lsu.scala:209:16]
        ldq_9_bits_succeeded = _RANDOM_170[28];	// @[lsu.scala:209:16]
        ldq_9_bits_order_fail = _RANDOM_170[29];	// @[lsu.scala:209:16]
        ldq_9_bits_observed = _RANDOM_170[30];	// @[lsu.scala:209:16]
        ldq_9_bits_st_dep_mask = {_RANDOM_170[31], _RANDOM_171[22:0]};	// @[lsu.scala:209:16]
        ldq_9_bits_youngest_stq_idx = _RANDOM_171[27:23];	// @[lsu.scala:209:16]
        ldq_9_bits_forward_std_val = _RANDOM_171[28];	// @[lsu.scala:209:16]
        ldq_9_bits_forward_stq_idx = {_RANDOM_171[31:29], _RANDOM_172[1:0]};	// @[lsu.scala:209:16]
        ldq_10_valid = _RANDOM_174[2];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_uopc = _RANDOM_174[9:3];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_inst = {_RANDOM_174[31:10], _RANDOM_175[9:0]};	// @[lsu.scala:209:16]
        ldq_10_bits_uop_debug_inst = {_RANDOM_175[31:10], _RANDOM_176[9:0]};	// @[lsu.scala:209:16]
        ldq_10_bits_uop_is_rvc = _RANDOM_176[10];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_debug_pc = {_RANDOM_176[31:11], _RANDOM_177[18:0]};	// @[lsu.scala:209:16]
        ldq_10_bits_uop_iq_type = _RANDOM_177[21:19];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_fu_code = _RANDOM_177[31:22];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_ctrl_br_type = _RANDOM_178[3:0];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_ctrl_op1_sel = _RANDOM_178[5:4];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_ctrl_op2_sel = _RANDOM_178[8:6];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_ctrl_imm_sel = _RANDOM_178[11:9];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_ctrl_op_fcn = _RANDOM_178[15:12];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_ctrl_fcn_dw = _RANDOM_178[16];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_ctrl_csr_cmd = _RANDOM_178[19:17];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_ctrl_is_load = _RANDOM_178[20];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_ctrl_is_sta = _RANDOM_178[21];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_ctrl_is_std = _RANDOM_178[22];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_iw_state = _RANDOM_178[24:23];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_iw_p1_poisoned = _RANDOM_178[25];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_iw_p2_poisoned = _RANDOM_178[26];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_is_br = _RANDOM_178[27];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_is_jalr = _RANDOM_178[28];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_is_jal = _RANDOM_178[29];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_is_sfb = _RANDOM_178[30];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_br_mask = {_RANDOM_178[31], _RANDOM_179[14:0]};	// @[lsu.scala:209:16]
        ldq_10_bits_uop_br_tag = _RANDOM_179[18:15];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_ftq_idx = _RANDOM_179[23:19];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_edge_inst = _RANDOM_179[24];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_pc_lob = _RANDOM_179[30:25];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_taken = _RANDOM_179[31];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_imm_packed = _RANDOM_180[19:0];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_csr_addr = _RANDOM_180[31:20];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_rob_idx = _RANDOM_181[6:0];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_ldq_idx = _RANDOM_181[11:7];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_stq_idx = _RANDOM_181[16:12];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_rxq_idx = _RANDOM_181[18:17];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_pdst = _RANDOM_181[25:19];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_prs1 = {_RANDOM_181[31:26], _RANDOM_182[0]};	// @[lsu.scala:209:16]
        ldq_10_bits_uop_prs2 = _RANDOM_182[7:1];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_prs3 = _RANDOM_182[14:8];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_ppred = _RANDOM_182[19:15];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_prs1_busy = _RANDOM_182[20];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_prs2_busy = _RANDOM_182[21];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_prs3_busy = _RANDOM_182[22];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_ppred_busy = _RANDOM_182[23];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_stale_pdst = _RANDOM_182[30:24];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_exception = _RANDOM_182[31];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_exc_cause = {_RANDOM_183, _RANDOM_184};	// @[lsu.scala:209:16]
        ldq_10_bits_uop_bypassable = _RANDOM_185[0];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_mem_cmd = _RANDOM_185[5:1];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_mem_size = _RANDOM_185[7:6];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_mem_signed = _RANDOM_185[8];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_is_fence = _RANDOM_185[9];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_is_fencei = _RANDOM_185[10];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_is_amo = _RANDOM_185[11];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_uses_ldq = _RANDOM_185[12];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_uses_stq = _RANDOM_185[13];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_is_sys_pc2epc = _RANDOM_185[14];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_is_unique = _RANDOM_185[15];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_flush_on_commit = _RANDOM_185[16];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_ldst_is_rs1 = _RANDOM_185[17];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_ldst = _RANDOM_185[23:18];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_lrs1 = _RANDOM_185[29:24];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_lrs2 = {_RANDOM_185[31:30], _RANDOM_186[3:0]};	// @[lsu.scala:209:16]
        ldq_10_bits_uop_lrs3 = _RANDOM_186[9:4];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_ldst_val = _RANDOM_186[10];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_dst_rtype = _RANDOM_186[12:11];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_lrs1_rtype = _RANDOM_186[14:13];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_lrs2_rtype = _RANDOM_186[16:15];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_frs3_en = _RANDOM_186[17];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_fp_val = _RANDOM_186[18];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_fp_single = _RANDOM_186[19];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_xcpt_pf_if = _RANDOM_186[20];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_xcpt_ae_if = _RANDOM_186[21];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_xcpt_ma_if = _RANDOM_186[22];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_bp_debug_if = _RANDOM_186[23];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_bp_xcpt_if = _RANDOM_186[24];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_debug_fsrc = _RANDOM_186[26:25];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_debug_tsrc = _RANDOM_186[28:27];	// @[lsu.scala:209:16]
        ldq_10_bits_addr_valid = _RANDOM_186[29];	// @[lsu.scala:209:16]
        ldq_10_bits_addr_bits = {_RANDOM_186[31:30], _RANDOM_187, _RANDOM_188[5:0]};	// @[lsu.scala:209:16]
        ldq_10_bits_addr_is_virtual = _RANDOM_188[6];	// @[lsu.scala:209:16]
        ldq_10_bits_addr_is_uncacheable = _RANDOM_188[7];	// @[lsu.scala:209:16]
        ldq_10_bits_executed = _RANDOM_188[8];	// @[lsu.scala:209:16]
        ldq_10_bits_succeeded = _RANDOM_188[9];	// @[lsu.scala:209:16]
        ldq_10_bits_order_fail = _RANDOM_188[10];	// @[lsu.scala:209:16]
        ldq_10_bits_observed = _RANDOM_188[11];	// @[lsu.scala:209:16]
        ldq_10_bits_st_dep_mask = {_RANDOM_188[31:12], _RANDOM_189[3:0]};	// @[lsu.scala:209:16]
        ldq_10_bits_youngest_stq_idx = _RANDOM_189[8:4];	// @[lsu.scala:209:16]
        ldq_10_bits_forward_std_val = _RANDOM_189[9];	// @[lsu.scala:209:16]
        ldq_10_bits_forward_stq_idx = _RANDOM_189[14:10];	// @[lsu.scala:209:16]
        ldq_11_valid = _RANDOM_191[15];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_uopc = _RANDOM_191[22:16];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_inst = {_RANDOM_191[31:23], _RANDOM_192[22:0]};	// @[lsu.scala:209:16]
        ldq_11_bits_uop_debug_inst = {_RANDOM_192[31:23], _RANDOM_193[22:0]};	// @[lsu.scala:209:16]
        ldq_11_bits_uop_is_rvc = _RANDOM_193[23];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_debug_pc = {_RANDOM_193[31:24], _RANDOM_194};	// @[lsu.scala:209:16]
        ldq_11_bits_uop_iq_type = _RANDOM_195[2:0];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_fu_code = _RANDOM_195[12:3];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_ctrl_br_type = _RANDOM_195[16:13];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_ctrl_op1_sel = _RANDOM_195[18:17];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_ctrl_op2_sel = _RANDOM_195[21:19];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_ctrl_imm_sel = _RANDOM_195[24:22];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_ctrl_op_fcn = _RANDOM_195[28:25];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_ctrl_fcn_dw = _RANDOM_195[29];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_ctrl_csr_cmd = {_RANDOM_195[31:30], _RANDOM_196[0]};	// @[lsu.scala:209:16]
        ldq_11_bits_uop_ctrl_is_load = _RANDOM_196[1];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_ctrl_is_sta = _RANDOM_196[2];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_ctrl_is_std = _RANDOM_196[3];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_iw_state = _RANDOM_196[5:4];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_iw_p1_poisoned = _RANDOM_196[6];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_iw_p2_poisoned = _RANDOM_196[7];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_is_br = _RANDOM_196[8];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_is_jalr = _RANDOM_196[9];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_is_jal = _RANDOM_196[10];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_is_sfb = _RANDOM_196[11];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_br_mask = _RANDOM_196[27:12];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_br_tag = _RANDOM_196[31:28];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_ftq_idx = _RANDOM_197[4:0];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_edge_inst = _RANDOM_197[5];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_pc_lob = _RANDOM_197[11:6];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_taken = _RANDOM_197[12];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_imm_packed = {_RANDOM_197[31:13], _RANDOM_198[0]};	// @[lsu.scala:209:16]
        ldq_11_bits_uop_csr_addr = _RANDOM_198[12:1];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_rob_idx = _RANDOM_198[19:13];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_ldq_idx = _RANDOM_198[24:20];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_stq_idx = _RANDOM_198[29:25];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_rxq_idx = _RANDOM_198[31:30];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_pdst = _RANDOM_199[6:0];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_prs1 = _RANDOM_199[13:7];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_prs2 = _RANDOM_199[20:14];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_prs3 = _RANDOM_199[27:21];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_ppred = {_RANDOM_199[31:28], _RANDOM_200[0]};	// @[lsu.scala:209:16]
        ldq_11_bits_uop_prs1_busy = _RANDOM_200[1];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_prs2_busy = _RANDOM_200[2];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_prs3_busy = _RANDOM_200[3];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_ppred_busy = _RANDOM_200[4];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_stale_pdst = _RANDOM_200[11:5];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_exception = _RANDOM_200[12];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_exc_cause = {_RANDOM_200[31:13], _RANDOM_201, _RANDOM_202[12:0]};	// @[lsu.scala:209:16]
        ldq_11_bits_uop_bypassable = _RANDOM_202[13];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_mem_cmd = _RANDOM_202[18:14];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_mem_size = _RANDOM_202[20:19];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_mem_signed = _RANDOM_202[21];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_is_fence = _RANDOM_202[22];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_is_fencei = _RANDOM_202[23];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_is_amo = _RANDOM_202[24];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_uses_ldq = _RANDOM_202[25];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_uses_stq = _RANDOM_202[26];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_is_sys_pc2epc = _RANDOM_202[27];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_is_unique = _RANDOM_202[28];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_flush_on_commit = _RANDOM_202[29];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_ldst_is_rs1 = _RANDOM_202[30];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_ldst = {_RANDOM_202[31], _RANDOM_203[4:0]};	// @[lsu.scala:209:16]
        ldq_11_bits_uop_lrs1 = _RANDOM_203[10:5];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_lrs2 = _RANDOM_203[16:11];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_lrs3 = _RANDOM_203[22:17];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_ldst_val = _RANDOM_203[23];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_dst_rtype = _RANDOM_203[25:24];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_lrs1_rtype = _RANDOM_203[27:26];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_lrs2_rtype = _RANDOM_203[29:28];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_frs3_en = _RANDOM_203[30];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_fp_val = _RANDOM_203[31];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_fp_single = _RANDOM_204[0];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_xcpt_pf_if = _RANDOM_204[1];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_xcpt_ae_if = _RANDOM_204[2];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_xcpt_ma_if = _RANDOM_204[3];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_bp_debug_if = _RANDOM_204[4];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_bp_xcpt_if = _RANDOM_204[5];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_debug_fsrc = _RANDOM_204[7:6];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_debug_tsrc = _RANDOM_204[9:8];	// @[lsu.scala:209:16]
        ldq_11_bits_addr_valid = _RANDOM_204[10];	// @[lsu.scala:209:16]
        ldq_11_bits_addr_bits = {_RANDOM_204[31:11], _RANDOM_205[18:0]};	// @[lsu.scala:209:16]
        ldq_11_bits_addr_is_virtual = _RANDOM_205[19];	// @[lsu.scala:209:16]
        ldq_11_bits_addr_is_uncacheable = _RANDOM_205[20];	// @[lsu.scala:209:16]
        ldq_11_bits_executed = _RANDOM_205[21];	// @[lsu.scala:209:16]
        ldq_11_bits_succeeded = _RANDOM_205[22];	// @[lsu.scala:209:16]
        ldq_11_bits_order_fail = _RANDOM_205[23];	// @[lsu.scala:209:16]
        ldq_11_bits_observed = _RANDOM_205[24];	// @[lsu.scala:209:16]
        ldq_11_bits_st_dep_mask = {_RANDOM_205[31:25], _RANDOM_206[16:0]};	// @[lsu.scala:209:16]
        ldq_11_bits_youngest_stq_idx = _RANDOM_206[21:17];	// @[lsu.scala:209:16]
        ldq_11_bits_forward_std_val = _RANDOM_206[22];	// @[lsu.scala:209:16]
        ldq_11_bits_forward_stq_idx = _RANDOM_206[27:23];	// @[lsu.scala:209:16]
        ldq_12_valid = _RANDOM_208[28];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_uopc = {_RANDOM_208[31:29], _RANDOM_209[3:0]};	// @[lsu.scala:209:16]
        ldq_12_bits_uop_inst = {_RANDOM_209[31:4], _RANDOM_210[3:0]};	// @[lsu.scala:209:16]
        ldq_12_bits_uop_debug_inst = {_RANDOM_210[31:4], _RANDOM_211[3:0]};	// @[lsu.scala:209:16]
        ldq_12_bits_uop_is_rvc = _RANDOM_211[4];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_debug_pc = {_RANDOM_211[31:5], _RANDOM_212[12:0]};	// @[lsu.scala:209:16]
        ldq_12_bits_uop_iq_type = _RANDOM_212[15:13];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_fu_code = _RANDOM_212[25:16];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_ctrl_br_type = _RANDOM_212[29:26];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_ctrl_op1_sel = _RANDOM_212[31:30];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_ctrl_op2_sel = _RANDOM_213[2:0];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_ctrl_imm_sel = _RANDOM_213[5:3];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_ctrl_op_fcn = _RANDOM_213[9:6];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_ctrl_fcn_dw = _RANDOM_213[10];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_ctrl_csr_cmd = _RANDOM_213[13:11];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_ctrl_is_load = _RANDOM_213[14];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_ctrl_is_sta = _RANDOM_213[15];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_ctrl_is_std = _RANDOM_213[16];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_iw_state = _RANDOM_213[18:17];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_iw_p1_poisoned = _RANDOM_213[19];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_iw_p2_poisoned = _RANDOM_213[20];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_is_br = _RANDOM_213[21];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_is_jalr = _RANDOM_213[22];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_is_jal = _RANDOM_213[23];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_is_sfb = _RANDOM_213[24];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_br_mask = {_RANDOM_213[31:25], _RANDOM_214[8:0]};	// @[lsu.scala:209:16]
        ldq_12_bits_uop_br_tag = _RANDOM_214[12:9];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_ftq_idx = _RANDOM_214[17:13];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_edge_inst = _RANDOM_214[18];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_pc_lob = _RANDOM_214[24:19];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_taken = _RANDOM_214[25];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_imm_packed = {_RANDOM_214[31:26], _RANDOM_215[13:0]};	// @[lsu.scala:209:16]
        ldq_12_bits_uop_csr_addr = _RANDOM_215[25:14];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_rob_idx = {_RANDOM_215[31:26], _RANDOM_216[0]};	// @[lsu.scala:209:16]
        ldq_12_bits_uop_ldq_idx = _RANDOM_216[5:1];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_stq_idx = _RANDOM_216[10:6];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_rxq_idx = _RANDOM_216[12:11];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_pdst = _RANDOM_216[19:13];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_prs1 = _RANDOM_216[26:20];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_prs2 = {_RANDOM_216[31:27], _RANDOM_217[1:0]};	// @[lsu.scala:209:16]
        ldq_12_bits_uop_prs3 = _RANDOM_217[8:2];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_ppred = _RANDOM_217[13:9];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_prs1_busy = _RANDOM_217[14];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_prs2_busy = _RANDOM_217[15];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_prs3_busy = _RANDOM_217[16];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_ppred_busy = _RANDOM_217[17];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_stale_pdst = _RANDOM_217[24:18];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_exception = _RANDOM_217[25];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_exc_cause = {_RANDOM_217[31:26], _RANDOM_218, _RANDOM_219[25:0]};	// @[lsu.scala:209:16]
        ldq_12_bits_uop_bypassable = _RANDOM_219[26];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_mem_cmd = _RANDOM_219[31:27];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_mem_size = _RANDOM_220[1:0];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_mem_signed = _RANDOM_220[2];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_is_fence = _RANDOM_220[3];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_is_fencei = _RANDOM_220[4];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_is_amo = _RANDOM_220[5];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_uses_ldq = _RANDOM_220[6];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_uses_stq = _RANDOM_220[7];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_is_sys_pc2epc = _RANDOM_220[8];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_is_unique = _RANDOM_220[9];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_flush_on_commit = _RANDOM_220[10];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_ldst_is_rs1 = _RANDOM_220[11];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_ldst = _RANDOM_220[17:12];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_lrs1 = _RANDOM_220[23:18];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_lrs2 = _RANDOM_220[29:24];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_lrs3 = {_RANDOM_220[31:30], _RANDOM_221[3:0]};	// @[lsu.scala:209:16]
        ldq_12_bits_uop_ldst_val = _RANDOM_221[4];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_dst_rtype = _RANDOM_221[6:5];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_lrs1_rtype = _RANDOM_221[8:7];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_lrs2_rtype = _RANDOM_221[10:9];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_frs3_en = _RANDOM_221[11];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_fp_val = _RANDOM_221[12];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_fp_single = _RANDOM_221[13];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_xcpt_pf_if = _RANDOM_221[14];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_xcpt_ae_if = _RANDOM_221[15];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_xcpt_ma_if = _RANDOM_221[16];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_bp_debug_if = _RANDOM_221[17];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_bp_xcpt_if = _RANDOM_221[18];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_debug_fsrc = _RANDOM_221[20:19];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_debug_tsrc = _RANDOM_221[22:21];	// @[lsu.scala:209:16]
        ldq_12_bits_addr_valid = _RANDOM_221[23];	// @[lsu.scala:209:16]
        ldq_12_bits_addr_bits = {_RANDOM_221[31:24], _RANDOM_222};	// @[lsu.scala:209:16]
        ldq_12_bits_addr_is_virtual = _RANDOM_223[0];	// @[lsu.scala:209:16]
        ldq_12_bits_addr_is_uncacheable = _RANDOM_223[1];	// @[lsu.scala:209:16]
        ldq_12_bits_executed = _RANDOM_223[2];	// @[lsu.scala:209:16]
        ldq_12_bits_succeeded = _RANDOM_223[3];	// @[lsu.scala:209:16]
        ldq_12_bits_order_fail = _RANDOM_223[4];	// @[lsu.scala:209:16]
        ldq_12_bits_observed = _RANDOM_223[5];	// @[lsu.scala:209:16]
        ldq_12_bits_st_dep_mask = _RANDOM_223[29:6];	// @[lsu.scala:209:16]
        ldq_12_bits_youngest_stq_idx = {_RANDOM_223[31:30], _RANDOM_224[2:0]};	// @[lsu.scala:209:16]
        ldq_12_bits_forward_std_val = _RANDOM_224[3];	// @[lsu.scala:209:16]
        ldq_12_bits_forward_stq_idx = _RANDOM_224[8:4];	// @[lsu.scala:209:16]
        ldq_13_valid = _RANDOM_226[9];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_uopc = _RANDOM_226[16:10];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_inst = {_RANDOM_226[31:17], _RANDOM_227[16:0]};	// @[lsu.scala:209:16]
        ldq_13_bits_uop_debug_inst = {_RANDOM_227[31:17], _RANDOM_228[16:0]};	// @[lsu.scala:209:16]
        ldq_13_bits_uop_is_rvc = _RANDOM_228[17];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_debug_pc = {_RANDOM_228[31:18], _RANDOM_229[25:0]};	// @[lsu.scala:209:16]
        ldq_13_bits_uop_iq_type = _RANDOM_229[28:26];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_fu_code = {_RANDOM_229[31:29], _RANDOM_230[6:0]};	// @[lsu.scala:209:16]
        ldq_13_bits_uop_ctrl_br_type = _RANDOM_230[10:7];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_ctrl_op1_sel = _RANDOM_230[12:11];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_ctrl_op2_sel = _RANDOM_230[15:13];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_ctrl_imm_sel = _RANDOM_230[18:16];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_ctrl_op_fcn = _RANDOM_230[22:19];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_ctrl_fcn_dw = _RANDOM_230[23];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_ctrl_csr_cmd = _RANDOM_230[26:24];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_ctrl_is_load = _RANDOM_230[27];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_ctrl_is_sta = _RANDOM_230[28];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_ctrl_is_std = _RANDOM_230[29];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_iw_state = _RANDOM_230[31:30];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_iw_p1_poisoned = _RANDOM_231[0];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_iw_p2_poisoned = _RANDOM_231[1];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_is_br = _RANDOM_231[2];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_is_jalr = _RANDOM_231[3];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_is_jal = _RANDOM_231[4];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_is_sfb = _RANDOM_231[5];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_br_mask = _RANDOM_231[21:6];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_br_tag = _RANDOM_231[25:22];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_ftq_idx = _RANDOM_231[30:26];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_edge_inst = _RANDOM_231[31];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_pc_lob = _RANDOM_232[5:0];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_taken = _RANDOM_232[6];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_imm_packed = _RANDOM_232[26:7];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_csr_addr = {_RANDOM_232[31:27], _RANDOM_233[6:0]};	// @[lsu.scala:209:16]
        ldq_13_bits_uop_rob_idx = _RANDOM_233[13:7];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_ldq_idx = _RANDOM_233[18:14];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_stq_idx = _RANDOM_233[23:19];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_rxq_idx = _RANDOM_233[25:24];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_pdst = {_RANDOM_233[31:26], _RANDOM_234[0]};	// @[lsu.scala:209:16]
        ldq_13_bits_uop_prs1 = _RANDOM_234[7:1];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_prs2 = _RANDOM_234[14:8];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_prs3 = _RANDOM_234[21:15];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_ppred = _RANDOM_234[26:22];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_prs1_busy = _RANDOM_234[27];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_prs2_busy = _RANDOM_234[28];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_prs3_busy = _RANDOM_234[29];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_ppred_busy = _RANDOM_234[30];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_stale_pdst = {_RANDOM_234[31], _RANDOM_235[5:0]};	// @[lsu.scala:209:16]
        ldq_13_bits_uop_exception = _RANDOM_235[6];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_exc_cause = {_RANDOM_235[31:7], _RANDOM_236, _RANDOM_237[6:0]};	// @[lsu.scala:209:16]
        ldq_13_bits_uop_bypassable = _RANDOM_237[7];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_mem_cmd = _RANDOM_237[12:8];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_mem_size = _RANDOM_237[14:13];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_mem_signed = _RANDOM_237[15];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_is_fence = _RANDOM_237[16];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_is_fencei = _RANDOM_237[17];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_is_amo = _RANDOM_237[18];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_uses_ldq = _RANDOM_237[19];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_uses_stq = _RANDOM_237[20];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_is_sys_pc2epc = _RANDOM_237[21];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_is_unique = _RANDOM_237[22];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_flush_on_commit = _RANDOM_237[23];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_ldst_is_rs1 = _RANDOM_237[24];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_ldst = _RANDOM_237[30:25];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_lrs1 = {_RANDOM_237[31], _RANDOM_238[4:0]};	// @[lsu.scala:209:16]
        ldq_13_bits_uop_lrs2 = _RANDOM_238[10:5];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_lrs3 = _RANDOM_238[16:11];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_ldst_val = _RANDOM_238[17];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_dst_rtype = _RANDOM_238[19:18];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_lrs1_rtype = _RANDOM_238[21:20];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_lrs2_rtype = _RANDOM_238[23:22];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_frs3_en = _RANDOM_238[24];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_fp_val = _RANDOM_238[25];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_fp_single = _RANDOM_238[26];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_xcpt_pf_if = _RANDOM_238[27];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_xcpt_ae_if = _RANDOM_238[28];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_xcpt_ma_if = _RANDOM_238[29];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_bp_debug_if = _RANDOM_238[30];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_bp_xcpt_if = _RANDOM_238[31];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_debug_fsrc = _RANDOM_239[1:0];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_debug_tsrc = _RANDOM_239[3:2];	// @[lsu.scala:209:16]
        ldq_13_bits_addr_valid = _RANDOM_239[4];	// @[lsu.scala:209:16]
        ldq_13_bits_addr_bits = {_RANDOM_239[31:5], _RANDOM_240[12:0]};	// @[lsu.scala:209:16]
        ldq_13_bits_addr_is_virtual = _RANDOM_240[13];	// @[lsu.scala:209:16]
        ldq_13_bits_addr_is_uncacheable = _RANDOM_240[14];	// @[lsu.scala:209:16]
        ldq_13_bits_executed = _RANDOM_240[15];	// @[lsu.scala:209:16]
        ldq_13_bits_succeeded = _RANDOM_240[16];	// @[lsu.scala:209:16]
        ldq_13_bits_order_fail = _RANDOM_240[17];	// @[lsu.scala:209:16]
        ldq_13_bits_observed = _RANDOM_240[18];	// @[lsu.scala:209:16]
        ldq_13_bits_st_dep_mask = {_RANDOM_240[31:19], _RANDOM_241[10:0]};	// @[lsu.scala:209:16]
        ldq_13_bits_youngest_stq_idx = _RANDOM_241[15:11];	// @[lsu.scala:209:16]
        ldq_13_bits_forward_std_val = _RANDOM_241[16];	// @[lsu.scala:209:16]
        ldq_13_bits_forward_stq_idx = _RANDOM_241[21:17];	// @[lsu.scala:209:16]
        ldq_14_valid = _RANDOM_243[22];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_uopc = _RANDOM_243[29:23];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_inst = {_RANDOM_243[31:30], _RANDOM_244[29:0]};	// @[lsu.scala:209:16]
        ldq_14_bits_uop_debug_inst = {_RANDOM_244[31:30], _RANDOM_245[29:0]};	// @[lsu.scala:209:16]
        ldq_14_bits_uop_is_rvc = _RANDOM_245[30];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_debug_pc = {_RANDOM_245[31], _RANDOM_246, _RANDOM_247[6:0]};	// @[lsu.scala:209:16]
        ldq_14_bits_uop_iq_type = _RANDOM_247[9:7];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_fu_code = _RANDOM_247[19:10];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_ctrl_br_type = _RANDOM_247[23:20];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_ctrl_op1_sel = _RANDOM_247[25:24];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_ctrl_op2_sel = _RANDOM_247[28:26];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_ctrl_imm_sel = _RANDOM_247[31:29];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_ctrl_op_fcn = _RANDOM_248[3:0];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_ctrl_fcn_dw = _RANDOM_248[4];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_ctrl_csr_cmd = _RANDOM_248[7:5];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_ctrl_is_load = _RANDOM_248[8];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_ctrl_is_sta = _RANDOM_248[9];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_ctrl_is_std = _RANDOM_248[10];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_iw_state = _RANDOM_248[12:11];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_iw_p1_poisoned = _RANDOM_248[13];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_iw_p2_poisoned = _RANDOM_248[14];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_is_br = _RANDOM_248[15];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_is_jalr = _RANDOM_248[16];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_is_jal = _RANDOM_248[17];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_is_sfb = _RANDOM_248[18];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_br_mask = {_RANDOM_248[31:19], _RANDOM_249[2:0]};	// @[lsu.scala:209:16]
        ldq_14_bits_uop_br_tag = _RANDOM_249[6:3];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_ftq_idx = _RANDOM_249[11:7];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_edge_inst = _RANDOM_249[12];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_pc_lob = _RANDOM_249[18:13];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_taken = _RANDOM_249[19];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_imm_packed = {_RANDOM_249[31:20], _RANDOM_250[7:0]};	// @[lsu.scala:209:16]
        ldq_14_bits_uop_csr_addr = _RANDOM_250[19:8];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_rob_idx = _RANDOM_250[26:20];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_ldq_idx = _RANDOM_250[31:27];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_stq_idx = _RANDOM_251[4:0];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_rxq_idx = _RANDOM_251[6:5];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_pdst = _RANDOM_251[13:7];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_prs1 = _RANDOM_251[20:14];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_prs2 = _RANDOM_251[27:21];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_prs3 = {_RANDOM_251[31:28], _RANDOM_252[2:0]};	// @[lsu.scala:209:16]
        ldq_14_bits_uop_ppred = _RANDOM_252[7:3];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_prs1_busy = _RANDOM_252[8];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_prs2_busy = _RANDOM_252[9];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_prs3_busy = _RANDOM_252[10];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_ppred_busy = _RANDOM_252[11];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_stale_pdst = _RANDOM_252[18:12];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_exception = _RANDOM_252[19];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_exc_cause = {_RANDOM_252[31:20], _RANDOM_253, _RANDOM_254[19:0]};	// @[lsu.scala:209:16]
        ldq_14_bits_uop_bypassable = _RANDOM_254[20];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_mem_cmd = _RANDOM_254[25:21];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_mem_size = _RANDOM_254[27:26];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_mem_signed = _RANDOM_254[28];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_is_fence = _RANDOM_254[29];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_is_fencei = _RANDOM_254[30];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_is_amo = _RANDOM_254[31];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_uses_ldq = _RANDOM_255[0];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_uses_stq = _RANDOM_255[1];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_is_sys_pc2epc = _RANDOM_255[2];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_is_unique = _RANDOM_255[3];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_flush_on_commit = _RANDOM_255[4];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_ldst_is_rs1 = _RANDOM_255[5];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_ldst = _RANDOM_255[11:6];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_lrs1 = _RANDOM_255[17:12];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_lrs2 = _RANDOM_255[23:18];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_lrs3 = _RANDOM_255[29:24];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_ldst_val = _RANDOM_255[30];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_dst_rtype = {_RANDOM_255[31], _RANDOM_256[0]};	// @[lsu.scala:209:16]
        ldq_14_bits_uop_lrs1_rtype = _RANDOM_256[2:1];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_lrs2_rtype = _RANDOM_256[4:3];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_frs3_en = _RANDOM_256[5];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_fp_val = _RANDOM_256[6];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_fp_single = _RANDOM_256[7];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_xcpt_pf_if = _RANDOM_256[8];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_xcpt_ae_if = _RANDOM_256[9];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_xcpt_ma_if = _RANDOM_256[10];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_bp_debug_if = _RANDOM_256[11];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_bp_xcpt_if = _RANDOM_256[12];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_debug_fsrc = _RANDOM_256[14:13];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_debug_tsrc = _RANDOM_256[16:15];	// @[lsu.scala:209:16]
        ldq_14_bits_addr_valid = _RANDOM_256[17];	// @[lsu.scala:209:16]
        ldq_14_bits_addr_bits = {_RANDOM_256[31:18], _RANDOM_257[25:0]};	// @[lsu.scala:209:16]
        ldq_14_bits_addr_is_virtual = _RANDOM_257[26];	// @[lsu.scala:209:16]
        ldq_14_bits_addr_is_uncacheable = _RANDOM_257[27];	// @[lsu.scala:209:16]
        ldq_14_bits_executed = _RANDOM_257[28];	// @[lsu.scala:209:16]
        ldq_14_bits_succeeded = _RANDOM_257[29];	// @[lsu.scala:209:16]
        ldq_14_bits_order_fail = _RANDOM_257[30];	// @[lsu.scala:209:16]
        ldq_14_bits_observed = _RANDOM_257[31];	// @[lsu.scala:209:16]
        ldq_14_bits_st_dep_mask = _RANDOM_258[23:0];	// @[lsu.scala:209:16]
        ldq_14_bits_youngest_stq_idx = _RANDOM_258[28:24];	// @[lsu.scala:209:16]
        ldq_14_bits_forward_std_val = _RANDOM_258[29];	// @[lsu.scala:209:16]
        ldq_14_bits_forward_stq_idx = {_RANDOM_258[31:30], _RANDOM_259[2:0]};	// @[lsu.scala:209:16]
        ldq_15_valid = _RANDOM_261[3];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_uopc = _RANDOM_261[10:4];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_inst = {_RANDOM_261[31:11], _RANDOM_262[10:0]};	// @[lsu.scala:209:16]
        ldq_15_bits_uop_debug_inst = {_RANDOM_262[31:11], _RANDOM_263[10:0]};	// @[lsu.scala:209:16]
        ldq_15_bits_uop_is_rvc = _RANDOM_263[11];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_debug_pc = {_RANDOM_263[31:12], _RANDOM_264[19:0]};	// @[lsu.scala:209:16]
        ldq_15_bits_uop_iq_type = _RANDOM_264[22:20];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_fu_code = {_RANDOM_264[31:23], _RANDOM_265[0]};	// @[lsu.scala:209:16]
        ldq_15_bits_uop_ctrl_br_type = _RANDOM_265[4:1];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_ctrl_op1_sel = _RANDOM_265[6:5];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_ctrl_op2_sel = _RANDOM_265[9:7];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_ctrl_imm_sel = _RANDOM_265[12:10];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_ctrl_op_fcn = _RANDOM_265[16:13];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_ctrl_fcn_dw = _RANDOM_265[17];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_ctrl_csr_cmd = _RANDOM_265[20:18];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_ctrl_is_load = _RANDOM_265[21];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_ctrl_is_sta = _RANDOM_265[22];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_ctrl_is_std = _RANDOM_265[23];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_iw_state = _RANDOM_265[25:24];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_iw_p1_poisoned = _RANDOM_265[26];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_iw_p2_poisoned = _RANDOM_265[27];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_is_br = _RANDOM_265[28];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_is_jalr = _RANDOM_265[29];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_is_jal = _RANDOM_265[30];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_is_sfb = _RANDOM_265[31];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_br_mask = _RANDOM_266[15:0];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_br_tag = _RANDOM_266[19:16];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_ftq_idx = _RANDOM_266[24:20];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_edge_inst = _RANDOM_266[25];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_pc_lob = _RANDOM_266[31:26];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_taken = _RANDOM_267[0];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_imm_packed = _RANDOM_267[20:1];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_csr_addr = {_RANDOM_267[31:21], _RANDOM_268[0]};	// @[lsu.scala:209:16]
        ldq_15_bits_uop_rob_idx = _RANDOM_268[7:1];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_ldq_idx = _RANDOM_268[12:8];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_stq_idx = _RANDOM_268[17:13];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_rxq_idx = _RANDOM_268[19:18];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_pdst = _RANDOM_268[26:20];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_prs1 = {_RANDOM_268[31:27], _RANDOM_269[1:0]};	// @[lsu.scala:209:16]
        ldq_15_bits_uop_prs2 = _RANDOM_269[8:2];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_prs3 = _RANDOM_269[15:9];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_ppred = _RANDOM_269[20:16];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_prs1_busy = _RANDOM_269[21];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_prs2_busy = _RANDOM_269[22];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_prs3_busy = _RANDOM_269[23];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_ppred_busy = _RANDOM_269[24];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_stale_pdst = _RANDOM_269[31:25];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_exception = _RANDOM_270[0];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_exc_cause = {_RANDOM_270[31:1], _RANDOM_271, _RANDOM_272[0]};	// @[lsu.scala:209:16]
        ldq_15_bits_uop_bypassable = _RANDOM_272[1];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_mem_cmd = _RANDOM_272[6:2];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_mem_size = _RANDOM_272[8:7];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_mem_signed = _RANDOM_272[9];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_is_fence = _RANDOM_272[10];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_is_fencei = _RANDOM_272[11];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_is_amo = _RANDOM_272[12];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_uses_ldq = _RANDOM_272[13];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_uses_stq = _RANDOM_272[14];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_is_sys_pc2epc = _RANDOM_272[15];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_is_unique = _RANDOM_272[16];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_flush_on_commit = _RANDOM_272[17];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_ldst_is_rs1 = _RANDOM_272[18];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_ldst = _RANDOM_272[24:19];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_lrs1 = _RANDOM_272[30:25];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_lrs2 = {_RANDOM_272[31], _RANDOM_273[4:0]};	// @[lsu.scala:209:16]
        ldq_15_bits_uop_lrs3 = _RANDOM_273[10:5];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_ldst_val = _RANDOM_273[11];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_dst_rtype = _RANDOM_273[13:12];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_lrs1_rtype = _RANDOM_273[15:14];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_lrs2_rtype = _RANDOM_273[17:16];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_frs3_en = _RANDOM_273[18];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_fp_val = _RANDOM_273[19];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_fp_single = _RANDOM_273[20];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_xcpt_pf_if = _RANDOM_273[21];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_xcpt_ae_if = _RANDOM_273[22];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_xcpt_ma_if = _RANDOM_273[23];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_bp_debug_if = _RANDOM_273[24];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_bp_xcpt_if = _RANDOM_273[25];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_debug_fsrc = _RANDOM_273[27:26];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_debug_tsrc = _RANDOM_273[29:28];	// @[lsu.scala:209:16]
        ldq_15_bits_addr_valid = _RANDOM_273[30];	// @[lsu.scala:209:16]
        ldq_15_bits_addr_bits = {_RANDOM_273[31], _RANDOM_274, _RANDOM_275[6:0]};	// @[lsu.scala:209:16]
        ldq_15_bits_addr_is_virtual = _RANDOM_275[7];	// @[lsu.scala:209:16]
        ldq_15_bits_addr_is_uncacheable = _RANDOM_275[8];	// @[lsu.scala:209:16]
        ldq_15_bits_executed = _RANDOM_275[9];	// @[lsu.scala:209:16]
        ldq_15_bits_succeeded = _RANDOM_275[10];	// @[lsu.scala:209:16]
        ldq_15_bits_order_fail = _RANDOM_275[11];	// @[lsu.scala:209:16]
        ldq_15_bits_observed = _RANDOM_275[12];	// @[lsu.scala:209:16]
        ldq_15_bits_st_dep_mask = {_RANDOM_275[31:13], _RANDOM_276[4:0]};	// @[lsu.scala:209:16]
        ldq_15_bits_youngest_stq_idx = _RANDOM_276[9:5];	// @[lsu.scala:209:16]
        ldq_15_bits_forward_std_val = _RANDOM_276[10];	// @[lsu.scala:209:16]
        ldq_15_bits_forward_stq_idx = _RANDOM_276[15:11];	// @[lsu.scala:209:16]
        ldq_16_valid = _RANDOM_278[16];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_uopc = _RANDOM_278[23:17];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_inst = {_RANDOM_278[31:24], _RANDOM_279[23:0]};	// @[lsu.scala:209:16]
        ldq_16_bits_uop_debug_inst = {_RANDOM_279[31:24], _RANDOM_280[23:0]};	// @[lsu.scala:209:16]
        ldq_16_bits_uop_is_rvc = _RANDOM_280[24];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_debug_pc = {_RANDOM_280[31:25], _RANDOM_281, _RANDOM_282[0]};	// @[lsu.scala:209:16]
        ldq_16_bits_uop_iq_type = _RANDOM_282[3:1];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_fu_code = _RANDOM_282[13:4];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_ctrl_br_type = _RANDOM_282[17:14];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_ctrl_op1_sel = _RANDOM_282[19:18];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_ctrl_op2_sel = _RANDOM_282[22:20];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_ctrl_imm_sel = _RANDOM_282[25:23];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_ctrl_op_fcn = _RANDOM_282[29:26];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_ctrl_fcn_dw = _RANDOM_282[30];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_ctrl_csr_cmd = {_RANDOM_282[31], _RANDOM_283[1:0]};	// @[lsu.scala:209:16]
        ldq_16_bits_uop_ctrl_is_load = _RANDOM_283[2];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_ctrl_is_sta = _RANDOM_283[3];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_ctrl_is_std = _RANDOM_283[4];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_iw_state = _RANDOM_283[6:5];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_iw_p1_poisoned = _RANDOM_283[7];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_iw_p2_poisoned = _RANDOM_283[8];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_is_br = _RANDOM_283[9];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_is_jalr = _RANDOM_283[10];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_is_jal = _RANDOM_283[11];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_is_sfb = _RANDOM_283[12];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_br_mask = _RANDOM_283[28:13];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_br_tag = {_RANDOM_283[31:29], _RANDOM_284[0]};	// @[lsu.scala:209:16]
        ldq_16_bits_uop_ftq_idx = _RANDOM_284[5:1];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_edge_inst = _RANDOM_284[6];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_pc_lob = _RANDOM_284[12:7];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_taken = _RANDOM_284[13];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_imm_packed = {_RANDOM_284[31:14], _RANDOM_285[1:0]};	// @[lsu.scala:209:16]
        ldq_16_bits_uop_csr_addr = _RANDOM_285[13:2];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_rob_idx = _RANDOM_285[20:14];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_ldq_idx = _RANDOM_285[25:21];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_stq_idx = _RANDOM_285[30:26];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_rxq_idx = {_RANDOM_285[31], _RANDOM_286[0]};	// @[lsu.scala:209:16]
        ldq_16_bits_uop_pdst = _RANDOM_286[7:1];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_prs1 = _RANDOM_286[14:8];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_prs2 = _RANDOM_286[21:15];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_prs3 = _RANDOM_286[28:22];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_ppred = {_RANDOM_286[31:29], _RANDOM_287[1:0]};	// @[lsu.scala:209:16]
        ldq_16_bits_uop_prs1_busy = _RANDOM_287[2];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_prs2_busy = _RANDOM_287[3];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_prs3_busy = _RANDOM_287[4];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_ppred_busy = _RANDOM_287[5];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_stale_pdst = _RANDOM_287[12:6];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_exception = _RANDOM_287[13];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_exc_cause = {_RANDOM_287[31:14], _RANDOM_288, _RANDOM_289[13:0]};	// @[lsu.scala:209:16]
        ldq_16_bits_uop_bypassable = _RANDOM_289[14];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_mem_cmd = _RANDOM_289[19:15];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_mem_size = _RANDOM_289[21:20];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_mem_signed = _RANDOM_289[22];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_is_fence = _RANDOM_289[23];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_is_fencei = _RANDOM_289[24];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_is_amo = _RANDOM_289[25];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_uses_ldq = _RANDOM_289[26];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_uses_stq = _RANDOM_289[27];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_is_sys_pc2epc = _RANDOM_289[28];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_is_unique = _RANDOM_289[29];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_flush_on_commit = _RANDOM_289[30];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_ldst_is_rs1 = _RANDOM_289[31];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_ldst = _RANDOM_290[5:0];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_lrs1 = _RANDOM_290[11:6];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_lrs2 = _RANDOM_290[17:12];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_lrs3 = _RANDOM_290[23:18];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_ldst_val = _RANDOM_290[24];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_dst_rtype = _RANDOM_290[26:25];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_lrs1_rtype = _RANDOM_290[28:27];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_lrs2_rtype = _RANDOM_290[30:29];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_frs3_en = _RANDOM_290[31];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_fp_val = _RANDOM_291[0];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_fp_single = _RANDOM_291[1];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_xcpt_pf_if = _RANDOM_291[2];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_xcpt_ae_if = _RANDOM_291[3];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_xcpt_ma_if = _RANDOM_291[4];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_bp_debug_if = _RANDOM_291[5];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_bp_xcpt_if = _RANDOM_291[6];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_debug_fsrc = _RANDOM_291[8:7];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_debug_tsrc = _RANDOM_291[10:9];	// @[lsu.scala:209:16]
        ldq_16_bits_addr_valid = _RANDOM_291[11];	// @[lsu.scala:209:16]
        ldq_16_bits_addr_bits = {_RANDOM_291[31:12], _RANDOM_292[19:0]};	// @[lsu.scala:209:16]
        ldq_16_bits_addr_is_virtual = _RANDOM_292[20];	// @[lsu.scala:209:16]
        ldq_16_bits_addr_is_uncacheable = _RANDOM_292[21];	// @[lsu.scala:209:16]
        ldq_16_bits_executed = _RANDOM_292[22];	// @[lsu.scala:209:16]
        ldq_16_bits_succeeded = _RANDOM_292[23];	// @[lsu.scala:209:16]
        ldq_16_bits_order_fail = _RANDOM_292[24];	// @[lsu.scala:209:16]
        ldq_16_bits_observed = _RANDOM_292[25];	// @[lsu.scala:209:16]
        ldq_16_bits_st_dep_mask = {_RANDOM_292[31:26], _RANDOM_293[17:0]};	// @[lsu.scala:209:16]
        ldq_16_bits_youngest_stq_idx = _RANDOM_293[22:18];	// @[lsu.scala:209:16]
        ldq_16_bits_forward_std_val = _RANDOM_293[23];	// @[lsu.scala:209:16]
        ldq_16_bits_forward_stq_idx = _RANDOM_293[28:24];	// @[lsu.scala:209:16]
        ldq_17_valid = _RANDOM_295[29];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_uopc = {_RANDOM_295[31:30], _RANDOM_296[4:0]};	// @[lsu.scala:209:16]
        ldq_17_bits_uop_inst = {_RANDOM_296[31:5], _RANDOM_297[4:0]};	// @[lsu.scala:209:16]
        ldq_17_bits_uop_debug_inst = {_RANDOM_297[31:5], _RANDOM_298[4:0]};	// @[lsu.scala:209:16]
        ldq_17_bits_uop_is_rvc = _RANDOM_298[5];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_debug_pc = {_RANDOM_298[31:6], _RANDOM_299[13:0]};	// @[lsu.scala:209:16]
        ldq_17_bits_uop_iq_type = _RANDOM_299[16:14];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_fu_code = _RANDOM_299[26:17];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_ctrl_br_type = _RANDOM_299[30:27];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_ctrl_op1_sel = {_RANDOM_299[31], _RANDOM_300[0]};	// @[lsu.scala:209:16]
        ldq_17_bits_uop_ctrl_op2_sel = _RANDOM_300[3:1];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_ctrl_imm_sel = _RANDOM_300[6:4];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_ctrl_op_fcn = _RANDOM_300[10:7];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_ctrl_fcn_dw = _RANDOM_300[11];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_ctrl_csr_cmd = _RANDOM_300[14:12];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_ctrl_is_load = _RANDOM_300[15];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_ctrl_is_sta = _RANDOM_300[16];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_ctrl_is_std = _RANDOM_300[17];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_iw_state = _RANDOM_300[19:18];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_iw_p1_poisoned = _RANDOM_300[20];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_iw_p2_poisoned = _RANDOM_300[21];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_is_br = _RANDOM_300[22];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_is_jalr = _RANDOM_300[23];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_is_jal = _RANDOM_300[24];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_is_sfb = _RANDOM_300[25];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_br_mask = {_RANDOM_300[31:26], _RANDOM_301[9:0]};	// @[lsu.scala:209:16]
        ldq_17_bits_uop_br_tag = _RANDOM_301[13:10];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_ftq_idx = _RANDOM_301[18:14];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_edge_inst = _RANDOM_301[19];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_pc_lob = _RANDOM_301[25:20];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_taken = _RANDOM_301[26];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_imm_packed = {_RANDOM_301[31:27], _RANDOM_302[14:0]};	// @[lsu.scala:209:16]
        ldq_17_bits_uop_csr_addr = _RANDOM_302[26:15];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_rob_idx = {_RANDOM_302[31:27], _RANDOM_303[1:0]};	// @[lsu.scala:209:16]
        ldq_17_bits_uop_ldq_idx = _RANDOM_303[6:2];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_stq_idx = _RANDOM_303[11:7];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_rxq_idx = _RANDOM_303[13:12];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_pdst = _RANDOM_303[20:14];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_prs1 = _RANDOM_303[27:21];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_prs2 = {_RANDOM_303[31:28], _RANDOM_304[2:0]};	// @[lsu.scala:209:16]
        ldq_17_bits_uop_prs3 = _RANDOM_304[9:3];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_ppred = _RANDOM_304[14:10];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_prs1_busy = _RANDOM_304[15];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_prs2_busy = _RANDOM_304[16];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_prs3_busy = _RANDOM_304[17];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_ppred_busy = _RANDOM_304[18];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_stale_pdst = _RANDOM_304[25:19];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_exception = _RANDOM_304[26];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_exc_cause = {_RANDOM_304[31:27], _RANDOM_305, _RANDOM_306[26:0]};	// @[lsu.scala:209:16]
        ldq_17_bits_uop_bypassable = _RANDOM_306[27];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_mem_cmd = {_RANDOM_306[31:28], _RANDOM_307[0]};	// @[lsu.scala:209:16]
        ldq_17_bits_uop_mem_size = _RANDOM_307[2:1];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_mem_signed = _RANDOM_307[3];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_is_fence = _RANDOM_307[4];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_is_fencei = _RANDOM_307[5];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_is_amo = _RANDOM_307[6];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_uses_ldq = _RANDOM_307[7];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_uses_stq = _RANDOM_307[8];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_is_sys_pc2epc = _RANDOM_307[9];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_is_unique = _RANDOM_307[10];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_flush_on_commit = _RANDOM_307[11];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_ldst_is_rs1 = _RANDOM_307[12];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_ldst = _RANDOM_307[18:13];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_lrs1 = _RANDOM_307[24:19];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_lrs2 = _RANDOM_307[30:25];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_lrs3 = {_RANDOM_307[31], _RANDOM_308[4:0]};	// @[lsu.scala:209:16]
        ldq_17_bits_uop_ldst_val = _RANDOM_308[5];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_dst_rtype = _RANDOM_308[7:6];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_lrs1_rtype = _RANDOM_308[9:8];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_lrs2_rtype = _RANDOM_308[11:10];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_frs3_en = _RANDOM_308[12];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_fp_val = _RANDOM_308[13];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_fp_single = _RANDOM_308[14];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_xcpt_pf_if = _RANDOM_308[15];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_xcpt_ae_if = _RANDOM_308[16];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_xcpt_ma_if = _RANDOM_308[17];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_bp_debug_if = _RANDOM_308[18];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_bp_xcpt_if = _RANDOM_308[19];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_debug_fsrc = _RANDOM_308[21:20];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_debug_tsrc = _RANDOM_308[23:22];	// @[lsu.scala:209:16]
        ldq_17_bits_addr_valid = _RANDOM_308[24];	// @[lsu.scala:209:16]
        ldq_17_bits_addr_bits = {_RANDOM_308[31:25], _RANDOM_309, _RANDOM_310[0]};	// @[lsu.scala:209:16]
        ldq_17_bits_addr_is_virtual = _RANDOM_310[1];	// @[lsu.scala:209:16]
        ldq_17_bits_addr_is_uncacheable = _RANDOM_310[2];	// @[lsu.scala:209:16]
        ldq_17_bits_executed = _RANDOM_310[3];	// @[lsu.scala:209:16]
        ldq_17_bits_succeeded = _RANDOM_310[4];	// @[lsu.scala:209:16]
        ldq_17_bits_order_fail = _RANDOM_310[5];	// @[lsu.scala:209:16]
        ldq_17_bits_observed = _RANDOM_310[6];	// @[lsu.scala:209:16]
        ldq_17_bits_st_dep_mask = _RANDOM_310[30:7];	// @[lsu.scala:209:16]
        ldq_17_bits_youngest_stq_idx = {_RANDOM_310[31], _RANDOM_311[3:0]};	// @[lsu.scala:209:16]
        ldq_17_bits_forward_std_val = _RANDOM_311[4];	// @[lsu.scala:209:16]
        ldq_17_bits_forward_stq_idx = _RANDOM_311[9:5];	// @[lsu.scala:209:16]
        ldq_18_valid = _RANDOM_313[10];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_uopc = _RANDOM_313[17:11];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_inst = {_RANDOM_313[31:18], _RANDOM_314[17:0]};	// @[lsu.scala:209:16]
        ldq_18_bits_uop_debug_inst = {_RANDOM_314[31:18], _RANDOM_315[17:0]};	// @[lsu.scala:209:16]
        ldq_18_bits_uop_is_rvc = _RANDOM_315[18];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_debug_pc = {_RANDOM_315[31:19], _RANDOM_316[26:0]};	// @[lsu.scala:209:16]
        ldq_18_bits_uop_iq_type = _RANDOM_316[29:27];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_fu_code = {_RANDOM_316[31:30], _RANDOM_317[7:0]};	// @[lsu.scala:209:16]
        ldq_18_bits_uop_ctrl_br_type = _RANDOM_317[11:8];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_ctrl_op1_sel = _RANDOM_317[13:12];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_ctrl_op2_sel = _RANDOM_317[16:14];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_ctrl_imm_sel = _RANDOM_317[19:17];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_ctrl_op_fcn = _RANDOM_317[23:20];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_ctrl_fcn_dw = _RANDOM_317[24];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_ctrl_csr_cmd = _RANDOM_317[27:25];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_ctrl_is_load = _RANDOM_317[28];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_ctrl_is_sta = _RANDOM_317[29];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_ctrl_is_std = _RANDOM_317[30];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_iw_state = {_RANDOM_317[31], _RANDOM_318[0]};	// @[lsu.scala:209:16]
        ldq_18_bits_uop_iw_p1_poisoned = _RANDOM_318[1];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_iw_p2_poisoned = _RANDOM_318[2];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_is_br = _RANDOM_318[3];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_is_jalr = _RANDOM_318[4];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_is_jal = _RANDOM_318[5];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_is_sfb = _RANDOM_318[6];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_br_mask = _RANDOM_318[22:7];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_br_tag = _RANDOM_318[26:23];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_ftq_idx = _RANDOM_318[31:27];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_edge_inst = _RANDOM_319[0];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_pc_lob = _RANDOM_319[6:1];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_taken = _RANDOM_319[7];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_imm_packed = _RANDOM_319[27:8];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_csr_addr = {_RANDOM_319[31:28], _RANDOM_320[7:0]};	// @[lsu.scala:209:16]
        ldq_18_bits_uop_rob_idx = _RANDOM_320[14:8];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_ldq_idx = _RANDOM_320[19:15];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_stq_idx = _RANDOM_320[24:20];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_rxq_idx = _RANDOM_320[26:25];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_pdst = {_RANDOM_320[31:27], _RANDOM_321[1:0]};	// @[lsu.scala:209:16]
        ldq_18_bits_uop_prs1 = _RANDOM_321[8:2];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_prs2 = _RANDOM_321[15:9];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_prs3 = _RANDOM_321[22:16];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_ppred = _RANDOM_321[27:23];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_prs1_busy = _RANDOM_321[28];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_prs2_busy = _RANDOM_321[29];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_prs3_busy = _RANDOM_321[30];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_ppred_busy = _RANDOM_321[31];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_stale_pdst = _RANDOM_322[6:0];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_exception = _RANDOM_322[7];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_exc_cause = {_RANDOM_322[31:8], _RANDOM_323, _RANDOM_324[7:0]};	// @[lsu.scala:209:16]
        ldq_18_bits_uop_bypassable = _RANDOM_324[8];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_mem_cmd = _RANDOM_324[13:9];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_mem_size = _RANDOM_324[15:14];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_mem_signed = _RANDOM_324[16];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_is_fence = _RANDOM_324[17];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_is_fencei = _RANDOM_324[18];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_is_amo = _RANDOM_324[19];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_uses_ldq = _RANDOM_324[20];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_uses_stq = _RANDOM_324[21];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_is_sys_pc2epc = _RANDOM_324[22];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_is_unique = _RANDOM_324[23];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_flush_on_commit = _RANDOM_324[24];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_ldst_is_rs1 = _RANDOM_324[25];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_ldst = _RANDOM_324[31:26];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_lrs1 = _RANDOM_325[5:0];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_lrs2 = _RANDOM_325[11:6];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_lrs3 = _RANDOM_325[17:12];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_ldst_val = _RANDOM_325[18];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_dst_rtype = _RANDOM_325[20:19];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_lrs1_rtype = _RANDOM_325[22:21];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_lrs2_rtype = _RANDOM_325[24:23];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_frs3_en = _RANDOM_325[25];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_fp_val = _RANDOM_325[26];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_fp_single = _RANDOM_325[27];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_xcpt_pf_if = _RANDOM_325[28];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_xcpt_ae_if = _RANDOM_325[29];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_xcpt_ma_if = _RANDOM_325[30];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_bp_debug_if = _RANDOM_325[31];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_bp_xcpt_if = _RANDOM_326[0];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_debug_fsrc = _RANDOM_326[2:1];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_debug_tsrc = _RANDOM_326[4:3];	// @[lsu.scala:209:16]
        ldq_18_bits_addr_valid = _RANDOM_326[5];	// @[lsu.scala:209:16]
        ldq_18_bits_addr_bits = {_RANDOM_326[31:6], _RANDOM_327[13:0]};	// @[lsu.scala:209:16]
        ldq_18_bits_addr_is_virtual = _RANDOM_327[14];	// @[lsu.scala:209:16]
        ldq_18_bits_addr_is_uncacheable = _RANDOM_327[15];	// @[lsu.scala:209:16]
        ldq_18_bits_executed = _RANDOM_327[16];	// @[lsu.scala:209:16]
        ldq_18_bits_succeeded = _RANDOM_327[17];	// @[lsu.scala:209:16]
        ldq_18_bits_order_fail = _RANDOM_327[18];	// @[lsu.scala:209:16]
        ldq_18_bits_observed = _RANDOM_327[19];	// @[lsu.scala:209:16]
        ldq_18_bits_st_dep_mask = {_RANDOM_327[31:20], _RANDOM_328[11:0]};	// @[lsu.scala:209:16]
        ldq_18_bits_youngest_stq_idx = _RANDOM_328[16:12];	// @[lsu.scala:209:16]
        ldq_18_bits_forward_std_val = _RANDOM_328[17];	// @[lsu.scala:209:16]
        ldq_18_bits_forward_stq_idx = _RANDOM_328[22:18];	// @[lsu.scala:209:16]
        ldq_19_valid = _RANDOM_330[23];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_uopc = _RANDOM_330[30:24];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_inst = {_RANDOM_330[31], _RANDOM_331[30:0]};	// @[lsu.scala:209:16]
        ldq_19_bits_uop_debug_inst = {_RANDOM_331[31], _RANDOM_332[30:0]};	// @[lsu.scala:209:16]
        ldq_19_bits_uop_is_rvc = _RANDOM_332[31];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_debug_pc = {_RANDOM_333, _RANDOM_334[7:0]};	// @[lsu.scala:209:16]
        ldq_19_bits_uop_iq_type = _RANDOM_334[10:8];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_fu_code = _RANDOM_334[20:11];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_ctrl_br_type = _RANDOM_334[24:21];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_ctrl_op1_sel = _RANDOM_334[26:25];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_ctrl_op2_sel = _RANDOM_334[29:27];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_ctrl_imm_sel = {_RANDOM_334[31:30], _RANDOM_335[0]};	// @[lsu.scala:209:16]
        ldq_19_bits_uop_ctrl_op_fcn = _RANDOM_335[4:1];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_ctrl_fcn_dw = _RANDOM_335[5];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_ctrl_csr_cmd = _RANDOM_335[8:6];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_ctrl_is_load = _RANDOM_335[9];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_ctrl_is_sta = _RANDOM_335[10];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_ctrl_is_std = _RANDOM_335[11];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_iw_state = _RANDOM_335[13:12];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_iw_p1_poisoned = _RANDOM_335[14];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_iw_p2_poisoned = _RANDOM_335[15];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_is_br = _RANDOM_335[16];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_is_jalr = _RANDOM_335[17];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_is_jal = _RANDOM_335[18];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_is_sfb = _RANDOM_335[19];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_br_mask = {_RANDOM_335[31:20], _RANDOM_336[3:0]};	// @[lsu.scala:209:16]
        ldq_19_bits_uop_br_tag = _RANDOM_336[7:4];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_ftq_idx = _RANDOM_336[12:8];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_edge_inst = _RANDOM_336[13];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_pc_lob = _RANDOM_336[19:14];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_taken = _RANDOM_336[20];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_imm_packed = {_RANDOM_336[31:21], _RANDOM_337[8:0]};	// @[lsu.scala:209:16]
        ldq_19_bits_uop_csr_addr = _RANDOM_337[20:9];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_rob_idx = _RANDOM_337[27:21];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_ldq_idx = {_RANDOM_337[31:28], _RANDOM_338[0]};	// @[lsu.scala:209:16]
        ldq_19_bits_uop_stq_idx = _RANDOM_338[5:1];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_rxq_idx = _RANDOM_338[7:6];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_pdst = _RANDOM_338[14:8];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_prs1 = _RANDOM_338[21:15];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_prs2 = _RANDOM_338[28:22];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_prs3 = {_RANDOM_338[31:29], _RANDOM_339[3:0]};	// @[lsu.scala:209:16]
        ldq_19_bits_uop_ppred = _RANDOM_339[8:4];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_prs1_busy = _RANDOM_339[9];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_prs2_busy = _RANDOM_339[10];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_prs3_busy = _RANDOM_339[11];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_ppred_busy = _RANDOM_339[12];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_stale_pdst = _RANDOM_339[19:13];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_exception = _RANDOM_339[20];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_exc_cause = {_RANDOM_339[31:21], _RANDOM_340, _RANDOM_341[20:0]};	// @[lsu.scala:209:16]
        ldq_19_bits_uop_bypassable = _RANDOM_341[21];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_mem_cmd = _RANDOM_341[26:22];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_mem_size = _RANDOM_341[28:27];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_mem_signed = _RANDOM_341[29];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_is_fence = _RANDOM_341[30];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_is_fencei = _RANDOM_341[31];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_is_amo = _RANDOM_342[0];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_uses_ldq = _RANDOM_342[1];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_uses_stq = _RANDOM_342[2];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_is_sys_pc2epc = _RANDOM_342[3];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_is_unique = _RANDOM_342[4];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_flush_on_commit = _RANDOM_342[5];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_ldst_is_rs1 = _RANDOM_342[6];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_ldst = _RANDOM_342[12:7];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_lrs1 = _RANDOM_342[18:13];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_lrs2 = _RANDOM_342[24:19];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_lrs3 = _RANDOM_342[30:25];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_ldst_val = _RANDOM_342[31];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_dst_rtype = _RANDOM_343[1:0];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_lrs1_rtype = _RANDOM_343[3:2];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_lrs2_rtype = _RANDOM_343[5:4];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_frs3_en = _RANDOM_343[6];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_fp_val = _RANDOM_343[7];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_fp_single = _RANDOM_343[8];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_xcpt_pf_if = _RANDOM_343[9];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_xcpt_ae_if = _RANDOM_343[10];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_xcpt_ma_if = _RANDOM_343[11];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_bp_debug_if = _RANDOM_343[12];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_bp_xcpt_if = _RANDOM_343[13];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_debug_fsrc = _RANDOM_343[15:14];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_debug_tsrc = _RANDOM_343[17:16];	// @[lsu.scala:209:16]
        ldq_19_bits_addr_valid = _RANDOM_343[18];	// @[lsu.scala:209:16]
        ldq_19_bits_addr_bits = {_RANDOM_343[31:19], _RANDOM_344[26:0]};	// @[lsu.scala:209:16]
        ldq_19_bits_addr_is_virtual = _RANDOM_344[27];	// @[lsu.scala:209:16]
        ldq_19_bits_addr_is_uncacheable = _RANDOM_344[28];	// @[lsu.scala:209:16]
        ldq_19_bits_executed = _RANDOM_344[29];	// @[lsu.scala:209:16]
        ldq_19_bits_succeeded = _RANDOM_344[30];	// @[lsu.scala:209:16]
        ldq_19_bits_order_fail = _RANDOM_344[31];	// @[lsu.scala:209:16]
        ldq_19_bits_observed = _RANDOM_345[0];	// @[lsu.scala:209:16]
        ldq_19_bits_st_dep_mask = _RANDOM_345[24:1];	// @[lsu.scala:209:16]
        ldq_19_bits_youngest_stq_idx = _RANDOM_345[29:25];	// @[lsu.scala:209:16]
        ldq_19_bits_forward_std_val = _RANDOM_345[30];	// @[lsu.scala:209:16]
        ldq_19_bits_forward_stq_idx = {_RANDOM_345[31], _RANDOM_346[3:0]};	// @[lsu.scala:209:16]
        ldq_20_valid = _RANDOM_348[4];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_uopc = _RANDOM_348[11:5];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_inst = {_RANDOM_348[31:12], _RANDOM_349[11:0]};	// @[lsu.scala:209:16]
        ldq_20_bits_uop_debug_inst = {_RANDOM_349[31:12], _RANDOM_350[11:0]};	// @[lsu.scala:209:16]
        ldq_20_bits_uop_is_rvc = _RANDOM_350[12];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_debug_pc = {_RANDOM_350[31:13], _RANDOM_351[20:0]};	// @[lsu.scala:209:16]
        ldq_20_bits_uop_iq_type = _RANDOM_351[23:21];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_fu_code = {_RANDOM_351[31:24], _RANDOM_352[1:0]};	// @[lsu.scala:209:16]
        ldq_20_bits_uop_ctrl_br_type = _RANDOM_352[5:2];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_ctrl_op1_sel = _RANDOM_352[7:6];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_ctrl_op2_sel = _RANDOM_352[10:8];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_ctrl_imm_sel = _RANDOM_352[13:11];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_ctrl_op_fcn = _RANDOM_352[17:14];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_ctrl_fcn_dw = _RANDOM_352[18];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_ctrl_csr_cmd = _RANDOM_352[21:19];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_ctrl_is_load = _RANDOM_352[22];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_ctrl_is_sta = _RANDOM_352[23];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_ctrl_is_std = _RANDOM_352[24];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_iw_state = _RANDOM_352[26:25];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_iw_p1_poisoned = _RANDOM_352[27];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_iw_p2_poisoned = _RANDOM_352[28];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_is_br = _RANDOM_352[29];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_is_jalr = _RANDOM_352[30];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_is_jal = _RANDOM_352[31];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_is_sfb = _RANDOM_353[0];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_br_mask = _RANDOM_353[16:1];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_br_tag = _RANDOM_353[20:17];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_ftq_idx = _RANDOM_353[25:21];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_edge_inst = _RANDOM_353[26];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_pc_lob = {_RANDOM_353[31:27], _RANDOM_354[0]};	// @[lsu.scala:209:16]
        ldq_20_bits_uop_taken = _RANDOM_354[1];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_imm_packed = _RANDOM_354[21:2];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_csr_addr = {_RANDOM_354[31:22], _RANDOM_355[1:0]};	// @[lsu.scala:209:16]
        ldq_20_bits_uop_rob_idx = _RANDOM_355[8:2];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_ldq_idx = _RANDOM_355[13:9];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_stq_idx = _RANDOM_355[18:14];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_rxq_idx = _RANDOM_355[20:19];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_pdst = _RANDOM_355[27:21];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_prs1 = {_RANDOM_355[31:28], _RANDOM_356[2:0]};	// @[lsu.scala:209:16]
        ldq_20_bits_uop_prs2 = _RANDOM_356[9:3];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_prs3 = _RANDOM_356[16:10];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_ppred = _RANDOM_356[21:17];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_prs1_busy = _RANDOM_356[22];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_prs2_busy = _RANDOM_356[23];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_prs3_busy = _RANDOM_356[24];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_ppred_busy = _RANDOM_356[25];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_stale_pdst = {_RANDOM_356[31:26], _RANDOM_357[0]};	// @[lsu.scala:209:16]
        ldq_20_bits_uop_exception = _RANDOM_357[1];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_exc_cause = {_RANDOM_357[31:2], _RANDOM_358, _RANDOM_359[1:0]};	// @[lsu.scala:209:16]
        ldq_20_bits_uop_bypassable = _RANDOM_359[2];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_mem_cmd = _RANDOM_359[7:3];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_mem_size = _RANDOM_359[9:8];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_mem_signed = _RANDOM_359[10];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_is_fence = _RANDOM_359[11];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_is_fencei = _RANDOM_359[12];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_is_amo = _RANDOM_359[13];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_uses_ldq = _RANDOM_359[14];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_uses_stq = _RANDOM_359[15];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_is_sys_pc2epc = _RANDOM_359[16];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_is_unique = _RANDOM_359[17];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_flush_on_commit = _RANDOM_359[18];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_ldst_is_rs1 = _RANDOM_359[19];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_ldst = _RANDOM_359[25:20];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_lrs1 = _RANDOM_359[31:26];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_lrs2 = _RANDOM_360[5:0];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_lrs3 = _RANDOM_360[11:6];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_ldst_val = _RANDOM_360[12];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_dst_rtype = _RANDOM_360[14:13];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_lrs1_rtype = _RANDOM_360[16:15];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_lrs2_rtype = _RANDOM_360[18:17];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_frs3_en = _RANDOM_360[19];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_fp_val = _RANDOM_360[20];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_fp_single = _RANDOM_360[21];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_xcpt_pf_if = _RANDOM_360[22];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_xcpt_ae_if = _RANDOM_360[23];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_xcpt_ma_if = _RANDOM_360[24];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_bp_debug_if = _RANDOM_360[25];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_bp_xcpt_if = _RANDOM_360[26];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_debug_fsrc = _RANDOM_360[28:27];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_debug_tsrc = _RANDOM_360[30:29];	// @[lsu.scala:209:16]
        ldq_20_bits_addr_valid = _RANDOM_360[31];	// @[lsu.scala:209:16]
        ldq_20_bits_addr_bits = {_RANDOM_361, _RANDOM_362[7:0]};	// @[lsu.scala:209:16]
        ldq_20_bits_addr_is_virtual = _RANDOM_362[8];	// @[lsu.scala:209:16]
        ldq_20_bits_addr_is_uncacheable = _RANDOM_362[9];	// @[lsu.scala:209:16]
        ldq_20_bits_executed = _RANDOM_362[10];	// @[lsu.scala:209:16]
        ldq_20_bits_succeeded = _RANDOM_362[11];	// @[lsu.scala:209:16]
        ldq_20_bits_order_fail = _RANDOM_362[12];	// @[lsu.scala:209:16]
        ldq_20_bits_observed = _RANDOM_362[13];	// @[lsu.scala:209:16]
        ldq_20_bits_st_dep_mask = {_RANDOM_362[31:14], _RANDOM_363[5:0]};	// @[lsu.scala:209:16]
        ldq_20_bits_youngest_stq_idx = _RANDOM_363[10:6];	// @[lsu.scala:209:16]
        ldq_20_bits_forward_std_val = _RANDOM_363[11];	// @[lsu.scala:209:16]
        ldq_20_bits_forward_stq_idx = _RANDOM_363[16:12];	// @[lsu.scala:209:16]
        ldq_21_valid = _RANDOM_365[17];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_uopc = _RANDOM_365[24:18];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_inst = {_RANDOM_365[31:25], _RANDOM_366[24:0]};	// @[lsu.scala:209:16]
        ldq_21_bits_uop_debug_inst = {_RANDOM_366[31:25], _RANDOM_367[24:0]};	// @[lsu.scala:209:16]
        ldq_21_bits_uop_is_rvc = _RANDOM_367[25];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_debug_pc = {_RANDOM_367[31:26], _RANDOM_368, _RANDOM_369[1:0]};	// @[lsu.scala:209:16]
        ldq_21_bits_uop_iq_type = _RANDOM_369[4:2];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_fu_code = _RANDOM_369[14:5];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_ctrl_br_type = _RANDOM_369[18:15];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_ctrl_op1_sel = _RANDOM_369[20:19];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_ctrl_op2_sel = _RANDOM_369[23:21];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_ctrl_imm_sel = _RANDOM_369[26:24];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_ctrl_op_fcn = _RANDOM_369[30:27];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_ctrl_fcn_dw = _RANDOM_369[31];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_ctrl_csr_cmd = _RANDOM_370[2:0];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_ctrl_is_load = _RANDOM_370[3];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_ctrl_is_sta = _RANDOM_370[4];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_ctrl_is_std = _RANDOM_370[5];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_iw_state = _RANDOM_370[7:6];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_iw_p1_poisoned = _RANDOM_370[8];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_iw_p2_poisoned = _RANDOM_370[9];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_is_br = _RANDOM_370[10];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_is_jalr = _RANDOM_370[11];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_is_jal = _RANDOM_370[12];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_is_sfb = _RANDOM_370[13];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_br_mask = _RANDOM_370[29:14];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_br_tag = {_RANDOM_370[31:30], _RANDOM_371[1:0]};	// @[lsu.scala:209:16]
        ldq_21_bits_uop_ftq_idx = _RANDOM_371[6:2];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_edge_inst = _RANDOM_371[7];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_pc_lob = _RANDOM_371[13:8];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_taken = _RANDOM_371[14];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_imm_packed = {_RANDOM_371[31:15], _RANDOM_372[2:0]};	// @[lsu.scala:209:16]
        ldq_21_bits_uop_csr_addr = _RANDOM_372[14:3];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_rob_idx = _RANDOM_372[21:15];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_ldq_idx = _RANDOM_372[26:22];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_stq_idx = _RANDOM_372[31:27];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_rxq_idx = _RANDOM_373[1:0];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_pdst = _RANDOM_373[8:2];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_prs1 = _RANDOM_373[15:9];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_prs2 = _RANDOM_373[22:16];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_prs3 = _RANDOM_373[29:23];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_ppred = {_RANDOM_373[31:30], _RANDOM_374[2:0]};	// @[lsu.scala:209:16]
        ldq_21_bits_uop_prs1_busy = _RANDOM_374[3];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_prs2_busy = _RANDOM_374[4];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_prs3_busy = _RANDOM_374[5];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_ppred_busy = _RANDOM_374[6];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_stale_pdst = _RANDOM_374[13:7];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_exception = _RANDOM_374[14];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_exc_cause = {_RANDOM_374[31:15], _RANDOM_375, _RANDOM_376[14:0]};	// @[lsu.scala:209:16]
        ldq_21_bits_uop_bypassable = _RANDOM_376[15];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_mem_cmd = _RANDOM_376[20:16];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_mem_size = _RANDOM_376[22:21];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_mem_signed = _RANDOM_376[23];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_is_fence = _RANDOM_376[24];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_is_fencei = _RANDOM_376[25];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_is_amo = _RANDOM_376[26];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_uses_ldq = _RANDOM_376[27];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_uses_stq = _RANDOM_376[28];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_is_sys_pc2epc = _RANDOM_376[29];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_is_unique = _RANDOM_376[30];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_flush_on_commit = _RANDOM_376[31];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_ldst_is_rs1 = _RANDOM_377[0];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_ldst = _RANDOM_377[6:1];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_lrs1 = _RANDOM_377[12:7];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_lrs2 = _RANDOM_377[18:13];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_lrs3 = _RANDOM_377[24:19];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_ldst_val = _RANDOM_377[25];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_dst_rtype = _RANDOM_377[27:26];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_lrs1_rtype = _RANDOM_377[29:28];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_lrs2_rtype = _RANDOM_377[31:30];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_frs3_en = _RANDOM_378[0];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_fp_val = _RANDOM_378[1];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_fp_single = _RANDOM_378[2];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_xcpt_pf_if = _RANDOM_378[3];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_xcpt_ae_if = _RANDOM_378[4];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_xcpt_ma_if = _RANDOM_378[5];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_bp_debug_if = _RANDOM_378[6];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_bp_xcpt_if = _RANDOM_378[7];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_debug_fsrc = _RANDOM_378[9:8];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_debug_tsrc = _RANDOM_378[11:10];	// @[lsu.scala:209:16]
        ldq_21_bits_addr_valid = _RANDOM_378[12];	// @[lsu.scala:209:16]
        ldq_21_bits_addr_bits = {_RANDOM_378[31:13], _RANDOM_379[20:0]};	// @[lsu.scala:209:16]
        ldq_21_bits_addr_is_virtual = _RANDOM_379[21];	// @[lsu.scala:209:16]
        ldq_21_bits_addr_is_uncacheable = _RANDOM_379[22];	// @[lsu.scala:209:16]
        ldq_21_bits_executed = _RANDOM_379[23];	// @[lsu.scala:209:16]
        ldq_21_bits_succeeded = _RANDOM_379[24];	// @[lsu.scala:209:16]
        ldq_21_bits_order_fail = _RANDOM_379[25];	// @[lsu.scala:209:16]
        ldq_21_bits_observed = _RANDOM_379[26];	// @[lsu.scala:209:16]
        ldq_21_bits_st_dep_mask = {_RANDOM_379[31:27], _RANDOM_380[18:0]};	// @[lsu.scala:209:16]
        ldq_21_bits_youngest_stq_idx = _RANDOM_380[23:19];	// @[lsu.scala:209:16]
        ldq_21_bits_forward_std_val = _RANDOM_380[24];	// @[lsu.scala:209:16]
        ldq_21_bits_forward_stq_idx = _RANDOM_380[29:25];	// @[lsu.scala:209:16]
        ldq_22_valid = _RANDOM_382[30];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_uopc = {_RANDOM_382[31], _RANDOM_383[5:0]};	// @[lsu.scala:209:16]
        ldq_22_bits_uop_inst = {_RANDOM_383[31:6], _RANDOM_384[5:0]};	// @[lsu.scala:209:16]
        ldq_22_bits_uop_debug_inst = {_RANDOM_384[31:6], _RANDOM_385[5:0]};	// @[lsu.scala:209:16]
        ldq_22_bits_uop_is_rvc = _RANDOM_385[6];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_debug_pc = {_RANDOM_385[31:7], _RANDOM_386[14:0]};	// @[lsu.scala:209:16]
        ldq_22_bits_uop_iq_type = _RANDOM_386[17:15];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_fu_code = _RANDOM_386[27:18];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_ctrl_br_type = _RANDOM_386[31:28];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_ctrl_op1_sel = _RANDOM_387[1:0];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_ctrl_op2_sel = _RANDOM_387[4:2];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_ctrl_imm_sel = _RANDOM_387[7:5];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_ctrl_op_fcn = _RANDOM_387[11:8];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_ctrl_fcn_dw = _RANDOM_387[12];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_ctrl_csr_cmd = _RANDOM_387[15:13];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_ctrl_is_load = _RANDOM_387[16];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_ctrl_is_sta = _RANDOM_387[17];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_ctrl_is_std = _RANDOM_387[18];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_iw_state = _RANDOM_387[20:19];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_iw_p1_poisoned = _RANDOM_387[21];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_iw_p2_poisoned = _RANDOM_387[22];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_is_br = _RANDOM_387[23];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_is_jalr = _RANDOM_387[24];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_is_jal = _RANDOM_387[25];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_is_sfb = _RANDOM_387[26];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_br_mask = {_RANDOM_387[31:27], _RANDOM_388[10:0]};	// @[lsu.scala:209:16]
        ldq_22_bits_uop_br_tag = _RANDOM_388[14:11];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_ftq_idx = _RANDOM_388[19:15];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_edge_inst = _RANDOM_388[20];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_pc_lob = _RANDOM_388[26:21];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_taken = _RANDOM_388[27];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_imm_packed = {_RANDOM_388[31:28], _RANDOM_389[15:0]};	// @[lsu.scala:209:16]
        ldq_22_bits_uop_csr_addr = _RANDOM_389[27:16];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_rob_idx = {_RANDOM_389[31:28], _RANDOM_390[2:0]};	// @[lsu.scala:209:16]
        ldq_22_bits_uop_ldq_idx = _RANDOM_390[7:3];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_stq_idx = _RANDOM_390[12:8];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_rxq_idx = _RANDOM_390[14:13];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_pdst = _RANDOM_390[21:15];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_prs1 = _RANDOM_390[28:22];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_prs2 = {_RANDOM_390[31:29], _RANDOM_391[3:0]};	// @[lsu.scala:209:16]
        ldq_22_bits_uop_prs3 = _RANDOM_391[10:4];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_ppred = _RANDOM_391[15:11];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_prs1_busy = _RANDOM_391[16];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_prs2_busy = _RANDOM_391[17];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_prs3_busy = _RANDOM_391[18];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_ppred_busy = _RANDOM_391[19];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_stale_pdst = _RANDOM_391[26:20];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_exception = _RANDOM_391[27];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_exc_cause = {_RANDOM_391[31:28], _RANDOM_392, _RANDOM_393[27:0]};	// @[lsu.scala:209:16]
        ldq_22_bits_uop_bypassable = _RANDOM_393[28];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_mem_cmd = {_RANDOM_393[31:29], _RANDOM_394[1:0]};	// @[lsu.scala:209:16]
        ldq_22_bits_uop_mem_size = _RANDOM_394[3:2];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_mem_signed = _RANDOM_394[4];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_is_fence = _RANDOM_394[5];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_is_fencei = _RANDOM_394[6];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_is_amo = _RANDOM_394[7];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_uses_ldq = _RANDOM_394[8];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_uses_stq = _RANDOM_394[9];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_is_sys_pc2epc = _RANDOM_394[10];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_is_unique = _RANDOM_394[11];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_flush_on_commit = _RANDOM_394[12];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_ldst_is_rs1 = _RANDOM_394[13];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_ldst = _RANDOM_394[19:14];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_lrs1 = _RANDOM_394[25:20];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_lrs2 = _RANDOM_394[31:26];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_lrs3 = _RANDOM_395[5:0];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_ldst_val = _RANDOM_395[6];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_dst_rtype = _RANDOM_395[8:7];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_lrs1_rtype = _RANDOM_395[10:9];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_lrs2_rtype = _RANDOM_395[12:11];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_frs3_en = _RANDOM_395[13];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_fp_val = _RANDOM_395[14];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_fp_single = _RANDOM_395[15];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_xcpt_pf_if = _RANDOM_395[16];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_xcpt_ae_if = _RANDOM_395[17];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_xcpt_ma_if = _RANDOM_395[18];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_bp_debug_if = _RANDOM_395[19];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_bp_xcpt_if = _RANDOM_395[20];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_debug_fsrc = _RANDOM_395[22:21];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_debug_tsrc = _RANDOM_395[24:23];	// @[lsu.scala:209:16]
        ldq_22_bits_addr_valid = _RANDOM_395[25];	// @[lsu.scala:209:16]
        ldq_22_bits_addr_bits = {_RANDOM_395[31:26], _RANDOM_396, _RANDOM_397[1:0]};	// @[lsu.scala:209:16]
        ldq_22_bits_addr_is_virtual = _RANDOM_397[2];	// @[lsu.scala:209:16]
        ldq_22_bits_addr_is_uncacheable = _RANDOM_397[3];	// @[lsu.scala:209:16]
        ldq_22_bits_executed = _RANDOM_397[4];	// @[lsu.scala:209:16]
        ldq_22_bits_succeeded = _RANDOM_397[5];	// @[lsu.scala:209:16]
        ldq_22_bits_order_fail = _RANDOM_397[6];	// @[lsu.scala:209:16]
        ldq_22_bits_observed = _RANDOM_397[7];	// @[lsu.scala:209:16]
        ldq_22_bits_st_dep_mask = _RANDOM_397[31:8];	// @[lsu.scala:209:16]
        ldq_22_bits_youngest_stq_idx = _RANDOM_398[4:0];	// @[lsu.scala:209:16]
        ldq_22_bits_forward_std_val = _RANDOM_398[5];	// @[lsu.scala:209:16]
        ldq_22_bits_forward_stq_idx = _RANDOM_398[10:6];	// @[lsu.scala:209:16]
        ldq_23_valid = _RANDOM_400[11];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_uopc = _RANDOM_400[18:12];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_inst = {_RANDOM_400[31:19], _RANDOM_401[18:0]};	// @[lsu.scala:209:16]
        ldq_23_bits_uop_debug_inst = {_RANDOM_401[31:19], _RANDOM_402[18:0]};	// @[lsu.scala:209:16]
        ldq_23_bits_uop_is_rvc = _RANDOM_402[19];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_debug_pc = {_RANDOM_402[31:20], _RANDOM_403[27:0]};	// @[lsu.scala:209:16]
        ldq_23_bits_uop_iq_type = _RANDOM_403[30:28];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_fu_code = {_RANDOM_403[31], _RANDOM_404[8:0]};	// @[lsu.scala:209:16]
        ldq_23_bits_uop_ctrl_br_type = _RANDOM_404[12:9];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_ctrl_op1_sel = _RANDOM_404[14:13];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_ctrl_op2_sel = _RANDOM_404[17:15];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_ctrl_imm_sel = _RANDOM_404[20:18];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_ctrl_op_fcn = _RANDOM_404[24:21];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_ctrl_fcn_dw = _RANDOM_404[25];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_ctrl_csr_cmd = _RANDOM_404[28:26];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_ctrl_is_load = _RANDOM_404[29];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_ctrl_is_sta = _RANDOM_404[30];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_ctrl_is_std = _RANDOM_404[31];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_iw_state = _RANDOM_405[1:0];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_iw_p1_poisoned = _RANDOM_405[2];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_iw_p2_poisoned = _RANDOM_405[3];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_is_br = _RANDOM_405[4];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_is_jalr = _RANDOM_405[5];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_is_jal = _RANDOM_405[6];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_is_sfb = _RANDOM_405[7];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_br_mask = _RANDOM_405[23:8];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_br_tag = _RANDOM_405[27:24];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_ftq_idx = {_RANDOM_405[31:28], _RANDOM_406[0]};	// @[lsu.scala:209:16]
        ldq_23_bits_uop_edge_inst = _RANDOM_406[1];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_pc_lob = _RANDOM_406[7:2];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_taken = _RANDOM_406[8];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_imm_packed = _RANDOM_406[28:9];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_csr_addr = {_RANDOM_406[31:29], _RANDOM_407[8:0]};	// @[lsu.scala:209:16]
        ldq_23_bits_uop_rob_idx = _RANDOM_407[15:9];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_ldq_idx = _RANDOM_407[20:16];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_stq_idx = _RANDOM_407[25:21];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_rxq_idx = _RANDOM_407[27:26];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_pdst = {_RANDOM_407[31:28], _RANDOM_408[2:0]};	// @[lsu.scala:209:16]
        ldq_23_bits_uop_prs1 = _RANDOM_408[9:3];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_prs2 = _RANDOM_408[16:10];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_prs3 = _RANDOM_408[23:17];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_ppred = _RANDOM_408[28:24];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_prs1_busy = _RANDOM_408[29];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_prs2_busy = _RANDOM_408[30];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_prs3_busy = _RANDOM_408[31];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_ppred_busy = _RANDOM_409[0];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_stale_pdst = _RANDOM_409[7:1];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_exception = _RANDOM_409[8];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_exc_cause = {_RANDOM_409[31:9], _RANDOM_410, _RANDOM_411[8:0]};	// @[lsu.scala:209:16]
        ldq_23_bits_uop_bypassable = _RANDOM_411[9];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_mem_cmd = _RANDOM_411[14:10];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_mem_size = _RANDOM_411[16:15];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_mem_signed = _RANDOM_411[17];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_is_fence = _RANDOM_411[18];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_is_fencei = _RANDOM_411[19];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_is_amo = _RANDOM_411[20];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_uses_ldq = _RANDOM_411[21];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_uses_stq = _RANDOM_411[22];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_is_sys_pc2epc = _RANDOM_411[23];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_is_unique = _RANDOM_411[24];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_flush_on_commit = _RANDOM_411[25];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_ldst_is_rs1 = _RANDOM_411[26];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_ldst = {_RANDOM_411[31:27], _RANDOM_412[0]};	// @[lsu.scala:209:16]
        ldq_23_bits_uop_lrs1 = _RANDOM_412[6:1];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_lrs2 = _RANDOM_412[12:7];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_lrs3 = _RANDOM_412[18:13];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_ldst_val = _RANDOM_412[19];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_dst_rtype = _RANDOM_412[21:20];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_lrs1_rtype = _RANDOM_412[23:22];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_lrs2_rtype = _RANDOM_412[25:24];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_frs3_en = _RANDOM_412[26];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_fp_val = _RANDOM_412[27];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_fp_single = _RANDOM_412[28];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_xcpt_pf_if = _RANDOM_412[29];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_xcpt_ae_if = _RANDOM_412[30];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_xcpt_ma_if = _RANDOM_412[31];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_bp_debug_if = _RANDOM_413[0];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_bp_xcpt_if = _RANDOM_413[1];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_debug_fsrc = _RANDOM_413[3:2];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_debug_tsrc = _RANDOM_413[5:4];	// @[lsu.scala:209:16]
        ldq_23_bits_addr_valid = _RANDOM_413[6];	// @[lsu.scala:209:16]
        ldq_23_bits_addr_bits = {_RANDOM_413[31:7], _RANDOM_414[14:0]};	// @[lsu.scala:209:16]
        ldq_23_bits_addr_is_virtual = _RANDOM_414[15];	// @[lsu.scala:209:16]
        ldq_23_bits_addr_is_uncacheable = _RANDOM_414[16];	// @[lsu.scala:209:16]
        ldq_23_bits_executed = _RANDOM_414[17];	// @[lsu.scala:209:16]
        ldq_23_bits_succeeded = _RANDOM_414[18];	// @[lsu.scala:209:16]
        ldq_23_bits_order_fail = _RANDOM_414[19];	// @[lsu.scala:209:16]
        ldq_23_bits_observed = _RANDOM_414[20];	// @[lsu.scala:209:16]
        ldq_23_bits_st_dep_mask = {_RANDOM_414[31:21], _RANDOM_415[12:0]};	// @[lsu.scala:209:16]
        ldq_23_bits_youngest_stq_idx = _RANDOM_415[17:13];	// @[lsu.scala:209:16]
        ldq_23_bits_forward_std_val = _RANDOM_415[18];	// @[lsu.scala:209:16]
        ldq_23_bits_forward_stq_idx = _RANDOM_415[23:19];	// @[lsu.scala:209:16]
        stq_0_valid = _RANDOM_417[24];	// @[lsu.scala:210:16]
        stq_0_bits_uop_uopc = _RANDOM_417[31:25];	// @[lsu.scala:210:16]
        stq_0_bits_uop_inst = _RANDOM_418;	// @[lsu.scala:210:16]
        stq_0_bits_uop_debug_inst = _RANDOM_419;	// @[lsu.scala:210:16]
        stq_0_bits_uop_is_rvc = _RANDOM_420[0];	// @[lsu.scala:210:16]
        stq_0_bits_uop_debug_pc = {_RANDOM_420[31:1], _RANDOM_421[8:0]};	// @[lsu.scala:210:16]
        stq_0_bits_uop_iq_type = _RANDOM_421[11:9];	// @[lsu.scala:210:16]
        stq_0_bits_uop_fu_code = _RANDOM_421[21:12];	// @[lsu.scala:210:16]
        stq_0_bits_uop_ctrl_br_type = _RANDOM_421[25:22];	// @[lsu.scala:210:16]
        stq_0_bits_uop_ctrl_op1_sel = _RANDOM_421[27:26];	// @[lsu.scala:210:16]
        stq_0_bits_uop_ctrl_op2_sel = _RANDOM_421[30:28];	// @[lsu.scala:210:16]
        stq_0_bits_uop_ctrl_imm_sel = {_RANDOM_421[31], _RANDOM_422[1:0]};	// @[lsu.scala:210:16]
        stq_0_bits_uop_ctrl_op_fcn = _RANDOM_422[5:2];	// @[lsu.scala:210:16]
        stq_0_bits_uop_ctrl_fcn_dw = _RANDOM_422[6];	// @[lsu.scala:210:16]
        stq_0_bits_uop_ctrl_csr_cmd = _RANDOM_422[9:7];	// @[lsu.scala:210:16]
        stq_0_bits_uop_ctrl_is_load = _RANDOM_422[10];	// @[lsu.scala:210:16]
        stq_0_bits_uop_ctrl_is_sta = _RANDOM_422[11];	// @[lsu.scala:210:16]
        stq_0_bits_uop_ctrl_is_std = _RANDOM_422[12];	// @[lsu.scala:210:16]
        stq_0_bits_uop_iw_state = _RANDOM_422[14:13];	// @[lsu.scala:210:16]
        stq_0_bits_uop_iw_p1_poisoned = _RANDOM_422[15];	// @[lsu.scala:210:16]
        stq_0_bits_uop_iw_p2_poisoned = _RANDOM_422[16];	// @[lsu.scala:210:16]
        stq_0_bits_uop_is_br = _RANDOM_422[17];	// @[lsu.scala:210:16]
        stq_0_bits_uop_is_jalr = _RANDOM_422[18];	// @[lsu.scala:210:16]
        stq_0_bits_uop_is_jal = _RANDOM_422[19];	// @[lsu.scala:210:16]
        stq_0_bits_uop_is_sfb = _RANDOM_422[20];	// @[lsu.scala:210:16]
        stq_0_bits_uop_br_mask = {_RANDOM_422[31:21], _RANDOM_423[4:0]};	// @[lsu.scala:210:16]
        stq_0_bits_uop_br_tag = _RANDOM_423[8:5];	// @[lsu.scala:210:16]
        stq_0_bits_uop_ftq_idx = _RANDOM_423[13:9];	// @[lsu.scala:210:16]
        stq_0_bits_uop_edge_inst = _RANDOM_423[14];	// @[lsu.scala:210:16]
        stq_0_bits_uop_pc_lob = _RANDOM_423[20:15];	// @[lsu.scala:210:16]
        stq_0_bits_uop_taken = _RANDOM_423[21];	// @[lsu.scala:210:16]
        stq_0_bits_uop_imm_packed = {_RANDOM_423[31:22], _RANDOM_424[9:0]};	// @[lsu.scala:210:16]
        stq_0_bits_uop_csr_addr = _RANDOM_424[21:10];	// @[lsu.scala:210:16]
        stq_0_bits_uop_rob_idx = _RANDOM_424[28:22];	// @[lsu.scala:210:16]
        stq_0_bits_uop_ldq_idx = {_RANDOM_424[31:29], _RANDOM_425[1:0]};	// @[lsu.scala:210:16]
        stq_0_bits_uop_stq_idx = _RANDOM_425[6:2];	// @[lsu.scala:210:16]
        stq_0_bits_uop_rxq_idx = _RANDOM_425[8:7];	// @[lsu.scala:210:16]
        stq_0_bits_uop_pdst = _RANDOM_425[15:9];	// @[lsu.scala:210:16]
        stq_0_bits_uop_prs1 = _RANDOM_425[22:16];	// @[lsu.scala:210:16]
        stq_0_bits_uop_prs2 = _RANDOM_425[29:23];	// @[lsu.scala:210:16]
        stq_0_bits_uop_prs3 = {_RANDOM_425[31:30], _RANDOM_426[4:0]};	// @[lsu.scala:210:16]
        stq_0_bits_uop_ppred = _RANDOM_426[9:5];	// @[lsu.scala:210:16]
        stq_0_bits_uop_prs1_busy = _RANDOM_426[10];	// @[lsu.scala:210:16]
        stq_0_bits_uop_prs2_busy = _RANDOM_426[11];	// @[lsu.scala:210:16]
        stq_0_bits_uop_prs3_busy = _RANDOM_426[12];	// @[lsu.scala:210:16]
        stq_0_bits_uop_ppred_busy = _RANDOM_426[13];	// @[lsu.scala:210:16]
        stq_0_bits_uop_stale_pdst = _RANDOM_426[20:14];	// @[lsu.scala:210:16]
        stq_0_bits_uop_exception = _RANDOM_426[21];	// @[lsu.scala:210:16]
        stq_0_bits_uop_exc_cause = {_RANDOM_426[31:22], _RANDOM_427, _RANDOM_428[21:0]};	// @[lsu.scala:210:16]
        stq_0_bits_uop_bypassable = _RANDOM_428[22];	// @[lsu.scala:210:16]
        stq_0_bits_uop_mem_cmd = _RANDOM_428[27:23];	// @[lsu.scala:210:16]
        stq_0_bits_uop_mem_size = _RANDOM_428[29:28];	// @[lsu.scala:210:16]
        stq_0_bits_uop_mem_signed = _RANDOM_428[30];	// @[lsu.scala:210:16]
        stq_0_bits_uop_is_fence = _RANDOM_428[31];	// @[lsu.scala:210:16]
        stq_0_bits_uop_is_fencei = _RANDOM_429[0];	// @[lsu.scala:210:16]
        stq_0_bits_uop_is_amo = _RANDOM_429[1];	// @[lsu.scala:210:16]
        stq_0_bits_uop_uses_ldq = _RANDOM_429[2];	// @[lsu.scala:210:16]
        stq_0_bits_uop_uses_stq = _RANDOM_429[3];	// @[lsu.scala:210:16]
        stq_0_bits_uop_is_sys_pc2epc = _RANDOM_429[4];	// @[lsu.scala:210:16]
        stq_0_bits_uop_is_unique = _RANDOM_429[5];	// @[lsu.scala:210:16]
        stq_0_bits_uop_flush_on_commit = _RANDOM_429[6];	// @[lsu.scala:210:16]
        stq_0_bits_uop_ldst_is_rs1 = _RANDOM_429[7];	// @[lsu.scala:210:16]
        stq_0_bits_uop_ldst = _RANDOM_429[13:8];	// @[lsu.scala:210:16]
        stq_0_bits_uop_lrs1 = _RANDOM_429[19:14];	// @[lsu.scala:210:16]
        stq_0_bits_uop_lrs2 = _RANDOM_429[25:20];	// @[lsu.scala:210:16]
        stq_0_bits_uop_lrs3 = _RANDOM_429[31:26];	// @[lsu.scala:210:16]
        stq_0_bits_uop_ldst_val = _RANDOM_430[0];	// @[lsu.scala:210:16]
        stq_0_bits_uop_dst_rtype = _RANDOM_430[2:1];	// @[lsu.scala:210:16]
        stq_0_bits_uop_lrs1_rtype = _RANDOM_430[4:3];	// @[lsu.scala:210:16]
        stq_0_bits_uop_lrs2_rtype = _RANDOM_430[6:5];	// @[lsu.scala:210:16]
        stq_0_bits_uop_frs3_en = _RANDOM_430[7];	// @[lsu.scala:210:16]
        stq_0_bits_uop_fp_val = _RANDOM_430[8];	// @[lsu.scala:210:16]
        stq_0_bits_uop_fp_single = _RANDOM_430[9];	// @[lsu.scala:210:16]
        stq_0_bits_uop_xcpt_pf_if = _RANDOM_430[10];	// @[lsu.scala:210:16]
        stq_0_bits_uop_xcpt_ae_if = _RANDOM_430[11];	// @[lsu.scala:210:16]
        stq_0_bits_uop_xcpt_ma_if = _RANDOM_430[12];	// @[lsu.scala:210:16]
        stq_0_bits_uop_bp_debug_if = _RANDOM_430[13];	// @[lsu.scala:210:16]
        stq_0_bits_uop_bp_xcpt_if = _RANDOM_430[14];	// @[lsu.scala:210:16]
        stq_0_bits_uop_debug_fsrc = _RANDOM_430[16:15];	// @[lsu.scala:210:16]
        stq_0_bits_uop_debug_tsrc = _RANDOM_430[18:17];	// @[lsu.scala:210:16]
        stq_0_bits_addr_valid = _RANDOM_430[19];	// @[lsu.scala:210:16]
        stq_0_bits_addr_bits = {_RANDOM_430[31:20], _RANDOM_431[27:0]};	// @[lsu.scala:210:16]
        stq_0_bits_addr_is_virtual = _RANDOM_431[28];	// @[lsu.scala:210:16]
        stq_0_bits_data_valid = _RANDOM_431[29];	// @[lsu.scala:210:16]
        stq_0_bits_data_bits = {_RANDOM_431[31:30], _RANDOM_432, _RANDOM_433[29:0]};	// @[lsu.scala:210:16]
        stq_0_bits_committed = _RANDOM_433[30];	// @[lsu.scala:210:16]
        stq_0_bits_succeeded = _RANDOM_433[31];	// @[lsu.scala:210:16]
        stq_1_valid = _RANDOM_436[0];	// @[lsu.scala:210:16]
        stq_1_bits_uop_uopc = _RANDOM_436[7:1];	// @[lsu.scala:210:16]
        stq_1_bits_uop_inst = {_RANDOM_436[31:8], _RANDOM_437[7:0]};	// @[lsu.scala:210:16]
        stq_1_bits_uop_debug_inst = {_RANDOM_437[31:8], _RANDOM_438[7:0]};	// @[lsu.scala:210:16]
        stq_1_bits_uop_is_rvc = _RANDOM_438[8];	// @[lsu.scala:210:16]
        stq_1_bits_uop_debug_pc = {_RANDOM_438[31:9], _RANDOM_439[16:0]};	// @[lsu.scala:210:16]
        stq_1_bits_uop_iq_type = _RANDOM_439[19:17];	// @[lsu.scala:210:16]
        stq_1_bits_uop_fu_code = _RANDOM_439[29:20];	// @[lsu.scala:210:16]
        stq_1_bits_uop_ctrl_br_type = {_RANDOM_439[31:30], _RANDOM_440[1:0]};	// @[lsu.scala:210:16]
        stq_1_bits_uop_ctrl_op1_sel = _RANDOM_440[3:2];	// @[lsu.scala:210:16]
        stq_1_bits_uop_ctrl_op2_sel = _RANDOM_440[6:4];	// @[lsu.scala:210:16]
        stq_1_bits_uop_ctrl_imm_sel = _RANDOM_440[9:7];	// @[lsu.scala:210:16]
        stq_1_bits_uop_ctrl_op_fcn = _RANDOM_440[13:10];	// @[lsu.scala:210:16]
        stq_1_bits_uop_ctrl_fcn_dw = _RANDOM_440[14];	// @[lsu.scala:210:16]
        stq_1_bits_uop_ctrl_csr_cmd = _RANDOM_440[17:15];	// @[lsu.scala:210:16]
        stq_1_bits_uop_ctrl_is_load = _RANDOM_440[18];	// @[lsu.scala:210:16]
        stq_1_bits_uop_ctrl_is_sta = _RANDOM_440[19];	// @[lsu.scala:210:16]
        stq_1_bits_uop_ctrl_is_std = _RANDOM_440[20];	// @[lsu.scala:210:16]
        stq_1_bits_uop_iw_state = _RANDOM_440[22:21];	// @[lsu.scala:210:16]
        stq_1_bits_uop_iw_p1_poisoned = _RANDOM_440[23];	// @[lsu.scala:210:16]
        stq_1_bits_uop_iw_p2_poisoned = _RANDOM_440[24];	// @[lsu.scala:210:16]
        stq_1_bits_uop_is_br = _RANDOM_440[25];	// @[lsu.scala:210:16]
        stq_1_bits_uop_is_jalr = _RANDOM_440[26];	// @[lsu.scala:210:16]
        stq_1_bits_uop_is_jal = _RANDOM_440[27];	// @[lsu.scala:210:16]
        stq_1_bits_uop_is_sfb = _RANDOM_440[28];	// @[lsu.scala:210:16]
        stq_1_bits_uop_br_mask = {_RANDOM_440[31:29], _RANDOM_441[12:0]};	// @[lsu.scala:210:16]
        stq_1_bits_uop_br_tag = _RANDOM_441[16:13];	// @[lsu.scala:210:16]
        stq_1_bits_uop_ftq_idx = _RANDOM_441[21:17];	// @[lsu.scala:210:16]
        stq_1_bits_uop_edge_inst = _RANDOM_441[22];	// @[lsu.scala:210:16]
        stq_1_bits_uop_pc_lob = _RANDOM_441[28:23];	// @[lsu.scala:210:16]
        stq_1_bits_uop_taken = _RANDOM_441[29];	// @[lsu.scala:210:16]
        stq_1_bits_uop_imm_packed = {_RANDOM_441[31:30], _RANDOM_442[17:0]};	// @[lsu.scala:210:16]
        stq_1_bits_uop_csr_addr = _RANDOM_442[29:18];	// @[lsu.scala:210:16]
        stq_1_bits_uop_rob_idx = {_RANDOM_442[31:30], _RANDOM_443[4:0]};	// @[lsu.scala:210:16]
        stq_1_bits_uop_ldq_idx = _RANDOM_443[9:5];	// @[lsu.scala:210:16]
        stq_1_bits_uop_stq_idx = _RANDOM_443[14:10];	// @[lsu.scala:210:16]
        stq_1_bits_uop_rxq_idx = _RANDOM_443[16:15];	// @[lsu.scala:210:16]
        stq_1_bits_uop_pdst = _RANDOM_443[23:17];	// @[lsu.scala:210:16]
        stq_1_bits_uop_prs1 = _RANDOM_443[30:24];	// @[lsu.scala:210:16]
        stq_1_bits_uop_prs2 = {_RANDOM_443[31], _RANDOM_444[5:0]};	// @[lsu.scala:210:16]
        stq_1_bits_uop_prs3 = _RANDOM_444[12:6];	// @[lsu.scala:210:16]
        stq_1_bits_uop_ppred = _RANDOM_444[17:13];	// @[lsu.scala:210:16]
        stq_1_bits_uop_prs1_busy = _RANDOM_444[18];	// @[lsu.scala:210:16]
        stq_1_bits_uop_prs2_busy = _RANDOM_444[19];	// @[lsu.scala:210:16]
        stq_1_bits_uop_prs3_busy = _RANDOM_444[20];	// @[lsu.scala:210:16]
        stq_1_bits_uop_ppred_busy = _RANDOM_444[21];	// @[lsu.scala:210:16]
        stq_1_bits_uop_stale_pdst = _RANDOM_444[28:22];	// @[lsu.scala:210:16]
        stq_1_bits_uop_exception = _RANDOM_444[29];	// @[lsu.scala:210:16]
        stq_1_bits_uop_exc_cause = {_RANDOM_444[31:30], _RANDOM_445, _RANDOM_446[29:0]};	// @[lsu.scala:210:16]
        stq_1_bits_uop_bypassable = _RANDOM_446[30];	// @[lsu.scala:210:16]
        stq_1_bits_uop_mem_cmd = {_RANDOM_446[31], _RANDOM_447[3:0]};	// @[lsu.scala:210:16]
        stq_1_bits_uop_mem_size = _RANDOM_447[5:4];	// @[lsu.scala:210:16]
        stq_1_bits_uop_mem_signed = _RANDOM_447[6];	// @[lsu.scala:210:16]
        stq_1_bits_uop_is_fence = _RANDOM_447[7];	// @[lsu.scala:210:16]
        stq_1_bits_uop_is_fencei = _RANDOM_447[8];	// @[lsu.scala:210:16]
        stq_1_bits_uop_is_amo = _RANDOM_447[9];	// @[lsu.scala:210:16]
        stq_1_bits_uop_uses_ldq = _RANDOM_447[10];	// @[lsu.scala:210:16]
        stq_1_bits_uop_uses_stq = _RANDOM_447[11];	// @[lsu.scala:210:16]
        stq_1_bits_uop_is_sys_pc2epc = _RANDOM_447[12];	// @[lsu.scala:210:16]
        stq_1_bits_uop_is_unique = _RANDOM_447[13];	// @[lsu.scala:210:16]
        stq_1_bits_uop_flush_on_commit = _RANDOM_447[14];	// @[lsu.scala:210:16]
        stq_1_bits_uop_ldst_is_rs1 = _RANDOM_447[15];	// @[lsu.scala:210:16]
        stq_1_bits_uop_ldst = _RANDOM_447[21:16];	// @[lsu.scala:210:16]
        stq_1_bits_uop_lrs1 = _RANDOM_447[27:22];	// @[lsu.scala:210:16]
        stq_1_bits_uop_lrs2 = {_RANDOM_447[31:28], _RANDOM_448[1:0]};	// @[lsu.scala:210:16]
        stq_1_bits_uop_lrs3 = _RANDOM_448[7:2];	// @[lsu.scala:210:16]
        stq_1_bits_uop_ldst_val = _RANDOM_448[8];	// @[lsu.scala:210:16]
        stq_1_bits_uop_dst_rtype = _RANDOM_448[10:9];	// @[lsu.scala:210:16]
        stq_1_bits_uop_lrs1_rtype = _RANDOM_448[12:11];	// @[lsu.scala:210:16]
        stq_1_bits_uop_lrs2_rtype = _RANDOM_448[14:13];	// @[lsu.scala:210:16]
        stq_1_bits_uop_frs3_en = _RANDOM_448[15];	// @[lsu.scala:210:16]
        stq_1_bits_uop_fp_val = _RANDOM_448[16];	// @[lsu.scala:210:16]
        stq_1_bits_uop_fp_single = _RANDOM_448[17];	// @[lsu.scala:210:16]
        stq_1_bits_uop_xcpt_pf_if = _RANDOM_448[18];	// @[lsu.scala:210:16]
        stq_1_bits_uop_xcpt_ae_if = _RANDOM_448[19];	// @[lsu.scala:210:16]
        stq_1_bits_uop_xcpt_ma_if = _RANDOM_448[20];	// @[lsu.scala:210:16]
        stq_1_bits_uop_bp_debug_if = _RANDOM_448[21];	// @[lsu.scala:210:16]
        stq_1_bits_uop_bp_xcpt_if = _RANDOM_448[22];	// @[lsu.scala:210:16]
        stq_1_bits_uop_debug_fsrc = _RANDOM_448[24:23];	// @[lsu.scala:210:16]
        stq_1_bits_uop_debug_tsrc = _RANDOM_448[26:25];	// @[lsu.scala:210:16]
        stq_1_bits_addr_valid = _RANDOM_448[27];	// @[lsu.scala:210:16]
        stq_1_bits_addr_bits = {_RANDOM_448[31:28], _RANDOM_449, _RANDOM_450[3:0]};	// @[lsu.scala:210:16]
        stq_1_bits_addr_is_virtual = _RANDOM_450[4];	// @[lsu.scala:210:16]
        stq_1_bits_data_valid = _RANDOM_450[5];	// @[lsu.scala:210:16]
        stq_1_bits_data_bits = {_RANDOM_450[31:6], _RANDOM_451, _RANDOM_452[5:0]};	// @[lsu.scala:210:16]
        stq_1_bits_committed = _RANDOM_452[6];	// @[lsu.scala:210:16]
        stq_1_bits_succeeded = _RANDOM_452[7];	// @[lsu.scala:210:16]
        stq_2_valid = _RANDOM_454[8];	// @[lsu.scala:210:16]
        stq_2_bits_uop_uopc = _RANDOM_454[15:9];	// @[lsu.scala:210:16]
        stq_2_bits_uop_inst = {_RANDOM_454[31:16], _RANDOM_455[15:0]};	// @[lsu.scala:210:16]
        stq_2_bits_uop_debug_inst = {_RANDOM_455[31:16], _RANDOM_456[15:0]};	// @[lsu.scala:210:16]
        stq_2_bits_uop_is_rvc = _RANDOM_456[16];	// @[lsu.scala:210:16]
        stq_2_bits_uop_debug_pc = {_RANDOM_456[31:17], _RANDOM_457[24:0]};	// @[lsu.scala:210:16]
        stq_2_bits_uop_iq_type = _RANDOM_457[27:25];	// @[lsu.scala:210:16]
        stq_2_bits_uop_fu_code = {_RANDOM_457[31:28], _RANDOM_458[5:0]};	// @[lsu.scala:210:16]
        stq_2_bits_uop_ctrl_br_type = _RANDOM_458[9:6];	// @[lsu.scala:210:16]
        stq_2_bits_uop_ctrl_op1_sel = _RANDOM_458[11:10];	// @[lsu.scala:210:16]
        stq_2_bits_uop_ctrl_op2_sel = _RANDOM_458[14:12];	// @[lsu.scala:210:16]
        stq_2_bits_uop_ctrl_imm_sel = _RANDOM_458[17:15];	// @[lsu.scala:210:16]
        stq_2_bits_uop_ctrl_op_fcn = _RANDOM_458[21:18];	// @[lsu.scala:210:16]
        stq_2_bits_uop_ctrl_fcn_dw = _RANDOM_458[22];	// @[lsu.scala:210:16]
        stq_2_bits_uop_ctrl_csr_cmd = _RANDOM_458[25:23];	// @[lsu.scala:210:16]
        stq_2_bits_uop_ctrl_is_load = _RANDOM_458[26];	// @[lsu.scala:210:16]
        stq_2_bits_uop_ctrl_is_sta = _RANDOM_458[27];	// @[lsu.scala:210:16]
        stq_2_bits_uop_ctrl_is_std = _RANDOM_458[28];	// @[lsu.scala:210:16]
        stq_2_bits_uop_iw_state = _RANDOM_458[30:29];	// @[lsu.scala:210:16]
        stq_2_bits_uop_iw_p1_poisoned = _RANDOM_458[31];	// @[lsu.scala:210:16]
        stq_2_bits_uop_iw_p2_poisoned = _RANDOM_459[0];	// @[lsu.scala:210:16]
        stq_2_bits_uop_is_br = _RANDOM_459[1];	// @[lsu.scala:210:16]
        stq_2_bits_uop_is_jalr = _RANDOM_459[2];	// @[lsu.scala:210:16]
        stq_2_bits_uop_is_jal = _RANDOM_459[3];	// @[lsu.scala:210:16]
        stq_2_bits_uop_is_sfb = _RANDOM_459[4];	// @[lsu.scala:210:16]
        stq_2_bits_uop_br_mask = _RANDOM_459[20:5];	// @[lsu.scala:210:16]
        stq_2_bits_uop_br_tag = _RANDOM_459[24:21];	// @[lsu.scala:210:16]
        stq_2_bits_uop_ftq_idx = _RANDOM_459[29:25];	// @[lsu.scala:210:16]
        stq_2_bits_uop_edge_inst = _RANDOM_459[30];	// @[lsu.scala:210:16]
        stq_2_bits_uop_pc_lob = {_RANDOM_459[31], _RANDOM_460[4:0]};	// @[lsu.scala:210:16]
        stq_2_bits_uop_taken = _RANDOM_460[5];	// @[lsu.scala:210:16]
        stq_2_bits_uop_imm_packed = _RANDOM_460[25:6];	// @[lsu.scala:210:16]
        stq_2_bits_uop_csr_addr = {_RANDOM_460[31:26], _RANDOM_461[5:0]};	// @[lsu.scala:210:16]
        stq_2_bits_uop_rob_idx = _RANDOM_461[12:6];	// @[lsu.scala:210:16]
        stq_2_bits_uop_ldq_idx = _RANDOM_461[17:13];	// @[lsu.scala:210:16]
        stq_2_bits_uop_stq_idx = _RANDOM_461[22:18];	// @[lsu.scala:210:16]
        stq_2_bits_uop_rxq_idx = _RANDOM_461[24:23];	// @[lsu.scala:210:16]
        stq_2_bits_uop_pdst = _RANDOM_461[31:25];	// @[lsu.scala:210:16]
        stq_2_bits_uop_prs1 = _RANDOM_462[6:0];	// @[lsu.scala:210:16]
        stq_2_bits_uop_prs2 = _RANDOM_462[13:7];	// @[lsu.scala:210:16]
        stq_2_bits_uop_prs3 = _RANDOM_462[20:14];	// @[lsu.scala:210:16]
        stq_2_bits_uop_ppred = _RANDOM_462[25:21];	// @[lsu.scala:210:16]
        stq_2_bits_uop_prs1_busy = _RANDOM_462[26];	// @[lsu.scala:210:16]
        stq_2_bits_uop_prs2_busy = _RANDOM_462[27];	// @[lsu.scala:210:16]
        stq_2_bits_uop_prs3_busy = _RANDOM_462[28];	// @[lsu.scala:210:16]
        stq_2_bits_uop_ppred_busy = _RANDOM_462[29];	// @[lsu.scala:210:16]
        stq_2_bits_uop_stale_pdst = {_RANDOM_462[31:30], _RANDOM_463[4:0]};	// @[lsu.scala:210:16]
        stq_2_bits_uop_exception = _RANDOM_463[5];	// @[lsu.scala:210:16]
        stq_2_bits_uop_exc_cause = {_RANDOM_463[31:6], _RANDOM_464, _RANDOM_465[5:0]};	// @[lsu.scala:210:16]
        stq_2_bits_uop_bypassable = _RANDOM_465[6];	// @[lsu.scala:210:16]
        stq_2_bits_uop_mem_cmd = _RANDOM_465[11:7];	// @[lsu.scala:210:16]
        stq_2_bits_uop_mem_size = _RANDOM_465[13:12];	// @[lsu.scala:210:16]
        stq_2_bits_uop_mem_signed = _RANDOM_465[14];	// @[lsu.scala:210:16]
        stq_2_bits_uop_is_fence = _RANDOM_465[15];	// @[lsu.scala:210:16]
        stq_2_bits_uop_is_fencei = _RANDOM_465[16];	// @[lsu.scala:210:16]
        stq_2_bits_uop_is_amo = _RANDOM_465[17];	// @[lsu.scala:210:16]
        stq_2_bits_uop_uses_ldq = _RANDOM_465[18];	// @[lsu.scala:210:16]
        stq_2_bits_uop_uses_stq = _RANDOM_465[19];	// @[lsu.scala:210:16]
        stq_2_bits_uop_is_sys_pc2epc = _RANDOM_465[20];	// @[lsu.scala:210:16]
        stq_2_bits_uop_is_unique = _RANDOM_465[21];	// @[lsu.scala:210:16]
        stq_2_bits_uop_flush_on_commit = _RANDOM_465[22];	// @[lsu.scala:210:16]
        stq_2_bits_uop_ldst_is_rs1 = _RANDOM_465[23];	// @[lsu.scala:210:16]
        stq_2_bits_uop_ldst = _RANDOM_465[29:24];	// @[lsu.scala:210:16]
        stq_2_bits_uop_lrs1 = {_RANDOM_465[31:30], _RANDOM_466[3:0]};	// @[lsu.scala:210:16]
        stq_2_bits_uop_lrs2 = _RANDOM_466[9:4];	// @[lsu.scala:210:16]
        stq_2_bits_uop_lrs3 = _RANDOM_466[15:10];	// @[lsu.scala:210:16]
        stq_2_bits_uop_ldst_val = _RANDOM_466[16];	// @[lsu.scala:210:16]
        stq_2_bits_uop_dst_rtype = _RANDOM_466[18:17];	// @[lsu.scala:210:16]
        stq_2_bits_uop_lrs1_rtype = _RANDOM_466[20:19];	// @[lsu.scala:210:16]
        stq_2_bits_uop_lrs2_rtype = _RANDOM_466[22:21];	// @[lsu.scala:210:16]
        stq_2_bits_uop_frs3_en = _RANDOM_466[23];	// @[lsu.scala:210:16]
        stq_2_bits_uop_fp_val = _RANDOM_466[24];	// @[lsu.scala:210:16]
        stq_2_bits_uop_fp_single = _RANDOM_466[25];	// @[lsu.scala:210:16]
        stq_2_bits_uop_xcpt_pf_if = _RANDOM_466[26];	// @[lsu.scala:210:16]
        stq_2_bits_uop_xcpt_ae_if = _RANDOM_466[27];	// @[lsu.scala:210:16]
        stq_2_bits_uop_xcpt_ma_if = _RANDOM_466[28];	// @[lsu.scala:210:16]
        stq_2_bits_uop_bp_debug_if = _RANDOM_466[29];	// @[lsu.scala:210:16]
        stq_2_bits_uop_bp_xcpt_if = _RANDOM_466[30];	// @[lsu.scala:210:16]
        stq_2_bits_uop_debug_fsrc = {_RANDOM_466[31], _RANDOM_467[0]};	// @[lsu.scala:210:16]
        stq_2_bits_uop_debug_tsrc = _RANDOM_467[2:1];	// @[lsu.scala:210:16]
        stq_2_bits_addr_valid = _RANDOM_467[3];	// @[lsu.scala:210:16]
        stq_2_bits_addr_bits = {_RANDOM_467[31:4], _RANDOM_468[11:0]};	// @[lsu.scala:210:16]
        stq_2_bits_addr_is_virtual = _RANDOM_468[12];	// @[lsu.scala:210:16]
        stq_2_bits_data_valid = _RANDOM_468[13];	// @[lsu.scala:210:16]
        stq_2_bits_data_bits = {_RANDOM_468[31:14], _RANDOM_469, _RANDOM_470[13:0]};	// @[lsu.scala:210:16]
        stq_2_bits_committed = _RANDOM_470[14];	// @[lsu.scala:210:16]
        stq_2_bits_succeeded = _RANDOM_470[15];	// @[lsu.scala:210:16]
        stq_3_valid = _RANDOM_472[16];	// @[lsu.scala:210:16]
        stq_3_bits_uop_uopc = _RANDOM_472[23:17];	// @[lsu.scala:210:16]
        stq_3_bits_uop_inst = {_RANDOM_472[31:24], _RANDOM_473[23:0]};	// @[lsu.scala:210:16]
        stq_3_bits_uop_debug_inst = {_RANDOM_473[31:24], _RANDOM_474[23:0]};	// @[lsu.scala:210:16]
        stq_3_bits_uop_is_rvc = _RANDOM_474[24];	// @[lsu.scala:210:16]
        stq_3_bits_uop_debug_pc = {_RANDOM_474[31:25], _RANDOM_475, _RANDOM_476[0]};	// @[lsu.scala:210:16]
        stq_3_bits_uop_iq_type = _RANDOM_476[3:1];	// @[lsu.scala:210:16]
        stq_3_bits_uop_fu_code = _RANDOM_476[13:4];	// @[lsu.scala:210:16]
        stq_3_bits_uop_ctrl_br_type = _RANDOM_476[17:14];	// @[lsu.scala:210:16]
        stq_3_bits_uop_ctrl_op1_sel = _RANDOM_476[19:18];	// @[lsu.scala:210:16]
        stq_3_bits_uop_ctrl_op2_sel = _RANDOM_476[22:20];	// @[lsu.scala:210:16]
        stq_3_bits_uop_ctrl_imm_sel = _RANDOM_476[25:23];	// @[lsu.scala:210:16]
        stq_3_bits_uop_ctrl_op_fcn = _RANDOM_476[29:26];	// @[lsu.scala:210:16]
        stq_3_bits_uop_ctrl_fcn_dw = _RANDOM_476[30];	// @[lsu.scala:210:16]
        stq_3_bits_uop_ctrl_csr_cmd = {_RANDOM_476[31], _RANDOM_477[1:0]};	// @[lsu.scala:210:16]
        stq_3_bits_uop_ctrl_is_load = _RANDOM_477[2];	// @[lsu.scala:210:16]
        stq_3_bits_uop_ctrl_is_sta = _RANDOM_477[3];	// @[lsu.scala:210:16]
        stq_3_bits_uop_ctrl_is_std = _RANDOM_477[4];	// @[lsu.scala:210:16]
        stq_3_bits_uop_iw_state = _RANDOM_477[6:5];	// @[lsu.scala:210:16]
        stq_3_bits_uop_iw_p1_poisoned = _RANDOM_477[7];	// @[lsu.scala:210:16]
        stq_3_bits_uop_iw_p2_poisoned = _RANDOM_477[8];	// @[lsu.scala:210:16]
        stq_3_bits_uop_is_br = _RANDOM_477[9];	// @[lsu.scala:210:16]
        stq_3_bits_uop_is_jalr = _RANDOM_477[10];	// @[lsu.scala:210:16]
        stq_3_bits_uop_is_jal = _RANDOM_477[11];	// @[lsu.scala:210:16]
        stq_3_bits_uop_is_sfb = _RANDOM_477[12];	// @[lsu.scala:210:16]
        stq_3_bits_uop_br_mask = _RANDOM_477[28:13];	// @[lsu.scala:210:16]
        stq_3_bits_uop_br_tag = {_RANDOM_477[31:29], _RANDOM_478[0]};	// @[lsu.scala:210:16]
        stq_3_bits_uop_ftq_idx = _RANDOM_478[5:1];	// @[lsu.scala:210:16]
        stq_3_bits_uop_edge_inst = _RANDOM_478[6];	// @[lsu.scala:210:16]
        stq_3_bits_uop_pc_lob = _RANDOM_478[12:7];	// @[lsu.scala:210:16]
        stq_3_bits_uop_taken = _RANDOM_478[13];	// @[lsu.scala:210:16]
        stq_3_bits_uop_imm_packed = {_RANDOM_478[31:14], _RANDOM_479[1:0]};	// @[lsu.scala:210:16]
        stq_3_bits_uop_csr_addr = _RANDOM_479[13:2];	// @[lsu.scala:210:16]
        stq_3_bits_uop_rob_idx = _RANDOM_479[20:14];	// @[lsu.scala:210:16]
        stq_3_bits_uop_ldq_idx = _RANDOM_479[25:21];	// @[lsu.scala:210:16]
        stq_3_bits_uop_stq_idx = _RANDOM_479[30:26];	// @[lsu.scala:210:16]
        stq_3_bits_uop_rxq_idx = {_RANDOM_479[31], _RANDOM_480[0]};	// @[lsu.scala:210:16]
        stq_3_bits_uop_pdst = _RANDOM_480[7:1];	// @[lsu.scala:210:16]
        stq_3_bits_uop_prs1 = _RANDOM_480[14:8];	// @[lsu.scala:210:16]
        stq_3_bits_uop_prs2 = _RANDOM_480[21:15];	// @[lsu.scala:210:16]
        stq_3_bits_uop_prs3 = _RANDOM_480[28:22];	// @[lsu.scala:210:16]
        stq_3_bits_uop_ppred = {_RANDOM_480[31:29], _RANDOM_481[1:0]};	// @[lsu.scala:210:16]
        stq_3_bits_uop_prs1_busy = _RANDOM_481[2];	// @[lsu.scala:210:16]
        stq_3_bits_uop_prs2_busy = _RANDOM_481[3];	// @[lsu.scala:210:16]
        stq_3_bits_uop_prs3_busy = _RANDOM_481[4];	// @[lsu.scala:210:16]
        stq_3_bits_uop_ppred_busy = _RANDOM_481[5];	// @[lsu.scala:210:16]
        stq_3_bits_uop_stale_pdst = _RANDOM_481[12:6];	// @[lsu.scala:210:16]
        stq_3_bits_uop_exception = _RANDOM_481[13];	// @[lsu.scala:210:16]
        stq_3_bits_uop_exc_cause = {_RANDOM_481[31:14], _RANDOM_482, _RANDOM_483[13:0]};	// @[lsu.scala:210:16]
        stq_3_bits_uop_bypassable = _RANDOM_483[14];	// @[lsu.scala:210:16]
        stq_3_bits_uop_mem_cmd = _RANDOM_483[19:15];	// @[lsu.scala:210:16]
        stq_3_bits_uop_mem_size = _RANDOM_483[21:20];	// @[lsu.scala:210:16]
        stq_3_bits_uop_mem_signed = _RANDOM_483[22];	// @[lsu.scala:210:16]
        stq_3_bits_uop_is_fence = _RANDOM_483[23];	// @[lsu.scala:210:16]
        stq_3_bits_uop_is_fencei = _RANDOM_483[24];	// @[lsu.scala:210:16]
        stq_3_bits_uop_is_amo = _RANDOM_483[25];	// @[lsu.scala:210:16]
        stq_3_bits_uop_uses_ldq = _RANDOM_483[26];	// @[lsu.scala:210:16]
        stq_3_bits_uop_uses_stq = _RANDOM_483[27];	// @[lsu.scala:210:16]
        stq_3_bits_uop_is_sys_pc2epc = _RANDOM_483[28];	// @[lsu.scala:210:16]
        stq_3_bits_uop_is_unique = _RANDOM_483[29];	// @[lsu.scala:210:16]
        stq_3_bits_uop_flush_on_commit = _RANDOM_483[30];	// @[lsu.scala:210:16]
        stq_3_bits_uop_ldst_is_rs1 = _RANDOM_483[31];	// @[lsu.scala:210:16]
        stq_3_bits_uop_ldst = _RANDOM_484[5:0];	// @[lsu.scala:210:16]
        stq_3_bits_uop_lrs1 = _RANDOM_484[11:6];	// @[lsu.scala:210:16]
        stq_3_bits_uop_lrs2 = _RANDOM_484[17:12];	// @[lsu.scala:210:16]
        stq_3_bits_uop_lrs3 = _RANDOM_484[23:18];	// @[lsu.scala:210:16]
        stq_3_bits_uop_ldst_val = _RANDOM_484[24];	// @[lsu.scala:210:16]
        stq_3_bits_uop_dst_rtype = _RANDOM_484[26:25];	// @[lsu.scala:210:16]
        stq_3_bits_uop_lrs1_rtype = _RANDOM_484[28:27];	// @[lsu.scala:210:16]
        stq_3_bits_uop_lrs2_rtype = _RANDOM_484[30:29];	// @[lsu.scala:210:16]
        stq_3_bits_uop_frs3_en = _RANDOM_484[31];	// @[lsu.scala:210:16]
        stq_3_bits_uop_fp_val = _RANDOM_485[0];	// @[lsu.scala:210:16]
        stq_3_bits_uop_fp_single = _RANDOM_485[1];	// @[lsu.scala:210:16]
        stq_3_bits_uop_xcpt_pf_if = _RANDOM_485[2];	// @[lsu.scala:210:16]
        stq_3_bits_uop_xcpt_ae_if = _RANDOM_485[3];	// @[lsu.scala:210:16]
        stq_3_bits_uop_xcpt_ma_if = _RANDOM_485[4];	// @[lsu.scala:210:16]
        stq_3_bits_uop_bp_debug_if = _RANDOM_485[5];	// @[lsu.scala:210:16]
        stq_3_bits_uop_bp_xcpt_if = _RANDOM_485[6];	// @[lsu.scala:210:16]
        stq_3_bits_uop_debug_fsrc = _RANDOM_485[8:7];	// @[lsu.scala:210:16]
        stq_3_bits_uop_debug_tsrc = _RANDOM_485[10:9];	// @[lsu.scala:210:16]
        stq_3_bits_addr_valid = _RANDOM_485[11];	// @[lsu.scala:210:16]
        stq_3_bits_addr_bits = {_RANDOM_485[31:12], _RANDOM_486[19:0]};	// @[lsu.scala:210:16]
        stq_3_bits_addr_is_virtual = _RANDOM_486[20];	// @[lsu.scala:210:16]
        stq_3_bits_data_valid = _RANDOM_486[21];	// @[lsu.scala:210:16]
        stq_3_bits_data_bits = {_RANDOM_486[31:22], _RANDOM_487, _RANDOM_488[21:0]};	// @[lsu.scala:210:16]
        stq_3_bits_committed = _RANDOM_488[22];	// @[lsu.scala:210:16]
        stq_3_bits_succeeded = _RANDOM_488[23];	// @[lsu.scala:210:16]
        stq_4_valid = _RANDOM_490[24];	// @[lsu.scala:210:16]
        stq_4_bits_uop_uopc = _RANDOM_490[31:25];	// @[lsu.scala:210:16]
        stq_4_bits_uop_inst = _RANDOM_491;	// @[lsu.scala:210:16]
        stq_4_bits_uop_debug_inst = _RANDOM_492;	// @[lsu.scala:210:16]
        stq_4_bits_uop_is_rvc = _RANDOM_493[0];	// @[lsu.scala:210:16]
        stq_4_bits_uop_debug_pc = {_RANDOM_493[31:1], _RANDOM_494[8:0]};	// @[lsu.scala:210:16]
        stq_4_bits_uop_iq_type = _RANDOM_494[11:9];	// @[lsu.scala:210:16]
        stq_4_bits_uop_fu_code = _RANDOM_494[21:12];	// @[lsu.scala:210:16]
        stq_4_bits_uop_ctrl_br_type = _RANDOM_494[25:22];	// @[lsu.scala:210:16]
        stq_4_bits_uop_ctrl_op1_sel = _RANDOM_494[27:26];	// @[lsu.scala:210:16]
        stq_4_bits_uop_ctrl_op2_sel = _RANDOM_494[30:28];	// @[lsu.scala:210:16]
        stq_4_bits_uop_ctrl_imm_sel = {_RANDOM_494[31], _RANDOM_495[1:0]};	// @[lsu.scala:210:16]
        stq_4_bits_uop_ctrl_op_fcn = _RANDOM_495[5:2];	// @[lsu.scala:210:16]
        stq_4_bits_uop_ctrl_fcn_dw = _RANDOM_495[6];	// @[lsu.scala:210:16]
        stq_4_bits_uop_ctrl_csr_cmd = _RANDOM_495[9:7];	// @[lsu.scala:210:16]
        stq_4_bits_uop_ctrl_is_load = _RANDOM_495[10];	// @[lsu.scala:210:16]
        stq_4_bits_uop_ctrl_is_sta = _RANDOM_495[11];	// @[lsu.scala:210:16]
        stq_4_bits_uop_ctrl_is_std = _RANDOM_495[12];	// @[lsu.scala:210:16]
        stq_4_bits_uop_iw_state = _RANDOM_495[14:13];	// @[lsu.scala:210:16]
        stq_4_bits_uop_iw_p1_poisoned = _RANDOM_495[15];	// @[lsu.scala:210:16]
        stq_4_bits_uop_iw_p2_poisoned = _RANDOM_495[16];	// @[lsu.scala:210:16]
        stq_4_bits_uop_is_br = _RANDOM_495[17];	// @[lsu.scala:210:16]
        stq_4_bits_uop_is_jalr = _RANDOM_495[18];	// @[lsu.scala:210:16]
        stq_4_bits_uop_is_jal = _RANDOM_495[19];	// @[lsu.scala:210:16]
        stq_4_bits_uop_is_sfb = _RANDOM_495[20];	// @[lsu.scala:210:16]
        stq_4_bits_uop_br_mask = {_RANDOM_495[31:21], _RANDOM_496[4:0]};	// @[lsu.scala:210:16]
        stq_4_bits_uop_br_tag = _RANDOM_496[8:5];	// @[lsu.scala:210:16]
        stq_4_bits_uop_ftq_idx = _RANDOM_496[13:9];	// @[lsu.scala:210:16]
        stq_4_bits_uop_edge_inst = _RANDOM_496[14];	// @[lsu.scala:210:16]
        stq_4_bits_uop_pc_lob = _RANDOM_496[20:15];	// @[lsu.scala:210:16]
        stq_4_bits_uop_taken = _RANDOM_496[21];	// @[lsu.scala:210:16]
        stq_4_bits_uop_imm_packed = {_RANDOM_496[31:22], _RANDOM_497[9:0]};	// @[lsu.scala:210:16]
        stq_4_bits_uop_csr_addr = _RANDOM_497[21:10];	// @[lsu.scala:210:16]
        stq_4_bits_uop_rob_idx = _RANDOM_497[28:22];	// @[lsu.scala:210:16]
        stq_4_bits_uop_ldq_idx = {_RANDOM_497[31:29], _RANDOM_498[1:0]};	// @[lsu.scala:210:16]
        stq_4_bits_uop_stq_idx = _RANDOM_498[6:2];	// @[lsu.scala:210:16]
        stq_4_bits_uop_rxq_idx = _RANDOM_498[8:7];	// @[lsu.scala:210:16]
        stq_4_bits_uop_pdst = _RANDOM_498[15:9];	// @[lsu.scala:210:16]
        stq_4_bits_uop_prs1 = _RANDOM_498[22:16];	// @[lsu.scala:210:16]
        stq_4_bits_uop_prs2 = _RANDOM_498[29:23];	// @[lsu.scala:210:16]
        stq_4_bits_uop_prs3 = {_RANDOM_498[31:30], _RANDOM_499[4:0]};	// @[lsu.scala:210:16]
        stq_4_bits_uop_ppred = _RANDOM_499[9:5];	// @[lsu.scala:210:16]
        stq_4_bits_uop_prs1_busy = _RANDOM_499[10];	// @[lsu.scala:210:16]
        stq_4_bits_uop_prs2_busy = _RANDOM_499[11];	// @[lsu.scala:210:16]
        stq_4_bits_uop_prs3_busy = _RANDOM_499[12];	// @[lsu.scala:210:16]
        stq_4_bits_uop_ppred_busy = _RANDOM_499[13];	// @[lsu.scala:210:16]
        stq_4_bits_uop_stale_pdst = _RANDOM_499[20:14];	// @[lsu.scala:210:16]
        stq_4_bits_uop_exception = _RANDOM_499[21];	// @[lsu.scala:210:16]
        stq_4_bits_uop_exc_cause = {_RANDOM_499[31:22], _RANDOM_500, _RANDOM_501[21:0]};	// @[lsu.scala:210:16]
        stq_4_bits_uop_bypassable = _RANDOM_501[22];	// @[lsu.scala:210:16]
        stq_4_bits_uop_mem_cmd = _RANDOM_501[27:23];	// @[lsu.scala:210:16]
        stq_4_bits_uop_mem_size = _RANDOM_501[29:28];	// @[lsu.scala:210:16]
        stq_4_bits_uop_mem_signed = _RANDOM_501[30];	// @[lsu.scala:210:16]
        stq_4_bits_uop_is_fence = _RANDOM_501[31];	// @[lsu.scala:210:16]
        stq_4_bits_uop_is_fencei = _RANDOM_502[0];	// @[lsu.scala:210:16]
        stq_4_bits_uop_is_amo = _RANDOM_502[1];	// @[lsu.scala:210:16]
        stq_4_bits_uop_uses_ldq = _RANDOM_502[2];	// @[lsu.scala:210:16]
        stq_4_bits_uop_uses_stq = _RANDOM_502[3];	// @[lsu.scala:210:16]
        stq_4_bits_uop_is_sys_pc2epc = _RANDOM_502[4];	// @[lsu.scala:210:16]
        stq_4_bits_uop_is_unique = _RANDOM_502[5];	// @[lsu.scala:210:16]
        stq_4_bits_uop_flush_on_commit = _RANDOM_502[6];	// @[lsu.scala:210:16]
        stq_4_bits_uop_ldst_is_rs1 = _RANDOM_502[7];	// @[lsu.scala:210:16]
        stq_4_bits_uop_ldst = _RANDOM_502[13:8];	// @[lsu.scala:210:16]
        stq_4_bits_uop_lrs1 = _RANDOM_502[19:14];	// @[lsu.scala:210:16]
        stq_4_bits_uop_lrs2 = _RANDOM_502[25:20];	// @[lsu.scala:210:16]
        stq_4_bits_uop_lrs3 = _RANDOM_502[31:26];	// @[lsu.scala:210:16]
        stq_4_bits_uop_ldst_val = _RANDOM_503[0];	// @[lsu.scala:210:16]
        stq_4_bits_uop_dst_rtype = _RANDOM_503[2:1];	// @[lsu.scala:210:16]
        stq_4_bits_uop_lrs1_rtype = _RANDOM_503[4:3];	// @[lsu.scala:210:16]
        stq_4_bits_uop_lrs2_rtype = _RANDOM_503[6:5];	// @[lsu.scala:210:16]
        stq_4_bits_uop_frs3_en = _RANDOM_503[7];	// @[lsu.scala:210:16]
        stq_4_bits_uop_fp_val = _RANDOM_503[8];	// @[lsu.scala:210:16]
        stq_4_bits_uop_fp_single = _RANDOM_503[9];	// @[lsu.scala:210:16]
        stq_4_bits_uop_xcpt_pf_if = _RANDOM_503[10];	// @[lsu.scala:210:16]
        stq_4_bits_uop_xcpt_ae_if = _RANDOM_503[11];	// @[lsu.scala:210:16]
        stq_4_bits_uop_xcpt_ma_if = _RANDOM_503[12];	// @[lsu.scala:210:16]
        stq_4_bits_uop_bp_debug_if = _RANDOM_503[13];	// @[lsu.scala:210:16]
        stq_4_bits_uop_bp_xcpt_if = _RANDOM_503[14];	// @[lsu.scala:210:16]
        stq_4_bits_uop_debug_fsrc = _RANDOM_503[16:15];	// @[lsu.scala:210:16]
        stq_4_bits_uop_debug_tsrc = _RANDOM_503[18:17];	// @[lsu.scala:210:16]
        stq_4_bits_addr_valid = _RANDOM_503[19];	// @[lsu.scala:210:16]
        stq_4_bits_addr_bits = {_RANDOM_503[31:20], _RANDOM_504[27:0]};	// @[lsu.scala:210:16]
        stq_4_bits_addr_is_virtual = _RANDOM_504[28];	// @[lsu.scala:210:16]
        stq_4_bits_data_valid = _RANDOM_504[29];	// @[lsu.scala:210:16]
        stq_4_bits_data_bits = {_RANDOM_504[31:30], _RANDOM_505, _RANDOM_506[29:0]};	// @[lsu.scala:210:16]
        stq_4_bits_committed = _RANDOM_506[30];	// @[lsu.scala:210:16]
        stq_4_bits_succeeded = _RANDOM_506[31];	// @[lsu.scala:210:16]
        stq_5_valid = _RANDOM_509[0];	// @[lsu.scala:210:16]
        stq_5_bits_uop_uopc = _RANDOM_509[7:1];	// @[lsu.scala:210:16]
        stq_5_bits_uop_inst = {_RANDOM_509[31:8], _RANDOM_510[7:0]};	// @[lsu.scala:210:16]
        stq_5_bits_uop_debug_inst = {_RANDOM_510[31:8], _RANDOM_511[7:0]};	// @[lsu.scala:210:16]
        stq_5_bits_uop_is_rvc = _RANDOM_511[8];	// @[lsu.scala:210:16]
        stq_5_bits_uop_debug_pc = {_RANDOM_511[31:9], _RANDOM_512[16:0]};	// @[lsu.scala:210:16]
        stq_5_bits_uop_iq_type = _RANDOM_512[19:17];	// @[lsu.scala:210:16]
        stq_5_bits_uop_fu_code = _RANDOM_512[29:20];	// @[lsu.scala:210:16]
        stq_5_bits_uop_ctrl_br_type = {_RANDOM_512[31:30], _RANDOM_513[1:0]};	// @[lsu.scala:210:16]
        stq_5_bits_uop_ctrl_op1_sel = _RANDOM_513[3:2];	// @[lsu.scala:210:16]
        stq_5_bits_uop_ctrl_op2_sel = _RANDOM_513[6:4];	// @[lsu.scala:210:16]
        stq_5_bits_uop_ctrl_imm_sel = _RANDOM_513[9:7];	// @[lsu.scala:210:16]
        stq_5_bits_uop_ctrl_op_fcn = _RANDOM_513[13:10];	// @[lsu.scala:210:16]
        stq_5_bits_uop_ctrl_fcn_dw = _RANDOM_513[14];	// @[lsu.scala:210:16]
        stq_5_bits_uop_ctrl_csr_cmd = _RANDOM_513[17:15];	// @[lsu.scala:210:16]
        stq_5_bits_uop_ctrl_is_load = _RANDOM_513[18];	// @[lsu.scala:210:16]
        stq_5_bits_uop_ctrl_is_sta = _RANDOM_513[19];	// @[lsu.scala:210:16]
        stq_5_bits_uop_ctrl_is_std = _RANDOM_513[20];	// @[lsu.scala:210:16]
        stq_5_bits_uop_iw_state = _RANDOM_513[22:21];	// @[lsu.scala:210:16]
        stq_5_bits_uop_iw_p1_poisoned = _RANDOM_513[23];	// @[lsu.scala:210:16]
        stq_5_bits_uop_iw_p2_poisoned = _RANDOM_513[24];	// @[lsu.scala:210:16]
        stq_5_bits_uop_is_br = _RANDOM_513[25];	// @[lsu.scala:210:16]
        stq_5_bits_uop_is_jalr = _RANDOM_513[26];	// @[lsu.scala:210:16]
        stq_5_bits_uop_is_jal = _RANDOM_513[27];	// @[lsu.scala:210:16]
        stq_5_bits_uop_is_sfb = _RANDOM_513[28];	// @[lsu.scala:210:16]
        stq_5_bits_uop_br_mask = {_RANDOM_513[31:29], _RANDOM_514[12:0]};	// @[lsu.scala:210:16]
        stq_5_bits_uop_br_tag = _RANDOM_514[16:13];	// @[lsu.scala:210:16]
        stq_5_bits_uop_ftq_idx = _RANDOM_514[21:17];	// @[lsu.scala:210:16]
        stq_5_bits_uop_edge_inst = _RANDOM_514[22];	// @[lsu.scala:210:16]
        stq_5_bits_uop_pc_lob = _RANDOM_514[28:23];	// @[lsu.scala:210:16]
        stq_5_bits_uop_taken = _RANDOM_514[29];	// @[lsu.scala:210:16]
        stq_5_bits_uop_imm_packed = {_RANDOM_514[31:30], _RANDOM_515[17:0]};	// @[lsu.scala:210:16]
        stq_5_bits_uop_csr_addr = _RANDOM_515[29:18];	// @[lsu.scala:210:16]
        stq_5_bits_uop_rob_idx = {_RANDOM_515[31:30], _RANDOM_516[4:0]};	// @[lsu.scala:210:16]
        stq_5_bits_uop_ldq_idx = _RANDOM_516[9:5];	// @[lsu.scala:210:16]
        stq_5_bits_uop_stq_idx = _RANDOM_516[14:10];	// @[lsu.scala:210:16]
        stq_5_bits_uop_rxq_idx = _RANDOM_516[16:15];	// @[lsu.scala:210:16]
        stq_5_bits_uop_pdst = _RANDOM_516[23:17];	// @[lsu.scala:210:16]
        stq_5_bits_uop_prs1 = _RANDOM_516[30:24];	// @[lsu.scala:210:16]
        stq_5_bits_uop_prs2 = {_RANDOM_516[31], _RANDOM_517[5:0]};	// @[lsu.scala:210:16]
        stq_5_bits_uop_prs3 = _RANDOM_517[12:6];	// @[lsu.scala:210:16]
        stq_5_bits_uop_ppred = _RANDOM_517[17:13];	// @[lsu.scala:210:16]
        stq_5_bits_uop_prs1_busy = _RANDOM_517[18];	// @[lsu.scala:210:16]
        stq_5_bits_uop_prs2_busy = _RANDOM_517[19];	// @[lsu.scala:210:16]
        stq_5_bits_uop_prs3_busy = _RANDOM_517[20];	// @[lsu.scala:210:16]
        stq_5_bits_uop_ppred_busy = _RANDOM_517[21];	// @[lsu.scala:210:16]
        stq_5_bits_uop_stale_pdst = _RANDOM_517[28:22];	// @[lsu.scala:210:16]
        stq_5_bits_uop_exception = _RANDOM_517[29];	// @[lsu.scala:210:16]
        stq_5_bits_uop_exc_cause = {_RANDOM_517[31:30], _RANDOM_518, _RANDOM_519[29:0]};	// @[lsu.scala:210:16]
        stq_5_bits_uop_bypassable = _RANDOM_519[30];	// @[lsu.scala:210:16]
        stq_5_bits_uop_mem_cmd = {_RANDOM_519[31], _RANDOM_520[3:0]};	// @[lsu.scala:210:16]
        stq_5_bits_uop_mem_size = _RANDOM_520[5:4];	// @[lsu.scala:210:16]
        stq_5_bits_uop_mem_signed = _RANDOM_520[6];	// @[lsu.scala:210:16]
        stq_5_bits_uop_is_fence = _RANDOM_520[7];	// @[lsu.scala:210:16]
        stq_5_bits_uop_is_fencei = _RANDOM_520[8];	// @[lsu.scala:210:16]
        stq_5_bits_uop_is_amo = _RANDOM_520[9];	// @[lsu.scala:210:16]
        stq_5_bits_uop_uses_ldq = _RANDOM_520[10];	// @[lsu.scala:210:16]
        stq_5_bits_uop_uses_stq = _RANDOM_520[11];	// @[lsu.scala:210:16]
        stq_5_bits_uop_is_sys_pc2epc = _RANDOM_520[12];	// @[lsu.scala:210:16]
        stq_5_bits_uop_is_unique = _RANDOM_520[13];	// @[lsu.scala:210:16]
        stq_5_bits_uop_flush_on_commit = _RANDOM_520[14];	// @[lsu.scala:210:16]
        stq_5_bits_uop_ldst_is_rs1 = _RANDOM_520[15];	// @[lsu.scala:210:16]
        stq_5_bits_uop_ldst = _RANDOM_520[21:16];	// @[lsu.scala:210:16]
        stq_5_bits_uop_lrs1 = _RANDOM_520[27:22];	// @[lsu.scala:210:16]
        stq_5_bits_uop_lrs2 = {_RANDOM_520[31:28], _RANDOM_521[1:0]};	// @[lsu.scala:210:16]
        stq_5_bits_uop_lrs3 = _RANDOM_521[7:2];	// @[lsu.scala:210:16]
        stq_5_bits_uop_ldst_val = _RANDOM_521[8];	// @[lsu.scala:210:16]
        stq_5_bits_uop_dst_rtype = _RANDOM_521[10:9];	// @[lsu.scala:210:16]
        stq_5_bits_uop_lrs1_rtype = _RANDOM_521[12:11];	// @[lsu.scala:210:16]
        stq_5_bits_uop_lrs2_rtype = _RANDOM_521[14:13];	// @[lsu.scala:210:16]
        stq_5_bits_uop_frs3_en = _RANDOM_521[15];	// @[lsu.scala:210:16]
        stq_5_bits_uop_fp_val = _RANDOM_521[16];	// @[lsu.scala:210:16]
        stq_5_bits_uop_fp_single = _RANDOM_521[17];	// @[lsu.scala:210:16]
        stq_5_bits_uop_xcpt_pf_if = _RANDOM_521[18];	// @[lsu.scala:210:16]
        stq_5_bits_uop_xcpt_ae_if = _RANDOM_521[19];	// @[lsu.scala:210:16]
        stq_5_bits_uop_xcpt_ma_if = _RANDOM_521[20];	// @[lsu.scala:210:16]
        stq_5_bits_uop_bp_debug_if = _RANDOM_521[21];	// @[lsu.scala:210:16]
        stq_5_bits_uop_bp_xcpt_if = _RANDOM_521[22];	// @[lsu.scala:210:16]
        stq_5_bits_uop_debug_fsrc = _RANDOM_521[24:23];	// @[lsu.scala:210:16]
        stq_5_bits_uop_debug_tsrc = _RANDOM_521[26:25];	// @[lsu.scala:210:16]
        stq_5_bits_addr_valid = _RANDOM_521[27];	// @[lsu.scala:210:16]
        stq_5_bits_addr_bits = {_RANDOM_521[31:28], _RANDOM_522, _RANDOM_523[3:0]};	// @[lsu.scala:210:16]
        stq_5_bits_addr_is_virtual = _RANDOM_523[4];	// @[lsu.scala:210:16]
        stq_5_bits_data_valid = _RANDOM_523[5];	// @[lsu.scala:210:16]
        stq_5_bits_data_bits = {_RANDOM_523[31:6], _RANDOM_524, _RANDOM_525[5:0]};	// @[lsu.scala:210:16]
        stq_5_bits_committed = _RANDOM_525[6];	// @[lsu.scala:210:16]
        stq_5_bits_succeeded = _RANDOM_525[7];	// @[lsu.scala:210:16]
        stq_6_valid = _RANDOM_527[8];	// @[lsu.scala:210:16]
        stq_6_bits_uop_uopc = _RANDOM_527[15:9];	// @[lsu.scala:210:16]
        stq_6_bits_uop_inst = {_RANDOM_527[31:16], _RANDOM_528[15:0]};	// @[lsu.scala:210:16]
        stq_6_bits_uop_debug_inst = {_RANDOM_528[31:16], _RANDOM_529[15:0]};	// @[lsu.scala:210:16]
        stq_6_bits_uop_is_rvc = _RANDOM_529[16];	// @[lsu.scala:210:16]
        stq_6_bits_uop_debug_pc = {_RANDOM_529[31:17], _RANDOM_530[24:0]};	// @[lsu.scala:210:16]
        stq_6_bits_uop_iq_type = _RANDOM_530[27:25];	// @[lsu.scala:210:16]
        stq_6_bits_uop_fu_code = {_RANDOM_530[31:28], _RANDOM_531[5:0]};	// @[lsu.scala:210:16]
        stq_6_bits_uop_ctrl_br_type = _RANDOM_531[9:6];	// @[lsu.scala:210:16]
        stq_6_bits_uop_ctrl_op1_sel = _RANDOM_531[11:10];	// @[lsu.scala:210:16]
        stq_6_bits_uop_ctrl_op2_sel = _RANDOM_531[14:12];	// @[lsu.scala:210:16]
        stq_6_bits_uop_ctrl_imm_sel = _RANDOM_531[17:15];	// @[lsu.scala:210:16]
        stq_6_bits_uop_ctrl_op_fcn = _RANDOM_531[21:18];	// @[lsu.scala:210:16]
        stq_6_bits_uop_ctrl_fcn_dw = _RANDOM_531[22];	// @[lsu.scala:210:16]
        stq_6_bits_uop_ctrl_csr_cmd = _RANDOM_531[25:23];	// @[lsu.scala:210:16]
        stq_6_bits_uop_ctrl_is_load = _RANDOM_531[26];	// @[lsu.scala:210:16]
        stq_6_bits_uop_ctrl_is_sta = _RANDOM_531[27];	// @[lsu.scala:210:16]
        stq_6_bits_uop_ctrl_is_std = _RANDOM_531[28];	// @[lsu.scala:210:16]
        stq_6_bits_uop_iw_state = _RANDOM_531[30:29];	// @[lsu.scala:210:16]
        stq_6_bits_uop_iw_p1_poisoned = _RANDOM_531[31];	// @[lsu.scala:210:16]
        stq_6_bits_uop_iw_p2_poisoned = _RANDOM_532[0];	// @[lsu.scala:210:16]
        stq_6_bits_uop_is_br = _RANDOM_532[1];	// @[lsu.scala:210:16]
        stq_6_bits_uop_is_jalr = _RANDOM_532[2];	// @[lsu.scala:210:16]
        stq_6_bits_uop_is_jal = _RANDOM_532[3];	// @[lsu.scala:210:16]
        stq_6_bits_uop_is_sfb = _RANDOM_532[4];	// @[lsu.scala:210:16]
        stq_6_bits_uop_br_mask = _RANDOM_532[20:5];	// @[lsu.scala:210:16]
        stq_6_bits_uop_br_tag = _RANDOM_532[24:21];	// @[lsu.scala:210:16]
        stq_6_bits_uop_ftq_idx = _RANDOM_532[29:25];	// @[lsu.scala:210:16]
        stq_6_bits_uop_edge_inst = _RANDOM_532[30];	// @[lsu.scala:210:16]
        stq_6_bits_uop_pc_lob = {_RANDOM_532[31], _RANDOM_533[4:0]};	// @[lsu.scala:210:16]
        stq_6_bits_uop_taken = _RANDOM_533[5];	// @[lsu.scala:210:16]
        stq_6_bits_uop_imm_packed = _RANDOM_533[25:6];	// @[lsu.scala:210:16]
        stq_6_bits_uop_csr_addr = {_RANDOM_533[31:26], _RANDOM_534[5:0]};	// @[lsu.scala:210:16]
        stq_6_bits_uop_rob_idx = _RANDOM_534[12:6];	// @[lsu.scala:210:16]
        stq_6_bits_uop_ldq_idx = _RANDOM_534[17:13];	// @[lsu.scala:210:16]
        stq_6_bits_uop_stq_idx = _RANDOM_534[22:18];	// @[lsu.scala:210:16]
        stq_6_bits_uop_rxq_idx = _RANDOM_534[24:23];	// @[lsu.scala:210:16]
        stq_6_bits_uop_pdst = _RANDOM_534[31:25];	// @[lsu.scala:210:16]
        stq_6_bits_uop_prs1 = _RANDOM_535[6:0];	// @[lsu.scala:210:16]
        stq_6_bits_uop_prs2 = _RANDOM_535[13:7];	// @[lsu.scala:210:16]
        stq_6_bits_uop_prs3 = _RANDOM_535[20:14];	// @[lsu.scala:210:16]
        stq_6_bits_uop_ppred = _RANDOM_535[25:21];	// @[lsu.scala:210:16]
        stq_6_bits_uop_prs1_busy = _RANDOM_535[26];	// @[lsu.scala:210:16]
        stq_6_bits_uop_prs2_busy = _RANDOM_535[27];	// @[lsu.scala:210:16]
        stq_6_bits_uop_prs3_busy = _RANDOM_535[28];	// @[lsu.scala:210:16]
        stq_6_bits_uop_ppred_busy = _RANDOM_535[29];	// @[lsu.scala:210:16]
        stq_6_bits_uop_stale_pdst = {_RANDOM_535[31:30], _RANDOM_536[4:0]};	// @[lsu.scala:210:16]
        stq_6_bits_uop_exception = _RANDOM_536[5];	// @[lsu.scala:210:16]
        stq_6_bits_uop_exc_cause = {_RANDOM_536[31:6], _RANDOM_537, _RANDOM_538[5:0]};	// @[lsu.scala:210:16]
        stq_6_bits_uop_bypassable = _RANDOM_538[6];	// @[lsu.scala:210:16]
        stq_6_bits_uop_mem_cmd = _RANDOM_538[11:7];	// @[lsu.scala:210:16]
        stq_6_bits_uop_mem_size = _RANDOM_538[13:12];	// @[lsu.scala:210:16]
        stq_6_bits_uop_mem_signed = _RANDOM_538[14];	// @[lsu.scala:210:16]
        stq_6_bits_uop_is_fence = _RANDOM_538[15];	// @[lsu.scala:210:16]
        stq_6_bits_uop_is_fencei = _RANDOM_538[16];	// @[lsu.scala:210:16]
        stq_6_bits_uop_is_amo = _RANDOM_538[17];	// @[lsu.scala:210:16]
        stq_6_bits_uop_uses_ldq = _RANDOM_538[18];	// @[lsu.scala:210:16]
        stq_6_bits_uop_uses_stq = _RANDOM_538[19];	// @[lsu.scala:210:16]
        stq_6_bits_uop_is_sys_pc2epc = _RANDOM_538[20];	// @[lsu.scala:210:16]
        stq_6_bits_uop_is_unique = _RANDOM_538[21];	// @[lsu.scala:210:16]
        stq_6_bits_uop_flush_on_commit = _RANDOM_538[22];	// @[lsu.scala:210:16]
        stq_6_bits_uop_ldst_is_rs1 = _RANDOM_538[23];	// @[lsu.scala:210:16]
        stq_6_bits_uop_ldst = _RANDOM_538[29:24];	// @[lsu.scala:210:16]
        stq_6_bits_uop_lrs1 = {_RANDOM_538[31:30], _RANDOM_539[3:0]};	// @[lsu.scala:210:16]
        stq_6_bits_uop_lrs2 = _RANDOM_539[9:4];	// @[lsu.scala:210:16]
        stq_6_bits_uop_lrs3 = _RANDOM_539[15:10];	// @[lsu.scala:210:16]
        stq_6_bits_uop_ldst_val = _RANDOM_539[16];	// @[lsu.scala:210:16]
        stq_6_bits_uop_dst_rtype = _RANDOM_539[18:17];	// @[lsu.scala:210:16]
        stq_6_bits_uop_lrs1_rtype = _RANDOM_539[20:19];	// @[lsu.scala:210:16]
        stq_6_bits_uop_lrs2_rtype = _RANDOM_539[22:21];	// @[lsu.scala:210:16]
        stq_6_bits_uop_frs3_en = _RANDOM_539[23];	// @[lsu.scala:210:16]
        stq_6_bits_uop_fp_val = _RANDOM_539[24];	// @[lsu.scala:210:16]
        stq_6_bits_uop_fp_single = _RANDOM_539[25];	// @[lsu.scala:210:16]
        stq_6_bits_uop_xcpt_pf_if = _RANDOM_539[26];	// @[lsu.scala:210:16]
        stq_6_bits_uop_xcpt_ae_if = _RANDOM_539[27];	// @[lsu.scala:210:16]
        stq_6_bits_uop_xcpt_ma_if = _RANDOM_539[28];	// @[lsu.scala:210:16]
        stq_6_bits_uop_bp_debug_if = _RANDOM_539[29];	// @[lsu.scala:210:16]
        stq_6_bits_uop_bp_xcpt_if = _RANDOM_539[30];	// @[lsu.scala:210:16]
        stq_6_bits_uop_debug_fsrc = {_RANDOM_539[31], _RANDOM_540[0]};	// @[lsu.scala:210:16]
        stq_6_bits_uop_debug_tsrc = _RANDOM_540[2:1];	// @[lsu.scala:210:16]
        stq_6_bits_addr_valid = _RANDOM_540[3];	// @[lsu.scala:210:16]
        stq_6_bits_addr_bits = {_RANDOM_540[31:4], _RANDOM_541[11:0]};	// @[lsu.scala:210:16]
        stq_6_bits_addr_is_virtual = _RANDOM_541[12];	// @[lsu.scala:210:16]
        stq_6_bits_data_valid = _RANDOM_541[13];	// @[lsu.scala:210:16]
        stq_6_bits_data_bits = {_RANDOM_541[31:14], _RANDOM_542, _RANDOM_543[13:0]};	// @[lsu.scala:210:16]
        stq_6_bits_committed = _RANDOM_543[14];	// @[lsu.scala:210:16]
        stq_6_bits_succeeded = _RANDOM_543[15];	// @[lsu.scala:210:16]
        stq_7_valid = _RANDOM_545[16];	// @[lsu.scala:210:16]
        stq_7_bits_uop_uopc = _RANDOM_545[23:17];	// @[lsu.scala:210:16]
        stq_7_bits_uop_inst = {_RANDOM_545[31:24], _RANDOM_546[23:0]};	// @[lsu.scala:210:16]
        stq_7_bits_uop_debug_inst = {_RANDOM_546[31:24], _RANDOM_547[23:0]};	// @[lsu.scala:210:16]
        stq_7_bits_uop_is_rvc = _RANDOM_547[24];	// @[lsu.scala:210:16]
        stq_7_bits_uop_debug_pc = {_RANDOM_547[31:25], _RANDOM_548, _RANDOM_549[0]};	// @[lsu.scala:210:16]
        stq_7_bits_uop_iq_type = _RANDOM_549[3:1];	// @[lsu.scala:210:16]
        stq_7_bits_uop_fu_code = _RANDOM_549[13:4];	// @[lsu.scala:210:16]
        stq_7_bits_uop_ctrl_br_type = _RANDOM_549[17:14];	// @[lsu.scala:210:16]
        stq_7_bits_uop_ctrl_op1_sel = _RANDOM_549[19:18];	// @[lsu.scala:210:16]
        stq_7_bits_uop_ctrl_op2_sel = _RANDOM_549[22:20];	// @[lsu.scala:210:16]
        stq_7_bits_uop_ctrl_imm_sel = _RANDOM_549[25:23];	// @[lsu.scala:210:16]
        stq_7_bits_uop_ctrl_op_fcn = _RANDOM_549[29:26];	// @[lsu.scala:210:16]
        stq_7_bits_uop_ctrl_fcn_dw = _RANDOM_549[30];	// @[lsu.scala:210:16]
        stq_7_bits_uop_ctrl_csr_cmd = {_RANDOM_549[31], _RANDOM_550[1:0]};	// @[lsu.scala:210:16]
        stq_7_bits_uop_ctrl_is_load = _RANDOM_550[2];	// @[lsu.scala:210:16]
        stq_7_bits_uop_ctrl_is_sta = _RANDOM_550[3];	// @[lsu.scala:210:16]
        stq_7_bits_uop_ctrl_is_std = _RANDOM_550[4];	// @[lsu.scala:210:16]
        stq_7_bits_uop_iw_state = _RANDOM_550[6:5];	// @[lsu.scala:210:16]
        stq_7_bits_uop_iw_p1_poisoned = _RANDOM_550[7];	// @[lsu.scala:210:16]
        stq_7_bits_uop_iw_p2_poisoned = _RANDOM_550[8];	// @[lsu.scala:210:16]
        stq_7_bits_uop_is_br = _RANDOM_550[9];	// @[lsu.scala:210:16]
        stq_7_bits_uop_is_jalr = _RANDOM_550[10];	// @[lsu.scala:210:16]
        stq_7_bits_uop_is_jal = _RANDOM_550[11];	// @[lsu.scala:210:16]
        stq_7_bits_uop_is_sfb = _RANDOM_550[12];	// @[lsu.scala:210:16]
        stq_7_bits_uop_br_mask = _RANDOM_550[28:13];	// @[lsu.scala:210:16]
        stq_7_bits_uop_br_tag = {_RANDOM_550[31:29], _RANDOM_551[0]};	// @[lsu.scala:210:16]
        stq_7_bits_uop_ftq_idx = _RANDOM_551[5:1];	// @[lsu.scala:210:16]
        stq_7_bits_uop_edge_inst = _RANDOM_551[6];	// @[lsu.scala:210:16]
        stq_7_bits_uop_pc_lob = _RANDOM_551[12:7];	// @[lsu.scala:210:16]
        stq_7_bits_uop_taken = _RANDOM_551[13];	// @[lsu.scala:210:16]
        stq_7_bits_uop_imm_packed = {_RANDOM_551[31:14], _RANDOM_552[1:0]};	// @[lsu.scala:210:16]
        stq_7_bits_uop_csr_addr = _RANDOM_552[13:2];	// @[lsu.scala:210:16]
        stq_7_bits_uop_rob_idx = _RANDOM_552[20:14];	// @[lsu.scala:210:16]
        stq_7_bits_uop_ldq_idx = _RANDOM_552[25:21];	// @[lsu.scala:210:16]
        stq_7_bits_uop_stq_idx = _RANDOM_552[30:26];	// @[lsu.scala:210:16]
        stq_7_bits_uop_rxq_idx = {_RANDOM_552[31], _RANDOM_553[0]};	// @[lsu.scala:210:16]
        stq_7_bits_uop_pdst = _RANDOM_553[7:1];	// @[lsu.scala:210:16]
        stq_7_bits_uop_prs1 = _RANDOM_553[14:8];	// @[lsu.scala:210:16]
        stq_7_bits_uop_prs2 = _RANDOM_553[21:15];	// @[lsu.scala:210:16]
        stq_7_bits_uop_prs3 = _RANDOM_553[28:22];	// @[lsu.scala:210:16]
        stq_7_bits_uop_ppred = {_RANDOM_553[31:29], _RANDOM_554[1:0]};	// @[lsu.scala:210:16]
        stq_7_bits_uop_prs1_busy = _RANDOM_554[2];	// @[lsu.scala:210:16]
        stq_7_bits_uop_prs2_busy = _RANDOM_554[3];	// @[lsu.scala:210:16]
        stq_7_bits_uop_prs3_busy = _RANDOM_554[4];	// @[lsu.scala:210:16]
        stq_7_bits_uop_ppred_busy = _RANDOM_554[5];	// @[lsu.scala:210:16]
        stq_7_bits_uop_stale_pdst = _RANDOM_554[12:6];	// @[lsu.scala:210:16]
        stq_7_bits_uop_exception = _RANDOM_554[13];	// @[lsu.scala:210:16]
        stq_7_bits_uop_exc_cause = {_RANDOM_554[31:14], _RANDOM_555, _RANDOM_556[13:0]};	// @[lsu.scala:210:16]
        stq_7_bits_uop_bypassable = _RANDOM_556[14];	// @[lsu.scala:210:16]
        stq_7_bits_uop_mem_cmd = _RANDOM_556[19:15];	// @[lsu.scala:210:16]
        stq_7_bits_uop_mem_size = _RANDOM_556[21:20];	// @[lsu.scala:210:16]
        stq_7_bits_uop_mem_signed = _RANDOM_556[22];	// @[lsu.scala:210:16]
        stq_7_bits_uop_is_fence = _RANDOM_556[23];	// @[lsu.scala:210:16]
        stq_7_bits_uop_is_fencei = _RANDOM_556[24];	// @[lsu.scala:210:16]
        stq_7_bits_uop_is_amo = _RANDOM_556[25];	// @[lsu.scala:210:16]
        stq_7_bits_uop_uses_ldq = _RANDOM_556[26];	// @[lsu.scala:210:16]
        stq_7_bits_uop_uses_stq = _RANDOM_556[27];	// @[lsu.scala:210:16]
        stq_7_bits_uop_is_sys_pc2epc = _RANDOM_556[28];	// @[lsu.scala:210:16]
        stq_7_bits_uop_is_unique = _RANDOM_556[29];	// @[lsu.scala:210:16]
        stq_7_bits_uop_flush_on_commit = _RANDOM_556[30];	// @[lsu.scala:210:16]
        stq_7_bits_uop_ldst_is_rs1 = _RANDOM_556[31];	// @[lsu.scala:210:16]
        stq_7_bits_uop_ldst = _RANDOM_557[5:0];	// @[lsu.scala:210:16]
        stq_7_bits_uop_lrs1 = _RANDOM_557[11:6];	// @[lsu.scala:210:16]
        stq_7_bits_uop_lrs2 = _RANDOM_557[17:12];	// @[lsu.scala:210:16]
        stq_7_bits_uop_lrs3 = _RANDOM_557[23:18];	// @[lsu.scala:210:16]
        stq_7_bits_uop_ldst_val = _RANDOM_557[24];	// @[lsu.scala:210:16]
        stq_7_bits_uop_dst_rtype = _RANDOM_557[26:25];	// @[lsu.scala:210:16]
        stq_7_bits_uop_lrs1_rtype = _RANDOM_557[28:27];	// @[lsu.scala:210:16]
        stq_7_bits_uop_lrs2_rtype = _RANDOM_557[30:29];	// @[lsu.scala:210:16]
        stq_7_bits_uop_frs3_en = _RANDOM_557[31];	// @[lsu.scala:210:16]
        stq_7_bits_uop_fp_val = _RANDOM_558[0];	// @[lsu.scala:210:16]
        stq_7_bits_uop_fp_single = _RANDOM_558[1];	// @[lsu.scala:210:16]
        stq_7_bits_uop_xcpt_pf_if = _RANDOM_558[2];	// @[lsu.scala:210:16]
        stq_7_bits_uop_xcpt_ae_if = _RANDOM_558[3];	// @[lsu.scala:210:16]
        stq_7_bits_uop_xcpt_ma_if = _RANDOM_558[4];	// @[lsu.scala:210:16]
        stq_7_bits_uop_bp_debug_if = _RANDOM_558[5];	// @[lsu.scala:210:16]
        stq_7_bits_uop_bp_xcpt_if = _RANDOM_558[6];	// @[lsu.scala:210:16]
        stq_7_bits_uop_debug_fsrc = _RANDOM_558[8:7];	// @[lsu.scala:210:16]
        stq_7_bits_uop_debug_tsrc = _RANDOM_558[10:9];	// @[lsu.scala:210:16]
        stq_7_bits_addr_valid = _RANDOM_558[11];	// @[lsu.scala:210:16]
        stq_7_bits_addr_bits = {_RANDOM_558[31:12], _RANDOM_559[19:0]};	// @[lsu.scala:210:16]
        stq_7_bits_addr_is_virtual = _RANDOM_559[20];	// @[lsu.scala:210:16]
        stq_7_bits_data_valid = _RANDOM_559[21];	// @[lsu.scala:210:16]
        stq_7_bits_data_bits = {_RANDOM_559[31:22], _RANDOM_560, _RANDOM_561[21:0]};	// @[lsu.scala:210:16]
        stq_7_bits_committed = _RANDOM_561[22];	// @[lsu.scala:210:16]
        stq_7_bits_succeeded = _RANDOM_561[23];	// @[lsu.scala:210:16]
        stq_8_valid = _RANDOM_563[24];	// @[lsu.scala:210:16]
        stq_8_bits_uop_uopc = _RANDOM_563[31:25];	// @[lsu.scala:210:16]
        stq_8_bits_uop_inst = _RANDOM_564;	// @[lsu.scala:210:16]
        stq_8_bits_uop_debug_inst = _RANDOM_565;	// @[lsu.scala:210:16]
        stq_8_bits_uop_is_rvc = _RANDOM_566[0];	// @[lsu.scala:210:16]
        stq_8_bits_uop_debug_pc = {_RANDOM_566[31:1], _RANDOM_567[8:0]};	// @[lsu.scala:210:16]
        stq_8_bits_uop_iq_type = _RANDOM_567[11:9];	// @[lsu.scala:210:16]
        stq_8_bits_uop_fu_code = _RANDOM_567[21:12];	// @[lsu.scala:210:16]
        stq_8_bits_uop_ctrl_br_type = _RANDOM_567[25:22];	// @[lsu.scala:210:16]
        stq_8_bits_uop_ctrl_op1_sel = _RANDOM_567[27:26];	// @[lsu.scala:210:16]
        stq_8_bits_uop_ctrl_op2_sel = _RANDOM_567[30:28];	// @[lsu.scala:210:16]
        stq_8_bits_uop_ctrl_imm_sel = {_RANDOM_567[31], _RANDOM_568[1:0]};	// @[lsu.scala:210:16]
        stq_8_bits_uop_ctrl_op_fcn = _RANDOM_568[5:2];	// @[lsu.scala:210:16]
        stq_8_bits_uop_ctrl_fcn_dw = _RANDOM_568[6];	// @[lsu.scala:210:16]
        stq_8_bits_uop_ctrl_csr_cmd = _RANDOM_568[9:7];	// @[lsu.scala:210:16]
        stq_8_bits_uop_ctrl_is_load = _RANDOM_568[10];	// @[lsu.scala:210:16]
        stq_8_bits_uop_ctrl_is_sta = _RANDOM_568[11];	// @[lsu.scala:210:16]
        stq_8_bits_uop_ctrl_is_std = _RANDOM_568[12];	// @[lsu.scala:210:16]
        stq_8_bits_uop_iw_state = _RANDOM_568[14:13];	// @[lsu.scala:210:16]
        stq_8_bits_uop_iw_p1_poisoned = _RANDOM_568[15];	// @[lsu.scala:210:16]
        stq_8_bits_uop_iw_p2_poisoned = _RANDOM_568[16];	// @[lsu.scala:210:16]
        stq_8_bits_uop_is_br = _RANDOM_568[17];	// @[lsu.scala:210:16]
        stq_8_bits_uop_is_jalr = _RANDOM_568[18];	// @[lsu.scala:210:16]
        stq_8_bits_uop_is_jal = _RANDOM_568[19];	// @[lsu.scala:210:16]
        stq_8_bits_uop_is_sfb = _RANDOM_568[20];	// @[lsu.scala:210:16]
        stq_8_bits_uop_br_mask = {_RANDOM_568[31:21], _RANDOM_569[4:0]};	// @[lsu.scala:210:16]
        stq_8_bits_uop_br_tag = _RANDOM_569[8:5];	// @[lsu.scala:210:16]
        stq_8_bits_uop_ftq_idx = _RANDOM_569[13:9];	// @[lsu.scala:210:16]
        stq_8_bits_uop_edge_inst = _RANDOM_569[14];	// @[lsu.scala:210:16]
        stq_8_bits_uop_pc_lob = _RANDOM_569[20:15];	// @[lsu.scala:210:16]
        stq_8_bits_uop_taken = _RANDOM_569[21];	// @[lsu.scala:210:16]
        stq_8_bits_uop_imm_packed = {_RANDOM_569[31:22], _RANDOM_570[9:0]};	// @[lsu.scala:210:16]
        stq_8_bits_uop_csr_addr = _RANDOM_570[21:10];	// @[lsu.scala:210:16]
        stq_8_bits_uop_rob_idx = _RANDOM_570[28:22];	// @[lsu.scala:210:16]
        stq_8_bits_uop_ldq_idx = {_RANDOM_570[31:29], _RANDOM_571[1:0]};	// @[lsu.scala:210:16]
        stq_8_bits_uop_stq_idx = _RANDOM_571[6:2];	// @[lsu.scala:210:16]
        stq_8_bits_uop_rxq_idx = _RANDOM_571[8:7];	// @[lsu.scala:210:16]
        stq_8_bits_uop_pdst = _RANDOM_571[15:9];	// @[lsu.scala:210:16]
        stq_8_bits_uop_prs1 = _RANDOM_571[22:16];	// @[lsu.scala:210:16]
        stq_8_bits_uop_prs2 = _RANDOM_571[29:23];	// @[lsu.scala:210:16]
        stq_8_bits_uop_prs3 = {_RANDOM_571[31:30], _RANDOM_572[4:0]};	// @[lsu.scala:210:16]
        stq_8_bits_uop_ppred = _RANDOM_572[9:5];	// @[lsu.scala:210:16]
        stq_8_bits_uop_prs1_busy = _RANDOM_572[10];	// @[lsu.scala:210:16]
        stq_8_bits_uop_prs2_busy = _RANDOM_572[11];	// @[lsu.scala:210:16]
        stq_8_bits_uop_prs3_busy = _RANDOM_572[12];	// @[lsu.scala:210:16]
        stq_8_bits_uop_ppred_busy = _RANDOM_572[13];	// @[lsu.scala:210:16]
        stq_8_bits_uop_stale_pdst = _RANDOM_572[20:14];	// @[lsu.scala:210:16]
        stq_8_bits_uop_exception = _RANDOM_572[21];	// @[lsu.scala:210:16]
        stq_8_bits_uop_exc_cause = {_RANDOM_572[31:22], _RANDOM_573, _RANDOM_574[21:0]};	// @[lsu.scala:210:16]
        stq_8_bits_uop_bypassable = _RANDOM_574[22];	// @[lsu.scala:210:16]
        stq_8_bits_uop_mem_cmd = _RANDOM_574[27:23];	// @[lsu.scala:210:16]
        stq_8_bits_uop_mem_size = _RANDOM_574[29:28];	// @[lsu.scala:210:16]
        stq_8_bits_uop_mem_signed = _RANDOM_574[30];	// @[lsu.scala:210:16]
        stq_8_bits_uop_is_fence = _RANDOM_574[31];	// @[lsu.scala:210:16]
        stq_8_bits_uop_is_fencei = _RANDOM_575[0];	// @[lsu.scala:210:16]
        stq_8_bits_uop_is_amo = _RANDOM_575[1];	// @[lsu.scala:210:16]
        stq_8_bits_uop_uses_ldq = _RANDOM_575[2];	// @[lsu.scala:210:16]
        stq_8_bits_uop_uses_stq = _RANDOM_575[3];	// @[lsu.scala:210:16]
        stq_8_bits_uop_is_sys_pc2epc = _RANDOM_575[4];	// @[lsu.scala:210:16]
        stq_8_bits_uop_is_unique = _RANDOM_575[5];	// @[lsu.scala:210:16]
        stq_8_bits_uop_flush_on_commit = _RANDOM_575[6];	// @[lsu.scala:210:16]
        stq_8_bits_uop_ldst_is_rs1 = _RANDOM_575[7];	// @[lsu.scala:210:16]
        stq_8_bits_uop_ldst = _RANDOM_575[13:8];	// @[lsu.scala:210:16]
        stq_8_bits_uop_lrs1 = _RANDOM_575[19:14];	// @[lsu.scala:210:16]
        stq_8_bits_uop_lrs2 = _RANDOM_575[25:20];	// @[lsu.scala:210:16]
        stq_8_bits_uop_lrs3 = _RANDOM_575[31:26];	// @[lsu.scala:210:16]
        stq_8_bits_uop_ldst_val = _RANDOM_576[0];	// @[lsu.scala:210:16]
        stq_8_bits_uop_dst_rtype = _RANDOM_576[2:1];	// @[lsu.scala:210:16]
        stq_8_bits_uop_lrs1_rtype = _RANDOM_576[4:3];	// @[lsu.scala:210:16]
        stq_8_bits_uop_lrs2_rtype = _RANDOM_576[6:5];	// @[lsu.scala:210:16]
        stq_8_bits_uop_frs3_en = _RANDOM_576[7];	// @[lsu.scala:210:16]
        stq_8_bits_uop_fp_val = _RANDOM_576[8];	// @[lsu.scala:210:16]
        stq_8_bits_uop_fp_single = _RANDOM_576[9];	// @[lsu.scala:210:16]
        stq_8_bits_uop_xcpt_pf_if = _RANDOM_576[10];	// @[lsu.scala:210:16]
        stq_8_bits_uop_xcpt_ae_if = _RANDOM_576[11];	// @[lsu.scala:210:16]
        stq_8_bits_uop_xcpt_ma_if = _RANDOM_576[12];	// @[lsu.scala:210:16]
        stq_8_bits_uop_bp_debug_if = _RANDOM_576[13];	// @[lsu.scala:210:16]
        stq_8_bits_uop_bp_xcpt_if = _RANDOM_576[14];	// @[lsu.scala:210:16]
        stq_8_bits_uop_debug_fsrc = _RANDOM_576[16:15];	// @[lsu.scala:210:16]
        stq_8_bits_uop_debug_tsrc = _RANDOM_576[18:17];	// @[lsu.scala:210:16]
        stq_8_bits_addr_valid = _RANDOM_576[19];	// @[lsu.scala:210:16]
        stq_8_bits_addr_bits = {_RANDOM_576[31:20], _RANDOM_577[27:0]};	// @[lsu.scala:210:16]
        stq_8_bits_addr_is_virtual = _RANDOM_577[28];	// @[lsu.scala:210:16]
        stq_8_bits_data_valid = _RANDOM_577[29];	// @[lsu.scala:210:16]
        stq_8_bits_data_bits = {_RANDOM_577[31:30], _RANDOM_578, _RANDOM_579[29:0]};	// @[lsu.scala:210:16]
        stq_8_bits_committed = _RANDOM_579[30];	// @[lsu.scala:210:16]
        stq_8_bits_succeeded = _RANDOM_579[31];	// @[lsu.scala:210:16]
        stq_9_valid = _RANDOM_582[0];	// @[lsu.scala:210:16]
        stq_9_bits_uop_uopc = _RANDOM_582[7:1];	// @[lsu.scala:210:16]
        stq_9_bits_uop_inst = {_RANDOM_582[31:8], _RANDOM_583[7:0]};	// @[lsu.scala:210:16]
        stq_9_bits_uop_debug_inst = {_RANDOM_583[31:8], _RANDOM_584[7:0]};	// @[lsu.scala:210:16]
        stq_9_bits_uop_is_rvc = _RANDOM_584[8];	// @[lsu.scala:210:16]
        stq_9_bits_uop_debug_pc = {_RANDOM_584[31:9], _RANDOM_585[16:0]};	// @[lsu.scala:210:16]
        stq_9_bits_uop_iq_type = _RANDOM_585[19:17];	// @[lsu.scala:210:16]
        stq_9_bits_uop_fu_code = _RANDOM_585[29:20];	// @[lsu.scala:210:16]
        stq_9_bits_uop_ctrl_br_type = {_RANDOM_585[31:30], _RANDOM_586[1:0]};	// @[lsu.scala:210:16]
        stq_9_bits_uop_ctrl_op1_sel = _RANDOM_586[3:2];	// @[lsu.scala:210:16]
        stq_9_bits_uop_ctrl_op2_sel = _RANDOM_586[6:4];	// @[lsu.scala:210:16]
        stq_9_bits_uop_ctrl_imm_sel = _RANDOM_586[9:7];	// @[lsu.scala:210:16]
        stq_9_bits_uop_ctrl_op_fcn = _RANDOM_586[13:10];	// @[lsu.scala:210:16]
        stq_9_bits_uop_ctrl_fcn_dw = _RANDOM_586[14];	// @[lsu.scala:210:16]
        stq_9_bits_uop_ctrl_csr_cmd = _RANDOM_586[17:15];	// @[lsu.scala:210:16]
        stq_9_bits_uop_ctrl_is_load = _RANDOM_586[18];	// @[lsu.scala:210:16]
        stq_9_bits_uop_ctrl_is_sta = _RANDOM_586[19];	// @[lsu.scala:210:16]
        stq_9_bits_uop_ctrl_is_std = _RANDOM_586[20];	// @[lsu.scala:210:16]
        stq_9_bits_uop_iw_state = _RANDOM_586[22:21];	// @[lsu.scala:210:16]
        stq_9_bits_uop_iw_p1_poisoned = _RANDOM_586[23];	// @[lsu.scala:210:16]
        stq_9_bits_uop_iw_p2_poisoned = _RANDOM_586[24];	// @[lsu.scala:210:16]
        stq_9_bits_uop_is_br = _RANDOM_586[25];	// @[lsu.scala:210:16]
        stq_9_bits_uop_is_jalr = _RANDOM_586[26];	// @[lsu.scala:210:16]
        stq_9_bits_uop_is_jal = _RANDOM_586[27];	// @[lsu.scala:210:16]
        stq_9_bits_uop_is_sfb = _RANDOM_586[28];	// @[lsu.scala:210:16]
        stq_9_bits_uop_br_mask = {_RANDOM_586[31:29], _RANDOM_587[12:0]};	// @[lsu.scala:210:16]
        stq_9_bits_uop_br_tag = _RANDOM_587[16:13];	// @[lsu.scala:210:16]
        stq_9_bits_uop_ftq_idx = _RANDOM_587[21:17];	// @[lsu.scala:210:16]
        stq_9_bits_uop_edge_inst = _RANDOM_587[22];	// @[lsu.scala:210:16]
        stq_9_bits_uop_pc_lob = _RANDOM_587[28:23];	// @[lsu.scala:210:16]
        stq_9_bits_uop_taken = _RANDOM_587[29];	// @[lsu.scala:210:16]
        stq_9_bits_uop_imm_packed = {_RANDOM_587[31:30], _RANDOM_588[17:0]};	// @[lsu.scala:210:16]
        stq_9_bits_uop_csr_addr = _RANDOM_588[29:18];	// @[lsu.scala:210:16]
        stq_9_bits_uop_rob_idx = {_RANDOM_588[31:30], _RANDOM_589[4:0]};	// @[lsu.scala:210:16]
        stq_9_bits_uop_ldq_idx = _RANDOM_589[9:5];	// @[lsu.scala:210:16]
        stq_9_bits_uop_stq_idx = _RANDOM_589[14:10];	// @[lsu.scala:210:16]
        stq_9_bits_uop_rxq_idx = _RANDOM_589[16:15];	// @[lsu.scala:210:16]
        stq_9_bits_uop_pdst = _RANDOM_589[23:17];	// @[lsu.scala:210:16]
        stq_9_bits_uop_prs1 = _RANDOM_589[30:24];	// @[lsu.scala:210:16]
        stq_9_bits_uop_prs2 = {_RANDOM_589[31], _RANDOM_590[5:0]};	// @[lsu.scala:210:16]
        stq_9_bits_uop_prs3 = _RANDOM_590[12:6];	// @[lsu.scala:210:16]
        stq_9_bits_uop_ppred = _RANDOM_590[17:13];	// @[lsu.scala:210:16]
        stq_9_bits_uop_prs1_busy = _RANDOM_590[18];	// @[lsu.scala:210:16]
        stq_9_bits_uop_prs2_busy = _RANDOM_590[19];	// @[lsu.scala:210:16]
        stq_9_bits_uop_prs3_busy = _RANDOM_590[20];	// @[lsu.scala:210:16]
        stq_9_bits_uop_ppred_busy = _RANDOM_590[21];	// @[lsu.scala:210:16]
        stq_9_bits_uop_stale_pdst = _RANDOM_590[28:22];	// @[lsu.scala:210:16]
        stq_9_bits_uop_exception = _RANDOM_590[29];	// @[lsu.scala:210:16]
        stq_9_bits_uop_exc_cause = {_RANDOM_590[31:30], _RANDOM_591, _RANDOM_592[29:0]};	// @[lsu.scala:210:16]
        stq_9_bits_uop_bypassable = _RANDOM_592[30];	// @[lsu.scala:210:16]
        stq_9_bits_uop_mem_cmd = {_RANDOM_592[31], _RANDOM_593[3:0]};	// @[lsu.scala:210:16]
        stq_9_bits_uop_mem_size = _RANDOM_593[5:4];	// @[lsu.scala:210:16]
        stq_9_bits_uop_mem_signed = _RANDOM_593[6];	// @[lsu.scala:210:16]
        stq_9_bits_uop_is_fence = _RANDOM_593[7];	// @[lsu.scala:210:16]
        stq_9_bits_uop_is_fencei = _RANDOM_593[8];	// @[lsu.scala:210:16]
        stq_9_bits_uop_is_amo = _RANDOM_593[9];	// @[lsu.scala:210:16]
        stq_9_bits_uop_uses_ldq = _RANDOM_593[10];	// @[lsu.scala:210:16]
        stq_9_bits_uop_uses_stq = _RANDOM_593[11];	// @[lsu.scala:210:16]
        stq_9_bits_uop_is_sys_pc2epc = _RANDOM_593[12];	// @[lsu.scala:210:16]
        stq_9_bits_uop_is_unique = _RANDOM_593[13];	// @[lsu.scala:210:16]
        stq_9_bits_uop_flush_on_commit = _RANDOM_593[14];	// @[lsu.scala:210:16]
        stq_9_bits_uop_ldst_is_rs1 = _RANDOM_593[15];	// @[lsu.scala:210:16]
        stq_9_bits_uop_ldst = _RANDOM_593[21:16];	// @[lsu.scala:210:16]
        stq_9_bits_uop_lrs1 = _RANDOM_593[27:22];	// @[lsu.scala:210:16]
        stq_9_bits_uop_lrs2 = {_RANDOM_593[31:28], _RANDOM_594[1:0]};	// @[lsu.scala:210:16]
        stq_9_bits_uop_lrs3 = _RANDOM_594[7:2];	// @[lsu.scala:210:16]
        stq_9_bits_uop_ldst_val = _RANDOM_594[8];	// @[lsu.scala:210:16]
        stq_9_bits_uop_dst_rtype = _RANDOM_594[10:9];	// @[lsu.scala:210:16]
        stq_9_bits_uop_lrs1_rtype = _RANDOM_594[12:11];	// @[lsu.scala:210:16]
        stq_9_bits_uop_lrs2_rtype = _RANDOM_594[14:13];	// @[lsu.scala:210:16]
        stq_9_bits_uop_frs3_en = _RANDOM_594[15];	// @[lsu.scala:210:16]
        stq_9_bits_uop_fp_val = _RANDOM_594[16];	// @[lsu.scala:210:16]
        stq_9_bits_uop_fp_single = _RANDOM_594[17];	// @[lsu.scala:210:16]
        stq_9_bits_uop_xcpt_pf_if = _RANDOM_594[18];	// @[lsu.scala:210:16]
        stq_9_bits_uop_xcpt_ae_if = _RANDOM_594[19];	// @[lsu.scala:210:16]
        stq_9_bits_uop_xcpt_ma_if = _RANDOM_594[20];	// @[lsu.scala:210:16]
        stq_9_bits_uop_bp_debug_if = _RANDOM_594[21];	// @[lsu.scala:210:16]
        stq_9_bits_uop_bp_xcpt_if = _RANDOM_594[22];	// @[lsu.scala:210:16]
        stq_9_bits_uop_debug_fsrc = _RANDOM_594[24:23];	// @[lsu.scala:210:16]
        stq_9_bits_uop_debug_tsrc = _RANDOM_594[26:25];	// @[lsu.scala:210:16]
        stq_9_bits_addr_valid = _RANDOM_594[27];	// @[lsu.scala:210:16]
        stq_9_bits_addr_bits = {_RANDOM_594[31:28], _RANDOM_595, _RANDOM_596[3:0]};	// @[lsu.scala:210:16]
        stq_9_bits_addr_is_virtual = _RANDOM_596[4];	// @[lsu.scala:210:16]
        stq_9_bits_data_valid = _RANDOM_596[5];	// @[lsu.scala:210:16]
        stq_9_bits_data_bits = {_RANDOM_596[31:6], _RANDOM_597, _RANDOM_598[5:0]};	// @[lsu.scala:210:16]
        stq_9_bits_committed = _RANDOM_598[6];	// @[lsu.scala:210:16]
        stq_9_bits_succeeded = _RANDOM_598[7];	// @[lsu.scala:210:16]
        stq_10_valid = _RANDOM_600[8];	// @[lsu.scala:210:16]
        stq_10_bits_uop_uopc = _RANDOM_600[15:9];	// @[lsu.scala:210:16]
        stq_10_bits_uop_inst = {_RANDOM_600[31:16], _RANDOM_601[15:0]};	// @[lsu.scala:210:16]
        stq_10_bits_uop_debug_inst = {_RANDOM_601[31:16], _RANDOM_602[15:0]};	// @[lsu.scala:210:16]
        stq_10_bits_uop_is_rvc = _RANDOM_602[16];	// @[lsu.scala:210:16]
        stq_10_bits_uop_debug_pc = {_RANDOM_602[31:17], _RANDOM_603[24:0]};	// @[lsu.scala:210:16]
        stq_10_bits_uop_iq_type = _RANDOM_603[27:25];	// @[lsu.scala:210:16]
        stq_10_bits_uop_fu_code = {_RANDOM_603[31:28], _RANDOM_604[5:0]};	// @[lsu.scala:210:16]
        stq_10_bits_uop_ctrl_br_type = _RANDOM_604[9:6];	// @[lsu.scala:210:16]
        stq_10_bits_uop_ctrl_op1_sel = _RANDOM_604[11:10];	// @[lsu.scala:210:16]
        stq_10_bits_uop_ctrl_op2_sel = _RANDOM_604[14:12];	// @[lsu.scala:210:16]
        stq_10_bits_uop_ctrl_imm_sel = _RANDOM_604[17:15];	// @[lsu.scala:210:16]
        stq_10_bits_uop_ctrl_op_fcn = _RANDOM_604[21:18];	// @[lsu.scala:210:16]
        stq_10_bits_uop_ctrl_fcn_dw = _RANDOM_604[22];	// @[lsu.scala:210:16]
        stq_10_bits_uop_ctrl_csr_cmd = _RANDOM_604[25:23];	// @[lsu.scala:210:16]
        stq_10_bits_uop_ctrl_is_load = _RANDOM_604[26];	// @[lsu.scala:210:16]
        stq_10_bits_uop_ctrl_is_sta = _RANDOM_604[27];	// @[lsu.scala:210:16]
        stq_10_bits_uop_ctrl_is_std = _RANDOM_604[28];	// @[lsu.scala:210:16]
        stq_10_bits_uop_iw_state = _RANDOM_604[30:29];	// @[lsu.scala:210:16]
        stq_10_bits_uop_iw_p1_poisoned = _RANDOM_604[31];	// @[lsu.scala:210:16]
        stq_10_bits_uop_iw_p2_poisoned = _RANDOM_605[0];	// @[lsu.scala:210:16]
        stq_10_bits_uop_is_br = _RANDOM_605[1];	// @[lsu.scala:210:16]
        stq_10_bits_uop_is_jalr = _RANDOM_605[2];	// @[lsu.scala:210:16]
        stq_10_bits_uop_is_jal = _RANDOM_605[3];	// @[lsu.scala:210:16]
        stq_10_bits_uop_is_sfb = _RANDOM_605[4];	// @[lsu.scala:210:16]
        stq_10_bits_uop_br_mask = _RANDOM_605[20:5];	// @[lsu.scala:210:16]
        stq_10_bits_uop_br_tag = _RANDOM_605[24:21];	// @[lsu.scala:210:16]
        stq_10_bits_uop_ftq_idx = _RANDOM_605[29:25];	// @[lsu.scala:210:16]
        stq_10_bits_uop_edge_inst = _RANDOM_605[30];	// @[lsu.scala:210:16]
        stq_10_bits_uop_pc_lob = {_RANDOM_605[31], _RANDOM_606[4:0]};	// @[lsu.scala:210:16]
        stq_10_bits_uop_taken = _RANDOM_606[5];	// @[lsu.scala:210:16]
        stq_10_bits_uop_imm_packed = _RANDOM_606[25:6];	// @[lsu.scala:210:16]
        stq_10_bits_uop_csr_addr = {_RANDOM_606[31:26], _RANDOM_607[5:0]};	// @[lsu.scala:210:16]
        stq_10_bits_uop_rob_idx = _RANDOM_607[12:6];	// @[lsu.scala:210:16]
        stq_10_bits_uop_ldq_idx = _RANDOM_607[17:13];	// @[lsu.scala:210:16]
        stq_10_bits_uop_stq_idx = _RANDOM_607[22:18];	// @[lsu.scala:210:16]
        stq_10_bits_uop_rxq_idx = _RANDOM_607[24:23];	// @[lsu.scala:210:16]
        stq_10_bits_uop_pdst = _RANDOM_607[31:25];	// @[lsu.scala:210:16]
        stq_10_bits_uop_prs1 = _RANDOM_608[6:0];	// @[lsu.scala:210:16]
        stq_10_bits_uop_prs2 = _RANDOM_608[13:7];	// @[lsu.scala:210:16]
        stq_10_bits_uop_prs3 = _RANDOM_608[20:14];	// @[lsu.scala:210:16]
        stq_10_bits_uop_ppred = _RANDOM_608[25:21];	// @[lsu.scala:210:16]
        stq_10_bits_uop_prs1_busy = _RANDOM_608[26];	// @[lsu.scala:210:16]
        stq_10_bits_uop_prs2_busy = _RANDOM_608[27];	// @[lsu.scala:210:16]
        stq_10_bits_uop_prs3_busy = _RANDOM_608[28];	// @[lsu.scala:210:16]
        stq_10_bits_uop_ppred_busy = _RANDOM_608[29];	// @[lsu.scala:210:16]
        stq_10_bits_uop_stale_pdst = {_RANDOM_608[31:30], _RANDOM_609[4:0]};	// @[lsu.scala:210:16]
        stq_10_bits_uop_exception = _RANDOM_609[5];	// @[lsu.scala:210:16]
        stq_10_bits_uop_exc_cause = {_RANDOM_609[31:6], _RANDOM_610, _RANDOM_611[5:0]};	// @[lsu.scala:210:16]
        stq_10_bits_uop_bypassable = _RANDOM_611[6];	// @[lsu.scala:210:16]
        stq_10_bits_uop_mem_cmd = _RANDOM_611[11:7];	// @[lsu.scala:210:16]
        stq_10_bits_uop_mem_size = _RANDOM_611[13:12];	// @[lsu.scala:210:16]
        stq_10_bits_uop_mem_signed = _RANDOM_611[14];	// @[lsu.scala:210:16]
        stq_10_bits_uop_is_fence = _RANDOM_611[15];	// @[lsu.scala:210:16]
        stq_10_bits_uop_is_fencei = _RANDOM_611[16];	// @[lsu.scala:210:16]
        stq_10_bits_uop_is_amo = _RANDOM_611[17];	// @[lsu.scala:210:16]
        stq_10_bits_uop_uses_ldq = _RANDOM_611[18];	// @[lsu.scala:210:16]
        stq_10_bits_uop_uses_stq = _RANDOM_611[19];	// @[lsu.scala:210:16]
        stq_10_bits_uop_is_sys_pc2epc = _RANDOM_611[20];	// @[lsu.scala:210:16]
        stq_10_bits_uop_is_unique = _RANDOM_611[21];	// @[lsu.scala:210:16]
        stq_10_bits_uop_flush_on_commit = _RANDOM_611[22];	// @[lsu.scala:210:16]
        stq_10_bits_uop_ldst_is_rs1 = _RANDOM_611[23];	// @[lsu.scala:210:16]
        stq_10_bits_uop_ldst = _RANDOM_611[29:24];	// @[lsu.scala:210:16]
        stq_10_bits_uop_lrs1 = {_RANDOM_611[31:30], _RANDOM_612[3:0]};	// @[lsu.scala:210:16]
        stq_10_bits_uop_lrs2 = _RANDOM_612[9:4];	// @[lsu.scala:210:16]
        stq_10_bits_uop_lrs3 = _RANDOM_612[15:10];	// @[lsu.scala:210:16]
        stq_10_bits_uop_ldst_val = _RANDOM_612[16];	// @[lsu.scala:210:16]
        stq_10_bits_uop_dst_rtype = _RANDOM_612[18:17];	// @[lsu.scala:210:16]
        stq_10_bits_uop_lrs1_rtype = _RANDOM_612[20:19];	// @[lsu.scala:210:16]
        stq_10_bits_uop_lrs2_rtype = _RANDOM_612[22:21];	// @[lsu.scala:210:16]
        stq_10_bits_uop_frs3_en = _RANDOM_612[23];	// @[lsu.scala:210:16]
        stq_10_bits_uop_fp_val = _RANDOM_612[24];	// @[lsu.scala:210:16]
        stq_10_bits_uop_fp_single = _RANDOM_612[25];	// @[lsu.scala:210:16]
        stq_10_bits_uop_xcpt_pf_if = _RANDOM_612[26];	// @[lsu.scala:210:16]
        stq_10_bits_uop_xcpt_ae_if = _RANDOM_612[27];	// @[lsu.scala:210:16]
        stq_10_bits_uop_xcpt_ma_if = _RANDOM_612[28];	// @[lsu.scala:210:16]
        stq_10_bits_uop_bp_debug_if = _RANDOM_612[29];	// @[lsu.scala:210:16]
        stq_10_bits_uop_bp_xcpt_if = _RANDOM_612[30];	// @[lsu.scala:210:16]
        stq_10_bits_uop_debug_fsrc = {_RANDOM_612[31], _RANDOM_613[0]};	// @[lsu.scala:210:16]
        stq_10_bits_uop_debug_tsrc = _RANDOM_613[2:1];	// @[lsu.scala:210:16]
        stq_10_bits_addr_valid = _RANDOM_613[3];	// @[lsu.scala:210:16]
        stq_10_bits_addr_bits = {_RANDOM_613[31:4], _RANDOM_614[11:0]};	// @[lsu.scala:210:16]
        stq_10_bits_addr_is_virtual = _RANDOM_614[12];	// @[lsu.scala:210:16]
        stq_10_bits_data_valid = _RANDOM_614[13];	// @[lsu.scala:210:16]
        stq_10_bits_data_bits = {_RANDOM_614[31:14], _RANDOM_615, _RANDOM_616[13:0]};	// @[lsu.scala:210:16]
        stq_10_bits_committed = _RANDOM_616[14];	// @[lsu.scala:210:16]
        stq_10_bits_succeeded = _RANDOM_616[15];	// @[lsu.scala:210:16]
        stq_11_valid = _RANDOM_618[16];	// @[lsu.scala:210:16]
        stq_11_bits_uop_uopc = _RANDOM_618[23:17];	// @[lsu.scala:210:16]
        stq_11_bits_uop_inst = {_RANDOM_618[31:24], _RANDOM_619[23:0]};	// @[lsu.scala:210:16]
        stq_11_bits_uop_debug_inst = {_RANDOM_619[31:24], _RANDOM_620[23:0]};	// @[lsu.scala:210:16]
        stq_11_bits_uop_is_rvc = _RANDOM_620[24];	// @[lsu.scala:210:16]
        stq_11_bits_uop_debug_pc = {_RANDOM_620[31:25], _RANDOM_621, _RANDOM_622[0]};	// @[lsu.scala:210:16]
        stq_11_bits_uop_iq_type = _RANDOM_622[3:1];	// @[lsu.scala:210:16]
        stq_11_bits_uop_fu_code = _RANDOM_622[13:4];	// @[lsu.scala:210:16]
        stq_11_bits_uop_ctrl_br_type = _RANDOM_622[17:14];	// @[lsu.scala:210:16]
        stq_11_bits_uop_ctrl_op1_sel = _RANDOM_622[19:18];	// @[lsu.scala:210:16]
        stq_11_bits_uop_ctrl_op2_sel = _RANDOM_622[22:20];	// @[lsu.scala:210:16]
        stq_11_bits_uop_ctrl_imm_sel = _RANDOM_622[25:23];	// @[lsu.scala:210:16]
        stq_11_bits_uop_ctrl_op_fcn = _RANDOM_622[29:26];	// @[lsu.scala:210:16]
        stq_11_bits_uop_ctrl_fcn_dw = _RANDOM_622[30];	// @[lsu.scala:210:16]
        stq_11_bits_uop_ctrl_csr_cmd = {_RANDOM_622[31], _RANDOM_623[1:0]};	// @[lsu.scala:210:16]
        stq_11_bits_uop_ctrl_is_load = _RANDOM_623[2];	// @[lsu.scala:210:16]
        stq_11_bits_uop_ctrl_is_sta = _RANDOM_623[3];	// @[lsu.scala:210:16]
        stq_11_bits_uop_ctrl_is_std = _RANDOM_623[4];	// @[lsu.scala:210:16]
        stq_11_bits_uop_iw_state = _RANDOM_623[6:5];	// @[lsu.scala:210:16]
        stq_11_bits_uop_iw_p1_poisoned = _RANDOM_623[7];	// @[lsu.scala:210:16]
        stq_11_bits_uop_iw_p2_poisoned = _RANDOM_623[8];	// @[lsu.scala:210:16]
        stq_11_bits_uop_is_br = _RANDOM_623[9];	// @[lsu.scala:210:16]
        stq_11_bits_uop_is_jalr = _RANDOM_623[10];	// @[lsu.scala:210:16]
        stq_11_bits_uop_is_jal = _RANDOM_623[11];	// @[lsu.scala:210:16]
        stq_11_bits_uop_is_sfb = _RANDOM_623[12];	// @[lsu.scala:210:16]
        stq_11_bits_uop_br_mask = _RANDOM_623[28:13];	// @[lsu.scala:210:16]
        stq_11_bits_uop_br_tag = {_RANDOM_623[31:29], _RANDOM_624[0]};	// @[lsu.scala:210:16]
        stq_11_bits_uop_ftq_idx = _RANDOM_624[5:1];	// @[lsu.scala:210:16]
        stq_11_bits_uop_edge_inst = _RANDOM_624[6];	// @[lsu.scala:210:16]
        stq_11_bits_uop_pc_lob = _RANDOM_624[12:7];	// @[lsu.scala:210:16]
        stq_11_bits_uop_taken = _RANDOM_624[13];	// @[lsu.scala:210:16]
        stq_11_bits_uop_imm_packed = {_RANDOM_624[31:14], _RANDOM_625[1:0]};	// @[lsu.scala:210:16]
        stq_11_bits_uop_csr_addr = _RANDOM_625[13:2];	// @[lsu.scala:210:16]
        stq_11_bits_uop_rob_idx = _RANDOM_625[20:14];	// @[lsu.scala:210:16]
        stq_11_bits_uop_ldq_idx = _RANDOM_625[25:21];	// @[lsu.scala:210:16]
        stq_11_bits_uop_stq_idx = _RANDOM_625[30:26];	// @[lsu.scala:210:16]
        stq_11_bits_uop_rxq_idx = {_RANDOM_625[31], _RANDOM_626[0]};	// @[lsu.scala:210:16]
        stq_11_bits_uop_pdst = _RANDOM_626[7:1];	// @[lsu.scala:210:16]
        stq_11_bits_uop_prs1 = _RANDOM_626[14:8];	// @[lsu.scala:210:16]
        stq_11_bits_uop_prs2 = _RANDOM_626[21:15];	// @[lsu.scala:210:16]
        stq_11_bits_uop_prs3 = _RANDOM_626[28:22];	// @[lsu.scala:210:16]
        stq_11_bits_uop_ppred = {_RANDOM_626[31:29], _RANDOM_627[1:0]};	// @[lsu.scala:210:16]
        stq_11_bits_uop_prs1_busy = _RANDOM_627[2];	// @[lsu.scala:210:16]
        stq_11_bits_uop_prs2_busy = _RANDOM_627[3];	// @[lsu.scala:210:16]
        stq_11_bits_uop_prs3_busy = _RANDOM_627[4];	// @[lsu.scala:210:16]
        stq_11_bits_uop_ppred_busy = _RANDOM_627[5];	// @[lsu.scala:210:16]
        stq_11_bits_uop_stale_pdst = _RANDOM_627[12:6];	// @[lsu.scala:210:16]
        stq_11_bits_uop_exception = _RANDOM_627[13];	// @[lsu.scala:210:16]
        stq_11_bits_uop_exc_cause = {_RANDOM_627[31:14], _RANDOM_628, _RANDOM_629[13:0]};	// @[lsu.scala:210:16]
        stq_11_bits_uop_bypassable = _RANDOM_629[14];	// @[lsu.scala:210:16]
        stq_11_bits_uop_mem_cmd = _RANDOM_629[19:15];	// @[lsu.scala:210:16]
        stq_11_bits_uop_mem_size = _RANDOM_629[21:20];	// @[lsu.scala:210:16]
        stq_11_bits_uop_mem_signed = _RANDOM_629[22];	// @[lsu.scala:210:16]
        stq_11_bits_uop_is_fence = _RANDOM_629[23];	// @[lsu.scala:210:16]
        stq_11_bits_uop_is_fencei = _RANDOM_629[24];	// @[lsu.scala:210:16]
        stq_11_bits_uop_is_amo = _RANDOM_629[25];	// @[lsu.scala:210:16]
        stq_11_bits_uop_uses_ldq = _RANDOM_629[26];	// @[lsu.scala:210:16]
        stq_11_bits_uop_uses_stq = _RANDOM_629[27];	// @[lsu.scala:210:16]
        stq_11_bits_uop_is_sys_pc2epc = _RANDOM_629[28];	// @[lsu.scala:210:16]
        stq_11_bits_uop_is_unique = _RANDOM_629[29];	// @[lsu.scala:210:16]
        stq_11_bits_uop_flush_on_commit = _RANDOM_629[30];	// @[lsu.scala:210:16]
        stq_11_bits_uop_ldst_is_rs1 = _RANDOM_629[31];	// @[lsu.scala:210:16]
        stq_11_bits_uop_ldst = _RANDOM_630[5:0];	// @[lsu.scala:210:16]
        stq_11_bits_uop_lrs1 = _RANDOM_630[11:6];	// @[lsu.scala:210:16]
        stq_11_bits_uop_lrs2 = _RANDOM_630[17:12];	// @[lsu.scala:210:16]
        stq_11_bits_uop_lrs3 = _RANDOM_630[23:18];	// @[lsu.scala:210:16]
        stq_11_bits_uop_ldst_val = _RANDOM_630[24];	// @[lsu.scala:210:16]
        stq_11_bits_uop_dst_rtype = _RANDOM_630[26:25];	// @[lsu.scala:210:16]
        stq_11_bits_uop_lrs1_rtype = _RANDOM_630[28:27];	// @[lsu.scala:210:16]
        stq_11_bits_uop_lrs2_rtype = _RANDOM_630[30:29];	// @[lsu.scala:210:16]
        stq_11_bits_uop_frs3_en = _RANDOM_630[31];	// @[lsu.scala:210:16]
        stq_11_bits_uop_fp_val = _RANDOM_631[0];	// @[lsu.scala:210:16]
        stq_11_bits_uop_fp_single = _RANDOM_631[1];	// @[lsu.scala:210:16]
        stq_11_bits_uop_xcpt_pf_if = _RANDOM_631[2];	// @[lsu.scala:210:16]
        stq_11_bits_uop_xcpt_ae_if = _RANDOM_631[3];	// @[lsu.scala:210:16]
        stq_11_bits_uop_xcpt_ma_if = _RANDOM_631[4];	// @[lsu.scala:210:16]
        stq_11_bits_uop_bp_debug_if = _RANDOM_631[5];	// @[lsu.scala:210:16]
        stq_11_bits_uop_bp_xcpt_if = _RANDOM_631[6];	// @[lsu.scala:210:16]
        stq_11_bits_uop_debug_fsrc = _RANDOM_631[8:7];	// @[lsu.scala:210:16]
        stq_11_bits_uop_debug_tsrc = _RANDOM_631[10:9];	// @[lsu.scala:210:16]
        stq_11_bits_addr_valid = _RANDOM_631[11];	// @[lsu.scala:210:16]
        stq_11_bits_addr_bits = {_RANDOM_631[31:12], _RANDOM_632[19:0]};	// @[lsu.scala:210:16]
        stq_11_bits_addr_is_virtual = _RANDOM_632[20];	// @[lsu.scala:210:16]
        stq_11_bits_data_valid = _RANDOM_632[21];	// @[lsu.scala:210:16]
        stq_11_bits_data_bits = {_RANDOM_632[31:22], _RANDOM_633, _RANDOM_634[21:0]};	// @[lsu.scala:210:16]
        stq_11_bits_committed = _RANDOM_634[22];	// @[lsu.scala:210:16]
        stq_11_bits_succeeded = _RANDOM_634[23];	// @[lsu.scala:210:16]
        stq_12_valid = _RANDOM_636[24];	// @[lsu.scala:210:16]
        stq_12_bits_uop_uopc = _RANDOM_636[31:25];	// @[lsu.scala:210:16]
        stq_12_bits_uop_inst = _RANDOM_637;	// @[lsu.scala:210:16]
        stq_12_bits_uop_debug_inst = _RANDOM_638;	// @[lsu.scala:210:16]
        stq_12_bits_uop_is_rvc = _RANDOM_639[0];	// @[lsu.scala:210:16]
        stq_12_bits_uop_debug_pc = {_RANDOM_639[31:1], _RANDOM_640[8:0]};	// @[lsu.scala:210:16]
        stq_12_bits_uop_iq_type = _RANDOM_640[11:9];	// @[lsu.scala:210:16]
        stq_12_bits_uop_fu_code = _RANDOM_640[21:12];	// @[lsu.scala:210:16]
        stq_12_bits_uop_ctrl_br_type = _RANDOM_640[25:22];	// @[lsu.scala:210:16]
        stq_12_bits_uop_ctrl_op1_sel = _RANDOM_640[27:26];	// @[lsu.scala:210:16]
        stq_12_bits_uop_ctrl_op2_sel = _RANDOM_640[30:28];	// @[lsu.scala:210:16]
        stq_12_bits_uop_ctrl_imm_sel = {_RANDOM_640[31], _RANDOM_641[1:0]};	// @[lsu.scala:210:16]
        stq_12_bits_uop_ctrl_op_fcn = _RANDOM_641[5:2];	// @[lsu.scala:210:16]
        stq_12_bits_uop_ctrl_fcn_dw = _RANDOM_641[6];	// @[lsu.scala:210:16]
        stq_12_bits_uop_ctrl_csr_cmd = _RANDOM_641[9:7];	// @[lsu.scala:210:16]
        stq_12_bits_uop_ctrl_is_load = _RANDOM_641[10];	// @[lsu.scala:210:16]
        stq_12_bits_uop_ctrl_is_sta = _RANDOM_641[11];	// @[lsu.scala:210:16]
        stq_12_bits_uop_ctrl_is_std = _RANDOM_641[12];	// @[lsu.scala:210:16]
        stq_12_bits_uop_iw_state = _RANDOM_641[14:13];	// @[lsu.scala:210:16]
        stq_12_bits_uop_iw_p1_poisoned = _RANDOM_641[15];	// @[lsu.scala:210:16]
        stq_12_bits_uop_iw_p2_poisoned = _RANDOM_641[16];	// @[lsu.scala:210:16]
        stq_12_bits_uop_is_br = _RANDOM_641[17];	// @[lsu.scala:210:16]
        stq_12_bits_uop_is_jalr = _RANDOM_641[18];	// @[lsu.scala:210:16]
        stq_12_bits_uop_is_jal = _RANDOM_641[19];	// @[lsu.scala:210:16]
        stq_12_bits_uop_is_sfb = _RANDOM_641[20];	// @[lsu.scala:210:16]
        stq_12_bits_uop_br_mask = {_RANDOM_641[31:21], _RANDOM_642[4:0]};	// @[lsu.scala:210:16]
        stq_12_bits_uop_br_tag = _RANDOM_642[8:5];	// @[lsu.scala:210:16]
        stq_12_bits_uop_ftq_idx = _RANDOM_642[13:9];	// @[lsu.scala:210:16]
        stq_12_bits_uop_edge_inst = _RANDOM_642[14];	// @[lsu.scala:210:16]
        stq_12_bits_uop_pc_lob = _RANDOM_642[20:15];	// @[lsu.scala:210:16]
        stq_12_bits_uop_taken = _RANDOM_642[21];	// @[lsu.scala:210:16]
        stq_12_bits_uop_imm_packed = {_RANDOM_642[31:22], _RANDOM_643[9:0]};	// @[lsu.scala:210:16]
        stq_12_bits_uop_csr_addr = _RANDOM_643[21:10];	// @[lsu.scala:210:16]
        stq_12_bits_uop_rob_idx = _RANDOM_643[28:22];	// @[lsu.scala:210:16]
        stq_12_bits_uop_ldq_idx = {_RANDOM_643[31:29], _RANDOM_644[1:0]};	// @[lsu.scala:210:16]
        stq_12_bits_uop_stq_idx = _RANDOM_644[6:2];	// @[lsu.scala:210:16]
        stq_12_bits_uop_rxq_idx = _RANDOM_644[8:7];	// @[lsu.scala:210:16]
        stq_12_bits_uop_pdst = _RANDOM_644[15:9];	// @[lsu.scala:210:16]
        stq_12_bits_uop_prs1 = _RANDOM_644[22:16];	// @[lsu.scala:210:16]
        stq_12_bits_uop_prs2 = _RANDOM_644[29:23];	// @[lsu.scala:210:16]
        stq_12_bits_uop_prs3 = {_RANDOM_644[31:30], _RANDOM_645[4:0]};	// @[lsu.scala:210:16]
        stq_12_bits_uop_ppred = _RANDOM_645[9:5];	// @[lsu.scala:210:16]
        stq_12_bits_uop_prs1_busy = _RANDOM_645[10];	// @[lsu.scala:210:16]
        stq_12_bits_uop_prs2_busy = _RANDOM_645[11];	// @[lsu.scala:210:16]
        stq_12_bits_uop_prs3_busy = _RANDOM_645[12];	// @[lsu.scala:210:16]
        stq_12_bits_uop_ppred_busy = _RANDOM_645[13];	// @[lsu.scala:210:16]
        stq_12_bits_uop_stale_pdst = _RANDOM_645[20:14];	// @[lsu.scala:210:16]
        stq_12_bits_uop_exception = _RANDOM_645[21];	// @[lsu.scala:210:16]
        stq_12_bits_uop_exc_cause = {_RANDOM_645[31:22], _RANDOM_646, _RANDOM_647[21:0]};	// @[lsu.scala:210:16]
        stq_12_bits_uop_bypassable = _RANDOM_647[22];	// @[lsu.scala:210:16]
        stq_12_bits_uop_mem_cmd = _RANDOM_647[27:23];	// @[lsu.scala:210:16]
        stq_12_bits_uop_mem_size = _RANDOM_647[29:28];	// @[lsu.scala:210:16]
        stq_12_bits_uop_mem_signed = _RANDOM_647[30];	// @[lsu.scala:210:16]
        stq_12_bits_uop_is_fence = _RANDOM_647[31];	// @[lsu.scala:210:16]
        stq_12_bits_uop_is_fencei = _RANDOM_648[0];	// @[lsu.scala:210:16]
        stq_12_bits_uop_is_amo = _RANDOM_648[1];	// @[lsu.scala:210:16]
        stq_12_bits_uop_uses_ldq = _RANDOM_648[2];	// @[lsu.scala:210:16]
        stq_12_bits_uop_uses_stq = _RANDOM_648[3];	// @[lsu.scala:210:16]
        stq_12_bits_uop_is_sys_pc2epc = _RANDOM_648[4];	// @[lsu.scala:210:16]
        stq_12_bits_uop_is_unique = _RANDOM_648[5];	// @[lsu.scala:210:16]
        stq_12_bits_uop_flush_on_commit = _RANDOM_648[6];	// @[lsu.scala:210:16]
        stq_12_bits_uop_ldst_is_rs1 = _RANDOM_648[7];	// @[lsu.scala:210:16]
        stq_12_bits_uop_ldst = _RANDOM_648[13:8];	// @[lsu.scala:210:16]
        stq_12_bits_uop_lrs1 = _RANDOM_648[19:14];	// @[lsu.scala:210:16]
        stq_12_bits_uop_lrs2 = _RANDOM_648[25:20];	// @[lsu.scala:210:16]
        stq_12_bits_uop_lrs3 = _RANDOM_648[31:26];	// @[lsu.scala:210:16]
        stq_12_bits_uop_ldst_val = _RANDOM_649[0];	// @[lsu.scala:210:16]
        stq_12_bits_uop_dst_rtype = _RANDOM_649[2:1];	// @[lsu.scala:210:16]
        stq_12_bits_uop_lrs1_rtype = _RANDOM_649[4:3];	// @[lsu.scala:210:16]
        stq_12_bits_uop_lrs2_rtype = _RANDOM_649[6:5];	// @[lsu.scala:210:16]
        stq_12_bits_uop_frs3_en = _RANDOM_649[7];	// @[lsu.scala:210:16]
        stq_12_bits_uop_fp_val = _RANDOM_649[8];	// @[lsu.scala:210:16]
        stq_12_bits_uop_fp_single = _RANDOM_649[9];	// @[lsu.scala:210:16]
        stq_12_bits_uop_xcpt_pf_if = _RANDOM_649[10];	// @[lsu.scala:210:16]
        stq_12_bits_uop_xcpt_ae_if = _RANDOM_649[11];	// @[lsu.scala:210:16]
        stq_12_bits_uop_xcpt_ma_if = _RANDOM_649[12];	// @[lsu.scala:210:16]
        stq_12_bits_uop_bp_debug_if = _RANDOM_649[13];	// @[lsu.scala:210:16]
        stq_12_bits_uop_bp_xcpt_if = _RANDOM_649[14];	// @[lsu.scala:210:16]
        stq_12_bits_uop_debug_fsrc = _RANDOM_649[16:15];	// @[lsu.scala:210:16]
        stq_12_bits_uop_debug_tsrc = _RANDOM_649[18:17];	// @[lsu.scala:210:16]
        stq_12_bits_addr_valid = _RANDOM_649[19];	// @[lsu.scala:210:16]
        stq_12_bits_addr_bits = {_RANDOM_649[31:20], _RANDOM_650[27:0]};	// @[lsu.scala:210:16]
        stq_12_bits_addr_is_virtual = _RANDOM_650[28];	// @[lsu.scala:210:16]
        stq_12_bits_data_valid = _RANDOM_650[29];	// @[lsu.scala:210:16]
        stq_12_bits_data_bits = {_RANDOM_650[31:30], _RANDOM_651, _RANDOM_652[29:0]};	// @[lsu.scala:210:16]
        stq_12_bits_committed = _RANDOM_652[30];	// @[lsu.scala:210:16]
        stq_12_bits_succeeded = _RANDOM_652[31];	// @[lsu.scala:210:16]
        stq_13_valid = _RANDOM_655[0];	// @[lsu.scala:210:16]
        stq_13_bits_uop_uopc = _RANDOM_655[7:1];	// @[lsu.scala:210:16]
        stq_13_bits_uop_inst = {_RANDOM_655[31:8], _RANDOM_656[7:0]};	// @[lsu.scala:210:16]
        stq_13_bits_uop_debug_inst = {_RANDOM_656[31:8], _RANDOM_657[7:0]};	// @[lsu.scala:210:16]
        stq_13_bits_uop_is_rvc = _RANDOM_657[8];	// @[lsu.scala:210:16]
        stq_13_bits_uop_debug_pc = {_RANDOM_657[31:9], _RANDOM_658[16:0]};	// @[lsu.scala:210:16]
        stq_13_bits_uop_iq_type = _RANDOM_658[19:17];	// @[lsu.scala:210:16]
        stq_13_bits_uop_fu_code = _RANDOM_658[29:20];	// @[lsu.scala:210:16]
        stq_13_bits_uop_ctrl_br_type = {_RANDOM_658[31:30], _RANDOM_659[1:0]};	// @[lsu.scala:210:16]
        stq_13_bits_uop_ctrl_op1_sel = _RANDOM_659[3:2];	// @[lsu.scala:210:16]
        stq_13_bits_uop_ctrl_op2_sel = _RANDOM_659[6:4];	// @[lsu.scala:210:16]
        stq_13_bits_uop_ctrl_imm_sel = _RANDOM_659[9:7];	// @[lsu.scala:210:16]
        stq_13_bits_uop_ctrl_op_fcn = _RANDOM_659[13:10];	// @[lsu.scala:210:16]
        stq_13_bits_uop_ctrl_fcn_dw = _RANDOM_659[14];	// @[lsu.scala:210:16]
        stq_13_bits_uop_ctrl_csr_cmd = _RANDOM_659[17:15];	// @[lsu.scala:210:16]
        stq_13_bits_uop_ctrl_is_load = _RANDOM_659[18];	// @[lsu.scala:210:16]
        stq_13_bits_uop_ctrl_is_sta = _RANDOM_659[19];	// @[lsu.scala:210:16]
        stq_13_bits_uop_ctrl_is_std = _RANDOM_659[20];	// @[lsu.scala:210:16]
        stq_13_bits_uop_iw_state = _RANDOM_659[22:21];	// @[lsu.scala:210:16]
        stq_13_bits_uop_iw_p1_poisoned = _RANDOM_659[23];	// @[lsu.scala:210:16]
        stq_13_bits_uop_iw_p2_poisoned = _RANDOM_659[24];	// @[lsu.scala:210:16]
        stq_13_bits_uop_is_br = _RANDOM_659[25];	// @[lsu.scala:210:16]
        stq_13_bits_uop_is_jalr = _RANDOM_659[26];	// @[lsu.scala:210:16]
        stq_13_bits_uop_is_jal = _RANDOM_659[27];	// @[lsu.scala:210:16]
        stq_13_bits_uop_is_sfb = _RANDOM_659[28];	// @[lsu.scala:210:16]
        stq_13_bits_uop_br_mask = {_RANDOM_659[31:29], _RANDOM_660[12:0]};	// @[lsu.scala:210:16]
        stq_13_bits_uop_br_tag = _RANDOM_660[16:13];	// @[lsu.scala:210:16]
        stq_13_bits_uop_ftq_idx = _RANDOM_660[21:17];	// @[lsu.scala:210:16]
        stq_13_bits_uop_edge_inst = _RANDOM_660[22];	// @[lsu.scala:210:16]
        stq_13_bits_uop_pc_lob = _RANDOM_660[28:23];	// @[lsu.scala:210:16]
        stq_13_bits_uop_taken = _RANDOM_660[29];	// @[lsu.scala:210:16]
        stq_13_bits_uop_imm_packed = {_RANDOM_660[31:30], _RANDOM_661[17:0]};	// @[lsu.scala:210:16]
        stq_13_bits_uop_csr_addr = _RANDOM_661[29:18];	// @[lsu.scala:210:16]
        stq_13_bits_uop_rob_idx = {_RANDOM_661[31:30], _RANDOM_662[4:0]};	// @[lsu.scala:210:16]
        stq_13_bits_uop_ldq_idx = _RANDOM_662[9:5];	// @[lsu.scala:210:16]
        stq_13_bits_uop_stq_idx = _RANDOM_662[14:10];	// @[lsu.scala:210:16]
        stq_13_bits_uop_rxq_idx = _RANDOM_662[16:15];	// @[lsu.scala:210:16]
        stq_13_bits_uop_pdst = _RANDOM_662[23:17];	// @[lsu.scala:210:16]
        stq_13_bits_uop_prs1 = _RANDOM_662[30:24];	// @[lsu.scala:210:16]
        stq_13_bits_uop_prs2 = {_RANDOM_662[31], _RANDOM_663[5:0]};	// @[lsu.scala:210:16]
        stq_13_bits_uop_prs3 = _RANDOM_663[12:6];	// @[lsu.scala:210:16]
        stq_13_bits_uop_ppred = _RANDOM_663[17:13];	// @[lsu.scala:210:16]
        stq_13_bits_uop_prs1_busy = _RANDOM_663[18];	// @[lsu.scala:210:16]
        stq_13_bits_uop_prs2_busy = _RANDOM_663[19];	// @[lsu.scala:210:16]
        stq_13_bits_uop_prs3_busy = _RANDOM_663[20];	// @[lsu.scala:210:16]
        stq_13_bits_uop_ppred_busy = _RANDOM_663[21];	// @[lsu.scala:210:16]
        stq_13_bits_uop_stale_pdst = _RANDOM_663[28:22];	// @[lsu.scala:210:16]
        stq_13_bits_uop_exception = _RANDOM_663[29];	// @[lsu.scala:210:16]
        stq_13_bits_uop_exc_cause = {_RANDOM_663[31:30], _RANDOM_664, _RANDOM_665[29:0]};	// @[lsu.scala:210:16]
        stq_13_bits_uop_bypassable = _RANDOM_665[30];	// @[lsu.scala:210:16]
        stq_13_bits_uop_mem_cmd = {_RANDOM_665[31], _RANDOM_666[3:0]};	// @[lsu.scala:210:16]
        stq_13_bits_uop_mem_size = _RANDOM_666[5:4];	// @[lsu.scala:210:16]
        stq_13_bits_uop_mem_signed = _RANDOM_666[6];	// @[lsu.scala:210:16]
        stq_13_bits_uop_is_fence = _RANDOM_666[7];	// @[lsu.scala:210:16]
        stq_13_bits_uop_is_fencei = _RANDOM_666[8];	// @[lsu.scala:210:16]
        stq_13_bits_uop_is_amo = _RANDOM_666[9];	// @[lsu.scala:210:16]
        stq_13_bits_uop_uses_ldq = _RANDOM_666[10];	// @[lsu.scala:210:16]
        stq_13_bits_uop_uses_stq = _RANDOM_666[11];	// @[lsu.scala:210:16]
        stq_13_bits_uop_is_sys_pc2epc = _RANDOM_666[12];	// @[lsu.scala:210:16]
        stq_13_bits_uop_is_unique = _RANDOM_666[13];	// @[lsu.scala:210:16]
        stq_13_bits_uop_flush_on_commit = _RANDOM_666[14];	// @[lsu.scala:210:16]
        stq_13_bits_uop_ldst_is_rs1 = _RANDOM_666[15];	// @[lsu.scala:210:16]
        stq_13_bits_uop_ldst = _RANDOM_666[21:16];	// @[lsu.scala:210:16]
        stq_13_bits_uop_lrs1 = _RANDOM_666[27:22];	// @[lsu.scala:210:16]
        stq_13_bits_uop_lrs2 = {_RANDOM_666[31:28], _RANDOM_667[1:0]};	// @[lsu.scala:210:16]
        stq_13_bits_uop_lrs3 = _RANDOM_667[7:2];	// @[lsu.scala:210:16]
        stq_13_bits_uop_ldst_val = _RANDOM_667[8];	// @[lsu.scala:210:16]
        stq_13_bits_uop_dst_rtype = _RANDOM_667[10:9];	// @[lsu.scala:210:16]
        stq_13_bits_uop_lrs1_rtype = _RANDOM_667[12:11];	// @[lsu.scala:210:16]
        stq_13_bits_uop_lrs2_rtype = _RANDOM_667[14:13];	// @[lsu.scala:210:16]
        stq_13_bits_uop_frs3_en = _RANDOM_667[15];	// @[lsu.scala:210:16]
        stq_13_bits_uop_fp_val = _RANDOM_667[16];	// @[lsu.scala:210:16]
        stq_13_bits_uop_fp_single = _RANDOM_667[17];	// @[lsu.scala:210:16]
        stq_13_bits_uop_xcpt_pf_if = _RANDOM_667[18];	// @[lsu.scala:210:16]
        stq_13_bits_uop_xcpt_ae_if = _RANDOM_667[19];	// @[lsu.scala:210:16]
        stq_13_bits_uop_xcpt_ma_if = _RANDOM_667[20];	// @[lsu.scala:210:16]
        stq_13_bits_uop_bp_debug_if = _RANDOM_667[21];	// @[lsu.scala:210:16]
        stq_13_bits_uop_bp_xcpt_if = _RANDOM_667[22];	// @[lsu.scala:210:16]
        stq_13_bits_uop_debug_fsrc = _RANDOM_667[24:23];	// @[lsu.scala:210:16]
        stq_13_bits_uop_debug_tsrc = _RANDOM_667[26:25];	// @[lsu.scala:210:16]
        stq_13_bits_addr_valid = _RANDOM_667[27];	// @[lsu.scala:210:16]
        stq_13_bits_addr_bits = {_RANDOM_667[31:28], _RANDOM_668, _RANDOM_669[3:0]};	// @[lsu.scala:210:16]
        stq_13_bits_addr_is_virtual = _RANDOM_669[4];	// @[lsu.scala:210:16]
        stq_13_bits_data_valid = _RANDOM_669[5];	// @[lsu.scala:210:16]
        stq_13_bits_data_bits = {_RANDOM_669[31:6], _RANDOM_670, _RANDOM_671[5:0]};	// @[lsu.scala:210:16]
        stq_13_bits_committed = _RANDOM_671[6];	// @[lsu.scala:210:16]
        stq_13_bits_succeeded = _RANDOM_671[7];	// @[lsu.scala:210:16]
        stq_14_valid = _RANDOM_673[8];	// @[lsu.scala:210:16]
        stq_14_bits_uop_uopc = _RANDOM_673[15:9];	// @[lsu.scala:210:16]
        stq_14_bits_uop_inst = {_RANDOM_673[31:16], _RANDOM_674[15:0]};	// @[lsu.scala:210:16]
        stq_14_bits_uop_debug_inst = {_RANDOM_674[31:16], _RANDOM_675[15:0]};	// @[lsu.scala:210:16]
        stq_14_bits_uop_is_rvc = _RANDOM_675[16];	// @[lsu.scala:210:16]
        stq_14_bits_uop_debug_pc = {_RANDOM_675[31:17], _RANDOM_676[24:0]};	// @[lsu.scala:210:16]
        stq_14_bits_uop_iq_type = _RANDOM_676[27:25];	// @[lsu.scala:210:16]
        stq_14_bits_uop_fu_code = {_RANDOM_676[31:28], _RANDOM_677[5:0]};	// @[lsu.scala:210:16]
        stq_14_bits_uop_ctrl_br_type = _RANDOM_677[9:6];	// @[lsu.scala:210:16]
        stq_14_bits_uop_ctrl_op1_sel = _RANDOM_677[11:10];	// @[lsu.scala:210:16]
        stq_14_bits_uop_ctrl_op2_sel = _RANDOM_677[14:12];	// @[lsu.scala:210:16]
        stq_14_bits_uop_ctrl_imm_sel = _RANDOM_677[17:15];	// @[lsu.scala:210:16]
        stq_14_bits_uop_ctrl_op_fcn = _RANDOM_677[21:18];	// @[lsu.scala:210:16]
        stq_14_bits_uop_ctrl_fcn_dw = _RANDOM_677[22];	// @[lsu.scala:210:16]
        stq_14_bits_uop_ctrl_csr_cmd = _RANDOM_677[25:23];	// @[lsu.scala:210:16]
        stq_14_bits_uop_ctrl_is_load = _RANDOM_677[26];	// @[lsu.scala:210:16]
        stq_14_bits_uop_ctrl_is_sta = _RANDOM_677[27];	// @[lsu.scala:210:16]
        stq_14_bits_uop_ctrl_is_std = _RANDOM_677[28];	// @[lsu.scala:210:16]
        stq_14_bits_uop_iw_state = _RANDOM_677[30:29];	// @[lsu.scala:210:16]
        stq_14_bits_uop_iw_p1_poisoned = _RANDOM_677[31];	// @[lsu.scala:210:16]
        stq_14_bits_uop_iw_p2_poisoned = _RANDOM_678[0];	// @[lsu.scala:210:16]
        stq_14_bits_uop_is_br = _RANDOM_678[1];	// @[lsu.scala:210:16]
        stq_14_bits_uop_is_jalr = _RANDOM_678[2];	// @[lsu.scala:210:16]
        stq_14_bits_uop_is_jal = _RANDOM_678[3];	// @[lsu.scala:210:16]
        stq_14_bits_uop_is_sfb = _RANDOM_678[4];	// @[lsu.scala:210:16]
        stq_14_bits_uop_br_mask = _RANDOM_678[20:5];	// @[lsu.scala:210:16]
        stq_14_bits_uop_br_tag = _RANDOM_678[24:21];	// @[lsu.scala:210:16]
        stq_14_bits_uop_ftq_idx = _RANDOM_678[29:25];	// @[lsu.scala:210:16]
        stq_14_bits_uop_edge_inst = _RANDOM_678[30];	// @[lsu.scala:210:16]
        stq_14_bits_uop_pc_lob = {_RANDOM_678[31], _RANDOM_679[4:0]};	// @[lsu.scala:210:16]
        stq_14_bits_uop_taken = _RANDOM_679[5];	// @[lsu.scala:210:16]
        stq_14_bits_uop_imm_packed = _RANDOM_679[25:6];	// @[lsu.scala:210:16]
        stq_14_bits_uop_csr_addr = {_RANDOM_679[31:26], _RANDOM_680[5:0]};	// @[lsu.scala:210:16]
        stq_14_bits_uop_rob_idx = _RANDOM_680[12:6];	// @[lsu.scala:210:16]
        stq_14_bits_uop_ldq_idx = _RANDOM_680[17:13];	// @[lsu.scala:210:16]
        stq_14_bits_uop_stq_idx = _RANDOM_680[22:18];	// @[lsu.scala:210:16]
        stq_14_bits_uop_rxq_idx = _RANDOM_680[24:23];	// @[lsu.scala:210:16]
        stq_14_bits_uop_pdst = _RANDOM_680[31:25];	// @[lsu.scala:210:16]
        stq_14_bits_uop_prs1 = _RANDOM_681[6:0];	// @[lsu.scala:210:16]
        stq_14_bits_uop_prs2 = _RANDOM_681[13:7];	// @[lsu.scala:210:16]
        stq_14_bits_uop_prs3 = _RANDOM_681[20:14];	// @[lsu.scala:210:16]
        stq_14_bits_uop_ppred = _RANDOM_681[25:21];	// @[lsu.scala:210:16]
        stq_14_bits_uop_prs1_busy = _RANDOM_681[26];	// @[lsu.scala:210:16]
        stq_14_bits_uop_prs2_busy = _RANDOM_681[27];	// @[lsu.scala:210:16]
        stq_14_bits_uop_prs3_busy = _RANDOM_681[28];	// @[lsu.scala:210:16]
        stq_14_bits_uop_ppred_busy = _RANDOM_681[29];	// @[lsu.scala:210:16]
        stq_14_bits_uop_stale_pdst = {_RANDOM_681[31:30], _RANDOM_682[4:0]};	// @[lsu.scala:210:16]
        stq_14_bits_uop_exception = _RANDOM_682[5];	// @[lsu.scala:210:16]
        stq_14_bits_uop_exc_cause = {_RANDOM_682[31:6], _RANDOM_683, _RANDOM_684[5:0]};	// @[lsu.scala:210:16]
        stq_14_bits_uop_bypassable = _RANDOM_684[6];	// @[lsu.scala:210:16]
        stq_14_bits_uop_mem_cmd = _RANDOM_684[11:7];	// @[lsu.scala:210:16]
        stq_14_bits_uop_mem_size = _RANDOM_684[13:12];	// @[lsu.scala:210:16]
        stq_14_bits_uop_mem_signed = _RANDOM_684[14];	// @[lsu.scala:210:16]
        stq_14_bits_uop_is_fence = _RANDOM_684[15];	// @[lsu.scala:210:16]
        stq_14_bits_uop_is_fencei = _RANDOM_684[16];	// @[lsu.scala:210:16]
        stq_14_bits_uop_is_amo = _RANDOM_684[17];	// @[lsu.scala:210:16]
        stq_14_bits_uop_uses_ldq = _RANDOM_684[18];	// @[lsu.scala:210:16]
        stq_14_bits_uop_uses_stq = _RANDOM_684[19];	// @[lsu.scala:210:16]
        stq_14_bits_uop_is_sys_pc2epc = _RANDOM_684[20];	// @[lsu.scala:210:16]
        stq_14_bits_uop_is_unique = _RANDOM_684[21];	// @[lsu.scala:210:16]
        stq_14_bits_uop_flush_on_commit = _RANDOM_684[22];	// @[lsu.scala:210:16]
        stq_14_bits_uop_ldst_is_rs1 = _RANDOM_684[23];	// @[lsu.scala:210:16]
        stq_14_bits_uop_ldst = _RANDOM_684[29:24];	// @[lsu.scala:210:16]
        stq_14_bits_uop_lrs1 = {_RANDOM_684[31:30], _RANDOM_685[3:0]};	// @[lsu.scala:210:16]
        stq_14_bits_uop_lrs2 = _RANDOM_685[9:4];	// @[lsu.scala:210:16]
        stq_14_bits_uop_lrs3 = _RANDOM_685[15:10];	// @[lsu.scala:210:16]
        stq_14_bits_uop_ldst_val = _RANDOM_685[16];	// @[lsu.scala:210:16]
        stq_14_bits_uop_dst_rtype = _RANDOM_685[18:17];	// @[lsu.scala:210:16]
        stq_14_bits_uop_lrs1_rtype = _RANDOM_685[20:19];	// @[lsu.scala:210:16]
        stq_14_bits_uop_lrs2_rtype = _RANDOM_685[22:21];	// @[lsu.scala:210:16]
        stq_14_bits_uop_frs3_en = _RANDOM_685[23];	// @[lsu.scala:210:16]
        stq_14_bits_uop_fp_val = _RANDOM_685[24];	// @[lsu.scala:210:16]
        stq_14_bits_uop_fp_single = _RANDOM_685[25];	// @[lsu.scala:210:16]
        stq_14_bits_uop_xcpt_pf_if = _RANDOM_685[26];	// @[lsu.scala:210:16]
        stq_14_bits_uop_xcpt_ae_if = _RANDOM_685[27];	// @[lsu.scala:210:16]
        stq_14_bits_uop_xcpt_ma_if = _RANDOM_685[28];	// @[lsu.scala:210:16]
        stq_14_bits_uop_bp_debug_if = _RANDOM_685[29];	// @[lsu.scala:210:16]
        stq_14_bits_uop_bp_xcpt_if = _RANDOM_685[30];	// @[lsu.scala:210:16]
        stq_14_bits_uop_debug_fsrc = {_RANDOM_685[31], _RANDOM_686[0]};	// @[lsu.scala:210:16]
        stq_14_bits_uop_debug_tsrc = _RANDOM_686[2:1];	// @[lsu.scala:210:16]
        stq_14_bits_addr_valid = _RANDOM_686[3];	// @[lsu.scala:210:16]
        stq_14_bits_addr_bits = {_RANDOM_686[31:4], _RANDOM_687[11:0]};	// @[lsu.scala:210:16]
        stq_14_bits_addr_is_virtual = _RANDOM_687[12];	// @[lsu.scala:210:16]
        stq_14_bits_data_valid = _RANDOM_687[13];	// @[lsu.scala:210:16]
        stq_14_bits_data_bits = {_RANDOM_687[31:14], _RANDOM_688, _RANDOM_689[13:0]};	// @[lsu.scala:210:16]
        stq_14_bits_committed = _RANDOM_689[14];	// @[lsu.scala:210:16]
        stq_14_bits_succeeded = _RANDOM_689[15];	// @[lsu.scala:210:16]
        stq_15_valid = _RANDOM_691[16];	// @[lsu.scala:210:16]
        stq_15_bits_uop_uopc = _RANDOM_691[23:17];	// @[lsu.scala:210:16]
        stq_15_bits_uop_inst = {_RANDOM_691[31:24], _RANDOM_692[23:0]};	// @[lsu.scala:210:16]
        stq_15_bits_uop_debug_inst = {_RANDOM_692[31:24], _RANDOM_693[23:0]};	// @[lsu.scala:210:16]
        stq_15_bits_uop_is_rvc = _RANDOM_693[24];	// @[lsu.scala:210:16]
        stq_15_bits_uop_debug_pc = {_RANDOM_693[31:25], _RANDOM_694, _RANDOM_695[0]};	// @[lsu.scala:210:16]
        stq_15_bits_uop_iq_type = _RANDOM_695[3:1];	// @[lsu.scala:210:16]
        stq_15_bits_uop_fu_code = _RANDOM_695[13:4];	// @[lsu.scala:210:16]
        stq_15_bits_uop_ctrl_br_type = _RANDOM_695[17:14];	// @[lsu.scala:210:16]
        stq_15_bits_uop_ctrl_op1_sel = _RANDOM_695[19:18];	// @[lsu.scala:210:16]
        stq_15_bits_uop_ctrl_op2_sel = _RANDOM_695[22:20];	// @[lsu.scala:210:16]
        stq_15_bits_uop_ctrl_imm_sel = _RANDOM_695[25:23];	// @[lsu.scala:210:16]
        stq_15_bits_uop_ctrl_op_fcn = _RANDOM_695[29:26];	// @[lsu.scala:210:16]
        stq_15_bits_uop_ctrl_fcn_dw = _RANDOM_695[30];	// @[lsu.scala:210:16]
        stq_15_bits_uop_ctrl_csr_cmd = {_RANDOM_695[31], _RANDOM_696[1:0]};	// @[lsu.scala:210:16]
        stq_15_bits_uop_ctrl_is_load = _RANDOM_696[2];	// @[lsu.scala:210:16]
        stq_15_bits_uop_ctrl_is_sta = _RANDOM_696[3];	// @[lsu.scala:210:16]
        stq_15_bits_uop_ctrl_is_std = _RANDOM_696[4];	// @[lsu.scala:210:16]
        stq_15_bits_uop_iw_state = _RANDOM_696[6:5];	// @[lsu.scala:210:16]
        stq_15_bits_uop_iw_p1_poisoned = _RANDOM_696[7];	// @[lsu.scala:210:16]
        stq_15_bits_uop_iw_p2_poisoned = _RANDOM_696[8];	// @[lsu.scala:210:16]
        stq_15_bits_uop_is_br = _RANDOM_696[9];	// @[lsu.scala:210:16]
        stq_15_bits_uop_is_jalr = _RANDOM_696[10];	// @[lsu.scala:210:16]
        stq_15_bits_uop_is_jal = _RANDOM_696[11];	// @[lsu.scala:210:16]
        stq_15_bits_uop_is_sfb = _RANDOM_696[12];	// @[lsu.scala:210:16]
        stq_15_bits_uop_br_mask = _RANDOM_696[28:13];	// @[lsu.scala:210:16]
        stq_15_bits_uop_br_tag = {_RANDOM_696[31:29], _RANDOM_697[0]};	// @[lsu.scala:210:16]
        stq_15_bits_uop_ftq_idx = _RANDOM_697[5:1];	// @[lsu.scala:210:16]
        stq_15_bits_uop_edge_inst = _RANDOM_697[6];	// @[lsu.scala:210:16]
        stq_15_bits_uop_pc_lob = _RANDOM_697[12:7];	// @[lsu.scala:210:16]
        stq_15_bits_uop_taken = _RANDOM_697[13];	// @[lsu.scala:210:16]
        stq_15_bits_uop_imm_packed = {_RANDOM_697[31:14], _RANDOM_698[1:0]};	// @[lsu.scala:210:16]
        stq_15_bits_uop_csr_addr = _RANDOM_698[13:2];	// @[lsu.scala:210:16]
        stq_15_bits_uop_rob_idx = _RANDOM_698[20:14];	// @[lsu.scala:210:16]
        stq_15_bits_uop_ldq_idx = _RANDOM_698[25:21];	// @[lsu.scala:210:16]
        stq_15_bits_uop_stq_idx = _RANDOM_698[30:26];	// @[lsu.scala:210:16]
        stq_15_bits_uop_rxq_idx = {_RANDOM_698[31], _RANDOM_699[0]};	// @[lsu.scala:210:16]
        stq_15_bits_uop_pdst = _RANDOM_699[7:1];	// @[lsu.scala:210:16]
        stq_15_bits_uop_prs1 = _RANDOM_699[14:8];	// @[lsu.scala:210:16]
        stq_15_bits_uop_prs2 = _RANDOM_699[21:15];	// @[lsu.scala:210:16]
        stq_15_bits_uop_prs3 = _RANDOM_699[28:22];	// @[lsu.scala:210:16]
        stq_15_bits_uop_ppred = {_RANDOM_699[31:29], _RANDOM_700[1:0]};	// @[lsu.scala:210:16]
        stq_15_bits_uop_prs1_busy = _RANDOM_700[2];	// @[lsu.scala:210:16]
        stq_15_bits_uop_prs2_busy = _RANDOM_700[3];	// @[lsu.scala:210:16]
        stq_15_bits_uop_prs3_busy = _RANDOM_700[4];	// @[lsu.scala:210:16]
        stq_15_bits_uop_ppred_busy = _RANDOM_700[5];	// @[lsu.scala:210:16]
        stq_15_bits_uop_stale_pdst = _RANDOM_700[12:6];	// @[lsu.scala:210:16]
        stq_15_bits_uop_exception = _RANDOM_700[13];	// @[lsu.scala:210:16]
        stq_15_bits_uop_exc_cause = {_RANDOM_700[31:14], _RANDOM_701, _RANDOM_702[13:0]};	// @[lsu.scala:210:16]
        stq_15_bits_uop_bypassable = _RANDOM_702[14];	// @[lsu.scala:210:16]
        stq_15_bits_uop_mem_cmd = _RANDOM_702[19:15];	// @[lsu.scala:210:16]
        stq_15_bits_uop_mem_size = _RANDOM_702[21:20];	// @[lsu.scala:210:16]
        stq_15_bits_uop_mem_signed = _RANDOM_702[22];	// @[lsu.scala:210:16]
        stq_15_bits_uop_is_fence = _RANDOM_702[23];	// @[lsu.scala:210:16]
        stq_15_bits_uop_is_fencei = _RANDOM_702[24];	// @[lsu.scala:210:16]
        stq_15_bits_uop_is_amo = _RANDOM_702[25];	// @[lsu.scala:210:16]
        stq_15_bits_uop_uses_ldq = _RANDOM_702[26];	// @[lsu.scala:210:16]
        stq_15_bits_uop_uses_stq = _RANDOM_702[27];	// @[lsu.scala:210:16]
        stq_15_bits_uop_is_sys_pc2epc = _RANDOM_702[28];	// @[lsu.scala:210:16]
        stq_15_bits_uop_is_unique = _RANDOM_702[29];	// @[lsu.scala:210:16]
        stq_15_bits_uop_flush_on_commit = _RANDOM_702[30];	// @[lsu.scala:210:16]
        stq_15_bits_uop_ldst_is_rs1 = _RANDOM_702[31];	// @[lsu.scala:210:16]
        stq_15_bits_uop_ldst = _RANDOM_703[5:0];	// @[lsu.scala:210:16]
        stq_15_bits_uop_lrs1 = _RANDOM_703[11:6];	// @[lsu.scala:210:16]
        stq_15_bits_uop_lrs2 = _RANDOM_703[17:12];	// @[lsu.scala:210:16]
        stq_15_bits_uop_lrs3 = _RANDOM_703[23:18];	// @[lsu.scala:210:16]
        stq_15_bits_uop_ldst_val = _RANDOM_703[24];	// @[lsu.scala:210:16]
        stq_15_bits_uop_dst_rtype = _RANDOM_703[26:25];	// @[lsu.scala:210:16]
        stq_15_bits_uop_lrs1_rtype = _RANDOM_703[28:27];	// @[lsu.scala:210:16]
        stq_15_bits_uop_lrs2_rtype = _RANDOM_703[30:29];	// @[lsu.scala:210:16]
        stq_15_bits_uop_frs3_en = _RANDOM_703[31];	// @[lsu.scala:210:16]
        stq_15_bits_uop_fp_val = _RANDOM_704[0];	// @[lsu.scala:210:16]
        stq_15_bits_uop_fp_single = _RANDOM_704[1];	// @[lsu.scala:210:16]
        stq_15_bits_uop_xcpt_pf_if = _RANDOM_704[2];	// @[lsu.scala:210:16]
        stq_15_bits_uop_xcpt_ae_if = _RANDOM_704[3];	// @[lsu.scala:210:16]
        stq_15_bits_uop_xcpt_ma_if = _RANDOM_704[4];	// @[lsu.scala:210:16]
        stq_15_bits_uop_bp_debug_if = _RANDOM_704[5];	// @[lsu.scala:210:16]
        stq_15_bits_uop_bp_xcpt_if = _RANDOM_704[6];	// @[lsu.scala:210:16]
        stq_15_bits_uop_debug_fsrc = _RANDOM_704[8:7];	// @[lsu.scala:210:16]
        stq_15_bits_uop_debug_tsrc = _RANDOM_704[10:9];	// @[lsu.scala:210:16]
        stq_15_bits_addr_valid = _RANDOM_704[11];	// @[lsu.scala:210:16]
        stq_15_bits_addr_bits = {_RANDOM_704[31:12], _RANDOM_705[19:0]};	// @[lsu.scala:210:16]
        stq_15_bits_addr_is_virtual = _RANDOM_705[20];	// @[lsu.scala:210:16]
        stq_15_bits_data_valid = _RANDOM_705[21];	// @[lsu.scala:210:16]
        stq_15_bits_data_bits = {_RANDOM_705[31:22], _RANDOM_706, _RANDOM_707[21:0]};	// @[lsu.scala:210:16]
        stq_15_bits_committed = _RANDOM_707[22];	// @[lsu.scala:210:16]
        stq_15_bits_succeeded = _RANDOM_707[23];	// @[lsu.scala:210:16]
        stq_16_valid = _RANDOM_709[24];	// @[lsu.scala:210:16]
        stq_16_bits_uop_uopc = _RANDOM_709[31:25];	// @[lsu.scala:210:16]
        stq_16_bits_uop_inst = _RANDOM_710;	// @[lsu.scala:210:16]
        stq_16_bits_uop_debug_inst = _RANDOM_711;	// @[lsu.scala:210:16]
        stq_16_bits_uop_is_rvc = _RANDOM_712[0];	// @[lsu.scala:210:16]
        stq_16_bits_uop_debug_pc = {_RANDOM_712[31:1], _RANDOM_713[8:0]};	// @[lsu.scala:210:16]
        stq_16_bits_uop_iq_type = _RANDOM_713[11:9];	// @[lsu.scala:210:16]
        stq_16_bits_uop_fu_code = _RANDOM_713[21:12];	// @[lsu.scala:210:16]
        stq_16_bits_uop_ctrl_br_type = _RANDOM_713[25:22];	// @[lsu.scala:210:16]
        stq_16_bits_uop_ctrl_op1_sel = _RANDOM_713[27:26];	// @[lsu.scala:210:16]
        stq_16_bits_uop_ctrl_op2_sel = _RANDOM_713[30:28];	// @[lsu.scala:210:16]
        stq_16_bits_uop_ctrl_imm_sel = {_RANDOM_713[31], _RANDOM_714[1:0]};	// @[lsu.scala:210:16]
        stq_16_bits_uop_ctrl_op_fcn = _RANDOM_714[5:2];	// @[lsu.scala:210:16]
        stq_16_bits_uop_ctrl_fcn_dw = _RANDOM_714[6];	// @[lsu.scala:210:16]
        stq_16_bits_uop_ctrl_csr_cmd = _RANDOM_714[9:7];	// @[lsu.scala:210:16]
        stq_16_bits_uop_ctrl_is_load = _RANDOM_714[10];	// @[lsu.scala:210:16]
        stq_16_bits_uop_ctrl_is_sta = _RANDOM_714[11];	// @[lsu.scala:210:16]
        stq_16_bits_uop_ctrl_is_std = _RANDOM_714[12];	// @[lsu.scala:210:16]
        stq_16_bits_uop_iw_state = _RANDOM_714[14:13];	// @[lsu.scala:210:16]
        stq_16_bits_uop_iw_p1_poisoned = _RANDOM_714[15];	// @[lsu.scala:210:16]
        stq_16_bits_uop_iw_p2_poisoned = _RANDOM_714[16];	// @[lsu.scala:210:16]
        stq_16_bits_uop_is_br = _RANDOM_714[17];	// @[lsu.scala:210:16]
        stq_16_bits_uop_is_jalr = _RANDOM_714[18];	// @[lsu.scala:210:16]
        stq_16_bits_uop_is_jal = _RANDOM_714[19];	// @[lsu.scala:210:16]
        stq_16_bits_uop_is_sfb = _RANDOM_714[20];	// @[lsu.scala:210:16]
        stq_16_bits_uop_br_mask = {_RANDOM_714[31:21], _RANDOM_715[4:0]};	// @[lsu.scala:210:16]
        stq_16_bits_uop_br_tag = _RANDOM_715[8:5];	// @[lsu.scala:210:16]
        stq_16_bits_uop_ftq_idx = _RANDOM_715[13:9];	// @[lsu.scala:210:16]
        stq_16_bits_uop_edge_inst = _RANDOM_715[14];	// @[lsu.scala:210:16]
        stq_16_bits_uop_pc_lob = _RANDOM_715[20:15];	// @[lsu.scala:210:16]
        stq_16_bits_uop_taken = _RANDOM_715[21];	// @[lsu.scala:210:16]
        stq_16_bits_uop_imm_packed = {_RANDOM_715[31:22], _RANDOM_716[9:0]};	// @[lsu.scala:210:16]
        stq_16_bits_uop_csr_addr = _RANDOM_716[21:10];	// @[lsu.scala:210:16]
        stq_16_bits_uop_rob_idx = _RANDOM_716[28:22];	// @[lsu.scala:210:16]
        stq_16_bits_uop_ldq_idx = {_RANDOM_716[31:29], _RANDOM_717[1:0]};	// @[lsu.scala:210:16]
        stq_16_bits_uop_stq_idx = _RANDOM_717[6:2];	// @[lsu.scala:210:16]
        stq_16_bits_uop_rxq_idx = _RANDOM_717[8:7];	// @[lsu.scala:210:16]
        stq_16_bits_uop_pdst = _RANDOM_717[15:9];	// @[lsu.scala:210:16]
        stq_16_bits_uop_prs1 = _RANDOM_717[22:16];	// @[lsu.scala:210:16]
        stq_16_bits_uop_prs2 = _RANDOM_717[29:23];	// @[lsu.scala:210:16]
        stq_16_bits_uop_prs3 = {_RANDOM_717[31:30], _RANDOM_718[4:0]};	// @[lsu.scala:210:16]
        stq_16_bits_uop_ppred = _RANDOM_718[9:5];	// @[lsu.scala:210:16]
        stq_16_bits_uop_prs1_busy = _RANDOM_718[10];	// @[lsu.scala:210:16]
        stq_16_bits_uop_prs2_busy = _RANDOM_718[11];	// @[lsu.scala:210:16]
        stq_16_bits_uop_prs3_busy = _RANDOM_718[12];	// @[lsu.scala:210:16]
        stq_16_bits_uop_ppred_busy = _RANDOM_718[13];	// @[lsu.scala:210:16]
        stq_16_bits_uop_stale_pdst = _RANDOM_718[20:14];	// @[lsu.scala:210:16]
        stq_16_bits_uop_exception = _RANDOM_718[21];	// @[lsu.scala:210:16]
        stq_16_bits_uop_exc_cause = {_RANDOM_718[31:22], _RANDOM_719, _RANDOM_720[21:0]};	// @[lsu.scala:210:16]
        stq_16_bits_uop_bypassable = _RANDOM_720[22];	// @[lsu.scala:210:16]
        stq_16_bits_uop_mem_cmd = _RANDOM_720[27:23];	// @[lsu.scala:210:16]
        stq_16_bits_uop_mem_size = _RANDOM_720[29:28];	// @[lsu.scala:210:16]
        stq_16_bits_uop_mem_signed = _RANDOM_720[30];	// @[lsu.scala:210:16]
        stq_16_bits_uop_is_fence = _RANDOM_720[31];	// @[lsu.scala:210:16]
        stq_16_bits_uop_is_fencei = _RANDOM_721[0];	// @[lsu.scala:210:16]
        stq_16_bits_uop_is_amo = _RANDOM_721[1];	// @[lsu.scala:210:16]
        stq_16_bits_uop_uses_ldq = _RANDOM_721[2];	// @[lsu.scala:210:16]
        stq_16_bits_uop_uses_stq = _RANDOM_721[3];	// @[lsu.scala:210:16]
        stq_16_bits_uop_is_sys_pc2epc = _RANDOM_721[4];	// @[lsu.scala:210:16]
        stq_16_bits_uop_is_unique = _RANDOM_721[5];	// @[lsu.scala:210:16]
        stq_16_bits_uop_flush_on_commit = _RANDOM_721[6];	// @[lsu.scala:210:16]
        stq_16_bits_uop_ldst_is_rs1 = _RANDOM_721[7];	// @[lsu.scala:210:16]
        stq_16_bits_uop_ldst = _RANDOM_721[13:8];	// @[lsu.scala:210:16]
        stq_16_bits_uop_lrs1 = _RANDOM_721[19:14];	// @[lsu.scala:210:16]
        stq_16_bits_uop_lrs2 = _RANDOM_721[25:20];	// @[lsu.scala:210:16]
        stq_16_bits_uop_lrs3 = _RANDOM_721[31:26];	// @[lsu.scala:210:16]
        stq_16_bits_uop_ldst_val = _RANDOM_722[0];	// @[lsu.scala:210:16]
        stq_16_bits_uop_dst_rtype = _RANDOM_722[2:1];	// @[lsu.scala:210:16]
        stq_16_bits_uop_lrs1_rtype = _RANDOM_722[4:3];	// @[lsu.scala:210:16]
        stq_16_bits_uop_lrs2_rtype = _RANDOM_722[6:5];	// @[lsu.scala:210:16]
        stq_16_bits_uop_frs3_en = _RANDOM_722[7];	// @[lsu.scala:210:16]
        stq_16_bits_uop_fp_val = _RANDOM_722[8];	// @[lsu.scala:210:16]
        stq_16_bits_uop_fp_single = _RANDOM_722[9];	// @[lsu.scala:210:16]
        stq_16_bits_uop_xcpt_pf_if = _RANDOM_722[10];	// @[lsu.scala:210:16]
        stq_16_bits_uop_xcpt_ae_if = _RANDOM_722[11];	// @[lsu.scala:210:16]
        stq_16_bits_uop_xcpt_ma_if = _RANDOM_722[12];	// @[lsu.scala:210:16]
        stq_16_bits_uop_bp_debug_if = _RANDOM_722[13];	// @[lsu.scala:210:16]
        stq_16_bits_uop_bp_xcpt_if = _RANDOM_722[14];	// @[lsu.scala:210:16]
        stq_16_bits_uop_debug_fsrc = _RANDOM_722[16:15];	// @[lsu.scala:210:16]
        stq_16_bits_uop_debug_tsrc = _RANDOM_722[18:17];	// @[lsu.scala:210:16]
        stq_16_bits_addr_valid = _RANDOM_722[19];	// @[lsu.scala:210:16]
        stq_16_bits_addr_bits = {_RANDOM_722[31:20], _RANDOM_723[27:0]};	// @[lsu.scala:210:16]
        stq_16_bits_addr_is_virtual = _RANDOM_723[28];	// @[lsu.scala:210:16]
        stq_16_bits_data_valid = _RANDOM_723[29];	// @[lsu.scala:210:16]
        stq_16_bits_data_bits = {_RANDOM_723[31:30], _RANDOM_724, _RANDOM_725[29:0]};	// @[lsu.scala:210:16]
        stq_16_bits_committed = _RANDOM_725[30];	// @[lsu.scala:210:16]
        stq_16_bits_succeeded = _RANDOM_725[31];	// @[lsu.scala:210:16]
        stq_17_valid = _RANDOM_728[0];	// @[lsu.scala:210:16]
        stq_17_bits_uop_uopc = _RANDOM_728[7:1];	// @[lsu.scala:210:16]
        stq_17_bits_uop_inst = {_RANDOM_728[31:8], _RANDOM_729[7:0]};	// @[lsu.scala:210:16]
        stq_17_bits_uop_debug_inst = {_RANDOM_729[31:8], _RANDOM_730[7:0]};	// @[lsu.scala:210:16]
        stq_17_bits_uop_is_rvc = _RANDOM_730[8];	// @[lsu.scala:210:16]
        stq_17_bits_uop_debug_pc = {_RANDOM_730[31:9], _RANDOM_731[16:0]};	// @[lsu.scala:210:16]
        stq_17_bits_uop_iq_type = _RANDOM_731[19:17];	// @[lsu.scala:210:16]
        stq_17_bits_uop_fu_code = _RANDOM_731[29:20];	// @[lsu.scala:210:16]
        stq_17_bits_uop_ctrl_br_type = {_RANDOM_731[31:30], _RANDOM_732[1:0]};	// @[lsu.scala:210:16]
        stq_17_bits_uop_ctrl_op1_sel = _RANDOM_732[3:2];	// @[lsu.scala:210:16]
        stq_17_bits_uop_ctrl_op2_sel = _RANDOM_732[6:4];	// @[lsu.scala:210:16]
        stq_17_bits_uop_ctrl_imm_sel = _RANDOM_732[9:7];	// @[lsu.scala:210:16]
        stq_17_bits_uop_ctrl_op_fcn = _RANDOM_732[13:10];	// @[lsu.scala:210:16]
        stq_17_bits_uop_ctrl_fcn_dw = _RANDOM_732[14];	// @[lsu.scala:210:16]
        stq_17_bits_uop_ctrl_csr_cmd = _RANDOM_732[17:15];	// @[lsu.scala:210:16]
        stq_17_bits_uop_ctrl_is_load = _RANDOM_732[18];	// @[lsu.scala:210:16]
        stq_17_bits_uop_ctrl_is_sta = _RANDOM_732[19];	// @[lsu.scala:210:16]
        stq_17_bits_uop_ctrl_is_std = _RANDOM_732[20];	// @[lsu.scala:210:16]
        stq_17_bits_uop_iw_state = _RANDOM_732[22:21];	// @[lsu.scala:210:16]
        stq_17_bits_uop_iw_p1_poisoned = _RANDOM_732[23];	// @[lsu.scala:210:16]
        stq_17_bits_uop_iw_p2_poisoned = _RANDOM_732[24];	// @[lsu.scala:210:16]
        stq_17_bits_uop_is_br = _RANDOM_732[25];	// @[lsu.scala:210:16]
        stq_17_bits_uop_is_jalr = _RANDOM_732[26];	// @[lsu.scala:210:16]
        stq_17_bits_uop_is_jal = _RANDOM_732[27];	// @[lsu.scala:210:16]
        stq_17_bits_uop_is_sfb = _RANDOM_732[28];	// @[lsu.scala:210:16]
        stq_17_bits_uop_br_mask = {_RANDOM_732[31:29], _RANDOM_733[12:0]};	// @[lsu.scala:210:16]
        stq_17_bits_uop_br_tag = _RANDOM_733[16:13];	// @[lsu.scala:210:16]
        stq_17_bits_uop_ftq_idx = _RANDOM_733[21:17];	// @[lsu.scala:210:16]
        stq_17_bits_uop_edge_inst = _RANDOM_733[22];	// @[lsu.scala:210:16]
        stq_17_bits_uop_pc_lob = _RANDOM_733[28:23];	// @[lsu.scala:210:16]
        stq_17_bits_uop_taken = _RANDOM_733[29];	// @[lsu.scala:210:16]
        stq_17_bits_uop_imm_packed = {_RANDOM_733[31:30], _RANDOM_734[17:0]};	// @[lsu.scala:210:16]
        stq_17_bits_uop_csr_addr = _RANDOM_734[29:18];	// @[lsu.scala:210:16]
        stq_17_bits_uop_rob_idx = {_RANDOM_734[31:30], _RANDOM_735[4:0]};	// @[lsu.scala:210:16]
        stq_17_bits_uop_ldq_idx = _RANDOM_735[9:5];	// @[lsu.scala:210:16]
        stq_17_bits_uop_stq_idx = _RANDOM_735[14:10];	// @[lsu.scala:210:16]
        stq_17_bits_uop_rxq_idx = _RANDOM_735[16:15];	// @[lsu.scala:210:16]
        stq_17_bits_uop_pdst = _RANDOM_735[23:17];	// @[lsu.scala:210:16]
        stq_17_bits_uop_prs1 = _RANDOM_735[30:24];	// @[lsu.scala:210:16]
        stq_17_bits_uop_prs2 = {_RANDOM_735[31], _RANDOM_736[5:0]};	// @[lsu.scala:210:16]
        stq_17_bits_uop_prs3 = _RANDOM_736[12:6];	// @[lsu.scala:210:16]
        stq_17_bits_uop_ppred = _RANDOM_736[17:13];	// @[lsu.scala:210:16]
        stq_17_bits_uop_prs1_busy = _RANDOM_736[18];	// @[lsu.scala:210:16]
        stq_17_bits_uop_prs2_busy = _RANDOM_736[19];	// @[lsu.scala:210:16]
        stq_17_bits_uop_prs3_busy = _RANDOM_736[20];	// @[lsu.scala:210:16]
        stq_17_bits_uop_ppred_busy = _RANDOM_736[21];	// @[lsu.scala:210:16]
        stq_17_bits_uop_stale_pdst = _RANDOM_736[28:22];	// @[lsu.scala:210:16]
        stq_17_bits_uop_exception = _RANDOM_736[29];	// @[lsu.scala:210:16]
        stq_17_bits_uop_exc_cause = {_RANDOM_736[31:30], _RANDOM_737, _RANDOM_738[29:0]};	// @[lsu.scala:210:16]
        stq_17_bits_uop_bypassable = _RANDOM_738[30];	// @[lsu.scala:210:16]
        stq_17_bits_uop_mem_cmd = {_RANDOM_738[31], _RANDOM_739[3:0]};	// @[lsu.scala:210:16]
        stq_17_bits_uop_mem_size = _RANDOM_739[5:4];	// @[lsu.scala:210:16]
        stq_17_bits_uop_mem_signed = _RANDOM_739[6];	// @[lsu.scala:210:16]
        stq_17_bits_uop_is_fence = _RANDOM_739[7];	// @[lsu.scala:210:16]
        stq_17_bits_uop_is_fencei = _RANDOM_739[8];	// @[lsu.scala:210:16]
        stq_17_bits_uop_is_amo = _RANDOM_739[9];	// @[lsu.scala:210:16]
        stq_17_bits_uop_uses_ldq = _RANDOM_739[10];	// @[lsu.scala:210:16]
        stq_17_bits_uop_uses_stq = _RANDOM_739[11];	// @[lsu.scala:210:16]
        stq_17_bits_uop_is_sys_pc2epc = _RANDOM_739[12];	// @[lsu.scala:210:16]
        stq_17_bits_uop_is_unique = _RANDOM_739[13];	// @[lsu.scala:210:16]
        stq_17_bits_uop_flush_on_commit = _RANDOM_739[14];	// @[lsu.scala:210:16]
        stq_17_bits_uop_ldst_is_rs1 = _RANDOM_739[15];	// @[lsu.scala:210:16]
        stq_17_bits_uop_ldst = _RANDOM_739[21:16];	// @[lsu.scala:210:16]
        stq_17_bits_uop_lrs1 = _RANDOM_739[27:22];	// @[lsu.scala:210:16]
        stq_17_bits_uop_lrs2 = {_RANDOM_739[31:28], _RANDOM_740[1:0]};	// @[lsu.scala:210:16]
        stq_17_bits_uop_lrs3 = _RANDOM_740[7:2];	// @[lsu.scala:210:16]
        stq_17_bits_uop_ldst_val = _RANDOM_740[8];	// @[lsu.scala:210:16]
        stq_17_bits_uop_dst_rtype = _RANDOM_740[10:9];	// @[lsu.scala:210:16]
        stq_17_bits_uop_lrs1_rtype = _RANDOM_740[12:11];	// @[lsu.scala:210:16]
        stq_17_bits_uop_lrs2_rtype = _RANDOM_740[14:13];	// @[lsu.scala:210:16]
        stq_17_bits_uop_frs3_en = _RANDOM_740[15];	// @[lsu.scala:210:16]
        stq_17_bits_uop_fp_val = _RANDOM_740[16];	// @[lsu.scala:210:16]
        stq_17_bits_uop_fp_single = _RANDOM_740[17];	// @[lsu.scala:210:16]
        stq_17_bits_uop_xcpt_pf_if = _RANDOM_740[18];	// @[lsu.scala:210:16]
        stq_17_bits_uop_xcpt_ae_if = _RANDOM_740[19];	// @[lsu.scala:210:16]
        stq_17_bits_uop_xcpt_ma_if = _RANDOM_740[20];	// @[lsu.scala:210:16]
        stq_17_bits_uop_bp_debug_if = _RANDOM_740[21];	// @[lsu.scala:210:16]
        stq_17_bits_uop_bp_xcpt_if = _RANDOM_740[22];	// @[lsu.scala:210:16]
        stq_17_bits_uop_debug_fsrc = _RANDOM_740[24:23];	// @[lsu.scala:210:16]
        stq_17_bits_uop_debug_tsrc = _RANDOM_740[26:25];	// @[lsu.scala:210:16]
        stq_17_bits_addr_valid = _RANDOM_740[27];	// @[lsu.scala:210:16]
        stq_17_bits_addr_bits = {_RANDOM_740[31:28], _RANDOM_741, _RANDOM_742[3:0]};	// @[lsu.scala:210:16]
        stq_17_bits_addr_is_virtual = _RANDOM_742[4];	// @[lsu.scala:210:16]
        stq_17_bits_data_valid = _RANDOM_742[5];	// @[lsu.scala:210:16]
        stq_17_bits_data_bits = {_RANDOM_742[31:6], _RANDOM_743, _RANDOM_744[5:0]};	// @[lsu.scala:210:16]
        stq_17_bits_committed = _RANDOM_744[6];	// @[lsu.scala:210:16]
        stq_17_bits_succeeded = _RANDOM_744[7];	// @[lsu.scala:210:16]
        stq_18_valid = _RANDOM_746[8];	// @[lsu.scala:210:16]
        stq_18_bits_uop_uopc = _RANDOM_746[15:9];	// @[lsu.scala:210:16]
        stq_18_bits_uop_inst = {_RANDOM_746[31:16], _RANDOM_747[15:0]};	// @[lsu.scala:210:16]
        stq_18_bits_uop_debug_inst = {_RANDOM_747[31:16], _RANDOM_748[15:0]};	// @[lsu.scala:210:16]
        stq_18_bits_uop_is_rvc = _RANDOM_748[16];	// @[lsu.scala:210:16]
        stq_18_bits_uop_debug_pc = {_RANDOM_748[31:17], _RANDOM_749[24:0]};	// @[lsu.scala:210:16]
        stq_18_bits_uop_iq_type = _RANDOM_749[27:25];	// @[lsu.scala:210:16]
        stq_18_bits_uop_fu_code = {_RANDOM_749[31:28], _RANDOM_750[5:0]};	// @[lsu.scala:210:16]
        stq_18_bits_uop_ctrl_br_type = _RANDOM_750[9:6];	// @[lsu.scala:210:16]
        stq_18_bits_uop_ctrl_op1_sel = _RANDOM_750[11:10];	// @[lsu.scala:210:16]
        stq_18_bits_uop_ctrl_op2_sel = _RANDOM_750[14:12];	// @[lsu.scala:210:16]
        stq_18_bits_uop_ctrl_imm_sel = _RANDOM_750[17:15];	// @[lsu.scala:210:16]
        stq_18_bits_uop_ctrl_op_fcn = _RANDOM_750[21:18];	// @[lsu.scala:210:16]
        stq_18_bits_uop_ctrl_fcn_dw = _RANDOM_750[22];	// @[lsu.scala:210:16]
        stq_18_bits_uop_ctrl_csr_cmd = _RANDOM_750[25:23];	// @[lsu.scala:210:16]
        stq_18_bits_uop_ctrl_is_load = _RANDOM_750[26];	// @[lsu.scala:210:16]
        stq_18_bits_uop_ctrl_is_sta = _RANDOM_750[27];	// @[lsu.scala:210:16]
        stq_18_bits_uop_ctrl_is_std = _RANDOM_750[28];	// @[lsu.scala:210:16]
        stq_18_bits_uop_iw_state = _RANDOM_750[30:29];	// @[lsu.scala:210:16]
        stq_18_bits_uop_iw_p1_poisoned = _RANDOM_750[31];	// @[lsu.scala:210:16]
        stq_18_bits_uop_iw_p2_poisoned = _RANDOM_751[0];	// @[lsu.scala:210:16]
        stq_18_bits_uop_is_br = _RANDOM_751[1];	// @[lsu.scala:210:16]
        stq_18_bits_uop_is_jalr = _RANDOM_751[2];	// @[lsu.scala:210:16]
        stq_18_bits_uop_is_jal = _RANDOM_751[3];	// @[lsu.scala:210:16]
        stq_18_bits_uop_is_sfb = _RANDOM_751[4];	// @[lsu.scala:210:16]
        stq_18_bits_uop_br_mask = _RANDOM_751[20:5];	// @[lsu.scala:210:16]
        stq_18_bits_uop_br_tag = _RANDOM_751[24:21];	// @[lsu.scala:210:16]
        stq_18_bits_uop_ftq_idx = _RANDOM_751[29:25];	// @[lsu.scala:210:16]
        stq_18_bits_uop_edge_inst = _RANDOM_751[30];	// @[lsu.scala:210:16]
        stq_18_bits_uop_pc_lob = {_RANDOM_751[31], _RANDOM_752[4:0]};	// @[lsu.scala:210:16]
        stq_18_bits_uop_taken = _RANDOM_752[5];	// @[lsu.scala:210:16]
        stq_18_bits_uop_imm_packed = _RANDOM_752[25:6];	// @[lsu.scala:210:16]
        stq_18_bits_uop_csr_addr = {_RANDOM_752[31:26], _RANDOM_753[5:0]};	// @[lsu.scala:210:16]
        stq_18_bits_uop_rob_idx = _RANDOM_753[12:6];	// @[lsu.scala:210:16]
        stq_18_bits_uop_ldq_idx = _RANDOM_753[17:13];	// @[lsu.scala:210:16]
        stq_18_bits_uop_stq_idx = _RANDOM_753[22:18];	// @[lsu.scala:210:16]
        stq_18_bits_uop_rxq_idx = _RANDOM_753[24:23];	// @[lsu.scala:210:16]
        stq_18_bits_uop_pdst = _RANDOM_753[31:25];	// @[lsu.scala:210:16]
        stq_18_bits_uop_prs1 = _RANDOM_754[6:0];	// @[lsu.scala:210:16]
        stq_18_bits_uop_prs2 = _RANDOM_754[13:7];	// @[lsu.scala:210:16]
        stq_18_bits_uop_prs3 = _RANDOM_754[20:14];	// @[lsu.scala:210:16]
        stq_18_bits_uop_ppred = _RANDOM_754[25:21];	// @[lsu.scala:210:16]
        stq_18_bits_uop_prs1_busy = _RANDOM_754[26];	// @[lsu.scala:210:16]
        stq_18_bits_uop_prs2_busy = _RANDOM_754[27];	// @[lsu.scala:210:16]
        stq_18_bits_uop_prs3_busy = _RANDOM_754[28];	// @[lsu.scala:210:16]
        stq_18_bits_uop_ppred_busy = _RANDOM_754[29];	// @[lsu.scala:210:16]
        stq_18_bits_uop_stale_pdst = {_RANDOM_754[31:30], _RANDOM_755[4:0]};	// @[lsu.scala:210:16]
        stq_18_bits_uop_exception = _RANDOM_755[5];	// @[lsu.scala:210:16]
        stq_18_bits_uop_exc_cause = {_RANDOM_755[31:6], _RANDOM_756, _RANDOM_757[5:0]};	// @[lsu.scala:210:16]
        stq_18_bits_uop_bypassable = _RANDOM_757[6];	// @[lsu.scala:210:16]
        stq_18_bits_uop_mem_cmd = _RANDOM_757[11:7];	// @[lsu.scala:210:16]
        stq_18_bits_uop_mem_size = _RANDOM_757[13:12];	// @[lsu.scala:210:16]
        stq_18_bits_uop_mem_signed = _RANDOM_757[14];	// @[lsu.scala:210:16]
        stq_18_bits_uop_is_fence = _RANDOM_757[15];	// @[lsu.scala:210:16]
        stq_18_bits_uop_is_fencei = _RANDOM_757[16];	// @[lsu.scala:210:16]
        stq_18_bits_uop_is_amo = _RANDOM_757[17];	// @[lsu.scala:210:16]
        stq_18_bits_uop_uses_ldq = _RANDOM_757[18];	// @[lsu.scala:210:16]
        stq_18_bits_uop_uses_stq = _RANDOM_757[19];	// @[lsu.scala:210:16]
        stq_18_bits_uop_is_sys_pc2epc = _RANDOM_757[20];	// @[lsu.scala:210:16]
        stq_18_bits_uop_is_unique = _RANDOM_757[21];	// @[lsu.scala:210:16]
        stq_18_bits_uop_flush_on_commit = _RANDOM_757[22];	// @[lsu.scala:210:16]
        stq_18_bits_uop_ldst_is_rs1 = _RANDOM_757[23];	// @[lsu.scala:210:16]
        stq_18_bits_uop_ldst = _RANDOM_757[29:24];	// @[lsu.scala:210:16]
        stq_18_bits_uop_lrs1 = {_RANDOM_757[31:30], _RANDOM_758[3:0]};	// @[lsu.scala:210:16]
        stq_18_bits_uop_lrs2 = _RANDOM_758[9:4];	// @[lsu.scala:210:16]
        stq_18_bits_uop_lrs3 = _RANDOM_758[15:10];	// @[lsu.scala:210:16]
        stq_18_bits_uop_ldst_val = _RANDOM_758[16];	// @[lsu.scala:210:16]
        stq_18_bits_uop_dst_rtype = _RANDOM_758[18:17];	// @[lsu.scala:210:16]
        stq_18_bits_uop_lrs1_rtype = _RANDOM_758[20:19];	// @[lsu.scala:210:16]
        stq_18_bits_uop_lrs2_rtype = _RANDOM_758[22:21];	// @[lsu.scala:210:16]
        stq_18_bits_uop_frs3_en = _RANDOM_758[23];	// @[lsu.scala:210:16]
        stq_18_bits_uop_fp_val = _RANDOM_758[24];	// @[lsu.scala:210:16]
        stq_18_bits_uop_fp_single = _RANDOM_758[25];	// @[lsu.scala:210:16]
        stq_18_bits_uop_xcpt_pf_if = _RANDOM_758[26];	// @[lsu.scala:210:16]
        stq_18_bits_uop_xcpt_ae_if = _RANDOM_758[27];	// @[lsu.scala:210:16]
        stq_18_bits_uop_xcpt_ma_if = _RANDOM_758[28];	// @[lsu.scala:210:16]
        stq_18_bits_uop_bp_debug_if = _RANDOM_758[29];	// @[lsu.scala:210:16]
        stq_18_bits_uop_bp_xcpt_if = _RANDOM_758[30];	// @[lsu.scala:210:16]
        stq_18_bits_uop_debug_fsrc = {_RANDOM_758[31], _RANDOM_759[0]};	// @[lsu.scala:210:16]
        stq_18_bits_uop_debug_tsrc = _RANDOM_759[2:1];	// @[lsu.scala:210:16]
        stq_18_bits_addr_valid = _RANDOM_759[3];	// @[lsu.scala:210:16]
        stq_18_bits_addr_bits = {_RANDOM_759[31:4], _RANDOM_760[11:0]};	// @[lsu.scala:210:16]
        stq_18_bits_addr_is_virtual = _RANDOM_760[12];	// @[lsu.scala:210:16]
        stq_18_bits_data_valid = _RANDOM_760[13];	// @[lsu.scala:210:16]
        stq_18_bits_data_bits = {_RANDOM_760[31:14], _RANDOM_761, _RANDOM_762[13:0]};	// @[lsu.scala:210:16]
        stq_18_bits_committed = _RANDOM_762[14];	// @[lsu.scala:210:16]
        stq_18_bits_succeeded = _RANDOM_762[15];	// @[lsu.scala:210:16]
        stq_19_valid = _RANDOM_764[16];	// @[lsu.scala:210:16]
        stq_19_bits_uop_uopc = _RANDOM_764[23:17];	// @[lsu.scala:210:16]
        stq_19_bits_uop_inst = {_RANDOM_764[31:24], _RANDOM_765[23:0]};	// @[lsu.scala:210:16]
        stq_19_bits_uop_debug_inst = {_RANDOM_765[31:24], _RANDOM_766[23:0]};	// @[lsu.scala:210:16]
        stq_19_bits_uop_is_rvc = _RANDOM_766[24];	// @[lsu.scala:210:16]
        stq_19_bits_uop_debug_pc = {_RANDOM_766[31:25], _RANDOM_767, _RANDOM_768[0]};	// @[lsu.scala:210:16]
        stq_19_bits_uop_iq_type = _RANDOM_768[3:1];	// @[lsu.scala:210:16]
        stq_19_bits_uop_fu_code = _RANDOM_768[13:4];	// @[lsu.scala:210:16]
        stq_19_bits_uop_ctrl_br_type = _RANDOM_768[17:14];	// @[lsu.scala:210:16]
        stq_19_bits_uop_ctrl_op1_sel = _RANDOM_768[19:18];	// @[lsu.scala:210:16]
        stq_19_bits_uop_ctrl_op2_sel = _RANDOM_768[22:20];	// @[lsu.scala:210:16]
        stq_19_bits_uop_ctrl_imm_sel = _RANDOM_768[25:23];	// @[lsu.scala:210:16]
        stq_19_bits_uop_ctrl_op_fcn = _RANDOM_768[29:26];	// @[lsu.scala:210:16]
        stq_19_bits_uop_ctrl_fcn_dw = _RANDOM_768[30];	// @[lsu.scala:210:16]
        stq_19_bits_uop_ctrl_csr_cmd = {_RANDOM_768[31], _RANDOM_769[1:0]};	// @[lsu.scala:210:16]
        stq_19_bits_uop_ctrl_is_load = _RANDOM_769[2];	// @[lsu.scala:210:16]
        stq_19_bits_uop_ctrl_is_sta = _RANDOM_769[3];	// @[lsu.scala:210:16]
        stq_19_bits_uop_ctrl_is_std = _RANDOM_769[4];	// @[lsu.scala:210:16]
        stq_19_bits_uop_iw_state = _RANDOM_769[6:5];	// @[lsu.scala:210:16]
        stq_19_bits_uop_iw_p1_poisoned = _RANDOM_769[7];	// @[lsu.scala:210:16]
        stq_19_bits_uop_iw_p2_poisoned = _RANDOM_769[8];	// @[lsu.scala:210:16]
        stq_19_bits_uop_is_br = _RANDOM_769[9];	// @[lsu.scala:210:16]
        stq_19_bits_uop_is_jalr = _RANDOM_769[10];	// @[lsu.scala:210:16]
        stq_19_bits_uop_is_jal = _RANDOM_769[11];	// @[lsu.scala:210:16]
        stq_19_bits_uop_is_sfb = _RANDOM_769[12];	// @[lsu.scala:210:16]
        stq_19_bits_uop_br_mask = _RANDOM_769[28:13];	// @[lsu.scala:210:16]
        stq_19_bits_uop_br_tag = {_RANDOM_769[31:29], _RANDOM_770[0]};	// @[lsu.scala:210:16]
        stq_19_bits_uop_ftq_idx = _RANDOM_770[5:1];	// @[lsu.scala:210:16]
        stq_19_bits_uop_edge_inst = _RANDOM_770[6];	// @[lsu.scala:210:16]
        stq_19_bits_uop_pc_lob = _RANDOM_770[12:7];	// @[lsu.scala:210:16]
        stq_19_bits_uop_taken = _RANDOM_770[13];	// @[lsu.scala:210:16]
        stq_19_bits_uop_imm_packed = {_RANDOM_770[31:14], _RANDOM_771[1:0]};	// @[lsu.scala:210:16]
        stq_19_bits_uop_csr_addr = _RANDOM_771[13:2];	// @[lsu.scala:210:16]
        stq_19_bits_uop_rob_idx = _RANDOM_771[20:14];	// @[lsu.scala:210:16]
        stq_19_bits_uop_ldq_idx = _RANDOM_771[25:21];	// @[lsu.scala:210:16]
        stq_19_bits_uop_stq_idx = _RANDOM_771[30:26];	// @[lsu.scala:210:16]
        stq_19_bits_uop_rxq_idx = {_RANDOM_771[31], _RANDOM_772[0]};	// @[lsu.scala:210:16]
        stq_19_bits_uop_pdst = _RANDOM_772[7:1];	// @[lsu.scala:210:16]
        stq_19_bits_uop_prs1 = _RANDOM_772[14:8];	// @[lsu.scala:210:16]
        stq_19_bits_uop_prs2 = _RANDOM_772[21:15];	// @[lsu.scala:210:16]
        stq_19_bits_uop_prs3 = _RANDOM_772[28:22];	// @[lsu.scala:210:16]
        stq_19_bits_uop_ppred = {_RANDOM_772[31:29], _RANDOM_773[1:0]};	// @[lsu.scala:210:16]
        stq_19_bits_uop_prs1_busy = _RANDOM_773[2];	// @[lsu.scala:210:16]
        stq_19_bits_uop_prs2_busy = _RANDOM_773[3];	// @[lsu.scala:210:16]
        stq_19_bits_uop_prs3_busy = _RANDOM_773[4];	// @[lsu.scala:210:16]
        stq_19_bits_uop_ppred_busy = _RANDOM_773[5];	// @[lsu.scala:210:16]
        stq_19_bits_uop_stale_pdst = _RANDOM_773[12:6];	// @[lsu.scala:210:16]
        stq_19_bits_uop_exception = _RANDOM_773[13];	// @[lsu.scala:210:16]
        stq_19_bits_uop_exc_cause = {_RANDOM_773[31:14], _RANDOM_774, _RANDOM_775[13:0]};	// @[lsu.scala:210:16]
        stq_19_bits_uop_bypassable = _RANDOM_775[14];	// @[lsu.scala:210:16]
        stq_19_bits_uop_mem_cmd = _RANDOM_775[19:15];	// @[lsu.scala:210:16]
        stq_19_bits_uop_mem_size = _RANDOM_775[21:20];	// @[lsu.scala:210:16]
        stq_19_bits_uop_mem_signed = _RANDOM_775[22];	// @[lsu.scala:210:16]
        stq_19_bits_uop_is_fence = _RANDOM_775[23];	// @[lsu.scala:210:16]
        stq_19_bits_uop_is_fencei = _RANDOM_775[24];	// @[lsu.scala:210:16]
        stq_19_bits_uop_is_amo = _RANDOM_775[25];	// @[lsu.scala:210:16]
        stq_19_bits_uop_uses_ldq = _RANDOM_775[26];	// @[lsu.scala:210:16]
        stq_19_bits_uop_uses_stq = _RANDOM_775[27];	// @[lsu.scala:210:16]
        stq_19_bits_uop_is_sys_pc2epc = _RANDOM_775[28];	// @[lsu.scala:210:16]
        stq_19_bits_uop_is_unique = _RANDOM_775[29];	// @[lsu.scala:210:16]
        stq_19_bits_uop_flush_on_commit = _RANDOM_775[30];	// @[lsu.scala:210:16]
        stq_19_bits_uop_ldst_is_rs1 = _RANDOM_775[31];	// @[lsu.scala:210:16]
        stq_19_bits_uop_ldst = _RANDOM_776[5:0];	// @[lsu.scala:210:16]
        stq_19_bits_uop_lrs1 = _RANDOM_776[11:6];	// @[lsu.scala:210:16]
        stq_19_bits_uop_lrs2 = _RANDOM_776[17:12];	// @[lsu.scala:210:16]
        stq_19_bits_uop_lrs3 = _RANDOM_776[23:18];	// @[lsu.scala:210:16]
        stq_19_bits_uop_ldst_val = _RANDOM_776[24];	// @[lsu.scala:210:16]
        stq_19_bits_uop_dst_rtype = _RANDOM_776[26:25];	// @[lsu.scala:210:16]
        stq_19_bits_uop_lrs1_rtype = _RANDOM_776[28:27];	// @[lsu.scala:210:16]
        stq_19_bits_uop_lrs2_rtype = _RANDOM_776[30:29];	// @[lsu.scala:210:16]
        stq_19_bits_uop_frs3_en = _RANDOM_776[31];	// @[lsu.scala:210:16]
        stq_19_bits_uop_fp_val = _RANDOM_777[0];	// @[lsu.scala:210:16]
        stq_19_bits_uop_fp_single = _RANDOM_777[1];	// @[lsu.scala:210:16]
        stq_19_bits_uop_xcpt_pf_if = _RANDOM_777[2];	// @[lsu.scala:210:16]
        stq_19_bits_uop_xcpt_ae_if = _RANDOM_777[3];	// @[lsu.scala:210:16]
        stq_19_bits_uop_xcpt_ma_if = _RANDOM_777[4];	// @[lsu.scala:210:16]
        stq_19_bits_uop_bp_debug_if = _RANDOM_777[5];	// @[lsu.scala:210:16]
        stq_19_bits_uop_bp_xcpt_if = _RANDOM_777[6];	// @[lsu.scala:210:16]
        stq_19_bits_uop_debug_fsrc = _RANDOM_777[8:7];	// @[lsu.scala:210:16]
        stq_19_bits_uop_debug_tsrc = _RANDOM_777[10:9];	// @[lsu.scala:210:16]
        stq_19_bits_addr_valid = _RANDOM_777[11];	// @[lsu.scala:210:16]
        stq_19_bits_addr_bits = {_RANDOM_777[31:12], _RANDOM_778[19:0]};	// @[lsu.scala:210:16]
        stq_19_bits_addr_is_virtual = _RANDOM_778[20];	// @[lsu.scala:210:16]
        stq_19_bits_data_valid = _RANDOM_778[21];	// @[lsu.scala:210:16]
        stq_19_bits_data_bits = {_RANDOM_778[31:22], _RANDOM_779, _RANDOM_780[21:0]};	// @[lsu.scala:210:16]
        stq_19_bits_committed = _RANDOM_780[22];	// @[lsu.scala:210:16]
        stq_19_bits_succeeded = _RANDOM_780[23];	// @[lsu.scala:210:16]
        stq_20_valid = _RANDOM_782[24];	// @[lsu.scala:210:16]
        stq_20_bits_uop_uopc = _RANDOM_782[31:25];	// @[lsu.scala:210:16]
        stq_20_bits_uop_inst = _RANDOM_783;	// @[lsu.scala:210:16]
        stq_20_bits_uop_debug_inst = _RANDOM_784;	// @[lsu.scala:210:16]
        stq_20_bits_uop_is_rvc = _RANDOM_785[0];	// @[lsu.scala:210:16]
        stq_20_bits_uop_debug_pc = {_RANDOM_785[31:1], _RANDOM_786[8:0]};	// @[lsu.scala:210:16]
        stq_20_bits_uop_iq_type = _RANDOM_786[11:9];	// @[lsu.scala:210:16]
        stq_20_bits_uop_fu_code = _RANDOM_786[21:12];	// @[lsu.scala:210:16]
        stq_20_bits_uop_ctrl_br_type = _RANDOM_786[25:22];	// @[lsu.scala:210:16]
        stq_20_bits_uop_ctrl_op1_sel = _RANDOM_786[27:26];	// @[lsu.scala:210:16]
        stq_20_bits_uop_ctrl_op2_sel = _RANDOM_786[30:28];	// @[lsu.scala:210:16]
        stq_20_bits_uop_ctrl_imm_sel = {_RANDOM_786[31], _RANDOM_787[1:0]};	// @[lsu.scala:210:16]
        stq_20_bits_uop_ctrl_op_fcn = _RANDOM_787[5:2];	// @[lsu.scala:210:16]
        stq_20_bits_uop_ctrl_fcn_dw = _RANDOM_787[6];	// @[lsu.scala:210:16]
        stq_20_bits_uop_ctrl_csr_cmd = _RANDOM_787[9:7];	// @[lsu.scala:210:16]
        stq_20_bits_uop_ctrl_is_load = _RANDOM_787[10];	// @[lsu.scala:210:16]
        stq_20_bits_uop_ctrl_is_sta = _RANDOM_787[11];	// @[lsu.scala:210:16]
        stq_20_bits_uop_ctrl_is_std = _RANDOM_787[12];	// @[lsu.scala:210:16]
        stq_20_bits_uop_iw_state = _RANDOM_787[14:13];	// @[lsu.scala:210:16]
        stq_20_bits_uop_iw_p1_poisoned = _RANDOM_787[15];	// @[lsu.scala:210:16]
        stq_20_bits_uop_iw_p2_poisoned = _RANDOM_787[16];	// @[lsu.scala:210:16]
        stq_20_bits_uop_is_br = _RANDOM_787[17];	// @[lsu.scala:210:16]
        stq_20_bits_uop_is_jalr = _RANDOM_787[18];	// @[lsu.scala:210:16]
        stq_20_bits_uop_is_jal = _RANDOM_787[19];	// @[lsu.scala:210:16]
        stq_20_bits_uop_is_sfb = _RANDOM_787[20];	// @[lsu.scala:210:16]
        stq_20_bits_uop_br_mask = {_RANDOM_787[31:21], _RANDOM_788[4:0]};	// @[lsu.scala:210:16]
        stq_20_bits_uop_br_tag = _RANDOM_788[8:5];	// @[lsu.scala:210:16]
        stq_20_bits_uop_ftq_idx = _RANDOM_788[13:9];	// @[lsu.scala:210:16]
        stq_20_bits_uop_edge_inst = _RANDOM_788[14];	// @[lsu.scala:210:16]
        stq_20_bits_uop_pc_lob = _RANDOM_788[20:15];	// @[lsu.scala:210:16]
        stq_20_bits_uop_taken = _RANDOM_788[21];	// @[lsu.scala:210:16]
        stq_20_bits_uop_imm_packed = {_RANDOM_788[31:22], _RANDOM_789[9:0]};	// @[lsu.scala:210:16]
        stq_20_bits_uop_csr_addr = _RANDOM_789[21:10];	// @[lsu.scala:210:16]
        stq_20_bits_uop_rob_idx = _RANDOM_789[28:22];	// @[lsu.scala:210:16]
        stq_20_bits_uop_ldq_idx = {_RANDOM_789[31:29], _RANDOM_790[1:0]};	// @[lsu.scala:210:16]
        stq_20_bits_uop_stq_idx = _RANDOM_790[6:2];	// @[lsu.scala:210:16]
        stq_20_bits_uop_rxq_idx = _RANDOM_790[8:7];	// @[lsu.scala:210:16]
        stq_20_bits_uop_pdst = _RANDOM_790[15:9];	// @[lsu.scala:210:16]
        stq_20_bits_uop_prs1 = _RANDOM_790[22:16];	// @[lsu.scala:210:16]
        stq_20_bits_uop_prs2 = _RANDOM_790[29:23];	// @[lsu.scala:210:16]
        stq_20_bits_uop_prs3 = {_RANDOM_790[31:30], _RANDOM_791[4:0]};	// @[lsu.scala:210:16]
        stq_20_bits_uop_ppred = _RANDOM_791[9:5];	// @[lsu.scala:210:16]
        stq_20_bits_uop_prs1_busy = _RANDOM_791[10];	// @[lsu.scala:210:16]
        stq_20_bits_uop_prs2_busy = _RANDOM_791[11];	// @[lsu.scala:210:16]
        stq_20_bits_uop_prs3_busy = _RANDOM_791[12];	// @[lsu.scala:210:16]
        stq_20_bits_uop_ppred_busy = _RANDOM_791[13];	// @[lsu.scala:210:16]
        stq_20_bits_uop_stale_pdst = _RANDOM_791[20:14];	// @[lsu.scala:210:16]
        stq_20_bits_uop_exception = _RANDOM_791[21];	// @[lsu.scala:210:16]
        stq_20_bits_uop_exc_cause = {_RANDOM_791[31:22], _RANDOM_792, _RANDOM_793[21:0]};	// @[lsu.scala:210:16]
        stq_20_bits_uop_bypassable = _RANDOM_793[22];	// @[lsu.scala:210:16]
        stq_20_bits_uop_mem_cmd = _RANDOM_793[27:23];	// @[lsu.scala:210:16]
        stq_20_bits_uop_mem_size = _RANDOM_793[29:28];	// @[lsu.scala:210:16]
        stq_20_bits_uop_mem_signed = _RANDOM_793[30];	// @[lsu.scala:210:16]
        stq_20_bits_uop_is_fence = _RANDOM_793[31];	// @[lsu.scala:210:16]
        stq_20_bits_uop_is_fencei = _RANDOM_794[0];	// @[lsu.scala:210:16]
        stq_20_bits_uop_is_amo = _RANDOM_794[1];	// @[lsu.scala:210:16]
        stq_20_bits_uop_uses_ldq = _RANDOM_794[2];	// @[lsu.scala:210:16]
        stq_20_bits_uop_uses_stq = _RANDOM_794[3];	// @[lsu.scala:210:16]
        stq_20_bits_uop_is_sys_pc2epc = _RANDOM_794[4];	// @[lsu.scala:210:16]
        stq_20_bits_uop_is_unique = _RANDOM_794[5];	// @[lsu.scala:210:16]
        stq_20_bits_uop_flush_on_commit = _RANDOM_794[6];	// @[lsu.scala:210:16]
        stq_20_bits_uop_ldst_is_rs1 = _RANDOM_794[7];	// @[lsu.scala:210:16]
        stq_20_bits_uop_ldst = _RANDOM_794[13:8];	// @[lsu.scala:210:16]
        stq_20_bits_uop_lrs1 = _RANDOM_794[19:14];	// @[lsu.scala:210:16]
        stq_20_bits_uop_lrs2 = _RANDOM_794[25:20];	// @[lsu.scala:210:16]
        stq_20_bits_uop_lrs3 = _RANDOM_794[31:26];	// @[lsu.scala:210:16]
        stq_20_bits_uop_ldst_val = _RANDOM_795[0];	// @[lsu.scala:210:16]
        stq_20_bits_uop_dst_rtype = _RANDOM_795[2:1];	// @[lsu.scala:210:16]
        stq_20_bits_uop_lrs1_rtype = _RANDOM_795[4:3];	// @[lsu.scala:210:16]
        stq_20_bits_uop_lrs2_rtype = _RANDOM_795[6:5];	// @[lsu.scala:210:16]
        stq_20_bits_uop_frs3_en = _RANDOM_795[7];	// @[lsu.scala:210:16]
        stq_20_bits_uop_fp_val = _RANDOM_795[8];	// @[lsu.scala:210:16]
        stq_20_bits_uop_fp_single = _RANDOM_795[9];	// @[lsu.scala:210:16]
        stq_20_bits_uop_xcpt_pf_if = _RANDOM_795[10];	// @[lsu.scala:210:16]
        stq_20_bits_uop_xcpt_ae_if = _RANDOM_795[11];	// @[lsu.scala:210:16]
        stq_20_bits_uop_xcpt_ma_if = _RANDOM_795[12];	// @[lsu.scala:210:16]
        stq_20_bits_uop_bp_debug_if = _RANDOM_795[13];	// @[lsu.scala:210:16]
        stq_20_bits_uop_bp_xcpt_if = _RANDOM_795[14];	// @[lsu.scala:210:16]
        stq_20_bits_uop_debug_fsrc = _RANDOM_795[16:15];	// @[lsu.scala:210:16]
        stq_20_bits_uop_debug_tsrc = _RANDOM_795[18:17];	// @[lsu.scala:210:16]
        stq_20_bits_addr_valid = _RANDOM_795[19];	// @[lsu.scala:210:16]
        stq_20_bits_addr_bits = {_RANDOM_795[31:20], _RANDOM_796[27:0]};	// @[lsu.scala:210:16]
        stq_20_bits_addr_is_virtual = _RANDOM_796[28];	// @[lsu.scala:210:16]
        stq_20_bits_data_valid = _RANDOM_796[29];	// @[lsu.scala:210:16]
        stq_20_bits_data_bits = {_RANDOM_796[31:30], _RANDOM_797, _RANDOM_798[29:0]};	// @[lsu.scala:210:16]
        stq_20_bits_committed = _RANDOM_798[30];	// @[lsu.scala:210:16]
        stq_20_bits_succeeded = _RANDOM_798[31];	// @[lsu.scala:210:16]
        stq_21_valid = _RANDOM_801[0];	// @[lsu.scala:210:16]
        stq_21_bits_uop_uopc = _RANDOM_801[7:1];	// @[lsu.scala:210:16]
        stq_21_bits_uop_inst = {_RANDOM_801[31:8], _RANDOM_802[7:0]};	// @[lsu.scala:210:16]
        stq_21_bits_uop_debug_inst = {_RANDOM_802[31:8], _RANDOM_803[7:0]};	// @[lsu.scala:210:16]
        stq_21_bits_uop_is_rvc = _RANDOM_803[8];	// @[lsu.scala:210:16]
        stq_21_bits_uop_debug_pc = {_RANDOM_803[31:9], _RANDOM_804[16:0]};	// @[lsu.scala:210:16]
        stq_21_bits_uop_iq_type = _RANDOM_804[19:17];	// @[lsu.scala:210:16]
        stq_21_bits_uop_fu_code = _RANDOM_804[29:20];	// @[lsu.scala:210:16]
        stq_21_bits_uop_ctrl_br_type = {_RANDOM_804[31:30], _RANDOM_805[1:0]};	// @[lsu.scala:210:16]
        stq_21_bits_uop_ctrl_op1_sel = _RANDOM_805[3:2];	// @[lsu.scala:210:16]
        stq_21_bits_uop_ctrl_op2_sel = _RANDOM_805[6:4];	// @[lsu.scala:210:16]
        stq_21_bits_uop_ctrl_imm_sel = _RANDOM_805[9:7];	// @[lsu.scala:210:16]
        stq_21_bits_uop_ctrl_op_fcn = _RANDOM_805[13:10];	// @[lsu.scala:210:16]
        stq_21_bits_uop_ctrl_fcn_dw = _RANDOM_805[14];	// @[lsu.scala:210:16]
        stq_21_bits_uop_ctrl_csr_cmd = _RANDOM_805[17:15];	// @[lsu.scala:210:16]
        stq_21_bits_uop_ctrl_is_load = _RANDOM_805[18];	// @[lsu.scala:210:16]
        stq_21_bits_uop_ctrl_is_sta = _RANDOM_805[19];	// @[lsu.scala:210:16]
        stq_21_bits_uop_ctrl_is_std = _RANDOM_805[20];	// @[lsu.scala:210:16]
        stq_21_bits_uop_iw_state = _RANDOM_805[22:21];	// @[lsu.scala:210:16]
        stq_21_bits_uop_iw_p1_poisoned = _RANDOM_805[23];	// @[lsu.scala:210:16]
        stq_21_bits_uop_iw_p2_poisoned = _RANDOM_805[24];	// @[lsu.scala:210:16]
        stq_21_bits_uop_is_br = _RANDOM_805[25];	// @[lsu.scala:210:16]
        stq_21_bits_uop_is_jalr = _RANDOM_805[26];	// @[lsu.scala:210:16]
        stq_21_bits_uop_is_jal = _RANDOM_805[27];	// @[lsu.scala:210:16]
        stq_21_bits_uop_is_sfb = _RANDOM_805[28];	// @[lsu.scala:210:16]
        stq_21_bits_uop_br_mask = {_RANDOM_805[31:29], _RANDOM_806[12:0]};	// @[lsu.scala:210:16]
        stq_21_bits_uop_br_tag = _RANDOM_806[16:13];	// @[lsu.scala:210:16]
        stq_21_bits_uop_ftq_idx = _RANDOM_806[21:17];	// @[lsu.scala:210:16]
        stq_21_bits_uop_edge_inst = _RANDOM_806[22];	// @[lsu.scala:210:16]
        stq_21_bits_uop_pc_lob = _RANDOM_806[28:23];	// @[lsu.scala:210:16]
        stq_21_bits_uop_taken = _RANDOM_806[29];	// @[lsu.scala:210:16]
        stq_21_bits_uop_imm_packed = {_RANDOM_806[31:30], _RANDOM_807[17:0]};	// @[lsu.scala:210:16]
        stq_21_bits_uop_csr_addr = _RANDOM_807[29:18];	// @[lsu.scala:210:16]
        stq_21_bits_uop_rob_idx = {_RANDOM_807[31:30], _RANDOM_808[4:0]};	// @[lsu.scala:210:16]
        stq_21_bits_uop_ldq_idx = _RANDOM_808[9:5];	// @[lsu.scala:210:16]
        stq_21_bits_uop_stq_idx = _RANDOM_808[14:10];	// @[lsu.scala:210:16]
        stq_21_bits_uop_rxq_idx = _RANDOM_808[16:15];	// @[lsu.scala:210:16]
        stq_21_bits_uop_pdst = _RANDOM_808[23:17];	// @[lsu.scala:210:16]
        stq_21_bits_uop_prs1 = _RANDOM_808[30:24];	// @[lsu.scala:210:16]
        stq_21_bits_uop_prs2 = {_RANDOM_808[31], _RANDOM_809[5:0]};	// @[lsu.scala:210:16]
        stq_21_bits_uop_prs3 = _RANDOM_809[12:6];	// @[lsu.scala:210:16]
        stq_21_bits_uop_ppred = _RANDOM_809[17:13];	// @[lsu.scala:210:16]
        stq_21_bits_uop_prs1_busy = _RANDOM_809[18];	// @[lsu.scala:210:16]
        stq_21_bits_uop_prs2_busy = _RANDOM_809[19];	// @[lsu.scala:210:16]
        stq_21_bits_uop_prs3_busy = _RANDOM_809[20];	// @[lsu.scala:210:16]
        stq_21_bits_uop_ppred_busy = _RANDOM_809[21];	// @[lsu.scala:210:16]
        stq_21_bits_uop_stale_pdst = _RANDOM_809[28:22];	// @[lsu.scala:210:16]
        stq_21_bits_uop_exception = _RANDOM_809[29];	// @[lsu.scala:210:16]
        stq_21_bits_uop_exc_cause = {_RANDOM_809[31:30], _RANDOM_810, _RANDOM_811[29:0]};	// @[lsu.scala:210:16]
        stq_21_bits_uop_bypassable = _RANDOM_811[30];	// @[lsu.scala:210:16]
        stq_21_bits_uop_mem_cmd = {_RANDOM_811[31], _RANDOM_812[3:0]};	// @[lsu.scala:210:16]
        stq_21_bits_uop_mem_size = _RANDOM_812[5:4];	// @[lsu.scala:210:16]
        stq_21_bits_uop_mem_signed = _RANDOM_812[6];	// @[lsu.scala:210:16]
        stq_21_bits_uop_is_fence = _RANDOM_812[7];	// @[lsu.scala:210:16]
        stq_21_bits_uop_is_fencei = _RANDOM_812[8];	// @[lsu.scala:210:16]
        stq_21_bits_uop_is_amo = _RANDOM_812[9];	// @[lsu.scala:210:16]
        stq_21_bits_uop_uses_ldq = _RANDOM_812[10];	// @[lsu.scala:210:16]
        stq_21_bits_uop_uses_stq = _RANDOM_812[11];	// @[lsu.scala:210:16]
        stq_21_bits_uop_is_sys_pc2epc = _RANDOM_812[12];	// @[lsu.scala:210:16]
        stq_21_bits_uop_is_unique = _RANDOM_812[13];	// @[lsu.scala:210:16]
        stq_21_bits_uop_flush_on_commit = _RANDOM_812[14];	// @[lsu.scala:210:16]
        stq_21_bits_uop_ldst_is_rs1 = _RANDOM_812[15];	// @[lsu.scala:210:16]
        stq_21_bits_uop_ldst = _RANDOM_812[21:16];	// @[lsu.scala:210:16]
        stq_21_bits_uop_lrs1 = _RANDOM_812[27:22];	// @[lsu.scala:210:16]
        stq_21_bits_uop_lrs2 = {_RANDOM_812[31:28], _RANDOM_813[1:0]};	// @[lsu.scala:210:16]
        stq_21_bits_uop_lrs3 = _RANDOM_813[7:2];	// @[lsu.scala:210:16]
        stq_21_bits_uop_ldst_val = _RANDOM_813[8];	// @[lsu.scala:210:16]
        stq_21_bits_uop_dst_rtype = _RANDOM_813[10:9];	// @[lsu.scala:210:16]
        stq_21_bits_uop_lrs1_rtype = _RANDOM_813[12:11];	// @[lsu.scala:210:16]
        stq_21_bits_uop_lrs2_rtype = _RANDOM_813[14:13];	// @[lsu.scala:210:16]
        stq_21_bits_uop_frs3_en = _RANDOM_813[15];	// @[lsu.scala:210:16]
        stq_21_bits_uop_fp_val = _RANDOM_813[16];	// @[lsu.scala:210:16]
        stq_21_bits_uop_fp_single = _RANDOM_813[17];	// @[lsu.scala:210:16]
        stq_21_bits_uop_xcpt_pf_if = _RANDOM_813[18];	// @[lsu.scala:210:16]
        stq_21_bits_uop_xcpt_ae_if = _RANDOM_813[19];	// @[lsu.scala:210:16]
        stq_21_bits_uop_xcpt_ma_if = _RANDOM_813[20];	// @[lsu.scala:210:16]
        stq_21_bits_uop_bp_debug_if = _RANDOM_813[21];	// @[lsu.scala:210:16]
        stq_21_bits_uop_bp_xcpt_if = _RANDOM_813[22];	// @[lsu.scala:210:16]
        stq_21_bits_uop_debug_fsrc = _RANDOM_813[24:23];	// @[lsu.scala:210:16]
        stq_21_bits_uop_debug_tsrc = _RANDOM_813[26:25];	// @[lsu.scala:210:16]
        stq_21_bits_addr_valid = _RANDOM_813[27];	// @[lsu.scala:210:16]
        stq_21_bits_addr_bits = {_RANDOM_813[31:28], _RANDOM_814, _RANDOM_815[3:0]};	// @[lsu.scala:210:16]
        stq_21_bits_addr_is_virtual = _RANDOM_815[4];	// @[lsu.scala:210:16]
        stq_21_bits_data_valid = _RANDOM_815[5];	// @[lsu.scala:210:16]
        stq_21_bits_data_bits = {_RANDOM_815[31:6], _RANDOM_816, _RANDOM_817[5:0]};	// @[lsu.scala:210:16]
        stq_21_bits_committed = _RANDOM_817[6];	// @[lsu.scala:210:16]
        stq_21_bits_succeeded = _RANDOM_817[7];	// @[lsu.scala:210:16]
        stq_22_valid = _RANDOM_819[8];	// @[lsu.scala:210:16]
        stq_22_bits_uop_uopc = _RANDOM_819[15:9];	// @[lsu.scala:210:16]
        stq_22_bits_uop_inst = {_RANDOM_819[31:16], _RANDOM_820[15:0]};	// @[lsu.scala:210:16]
        stq_22_bits_uop_debug_inst = {_RANDOM_820[31:16], _RANDOM_821[15:0]};	// @[lsu.scala:210:16]
        stq_22_bits_uop_is_rvc = _RANDOM_821[16];	// @[lsu.scala:210:16]
        stq_22_bits_uop_debug_pc = {_RANDOM_821[31:17], _RANDOM_822[24:0]};	// @[lsu.scala:210:16]
        stq_22_bits_uop_iq_type = _RANDOM_822[27:25];	// @[lsu.scala:210:16]
        stq_22_bits_uop_fu_code = {_RANDOM_822[31:28], _RANDOM_823[5:0]};	// @[lsu.scala:210:16]
        stq_22_bits_uop_ctrl_br_type = _RANDOM_823[9:6];	// @[lsu.scala:210:16]
        stq_22_bits_uop_ctrl_op1_sel = _RANDOM_823[11:10];	// @[lsu.scala:210:16]
        stq_22_bits_uop_ctrl_op2_sel = _RANDOM_823[14:12];	// @[lsu.scala:210:16]
        stq_22_bits_uop_ctrl_imm_sel = _RANDOM_823[17:15];	// @[lsu.scala:210:16]
        stq_22_bits_uop_ctrl_op_fcn = _RANDOM_823[21:18];	// @[lsu.scala:210:16]
        stq_22_bits_uop_ctrl_fcn_dw = _RANDOM_823[22];	// @[lsu.scala:210:16]
        stq_22_bits_uop_ctrl_csr_cmd = _RANDOM_823[25:23];	// @[lsu.scala:210:16]
        stq_22_bits_uop_ctrl_is_load = _RANDOM_823[26];	// @[lsu.scala:210:16]
        stq_22_bits_uop_ctrl_is_sta = _RANDOM_823[27];	// @[lsu.scala:210:16]
        stq_22_bits_uop_ctrl_is_std = _RANDOM_823[28];	// @[lsu.scala:210:16]
        stq_22_bits_uop_iw_state = _RANDOM_823[30:29];	// @[lsu.scala:210:16]
        stq_22_bits_uop_iw_p1_poisoned = _RANDOM_823[31];	// @[lsu.scala:210:16]
        stq_22_bits_uop_iw_p2_poisoned = _RANDOM_824[0];	// @[lsu.scala:210:16]
        stq_22_bits_uop_is_br = _RANDOM_824[1];	// @[lsu.scala:210:16]
        stq_22_bits_uop_is_jalr = _RANDOM_824[2];	// @[lsu.scala:210:16]
        stq_22_bits_uop_is_jal = _RANDOM_824[3];	// @[lsu.scala:210:16]
        stq_22_bits_uop_is_sfb = _RANDOM_824[4];	// @[lsu.scala:210:16]
        stq_22_bits_uop_br_mask = _RANDOM_824[20:5];	// @[lsu.scala:210:16]
        stq_22_bits_uop_br_tag = _RANDOM_824[24:21];	// @[lsu.scala:210:16]
        stq_22_bits_uop_ftq_idx = _RANDOM_824[29:25];	// @[lsu.scala:210:16]
        stq_22_bits_uop_edge_inst = _RANDOM_824[30];	// @[lsu.scala:210:16]
        stq_22_bits_uop_pc_lob = {_RANDOM_824[31], _RANDOM_825[4:0]};	// @[lsu.scala:210:16]
        stq_22_bits_uop_taken = _RANDOM_825[5];	// @[lsu.scala:210:16]
        stq_22_bits_uop_imm_packed = _RANDOM_825[25:6];	// @[lsu.scala:210:16]
        stq_22_bits_uop_csr_addr = {_RANDOM_825[31:26], _RANDOM_826[5:0]};	// @[lsu.scala:210:16]
        stq_22_bits_uop_rob_idx = _RANDOM_826[12:6];	// @[lsu.scala:210:16]
        stq_22_bits_uop_ldq_idx = _RANDOM_826[17:13];	// @[lsu.scala:210:16]
        stq_22_bits_uop_stq_idx = _RANDOM_826[22:18];	// @[lsu.scala:210:16]
        stq_22_bits_uop_rxq_idx = _RANDOM_826[24:23];	// @[lsu.scala:210:16]
        stq_22_bits_uop_pdst = _RANDOM_826[31:25];	// @[lsu.scala:210:16]
        stq_22_bits_uop_prs1 = _RANDOM_827[6:0];	// @[lsu.scala:210:16]
        stq_22_bits_uop_prs2 = _RANDOM_827[13:7];	// @[lsu.scala:210:16]
        stq_22_bits_uop_prs3 = _RANDOM_827[20:14];	// @[lsu.scala:210:16]
        stq_22_bits_uop_ppred = _RANDOM_827[25:21];	// @[lsu.scala:210:16]
        stq_22_bits_uop_prs1_busy = _RANDOM_827[26];	// @[lsu.scala:210:16]
        stq_22_bits_uop_prs2_busy = _RANDOM_827[27];	// @[lsu.scala:210:16]
        stq_22_bits_uop_prs3_busy = _RANDOM_827[28];	// @[lsu.scala:210:16]
        stq_22_bits_uop_ppred_busy = _RANDOM_827[29];	// @[lsu.scala:210:16]
        stq_22_bits_uop_stale_pdst = {_RANDOM_827[31:30], _RANDOM_828[4:0]};	// @[lsu.scala:210:16]
        stq_22_bits_uop_exception = _RANDOM_828[5];	// @[lsu.scala:210:16]
        stq_22_bits_uop_exc_cause = {_RANDOM_828[31:6], _RANDOM_829, _RANDOM_830[5:0]};	// @[lsu.scala:210:16]
        stq_22_bits_uop_bypassable = _RANDOM_830[6];	// @[lsu.scala:210:16]
        stq_22_bits_uop_mem_cmd = _RANDOM_830[11:7];	// @[lsu.scala:210:16]
        stq_22_bits_uop_mem_size = _RANDOM_830[13:12];	// @[lsu.scala:210:16]
        stq_22_bits_uop_mem_signed = _RANDOM_830[14];	// @[lsu.scala:210:16]
        stq_22_bits_uop_is_fence = _RANDOM_830[15];	// @[lsu.scala:210:16]
        stq_22_bits_uop_is_fencei = _RANDOM_830[16];	// @[lsu.scala:210:16]
        stq_22_bits_uop_is_amo = _RANDOM_830[17];	// @[lsu.scala:210:16]
        stq_22_bits_uop_uses_ldq = _RANDOM_830[18];	// @[lsu.scala:210:16]
        stq_22_bits_uop_uses_stq = _RANDOM_830[19];	// @[lsu.scala:210:16]
        stq_22_bits_uop_is_sys_pc2epc = _RANDOM_830[20];	// @[lsu.scala:210:16]
        stq_22_bits_uop_is_unique = _RANDOM_830[21];	// @[lsu.scala:210:16]
        stq_22_bits_uop_flush_on_commit = _RANDOM_830[22];	// @[lsu.scala:210:16]
        stq_22_bits_uop_ldst_is_rs1 = _RANDOM_830[23];	// @[lsu.scala:210:16]
        stq_22_bits_uop_ldst = _RANDOM_830[29:24];	// @[lsu.scala:210:16]
        stq_22_bits_uop_lrs1 = {_RANDOM_830[31:30], _RANDOM_831[3:0]};	// @[lsu.scala:210:16]
        stq_22_bits_uop_lrs2 = _RANDOM_831[9:4];	// @[lsu.scala:210:16]
        stq_22_bits_uop_lrs3 = _RANDOM_831[15:10];	// @[lsu.scala:210:16]
        stq_22_bits_uop_ldst_val = _RANDOM_831[16];	// @[lsu.scala:210:16]
        stq_22_bits_uop_dst_rtype = _RANDOM_831[18:17];	// @[lsu.scala:210:16]
        stq_22_bits_uop_lrs1_rtype = _RANDOM_831[20:19];	// @[lsu.scala:210:16]
        stq_22_bits_uop_lrs2_rtype = _RANDOM_831[22:21];	// @[lsu.scala:210:16]
        stq_22_bits_uop_frs3_en = _RANDOM_831[23];	// @[lsu.scala:210:16]
        stq_22_bits_uop_fp_val = _RANDOM_831[24];	// @[lsu.scala:210:16]
        stq_22_bits_uop_fp_single = _RANDOM_831[25];	// @[lsu.scala:210:16]
        stq_22_bits_uop_xcpt_pf_if = _RANDOM_831[26];	// @[lsu.scala:210:16]
        stq_22_bits_uop_xcpt_ae_if = _RANDOM_831[27];	// @[lsu.scala:210:16]
        stq_22_bits_uop_xcpt_ma_if = _RANDOM_831[28];	// @[lsu.scala:210:16]
        stq_22_bits_uop_bp_debug_if = _RANDOM_831[29];	// @[lsu.scala:210:16]
        stq_22_bits_uop_bp_xcpt_if = _RANDOM_831[30];	// @[lsu.scala:210:16]
        stq_22_bits_uop_debug_fsrc = {_RANDOM_831[31], _RANDOM_832[0]};	// @[lsu.scala:210:16]
        stq_22_bits_uop_debug_tsrc = _RANDOM_832[2:1];	// @[lsu.scala:210:16]
        stq_22_bits_addr_valid = _RANDOM_832[3];	// @[lsu.scala:210:16]
        stq_22_bits_addr_bits = {_RANDOM_832[31:4], _RANDOM_833[11:0]};	// @[lsu.scala:210:16]
        stq_22_bits_addr_is_virtual = _RANDOM_833[12];	// @[lsu.scala:210:16]
        stq_22_bits_data_valid = _RANDOM_833[13];	// @[lsu.scala:210:16]
        stq_22_bits_data_bits = {_RANDOM_833[31:14], _RANDOM_834, _RANDOM_835[13:0]};	// @[lsu.scala:210:16]
        stq_22_bits_committed = _RANDOM_835[14];	// @[lsu.scala:210:16]
        stq_22_bits_succeeded = _RANDOM_835[15];	// @[lsu.scala:210:16]
        stq_23_valid = _RANDOM_837[16];	// @[lsu.scala:210:16]
        stq_23_bits_uop_uopc = _RANDOM_837[23:17];	// @[lsu.scala:210:16]
        stq_23_bits_uop_inst = {_RANDOM_837[31:24], _RANDOM_838[23:0]};	// @[lsu.scala:210:16]
        stq_23_bits_uop_debug_inst = {_RANDOM_838[31:24], _RANDOM_839[23:0]};	// @[lsu.scala:210:16]
        stq_23_bits_uop_is_rvc = _RANDOM_839[24];	// @[lsu.scala:210:16]
        stq_23_bits_uop_debug_pc = {_RANDOM_839[31:25], _RANDOM_840, _RANDOM_841[0]};	// @[lsu.scala:210:16]
        stq_23_bits_uop_iq_type = _RANDOM_841[3:1];	// @[lsu.scala:210:16]
        stq_23_bits_uop_fu_code = _RANDOM_841[13:4];	// @[lsu.scala:210:16]
        stq_23_bits_uop_ctrl_br_type = _RANDOM_841[17:14];	// @[lsu.scala:210:16]
        stq_23_bits_uop_ctrl_op1_sel = _RANDOM_841[19:18];	// @[lsu.scala:210:16]
        stq_23_bits_uop_ctrl_op2_sel = _RANDOM_841[22:20];	// @[lsu.scala:210:16]
        stq_23_bits_uop_ctrl_imm_sel = _RANDOM_841[25:23];	// @[lsu.scala:210:16]
        stq_23_bits_uop_ctrl_op_fcn = _RANDOM_841[29:26];	// @[lsu.scala:210:16]
        stq_23_bits_uop_ctrl_fcn_dw = _RANDOM_841[30];	// @[lsu.scala:210:16]
        stq_23_bits_uop_ctrl_csr_cmd = {_RANDOM_841[31], _RANDOM_842[1:0]};	// @[lsu.scala:210:16]
        stq_23_bits_uop_ctrl_is_load = _RANDOM_842[2];	// @[lsu.scala:210:16]
        stq_23_bits_uop_ctrl_is_sta = _RANDOM_842[3];	// @[lsu.scala:210:16]
        stq_23_bits_uop_ctrl_is_std = _RANDOM_842[4];	// @[lsu.scala:210:16]
        stq_23_bits_uop_iw_state = _RANDOM_842[6:5];	// @[lsu.scala:210:16]
        stq_23_bits_uop_iw_p1_poisoned = _RANDOM_842[7];	// @[lsu.scala:210:16]
        stq_23_bits_uop_iw_p2_poisoned = _RANDOM_842[8];	// @[lsu.scala:210:16]
        stq_23_bits_uop_is_br = _RANDOM_842[9];	// @[lsu.scala:210:16]
        stq_23_bits_uop_is_jalr = _RANDOM_842[10];	// @[lsu.scala:210:16]
        stq_23_bits_uop_is_jal = _RANDOM_842[11];	// @[lsu.scala:210:16]
        stq_23_bits_uop_is_sfb = _RANDOM_842[12];	// @[lsu.scala:210:16]
        stq_23_bits_uop_br_mask = _RANDOM_842[28:13];	// @[lsu.scala:210:16]
        stq_23_bits_uop_br_tag = {_RANDOM_842[31:29], _RANDOM_843[0]};	// @[lsu.scala:210:16]
        stq_23_bits_uop_ftq_idx = _RANDOM_843[5:1];	// @[lsu.scala:210:16]
        stq_23_bits_uop_edge_inst = _RANDOM_843[6];	// @[lsu.scala:210:16]
        stq_23_bits_uop_pc_lob = _RANDOM_843[12:7];	// @[lsu.scala:210:16]
        stq_23_bits_uop_taken = _RANDOM_843[13];	// @[lsu.scala:210:16]
        stq_23_bits_uop_imm_packed = {_RANDOM_843[31:14], _RANDOM_844[1:0]};	// @[lsu.scala:210:16]
        stq_23_bits_uop_csr_addr = _RANDOM_844[13:2];	// @[lsu.scala:210:16]
        stq_23_bits_uop_rob_idx = _RANDOM_844[20:14];	// @[lsu.scala:210:16]
        stq_23_bits_uop_ldq_idx = _RANDOM_844[25:21];	// @[lsu.scala:210:16]
        stq_23_bits_uop_stq_idx = _RANDOM_844[30:26];	// @[lsu.scala:210:16]
        stq_23_bits_uop_rxq_idx = {_RANDOM_844[31], _RANDOM_845[0]};	// @[lsu.scala:210:16]
        stq_23_bits_uop_pdst = _RANDOM_845[7:1];	// @[lsu.scala:210:16]
        stq_23_bits_uop_prs1 = _RANDOM_845[14:8];	// @[lsu.scala:210:16]
        stq_23_bits_uop_prs2 = _RANDOM_845[21:15];	// @[lsu.scala:210:16]
        stq_23_bits_uop_prs3 = _RANDOM_845[28:22];	// @[lsu.scala:210:16]
        stq_23_bits_uop_ppred = {_RANDOM_845[31:29], _RANDOM_846[1:0]};	// @[lsu.scala:210:16]
        stq_23_bits_uop_prs1_busy = _RANDOM_846[2];	// @[lsu.scala:210:16]
        stq_23_bits_uop_prs2_busy = _RANDOM_846[3];	// @[lsu.scala:210:16]
        stq_23_bits_uop_prs3_busy = _RANDOM_846[4];	// @[lsu.scala:210:16]
        stq_23_bits_uop_ppred_busy = _RANDOM_846[5];	// @[lsu.scala:210:16]
        stq_23_bits_uop_stale_pdst = _RANDOM_846[12:6];	// @[lsu.scala:210:16]
        stq_23_bits_uop_exception = _RANDOM_846[13];	// @[lsu.scala:210:16]
        stq_23_bits_uop_exc_cause = {_RANDOM_846[31:14], _RANDOM_847, _RANDOM_848[13:0]};	// @[lsu.scala:210:16]
        stq_23_bits_uop_bypassable = _RANDOM_848[14];	// @[lsu.scala:210:16]
        stq_23_bits_uop_mem_cmd = _RANDOM_848[19:15];	// @[lsu.scala:210:16]
        stq_23_bits_uop_mem_size = _RANDOM_848[21:20];	// @[lsu.scala:210:16]
        stq_23_bits_uop_mem_signed = _RANDOM_848[22];	// @[lsu.scala:210:16]
        stq_23_bits_uop_is_fence = _RANDOM_848[23];	// @[lsu.scala:210:16]
        stq_23_bits_uop_is_fencei = _RANDOM_848[24];	// @[lsu.scala:210:16]
        stq_23_bits_uop_is_amo = _RANDOM_848[25];	// @[lsu.scala:210:16]
        stq_23_bits_uop_uses_ldq = _RANDOM_848[26];	// @[lsu.scala:210:16]
        stq_23_bits_uop_uses_stq = _RANDOM_848[27];	// @[lsu.scala:210:16]
        stq_23_bits_uop_is_sys_pc2epc = _RANDOM_848[28];	// @[lsu.scala:210:16]
        stq_23_bits_uop_is_unique = _RANDOM_848[29];	// @[lsu.scala:210:16]
        stq_23_bits_uop_flush_on_commit = _RANDOM_848[30];	// @[lsu.scala:210:16]
        stq_23_bits_uop_ldst_is_rs1 = _RANDOM_848[31];	// @[lsu.scala:210:16]
        stq_23_bits_uop_ldst = _RANDOM_849[5:0];	// @[lsu.scala:210:16]
        stq_23_bits_uop_lrs1 = _RANDOM_849[11:6];	// @[lsu.scala:210:16]
        stq_23_bits_uop_lrs2 = _RANDOM_849[17:12];	// @[lsu.scala:210:16]
        stq_23_bits_uop_lrs3 = _RANDOM_849[23:18];	// @[lsu.scala:210:16]
        stq_23_bits_uop_ldst_val = _RANDOM_849[24];	// @[lsu.scala:210:16]
        stq_23_bits_uop_dst_rtype = _RANDOM_849[26:25];	// @[lsu.scala:210:16]
        stq_23_bits_uop_lrs1_rtype = _RANDOM_849[28:27];	// @[lsu.scala:210:16]
        stq_23_bits_uop_lrs2_rtype = _RANDOM_849[30:29];	// @[lsu.scala:210:16]
        stq_23_bits_uop_frs3_en = _RANDOM_849[31];	// @[lsu.scala:210:16]
        stq_23_bits_uop_fp_val = _RANDOM_850[0];	// @[lsu.scala:210:16]
        stq_23_bits_uop_fp_single = _RANDOM_850[1];	// @[lsu.scala:210:16]
        stq_23_bits_uop_xcpt_pf_if = _RANDOM_850[2];	// @[lsu.scala:210:16]
        stq_23_bits_uop_xcpt_ae_if = _RANDOM_850[3];	// @[lsu.scala:210:16]
        stq_23_bits_uop_xcpt_ma_if = _RANDOM_850[4];	// @[lsu.scala:210:16]
        stq_23_bits_uop_bp_debug_if = _RANDOM_850[5];	// @[lsu.scala:210:16]
        stq_23_bits_uop_bp_xcpt_if = _RANDOM_850[6];	// @[lsu.scala:210:16]
        stq_23_bits_uop_debug_fsrc = _RANDOM_850[8:7];	// @[lsu.scala:210:16]
        stq_23_bits_uop_debug_tsrc = _RANDOM_850[10:9];	// @[lsu.scala:210:16]
        stq_23_bits_addr_valid = _RANDOM_850[11];	// @[lsu.scala:210:16]
        stq_23_bits_addr_bits = {_RANDOM_850[31:12], _RANDOM_851[19:0]};	// @[lsu.scala:210:16]
        stq_23_bits_addr_is_virtual = _RANDOM_851[20];	// @[lsu.scala:210:16]
        stq_23_bits_data_valid = _RANDOM_851[21];	// @[lsu.scala:210:16]
        stq_23_bits_data_bits = {_RANDOM_851[31:22], _RANDOM_852, _RANDOM_853[21:0]};	// @[lsu.scala:210:16]
        stq_23_bits_committed = _RANDOM_853[22];	// @[lsu.scala:210:16]
        stq_23_bits_succeeded = _RANDOM_853[23];	// @[lsu.scala:210:16]
        ldq_head = _RANDOM_855[28:24];	// @[lsu.scala:214:29]
        ldq_tail = {_RANDOM_855[31:29], _RANDOM_856[1:0]};	// @[lsu.scala:214:29, :215:29]
        stq_head = _RANDOM_856[6:2];	// @[lsu.scala:215:29, :216:29]
        stq_tail = _RANDOM_856[11:7];	// @[lsu.scala:215:29, :217:29]
        stq_commit_head = _RANDOM_856[16:12];	// @[lsu.scala:215:29, :218:29]
        stq_execute_head = _RANDOM_856[21:17];	// @[lsu.scala:215:29, :219:29]
        hella_state = _RANDOM_856[24:22];	// @[lsu.scala:215:29, :241:38]
        hella_req_addr = {_RANDOM_856[31:25], _RANDOM_857, _RANDOM_858[0]};	// @[lsu.scala:215:29, :242:34]
        hella_req_cmd = _RANDOM_858[12:8];	// @[lsu.scala:242:34]
        hella_req_size = _RANDOM_858[14:13];	// @[lsu.scala:242:34]
        hella_req_signed = _RANDOM_858[15];	// @[lsu.scala:242:34]
        hella_req_phys = _RANDOM_858[19];	// @[lsu.scala:242:34]
        hella_data_data = {_RANDOM_860[31:30], _RANDOM_861, _RANDOM_862[29:0]};	// @[lsu.scala:243:34]
        hella_paddr = {_RANDOM_863[31:6], _RANDOM_864[5:0]};	// @[lsu.scala:244:34]
        hella_xcpt_ma_ld = _RANDOM_864[6];	// @[lsu.scala:244:34, :245:34]
        hella_xcpt_ma_st = _RANDOM_864[7];	// @[lsu.scala:244:34, :245:34]
        hella_xcpt_pf_ld = _RANDOM_864[8];	// @[lsu.scala:244:34, :245:34]
        hella_xcpt_pf_st = _RANDOM_864[9];	// @[lsu.scala:244:34, :245:34]
        hella_xcpt_gf_ld = _RANDOM_864[10];	// @[lsu.scala:244:34, :245:34]
        hella_xcpt_gf_st = _RANDOM_864[11];	// @[lsu.scala:244:34, :245:34]
        hella_xcpt_ae_ld = _RANDOM_864[12];	// @[lsu.scala:244:34, :245:34]
        hella_xcpt_ae_st = _RANDOM_864[13];	// @[lsu.scala:244:34, :245:34]
        live_store_mask = {_RANDOM_864[31:14], _RANDOM_865[5:0]};	// @[lsu.scala:244:34, :259:32]
        p1_block_load_mask_0 = _RANDOM_865[6];	// @[lsu.scala:259:32, :398:35]
        p1_block_load_mask_1 = _RANDOM_865[7];	// @[lsu.scala:259:32, :398:35]
        p1_block_load_mask_2 = _RANDOM_865[8];	// @[lsu.scala:259:32, :398:35]
        p1_block_load_mask_3 = _RANDOM_865[9];	// @[lsu.scala:259:32, :398:35]
        p1_block_load_mask_4 = _RANDOM_865[10];	// @[lsu.scala:259:32, :398:35]
        p1_block_load_mask_5 = _RANDOM_865[11];	// @[lsu.scala:259:32, :398:35]
        p1_block_load_mask_6 = _RANDOM_865[12];	// @[lsu.scala:259:32, :398:35]
        p1_block_load_mask_7 = _RANDOM_865[13];	// @[lsu.scala:259:32, :398:35]
        p1_block_load_mask_8 = _RANDOM_865[14];	// @[lsu.scala:259:32, :398:35]
        p1_block_load_mask_9 = _RANDOM_865[15];	// @[lsu.scala:259:32, :398:35]
        p1_block_load_mask_10 = _RANDOM_865[16];	// @[lsu.scala:259:32, :398:35]
        p1_block_load_mask_11 = _RANDOM_865[17];	// @[lsu.scala:259:32, :398:35]
        p1_block_load_mask_12 = _RANDOM_865[18];	// @[lsu.scala:259:32, :398:35]
        p1_block_load_mask_13 = _RANDOM_865[19];	// @[lsu.scala:259:32, :398:35]
        p1_block_load_mask_14 = _RANDOM_865[20];	// @[lsu.scala:259:32, :398:35]
        p1_block_load_mask_15 = _RANDOM_865[21];	// @[lsu.scala:259:32, :398:35]
        p1_block_load_mask_16 = _RANDOM_865[22];	// @[lsu.scala:259:32, :398:35]
        p1_block_load_mask_17 = _RANDOM_865[23];	// @[lsu.scala:259:32, :398:35]
        p1_block_load_mask_18 = _RANDOM_865[24];	// @[lsu.scala:259:32, :398:35]
        p1_block_load_mask_19 = _RANDOM_865[25];	// @[lsu.scala:259:32, :398:35]
        p1_block_load_mask_20 = _RANDOM_865[26];	// @[lsu.scala:259:32, :398:35]
        p1_block_load_mask_21 = _RANDOM_865[27];	// @[lsu.scala:259:32, :398:35]
        p1_block_load_mask_22 = _RANDOM_865[28];	// @[lsu.scala:259:32, :398:35]
        p1_block_load_mask_23 = _RANDOM_865[29];	// @[lsu.scala:259:32, :398:35]
        p2_block_load_mask_0 = _RANDOM_865[30];	// @[lsu.scala:259:32, :399:35]
        p2_block_load_mask_1 = _RANDOM_865[31];	// @[lsu.scala:259:32, :399:35]
        p2_block_load_mask_2 = _RANDOM_866[0];	// @[lsu.scala:399:35]
        p2_block_load_mask_3 = _RANDOM_866[1];	// @[lsu.scala:399:35]
        p2_block_load_mask_4 = _RANDOM_866[2];	// @[lsu.scala:399:35]
        p2_block_load_mask_5 = _RANDOM_866[3];	// @[lsu.scala:399:35]
        p2_block_load_mask_6 = _RANDOM_866[4];	// @[lsu.scala:399:35]
        p2_block_load_mask_7 = _RANDOM_866[5];	// @[lsu.scala:399:35]
        p2_block_load_mask_8 = _RANDOM_866[6];	// @[lsu.scala:399:35]
        p2_block_load_mask_9 = _RANDOM_866[7];	// @[lsu.scala:399:35]
        p2_block_load_mask_10 = _RANDOM_866[8];	// @[lsu.scala:399:35]
        p2_block_load_mask_11 = _RANDOM_866[9];	// @[lsu.scala:399:35]
        p2_block_load_mask_12 = _RANDOM_866[10];	// @[lsu.scala:399:35]
        p2_block_load_mask_13 = _RANDOM_866[11];	// @[lsu.scala:399:35]
        p2_block_load_mask_14 = _RANDOM_866[12];	// @[lsu.scala:399:35]
        p2_block_load_mask_15 = _RANDOM_866[13];	// @[lsu.scala:399:35]
        p2_block_load_mask_16 = _RANDOM_866[14];	// @[lsu.scala:399:35]
        p2_block_load_mask_17 = _RANDOM_866[15];	// @[lsu.scala:399:35]
        p2_block_load_mask_18 = _RANDOM_866[16];	// @[lsu.scala:399:35]
        p2_block_load_mask_19 = _RANDOM_866[17];	// @[lsu.scala:399:35]
        p2_block_load_mask_20 = _RANDOM_866[18];	// @[lsu.scala:399:35]
        p2_block_load_mask_21 = _RANDOM_866[19];	// @[lsu.scala:399:35]
        p2_block_load_mask_22 = _RANDOM_866[20];	// @[lsu.scala:399:35]
        p2_block_load_mask_23 = _RANDOM_866[21];	// @[lsu.scala:399:35]
        ldq_retry_idx = _RANDOM_866[27:23];	// @[lsu.scala:399:35, :415:30]
        stq_retry_idx = {_RANDOM_866[31:28], _RANDOM_867[0]};	// @[lsu.scala:399:35, :422:30]
        ldq_wakeup_idx = _RANDOM_867[5:1];	// @[lsu.scala:422:30, :430:31]
        can_fire_load_retry_REG = _RANDOM_867[6];	// @[lsu.scala:422:30, :470:40]
        can_fire_sta_retry_REG = _RANDOM_867[7];	// @[lsu.scala:422:30, :482:41]
        mem_xcpt_valids_0 = _RANDOM_867[8];	// @[lsu.scala:422:30, :669:32]
        mem_xcpt_uops_0_br_mask = _RANDOM_872[20:5];	// @[lsu.scala:673:32]
        mem_xcpt_uops_0_rob_idx = _RANDOM_874[12:6];	// @[lsu.scala:673:32]
        mem_xcpt_uops_0_ldq_idx = _RANDOM_874[17:13];	// @[lsu.scala:673:32]
        mem_xcpt_uops_0_stq_idx = _RANDOM_874[22:18];	// @[lsu.scala:673:32]
        mem_xcpt_uops_0_uses_ldq = _RANDOM_878[18];	// @[lsu.scala:673:32]
        mem_xcpt_uops_0_uses_stq = _RANDOM_878[19];	// @[lsu.scala:673:32]
        mem_xcpt_causes_0 = _RANDOM_880[6:3];	// @[lsu.scala:674:32]
        mem_xcpt_vaddrs_0 = {_RANDOM_880[31:7], _RANDOM_881[14:0]};	// @[lsu.scala:674:32, :681:32]
        REG = _RANDOM_881[15];	// @[lsu.scala:681:32, :720:21]
        fired_load_incoming_REG = _RANDOM_881[16];	// @[lsu.scala:681:32, :896:51]
        fired_stad_incoming_REG = _RANDOM_881[17];	// @[lsu.scala:681:32, :897:51]
        fired_sta_incoming_REG = _RANDOM_881[18];	// @[lsu.scala:681:32, :898:51]
        fired_std_incoming_REG = _RANDOM_881[19];	// @[lsu.scala:681:32, :899:51]
        fired_stdf_incoming = _RANDOM_881[20];	// @[lsu.scala:681:32, :900:37]
        fired_sfence_0 = _RANDOM_881[21];	// @[lsu.scala:681:32, :901:37]
        fired_release_0 = _RANDOM_881[22];	// @[lsu.scala:681:32, :902:37]
        fired_load_retry_REG = _RANDOM_881[23];	// @[lsu.scala:681:32, :903:51]
        fired_sta_retry_REG = _RANDOM_881[24];	// @[lsu.scala:681:32, :904:51]
        fired_load_wakeup_REG = _RANDOM_881[26];	// @[lsu.scala:681:32, :906:51]
        mem_incoming_uop_0_br_mask = {_RANDOM_886[31:25], _RANDOM_887[8:0]};	// @[lsu.scala:910:37]
        mem_incoming_uop_0_rob_idx = {_RANDOM_888[31:26], _RANDOM_889[0]};	// @[lsu.scala:910:37]
        mem_incoming_uop_0_ldq_idx = _RANDOM_889[5:1];	// @[lsu.scala:910:37]
        mem_incoming_uop_0_stq_idx = _RANDOM_889[10:6];	// @[lsu.scala:910:37]
        mem_incoming_uop_0_pdst = _RANDOM_889[19:13];	// @[lsu.scala:910:37]
        mem_incoming_uop_0_fp_val = _RANDOM_894[12];	// @[lsu.scala:910:37]
        mem_ldq_incoming_e_0_bits_uop_br_mask = {_RANDOM_899[31:20], _RANDOM_900[3:0]};	// @[lsu.scala:911:37]
        mem_ldq_incoming_e_0_bits_uop_stq_idx = _RANDOM_902[5:1];	// @[lsu.scala:911:37]
        mem_ldq_incoming_e_0_bits_uop_mem_size = _RANDOM_905[28:27];	// @[lsu.scala:911:37]
        mem_ldq_incoming_e_0_bits_st_dep_mask = _RANDOM_909[24:1];	// @[lsu.scala:911:37]
        mem_stq_incoming_e_0_valid = _RANDOM_912[4];	// @[lsu.scala:912:37]
        mem_stq_incoming_e_0_bits_uop_br_mask = _RANDOM_917[16:1];	// @[lsu.scala:912:37]
        mem_stq_incoming_e_0_bits_uop_rob_idx = _RANDOM_919[8:2];	// @[lsu.scala:912:37]
        mem_stq_incoming_e_0_bits_uop_stq_idx = _RANDOM_919[18:14];	// @[lsu.scala:912:37]
        mem_stq_incoming_e_0_bits_uop_mem_size = _RANDOM_923[9:8];	// @[lsu.scala:912:37]
        mem_stq_incoming_e_0_bits_uop_is_amo = _RANDOM_923[13];	// @[lsu.scala:912:37]
        mem_stq_incoming_e_0_bits_addr_valid = _RANDOM_924[31];	// @[lsu.scala:912:37]
        mem_stq_incoming_e_0_bits_addr_is_virtual = _RANDOM_926[8];	// @[lsu.scala:912:37]
        mem_stq_incoming_e_0_bits_data_valid = _RANDOM_926[9];	// @[lsu.scala:912:37]
        mem_ldq_wakeup_e_bits_uop_br_mask = _RANDOM_935[24:9];	// @[lsu.scala:913:37]
        mem_ldq_wakeup_e_bits_uop_stq_idx = _RANDOM_937[26:22];	// @[lsu.scala:913:37]
        mem_ldq_wakeup_e_bits_uop_mem_size = _RANDOM_941[17:16];	// @[lsu.scala:913:37]
        mem_ldq_wakeup_e_bits_st_dep_mask = {_RANDOM_944[31:22], _RANDOM_945[13:0]};	// @[lsu.scala:913:37]
        mem_ldq_retry_e_bits_uop_br_mask = {_RANDOM_952[31:22], _RANDOM_953[5:0]};	// @[lsu.scala:914:37]
        mem_ldq_retry_e_bits_uop_stq_idx = _RANDOM_955[7:3];	// @[lsu.scala:914:37]
        mem_ldq_retry_e_bits_uop_mem_size = _RANDOM_958[30:29];	// @[lsu.scala:914:37]
        mem_ldq_retry_e_bits_st_dep_mask = _RANDOM_962[26:3];	// @[lsu.scala:914:37]
        mem_stq_retry_e_valid = _RANDOM_965[6];	// @[lsu.scala:915:37]
        mem_stq_retry_e_bits_uop_br_mask = _RANDOM_970[18:3];	// @[lsu.scala:915:37]
        mem_stq_retry_e_bits_uop_rob_idx = _RANDOM_972[10:4];	// @[lsu.scala:915:37]
        mem_stq_retry_e_bits_uop_stq_idx = _RANDOM_972[20:16];	// @[lsu.scala:915:37]
        mem_stq_retry_e_bits_uop_mem_size = _RANDOM_976[11:10];	// @[lsu.scala:915:37]
        mem_stq_retry_e_bits_uop_is_amo = _RANDOM_976[15];	// @[lsu.scala:915:37]
        mem_stq_retry_e_bits_data_valid = _RANDOM_979[11];	// @[lsu.scala:915:37]
        mem_stdf_uop_br_mask = _RANDOM_988[25:10];	// @[lsu.scala:924:37]
        mem_stdf_uop_rob_idx = _RANDOM_990[17:11];	// @[lsu.scala:924:37]
        mem_stdf_uop_stq_idx = _RANDOM_990[27:23];	// @[lsu.scala:924:37]
        mem_tlb_miss_0 = _RANDOM_996[8];	// @[lsu.scala:927:41]
        mem_tlb_uncacheable_0 = _RANDOM_996[9];	// @[lsu.scala:927:41, :928:41]
        mem_paddr_0 = {_RANDOM_996[31:10], _RANDOM_997[17:0]};	// @[lsu.scala:927:41, :929:41]
        clr_bsy_valid_0 = _RANDOM_997[18];	// @[lsu.scala:929:41, :932:32]
        clr_bsy_rob_idx_0 = _RANDOM_997[25:19];	// @[lsu.scala:929:41, :933:28]
        clr_bsy_brmask_0 = {_RANDOM_997[31:26], _RANDOM_998[9:0]};	// @[lsu.scala:929:41, :934:28]
        io_core_clr_bsy_0_valid_REG = _RANDOM_998[10];	// @[lsu.scala:934:28, :981:62]
        io_core_clr_bsy_0_valid_REG_1 = _RANDOM_998[11];	// @[lsu.scala:934:28, :981:101]
        io_core_clr_bsy_0_valid_REG_2 = _RANDOM_998[12];	// @[lsu.scala:934:28, :981:93]
        stdf_clr_bsy_valid = _RANDOM_998[13];	// @[lsu.scala:934:28, :985:37]
        stdf_clr_bsy_rob_idx = _RANDOM_998[20:14];	// @[lsu.scala:934:28, :986:33]
        stdf_clr_bsy_brmask = {_RANDOM_998[31:21], _RANDOM_999[4:0]};	// @[lsu.scala:934:28, :987:33]
        io_core_clr_bsy_1_valid_REG = _RANDOM_999[5];	// @[lsu.scala:987:33, :1006:67]
        io_core_clr_bsy_1_valid_REG_1 = _RANDOM_999[6];	// @[lsu.scala:987:33, :1006:106]
        io_core_clr_bsy_1_valid_REG_2 = _RANDOM_999[7];	// @[lsu.scala:987:33, :1006:98]
        lcam_addr_REG = {_RANDOM_999[31:8], _RANDOM_1000[7:0]};	// @[lsu.scala:987:33, :1028:45]
        lcam_addr_REG_1 = {_RANDOM_1000[31:8], _RANDOM_1001[7:0]};	// @[lsu.scala:1028:45, :1029:67]
        lcam_ldq_idx_REG = _RANDOM_1001[12:8];	// @[lsu.scala:1029:67, :1039:58]
        lcam_ldq_idx_REG_1 = _RANDOM_1001[17:13];	// @[lsu.scala:1029:67, :1040:58]
        lcam_stq_idx_REG = _RANDOM_1001[22:18];	// @[lsu.scala:1029:67, :1044:58]
        s1_executing_loads_0 = _RANDOM_1001[23];	// @[lsu.scala:1029:67, :1058:35]
        s1_executing_loads_1 = _RANDOM_1001[24];	// @[lsu.scala:1029:67, :1058:35]
        s1_executing_loads_2 = _RANDOM_1001[25];	// @[lsu.scala:1029:67, :1058:35]
        s1_executing_loads_3 = _RANDOM_1001[26];	// @[lsu.scala:1029:67, :1058:35]
        s1_executing_loads_4 = _RANDOM_1001[27];	// @[lsu.scala:1029:67, :1058:35]
        s1_executing_loads_5 = _RANDOM_1001[28];	// @[lsu.scala:1029:67, :1058:35]
        s1_executing_loads_6 = _RANDOM_1001[29];	// @[lsu.scala:1029:67, :1058:35]
        s1_executing_loads_7 = _RANDOM_1001[30];	// @[lsu.scala:1029:67, :1058:35]
        s1_executing_loads_8 = _RANDOM_1001[31];	// @[lsu.scala:1029:67, :1058:35]
        s1_executing_loads_9 = _RANDOM_1002[0];	// @[lsu.scala:1058:35]
        s1_executing_loads_10 = _RANDOM_1002[1];	// @[lsu.scala:1058:35]
        s1_executing_loads_11 = _RANDOM_1002[2];	// @[lsu.scala:1058:35]
        s1_executing_loads_12 = _RANDOM_1002[3];	// @[lsu.scala:1058:35]
        s1_executing_loads_13 = _RANDOM_1002[4];	// @[lsu.scala:1058:35]
        s1_executing_loads_14 = _RANDOM_1002[5];	// @[lsu.scala:1058:35]
        s1_executing_loads_15 = _RANDOM_1002[6];	// @[lsu.scala:1058:35]
        s1_executing_loads_16 = _RANDOM_1002[7];	// @[lsu.scala:1058:35]
        s1_executing_loads_17 = _RANDOM_1002[8];	// @[lsu.scala:1058:35]
        s1_executing_loads_18 = _RANDOM_1002[9];	// @[lsu.scala:1058:35]
        s1_executing_loads_19 = _RANDOM_1002[10];	// @[lsu.scala:1058:35]
        s1_executing_loads_20 = _RANDOM_1002[11];	// @[lsu.scala:1058:35]
        s1_executing_loads_21 = _RANDOM_1002[12];	// @[lsu.scala:1058:35]
        s1_executing_loads_22 = _RANDOM_1002[13];	// @[lsu.scala:1058:35]
        s1_executing_loads_23 = _RANDOM_1002[14];	// @[lsu.scala:1058:35]
        wb_forward_valid_0 = _RANDOM_1002[15];	// @[lsu.scala:1058:35, :1066:36]
        wb_forward_ldq_idx_0 = _RANDOM_1002[20:16];	// @[lsu.scala:1058:35, :1067:36]
        wb_forward_ld_addr_0 = {_RANDOM_1002[31:21], _RANDOM_1003[28:0]};	// @[lsu.scala:1058:35, :1068:36]
        wb_forward_stq_idx_0 = {_RANDOM_1003[31:29], _RANDOM_1004[1:0]};	// @[lsu.scala:1068:36, :1069:36]
        older_nacked_REG = _RANDOM_1004[2];	// @[lsu.scala:1069:36, :1130:57]
        io_dmem_s1_kill_0_REG = _RANDOM_1004[3];	// @[lsu.scala:1069:36, :1133:58]
        older_nacked_REG_1 = _RANDOM_1004[4];	// @[lsu.scala:1069:36, :1130:57]
        io_dmem_s1_kill_0_REG_1 = _RANDOM_1004[5];	// @[lsu.scala:1069:36, :1133:58]
        older_nacked_REG_2 = _RANDOM_1004[6];	// @[lsu.scala:1069:36, :1130:57]
        io_dmem_s1_kill_0_REG_2 = _RANDOM_1004[7];	// @[lsu.scala:1069:36, :1133:58]
        older_nacked_REG_3 = _RANDOM_1004[8];	// @[lsu.scala:1069:36, :1130:57]
        io_dmem_s1_kill_0_REG_3 = _RANDOM_1004[9];	// @[lsu.scala:1069:36, :1133:58]
        older_nacked_REG_4 = _RANDOM_1004[10];	// @[lsu.scala:1069:36, :1130:57]
        io_dmem_s1_kill_0_REG_4 = _RANDOM_1004[11];	// @[lsu.scala:1069:36, :1133:58]
        older_nacked_REG_5 = _RANDOM_1004[12];	// @[lsu.scala:1069:36, :1130:57]
        io_dmem_s1_kill_0_REG_5 = _RANDOM_1004[13];	// @[lsu.scala:1069:36, :1133:58]
        older_nacked_REG_6 = _RANDOM_1004[14];	// @[lsu.scala:1069:36, :1130:57]
        io_dmem_s1_kill_0_REG_6 = _RANDOM_1004[15];	// @[lsu.scala:1069:36, :1133:58]
        older_nacked_REG_7 = _RANDOM_1004[16];	// @[lsu.scala:1069:36, :1130:57]
        io_dmem_s1_kill_0_REG_7 = _RANDOM_1004[17];	// @[lsu.scala:1069:36, :1133:58]
        older_nacked_REG_8 = _RANDOM_1004[18];	// @[lsu.scala:1069:36, :1130:57]
        io_dmem_s1_kill_0_REG_8 = _RANDOM_1004[19];	// @[lsu.scala:1069:36, :1133:58]
        older_nacked_REG_9 = _RANDOM_1004[20];	// @[lsu.scala:1069:36, :1130:57]
        io_dmem_s1_kill_0_REG_9 = _RANDOM_1004[21];	// @[lsu.scala:1069:36, :1133:58]
        older_nacked_REG_10 = _RANDOM_1004[22];	// @[lsu.scala:1069:36, :1130:57]
        io_dmem_s1_kill_0_REG_10 = _RANDOM_1004[23];	// @[lsu.scala:1069:36, :1133:58]
        older_nacked_REG_11 = _RANDOM_1004[24];	// @[lsu.scala:1069:36, :1130:57]
        io_dmem_s1_kill_0_REG_11 = _RANDOM_1004[25];	// @[lsu.scala:1069:36, :1133:58]
        older_nacked_REG_12 = _RANDOM_1004[26];	// @[lsu.scala:1069:36, :1130:57]
        io_dmem_s1_kill_0_REG_12 = _RANDOM_1004[27];	// @[lsu.scala:1069:36, :1133:58]
        older_nacked_REG_13 = _RANDOM_1004[28];	// @[lsu.scala:1069:36, :1130:57]
        io_dmem_s1_kill_0_REG_13 = _RANDOM_1004[29];	// @[lsu.scala:1069:36, :1133:58]
        older_nacked_REG_14 = _RANDOM_1004[30];	// @[lsu.scala:1069:36, :1130:57]
        io_dmem_s1_kill_0_REG_14 = _RANDOM_1004[31];	// @[lsu.scala:1069:36, :1133:58]
        older_nacked_REG_15 = _RANDOM_1005[0];	// @[lsu.scala:1130:57]
        io_dmem_s1_kill_0_REG_15 = _RANDOM_1005[1];	// @[lsu.scala:1130:57, :1133:58]
        older_nacked_REG_16 = _RANDOM_1005[2];	// @[lsu.scala:1130:57]
        io_dmem_s1_kill_0_REG_16 = _RANDOM_1005[3];	// @[lsu.scala:1130:57, :1133:58]
        older_nacked_REG_17 = _RANDOM_1005[4];	// @[lsu.scala:1130:57]
        io_dmem_s1_kill_0_REG_17 = _RANDOM_1005[5];	// @[lsu.scala:1130:57, :1133:58]
        older_nacked_REG_18 = _RANDOM_1005[6];	// @[lsu.scala:1130:57]
        io_dmem_s1_kill_0_REG_18 = _RANDOM_1005[7];	// @[lsu.scala:1130:57, :1133:58]
        older_nacked_REG_19 = _RANDOM_1005[8];	// @[lsu.scala:1130:57]
        io_dmem_s1_kill_0_REG_19 = _RANDOM_1005[9];	// @[lsu.scala:1130:57, :1133:58]
        older_nacked_REG_20 = _RANDOM_1005[10];	// @[lsu.scala:1130:57]
        io_dmem_s1_kill_0_REG_20 = _RANDOM_1005[11];	// @[lsu.scala:1130:57, :1133:58]
        older_nacked_REG_21 = _RANDOM_1005[12];	// @[lsu.scala:1130:57]
        io_dmem_s1_kill_0_REG_21 = _RANDOM_1005[13];	// @[lsu.scala:1130:57, :1133:58]
        older_nacked_REG_22 = _RANDOM_1005[14];	// @[lsu.scala:1130:57]
        io_dmem_s1_kill_0_REG_22 = _RANDOM_1005[15];	// @[lsu.scala:1130:57, :1133:58]
        older_nacked_REG_23 = _RANDOM_1005[16];	// @[lsu.scala:1130:57]
        io_dmem_s1_kill_0_REG_23 = _RANDOM_1005[17];	// @[lsu.scala:1130:57, :1133:58]
        io_dmem_s1_kill_0_REG_24 = _RANDOM_1005[18];	// @[lsu.scala:1130:57, :1155:56]
        io_dmem_s1_kill_0_REG_25 = _RANDOM_1005[19];	// @[lsu.scala:1130:57, :1161:56]
        io_dmem_s1_kill_0_REG_26 = _RANDOM_1005[20];	// @[lsu.scala:1130:57, :1167:56]
        io_dmem_s1_kill_0_REG_27 = _RANDOM_1005[21];	// @[lsu.scala:1130:57, :1155:56]
        io_dmem_s1_kill_0_REG_28 = _RANDOM_1005[22];	// @[lsu.scala:1130:57, :1161:56]
        io_dmem_s1_kill_0_REG_29 = _RANDOM_1005[23];	// @[lsu.scala:1130:57, :1167:56]
        io_dmem_s1_kill_0_REG_30 = _RANDOM_1005[24];	// @[lsu.scala:1130:57, :1155:56]
        io_dmem_s1_kill_0_REG_31 = _RANDOM_1005[25];	// @[lsu.scala:1130:57, :1161:56]
        io_dmem_s1_kill_0_REG_32 = _RANDOM_1005[26];	// @[lsu.scala:1130:57, :1167:56]
        io_dmem_s1_kill_0_REG_33 = _RANDOM_1005[27];	// @[lsu.scala:1130:57, :1155:56]
        io_dmem_s1_kill_0_REG_34 = _RANDOM_1005[28];	// @[lsu.scala:1130:57, :1161:56]
        io_dmem_s1_kill_0_REG_35 = _RANDOM_1005[29];	// @[lsu.scala:1130:57, :1167:56]
        io_dmem_s1_kill_0_REG_36 = _RANDOM_1005[30];	// @[lsu.scala:1130:57, :1155:56]
        io_dmem_s1_kill_0_REG_37 = _RANDOM_1005[31];	// @[lsu.scala:1130:57, :1161:56]
        io_dmem_s1_kill_0_REG_38 = _RANDOM_1006[0];	// @[lsu.scala:1167:56]
        io_dmem_s1_kill_0_REG_39 = _RANDOM_1006[1];	// @[lsu.scala:1155:56, :1167:56]
        io_dmem_s1_kill_0_REG_40 = _RANDOM_1006[2];	// @[lsu.scala:1161:56, :1167:56]
        io_dmem_s1_kill_0_REG_41 = _RANDOM_1006[3];	// @[lsu.scala:1167:56]
        io_dmem_s1_kill_0_REG_42 = _RANDOM_1006[4];	// @[lsu.scala:1155:56, :1167:56]
        io_dmem_s1_kill_0_REG_43 = _RANDOM_1006[5];	// @[lsu.scala:1161:56, :1167:56]
        io_dmem_s1_kill_0_REG_44 = _RANDOM_1006[6];	// @[lsu.scala:1167:56]
        io_dmem_s1_kill_0_REG_45 = _RANDOM_1006[7];	// @[lsu.scala:1155:56, :1167:56]
        io_dmem_s1_kill_0_REG_46 = _RANDOM_1006[8];	// @[lsu.scala:1161:56, :1167:56]
        io_dmem_s1_kill_0_REG_47 = _RANDOM_1006[9];	// @[lsu.scala:1167:56]
        io_dmem_s1_kill_0_REG_48 = _RANDOM_1006[10];	// @[lsu.scala:1155:56, :1167:56]
        io_dmem_s1_kill_0_REG_49 = _RANDOM_1006[11];	// @[lsu.scala:1161:56, :1167:56]
        io_dmem_s1_kill_0_REG_50 = _RANDOM_1006[12];	// @[lsu.scala:1167:56]
        io_dmem_s1_kill_0_REG_51 = _RANDOM_1006[13];	// @[lsu.scala:1155:56, :1167:56]
        io_dmem_s1_kill_0_REG_52 = _RANDOM_1006[14];	// @[lsu.scala:1161:56, :1167:56]
        io_dmem_s1_kill_0_REG_53 = _RANDOM_1006[15];	// @[lsu.scala:1167:56]
        io_dmem_s1_kill_0_REG_54 = _RANDOM_1006[16];	// @[lsu.scala:1155:56, :1167:56]
        io_dmem_s1_kill_0_REG_55 = _RANDOM_1006[17];	// @[lsu.scala:1161:56, :1167:56]
        io_dmem_s1_kill_0_REG_56 = _RANDOM_1006[18];	// @[lsu.scala:1167:56]
        io_dmem_s1_kill_0_REG_57 = _RANDOM_1006[19];	// @[lsu.scala:1155:56, :1167:56]
        io_dmem_s1_kill_0_REG_58 = _RANDOM_1006[20];	// @[lsu.scala:1161:56, :1167:56]
        io_dmem_s1_kill_0_REG_59 = _RANDOM_1006[21];	// @[lsu.scala:1167:56]
        io_dmem_s1_kill_0_REG_60 = _RANDOM_1006[22];	// @[lsu.scala:1155:56, :1167:56]
        io_dmem_s1_kill_0_REG_61 = _RANDOM_1006[23];	// @[lsu.scala:1161:56, :1167:56]
        io_dmem_s1_kill_0_REG_62 = _RANDOM_1006[24];	// @[lsu.scala:1167:56]
        io_dmem_s1_kill_0_REG_63 = _RANDOM_1006[25];	// @[lsu.scala:1155:56, :1167:56]
        io_dmem_s1_kill_0_REG_64 = _RANDOM_1006[26];	// @[lsu.scala:1161:56, :1167:56]
        io_dmem_s1_kill_0_REG_65 = _RANDOM_1006[27];	// @[lsu.scala:1167:56]
        io_dmem_s1_kill_0_REG_66 = _RANDOM_1006[28];	// @[lsu.scala:1155:56, :1167:56]
        io_dmem_s1_kill_0_REG_67 = _RANDOM_1006[29];	// @[lsu.scala:1161:56, :1167:56]
        io_dmem_s1_kill_0_REG_68 = _RANDOM_1006[30];	// @[lsu.scala:1167:56]
        io_dmem_s1_kill_0_REG_69 = _RANDOM_1006[31];	// @[lsu.scala:1155:56, :1167:56]
        io_dmem_s1_kill_0_REG_70 = _RANDOM_1007[0];	// @[lsu.scala:1161:56]
        io_dmem_s1_kill_0_REG_71 = _RANDOM_1007[1];	// @[lsu.scala:1161:56, :1167:56]
        io_dmem_s1_kill_0_REG_72 = _RANDOM_1007[2];	// @[lsu.scala:1155:56, :1161:56]
        io_dmem_s1_kill_0_REG_73 = _RANDOM_1007[3];	// @[lsu.scala:1161:56]
        io_dmem_s1_kill_0_REG_74 = _RANDOM_1007[4];	// @[lsu.scala:1161:56, :1167:56]
        io_dmem_s1_kill_0_REG_75 = _RANDOM_1007[5];	// @[lsu.scala:1155:56, :1161:56]
        io_dmem_s1_kill_0_REG_76 = _RANDOM_1007[6];	// @[lsu.scala:1161:56]
        io_dmem_s1_kill_0_REG_77 = _RANDOM_1007[7];	// @[lsu.scala:1161:56, :1167:56]
        io_dmem_s1_kill_0_REG_78 = _RANDOM_1007[8];	// @[lsu.scala:1155:56, :1161:56]
        io_dmem_s1_kill_0_REG_79 = _RANDOM_1007[9];	// @[lsu.scala:1161:56]
        io_dmem_s1_kill_0_REG_80 = _RANDOM_1007[10];	// @[lsu.scala:1161:56, :1167:56]
        io_dmem_s1_kill_0_REG_81 = _RANDOM_1007[11];	// @[lsu.scala:1155:56, :1161:56]
        io_dmem_s1_kill_0_REG_82 = _RANDOM_1007[12];	// @[lsu.scala:1161:56]
        io_dmem_s1_kill_0_REG_83 = _RANDOM_1007[13];	// @[lsu.scala:1161:56, :1167:56]
        io_dmem_s1_kill_0_REG_84 = _RANDOM_1007[14];	// @[lsu.scala:1155:56, :1161:56]
        io_dmem_s1_kill_0_REG_85 = _RANDOM_1007[15];	// @[lsu.scala:1161:56]
        io_dmem_s1_kill_0_REG_86 = _RANDOM_1007[16];	// @[lsu.scala:1161:56, :1167:56]
        io_dmem_s1_kill_0_REG_87 = _RANDOM_1007[17];	// @[lsu.scala:1155:56, :1161:56]
        io_dmem_s1_kill_0_REG_88 = _RANDOM_1007[18];	// @[lsu.scala:1161:56]
        io_dmem_s1_kill_0_REG_89 = _RANDOM_1007[19];	// @[lsu.scala:1161:56, :1167:56]
        io_dmem_s1_kill_0_REG_90 = _RANDOM_1007[20];	// @[lsu.scala:1155:56, :1161:56]
        io_dmem_s1_kill_0_REG_91 = _RANDOM_1007[21];	// @[lsu.scala:1161:56]
        io_dmem_s1_kill_0_REG_92 = _RANDOM_1007[22];	// @[lsu.scala:1161:56, :1167:56]
        io_dmem_s1_kill_0_REG_93 = _RANDOM_1007[23];	// @[lsu.scala:1155:56, :1161:56]
        io_dmem_s1_kill_0_REG_94 = _RANDOM_1007[24];	// @[lsu.scala:1161:56]
        io_dmem_s1_kill_0_REG_95 = _RANDOM_1007[25];	// @[lsu.scala:1161:56, :1167:56]
        REG_1 = _RANDOM_1007[26];	// @[lsu.scala:1161:56, :1191:64]
        REG_2 = _RANDOM_1007[27];	// @[lsu.scala:1161:56, :1201:18]
        store_blocked_counter = _RANDOM_1007[31:28];	// @[lsu.scala:1161:56, :1206:36]
        r_xcpt_valid = _RANDOM_1008[8];	// @[lsu.scala:1237:29]
        r_xcpt_uop_br_mask = _RANDOM_1013[20:5];	// @[lsu.scala:1238:25]
        r_xcpt_uop_rob_idx = _RANDOM_1015[12:6];	// @[lsu.scala:1238:25]
        r_xcpt_cause = _RANDOM_1021[7:3];	// @[lsu.scala:1238:25]
        r_xcpt_badvaddr = {_RANDOM_1021[31:8], _RANDOM_1022[15:0]};	// @[lsu.scala:1238:25]
        io_core_ld_miss_REG = _RANDOM_1022[16];	// @[lsu.scala:1238:25, :1382:37]
        spec_ld_succeed_REG = _RANDOM_1022[17];	// @[lsu.scala:1238:25, :1384:13]
        spec_ld_succeed_REG_1 = _RANDOM_1022[22:18];	// @[lsu.scala:1238:25, :1386:56]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // not def SYNTHESIS
  NBDTLB dtlb (	// @[lsu.scala:248:20]
    .clock                        (clock),
    .reset                        (reset),
    .io_req_0_valid               (~_will_fire_store_commit_0_T_2),	// @[lsu.scala:538:31, :576:25]
    .io_req_0_bits_vaddr          (exe_tlb_vaddr_0),	// @[lsu.scala:607:24]
    .io_req_0_bits_passthrough    (will_fire_hella_incoming_0_will_fire & hella_req_phys),	// @[lsu.scala:242:34, :536:61, :643:23]
    .io_req_0_bits_size           (_T_184 | will_fire_sta_incoming_0_will_fire | will_fire_sfence_0_will_fire | will_fire_load_retry_0_will_fire | will_fire_sta_retry_0_will_fire ? exe_tlb_uop_0_mem_size : will_fire_hella_incoming_0_will_fire ? hella_req_size : 2'h0),	// @[lsu.scala:242:34, :536:61, :567:63, :597:24, :624:23, :628:52, :630:23]
    .io_req_0_bits_cmd            (_T_184 | will_fire_sta_incoming_0_will_fire | will_fire_sfence_0_will_fire | will_fire_load_retry_0_will_fire | will_fire_sta_retry_0_will_fire ? exe_tlb_uop_0_mem_cmd : will_fire_hella_incoming_0_will_fire ? hella_req_cmd : 5'h0),	// @[lsu.scala:242:34, :536:61, :567:63, :597:24, :633:23, :637:52, :639:23]
    .io_sfence_valid              (will_fire_sfence_0_will_fire & io_core_exe_0_req_bits_sfence_valid),	// @[lsu.scala:536:61, :616:28, :618:32, :619:18]
    .io_sfence_bits_rs1           (will_fire_sfence_0_will_fire & io_core_exe_0_req_bits_sfence_bits_rs1),	// @[lsu.scala:536:61, :616:28, :618:32, :619:18]
    .io_sfence_bits_rs2           (will_fire_sfence_0_will_fire & io_core_exe_0_req_bits_sfence_bits_rs2),	// @[lsu.scala:536:61, :616:28, :618:32, :619:18]
    .io_sfence_bits_addr          (will_fire_sfence_0_will_fire ? io_core_exe_0_req_bits_sfence_bits_addr : 39'h0),	// @[lsu.scala:536:61, :616:{28,43}, :618:32, :619:18]
    .io_ptw_req_ready             (io_ptw_req_ready),
    .io_ptw_resp_valid            (io_ptw_resp_valid),
    .io_ptw_resp_bits_ae_final    (io_ptw_resp_bits_ae_final),
    .io_ptw_resp_bits_pte_ppn     (io_ptw_resp_bits_pte_ppn),
    .io_ptw_resp_bits_pte_d       (io_ptw_resp_bits_pte_d),
    .io_ptw_resp_bits_pte_a       (io_ptw_resp_bits_pte_a),
    .io_ptw_resp_bits_pte_g       (io_ptw_resp_bits_pte_g),
    .io_ptw_resp_bits_pte_u       (io_ptw_resp_bits_pte_u),
    .io_ptw_resp_bits_pte_x       (io_ptw_resp_bits_pte_x),
    .io_ptw_resp_bits_pte_w       (io_ptw_resp_bits_pte_w),
    .io_ptw_resp_bits_pte_r       (io_ptw_resp_bits_pte_r),
    .io_ptw_resp_bits_pte_v       (io_ptw_resp_bits_pte_v),
    .io_ptw_resp_bits_level       (io_ptw_resp_bits_level),
    .io_ptw_resp_bits_homogeneous (io_ptw_resp_bits_homogeneous),
    .io_ptw_ptbr_mode             (io_ptw_ptbr_mode),
    .io_ptw_status_dprv           (io_ptw_status_dprv),
    .io_ptw_status_mxr            (io_ptw_status_mxr),
    .io_ptw_status_sum            (io_ptw_status_sum),
    .io_ptw_pmp_0_cfg_l           (io_ptw_pmp_0_cfg_l),
    .io_ptw_pmp_0_cfg_a           (io_ptw_pmp_0_cfg_a),
    .io_ptw_pmp_0_cfg_x           (io_ptw_pmp_0_cfg_x),
    .io_ptw_pmp_0_cfg_w           (io_ptw_pmp_0_cfg_w),
    .io_ptw_pmp_0_cfg_r           (io_ptw_pmp_0_cfg_r),
    .io_ptw_pmp_0_addr            (io_ptw_pmp_0_addr),
    .io_ptw_pmp_0_mask            (io_ptw_pmp_0_mask),
    .io_ptw_pmp_1_cfg_l           (io_ptw_pmp_1_cfg_l),
    .io_ptw_pmp_1_cfg_a           (io_ptw_pmp_1_cfg_a),
    .io_ptw_pmp_1_cfg_x           (io_ptw_pmp_1_cfg_x),
    .io_ptw_pmp_1_cfg_w           (io_ptw_pmp_1_cfg_w),
    .io_ptw_pmp_1_cfg_r           (io_ptw_pmp_1_cfg_r),
    .io_ptw_pmp_1_addr            (io_ptw_pmp_1_addr),
    .io_ptw_pmp_1_mask            (io_ptw_pmp_1_mask),
    .io_ptw_pmp_2_cfg_l           (io_ptw_pmp_2_cfg_l),
    .io_ptw_pmp_2_cfg_a           (io_ptw_pmp_2_cfg_a),
    .io_ptw_pmp_2_cfg_x           (io_ptw_pmp_2_cfg_x),
    .io_ptw_pmp_2_cfg_w           (io_ptw_pmp_2_cfg_w),
    .io_ptw_pmp_2_cfg_r           (io_ptw_pmp_2_cfg_r),
    .io_ptw_pmp_2_addr            (io_ptw_pmp_2_addr),
    .io_ptw_pmp_2_mask            (io_ptw_pmp_2_mask),
    .io_ptw_pmp_3_cfg_l           (io_ptw_pmp_3_cfg_l),
    .io_ptw_pmp_3_cfg_a           (io_ptw_pmp_3_cfg_a),
    .io_ptw_pmp_3_cfg_x           (io_ptw_pmp_3_cfg_x),
    .io_ptw_pmp_3_cfg_w           (io_ptw_pmp_3_cfg_w),
    .io_ptw_pmp_3_cfg_r           (io_ptw_pmp_3_cfg_r),
    .io_ptw_pmp_3_addr            (io_ptw_pmp_3_addr),
    .io_ptw_pmp_3_mask            (io_ptw_pmp_3_mask),
    .io_ptw_pmp_4_cfg_l           (io_ptw_pmp_4_cfg_l),
    .io_ptw_pmp_4_cfg_a           (io_ptw_pmp_4_cfg_a),
    .io_ptw_pmp_4_cfg_x           (io_ptw_pmp_4_cfg_x),
    .io_ptw_pmp_4_cfg_w           (io_ptw_pmp_4_cfg_w),
    .io_ptw_pmp_4_cfg_r           (io_ptw_pmp_4_cfg_r),
    .io_ptw_pmp_4_addr            (io_ptw_pmp_4_addr),
    .io_ptw_pmp_4_mask            (io_ptw_pmp_4_mask),
    .io_ptw_pmp_5_cfg_l           (io_ptw_pmp_5_cfg_l),
    .io_ptw_pmp_5_cfg_a           (io_ptw_pmp_5_cfg_a),
    .io_ptw_pmp_5_cfg_x           (io_ptw_pmp_5_cfg_x),
    .io_ptw_pmp_5_cfg_w           (io_ptw_pmp_5_cfg_w),
    .io_ptw_pmp_5_cfg_r           (io_ptw_pmp_5_cfg_r),
    .io_ptw_pmp_5_addr            (io_ptw_pmp_5_addr),
    .io_ptw_pmp_5_mask            (io_ptw_pmp_5_mask),
    .io_ptw_pmp_6_cfg_l           (io_ptw_pmp_6_cfg_l),
    .io_ptw_pmp_6_cfg_a           (io_ptw_pmp_6_cfg_a),
    .io_ptw_pmp_6_cfg_x           (io_ptw_pmp_6_cfg_x),
    .io_ptw_pmp_6_cfg_w           (io_ptw_pmp_6_cfg_w),
    .io_ptw_pmp_6_cfg_r           (io_ptw_pmp_6_cfg_r),
    .io_ptw_pmp_6_addr            (io_ptw_pmp_6_addr),
    .io_ptw_pmp_6_mask            (io_ptw_pmp_6_mask),
    .io_ptw_pmp_7_cfg_l           (io_ptw_pmp_7_cfg_l),
    .io_ptw_pmp_7_cfg_a           (io_ptw_pmp_7_cfg_a),
    .io_ptw_pmp_7_cfg_x           (io_ptw_pmp_7_cfg_x),
    .io_ptw_pmp_7_cfg_w           (io_ptw_pmp_7_cfg_w),
    .io_ptw_pmp_7_cfg_r           (io_ptw_pmp_7_cfg_r),
    .io_ptw_pmp_7_addr            (io_ptw_pmp_7_addr),
    .io_ptw_pmp_7_mask            (io_ptw_pmp_7_mask),
    .io_kill                      (will_fire_hella_incoming_0_will_fire & io_hellacache_s1_kill),	// @[lsu.scala:536:61, :646:23]
    .io_miss_rdy                  (_dtlb_io_miss_rdy),
    .io_resp_0_miss               (_dtlb_io_resp_0_miss),
    .io_resp_0_paddr              (_dtlb_io_resp_0_paddr),
    .io_resp_0_pf_ld              (_dtlb_io_resp_0_pf_ld),
    .io_resp_0_pf_st              (_dtlb_io_resp_0_pf_st),
    .io_resp_0_ae_ld              (_dtlb_io_resp_0_ae_ld),
    .io_resp_0_ae_st              (_dtlb_io_resp_0_ae_st),
    .io_resp_0_ma_ld              (_dtlb_io_resp_0_ma_ld),
    .io_resp_0_ma_st              (_dtlb_io_resp_0_ma_st),
    .io_resp_0_cacheable          (_dtlb_io_resp_0_cacheable),
    .io_ptw_req_valid             (io_ptw_req_valid),
    .io_ptw_req_bits_valid        (io_ptw_req_bits_valid),
    .io_ptw_req_bits_bits_addr    (io_ptw_req_bits_bits_addr)
  );
  ForwardingAgeLogic forwarding_age_logic_0 (	// @[lsu.scala:1180:57]
    .io_addr_matches    ({ldst_addr_matches_0_23, ldst_addr_matches_0_22, ldst_addr_matches_0_21, ldst_addr_matches_0_20, ldst_addr_matches_0_19, ldst_addr_matches_0_18, ldst_addr_matches_0_17, ldst_addr_matches_0_16, ldst_addr_matches_0_15, ldst_addr_matches_0_14, ldst_addr_matches_0_13, ldst_addr_matches_0_12, ldst_addr_matches_0_11, ldst_addr_matches_0_10, ldst_addr_matches_0_9, ldst_addr_matches_0_8, ldst_addr_matches_0_7, ldst_addr_matches_0_6, ldst_addr_matches_0_5, ldst_addr_matches_0_4, ldst_addr_matches_0_3, ldst_addr_matches_0_2, ldst_addr_matches_0_1, ldst_addr_matches_0_0}),	// @[lsu.scala:1051:38, :1150:72, :1152:9, :1182:72]
    .io_youngest_st_idx (do_st_search_0 ? (_lcam_stq_idx_T ? mem_stq_incoming_e_0_bits_uop_stq_idx : fired_sta_retry_REG ? mem_stq_retry_e_bits_uop_stq_idx : 5'h0) : do_ld_search_0 ? (fired_load_incoming_REG ? mem_ldq_incoming_e_0_bits_uop_stq_idx : fired_load_retry_REG ? mem_ldq_retry_e_bits_uop_stq_idx : fired_load_wakeup_REG ? mem_ldq_wakeup_e_bits_uop_stq_idx : 5'h0) : 5'h0),	// @[lsu.scala:896:51, :903:51, :904:51, :906:51, :911:37, :912:37, :913:37, :914:37, :915:37, :917:33, :918:33, :919:33, :921:{33,57}, :923:33, :1016:108, :1018:106, :1031:37, :1032:37]
    .io_forwarding_idx  (_forwarding_age_logic_0_io_forwarding_idx)
  );
  assign io_core_exe_0_iresp_valid = _io_core_exe_0_iresp_valid_output;	// @[lsu.scala:1308:5, :1346:5, :1350:5]
  assign io_core_exe_0_iresp_bits_uop_rob_idx = _GEN_475 ? (io_dmem_resp_0_bits_uop_uses_ldq ? _GEN_458 : _GEN_35[io_dmem_resp_0_bits_uop_stq_idx]) : _GEN_465;	// @[lsu.scala:223:42, :1308:5, :1310:7, :1313:58, :1316:40, :1330:7, :1332:62, :1346:5, :1350:5, util.scala:118:51]
  assign io_core_exe_0_iresp_bits_uop_pdst = _GEN_475 ? (io_dmem_resp_0_bits_uop_uses_ldq ? _GEN_459 : _GEN_39[io_dmem_resp_0_bits_uop_stq_idx]) : _GEN_466;	// @[lsu.scala:223:42, :1308:5, :1310:7, :1313:58, :1316:40, :1330:7, :1332:62, :1346:5, :1350:5, util.scala:118:51]
  assign io_core_exe_0_iresp_bits_uop_is_amo = _GEN_475 ? (io_dmem_resp_0_bits_uop_uses_ldq ? _GEN_460 : _GEN_60[io_dmem_resp_0_bits_uop_stq_idx]) : _GEN_469;	// @[lsu.scala:223:42, :1308:5, :1310:7, :1313:58, :1316:40, :1330:7, :1332:62, :1346:5, :1350:5, util.scala:118:51]
  assign io_core_exe_0_iresp_bits_uop_uses_stq = _GEN_475 ? (io_dmem_resp_0_bits_uop_uses_ldq ? _GEN_461 : _GEN_63[io_dmem_resp_0_bits_uop_stq_idx]) : _GEN_470;	// @[lsu.scala:223:42, :1308:5, :1310:7, :1313:58, :1316:40, :1330:7, :1332:62, :1346:5, :1350:5, util.scala:118:51]
  assign io_core_exe_0_iresp_bits_uop_dst_rtype = _GEN_475 ? (io_dmem_resp_0_bits_uop_uses_ldq ? _GEN_462 : _GEN_73[io_dmem_resp_0_bits_uop_stq_idx]) : _GEN_471;	// @[lsu.scala:223:42, :1308:5, :1310:7, :1313:58, :1316:40, :1330:7, :1332:62, :1346:5, :1350:5, util.scala:118:51]
  assign io_core_exe_0_iresp_bits_data = _GEN_475 ? io_dmem_resp_0_bits_data : {_ldq_bits_debug_wb_data_T_19 ? {56{_GEN_468 & io_core_exe_0_iresp_bits_data_shifted_2[7]}} : {_ldq_bits_debug_wb_data_T_10 ? {48{_GEN_468 & io_core_exe_0_iresp_bits_data_shifted_1[15]}} : {_ldq_bits_debug_wb_data_T_1 ? {32{_GEN_468 & io_core_exe_0_iresp_bits_data_shifted[31]}} : _T_1662[63:32], io_core_exe_0_iresp_bits_data_shifted[31:16]}, io_core_exe_0_iresp_bits_data_shifted_1[15:8]}, io_core_exe_0_iresp_bits_data_shifted_2};	// @[AMOALU.scala:27:13, :40:{24,37}, :43:{20,26,72,81,94}, Bitwise.scala:77:12, Cat.scala:33:92, lsu.scala:1308:5, :1346:5, :1350:5, util.scala:118:51]
  assign io_core_exe_0_fresp_valid = _io_core_exe_0_fresp_valid_output;	// @[lsu.scala:1308:5, :1346:5, :1350:5]
  assign io_core_exe_0_fresp_bits_uop_uopc = _GEN_475 ? _GEN_101[io_dmem_resp_0_bits_uop_ldq_idx] : _GEN_101[wb_forward_ldq_idx_0];	// @[lsu.scala:465:79, :1067:36, :1308:5, :1313:58, :1346:5, :1350:5, util.scala:118:51]
  assign io_core_exe_0_fresp_bits_uop_br_mask = _GEN_475 ? _GEN_95[io_dmem_resp_0_bits_uop_ldq_idx] : _GEN_464;	// @[lsu.scala:264:49, :1308:5, :1313:58, :1346:5, :1350:5, util.scala:118:51]
  assign io_core_exe_0_fresp_bits_uop_rob_idx = _GEN_475 ? _GEN_458 : _GEN_465;	// @[lsu.scala:1308:5, :1313:58, :1346:5, :1350:5, util.scala:118:51]
  assign io_core_exe_0_fresp_bits_uop_stq_idx = _GEN_475 ? _GEN_96[io_dmem_resp_0_bits_uop_ldq_idx] : _GEN_96[wb_forward_ldq_idx_0];	// @[lsu.scala:264:49, :1067:36, :1308:5, :1313:58, :1346:5, :1350:5, util.scala:118:51]
  assign io_core_exe_0_fresp_bits_uop_pdst = _GEN_475 ? _GEN_459 : _GEN_466;	// @[lsu.scala:1308:5, :1313:58, :1346:5, :1350:5, util.scala:118:51]
  assign io_core_exe_0_fresp_bits_uop_mem_size = _GEN_475 ? _GEN_97[io_dmem_resp_0_bits_uop_ldq_idx] : _GEN_467;	// @[lsu.scala:264:49, :1308:5, :1313:58, :1346:5, :1350:5, util.scala:118:51]
  assign io_core_exe_0_fresp_bits_uop_is_amo = _GEN_475 ? _GEN_460 : _GEN_469;	// @[lsu.scala:1308:5, :1313:58, :1346:5, :1350:5, util.scala:118:51]
  assign io_core_exe_0_fresp_bits_uop_uses_stq = _GEN_475 ? _GEN_461 : _GEN_470;	// @[lsu.scala:1308:5, :1313:58, :1346:5, :1350:5, util.scala:118:51]
  assign io_core_exe_0_fresp_bits_uop_dst_rtype = _GEN_475 ? _GEN_462 : _GEN_471;	// @[lsu.scala:1308:5, :1313:58, :1346:5, :1350:5, util.scala:118:51]
  assign io_core_exe_0_fresp_bits_uop_fp_val = _GEN_475 ? _GEN_174[io_dmem_resp_0_bits_uop_ldq_idx] : _GEN_174[wb_forward_ldq_idx_0];	// @[lsu.scala:465:79, :1067:36, :1308:5, :1313:58, :1346:5, :1350:5, util.scala:118:51]
  assign io_core_exe_0_fresp_bits_data = {1'h0, _GEN_475 ? io_dmem_resp_0_bits_data : {_ldq_bits_debug_wb_data_T_19 ? {56{_GEN_468 & io_core_exe_0_fresp_bits_data_shifted_2[7]}} : {_ldq_bits_debug_wb_data_T_10 ? {48{_GEN_468 & io_core_exe_0_fresp_bits_data_shifted_1[15]}} : {_ldq_bits_debug_wb_data_T_1 ? {32{_GEN_468 & io_core_exe_0_fresp_bits_data_shifted[31]}} : _T_1662[63:32], io_core_exe_0_fresp_bits_data_shifted[31:16]}, io_core_exe_0_fresp_bits_data_shifted_1[15:8]}, io_core_exe_0_fresp_bits_data_shifted_2}};	// @[AMOALU.scala:27:13, :40:{24,37}, :43:{20,26,72,81,94}, Bitwise.scala:77:12, lsu.scala:1308:5, :1346:5, :1350:5, :1369:38, util.scala:118:51]
  assign io_core_dis_ldq_idx_0 = ldq_tail;	// @[lsu.scala:215:29]
  assign io_core_dis_ldq_idx_1 = _T_35;	// @[lsu.scala:333:21]
  assign io_core_dis_ldq_idx_2 = _T_75;	// @[lsu.scala:333:21]
  assign io_core_dis_stq_idx_0 = stq_tail;	// @[lsu.scala:217:29]
  assign io_core_dis_stq_idx_1 = _T_42;	// @[lsu.scala:338:21]
  assign io_core_dis_stq_idx_2 = _T_82;	// @[lsu.scala:338:21]
  assign io_core_ldq_full_0 = (wrap ? 5'h0 : _T_9) == ldq_head;	// @[lsu.scala:214:29, :293:51, util.scala:205:25, :206:{10,28}]
  assign io_core_ldq_full_1 = (wrap_4 ? 5'h0 : _T_49) == ldq_head;	// @[lsu.scala:214:29, :293:51, util.scala:205:25, :206:{10,28}]
  assign io_core_ldq_full_2 = (wrap_8 ? 5'h0 : _T_89) == ldq_head;	// @[lsu.scala:214:29, :293:51, util.scala:205:25, :206:{10,28}]
  assign io_core_stq_full_0 = (wrap_1 ? 5'h0 : _T_13) == stq_head;	// @[lsu.scala:216:29, :297:51, util.scala:205:25, :206:{10,28}]
  assign io_core_stq_full_1 = (wrap_5 ? 5'h0 : _T_53) == stq_head;	// @[lsu.scala:216:29, :297:51, util.scala:205:25, :206:{10,28}]
  assign io_core_stq_full_2 = (wrap_9 ? 5'h0 : _T_92) == stq_head;	// @[lsu.scala:216:29, :297:51, util.scala:205:25, :206:{10,28}]
  assign io_core_fp_stdata_ready = _io_core_fp_stdata_ready_output;	// @[lsu.scala:868:61]
  assign io_core_clr_bsy_0_valid = clr_bsy_valid_0 & (io_core_brupdate_b1_mispredict_mask & clr_bsy_brmask_0) == 16'h0 & ~io_core_exception & ~io_core_clr_bsy_0_valid_REG & ~io_core_clr_bsy_0_valid_REG_2;	// @[lsu.scala:671:22, :932:32, :934:28, :981:{54,62,82,85,93}, util.scala:118:{51,59}]
  assign io_core_clr_bsy_0_bits = clr_bsy_rob_idx_0;	// @[lsu.scala:933:28]
  assign io_core_clr_bsy_1_valid = stdf_clr_bsy_valid & (io_core_brupdate_b1_mispredict_mask & stdf_clr_bsy_brmask) == 16'h0 & ~io_core_exception & ~io_core_clr_bsy_1_valid_REG & ~io_core_clr_bsy_1_valid_REG_2;	// @[lsu.scala:671:22, :985:37, :987:33, :1006:{59,67,87,90,98}, util.scala:118:{51,59}]
  assign io_core_clr_bsy_1_bits = stdf_clr_bsy_rob_idx;	// @[lsu.scala:986:33]
  assign io_core_spec_ld_wakeup_0_valid = _io_core_spec_ld_wakeup_0_valid_output;	// @[lsu.scala:1262:69]
  assign io_core_spec_ld_wakeup_0_bits = mem_incoming_uop_0_pdst;	// @[lsu.scala:910:37]
  assign io_core_ld_miss = ~(~spec_ld_succeed_REG | _io_core_exe_0_iresp_valid_output & (_GEN_475 ? (io_dmem_resp_0_bits_uop_uses_ldq ? _GEN_135[io_dmem_resp_0_bits_uop_ldq_idx] : _GEN_36[io_dmem_resp_0_bits_uop_stq_idx]) : _GEN_135[wb_forward_ldq_idx_0]) == spec_ld_succeed_REG_1) & io_core_ld_miss_REG;	// @[lsu.scala:223:42, :465:79, :1067:36, :1308:5, :1310:7, :1313:58, :1316:40, :1330:7, :1332:62, :1346:5, :1350:5, :1382:{27,37}, :1384:{5,13,47}, :1385:33, :1386:{45,56}, :1389:26, :1390:21, util.scala:118:51]
  assign io_core_fencei_rdy = ~(stq_0_valid | stq_1_valid | stq_2_valid | stq_3_valid | stq_4_valid | stq_5_valid | stq_6_valid | stq_7_valid | stq_8_valid | stq_9_valid | stq_10_valid | stq_11_valid | stq_12_valid | stq_13_valid | stq_14_valid | stq_15_valid | stq_16_valid | stq_17_valid | stq_18_valid | stq_19_valid | stq_20_valid | stq_21_valid | stq_22_valid | stq_23_valid) & io_dmem_ordered;	// @[lsu.scala:210:16, :286:79, :348:{28,42}]
  assign io_core_lxcpt_valid = r_xcpt_valid & ~io_core_exception & (io_core_brupdate_b1_mispredict_mask & r_xcpt_uop_br_mask) == 16'h0;	// @[lsu.scala:671:22, :1237:29, :1238:25, :1255:61, util.scala:118:{51,59}]
  assign io_core_lxcpt_bits_uop_br_mask = r_xcpt_uop_br_mask;	// @[lsu.scala:1238:25]
  assign io_core_lxcpt_bits_uop_rob_idx = r_xcpt_uop_rob_idx;	// @[lsu.scala:1238:25]
  assign io_core_lxcpt_bits_cause = r_xcpt_cause;	// @[lsu.scala:1238:25]
  assign io_core_lxcpt_bits_badvaddr = r_xcpt_badvaddr;	// @[lsu.scala:1238:25]
  assign io_core_perf_acquire = io_dmem_perf_acquire;
  assign io_dmem_req_valid = dmem_req_0_valid;	// @[lsu.scala:768:39, :769:30, :775:43]
  assign io_dmem_req_bits_0_valid = dmem_req_0_valid;	// @[lsu.scala:768:39, :769:30, :775:43]
  assign io_dmem_req_bits_0_bits_uop_uopc = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_uopc : will_fire_load_retry_0_will_fire ? _GEN_101[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_3[stq_retry_idx] : 7'h0) : will_fire_store_commit_0_will_fire ? _GEN_3[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_101[ldq_wakeup_idx] : 7'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_inst = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_inst : will_fire_load_retry_0_will_fire ? _GEN_102[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_4[stq_retry_idx] : 32'h0) : will_fire_store_commit_0_will_fire ? _GEN_4[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_102[ldq_wakeup_idx] : 32'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_debug_inst = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_debug_inst : will_fire_load_retry_0_will_fire ? _GEN_103[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_5[stq_retry_idx] : 32'h0) : will_fire_store_commit_0_will_fire ? _GEN_5[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_103[ldq_wakeup_idx] : 32'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_is_rvc = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_is_rvc : will_fire_load_retry_0_will_fire ? _GEN_104[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_6[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_6[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_104[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_debug_pc = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_debug_pc : will_fire_load_retry_0_will_fire ? _GEN_105[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_7[stq_retry_idx] : 40'h0) : will_fire_store_commit_0_will_fire ? _GEN_7[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_105[ldq_wakeup_idx] : 40'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_iq_type = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_iq_type : will_fire_load_retry_0_will_fire ? _GEN_106[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_8[stq_retry_idx] : 3'h0) : will_fire_store_commit_0_will_fire ? _GEN_8[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_106[ldq_wakeup_idx] : 3'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_fu_code = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_fu_code : will_fire_load_retry_0_will_fire ? _GEN_107[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_9[stq_retry_idx] : 10'h0) : will_fire_store_commit_0_will_fire ? _GEN_9[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_107[ldq_wakeup_idx] : 10'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_ctrl_br_type = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ctrl_br_type : will_fire_load_retry_0_will_fire ? _GEN_108[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_10[stq_retry_idx] : 4'h0) : will_fire_store_commit_0_will_fire ? _GEN_10[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_108[ldq_wakeup_idx] : 4'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_ctrl_op1_sel = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ctrl_op1_sel : will_fire_load_retry_0_will_fire ? _GEN_109[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_11[stq_retry_idx] : 2'h0) : will_fire_store_commit_0_will_fire ? _GEN_11[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_109[ldq_wakeup_idx] : 2'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_ctrl_op2_sel = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ctrl_op2_sel : will_fire_load_retry_0_will_fire ? _GEN_110[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_12[stq_retry_idx] : 3'h0) : will_fire_store_commit_0_will_fire ? _GEN_12[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_110[ldq_wakeup_idx] : 3'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_ctrl_imm_sel = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ctrl_imm_sel : will_fire_load_retry_0_will_fire ? _GEN_111[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_13[stq_retry_idx] : 3'h0) : will_fire_store_commit_0_will_fire ? _GEN_13[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_111[ldq_wakeup_idx] : 3'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_ctrl_op_fcn = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ctrl_op_fcn : will_fire_load_retry_0_will_fire ? _GEN_112[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_14[stq_retry_idx] : 4'h0) : will_fire_store_commit_0_will_fire ? _GEN_14[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_112[ldq_wakeup_idx] : 4'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_ctrl_fcn_dw = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ctrl_fcn_dw : will_fire_load_retry_0_will_fire ? _GEN_113[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_15[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_15[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_113[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_ctrl_csr_cmd = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ctrl_csr_cmd : will_fire_load_retry_0_will_fire ? _GEN_114[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_16[stq_retry_idx] : 3'h0) : will_fire_store_commit_0_will_fire ? _GEN_16[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_114[ldq_wakeup_idx] : 3'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_ctrl_is_load = _GEN_299 ? exe_tlb_uop_0_ctrl_is_load : will_fire_store_commit_0_will_fire ? _GEN_17[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_115[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :430:31, :465:79, :502:88, :536:61, :597:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_ctrl_is_sta = _GEN_299 ? exe_tlb_uop_0_ctrl_is_sta : will_fire_store_commit_0_will_fire ? _GEN_18[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_116[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :430:31, :465:79, :502:88, :536:61, :597:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_ctrl_is_std = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ctrl_is_std : will_fire_load_retry_0_will_fire ? _GEN_117[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_19[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_19[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_117[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_iw_state = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_iw_state : will_fire_load_retry_0_will_fire ? _GEN_118[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_20[stq_retry_idx] : 2'h0) : will_fire_store_commit_0_will_fire ? _GEN_20[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_118[ldq_wakeup_idx] : 2'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_iw_p1_poisoned = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_iw_p1_poisoned : will_fire_load_retry_0_will_fire ? _GEN_119[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_21[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_21[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_119[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_iw_p2_poisoned = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_iw_p2_poisoned : will_fire_load_retry_0_will_fire ? _GEN_120[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_22[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_22[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_120[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_is_br = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_is_br : will_fire_load_retry_0_will_fire ? _GEN_121[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_23[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_23[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_121[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_is_jalr = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_is_jalr : will_fire_load_retry_0_will_fire ? _GEN_122[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_24[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_24[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_122[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_is_jal = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_is_jal : will_fire_load_retry_0_will_fire ? _GEN_123[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_25[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_25[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_123[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_is_sfb = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_is_sfb : will_fire_load_retry_0_will_fire ? _GEN_124[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_26[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_26[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_124[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_br_mask = _GEN_299 ? exe_tlb_uop_0_br_mask : will_fire_store_commit_0_will_fire ? _GEN_27[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_194 : 16'h0;	// @[lsu.scala:219:29, :223:42, :502:88, :536:61, :597:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_br_tag = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_br_tag : will_fire_load_retry_0_will_fire ? _GEN_126[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_28[stq_retry_idx] : 4'h0) : will_fire_store_commit_0_will_fire ? _GEN_28[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_126[ldq_wakeup_idx] : 4'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_ftq_idx = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ftq_idx : will_fire_load_retry_0_will_fire ? _GEN_127[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_29[stq_retry_idx] : 5'h0) : will_fire_store_commit_0_will_fire ? _GEN_29[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_127[ldq_wakeup_idx] : 5'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_edge_inst = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_edge_inst : will_fire_load_retry_0_will_fire ? _GEN_128[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_30[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_30[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_128[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_pc_lob = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_pc_lob : will_fire_load_retry_0_will_fire ? _GEN_129[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_31[stq_retry_idx] : 6'h0) : will_fire_store_commit_0_will_fire ? _GEN_31[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_129[ldq_wakeup_idx] : 6'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_taken = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_taken : will_fire_load_retry_0_will_fire ? _GEN_130[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_32[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_32[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_130[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_imm_packed = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_imm_packed : will_fire_load_retry_0_will_fire ? _GEN_131[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_33[stq_retry_idx] : 20'h0) : will_fire_store_commit_0_will_fire ? _GEN_33[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_131[ldq_wakeup_idx] : 20'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_csr_addr = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_csr_addr : will_fire_load_retry_0_will_fire ? _GEN_132[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_34[stq_retry_idx] : 12'h0) : will_fire_store_commit_0_will_fire ? _GEN_34[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_132[ldq_wakeup_idx] : 12'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_rob_idx = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_rob_idx : will_fire_load_retry_0_will_fire ? _GEN_134 : will_fire_sta_retry_0_will_fire ? mem_stq_retry_e_out_bits_uop_rob_idx : 7'h0) : will_fire_store_commit_0_will_fire ? _GEN_35[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_133[ldq_wakeup_idx] : 7'h0;	// @[lsu.scala:219:29, :223:42, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_ldq_idx = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ldq_idx : will_fire_load_retry_0_will_fire ? _GEN_136 : will_fire_sta_retry_0_will_fire ? _GEN_191 : 5'h0) : will_fire_store_commit_0_will_fire ? _GEN_36[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_135[ldq_wakeup_idx] : 5'h0;	// @[lsu.scala:219:29, :223:42, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_stq_idx = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_stq_idx : will_fire_load_retry_0_will_fire ? mem_ldq_retry_e_out_bits_uop_stq_idx : will_fire_sta_retry_0_will_fire ? mem_stq_retry_e_out_bits_uop_stq_idx : 5'h0) : will_fire_store_commit_0_will_fire ? _GEN_37[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? mem_ldq_wakeup_e_out_bits_uop_stq_idx : 5'h0;	// @[lsu.scala:219:29, :223:42, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_rxq_idx = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_rxq_idx : will_fire_load_retry_0_will_fire ? _GEN_137[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_38[stq_retry_idx] : 2'h0) : will_fire_store_commit_0_will_fire ? _GEN_38[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_137[ldq_wakeup_idx] : 2'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_pdst = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_pdst : will_fire_load_retry_0_will_fire ? _GEN_139 : will_fire_sta_retry_0_will_fire ? _GEN_192 : 7'h0) : will_fire_store_commit_0_will_fire ? _GEN_39[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_138[ldq_wakeup_idx] : 7'h0;	// @[lsu.scala:219:29, :223:42, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_prs1 = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_prs1 : will_fire_load_retry_0_will_fire ? _GEN_140[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_40[stq_retry_idx] : 7'h0) : will_fire_store_commit_0_will_fire ? _GEN_40[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_140[ldq_wakeup_idx] : 7'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_prs2 = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_prs2 : will_fire_load_retry_0_will_fire ? _GEN_141[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_41[stq_retry_idx] : 7'h0) : will_fire_store_commit_0_will_fire ? _GEN_41[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_141[ldq_wakeup_idx] : 7'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_prs3 = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_prs3 : will_fire_load_retry_0_will_fire ? _GEN_142[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_42[stq_retry_idx] : 7'h0) : will_fire_store_commit_0_will_fire ? _GEN_42[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_142[ldq_wakeup_idx] : 7'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_ppred = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ppred : will_fire_load_retry_0_will_fire ? _GEN_143[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_43[stq_retry_idx] : 5'h0) : will_fire_store_commit_0_will_fire ? _GEN_43[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_143[ldq_wakeup_idx] : 5'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_prs1_busy = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_prs1_busy : will_fire_load_retry_0_will_fire ? _GEN_144[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_44[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_44[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_144[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_prs2_busy = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_prs2_busy : will_fire_load_retry_0_will_fire ? _GEN_145[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_45[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_45[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_145[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_prs3_busy = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_prs3_busy : will_fire_load_retry_0_will_fire ? _GEN_146[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_46[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_46[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_146[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_ppred_busy = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ppred_busy : will_fire_load_retry_0_will_fire ? _GEN_147[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_47[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_47[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_147[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_stale_pdst = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_stale_pdst : will_fire_load_retry_0_will_fire ? _GEN_148[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_48[stq_retry_idx] : 7'h0) : will_fire_store_commit_0_will_fire ? _GEN_48[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_148[ldq_wakeup_idx] : 7'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_exception = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_exception : will_fire_load_retry_0_will_fire ? _GEN_149[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_49[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_50 : will_fire_load_wakeup_0_will_fire & _GEN_149[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_exc_cause = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_exc_cause : will_fire_load_retry_0_will_fire ? _GEN_150[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_51[stq_retry_idx] : 64'h0) : will_fire_store_commit_0_will_fire ? _GEN_51[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_150[ldq_wakeup_idx] : 64'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_bypassable = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_bypassable : will_fire_load_retry_0_will_fire ? _GEN_151[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_52[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_52[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_151[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_mem_cmd = _GEN_299 ? exe_tlb_uop_0_mem_cmd : will_fire_store_commit_0_will_fire ? _GEN_53[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_152[ldq_wakeup_idx] : _GEN_305 ? hella_req_cmd : 5'h0;	// @[lsu.scala:219:29, :223:42, :242:34, :430:31, :465:79, :502:88, :536:61, :597:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30, :804:47, :813:39, :821:5, :829:39]
  assign io_dmem_req_bits_0_bits_uop_mem_size = _GEN_299 ? exe_tlb_uop_0_mem_size : will_fire_store_commit_0_will_fire ? _GEN_55 : will_fire_load_wakeup_0_will_fire ? mem_ldq_wakeup_e_out_bits_uop_mem_size : _GEN_305 ? hella_req_size : 2'h0;	// @[lsu.scala:219:29, :223:42, :242:34, :502:88, :536:61, :597:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30, :804:47, :813:39, :814:39, :821:5, :829:39, :830:39]
  assign io_dmem_req_bits_0_bits_uop_mem_signed = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_mem_signed : will_fire_load_retry_0_will_fire ? _GEN_153[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_56[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_56[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_153[ldq_wakeup_idx] : _GEN_305 & hella_req_signed;	// @[lsu.scala:219:29, :223:42, :242:34, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30, :804:47, :813:39, :815:39, :821:5, :829:39, :831:39]
  assign io_dmem_req_bits_0_bits_uop_is_fence = _GEN_299 ? exe_tlb_uop_0_is_fence : will_fire_store_commit_0_will_fire ? _GEN_58 : will_fire_load_wakeup_0_will_fire & _GEN_154[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :430:31, :465:79, :502:88, :536:61, :597:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_is_fencei = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_is_fencei : will_fire_load_retry_0_will_fire ? _GEN_155[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_59[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_59[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_155[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_is_amo = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_is_amo : will_fire_load_retry_0_will_fire ? _GEN_156[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & mem_stq_retry_e_out_bits_uop_is_amo) : will_fire_store_commit_0_will_fire ? _GEN_61 : will_fire_load_wakeup_0_will_fire & _GEN_156[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_uses_ldq = _GEN_299 ? _mem_xcpt_uops_WIRE_0_uses_ldq : will_fire_store_commit_0_will_fire ? _GEN_62[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_157[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :430:31, :465:79, :502:88, :536:61, :597:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_uses_stq = _GEN_299 ? _mem_xcpt_uops_WIRE_0_uses_stq : will_fire_store_commit_0_will_fire ? _GEN_63[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_159[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :430:31, :465:79, :502:88, :536:61, :597:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_is_sys_pc2epc = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_is_sys_pc2epc : will_fire_load_retry_0_will_fire ? _GEN_161[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_64[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_64[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_161[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_is_unique = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_is_unique : will_fire_load_retry_0_will_fire ? _GEN_162[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_65[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_65[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_162[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_flush_on_commit = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_flush_on_commit : will_fire_load_retry_0_will_fire ? _GEN_163[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_66[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_66[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_163[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_ldst_is_rs1 = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ldst_is_rs1 : will_fire_load_retry_0_will_fire ? _GEN_164[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_67[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_67[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_164[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_ldst = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ldst : will_fire_load_retry_0_will_fire ? _GEN_165[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_68[stq_retry_idx] : 6'h0) : will_fire_store_commit_0_will_fire ? _GEN_68[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_165[ldq_wakeup_idx] : 6'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_lrs1 = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_lrs1 : will_fire_load_retry_0_will_fire ? _GEN_166[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_69[stq_retry_idx] : 6'h0) : will_fire_store_commit_0_will_fire ? _GEN_69[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_166[ldq_wakeup_idx] : 6'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_lrs2 = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_lrs2 : will_fire_load_retry_0_will_fire ? _GEN_167[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_70[stq_retry_idx] : 6'h0) : will_fire_store_commit_0_will_fire ? _GEN_70[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_167[ldq_wakeup_idx] : 6'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_lrs3 = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_lrs3 : will_fire_load_retry_0_will_fire ? _GEN_168[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_71[stq_retry_idx] : 6'h0) : will_fire_store_commit_0_will_fire ? _GEN_71[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_168[ldq_wakeup_idx] : 6'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_ldst_val = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ldst_val : will_fire_load_retry_0_will_fire ? _GEN_169[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_72[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_72[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_169[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_dst_rtype = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_dst_rtype : will_fire_load_retry_0_will_fire ? _GEN_170[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_73[stq_retry_idx] : 2'h2) : will_fire_store_commit_0_will_fire ? _GEN_73[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_170[ldq_wakeup_idx] : 2'h2;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_lrs1_rtype = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_lrs1_rtype : will_fire_load_retry_0_will_fire ? _GEN_171[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_74[stq_retry_idx] : 2'h0) : will_fire_store_commit_0_will_fire ? _GEN_74[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_171[ldq_wakeup_idx] : 2'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_lrs2_rtype = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_lrs2_rtype : will_fire_load_retry_0_will_fire ? _GEN_172[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_75[stq_retry_idx] : 2'h0) : will_fire_store_commit_0_will_fire ? _GEN_75[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_172[ldq_wakeup_idx] : 2'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_frs3_en = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_frs3_en : will_fire_load_retry_0_will_fire ? _GEN_173[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_76[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_76[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_173[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_fp_val = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_fp_val : will_fire_load_retry_0_will_fire ? _GEN_174[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_77[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_77[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_174[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_fp_single = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_fp_single : will_fire_load_retry_0_will_fire ? _GEN_175[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_78[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_78[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_175[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_xcpt_pf_if = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_xcpt_pf_if : will_fire_load_retry_0_will_fire ? _GEN_176[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_79[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_79[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_176[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_xcpt_ae_if = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_xcpt_ae_if : will_fire_load_retry_0_will_fire ? _GEN_177[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_80[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_80[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_177[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_xcpt_ma_if = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_xcpt_ma_if : will_fire_load_retry_0_will_fire ? _GEN_178[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_81[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_81[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_178[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_bp_debug_if = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_bp_debug_if : will_fire_load_retry_0_will_fire ? _GEN_179[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_82[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_82[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_179[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_bp_xcpt_if = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_bp_xcpt_if : will_fire_load_retry_0_will_fire ? _GEN_180[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_83[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_83[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_180[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_debug_fsrc = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_debug_fsrc : will_fire_load_retry_0_will_fire ? _GEN_181[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_84[stq_retry_idx] : 2'h0) : will_fire_store_commit_0_will_fire ? _GEN_84[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_181[ldq_wakeup_idx] : 2'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_debug_tsrc = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_debug_tsrc : will_fire_load_retry_0_will_fire ? _GEN_182[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_85[stq_retry_idx] : 2'h0) : will_fire_store_commit_0_will_fire ? _GEN_85[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_182[ldq_wakeup_idx] : 2'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_addr = _GEN_303 ? _GEN_297 : will_fire_store_commit_0_will_fire ? _GEN_88 : will_fire_load_wakeup_0_will_fire ? _GEN_195 : will_fire_hella_incoming_0_will_fire ? _GEN_297 : will_fire_hella_wakeup_0_will_fire ? _GEN_302 : 40'h0;	// @[lsu.scala:223:42, :502:88, :536:61, :762:28, :768:39, :770:30, :775:43, :782:45, :784:33, :796:44, :798:30, :804:47, :808:39, :821:5, :824:39]
  assign io_dmem_req_bits_0_bits_data = _GEN_299 ? 64'h0 : will_fire_store_commit_0_will_fire ? _GEN_298[_GEN_55] : will_fire_load_wakeup_0_will_fire | will_fire_hella_incoming_0_will_fire | ~will_fire_hella_wakeup_0_will_fire ? 64'h0 : _GEN_304[hella_req_size];	// @[AMOALU.scala:27:{13,19}, lsu.scala:219:29, :223:42, :242:34, :536:61, :763:28, :768:39, :775:43, :782:45, :785:33, :796:44, :804:47, :809:39, :821:5]
  assign io_dmem_req_bits_0_bits_is_hella = ~_GEN_301 & (will_fire_hella_incoming_0_will_fire | will_fire_hella_wakeup_0_will_fire);	// @[lsu.scala:244:34, :536:61, :764:31, :768:39, :775:43, :782:45, :796:44, :804:47, :816:39, :821:5]
  assign io_dmem_s1_kill_0 = _T_1561 ? (_T_1567 ? io_dmem_s1_kill_0_REG_93 : _T_1572 ? io_dmem_s1_kill_0_REG_94 : _T_1575 ? io_dmem_s1_kill_0_REG_95 : _GEN_428) : _GEN_428;	// @[lsu.scala:1150:{45,72}, :1151:106, :1152:9, :1155:{46,56}, :1158:60, :1159:9, :1161:{46,56}, :1164:37, :1165:9, :1167:{46,56}]
  assign io_dmem_brupdate_b1_resolve_mask = io_core_brupdate_b1_resolve_mask;
  assign io_dmem_brupdate_b1_mispredict_mask = io_core_brupdate_b1_mispredict_mask;
  assign io_dmem_exception = io_core_exception;
  assign io_dmem_release_ready = will_fire_release_0_will_fire;	// @[lsu.scala:536:61]
  assign io_dmem_force_order = _T_2008 & _T_2010 | io_core_fence_dmem;	// @[lsu.scala:347:25, :1496:29, :1497:3, :1498:{43,64}, :1499:27]
  assign io_hellacache_req_ready = _io_hellacache_req_ready_output;	// @[lsu.scala:1529:21]
  assign io_hellacache_s2_nack = ~(_io_hellacache_req_ready_output | _T_2013) & _T_2016;	// @[lsu.scala:1526:27, :1529:{21,34}, :1535:{28,38}, :1552:{28,43}]
  assign io_hellacache_resp_valid = ~(_io_hellacache_req_ready_output | _T_2013 | _T_2016 | _T_2017) & _T_2021 & _T_2022;	// @[lsu.scala:1528:28, :1529:{21,34}, :1535:{28,38}, :1552:{28,43}, :1555:{28,38}, :1562:{28,40}, :1564:35]
  assign io_hellacache_resp_bits_data = io_dmem_resp_0_bits_data;
  assign io_hellacache_s2_xcpt_ae_ld = ~(_io_hellacache_req_ready_output | _T_2013 | _T_2016) & _T_2017 & hella_xcpt_ae_ld;	// @[lsu.scala:245:34, :1527:27, :1529:{21,34}, :1535:{28,38}, :1552:{28,43}, :1555:{28,38}]
endmodule

