# Generated by Yosys 0.9+2406 (git sha1 ca763e6d5, gcc 10.2.1-6 -fPIC -Os)

.model insss
.inputs clk in
.outputs a b c d
.subckt GND GND=$false
.subckt VCC VCC=$true
.subckt VCC VCC=$undef
.subckt BIDIR_CELL I_DAT=$auto$clkbufmap.cc:247:execute$999 I_EN=$true I_PAD_$inp=clk O_EN=$false
.cname $auto$clkbufmap.cc:252:execute$1000
.attr module_not_derived 00000000000000000000000000000001
.attr src "/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:171.9-174.8|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=in_LUT2_I0_1.XAB O_EN=$true O_PAD_$out=a
.cname $iopadmap$insss.a
.attr module_not_derived 00000000000000000000000000000001
.attr src "/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=$iopadmap$b O_EN=$true O_PAD_$out=b
.cname $iopadmap$insss.b
.attr module_not_derived 00000000000000000000000000000001
.attr src "/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=$iopadmap$c O_EN=$true O_PAD_$out=c
.cname $iopadmap$insss.c
.attr module_not_derived 00000000000000000000000000000001
.attr src "/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=$iopadmap$c O_EN=$true O_PAD_$out=d
.cname $iopadmap$insss.d
.attr module_not_derived 00000000000000000000000000000001
.attr src "/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_DAT=in_LUT2_I0_1.XSL I_EN=$true I_PAD_$inp=in O_EN=$false
.cname $iopadmap$insss.in
.attr module_not_derived 00000000000000000000000000000001
.attr src "/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=$auto$clkbufmap.cc:247:execute$999 QD=$iopadmap$c QEN=$true QRT=$false QST=$false QZ=in_LUT2_I0_1.XAB
.cname a_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/data/data/com.termux/files/home/fpga-examples/blink/assignment.v:12.1-15.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=$auto$clkbufmap.cc:247:execute$999 QD=b_dff_Q_D QEN=$true QRT=$false QST=$false QZ=$iopadmap$b
.cname b_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/data/data/com.termux/files/home/fpga-examples/blink/assignment.v:6.1-11.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=$auto$clkbufmap.cc:247:execute$999 QD=c_dff_Q_D QEN=$true QRT=$false QST=$false QZ=$iopadmap$c
.cname c_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/data/data/com.termux/files/home/fpga-examples/blink/assignment.v:6.1-11.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=in_LUT2_I0_1.XAB XB1=$true XB2=$true XSL=in_LUT2_I0_1.XSL XZ=c_dff_Q_D
.cname in_LUT2_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=in_LUT2_I0_1.XAB XB1=$true XB2=$false XSL=in_LUT2_I0_1.XSL XZ=b_dff_Q_D
.cname in_LUT2_I0_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.names $false in_LUT2_I0.I0
1 1
.names $false in_LUT2_I0.I1
1 1
.names $false in_LUT2_I0.O
1 1
.names $true in_LUT2_I0.XA1
1 1
.names $false in_LUT2_I0.XA2
1 1
.names in_LUT2_I0_1.XAB in_LUT2_I0.XAB
1 1
.names $true in_LUT2_I0.XB1
1 1
.names $true in_LUT2_I0.XB2
1 1
.names in_LUT2_I0_1.XSL in_LUT2_I0.XSL
1 1
.names $false in_LUT2_I0_1.I0
1 1
.names $false in_LUT2_I0_1.I1
1 1
.names $false in_LUT2_I0_1.O
1 1
.names $false in_LUT2_I0_1.XA1
1 1
.names $true in_LUT2_I0_1.XA2
1 1
.names $true in_LUT2_I0_1.XB1
1 1
.names $false in_LUT2_I0_1.XB2
1 1
.end
