Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date             : Tue Dec  7 11:05:49 2021
| Host             : surya-Legion running 64-bit Ubuntu 20.04.3 LTS
| Command          : report_power -file Top_power_routed.rpt -pb Top_power_summary_routed.pb -rpx Top_power_routed.rpx
| Design           : Top
| Device           : xc7k160tfbg676-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.409        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.288        |
| Device Static (W)        | 0.121        |
| Effective TJA (C/W)      | 1.9          |
| Max Ambient (C)          | 84.2         |
| Junction Temperature (C) | 25.8         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.054 |        5 |       --- |             --- |
| Slice Logic              |     0.042 |   155092 |       --- |             --- |
|   LUT as Logic           |     0.040 |    90014 |    101400 |           88.77 |
|   CARRY4                 |     0.001 |     2972 |     25350 |           11.72 |
|   F7/F8 Muxes            |    <0.001 |     6467 |    101400 |            6.38 |
|   Register               |    <0.001 |    45648 |    202800 |           22.51 |
|   LUT as Distributed RAM |    <0.001 |      328 |     35000 |            0.94 |
|   Others                 |     0.000 |      589 |       --- |             --- |
| Signals                  |     0.050 |   119201 |       --- |             --- |
| Block RAM                |     0.023 |      136 |       325 |           41.85 |
| MMCM                     |     0.107 |        1 |         8 |           12.50 |
| DSPs                     |     0.007 |       27 |       600 |            4.50 |
| I/O                      |     0.006 |        9 |       400 |            2.25 |
| Static Power             |     0.121 |          |           |                 |
| Total                    |     0.409 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.221 |       0.176 |      0.045 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.079 |       0.061 |      0.018 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.002 |       0.001 |      0.001 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.007 |       0.002 |      0.006 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+----------------------------+-----------------+
| Clock              | Domain                     | Constraint (ns) |
+--------------------+----------------------------+-----------------+
| CLK_P              | CLK_P                      |             5.0 |
| clk_out1_clk_wiz_0 | cl/inst/clk_out1_clk_wiz_0 |            25.0 |
| clkfbout_clk_wiz_0 | cl/inst/clkfbout_clk_wiz_0 |             5.0 |
+--------------------+----------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------+-----------+
| Name                                 | Power (W) |
+--------------------------------------+-----------+
| Top                                  |     0.288 |
|   cl                                 |     0.112 |
|     inst                             |     0.112 |
|   pc                                 |     0.175 |
|     aesbuf_aes_aes_b_bram_inp_memory |     0.006 |
|     aesbuf_aes_aes_b_bram_out_memory |     0.004 |
|     aesbuf_s_xactor_f_rd_data        |     0.001 |
|     bram_dut_dmemMSB                 |     0.007 |
|     cclass_dmem                      |     0.022 |
|       dcache                         |     0.021 |
|     cclass_imem                      |     0.012 |
|       icache                         |     0.012 |
|     cclass_riscv                     |     0.079 |
|       pipe2_meta                     |     0.001 |
|       pipe4                          |     0.002 |
|       stage0                         |     0.007 |
|       stage2                         |     0.002 |
|       stage3                         |     0.051 |
|       stage5                         |     0.013 |
+--------------------------------------+-----------+


