{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1542782302211 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542782302212 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 21 14:38:21 2018 " "Processing started: Wed Nov 21 14:38:21 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542782302212 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1542782302212 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Muti-fuctionWatch -c Muti-fuctionWatch " "Command: quartus_map --read_settings_files=on --write_settings_files=off Muti-fuctionWatch -c Muti-fuctionWatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1542782302213 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1542782303634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muti-fuctionwatch.bdf 1 1 " "Found 1 design units, including 1 entities, in source file muti-fuctionwatch.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Muti-fuctionWatch " "Found entity 1: Muti-fuctionWatch" {  } { { "Muti-fuctionWatch.bdf" "" { Schematic "C:/Learning/DigitalDesign/EX3/Muti-fuctionWatch.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542782303815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542782303815 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "stopwatch.v(75) " "Verilog HDL information at stopwatch.v(75): always construct contains both blocking and non-blocking assignments" {  } { { "stopwatch.v" "" { Text "C:/Learning/DigitalDesign/EX3/stopwatch.v" 75 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1542782303844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwatch.v 2 2 " "Found 2 design units, including 2 entities, in source file stopwatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 stopwatch_01 " "Found entity 1: stopwatch_01" {  } { { "stopwatch.v" "" { Text "C:/Learning/DigitalDesign/EX3/stopwatch.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542782303847 ""} { "Info" "ISGN_ENTITY_NAME" "2 sevenseg " "Found entity 2: sevenseg" {  } { { "stopwatch.v" "" { Text "C:/Learning/DigitalDesign/EX3/stopwatch.v" 207 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542782303847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542782303847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.v 0 0 " "Found 0 design units, including 0 entities, in source file sevenseg.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542782303853 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "ledsegments packed stopwatch.v(210) " "Verilog HDL Port Declaration warning at stopwatch.v(210): data type declaration for \"ledsegments\" declares packed dimensions but the port declaration declaration does not" {  } { { "stopwatch.v" "" { Text "C:/Learning/DigitalDesign/EX3/stopwatch.v" 210 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1542782303857 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "ledsegments stopwatch.v(209) " "HDL info at stopwatch.v(209): see declaration for object \"ledsegments\"" {  } { { "stopwatch.v" "" { Text "C:/Learning/DigitalDesign/EX3/stopwatch.v" 209 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542782303858 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Muti-fuctionWatch " "Elaborating entity \"Muti-fuctionWatch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1542782303942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stopwatch_01 stopwatch_01:inst2 " "Elaborating entity \"stopwatch_01\" for hierarchy \"stopwatch_01:inst2\"" {  } { { "Muti-fuctionWatch.bdf" "inst2" { Schematic "C:/Learning/DigitalDesign/EX3/Muti-fuctionWatch.bdf" { { 224 416 632 432 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542782303950 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stopwatch.v(157) " "Verilog HDL assignment warning at stopwatch.v(157): truncated value with size 32 to match size of target (4)" {  } { { "stopwatch.v" "" { Text "C:/Learning/DigitalDesign/EX3/stopwatch.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1542782303957 "|Muti-fuctionWatch|stopwatch_01:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stopwatch.v(161) " "Verilog HDL assignment warning at stopwatch.v(161): truncated value with size 32 to match size of target (4)" {  } { { "stopwatch.v" "" { Text "C:/Learning/DigitalDesign/EX3/stopwatch.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1542782303957 "|Muti-fuctionWatch|stopwatch_01:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stopwatch.v(168) " "Verilog HDL assignment warning at stopwatch.v(168): truncated value with size 32 to match size of target (4)" {  } { { "stopwatch.v" "" { Text "C:/Learning/DigitalDesign/EX3/stopwatch.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1542782303957 "|Muti-fuctionWatch|stopwatch_01:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stopwatch.v(174) " "Verilog HDL assignment warning at stopwatch.v(174): truncated value with size 32 to match size of target (4)" {  } { { "stopwatch.v" "" { Text "C:/Learning/DigitalDesign/EX3/stopwatch.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1542782303957 "|Muti-fuctionWatch|stopwatch_01:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stopwatch.v(180) " "Verilog HDL assignment warning at stopwatch.v(180): truncated value with size 32 to match size of target (4)" {  } { { "stopwatch.v" "" { Text "C:/Learning/DigitalDesign/EX3/stopwatch.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1542782303958 "|Muti-fuctionWatch|stopwatch_01:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stopwatch.v(186) " "Verilog HDL assignment warning at stopwatch.v(186): truncated value with size 32 to match size of target (4)" {  } { { "stopwatch.v" "" { Text "C:/Learning/DigitalDesign/EX3/stopwatch.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1542782303958 "|Muti-fuctionWatch|stopwatch_01:inst2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led3 stopwatch.v(18) " "Output port \"led3\" at stopwatch.v(18) has no driver" {  } { { "stopwatch.v" "" { Text "C:/Learning/DigitalDesign/EX3/stopwatch.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1542782303958 "|Muti-fuctionWatch|stopwatch_01:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg stopwatch_01:inst2\|sevenseg:LED8_minute_display_high " "Elaborating entity \"sevenseg\" for hierarchy \"stopwatch_01:inst2\|sevenseg:LED8_minute_display_high\"" {  } { { "stopwatch.v" "LED8_minute_display_high" { Text "C:/Learning/DigitalDesign/EX3/stopwatch.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542782303961 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED3 GND " "Pin \"LED3\" is stuck at GND" {  } { { "Muti-fuctionWatch.bdf" "" { Schematic "C:/Learning/DigitalDesign/EX3/Muti-fuctionWatch.bdf" { { 512 856 1032 528 "LED3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542782305129 "|Muti-fuctionWatch|LED3"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1542782305129 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1542782305366 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Learning/DigitalDesign/EX3/output_files/Muti-fuctionWatch.map.smsg " "Generated suppressed messages file C:/Learning/DigitalDesign/EX3/output_files/Muti-fuctionWatch.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1542782305842 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1542782306110 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542782306110 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "321 " "Implemented 321 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1542782306343 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1542782306343 ""} { "Info" "ICUT_CUT_TM_LCELLS" "271 " "Implemented 271 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1542782306343 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1542782306343 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4708 " "Peak virtual memory: 4708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542782306383 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 21 14:38:26 2018 " "Processing ended: Wed Nov 21 14:38:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542782306383 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542782306383 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542782306383 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542782306383 ""}
