/*
   Copyright (c) 2015 Broadcom
   All Rights Reserved

    <:label-BRCM:2015:DUAL/GPL:standard
    
    This program is free software; you can redistribute it and/or modify
    it under the terms of the GNU General Public License, version 2, as published by
    the Free Software Foundation (the "GPL").
    
    This program is distributed in the hope that it will be useful,
    but WITHOUT ANY WARRANTY; without even the implied warranty of
    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
    GNU General Public License for more details.
    
    
    A copy of the GPL is available at http://www.broadcom.com/licenses/GPLv2.php, or by
    writing to the Free Software Foundation, Inc., 59 Temple Place - Suite 330,
    Boston, MA 02111-1307, USA.
    
:>
*/


#ifndef _XRDP_FPM_FPMINI_AG_H_
#define _XRDP_FPM_FPMINI_AG_H_

#include "ru_types.h"

#define FPM_FPMINI_FPMINI_LVL_2_MEM_L2_DATA_FIELD_MASK 0xFFFFFFFF
#define FPM_FPMINI_FPMINI_LVL_2_MEM_L2_DATA_FIELD_WIDTH 32
#define FPM_FPMINI_FPMINI_LVL_2_MEM_L2_DATA_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_FPMINI_FPMINI_LVL_2_MEM_L2_DATA_FIELD;
#endif
extern const ru_reg_rec FPM_FPMINI_FPMINI_LVL_2_MEM_L2_REG;
#define FPM_FPMINI_FPMINI_LVL_2_MEM_L2_REG_OFFSET 0x00000000
#define FPM_FPMINI_FPMINI_LVL_2_MEM_L2_REG_RAM_CNT 512

#define FPM_FPMINI_FPMINI_LVL_1_REGS_L1_L1_FIELD_MASK 0xFFFFFFFF
#define FPM_FPMINI_FPMINI_LVL_1_REGS_L1_L1_FIELD_WIDTH 32
#define FPM_FPMINI_FPMINI_LVL_1_REGS_L1_L1_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_FPMINI_FPMINI_LVL_1_REGS_L1_L1_FIELD;
#endif
extern const ru_reg_rec FPM_FPMINI_FPMINI_LVL_1_REGS_L1_REG;
#define FPM_FPMINI_FPMINI_LVL_1_REGS_L1_REG_OFFSET 0x00000800
#define FPM_FPMINI_FPMINI_LVL_1_REGS_L1_REG_RAM_CNT 16

#define FPM_FPMINI_FPMINI_LVL_0_REG_L0_DATA_FIELD_MASK 0xFFFFFFFF
#define FPM_FPMINI_FPMINI_LVL_0_REG_L0_DATA_FIELD_WIDTH 32
#define FPM_FPMINI_FPMINI_LVL_0_REG_L0_DATA_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_FPMINI_FPMINI_LVL_0_REG_L0_DATA_FIELD;
#endif
extern const ru_reg_rec FPM_FPMINI_FPMINI_LVL_0_REG_L0_REG;
#define FPM_FPMINI_FPMINI_LVL_0_REG_L0_REG_OFFSET 0x00000900

#define FPM_FPMINI_FPMINI_CFG0_L2_INIT_INIT_FIELD_MASK 0x00000001
#define FPM_FPMINI_FPMINI_CFG0_L2_INIT_INIT_FIELD_WIDTH 1
#define FPM_FPMINI_FPMINI_CFG0_L2_INIT_INIT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_FPMINI_FPMINI_CFG0_L2_INIT_INIT_FIELD;
#endif
extern const ru_reg_rec FPM_FPMINI_FPMINI_CFG0_L2_INIT_REG;
#define FPM_FPMINI_FPMINI_CFG0_L2_INIT_REG_OFFSET 0x00001000

#define FPM_FPMINI_FPMINI_CFG0_ALLC_FAST_ACK_EN_FIELD_MASK 0x00000001
#define FPM_FPMINI_FPMINI_CFG0_ALLC_FAST_ACK_EN_FIELD_WIDTH 1
#define FPM_FPMINI_FPMINI_CFG0_ALLC_FAST_ACK_EN_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_FPMINI_FPMINI_CFG0_ALLC_FAST_ACK_EN_FIELD;
#endif
extern const ru_reg_rec FPM_FPMINI_FPMINI_CFG0_ALLC_FAST_ACK_REG;
#define FPM_FPMINI_FPMINI_CFG0_ALLC_FAST_ACK_REG_OFFSET 0x00001004

#define FPM_FPMINI_FPMINI_PRFM_CNTRS_NUM_AVAIL_TKNS_VAL_FIELD_MASK 0xFFFFFFFF
#define FPM_FPMINI_FPMINI_PRFM_CNTRS_NUM_AVAIL_TKNS_VAL_FIELD_WIDTH 32
#define FPM_FPMINI_FPMINI_PRFM_CNTRS_NUM_AVAIL_TKNS_VAL_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_FPMINI_FPMINI_PRFM_CNTRS_NUM_AVAIL_TKNS_VAL_FIELD;
#endif
extern const ru_reg_rec FPM_FPMINI_FPMINI_PRFM_CNTRS_NUM_AVAIL_TKNS_REG;
#define FPM_FPMINI_FPMINI_PRFM_CNTRS_NUM_AVAIL_TKNS_REG_OFFSET 0x00001100

#define FPM_FPMINI_FPMINI_PRFM_CNTRS_NUM_AVAIL_TKNS_LOW_WM_VAL_FIELD_MASK 0xFFFFFFFF
#define FPM_FPMINI_FPMINI_PRFM_CNTRS_NUM_AVAIL_TKNS_LOW_WM_VAL_FIELD_WIDTH 32
#define FPM_FPMINI_FPMINI_PRFM_CNTRS_NUM_AVAIL_TKNS_LOW_WM_VAL_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_FPMINI_FPMINI_PRFM_CNTRS_NUM_AVAIL_TKNS_LOW_WM_VAL_FIELD;
#endif
extern const ru_reg_rec FPM_FPMINI_FPMINI_PRFM_CNTRS_NUM_AVAIL_TKNS_LOW_WM_REG;
#define FPM_FPMINI_FPMINI_PRFM_CNTRS_NUM_AVAIL_TKNS_LOW_WM_REG_OFFSET 0x00001104

#define FPM_FPMINI_FPMINI_PRFM_CNTRS_FREE_ERR_VAL_FIELD_MASK 0xFFFFFFFF
#define FPM_FPMINI_FPMINI_PRFM_CNTRS_FREE_ERR_VAL_FIELD_WIDTH 32
#define FPM_FPMINI_FPMINI_PRFM_CNTRS_FREE_ERR_VAL_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_FPMINI_FPMINI_PRFM_CNTRS_FREE_ERR_VAL_FIELD;
#endif
extern const ru_reg_rec FPM_FPMINI_FPMINI_PRFM_CNTRS_FREE_ERR_REG;
#define FPM_FPMINI_FPMINI_PRFM_CNTRS_FREE_ERR_REG_OFFSET 0x00001110

#define FPM_FPMINI_FPMINI_PRFM_CNTRS_GEN_CFG_RD_CLR_FIELD_MASK 0x00000001
#define FPM_FPMINI_FPMINI_PRFM_CNTRS_GEN_CFG_RD_CLR_FIELD_WIDTH 1
#define FPM_FPMINI_FPMINI_PRFM_CNTRS_GEN_CFG_RD_CLR_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_FPMINI_FPMINI_PRFM_CNTRS_GEN_CFG_RD_CLR_FIELD;
#endif
#define FPM_FPMINI_FPMINI_PRFM_CNTRS_GEN_CFG_WRAP_FIELD_MASK 0x00000002
#define FPM_FPMINI_FPMINI_PRFM_CNTRS_GEN_CFG_WRAP_FIELD_WIDTH 1
#define FPM_FPMINI_FPMINI_PRFM_CNTRS_GEN_CFG_WRAP_FIELD_SHIFT 1
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_FPMINI_FPMINI_PRFM_CNTRS_GEN_CFG_WRAP_FIELD;
#endif
#define FPM_FPMINI_FPMINI_PRFM_CNTRS_GEN_CFG_MSK_FREE_ERR_FIELD_MASK 0x00000004
#define FPM_FPMINI_FPMINI_PRFM_CNTRS_GEN_CFG_MSK_FREE_ERR_FIELD_WIDTH 1
#define FPM_FPMINI_FPMINI_PRFM_CNTRS_GEN_CFG_MSK_FREE_ERR_FIELD_SHIFT 2
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_FPMINI_FPMINI_PRFM_CNTRS_GEN_CFG_MSK_FREE_ERR_FIELD;
#endif
#define FPM_FPMINI_FPMINI_PRFM_CNTRS_GEN_CFG_MSK_MC_INC_ERR_FIELD_MASK 0x00000008
#define FPM_FPMINI_FPMINI_PRFM_CNTRS_GEN_CFG_MSK_MC_INC_ERR_FIELD_WIDTH 1
#define FPM_FPMINI_FPMINI_PRFM_CNTRS_GEN_CFG_MSK_MC_INC_ERR_FIELD_SHIFT 3
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_FPMINI_FPMINI_PRFM_CNTRS_GEN_CFG_MSK_MC_INC_ERR_FIELD;
#endif
#define FPM_FPMINI_FPMINI_PRFM_CNTRS_GEN_CFG_MSK_MC_DEC_ERR_FIELD_MASK 0x00000010
#define FPM_FPMINI_FPMINI_PRFM_CNTRS_GEN_CFG_MSK_MC_DEC_ERR_FIELD_WIDTH 1
#define FPM_FPMINI_FPMINI_PRFM_CNTRS_GEN_CFG_MSK_MC_DEC_ERR_FIELD_SHIFT 4
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_FPMINI_FPMINI_PRFM_CNTRS_GEN_CFG_MSK_MC_DEC_ERR_FIELD;
#endif
extern const ru_reg_rec FPM_FPMINI_FPMINI_PRFM_CNTRS_GEN_CFG_REG;
#define FPM_FPMINI_FPMINI_PRFM_CNTRS_GEN_CFG_REG_OFFSET 0x000011FC

#define FPM_FPMINI_FPMINI_DEBUG_DBGSEL_VS_FIELD_MASK 0x0000007F
#define FPM_FPMINI_FPMINI_DEBUG_DBGSEL_VS_FIELD_WIDTH 7
#define FPM_FPMINI_FPMINI_DEBUG_DBGSEL_VS_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_FPMINI_FPMINI_DEBUG_DBGSEL_VS_FIELD;
#endif
extern const ru_reg_rec FPM_FPMINI_FPMINI_DEBUG_DBGSEL_REG;
#define FPM_FPMINI_FPMINI_DEBUG_DBGSEL_REG_OFFSET 0x00001400

#define FPM_FPMINI_FPMINI_DEBUG_DBGBUS_VB_FIELD_MASK 0x001FFFFF
#define FPM_FPMINI_FPMINI_DEBUG_DBGBUS_VB_FIELD_WIDTH 21
#define FPM_FPMINI_FPMINI_DEBUG_DBGBUS_VB_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_FPMINI_FPMINI_DEBUG_DBGBUS_VB_FIELD;
#endif
extern const ru_reg_rec FPM_FPMINI_FPMINI_DEBUG_DBGBUS_REG;
#define FPM_FPMINI_FPMINI_DEBUG_DBGBUS_REG_OFFSET 0x00001404

#define FPM_FPMINI_FPMCAST_MC_MEM_MC_DATA_FIELD_MASK 0xFFFFFFFF
#define FPM_FPMINI_FPMCAST_MC_MEM_MC_DATA_FIELD_WIDTH 32
#define FPM_FPMINI_FPMCAST_MC_MEM_MC_DATA_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_FPMINI_FPMCAST_MC_MEM_MC_DATA_FIELD;
#endif
extern const ru_reg_rec FPM_FPMINI_FPMCAST_MC_MEM_MC_REG;
#define FPM_FPMINI_FPMCAST_MC_MEM_MC_REG_OFFSET 0x00004000
#define FPM_FPMINI_FPMCAST_MC_MEM_MC_REG_RAM_CNT 2048

#define FPM_FPMINI_FPMCAST_CFG0_MC_INIT_INIT_FIELD_MASK 0x00000001
#define FPM_FPMINI_FPMCAST_CFG0_MC_INIT_INIT_FIELD_WIDTH 1
#define FPM_FPMINI_FPMCAST_CFG0_MC_INIT_INIT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_FPMINI_FPMCAST_CFG0_MC_INIT_INIT_FIELD;
#endif
extern const ru_reg_rec FPM_FPMINI_FPMCAST_CFG0_MC_INIT_REG;
#define FPM_FPMINI_FPMCAST_CFG0_MC_INIT_REG_OFFSET 0x00008000

#define FPM_FPMINI_FPMCAST_CFG0_FREE_BP_MC_EN_FIELD_MASK 0x00000001
#define FPM_FPMINI_FPMCAST_CFG0_FREE_BP_MC_EN_FIELD_WIDTH 1
#define FPM_FPMINI_FPMCAST_CFG0_FREE_BP_MC_EN_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_FPMINI_FPMCAST_CFG0_FREE_BP_MC_EN_FIELD;
#endif
extern const ru_reg_rec FPM_FPMINI_FPMCAST_CFG0_FREE_BP_MC_REG;
#define FPM_FPMINI_FPMCAST_CFG0_FREE_BP_MC_REG_OFFSET 0x00008004

#define FPM_FPMINI_FPMCAST_PRFM_CNTRS_MC_INC_ERR_VAL_FIELD_MASK 0xFFFFFFFF
#define FPM_FPMINI_FPMCAST_PRFM_CNTRS_MC_INC_ERR_VAL_FIELD_WIDTH 32
#define FPM_FPMINI_FPMCAST_PRFM_CNTRS_MC_INC_ERR_VAL_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_FPMINI_FPMCAST_PRFM_CNTRS_MC_INC_ERR_VAL_FIELD;
#endif
extern const ru_reg_rec FPM_FPMINI_FPMCAST_PRFM_CNTRS_MC_INC_ERR_REG;
#define FPM_FPMINI_FPMCAST_PRFM_CNTRS_MC_INC_ERR_REG_OFFSET 0x00008100

#define FPM_FPMINI_FPMCAST_PRFM_CNTRS_MC_DEC_ERR_VAL_FIELD_MASK 0xFFFFFFFF
#define FPM_FPMINI_FPMCAST_PRFM_CNTRS_MC_DEC_ERR_VAL_FIELD_WIDTH 32
#define FPM_FPMINI_FPMCAST_PRFM_CNTRS_MC_DEC_ERR_VAL_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_FPMINI_FPMCAST_PRFM_CNTRS_MC_DEC_ERR_VAL_FIELD;
#endif
extern const ru_reg_rec FPM_FPMINI_FPMCAST_PRFM_CNTRS_MC_DEC_ERR_REG;
#define FPM_FPMINI_FPMCAST_PRFM_CNTRS_MC_DEC_ERR_REG_OFFSET 0x00008104

#define FPM_FPMINI_FPMCAST_DEBUG_DBGSEL_VS_FIELD_MASK 0x0000007F
#define FPM_FPMINI_FPMCAST_DEBUG_DBGSEL_VS_FIELD_WIDTH 7
#define FPM_FPMINI_FPMCAST_DEBUG_DBGSEL_VS_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_FPMINI_FPMCAST_DEBUG_DBGSEL_VS_FIELD;
#endif
extern const ru_reg_rec FPM_FPMINI_FPMCAST_DEBUG_DBGSEL_REG;
#define FPM_FPMINI_FPMCAST_DEBUG_DBGSEL_REG_OFFSET 0x00008400

#define FPM_FPMINI_FPMCAST_DEBUG_DBGBUS_VB_FIELD_MASK 0x001FFFFF
#define FPM_FPMINI_FPMCAST_DEBUG_DBGBUS_VB_FIELD_WIDTH 21
#define FPM_FPMINI_FPMCAST_DEBUG_DBGBUS_VB_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_FPMINI_FPMCAST_DEBUG_DBGBUS_VB_FIELD;
#endif
extern const ru_reg_rec FPM_FPMINI_FPMCAST_DEBUG_DBGBUS_REG;
#define FPM_FPMINI_FPMCAST_DEBUG_DBGBUS_REG_OFFSET 0x00008404

extern const ru_block_rec FPM_FPMINI_BLOCK;

#endif
