INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Agasha/Documents/University/FunctionalCircuitDesign/lab4/code/lab4/lab4.srcs/sources_1/new/bist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bist
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Agasha/Documents/University/FunctionalCircuitDesign/lab4/code/lab4/lab4.srcs/sources_1/new/button.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module button
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Agasha/Documents/University/FunctionalCircuitDesign/lab4/code/lab4/lab4.srcs/sources_1/new/crc8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Agasha/Documents/University/FunctionalCircuitDesign/lab4/code/lab4/lab4.srcs/sources_1/new/functer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module functer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Agasha/Documents/University/FunctionalCircuitDesign/lab4/code/lab4/lab4.srcs/sources_1/new/lfsr1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Agasha/Documents/University/FunctionalCircuitDesign/lab4/code/lab4/lab4.srcs/sources_1/new/lfsr2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Agasha/Documents/University/FunctionalCircuitDesign/lab4/code/lab4/lab4.srcs/sim_1/new/bist_testmode_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bist_testmode_tb
