#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sun Jan 11 16:48:49 2026
# Process ID: 6260
# Current directory: E:/Master/2025/Mamba/Cmamba_reconstruct/prj/xilinx/project_reconstruct.runs/synth_1
# Command line: vivado.exe -log top_mac_plus_bias_fifo_sigmoid_ew_gate.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_mac_plus_bias_fifo_sigmoid_ew_gate.tcl
# Log file: E:/Master/2025/Mamba/Cmamba_reconstruct/prj/xilinx/project_reconstruct.runs/synth_1/top_mac_plus_bias_fifo_sigmoid_ew_gate.vds
# Journal file: E:/Master/2025/Mamba/Cmamba_reconstruct/prj/xilinx/project_reconstruct.runs/synth_1\vivado.jou
# Running On        :G14-DAWN
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22621
# Processor Detail  :AMD Ryzen 9 5900HS with Radeon Graphics        
# CPU Frequency     :3294 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :33721 MB
# Swap memory       :2147 MB
# Total Virtual     :35868 MB
# Available Virtual :5653 MB
#-----------------------------------------------------------
source top_mac_plus_bias_fifo_sigmoid_ew_gate.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 555.402 ; gain = 233.816
Command: read_checkpoint -auto_incremental -incremental E:/Master/2025/Mamba/Cmamba_reconstruct/prj/xilinx/project_reconstruct.srcs/utils_1/imports/synth_1/top_mac_plus_bias_fifo_sigmoid_ew_gate.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from E:/Master/2025/Mamba/Cmamba_reconstruct/prj/xilinx/project_reconstruct.srcs/utils_1/imports/synth_1/top_mac_plus_bias_fifo_sigmoid_ew_gate.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top_mac_plus_bias_fifo_sigmoid_ew_gate -part xczu9eg-ffvb1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2025.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22600
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1984.164 ; gain = 404.598
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_mac_plus_bias_fifo_sigmoid_ew_gate' [E:/Master/2025/Mamba/Cmamba_reconstruct/user/src/top_mac_plus_bias_fifo_sigmoid_ew_gate.sv:4]
INFO: [Synth 8-6157] synthesizing module 'slim_mac_mem_controller_combined_dp' [E:/Master/2025/Mamba/Cmamba_reconstruct/user/src/slim_mac_mem_controller_combined_dp.sv:14]
	Parameter TILE_SIZE bound to: 32'sb00000000000000000000000000000100 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000000010000 
	Parameter ACC_WIDTH bound to: 32'sb00000000000000000000000000100000 
	Parameter FRAC_BITS bound to: 32'sb00000000000000000000000000001000 
	Parameter N_BANK bound to: 32'sb00000000000000000000000000000110 
	Parameter WDEPTH bound to: 32'sb00000000000000000000001010101011 
	Parameter WADDR_W bound to: 32'sb00000000000000000000000000001010 
	Parameter DATA_W bound to: 32'sb00000000000000000000000100000000 
	Parameter XT_ADDR_W bound to: 32'sb00000000000000000000000000000110 
INFO: [Synth 8-6157] synthesizing module 'slim_multi_bank_wbuf_dp' [E:/Master/2025/Mamba/Cmamba_reconstruct/user/src/slim_multi_bank_wbuf_dp.sv:13]
	Parameter N_BANK bound to: 32'sb00000000000000000000000000000110 
	Parameter DEPTH bound to: 32'sb00000000000000000000001010101011 
	Parameter ADDR_W bound to: 32'sb00000000000000000000000000001010 
	Parameter DATA_W bound to: 32'sb00000000000000000000000100000000 
INFO: [Synth 8-6157] synthesizing module 'slim_WBUF_bank_dp' [E:/Master/2025/Mamba/Cmamba_reconstruct/prj/xilinx/project_reconstruct.runs/synth_1/.Xil/Vivado-6260-G14-DAWN/realtime/slim_WBUF_bank_dp_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'slim_WBUF_bank_dp' (0#1) [E:/Master/2025/Mamba/Cmamba_reconstruct/prj/xilinx/project_reconstruct.runs/synth_1/.Xil/Vivado-6260-G14-DAWN/realtime/slim_WBUF_bank_dp_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'slim_multi_bank_wbuf_dp' (0#1) [E:/Master/2025/Mamba/Cmamba_reconstruct/user/src/slim_multi_bank_wbuf_dp.sv:13]
INFO: [Synth 8-6157] synthesizing module 'xt_input_buf' [E:/Master/2025/Mamba/Cmamba_reconstruct/user/src/xt_input_buf.sv:7]
	Parameter ADDR_W bound to: 32'sb00000000000000000000000000000110 
	Parameter DATA_W bound to: 32'sb00000000000000000000000000010000 
	Parameter TILE_SIZE bound to: 32'sb00000000000000000000000000000100 
INFO: [Synth 8-6157] synthesizing module 'u_xt_rom' [E:/Master/2025/Mamba/Cmamba_reconstruct/prj/xilinx/project_reconstruct.runs/synth_1/.Xil/Vivado-6260-G14-DAWN/realtime/u_xt_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'u_xt_rom' (0#1) [E:/Master/2025/Mamba/Cmamba_reconstruct/prj/xilinx/project_reconstruct.runs/synth_1/.Xil/Vivado-6260-G14-DAWN/realtime/u_xt_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xt_input_buf' (0#1) [E:/Master/2025/Mamba/Cmamba_reconstruct/user/src/xt_input_buf.sv:7]
INFO: [Synth 8-6157] synthesizing module 'vec_fifo_axis_ip' [E:/Master/2025/Mamba/Cmamba_reconstruct/user/src/vec_fifo_axis_ip.sv:1]
	Parameter TILE_SIZE bound to: 32'sb00000000000000000000000000000100 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000000010000 
INFO: [Synth 8-6157] synthesizing module 'bias2sigmoid_fifo' [E:/Master/2025/Mamba/Cmamba_reconstruct/prj/xilinx/project_reconstruct.runs/synth_1/.Xil/Vivado-6260-G14-DAWN/realtime/bias2sigmoid_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bias2sigmoid_fifo' (0#1) [E:/Master/2025/Mamba/Cmamba_reconstruct/prj/xilinx/project_reconstruct.runs/synth_1/.Xil/Vivado-6260-G14-DAWN/realtime/bias2sigmoid_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vec_fifo_axis_ip' (0#1) [E:/Master/2025/Mamba/Cmamba_reconstruct/user/src/vec_fifo_axis_ip.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_4array_with_reduction' [E:/Master/2025/Mamba/Cmamba_reconstruct/user/src/pipeline_4array_with_reduction.sv:8]
	Parameter TILE_SIZE bound to: 32'sb00000000000000000000000000000100 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000000010000 
	Parameter ACC_WIDTH bound to: 32'sb00000000000000000000000000100000 
	Parameter FRAC_BITS bound to: 32'sb00000000000000000000000000001000 
INFO: [Synth 8-6157] synthesizing module 'pipeline_4array_top' [E:/Master/2025/Mamba/Cmamba_reconstruct/user/src/pipeline_4array_top.sv:15]
	Parameter TILE_SIZE bound to: 32'sb00000000000000000000000000000100 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000000010000 
	Parameter ACC_WIDTH bound to: 32'sb00000000000000000000000000100000 
	Parameter FRAC_BITS bound to: 32'sb00000000000000000000000000001000 
INFO: [Synth 8-6157] synthesizing module 'array4x4' [E:/Master/2025/Mamba/Cmamba_reconstruct/user/src/array4x4.sv:6]
	Parameter TILE_SIZE bound to: 32'sb00000000000000000000000000000100 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000000010000 
	Parameter ACC_WIDTH bound to: 32'sb00000000000000000000000000100000 
	Parameter FRAC_BITS bound to: 32'sb00000000000000000000000000001000 
INFO: [Synth 8-6157] synthesizing module 'pe_unit_pipe' [E:/Master/2025/Mamba/Cmamba_reconstruct/user/src/pe_unit_pipe.sv:16]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ACC_WIDTH bound to: 32 - type: integer 
	Parameter FRAC_BITS bound to: 8 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [E:/Master/2025/Mamba/Cmamba_reconstruct/user/src/pe_unit_pipe.sv:63]
INFO: [Synth 8-6155] done synthesizing module 'pe_unit_pipe' (0#1) [E:/Master/2025/Mamba/Cmamba_reconstruct/user/src/pe_unit_pipe.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'array4x4' (0#1) [E:/Master/2025/Mamba/Cmamba_reconstruct/user/src/array4x4.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'pipeline_4array_top' (0#1) [E:/Master/2025/Mamba/Cmamba_reconstruct/user/src/pipeline_4array_top.sv:15]
INFO: [Synth 8-6157] synthesizing module 'reduction_accumulator' [E:/Master/2025/Mamba/Cmamba_reconstruct/user/src/reduction_accumulator.sv:4]
	Parameter TILE_SIZE bound to: 32'sb00000000000000000000000000000100 
	Parameter ACC_WIDTH bound to: 32'sb00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'reduction_accumulator' (0#1) [E:/Master/2025/Mamba/Cmamba_reconstruct/user/src/reduction_accumulator.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'pipeline_4array_with_reduction' (0#1) [E:/Master/2025/Mamba/Cmamba_reconstruct/user/src/pipeline_4array_with_reduction.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'slim_mac_mem_controller_combined_dp' (0#1) [E:/Master/2025/Mamba/Cmamba_reconstruct/user/src/slim_mac_mem_controller_combined_dp.sv:14]
INFO: [Synth 8-6157] synthesizing module 'pulse_to_stream_adapter' [E:/Master/2025/Mamba/Cmamba_reconstruct/user/src/pulse_to_stream_adapter.sv:15]
	Parameter TILE_SIZE bound to: 32'sb00000000000000000000000000000100 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000000010000 
INFO: [Synth 8-6155] done synthesizing module 'pulse_to_stream_adapter' (0#1) [E:/Master/2025/Mamba/Cmamba_reconstruct/user/src/pulse_to_stream_adapter.sv:15]
INFO: [Synth 8-6157] synthesizing module 'bias_add_regslice_ip_A' [E:/Master/2025/Mamba/Cmamba_reconstruct/user/src/bias_add_regslice_ip.sv:16]
	Parameter TILE_SIZE bound to: 32'sb00000000000000000000000000000100 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000000010000 
	Parameter D bound to: 32'sb00000000000000000000000100000000 
	Parameter PIPE_LAT bound to: 32'sb00000000000000000000000000000100 
INFO: [Synth 8-6157] synthesizing module 'bias_ROM' [E:/Master/2025/Mamba/Cmamba_reconstruct/prj/xilinx/project_reconstruct.runs/synth_1/.Xil/Vivado-6260-G14-DAWN/realtime/bias_ROM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bias_ROM' (0#1) [E:/Master/2025/Mamba/Cmamba_reconstruct/prj/xilinx/project_reconstruct.runs/synth_1/.Xil/Vivado-6260-G14-DAWN/realtime/bias_ROM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bias_add_regslice_ip_A' (0#1) [E:/Master/2025/Mamba/Cmamba_reconstruct/user/src/bias_add_regslice_ip.sv:16]
INFO: [Synth 8-6157] synthesizing module 'sigmoid4_vec' [E:/Master/2025/Mamba/Cmamba_reconstruct/user/src/sigmoid4_vec.sv:5]
	Parameter TILE_SIZE bound to: 32'sb00000000000000000000000000000100 
	Parameter IN_W bound to: 32'sb00000000000000000000000000010000 
	Parameter OUT_W bound to: 32'sb00000000000000000000000000010000 
	Parameter ADDR_BITS bound to: 32'sb00000000000000000000000000001011 
	Parameter LUT_FILE bound to: E:/Master/2025/Mamba/Cmamba_reconstruct/user/data/sigmoid_lut_q016_2048.hex - type: string 
INFO: [Synth 8-3876] $readmem data file 'E:/Master/2025/Mamba/Cmamba_reconstruct/user/data/sigmoid_lut_q016_2048.hex' is read successfully [E:/Master/2025/Mamba/Cmamba_reconstruct/user/src/sigmoid4_vec.sv:42]
INFO: [Synth 8-6155] done synthesizing module 'sigmoid4_vec' (0#1) [E:/Master/2025/Mamba/Cmamba_reconstruct/user/src/sigmoid4_vec.sv:5]
INFO: [Synth 8-6157] synthesizing module 'axis_vec_join2' [E:/Master/2025/Mamba/Cmamba_reconstruct/user/src/axis_vec_join2.sv:1]
	Parameter TILE_SIZE bound to: 32'sb00000000000000000000000000000100 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000000010000 
INFO: [Synth 8-6155] done synthesizing module 'axis_vec_join2' (0#1) [E:/Master/2025/Mamba/Cmamba_reconstruct/user/src/axis_vec_join2.sv:1]
INFO: [Synth 8-6157] synthesizing module 'ew_update_vec4' [E:/Master/2025/Mamba/Cmamba_reconstruct/user/src/ew_update_vec4.sv:11]
	Parameter TILE_SIZE bound to: 32'sb00000000000000000000000000000100 
	Parameter W bound to: 32'sb00000000000000000000000000010000 
	Parameter S_ADDR_W bound to: 32'sb00000000000000000000000000000110 
INFO: [Synth 8-155] case statement is not full and has no default [E:/Master/2025/Mamba/Cmamba_reconstruct/user/src/ew_update_vec4.sv:109]
INFO: [Synth 8-6157] synthesizing module 's_buffer' [E:/Master/2025/Mamba/Cmamba_reconstruct/prj/xilinx/project_reconstruct.runs/synth_1/.Xil/Vivado-6260-G14-DAWN/realtime/s_buffer_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's_buffer' (0#1) [E:/Master/2025/Mamba/Cmamba_reconstruct/prj/xilinx/project_reconstruct.runs/synth_1/.Xil/Vivado-6260-G14-DAWN/realtime/s_buffer_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ewm_vec4' [E:/Master/2025/Mamba/Cmamba_reconstruct/user/src/ewm_vec4.sv:7]
	Parameter TILE_SIZE bound to: 32'sb00000000000000000000000000000100 
	Parameter IN_W bound to: 32'sb00000000000000000000000000010000 
	Parameter OUT_W bound to: 32'sb00000000000000000000000000010000 
	Parameter FRAC_BITS bound to: 32'sb00000000000000000000000000001000 
	Parameter SIGNED_A bound to: 1'b0 
	Parameter SIGNED_B bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'ewm_vec4' (0#1) [E:/Master/2025/Mamba/Cmamba_reconstruct/user/src/ewm_vec4.sv:7]
INFO: [Synth 8-6157] synthesizing module 'ewa_vec4' [E:/Master/2025/Mamba/Cmamba_reconstruct/user/src/ewa_vec4.sv:6]
	Parameter TILE_SIZE bound to: 32'sb00000000000000000000000000000100 
	Parameter W bound to: 32'sb00000000000000000000000000010000 
	Parameter SIGNED_IO bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'ewa_vec4' (0#1) [E:/Master/2025/Mamba/Cmamba_reconstruct/user/src/ewa_vec4.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'ew_update_vec4' (0#1) [E:/Master/2025/Mamba/Cmamba_reconstruct/user/src/ew_update_vec4.sv:11]
INFO: [Synth 8-6157] synthesizing module 'ewm_gate_sbuf_vec4' [E:/Master/2025/Mamba/Cmamba_reconstruct/user/src/ewm_gate_sbuf_vec4.sv:8]
	Parameter TILE_SIZE bound to: 32'sb00000000000000000000000000000100 
	Parameter W bound to: 32'sb00000000000000000000000000010000 
	Parameter FRAC_BITS bound to: 32'sb00000000000000000000000000001000 
	Parameter S_ADDR_W bound to: 32'sb00000000000000000000000000000110 
INFO: [Synth 8-6157] synthesizing module 'ewm_vec4__parameterized0' [E:/Master/2025/Mamba/Cmamba_reconstruct/user/src/ewm_vec4.sv:7]
	Parameter TILE_SIZE bound to: 32'sb00000000000000000000000000000100 
	Parameter IN_W bound to: 32'sb00000000000000000000000000010000 
	Parameter OUT_W bound to: 32'sb00000000000000000000000000010000 
	Parameter FRAC_BITS bound to: 32'sb00000000000000000000000000001000 
	Parameter SIGNED_A bound to: 1'b1 
	Parameter SIGNED_B bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'ewm_vec4__parameterized0' (0#1) [E:/Master/2025/Mamba/Cmamba_reconstruct/user/src/ewm_vec4.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'ewm_gate_sbuf_vec4' (0#1) [E:/Master/2025/Mamba/Cmamba_reconstruct/user/src/ewm_gate_sbuf_vec4.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'top_mac_plus_bias_fifo_sigmoid_ew_gate' (0#1) [E:/Master/2025/Mamba/Cmamba_reconstruct/user/src/top_mac_plus_bias_fifo_sigmoid_ew_gate.sv:4]
WARNING: [Synth 8-6014] Unused sequential element xt_init_done_reg was removed.  [E:/Master/2025/Mamba/Cmamba_reconstruct/user/src/slim_mac_mem_controller_combined_dp.sv:236]
WARNING: [Synth 8-6014] Unused sequential element xt_curr_reg[0][3] was removed.  [E:/Master/2025/Mamba/Cmamba_reconstruct/user/src/slim_mac_mem_controller_combined_dp.sv:239]
WARNING: [Synth 8-6014] Unused sequential element xt_curr_reg[0][2] was removed.  [E:/Master/2025/Mamba/Cmamba_reconstruct/user/src/slim_mac_mem_controller_combined_dp.sv:239]
WARNING: [Synth 8-6014] Unused sequential element xt_curr_reg[0][1] was removed.  [E:/Master/2025/Mamba/Cmamba_reconstruct/user/src/slim_mac_mem_controller_combined_dp.sv:239]
WARNING: [Synth 8-6014] Unused sequential element xt_curr_reg[0][0] was removed.  [E:/Master/2025/Mamba/Cmamba_reconstruct/user/src/slim_mac_mem_controller_combined_dp.sv:239]
WARNING: [Synth 8-6014] Unused sequential element buf_writable_reg was removed.  [E:/Master/2025/Mamba/Cmamba_reconstruct/user/src/sigmoid4_vec.sv:169]
WARNING: [Synth 8-6014] Unused sequential element nxt0_v_reg was removed.  [E:/Master/2025/Mamba/Cmamba_reconstruct/user/src/top_mac_plus_bias_fifo_sigmoid_ew_gate.sv:173]
WARNING: [Synth 8-6014] Unused sequential element nxt1_v_reg was removed.  [E:/Master/2025/Mamba/Cmamba_reconstruct/user/src/top_mac_plus_bias_fifo_sigmoid_ew_gate.sv:173]
WARNING: [Synth 8-6014] Unused sequential element nxt0_vec_reg[3] was removed.  [E:/Master/2025/Mamba/Cmamba_reconstruct/user/src/top_mac_plus_bias_fifo_sigmoid_ew_gate.sv:175]
WARNING: [Synth 8-6014] Unused sequential element nxt0_vec_reg[2] was removed.  [E:/Master/2025/Mamba/Cmamba_reconstruct/user/src/top_mac_plus_bias_fifo_sigmoid_ew_gate.sv:175]
WARNING: [Synth 8-6014] Unused sequential element nxt0_vec_reg[1] was removed.  [E:/Master/2025/Mamba/Cmamba_reconstruct/user/src/top_mac_plus_bias_fifo_sigmoid_ew_gate.sv:175]
WARNING: [Synth 8-6014] Unused sequential element nxt0_vec_reg[0] was removed.  [E:/Master/2025/Mamba/Cmamba_reconstruct/user/src/top_mac_plus_bias_fifo_sigmoid_ew_gate.sv:175]
WARNING: [Synth 8-6014] Unused sequential element nxt1_vec_reg[3] was removed.  [E:/Master/2025/Mamba/Cmamba_reconstruct/user/src/top_mac_plus_bias_fifo_sigmoid_ew_gate.sv:176]
WARNING: [Synth 8-6014] Unused sequential element nxt1_vec_reg[2] was removed.  [E:/Master/2025/Mamba/Cmamba_reconstruct/user/src/top_mac_plus_bias_fifo_sigmoid_ew_gate.sv:176]
WARNING: [Synth 8-6014] Unused sequential element nxt1_vec_reg[1] was removed.  [E:/Master/2025/Mamba/Cmamba_reconstruct/user/src/top_mac_plus_bias_fifo_sigmoid_ew_gate.sv:176]
WARNING: [Synth 8-6014] Unused sequential element nxt1_vec_reg[0] was removed.  [E:/Master/2025/Mamba/Cmamba_reconstruct/user/src/top_mac_plus_bias_fifo_sigmoid_ew_gate.sv:176]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2147.188 ; gain = 567.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2147.188 ; gain = 567.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2147.188 ; gain = 567.621
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.275 . Memory (MB): peak = 2147.188 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Master/2025/Mamba/Cmamba_reconstruct/prj/xilinx/project_reconstruct.gen/sources_1/ip/s_buffer/s_buffer/s_buffer_in_context.xdc] for cell 'u_ew/u_s_buffer'
Finished Parsing XDC File [e:/Master/2025/Mamba/Cmamba_reconstruct/prj/xilinx/project_reconstruct.gen/sources_1/ip/s_buffer/s_buffer/s_buffer_in_context.xdc] for cell 'u_ew/u_s_buffer'
Parsing XDC File [e:/Master/2025/Mamba/project_reconstruct.gen/sources_1/ip/bias2sigmoid_fifo/bias2sigmoid_fifo/bias2sigmoid_fifo_in_context.xdc] for cell 'u_mac/u_xt_vec_fifo/u_fifo'
Finished Parsing XDC File [e:/Master/2025/Mamba/project_reconstruct.gen/sources_1/ip/bias2sigmoid_fifo/bias2sigmoid_fifo/bias2sigmoid_fifo_in_context.xdc] for cell 'u_mac/u_xt_vec_fifo/u_fifo'
Parsing XDC File [e:/Master/2025/Mamba/project_reconstruct.gen/sources_1/ip/bias2sigmoid_fifo/bias2sigmoid_fifo/bias2sigmoid_fifo_in_context.xdc] for cell 'u_bias_fifo/u_fifo'
Finished Parsing XDC File [e:/Master/2025/Mamba/project_reconstruct.gen/sources_1/ip/bias2sigmoid_fifo/bias2sigmoid_fifo/bias2sigmoid_fifo_in_context.xdc] for cell 'u_bias_fifo/u_fifo'
Parsing XDC File [e:/Master/2025/Mamba/project_reconstruct.gen/sources_1/ip/bias2sigmoid_fifo/bias2sigmoid_fifo/bias2sigmoid_fifo_in_context.xdc] for cell 'u_lam_fifo/u_fifo'
Finished Parsing XDC File [e:/Master/2025/Mamba/project_reconstruct.gen/sources_1/ip/bias2sigmoid_fifo/bias2sigmoid_fifo/bias2sigmoid_fifo_in_context.xdc] for cell 'u_lam_fifo/u_fifo'
Parsing XDC File [e:/Master/2025/Mamba/project_reconstruct.gen/sources_1/ip/bias_ROM/bias_ROM/bias_ROM_in_context.xdc] for cell 'u_bias_add/u_bias_rom'
Finished Parsing XDC File [e:/Master/2025/Mamba/project_reconstruct.gen/sources_1/ip/bias_ROM/bias_ROM/bias_ROM_in_context.xdc] for cell 'u_bias_add/u_bias_rom'
Parsing XDC File [e:/Master/2025/Mamba/project_reconstruct.gen/sources_1/ip/slim_WBUF_bank_dp/slim_WBUF_bank_dp/slim_WBUF_bank_dp_in_context.xdc] for cell 'u_mac/u_wbuf/WBUF_BANK[0].u_bank'
Finished Parsing XDC File [e:/Master/2025/Mamba/project_reconstruct.gen/sources_1/ip/slim_WBUF_bank_dp/slim_WBUF_bank_dp/slim_WBUF_bank_dp_in_context.xdc] for cell 'u_mac/u_wbuf/WBUF_BANK[0].u_bank'
Parsing XDC File [e:/Master/2025/Mamba/project_reconstruct.gen/sources_1/ip/slim_WBUF_bank_dp/slim_WBUF_bank_dp/slim_WBUF_bank_dp_in_context.xdc] for cell 'u_mac/u_wbuf/WBUF_BANK[1].u_bank'
Finished Parsing XDC File [e:/Master/2025/Mamba/project_reconstruct.gen/sources_1/ip/slim_WBUF_bank_dp/slim_WBUF_bank_dp/slim_WBUF_bank_dp_in_context.xdc] for cell 'u_mac/u_wbuf/WBUF_BANK[1].u_bank'
Parsing XDC File [e:/Master/2025/Mamba/project_reconstruct.gen/sources_1/ip/slim_WBUF_bank_dp/slim_WBUF_bank_dp/slim_WBUF_bank_dp_in_context.xdc] for cell 'u_mac/u_wbuf/WBUF_BANK[2].u_bank'
Finished Parsing XDC File [e:/Master/2025/Mamba/project_reconstruct.gen/sources_1/ip/slim_WBUF_bank_dp/slim_WBUF_bank_dp/slim_WBUF_bank_dp_in_context.xdc] for cell 'u_mac/u_wbuf/WBUF_BANK[2].u_bank'
Parsing XDC File [e:/Master/2025/Mamba/project_reconstruct.gen/sources_1/ip/slim_WBUF_bank_dp/slim_WBUF_bank_dp/slim_WBUF_bank_dp_in_context.xdc] for cell 'u_mac/u_wbuf/WBUF_BANK[3].u_bank'
Finished Parsing XDC File [e:/Master/2025/Mamba/project_reconstruct.gen/sources_1/ip/slim_WBUF_bank_dp/slim_WBUF_bank_dp/slim_WBUF_bank_dp_in_context.xdc] for cell 'u_mac/u_wbuf/WBUF_BANK[3].u_bank'
Parsing XDC File [e:/Master/2025/Mamba/project_reconstruct.gen/sources_1/ip/slim_WBUF_bank_dp/slim_WBUF_bank_dp/slim_WBUF_bank_dp_in_context.xdc] for cell 'u_mac/u_wbuf/WBUF_BANK[4].u_bank'
Finished Parsing XDC File [e:/Master/2025/Mamba/project_reconstruct.gen/sources_1/ip/slim_WBUF_bank_dp/slim_WBUF_bank_dp/slim_WBUF_bank_dp_in_context.xdc] for cell 'u_mac/u_wbuf/WBUF_BANK[4].u_bank'
Parsing XDC File [e:/Master/2025/Mamba/project_reconstruct.gen/sources_1/ip/slim_WBUF_bank_dp/slim_WBUF_bank_dp/slim_WBUF_bank_dp_in_context.xdc] for cell 'u_mac/u_wbuf/WBUF_BANK[5].u_bank'
Finished Parsing XDC File [e:/Master/2025/Mamba/project_reconstruct.gen/sources_1/ip/slim_WBUF_bank_dp/slim_WBUF_bank_dp/slim_WBUF_bank_dp_in_context.xdc] for cell 'u_mac/u_wbuf/WBUF_BANK[5].u_bank'
Parsing XDC File [e:/Master/2025/Mamba/Cmamba_reconstruct/prj/xilinx/project_reconstruct.gen/sources_1/ip/u_xt_rom/u_xt_rom/u_xt_rom_in_context.xdc] for cell 'u_mac/u_xt/X_T_ROM'
Finished Parsing XDC File [e:/Master/2025/Mamba/Cmamba_reconstruct/prj/xilinx/project_reconstruct.gen/sources_1/ip/u_xt_rom/u_xt_rom/u_xt_rom_in_context.xdc] for cell 'u_mac/u_xt/X_T_ROM'
Parsing XDC File [E:/Master/2025/Mamba/Cmamba_reconstruct/prj/xilinx/project_reconstruct.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/Master/2025/Mamba/Cmamba_reconstruct/prj/xilinx/project_reconstruct.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2239.934 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 2239.938 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2246.613 ; gain = 667.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2246.613 ; gain = 667.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for u_ew/u_s_buffer. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_mac/u_xt_vec_fifo/u_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_bias_fifo/u_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_lam_fifo/u_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_bias_add/u_bias_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_mac/u_wbuf/\WBUF_BANK[0].u_bank . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_mac/u_wbuf/\WBUF_BANK[1].u_bank . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_mac/u_wbuf/\WBUF_BANK[2].u_bank . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_mac/u_wbuf/\WBUF_BANK[3].u_bank . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_mac/u_wbuf/\WBUF_BANK[4].u_bank . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_mac/u_wbuf/\WBUF_BANK[5].u_bank . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_mac/u_xt/X_T_ROM. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2246.613 ; gain = 667.047
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slim_mac_mem_controller_combined_dp'
INFO: [Synth 8-802] inferred FSM for state register 'st_reg' in module 'ew_update_vec4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                              000
            RUN_PIPELINE |                               10 |                              001
               WAIT_DONE |                               01 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'slim_mac_mem_controller_combined_dp'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                              001 |                              000
                  ST_RD1 |                              100 |                              001
                  ST_RD2 |                              011 |                              010
                 ST_CALC |                              010 |                              011
                 ST_WAIT |                              000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'st_reg' using encoding 'sequential' in module 'ew_update_vec4'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2246.613 ; gain = 667.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input   32 Bit       Adders := 4     
	   2 Input   17 Bit       Adders := 64    
	   2 Input   16 Bit       Adders := 15    
	   2 Input   11 Bit       Adders := 4     
	   2 Input   10 Bit       Adders := 6     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 4     
	   2 Input    3 Bit       Adders := 1     
	   4 Input    3 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 11    
+---Registers : 
	              256 Bit    Registers := 4     
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 72    
	               24 Bit    Registers := 12    
	               16 Bit    Registers := 219   
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 8     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 8     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 11    
	                2 Bit    Registers := 12    
	                1 Bit    Registers := 92    
+---Muxes : 
	   2 Input  256 Bit        Muxes := 8     
	   2 Input   64 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 64    
	   2 Input   32 Bit        Muxes := 124   
	   2 Input   16 Bit        Muxes := 84    
	   4 Input   16 Bit        Muxes := 28    
	   2 Input   11 Bit        Muxes := 8     
	   2 Input   10 Bit        Muxes := 126   
	   3 Input   10 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 19    
	   2 Input    3 Bit        Muxes := 6     
	   3 Input    3 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 14    
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 72    
	   3 Input    1 Bit        Muxes := 3     
	   5 Input    1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP ROW[0].COL[0].u_pe/mult_full, operation Mode is: A*B.
DSP Report: operator ROW[0].COL[0].u_pe/mult_full is absorbed into DSP ROW[0].COL[0].u_pe/mult_full.
DSP Report: Generating DSP ROW[0].COL[0].u_pe/dsp_accum0, operation Mode is: C+A*B.
DSP Report: operator ROW[0].COL[0].u_pe/dsp_accum0 is absorbed into DSP ROW[0].COL[0].u_pe/dsp_accum0.
DSP Report: operator ROW[0].COL[0].u_pe/mult_full is absorbed into DSP ROW[0].COL[0].u_pe/dsp_accum0.
DSP Report: Generating DSP ROW[0].COL[1].u_pe/mult_full, operation Mode is: A*B.
DSP Report: operator ROW[0].COL[1].u_pe/mult_full is absorbed into DSP ROW[0].COL[1].u_pe/mult_full.
DSP Report: Generating DSP ROW[0].COL[1].u_pe/dsp_accum0, operation Mode is: C+A*B.
DSP Report: operator ROW[0].COL[1].u_pe/dsp_accum0 is absorbed into DSP ROW[0].COL[1].u_pe/dsp_accum0.
DSP Report: operator ROW[0].COL[1].u_pe/mult_full is absorbed into DSP ROW[0].COL[1].u_pe/dsp_accum0.
DSP Report: Generating DSP ROW[0].COL[2].u_pe/mult_full, operation Mode is: A*B.
DSP Report: operator ROW[0].COL[2].u_pe/mult_full is absorbed into DSP ROW[0].COL[2].u_pe/mult_full.
DSP Report: Generating DSP ROW[0].COL[2].u_pe/dsp_accum0, operation Mode is: C+A*B.
DSP Report: operator ROW[0].COL[2].u_pe/dsp_accum0 is absorbed into DSP ROW[0].COL[2].u_pe/dsp_accum0.
DSP Report: operator ROW[0].COL[2].u_pe/mult_full is absorbed into DSP ROW[0].COL[2].u_pe/dsp_accum0.
DSP Report: Generating DSP ROW[0].COL[3].u_pe/mult_full, operation Mode is: A*B.
DSP Report: operator ROW[0].COL[3].u_pe/mult_full is absorbed into DSP ROW[0].COL[3].u_pe/mult_full.
DSP Report: Generating DSP ROW[0].COL[3].u_pe/dsp_accum0, operation Mode is: C+A*B.
DSP Report: operator ROW[0].COL[3].u_pe/dsp_accum0 is absorbed into DSP ROW[0].COL[3].u_pe/dsp_accum0.
DSP Report: operator ROW[0].COL[3].u_pe/mult_full is absorbed into DSP ROW[0].COL[3].u_pe/dsp_accum0.
DSP Report: Generating DSP ROW[1].COL[0].u_pe/mult_full, operation Mode is: A*B.
DSP Report: operator ROW[1].COL[0].u_pe/mult_full is absorbed into DSP ROW[1].COL[0].u_pe/mult_full.
DSP Report: Generating DSP ROW[1].COL[0].u_pe/dsp_accum0, operation Mode is: C+A*B.
DSP Report: operator ROW[1].COL[0].u_pe/dsp_accum0 is absorbed into DSP ROW[1].COL[0].u_pe/dsp_accum0.
DSP Report: operator ROW[1].COL[0].u_pe/mult_full is absorbed into DSP ROW[1].COL[0].u_pe/dsp_accum0.
DSP Report: Generating DSP ROW[1].COL[1].u_pe/mult_full, operation Mode is: A*B.
DSP Report: operator ROW[1].COL[1].u_pe/mult_full is absorbed into DSP ROW[1].COL[1].u_pe/mult_full.
DSP Report: Generating DSP ROW[1].COL[1].u_pe/dsp_accum0, operation Mode is: C+A*B.
DSP Report: operator ROW[1].COL[1].u_pe/dsp_accum0 is absorbed into DSP ROW[1].COL[1].u_pe/dsp_accum0.
DSP Report: operator ROW[1].COL[1].u_pe/mult_full is absorbed into DSP ROW[1].COL[1].u_pe/dsp_accum0.
DSP Report: Generating DSP ROW[1].COL[2].u_pe/mult_full, operation Mode is: A*B.
DSP Report: operator ROW[1].COL[2].u_pe/mult_full is absorbed into DSP ROW[1].COL[2].u_pe/mult_full.
DSP Report: Generating DSP ROW[1].COL[2].u_pe/dsp_accum0, operation Mode is: C+A*B.
DSP Report: operator ROW[1].COL[2].u_pe/dsp_accum0 is absorbed into DSP ROW[1].COL[2].u_pe/dsp_accum0.
DSP Report: operator ROW[1].COL[2].u_pe/mult_full is absorbed into DSP ROW[1].COL[2].u_pe/dsp_accum0.
DSP Report: Generating DSP ROW[1].COL[3].u_pe/mult_full, operation Mode is: A*B.
DSP Report: operator ROW[1].COL[3].u_pe/mult_full is absorbed into DSP ROW[1].COL[3].u_pe/mult_full.
DSP Report: Generating DSP ROW[1].COL[3].u_pe/dsp_accum0, operation Mode is: C+A*B.
DSP Report: operator ROW[1].COL[3].u_pe/dsp_accum0 is absorbed into DSP ROW[1].COL[3].u_pe/dsp_accum0.
DSP Report: operator ROW[1].COL[3].u_pe/mult_full is absorbed into DSP ROW[1].COL[3].u_pe/dsp_accum0.
DSP Report: Generating DSP ROW[2].COL[0].u_pe/mult_full, operation Mode is: A*B.
DSP Report: operator ROW[2].COL[0].u_pe/mult_full is absorbed into DSP ROW[2].COL[0].u_pe/mult_full.
DSP Report: Generating DSP ROW[2].COL[0].u_pe/dsp_accum0, operation Mode is: C+A*B.
DSP Report: operator ROW[2].COL[0].u_pe/dsp_accum0 is absorbed into DSP ROW[2].COL[0].u_pe/dsp_accum0.
DSP Report: operator ROW[2].COL[0].u_pe/mult_full is absorbed into DSP ROW[2].COL[0].u_pe/dsp_accum0.
DSP Report: Generating DSP ROW[2].COL[1].u_pe/mult_full, operation Mode is: A*B.
DSP Report: operator ROW[2].COL[1].u_pe/mult_full is absorbed into DSP ROW[2].COL[1].u_pe/mult_full.
DSP Report: Generating DSP ROW[2].COL[1].u_pe/dsp_accum0, operation Mode is: C+A*B.
DSP Report: operator ROW[2].COL[1].u_pe/dsp_accum0 is absorbed into DSP ROW[2].COL[1].u_pe/dsp_accum0.
DSP Report: operator ROW[2].COL[1].u_pe/mult_full is absorbed into DSP ROW[2].COL[1].u_pe/dsp_accum0.
DSP Report: Generating DSP ROW[2].COL[2].u_pe/mult_full, operation Mode is: A*B.
DSP Report: operator ROW[2].COL[2].u_pe/mult_full is absorbed into DSP ROW[2].COL[2].u_pe/mult_full.
DSP Report: Generating DSP ROW[2].COL[2].u_pe/dsp_accum0, operation Mode is: C+A*B.
DSP Report: operator ROW[2].COL[2].u_pe/dsp_accum0 is absorbed into DSP ROW[2].COL[2].u_pe/dsp_accum0.
DSP Report: operator ROW[2].COL[2].u_pe/mult_full is absorbed into DSP ROW[2].COL[2].u_pe/dsp_accum0.
DSP Report: Generating DSP ROW[2].COL[3].u_pe/mult_full, operation Mode is: A*B.
DSP Report: operator ROW[2].COL[3].u_pe/mult_full is absorbed into DSP ROW[2].COL[3].u_pe/mult_full.
DSP Report: Generating DSP ROW[2].COL[3].u_pe/dsp_accum0, operation Mode is: C+A*B.
DSP Report: operator ROW[2].COL[3].u_pe/dsp_accum0 is absorbed into DSP ROW[2].COL[3].u_pe/dsp_accum0.
DSP Report: operator ROW[2].COL[3].u_pe/mult_full is absorbed into DSP ROW[2].COL[3].u_pe/dsp_accum0.
DSP Report: Generating DSP ROW[3].COL[0].u_pe/mult_full, operation Mode is: A*B.
DSP Report: operator ROW[3].COL[0].u_pe/mult_full is absorbed into DSP ROW[3].COL[0].u_pe/mult_full.
DSP Report: Generating DSP ROW[3].COL[0].u_pe/dsp_accum0, operation Mode is: C+A*B.
DSP Report: operator ROW[3].COL[0].u_pe/dsp_accum0 is absorbed into DSP ROW[3].COL[0].u_pe/dsp_accum0.
DSP Report: operator ROW[3].COL[0].u_pe/mult_full is absorbed into DSP ROW[3].COL[0].u_pe/dsp_accum0.
DSP Report: Generating DSP ROW[3].COL[1].u_pe/mult_full, operation Mode is: A*B.
DSP Report: operator ROW[3].COL[1].u_pe/mult_full is absorbed into DSP ROW[3].COL[1].u_pe/mult_full.
DSP Report: Generating DSP ROW[3].COL[1].u_pe/dsp_accum0, operation Mode is: C+A*B.
DSP Report: operator ROW[3].COL[1].u_pe/dsp_accum0 is absorbed into DSP ROW[3].COL[1].u_pe/dsp_accum0.
DSP Report: operator ROW[3].COL[1].u_pe/mult_full is absorbed into DSP ROW[3].COL[1].u_pe/dsp_accum0.
DSP Report: Generating DSP ROW[3].COL[2].u_pe/mult_full, operation Mode is: A*B.
DSP Report: operator ROW[3].COL[2].u_pe/mult_full is absorbed into DSP ROW[3].COL[2].u_pe/mult_full.
DSP Report: Generating DSP ROW[3].COL[2].u_pe/dsp_accum0, operation Mode is: C+A*B.
DSP Report: operator ROW[3].COL[2].u_pe/dsp_accum0 is absorbed into DSP ROW[3].COL[2].u_pe/dsp_accum0.
DSP Report: operator ROW[3].COL[2].u_pe/mult_full is absorbed into DSP ROW[3].COL[2].u_pe/dsp_accum0.
DSP Report: Generating DSP ROW[3].COL[3].u_pe/mult_full, operation Mode is: A*B.
DSP Report: operator ROW[3].COL[3].u_pe/mult_full is absorbed into DSP ROW[3].COL[3].u_pe/mult_full.
DSP Report: Generating DSP ROW[3].COL[3].u_pe/dsp_accum0, operation Mode is: C+A*B.
DSP Report: operator ROW[3].COL[3].u_pe/dsp_accum0 is absorbed into DSP ROW[3].COL[3].u_pe/dsp_accum0.
DSP Report: operator ROW[3].COL[3].u_pe/mult_full is absorbed into DSP ROW[3].COL[3].u_pe/dsp_accum0.
DSP Report: Generating DSP ROW[0].COL[0].u_pe/mult_full, operation Mode is: A*B.
DSP Report: operator ROW[0].COL[0].u_pe/mult_full is absorbed into DSP ROW[0].COL[0].u_pe/mult_full.
DSP Report: Generating DSP ROW[0].COL[0].u_pe/dsp_accum0, operation Mode is: C+A*B.
DSP Report: operator ROW[0].COL[0].u_pe/dsp_accum0 is absorbed into DSP ROW[0].COL[0].u_pe/dsp_accum0.
DSP Report: operator ROW[0].COL[0].u_pe/mult_full is absorbed into DSP ROW[0].COL[0].u_pe/dsp_accum0.
DSP Report: Generating DSP ROW[0].COL[1].u_pe/mult_full, operation Mode is: A*B.
DSP Report: operator ROW[0].COL[1].u_pe/mult_full is absorbed into DSP ROW[0].COL[1].u_pe/mult_full.
DSP Report: Generating DSP ROW[0].COL[1].u_pe/dsp_accum0, operation Mode is: C+A*B.
DSP Report: operator ROW[0].COL[1].u_pe/dsp_accum0 is absorbed into DSP ROW[0].COL[1].u_pe/dsp_accum0.
DSP Report: operator ROW[0].COL[1].u_pe/mult_full is absorbed into DSP ROW[0].COL[1].u_pe/dsp_accum0.
DSP Report: Generating DSP ROW[0].COL[2].u_pe/mult_full, operation Mode is: A*B.
DSP Report: operator ROW[0].COL[2].u_pe/mult_full is absorbed into DSP ROW[0].COL[2].u_pe/mult_full.
DSP Report: Generating DSP ROW[0].COL[2].u_pe/dsp_accum0, operation Mode is: C+A*B.
DSP Report: operator ROW[0].COL[2].u_pe/dsp_accum0 is absorbed into DSP ROW[0].COL[2].u_pe/dsp_accum0.
DSP Report: operator ROW[0].COL[2].u_pe/mult_full is absorbed into DSP ROW[0].COL[2].u_pe/dsp_accum0.
DSP Report: Generating DSP ROW[0].COL[3].u_pe/mult_full, operation Mode is: A*B.
DSP Report: operator ROW[0].COL[3].u_pe/mult_full is absorbed into DSP ROW[0].COL[3].u_pe/mult_full.
DSP Report: Generating DSP ROW[0].COL[3].u_pe/dsp_accum0, operation Mode is: C+A*B.
DSP Report: operator ROW[0].COL[3].u_pe/dsp_accum0 is absorbed into DSP ROW[0].COL[3].u_pe/dsp_accum0.
DSP Report: operator ROW[0].COL[3].u_pe/mult_full is absorbed into DSP ROW[0].COL[3].u_pe/dsp_accum0.
DSP Report: Generating DSP ROW[1].COL[0].u_pe/mult_full, operation Mode is: A*B.
DSP Report: operator ROW[1].COL[0].u_pe/mult_full is absorbed into DSP ROW[1].COL[0].u_pe/mult_full.
DSP Report: Generating DSP ROW[1].COL[0].u_pe/dsp_accum0, operation Mode is: C+A*B.
DSP Report: operator ROW[1].COL[0].u_pe/dsp_accum0 is absorbed into DSP ROW[1].COL[0].u_pe/dsp_accum0.
DSP Report: operator ROW[1].COL[0].u_pe/mult_full is absorbed into DSP ROW[1].COL[0].u_pe/dsp_accum0.
DSP Report: Generating DSP ROW[1].COL[1].u_pe/mult_full, operation Mode is: A*B.
DSP Report: operator ROW[1].COL[1].u_pe/mult_full is absorbed into DSP ROW[1].COL[1].u_pe/mult_full.
DSP Report: Generating DSP ROW[1].COL[1].u_pe/dsp_accum0, operation Mode is: C+A*B.
DSP Report: operator ROW[1].COL[1].u_pe/dsp_accum0 is absorbed into DSP ROW[1].COL[1].u_pe/dsp_accum0.
DSP Report: operator ROW[1].COL[1].u_pe/mult_full is absorbed into DSP ROW[1].COL[1].u_pe/dsp_accum0.
DSP Report: Generating DSP ROW[1].COL[2].u_pe/mult_full, operation Mode is: A*B.
DSP Report: operator ROW[1].COL[2].u_pe/mult_full is absorbed into DSP ROW[1].COL[2].u_pe/mult_full.
DSP Report: Generating DSP ROW[1].COL[2].u_pe/dsp_accum0, operation Mode is: C+A*B.
DSP Report: operator ROW[1].COL[2].u_pe/dsp_accum0 is absorbed into DSP ROW[1].COL[2].u_pe/dsp_accum0.
DSP Report: operator ROW[1].COL[2].u_pe/mult_full is absorbed into DSP ROW[1].COL[2].u_pe/dsp_accum0.
DSP Report: Generating DSP ROW[1].COL[3].u_pe/mult_full, operation Mode is: A*B.
DSP Report: operator ROW[1].COL[3].u_pe/mult_full is absorbed into DSP ROW[1].COL[3].u_pe/mult_full.
DSP Report: Generating DSP ROW[1].COL[3].u_pe/dsp_accum0, operation Mode is: C+A*B.
DSP Report: operator ROW[1].COL[3].u_pe/dsp_accum0 is absorbed into DSP ROW[1].COL[3].u_pe/dsp_accum0.
DSP Report: operator ROW[1].COL[3].u_pe/mult_full is absorbed into DSP ROW[1].COL[3].u_pe/dsp_accum0.
DSP Report: Generating DSP ROW[2].COL[0].u_pe/mult_full, operation Mode is: A*B.
DSP Report: operator ROW[2].COL[0].u_pe/mult_full is absorbed into DSP ROW[2].COL[0].u_pe/mult_full.
DSP Report: Generating DSP ROW[2].COL[0].u_pe/dsp_accum0, operation Mode is: C+A*B.
DSP Report: operator ROW[2].COL[0].u_pe/dsp_accum0 is absorbed into DSP ROW[2].COL[0].u_pe/dsp_accum0.
DSP Report: operator ROW[2].COL[0].u_pe/mult_full is absorbed into DSP ROW[2].COL[0].u_pe/dsp_accum0.
DSP Report: Generating DSP ROW[2].COL[1].u_pe/mult_full, operation Mode is: A*B.
DSP Report: operator ROW[2].COL[1].u_pe/mult_full is absorbed into DSP ROW[2].COL[1].u_pe/mult_full.
DSP Report: Generating DSP ROW[2].COL[1].u_pe/dsp_accum0, operation Mode is: C+A*B.
DSP Report: operator ROW[2].COL[1].u_pe/dsp_accum0 is absorbed into DSP ROW[2].COL[1].u_pe/dsp_accum0.
DSP Report: operator ROW[2].COL[1].u_pe/mult_full is absorbed into DSP ROW[2].COL[1].u_pe/dsp_accum0.
DSP Report: Generating DSP ROW[2].COL[2].u_pe/mult_full, operation Mode is: A*B.
DSP Report: operator ROW[2].COL[2].u_pe/mult_full is absorbed into DSP ROW[2].COL[2].u_pe/mult_full.
DSP Report: Generating DSP ROW[2].COL[2].u_pe/dsp_accum0, operation Mode is: C+A*B.
DSP Report: operator ROW[2].COL[2].u_pe/dsp_accum0 is absorbed into DSP ROW[2].COL[2].u_pe/dsp_accum0.
DSP Report: operator ROW[2].COL[2].u_pe/mult_full is absorbed into DSP ROW[2].COL[2].u_pe/dsp_accum0.
DSP Report: Generating DSP ROW[2].COL[3].u_pe/mult_full, operation Mode is: A*B.
DSP Report: operator ROW[2].COL[3].u_pe/mult_full is absorbed into DSP ROW[2].COL[3].u_pe/mult_full.
DSP Report: Generating DSP ROW[2].COL[3].u_pe/dsp_accum0, operation Mode is: C+A*B.
DSP Report: operator ROW[2].COL[3].u_pe/dsp_accum0 is absorbed into DSP ROW[2].COL[3].u_pe/dsp_accum0.
DSP Report: operator ROW[2].COL[3].u_pe/mult_full is absorbed into DSP ROW[2].COL[3].u_pe/dsp_accum0.
DSP Report: Generating DSP ROW[3].COL[0].u_pe/mult_full, operation Mode is: A*B.
DSP Report: operator ROW[3].COL[0].u_pe/mult_full is absorbed into DSP ROW[3].COL[0].u_pe/mult_full.
DSP Report: Generating DSP ROW[3].COL[0].u_pe/dsp_accum0, operation Mode is: C+A*B.
DSP Report: operator ROW[3].COL[0].u_pe/dsp_accum0 is absorbed into DSP ROW[3].COL[0].u_pe/dsp_accum0.
DSP Report: operator ROW[3].COL[0].u_pe/mult_full is absorbed into DSP ROW[3].COL[0].u_pe/dsp_accum0.
DSP Report: Generating DSP ROW[3].COL[1].u_pe/mult_full, operation Mode is: A*B.
DSP Report: operator ROW[3].COL[1].u_pe/mult_full is absorbed into DSP ROW[3].COL[1].u_pe/mult_full.
DSP Report: Generating DSP ROW[3].COL[1].u_pe/dsp_accum0, operation Mode is: C+A*B.
DSP Report: operator ROW[3].COL[1].u_pe/dsp_accum0 is absorbed into DSP ROW[3].COL[1].u_pe/dsp_accum0.
DSP Report: operator ROW[3].COL[1].u_pe/mult_full is absorbed into DSP ROW[3].COL[1].u_pe/dsp_accum0.
DSP Report: Generating DSP ROW[3].COL[2].u_pe/mult_full, operation Mode is: A*B.
DSP Report: operator ROW[3].COL[2].u_pe/mult_full is absorbed into DSP ROW[3].COL[2].u_pe/mult_full.
DSP Report: Generating DSP ROW[3].COL[2].u_pe/dsp_accum0, operation Mode is: C+A*B.
DSP Report: operator ROW[3].COL[2].u_pe/dsp_accum0 is absorbed into DSP ROW[3].COL[2].u_pe/dsp_accum0.
DSP Report: operator ROW[3].COL[2].u_pe/mult_full is absorbed into DSP ROW[3].COL[2].u_pe/dsp_accum0.
DSP Report: Generating DSP ROW[3].COL[3].u_pe/mult_full, operation Mode is: A*B.
DSP Report: operator ROW[3].COL[3].u_pe/mult_full is absorbed into DSP ROW[3].COL[3].u_pe/mult_full.
DSP Report: Generating DSP ROW[3].COL[3].u_pe/dsp_accum0, operation Mode is: C+A*B.
DSP Report: operator ROW[3].COL[3].u_pe/dsp_accum0 is absorbed into DSP ROW[3].COL[3].u_pe/dsp_accum0.
DSP Report: operator ROW[3].COL[3].u_pe/mult_full is absorbed into DSP ROW[3].COL[3].u_pe/dsp_accum0.
DSP Report: Generating DSP ROW[0].COL[0].u_pe/mult_full, operation Mode is: A*B.
DSP Report: operator ROW[0].COL[0].u_pe/mult_full is absorbed into DSP ROW[0].COL[0].u_pe/mult_full.
DSP Report: Generating DSP ROW[0].COL[0].u_pe/dsp_accum0, operation Mode is: C+A*B.
DSP Report: operator ROW[0].COL[0].u_pe/dsp_accum0 is absorbed into DSP ROW[0].COL[0].u_pe/dsp_accum0.
DSP Report: operator ROW[0].COL[0].u_pe/mult_full is absorbed into DSP ROW[0].COL[0].u_pe/dsp_accum0.
DSP Report: Generating DSP ROW[0].COL[1].u_pe/mult_full, operation Mode is: A*B.
DSP Report: operator ROW[0].COL[1].u_pe/mult_full is absorbed into DSP ROW[0].COL[1].u_pe/mult_full.
DSP Report: Generating DSP ROW[0].COL[1].u_pe/dsp_accum0, operation Mode is: C+A*B.
DSP Report: operator ROW[0].COL[1].u_pe/dsp_accum0 is absorbed into DSP ROW[0].COL[1].u_pe/dsp_accum0.
DSP Report: operator ROW[0].COL[1].u_pe/mult_full is absorbed into DSP ROW[0].COL[1].u_pe/dsp_accum0.
DSP Report: Generating DSP ROW[0].COL[2].u_pe/mult_full, operation Mode is: A*B.
DSP Report: operator ROW[0].COL[2].u_pe/mult_full is absorbed into DSP ROW[0].COL[2].u_pe/mult_full.
DSP Report: Generating DSP ROW[0].COL[2].u_pe/dsp_accum0, operation Mode is: C+A*B.
DSP Report: operator ROW[0].COL[2].u_pe/dsp_accum0 is absorbed into DSP ROW[0].COL[2].u_pe/dsp_accum0.
DSP Report: operator ROW[0].COL[2].u_pe/mult_full is absorbed into DSP ROW[0].COL[2].u_pe/dsp_accum0.
DSP Report: Generating DSP ROW[0].COL[3].u_pe/mult_full, operation Mode is: A*B.
DSP Report: operator ROW[0].COL[3].u_pe/mult_full is absorbed into DSP ROW[0].COL[3].u_pe/mult_full.
DSP Report: Generating DSP ROW[0].COL[3].u_pe/dsp_accum0, operation Mode is: C+A*B.
DSP Report: operator ROW[0].COL[3].u_pe/dsp_accum0 is absorbed into DSP ROW[0].COL[3].u_pe/dsp_accum0.
DSP Report: operator ROW[0].COL[3].u_pe/mult_full is absorbed into DSP ROW[0].COL[3].u_pe/dsp_accum0.
DSP Report: Generating DSP ROW[1].COL[0].u_pe/mult_full, operation Mode is: A*B.
DSP Report: operator ROW[1].COL[0].u_pe/mult_full is absorbed into DSP ROW[1].COL[0].u_pe/mult_full.
DSP Report: Generating DSP ROW[1].COL[0].u_pe/dsp_accum0, operation Mode is: C+A*B.
DSP Report: operator ROW[1].COL[0].u_pe/dsp_accum0 is absorbed into DSP ROW[1].COL[0].u_pe/dsp_accum0.
DSP Report: operator ROW[1].COL[0].u_pe/mult_full is absorbed into DSP ROW[1].COL[0].u_pe/dsp_accum0.
DSP Report: Generating DSP ROW[1].COL[1].u_pe/mult_full, operation Mode is: A*B.
DSP Report: operator ROW[1].COL[1].u_pe/mult_full is absorbed into DSP ROW[1].COL[1].u_pe/mult_full.
DSP Report: Generating DSP ROW[1].COL[1].u_pe/dsp_accum0, operation Mode is: C+A*B.
DSP Report: operator ROW[1].COL[1].u_pe/dsp_accum0 is absorbed into DSP ROW[1].COL[1].u_pe/dsp_accum0.
DSP Report: operator ROW[1].COL[1].u_pe/mult_full is absorbed into DSP ROW[1].COL[1].u_pe/dsp_accum0.
DSP Report: Generating DSP ROW[1].COL[2].u_pe/mult_full, operation Mode is: A*B.
DSP Report: operator ROW[1].COL[2].u_pe/mult_full is absorbed into DSP ROW[1].COL[2].u_pe/mult_full.
DSP Report: Generating DSP ROW[1].COL[2].u_pe/dsp_accum0, operation Mode is: C+A*B.
DSP Report: operator ROW[1].COL[2].u_pe/dsp_accum0 is absorbed into DSP ROW[1].COL[2].u_pe/dsp_accum0.
DSP Report: operator ROW[1].COL[2].u_pe/mult_full is absorbed into DSP ROW[1].COL[2].u_pe/dsp_accum0.
DSP Report: Generating DSP ROW[1].COL[3].u_pe/mult_full, operation Mode is: A*B.
DSP Report: operator ROW[1].COL[3].u_pe/mult_full is absorbed into DSP ROW[1].COL[3].u_pe/mult_full.
DSP Report: Generating DSP ROW[1].COL[3].u_pe/dsp_accum0, operation Mode is: C+A*B.
DSP Report: operator ROW[1].COL[3].u_pe/dsp_accum0 is absorbed into DSP ROW[1].COL[3].u_pe/dsp_accum0.
DSP Report: operator ROW[1].COL[3].u_pe/mult_full is absorbed into DSP ROW[1].COL[3].u_pe/dsp_accum0.
DSP Report: Generating DSP ROW[2].COL[0].u_pe/mult_full, operation Mode is: A*B.
DSP Report: operator ROW[2].COL[0].u_pe/mult_full is absorbed into DSP ROW[2].COL[0].u_pe/mult_full.
DSP Report: Generating DSP ROW[2].COL[0].u_pe/dsp_accum0, operation Mode is: C+A*B.
DSP Report: operator ROW[2].COL[0].u_pe/dsp_accum0 is absorbed into DSP ROW[2].COL[0].u_pe/dsp_accum0.
DSP Report: operator ROW[2].COL[0].u_pe/mult_full is absorbed into DSP ROW[2].COL[0].u_pe/dsp_accum0.
DSP Report: Generating DSP ROW[2].COL[1].u_pe/mult_full, operation Mode is: A*B.
DSP Report: operator ROW[2].COL[1].u_pe/mult_full is absorbed into DSP ROW[2].COL[1].u_pe/mult_full.
DSP Report: Generating DSP ROW[2].COL[1].u_pe/dsp_accum0, operation Mode is: C+A*B.
DSP Report: operator ROW[2].COL[1].u_pe/dsp_accum0 is absorbed into DSP ROW[2].COL[1].u_pe/dsp_accum0.
DSP Report: operator ROW[2].COL[1].u_pe/mult_full is absorbed into DSP ROW[2].COL[1].u_pe/dsp_accum0.
DSP Report: Generating DSP ROW[2].COL[2].u_pe/mult_full, operation Mode is: A*B.
DSP Report: operator ROW[2].COL[2].u_pe/mult_full is absorbed into DSP ROW[2].COL[2].u_pe/mult_full.
DSP Report: Generating DSP ROW[2].COL[2].u_pe/dsp_accum0, operation Mode is: C+A*B.
DSP Report: operator ROW[2].COL[2].u_pe/dsp_accum0 is absorbed into DSP ROW[2].COL[2].u_pe/dsp_accum0.
DSP Report: operator ROW[2].COL[2].u_pe/mult_full is absorbed into DSP ROW[2].COL[2].u_pe/dsp_accum0.
DSP Report: Generating DSP ROW[2].COL[3].u_pe/mult_full, operation Mode is: A*B.
DSP Report: operator ROW[2].COL[3].u_pe/mult_full is absorbed into DSP ROW[2].COL[3].u_pe/mult_full.
DSP Report: Generating DSP ROW[2].COL[3].u_pe/dsp_accum0, operation Mode is: C+A*B.
DSP Report: operator ROW[2].COL[3].u_pe/dsp_accum0 is absorbed into DSP ROW[2].COL[3].u_pe/dsp_accum0.
DSP Report: operator ROW[2].COL[3].u_pe/mult_full is absorbed into DSP ROW[2].COL[3].u_pe/dsp_accum0.
DSP Report: Generating DSP ROW[3].COL[0].u_pe/mult_full, operation Mode is: A*B.
DSP Report: operator ROW[3].COL[0].u_pe/mult_full is absorbed into DSP ROW[3].COL[0].u_pe/mult_full.
DSP Report: Generating DSP ROW[3].COL[0].u_pe/dsp_accum0, operation Mode is: C+A*B.
DSP Report: operator ROW[3].COL[0].u_pe/dsp_accum0 is absorbed into DSP ROW[3].COL[0].u_pe/dsp_accum0.
DSP Report: operator ROW[3].COL[0].u_pe/mult_full is absorbed into DSP ROW[3].COL[0].u_pe/dsp_accum0.
DSP Report: Generating DSP ROW[3].COL[1].u_pe/mult_full, operation Mode is: A*B.
DSP Report: operator ROW[3].COL[1].u_pe/mult_full is absorbed into DSP ROW[3].COL[1].u_pe/mult_full.
DSP Report: Generating DSP ROW[3].COL[1].u_pe/dsp_accum0, operation Mode is: C+A*B.
DSP Report: operator ROW[3].COL[1].u_pe/dsp_accum0 is absorbed into DSP ROW[3].COL[1].u_pe/dsp_accum0.
DSP Report: operator ROW[3].COL[1].u_pe/mult_full is absorbed into DSP ROW[3].COL[1].u_pe/dsp_accum0.
DSP Report: Generating DSP ROW[3].COL[2].u_pe/mult_full, operation Mode is: A*B.
DSP Report: operator ROW[3].COL[2].u_pe/mult_full is absorbed into DSP ROW[3].COL[2].u_pe/mult_full.
DSP Report: Generating DSP ROW[3].COL[2].u_pe/dsp_accum0, operation Mode is: C+A*B.
DSP Report: operator ROW[3].COL[2].u_pe/dsp_accum0 is absorbed into DSP ROW[3].COL[2].u_pe/dsp_accum0.
DSP Report: operator ROW[3].COL[2].u_pe/mult_full is absorbed into DSP ROW[3].COL[2].u_pe/dsp_accum0.
DSP Report: Generating DSP ROW[3].COL[3].u_pe/mult_full, operation Mode is: A*B.
DSP Report: operator ROW[3].COL[3].u_pe/mult_full is absorbed into DSP ROW[3].COL[3].u_pe/mult_full.
DSP Report: Generating DSP ROW[3].COL[3].u_pe/dsp_accum0, operation Mode is: C+A*B.
DSP Report: operator ROW[3].COL[3].u_pe/dsp_accum0 is absorbed into DSP ROW[3].COL[3].u_pe/dsp_accum0.
DSP Report: operator ROW[3].COL[3].u_pe/mult_full is absorbed into DSP ROW[3].COL[3].u_pe/dsp_accum0.
DSP Report: Generating DSP ROW[0].COL[0].u_pe/mult_full, operation Mode is: A*B.
DSP Report: operator ROW[0].COL[0].u_pe/mult_full is absorbed into DSP ROW[0].COL[0].u_pe/mult_full.
DSP Report: Generating DSP ROW[0].COL[0].u_pe/dsp_accum0, operation Mode is: C+A*B.
DSP Report: operator ROW[0].COL[0].u_pe/dsp_accum0 is absorbed into DSP ROW[0].COL[0].u_pe/dsp_accum0.
DSP Report: operator ROW[0].COL[0].u_pe/mult_full is absorbed into DSP ROW[0].COL[0].u_pe/dsp_accum0.
DSP Report: Generating DSP ROW[0].COL[1].u_pe/mult_full, operation Mode is: A*B.
DSP Report: operator ROW[0].COL[1].u_pe/mult_full is absorbed into DSP ROW[0].COL[1].u_pe/mult_full.
DSP Report: Generating DSP ROW[0].COL[1].u_pe/dsp_accum0, operation Mode is: C+A*B.
DSP Report: operator ROW[0].COL[1].u_pe/dsp_accum0 is absorbed into DSP ROW[0].COL[1].u_pe/dsp_accum0.
DSP Report: operator ROW[0].COL[1].u_pe/mult_full is absorbed into DSP ROW[0].COL[1].u_pe/dsp_accum0.
DSP Report: Generating DSP ROW[0].COL[2].u_pe/mult_full, operation Mode is: A*B.
DSP Report: operator ROW[0].COL[2].u_pe/mult_full is absorbed into DSP ROW[0].COL[2].u_pe/mult_full.
DSP Report: Generating DSP ROW[0].COL[2].u_pe/dsp_accum0, operation Mode is: C+A*B.
DSP Report: operator ROW[0].COL[2].u_pe/dsp_accum0 is absorbed into DSP ROW[0].COL[2].u_pe/dsp_accum0.
DSP Report: operator ROW[0].COL[2].u_pe/mult_full is absorbed into DSP ROW[0].COL[2].u_pe/dsp_accum0.
DSP Report: Generating DSP ROW[0].COL[3].u_pe/mult_full, operation Mode is: A*B.
DSP Report: operator ROW[0].COL[3].u_pe/mult_full is absorbed into DSP ROW[0].COL[3].u_pe/mult_full.
DSP Report: Generating DSP ROW[0].COL[3].u_pe/dsp_accum0, operation Mode is: C+A*B.
DSP Report: operator ROW[0].COL[3].u_pe/dsp_accum0 is absorbed into DSP ROW[0].COL[3].u_pe/dsp_accum0.
DSP Report: operator ROW[0].COL[3].u_pe/mult_full is absorbed into DSP ROW[0].COL[3].u_pe/dsp_accum0.
DSP Report: Generating DSP ROW[1].COL[0].u_pe/mult_full, operation Mode is: A*B.
DSP Report: operator ROW[1].COL[0].u_pe/mult_full is absorbed into DSP ROW[1].COL[0].u_pe/mult_full.
DSP Report: Generating DSP ROW[1].COL[0].u_pe/dsp_accum0, operation Mode is: C+A*B.
DSP Report: operator ROW[1].COL[0].u_pe/dsp_accum0 is absorbed into DSP ROW[1].COL[0].u_pe/dsp_accum0.
DSP Report: operator ROW[1].COL[0].u_pe/mult_full is absorbed into DSP ROW[1].COL[0].u_pe/dsp_accum0.
DSP Report: Generating DSP ROW[1].COL[1].u_pe/mult_full, operation Mode is: A*B.
DSP Report: operator ROW[1].COL[1].u_pe/mult_full is absorbed into DSP ROW[1].COL[1].u_pe/mult_full.
DSP Report: Generating DSP ROW[1].COL[1].u_pe/dsp_accum0, operation Mode is: C+A*B.
DSP Report: operator ROW[1].COL[1].u_pe/dsp_accum0 is absorbed into DSP ROW[1].COL[1].u_pe/dsp_accum0.
DSP Report: operator ROW[1].COL[1].u_pe/mult_full is absorbed into DSP ROW[1].COL[1].u_pe/dsp_accum0.
DSP Report: Generating DSP ROW[1].COL[2].u_pe/mult_full, operation Mode is: A*B.
DSP Report: operator ROW[1].COL[2].u_pe/mult_full is absorbed into DSP ROW[1].COL[2].u_pe/mult_full.
DSP Report: Generating DSP ROW[1].COL[2].u_pe/dsp_accum0, operation Mode is: C+A*B.
DSP Report: operator ROW[1].COL[2].u_pe/dsp_accum0 is absorbed into DSP ROW[1].COL[2].u_pe/dsp_accum0.
DSP Report: operator ROW[1].COL[2].u_pe/mult_full is absorbed into DSP ROW[1].COL[2].u_pe/dsp_accum0.
DSP Report: Generating DSP ROW[1].COL[3].u_pe/mult_full, operation Mode is: A*B.
DSP Report: operator ROW[1].COL[3].u_pe/mult_full is absorbed into DSP ROW[1].COL[3].u_pe/mult_full.
DSP Report: Generating DSP ROW[1].COL[3].u_pe/dsp_accum0, operation Mode is: C+A*B.
DSP Report: operator ROW[1].COL[3].u_pe/dsp_accum0 is absorbed into DSP ROW[1].COL[3].u_pe/dsp_accum0.
DSP Report: operator ROW[1].COL[3].u_pe/mult_full is absorbed into DSP ROW[1].COL[3].u_pe/dsp_accum0.
DSP Report: Generating DSP ROW[2].COL[0].u_pe/mult_full, operation Mode is: A*B.
DSP Report: operator ROW[2].COL[0].u_pe/mult_full is absorbed into DSP ROW[2].COL[0].u_pe/mult_full.
DSP Report: Generating DSP ROW[2].COL[0].u_pe/dsp_accum0, operation Mode is: C+A*B.
DSP Report: operator ROW[2].COL[0].u_pe/dsp_accum0 is absorbed into DSP ROW[2].COL[0].u_pe/dsp_accum0.
DSP Report: operator ROW[2].COL[0].u_pe/mult_full is absorbed into DSP ROW[2].COL[0].u_pe/dsp_accum0.
DSP Report: Generating DSP ROW[2].COL[1].u_pe/mult_full, operation Mode is: A*B.
DSP Report: operator ROW[2].COL[1].u_pe/mult_full is absorbed into DSP ROW[2].COL[1].u_pe/mult_full.
DSP Report: Generating DSP ROW[2].COL[1].u_pe/dsp_accum0, operation Mode is: C+A*B.
DSP Report: operator ROW[2].COL[1].u_pe/dsp_accum0 is absorbed into DSP ROW[2].COL[1].u_pe/dsp_accum0.
DSP Report: operator ROW[2].COL[1].u_pe/mult_full is absorbed into DSP ROW[2].COL[1].u_pe/dsp_accum0.
DSP Report: Generating DSP ROW[2].COL[2].u_pe/mult_full, operation Mode is: A*B.
DSP Report: operator ROW[2].COL[2].u_pe/mult_full is absorbed into DSP ROW[2].COL[2].u_pe/mult_full.
DSP Report: Generating DSP ROW[2].COL[2].u_pe/dsp_accum0, operation Mode is: C+A*B.
DSP Report: operator ROW[2].COL[2].u_pe/dsp_accum0 is absorbed into DSP ROW[2].COL[2].u_pe/dsp_accum0.
DSP Report: operator ROW[2].COL[2].u_pe/mult_full is absorbed into DSP ROW[2].COL[2].u_pe/dsp_accum0.
DSP Report: Generating DSP ROW[2].COL[3].u_pe/mult_full, operation Mode is: A*B.
DSP Report: operator ROW[2].COL[3].u_pe/mult_full is absorbed into DSP ROW[2].COL[3].u_pe/mult_full.
DSP Report: Generating DSP ROW[2].COL[3].u_pe/dsp_accum0, operation Mode is: C+A*B.
DSP Report: operator ROW[2].COL[3].u_pe/dsp_accum0 is absorbed into DSP ROW[2].COL[3].u_pe/dsp_accum0.
DSP Report: operator ROW[2].COL[3].u_pe/mult_full is absorbed into DSP ROW[2].COL[3].u_pe/dsp_accum0.
DSP Report: Generating DSP ROW[3].COL[0].u_pe/mult_full, operation Mode is: A*B.
DSP Report: operator ROW[3].COL[0].u_pe/mult_full is absorbed into DSP ROW[3].COL[0].u_pe/mult_full.
DSP Report: Generating DSP ROW[3].COL[0].u_pe/dsp_accum0, operation Mode is: C+A*B.
DSP Report: operator ROW[3].COL[0].u_pe/dsp_accum0 is absorbed into DSP ROW[3].COL[0].u_pe/dsp_accum0.
DSP Report: operator ROW[3].COL[0].u_pe/mult_full is absorbed into DSP ROW[3].COL[0].u_pe/dsp_accum0.
DSP Report: Generating DSP ROW[3].COL[1].u_pe/mult_full, operation Mode is: A*B.
DSP Report: operator ROW[3].COL[1].u_pe/mult_full is absorbed into DSP ROW[3].COL[1].u_pe/mult_full.
DSP Report: Generating DSP ROW[3].COL[1].u_pe/dsp_accum0, operation Mode is: C+A*B.
DSP Report: operator ROW[3].COL[1].u_pe/dsp_accum0 is absorbed into DSP ROW[3].COL[1].u_pe/dsp_accum0.
DSP Report: operator ROW[3].COL[1].u_pe/mult_full is absorbed into DSP ROW[3].COL[1].u_pe/dsp_accum0.
DSP Report: Generating DSP ROW[3].COL[2].u_pe/mult_full, operation Mode is: A*B.
DSP Report: operator ROW[3].COL[2].u_pe/mult_full is absorbed into DSP ROW[3].COL[2].u_pe/mult_full.
DSP Report: Generating DSP ROW[3].COL[2].u_pe/dsp_accum0, operation Mode is: C+A*B.
DSP Report: operator ROW[3].COL[2].u_pe/dsp_accum0 is absorbed into DSP ROW[3].COL[2].u_pe/dsp_accum0.
DSP Report: operator ROW[3].COL[2].u_pe/mult_full is absorbed into DSP ROW[3].COL[2].u_pe/dsp_accum0.
DSP Report: Generating DSP ROW[3].COL[3].u_pe/mult_full, operation Mode is: A*B.
DSP Report: operator ROW[3].COL[3].u_pe/mult_full is absorbed into DSP ROW[3].COL[3].u_pe/mult_full.
DSP Report: Generating DSP ROW[3].COL[3].u_pe/dsp_accum0, operation Mode is: C+A*B.
DSP Report: operator ROW[3].COL[3].u_pe/dsp_accum0 is absorbed into DSP ROW[3].COL[3].u_pe/dsp_accum0.
DSP Report: operator ROW[3].COL[3].u_pe/mult_full is absorbed into DSP ROW[3].COL[3].u_pe/dsp_accum0.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B2.
DSP Report: register s_prev_vec_reg[0] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B2.
DSP Report: register s_prev_vec_reg[1] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B2.
DSP Report: register s_prev_vec_reg[2] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B2.
DSP Report: register s_prev_vec_reg[3] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:05 . Memory (MB): peak = 2246.613 ; gain = 667.047
---------------------------------------------------------------------------------
 Sort Area is top_mac_plus_bias_fifo_sigmoid_ew_gate__GC0 p_0_out_82 : 0 0 : 2050 2050 : Used 1 time 0
 Sort Area is top_mac_plus_bias_fifo_sigmoid_ew_gate__GC0 p_0_out_86 : 0 0 : 2050 2050 : Used 1 time 0
 Sort Area is top_mac_plus_bias_fifo_sigmoid_ew_gate__GC0 p_0_out_88 : 0 0 : 2050 2050 : Used 1 time 0
 Sort Area is top_mac_plus_bias_fifo_sigmoid_ew_gate__GC0 p_0_out_8a : 0 0 : 2050 2050 : Used 1 time 0
 Sort Area is top_mac_plus_bias_fifo_sigmoid_ew_gate__GC0 p_0_out_84 : 0 0 : 2034 2034 : Used 1 time 0
 Sort Area is top_mac_plus_bias_fifo_sigmoid_ew_gate__GC0 p_0_out_87 : 0 0 : 2034 2034 : Used 1 time 0
 Sort Area is top_mac_plus_bias_fifo_sigmoid_ew_gate__GC0 p_0_out_89 : 0 0 : 2034 2034 : Used 1 time 0
 Sort Area is top_mac_plus_bias_fifo_sigmoid_ew_gate__GC0 p_0_out_8b : 0 0 : 2034 2034 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[0].COL[0].u_pe/dsp_accum0_0 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[0].COL[0].u_pe/dsp_accum0_22 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[0].COL[0].u_pe/dsp_accum0_42 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[0].COL[0].u_pe/dsp_accum0_62 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[0].COL[1].u_pe/dsp_accum0_24 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[0].COL[1].u_pe/dsp_accum0_4 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[0].COL[1].u_pe/dsp_accum0_44 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[0].COL[1].u_pe/dsp_accum0_64 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[0].COL[2].u_pe/dsp_accum0_26 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[0].COL[2].u_pe/dsp_accum0_46 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[0].COL[2].u_pe/dsp_accum0_6 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[0].COL[2].u_pe/dsp_accum0_66 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[0].COL[3].u_pe/dsp_accum0_28 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[0].COL[3].u_pe/dsp_accum0_48 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[0].COL[3].u_pe/dsp_accum0_68 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[0].COL[3].u_pe/dsp_accum0_8 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[1].COL[0].u_pe/dsp_accum0_2a : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[1].COL[0].u_pe/dsp_accum0_4a : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[1].COL[0].u_pe/dsp_accum0_6a : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[1].COL[0].u_pe/dsp_accum0_a : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[1].COL[1].u_pe/dsp_accum0_2c : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[1].COL[1].u_pe/dsp_accum0_4c : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[1].COL[1].u_pe/dsp_accum0_6c : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[1].COL[1].u_pe/dsp_accum0_c : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[1].COL[2].u_pe/dsp_accum0_2e : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[1].COL[2].u_pe/dsp_accum0_4e : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[1].COL[2].u_pe/dsp_accum0_6e : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[1].COL[2].u_pe/dsp_accum0_e : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[1].COL[3].u_pe/dsp_accum0_10 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[1].COL[3].u_pe/dsp_accum0_30 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[1].COL[3].u_pe/dsp_accum0_50 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[1].COL[3].u_pe/dsp_accum0_70 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[2].COL[0].u_pe/dsp_accum0_12 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[2].COL[0].u_pe/dsp_accum0_32 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[2].COL[0].u_pe/dsp_accum0_52 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[2].COL[0].u_pe/dsp_accum0_72 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[2].COL[1].u_pe/dsp_accum0_14 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[2].COL[1].u_pe/dsp_accum0_34 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[2].COL[1].u_pe/dsp_accum0_54 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[2].COL[1].u_pe/dsp_accum0_74 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[2].COL[2].u_pe/dsp_accum0_16 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[2].COL[2].u_pe/dsp_accum0_36 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[2].COL[2].u_pe/dsp_accum0_56 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[2].COL[2].u_pe/dsp_accum0_76 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[2].COL[3].u_pe/dsp_accum0_18 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[2].COL[3].u_pe/dsp_accum0_38 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[2].COL[3].u_pe/dsp_accum0_58 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[2].COL[3].u_pe/dsp_accum0_78 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[3].COL[0].u_pe/dsp_accum0_1a : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[3].COL[0].u_pe/dsp_accum0_3a : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[3].COL[0].u_pe/dsp_accum0_5a : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[3].COL[0].u_pe/dsp_accum0_7a : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[3].COL[1].u_pe/dsp_accum0_1c : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[3].COL[1].u_pe/dsp_accum0_3c : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[3].COL[1].u_pe/dsp_accum0_5c : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[3].COL[1].u_pe/dsp_accum0_7c : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[3].COL[2].u_pe/dsp_accum0_1e : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[3].COL[2].u_pe/dsp_accum0_3e : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[3].COL[2].u_pe/dsp_accum0_5e : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[3].COL[2].u_pe/dsp_accum0_7e : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[3].COL[3].u_pe/dsp_accum0_20 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[3].COL[3].u_pe/dsp_accum0_40 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[3].COL[3].u_pe/dsp_accum0_60 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[3].COL[3].u_pe/dsp_accum0_80 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[0].COL[0].u_pe/mult_full_2 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[0].COL[0].u_pe/mult_full_23 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[0].COL[0].u_pe/mult_full_43 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[0].COL[0].u_pe/mult_full_63 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[0].COL[1].u_pe/mult_full_25 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[0].COL[1].u_pe/mult_full_45 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[0].COL[1].u_pe/mult_full_5 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[0].COL[1].u_pe/mult_full_65 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[0].COL[2].u_pe/mult_full_27 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[0].COL[2].u_pe/mult_full_47 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[0].COL[2].u_pe/mult_full_67 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[0].COL[2].u_pe/mult_full_7 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[0].COL[3].u_pe/mult_full_29 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[0].COL[3].u_pe/mult_full_49 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[0].COL[3].u_pe/mult_full_69 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[0].COL[3].u_pe/mult_full_9 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[1].COL[0].u_pe/mult_full_2b : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[1].COL[0].u_pe/mult_full_4b : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[1].COL[0].u_pe/mult_full_6b : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[1].COL[0].u_pe/mult_full_b : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[1].COL[1].u_pe/mult_full_2d : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[1].COL[1].u_pe/mult_full_4d : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[1].COL[1].u_pe/mult_full_6d : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[1].COL[1].u_pe/mult_full_d : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[1].COL[2].u_pe/mult_full_2f : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[1].COL[2].u_pe/mult_full_4f : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[1].COL[2].u_pe/mult_full_6f : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[1].COL[2].u_pe/mult_full_f : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[1].COL[3].u_pe/mult_full_11 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[1].COL[3].u_pe/mult_full_31 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[1].COL[3].u_pe/mult_full_51 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[1].COL[3].u_pe/mult_full_71 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[2].COL[0].u_pe/mult_full_13 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[2].COL[0].u_pe/mult_full_33 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[2].COL[0].u_pe/mult_full_53 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[2].COL[0].u_pe/mult_full_73 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[2].COL[1].u_pe/mult_full_15 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[2].COL[1].u_pe/mult_full_35 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[2].COL[1].u_pe/mult_full_55 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[2].COL[1].u_pe/mult_full_75 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[2].COL[2].u_pe/mult_full_17 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[2].COL[2].u_pe/mult_full_37 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[2].COL[2].u_pe/mult_full_57 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[2].COL[2].u_pe/mult_full_77 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[2].COL[3].u_pe/mult_full_19 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[2].COL[3].u_pe/mult_full_39 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[2].COL[3].u_pe/mult_full_59 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[2].COL[3].u_pe/mult_full_79 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[3].COL[0].u_pe/mult_full_1b : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[3].COL[0].u_pe/mult_full_3b : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[3].COL[0].u_pe/mult_full_5b : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[3].COL[0].u_pe/mult_full_7b : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[3].COL[1].u_pe/mult_full_1d : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[3].COL[1].u_pe/mult_full_3d : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[3].COL[1].u_pe/mult_full_5d : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[3].COL[1].u_pe/mult_full_7d : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[3].COL[2].u_pe/mult_full_1f : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[3].COL[2].u_pe/mult_full_3f : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[3].COL[2].u_pe/mult_full_5f : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[3].COL[2].u_pe/mult_full_7f : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[3].COL[3].u_pe/mult_full_21 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[3].COL[3].u_pe/mult_full_41 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[3].COL[3].u_pe/mult_full_61 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is slim_mac_mem_controller_combined_dp__GB1 ROW[3].COL[3].u_pe/mult_full_81 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is top_mac_plus_bias_fifo_sigmoid_ew_gate__GC0 p_0_out_8c : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is top_mac_plus_bias_fifo_sigmoid_ew_gate__GC0 p_0_out_8d : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is top_mac_plus_bias_fifo_sigmoid_ew_gate__GC0 p_0_out_8e : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is top_mac_plus_bias_fifo_sigmoid_ew_gate__GC0 p_0_out_8f : 0 0 : 1937 1937 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------+------------+---------------+----------------+
|Module Name  | RTL Object | Depth x Width | Implemented As | 
+-------------+------------+---------------+----------------+
|sigmoid4_vec | rom        | 2048x16       | LUT            | 
|sigmoid4_vec | rom        | 2048x16       | LUT            | 
|sigmoid4_vec | rom        | 2048x16       | LUT            | 
|sigmoid4_vec | rom        | 2048x16       | LUT            | 
|sigmoid4_vec | p_0_out    | 2048x16       | LUT            | 
|sigmoid4_vec | p_0_out    | 2048x16       | LUT            | 
|sigmoid4_vec | p_0_out    | 2048x16       | LUT            | 
|sigmoid4_vec | p_0_out    | 2048x16       | LUT            | 
+-------------+------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|pe_unit_pipe   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pe_unit_pipe   | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|ewm_vec4       | A*B         | 17     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ewm_vec4       | A*B         | 17     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ew_update_vec4 | A*B2        | 17     | 16     | -      | -      | 33     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ewm_vec4       | A*B         | 17     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ew_update_vec4 | A*B2        | 17     | 16     | -      | -      | 33     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ewm_vec4       | A*B         | 17     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ew_update_vec4 | A*B2        | 17     | 16     | -      | -      | 33     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ew_update_vec4 | A*B2        | 17     | 16     | -      | -      | 33     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ewm_vec4       | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ewm_vec4       | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ewm_vec4       | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ewm_vec4       | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+---------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:11 ; elapsed = 00:01:17 . Memory (MB): peak = 2689.543 ; gain = 1109.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:11 ; elapsed = 00:01:17 . Memory (MB): peak = 2689.543 ; gain = 1109.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:15 ; elapsed = 00:01:24 . Memory (MB): peak = 2742.195 ; gain = 1162.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:20 ; elapsed = 00:01:29 . Memory (MB): peak = 2755.094 ; gain = 1175.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:20 ; elapsed = 00:01:29 . Memory (MB): peak = 2755.094 ; gain = 1175.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:21 ; elapsed = 00:01:30 . Memory (MB): peak = 2755.094 ; gain = 1175.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:21 ; elapsed = 00:01:30 . Memory (MB): peak = 2755.094 ; gain = 1175.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:21 ; elapsed = 00:01:30 . Memory (MB): peak = 2755.094 ; gain = 1175.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:21 ; elapsed = 00:01:30 . Memory (MB): peak = 2755.094 ; gain = 1175.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ewm_vec4       | (A*B)'      | 9      | 18     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ewm_vec4       | (A*B)'      | 9      | 18     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ew_update_vec4 | (A*B')'     | 8      | 18     | -      | -      | 33     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|ewm_vec4       | (A*B)'      | 9      | 18     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ew_update_vec4 | (A*B')'     | 8      | 18     | -      | -      | 33     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|ewm_vec4       | (A*B)'      | 9      | 18     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ew_update_vec4 | (A*B')'     | 8      | 18     | -      | -      | 33     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|ew_update_vec4 | (A*B')'     | 8      | 18     | -      | -      | 33     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|ewm_vec4       | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ewm_vec4       | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ewm_vec4       | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ewm_vec4       | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|pe_unit_pipe   | (C+A*B)'    | 30     | 18     | 0      | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|pe_unit_pipe   | (C+A*B)'    | 30     | 18     | 0      | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|pe_unit_pipe   | (C+A*B)'    | 30     | 18     | 0      | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|pe_unit_pipe   | (C+A*B)'    | 30     | 18     | 0      | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|pe_unit_pipe   | (C+A*B)'    | 30     | 18     | 0      | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|pe_unit_pipe   | (C+A*B)'    | 30     | 18     | 0      | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|pe_unit_pipe   | (C+A*B)'    | 30     | 18     | 0      | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|pe_unit_pipe   | (C+A*B)'    | 30     | 18     | 0      | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|pe_unit_pipe   | (C+A*B)'    | 30     | 18     | 0      | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|pe_unit_pipe   | (C+A*B)'    | 30     | 18     | 0      | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|pe_unit_pipe   | (C+A*B)'    | 30     | 18     | 0      | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|pe_unit_pipe   | (C+A*B)'    | 30     | 18     | 0      | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|pe_unit_pipe   | (C+A*B)'    | 30     | 18     | 0      | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|pe_unit_pipe   | (C+A*B)'    | 30     | 18     | 0      | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|pe_unit_pipe   | (C+A*B)'    | 30     | 18     | 0      | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|pe_unit_pipe   | (C+A*B)'    | 30     | 18     | 0      | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|pe_unit_pipe   | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|pe_unit_pipe   | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|pe_unit_pipe   | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|pe_unit_pipe   | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|pe_unit_pipe   | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|pe_unit_pipe   | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|pe_unit_pipe   | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|pe_unit_pipe   | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|pe_unit_pipe   | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|pe_unit_pipe   | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|pe_unit_pipe   | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|pe_unit_pipe   | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|pe_unit_pipe   | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|pe_unit_pipe   | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|pe_unit_pipe   | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|pe_unit_pipe   | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|pe_unit_pipe   | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|pe_unit_pipe   | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|pe_unit_pipe   | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|pe_unit_pipe   | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|pe_unit_pipe   | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|pe_unit_pipe   | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|pe_unit_pipe   | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|pe_unit_pipe   | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|pe_unit_pipe   | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|pe_unit_pipe   | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|pe_unit_pipe   | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|pe_unit_pipe   | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|pe_unit_pipe   | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|pe_unit_pipe   | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|pe_unit_pipe   | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|pe_unit_pipe   | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|pe_unit_pipe   | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|pe_unit_pipe   | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|pe_unit_pipe   | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|pe_unit_pipe   | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|pe_unit_pipe   | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|pe_unit_pipe   | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|pe_unit_pipe   | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|pe_unit_pipe   | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|pe_unit_pipe   | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|pe_unit_pipe   | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|pe_unit_pipe   | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|pe_unit_pipe   | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|pe_unit_pipe   | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|pe_unit_pipe   | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|pe_unit_pipe   | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|pe_unit_pipe   | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
+---------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+------------------+----------+
|      |BlackBox name     |Instances |
+------+------------------+----------+
|1     |bias_ROM          |         1|
|2     |bias2sigmoid_fifo |         3|
|3     |s_buffer          |         1|
|4     |slim_WBUF_bank_dp |         6|
|5     |u_xt_rom          |         1|
+------+------------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |bias2sigmoid_fifo |     3|
|4     |bias_ROM          |     1|
|5     |s_buffer          |     1|
|6     |slim_WBUF_bank_dp |     6|
|12    |u_xt_rom          |     1|
|13    |BUFG              |     1|
|14    |CARRY8            |    48|
|15    |DSP_ALU           |    76|
|16    |DSP_A_B_DATA      |    76|
|18    |DSP_C_DATA        |    76|
|20    |DSP_MULTIPLIER    |    76|
|21    |DSP_M_DATA        |    76|
|22    |DSP_OUTPUT        |    76|
|23    |DSP_PREADD        |    76|
|24    |DSP_PREADD_DATA   |    76|
|25    |LUT1              |  2064|
|26    |LUT2              |  1808|
|27    |LUT3              |   305|
|28    |LUT4              |  1105|
|29    |LUT5              |   917|
|30    |LUT6              |  3491|
|31    |MUXF7             |   712|
|32    |MUXF8             |   284|
|33    |FDCE              |  4920|
|34    |FDPE              |     2|
|35    |IBUF              |    69|
|36    |OBUF              |    67|
+------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:22 ; elapsed = 00:01:31 . Memory (MB): peak = 2755.094 ; gain = 1175.527
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:11 ; elapsed = 00:01:27 . Memory (MB): peak = 2755.094 ; gain = 1076.102
Synthesis Optimization Complete : Time (s): cpu = 00:01:22 ; elapsed = 00:01:31 . Memory (MB): peak = 2755.094 ; gain = 1175.527
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.222 . Memory (MB): peak = 2755.094 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1190 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2755.094 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 146 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 76 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 69 instances

Synth Design complete | Checksum: 7a016d40
INFO: [Common 17-83] Releasing license: Synthesis
77 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:33 ; elapsed = 00:01:49 . Memory (MB): peak = 2755.094 ; gain = 2147.320
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2755.094 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Master/2025/Mamba/Cmamba_reconstruct/prj/xilinx/project_reconstruct.runs/synth_1/top_mac_plus_bias_fifo_sigmoid_ew_gate.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_mac_plus_bias_fifo_sigmoid_ew_gate_utilization_synth.rpt -pb top_mac_plus_bias_fifo_sigmoid_ew_gate_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jan 11 16:51:05 2026...
