Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon May 30 11:41:23 2022
| Host         : DESKTOP-0KDN2IG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file extract_traffic_attributes_timing_summary_routed.rpt -pb extract_traffic_attributes_timing_summary_routed.pb -rpx extract_traffic_attributes_timing_summary_routed.rpx -warn_on_violation
| Design       : extract_traffic_attributes
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (1433)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2575)
5. checking no_input_delay (5)
6. checking no_output_delay (64)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1433)
---------------------------
 There are 1386 register/latch pins with no clock driven by root clock pin: clk125MHz (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: eth_rxck (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2575)
---------------------------------------------------
 There are 2575 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (64)
--------------------------------
 There are 64 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.936        0.000                      0                   10        0.453        0.000                      0                    2        2.000        0.000                       0                     9  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                        ------------         ----------      --------------
i_phase90_shift/inst/clk_in  {0.000 4.000}        8.000           125.000         
  clk_out_phase90_shift      {-6.000 -2.000}      8.000           125.000         
  clkfbout_phase90_shift     {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_phase90_shift/inst/clk_in                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out_phase90_shift            5.936        0.000                      0                    2        0.453        0.000                      0                    2        3.500        0.000                       0                     5  
  clkfbout_phase90_shift                                                                                                                                                       5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**default**                                   998.716        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_phase90_shift/inst/clk_in
  To Clock:  i_phase90_shift/inst/clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_phase90_shift/inst/clk_in
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_phase90_shift/inst/clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y0  i_phase90_shift/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y0  i_phase90_shift/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  i_phase90_shift/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  i_phase90_shift/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  i_phase90_shift/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  i_phase90_shift/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_phase90_shift
  To Clock:  clk_out_phase90_shift

Setup :            0  Failing Endpoints,  Worst Slack        5.936ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.453ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.936ns  (required time - arrival time)
  Source:                 i_main_design/i_tx_interface/i_tx_rgmii/doutclk0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_phase90_shift  {rise@-6.000ns fall@-2.000ns period=8.000ns})
  Destination:            i_main_design/i_tx_interface/i_tx_rgmii/tx_c/D2
                            (rising edge-triggered cell ODDR clocked by clk_out_phase90_shift  {rise@-6.000ns fall@-2.000ns period=8.000ns})
  Path Group:             clk_out_phase90_shift
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out_phase90_shift rise@10.000ns - clk_out_phase90_shift rise@2.000ns)
  Data Path Delay:        1.075ns  (logic 0.518ns (48.203%)  route 0.557ns (51.797%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.669ns = ( 11.669 - 10.000 ) 
    Source Clock Delay      (SCD):    1.869ns = ( 3.869 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_phase90_shift rise edge)
                                                      2.000     2.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.000 r  clk125MHz_IBUF_BUFG_inst/O
                         net (fo=1387, routed)        1.806     3.806    i_phase90_shift/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     0.013 r  i_phase90_shift/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.902    i_phase90_shift/inst/clk_out_phase90_shift
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.003 r  i_phase90_shift/inst/clkout1_buf/O
                         net (fo=3, routed)           1.866     3.869    i_main_design/i_tx_interface/i_tx_rgmii/CLK
    SLICE_X112Y90        FDRE                                         r  i_main_design/i_tx_interface/i_tx_rgmii/doutclk0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y90        FDRE (Prop_fdre_C_Q)         0.518     4.387 r  i_main_design/i_tx_interface/i_tx_rgmii/doutclk0_reg[1]/Q
                         net (fo=1, routed)           0.557     4.944    i_main_design/i_tx_interface/i_tx_rgmii/doutclk0[1]
    OLOGIC_X1Y95         ODDR                                         r  i_main_design/i_tx_interface/i_tx_rgmii/tx_c/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_phase90_shift rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk125MHz_IBUF_BUFG_inst/O
                         net (fo=1387, routed)        1.612    11.612    i_phase90_shift/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  i_phase90_shift/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    i_phase90_shift/inst/clk_out_phase90_shift
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  i_phase90_shift/inst/clkout1_buf/O
                         net (fo=3, routed)           1.666    11.669    i_main_design/i_tx_interface/i_tx_rgmii/CLK
    OLOGIC_X1Y95         ODDR                                         r  i_main_design/i_tx_interface/i_tx_rgmii/tx_c/C
                         clock pessimism              0.114    11.783    
                         clock uncertainty           -0.069    11.714    
    OLOGIC_X1Y95         ODDR (Setup_oddr_C_D2)      -0.834    10.880    i_main_design/i_tx_interface/i_tx_rgmii/tx_c
  -------------------------------------------------------------------
                         required time                         10.880    
                         arrival time                          -4.944    
  -------------------------------------------------------------------
                         slack                                  5.936    

Slack (MET) :             5.971ns  (required time - arrival time)
  Source:                 i_main_design/i_tx_interface/i_tx_rgmii/doutclk0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_phase90_shift  {rise@-6.000ns fall@-2.000ns period=8.000ns})
  Destination:            i_main_design/i_tx_interface/i_tx_rgmii/tx_c/D1
                            (rising edge-triggered cell ODDR clocked by clk_out_phase90_shift  {rise@-6.000ns fall@-2.000ns period=8.000ns})
  Path Group:             clk_out_phase90_shift
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out_phase90_shift rise@10.000ns - clk_out_phase90_shift rise@2.000ns)
  Data Path Delay:        1.038ns  (logic 0.518ns (49.902%)  route 0.520ns (50.098%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.669ns = ( 11.669 - 10.000 ) 
    Source Clock Delay      (SCD):    1.871ns = ( 3.871 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_phase90_shift rise edge)
                                                      2.000     2.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.000 r  clk125MHz_IBUF_BUFG_inst/O
                         net (fo=1387, routed)        1.806     3.806    i_phase90_shift/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     0.013 r  i_phase90_shift/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.902    i_phase90_shift/inst/clk_out_phase90_shift
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.003 r  i_phase90_shift/inst/clkout1_buf/O
                         net (fo=3, routed)           1.868     3.871    i_main_design/i_tx_interface/i_tx_rgmii/CLK
    SLICE_X112Y96        FDRE                                         r  i_main_design/i_tx_interface/i_tx_rgmii/doutclk0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y96        FDRE (Prop_fdre_C_Q)         0.518     4.389 r  i_main_design/i_tx_interface/i_tx_rgmii/doutclk0_reg[0]/Q
                         net (fo=1, routed)           0.520     4.909    i_main_design/i_tx_interface/i_tx_rgmii/doutclk0[0]
    OLOGIC_X1Y95         ODDR                                         r  i_main_design/i_tx_interface/i_tx_rgmii/tx_c/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_phase90_shift rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk125MHz_IBUF_BUFG_inst/O
                         net (fo=1387, routed)        1.612    11.612    i_phase90_shift/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  i_phase90_shift/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    i_phase90_shift/inst/clk_out_phase90_shift
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  i_phase90_shift/inst/clkout1_buf/O
                         net (fo=3, routed)           1.666    11.669    i_main_design/i_tx_interface/i_tx_rgmii/CLK
    OLOGIC_X1Y95         ODDR                                         r  i_main_design/i_tx_interface/i_tx_rgmii/tx_c/C
                         clock pessimism              0.114    11.783    
                         clock uncertainty           -0.069    11.714    
    OLOGIC_X1Y95         ODDR (Setup_oddr_C_D1)      -0.834    10.880    i_main_design/i_tx_interface/i_tx_rgmii/tx_c
  -------------------------------------------------------------------
                         required time                         10.880    
                         arrival time                          -4.909    
  -------------------------------------------------------------------
                         slack                                  5.971    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 i_main_design/i_tx_interface/i_tx_rgmii/doutclk0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_phase90_shift  {rise@-6.000ns fall@-2.000ns period=8.000ns})
  Destination:            i_main_design/i_tx_interface/i_tx_rgmii/tx_c/D1
                            (rising edge-triggered cell ODDR clocked by clk_out_phase90_shift  {rise@-6.000ns fall@-2.000ns period=8.000ns})
  Path Group:             clk_out_phase90_shift
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_phase90_shift rise@2.000ns - clk_out_phase90_shift rise@2.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.940%)  route 0.227ns (58.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns = ( 2.905 - 2.000 ) 
    Source Clock Delay      (SCD):    0.640ns = ( 2.640 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_phase90_shift rise edge)
                                                      2.000     2.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.000 r  clk125MHz_IBUF_BUFG_inst/O
                         net (fo=1387, routed)        0.597     2.597    i_phase90_shift/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     1.447 r  i_phase90_shift/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.976    i_phase90_shift/inst/clk_out_phase90_shift
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.002 r  i_phase90_shift/inst/clkout1_buf/O
                         net (fo=3, routed)           0.638     2.640    i_main_design/i_tx_interface/i_tx_rgmii/CLK
    SLICE_X112Y96        FDRE                                         r  i_main_design/i_tx_interface/i_tx_rgmii/doutclk0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y96        FDRE (Prop_fdre_C_Q)         0.164     2.804 r  i_main_design/i_tx_interface/i_tx_rgmii/doutclk0_reg[0]/Q
                         net (fo=1, routed)           0.227     3.031    i_main_design/i_tx_interface/i_tx_rgmii/doutclk0[0]
    OLOGIC_X1Y95         ODDR                                         r  i_main_design/i_tx_interface/i_tx_rgmii/tx_c/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_phase90_shift rise edge)
                                                      2.000     2.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.000 r  clk125MHz_IBUF_BUFG_inst/O
                         net (fo=1387, routed)        0.864     2.864    i_phase90_shift/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     1.397 r  i_phase90_shift/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.973    i_phase90_shift/inst/clk_out_phase90_shift
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.002 r  i_phase90_shift/inst/clkout1_buf/O
                         net (fo=3, routed)           0.903     2.905    i_main_design/i_tx_interface/i_tx_rgmii/CLK
    OLOGIC_X1Y95         ODDR                                         r  i_main_design/i_tx_interface/i_tx_rgmii/tx_c/C
                         clock pessimism             -0.234     2.671    
    OLOGIC_X1Y95         ODDR (Hold_oddr_C_D1)       -0.093     2.578    i_main_design/i_tx_interface/i_tx_rgmii/tx_c
  -------------------------------------------------------------------
                         required time                         -2.578    
                         arrival time                           3.031    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 i_main_design/i_tx_interface/i_tx_rgmii/doutclk0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_phase90_shift  {rise@-6.000ns fall@-2.000ns period=8.000ns})
  Destination:            i_main_design/i_tx_interface/i_tx_rgmii/tx_c/D2
                            (rising edge-triggered cell ODDR clocked by clk_out_phase90_shift  {rise@-6.000ns fall@-2.000ns period=8.000ns})
  Path Group:             clk_out_phase90_shift
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_phase90_shift rise@2.000ns - clk_out_phase90_shift rise@2.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.990%)  route 0.257ns (61.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns = ( 2.905 - 2.000 ) 
    Source Clock Delay      (SCD):    0.639ns = ( 2.639 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_phase90_shift rise edge)
                                                      2.000     2.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.000 r  clk125MHz_IBUF_BUFG_inst/O
                         net (fo=1387, routed)        0.597     2.597    i_phase90_shift/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     1.447 r  i_phase90_shift/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.976    i_phase90_shift/inst/clk_out_phase90_shift
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.002 r  i_phase90_shift/inst/clkout1_buf/O
                         net (fo=3, routed)           0.637     2.639    i_main_design/i_tx_interface/i_tx_rgmii/CLK
    SLICE_X112Y90        FDRE                                         r  i_main_design/i_tx_interface/i_tx_rgmii/doutclk0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y90        FDRE (Prop_fdre_C_Q)         0.164     2.803 r  i_main_design/i_tx_interface/i_tx_rgmii/doutclk0_reg[1]/Q
                         net (fo=1, routed)           0.257     3.059    i_main_design/i_tx_interface/i_tx_rgmii/doutclk0[1]
    OLOGIC_X1Y95         ODDR                                         r  i_main_design/i_tx_interface/i_tx_rgmii/tx_c/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_phase90_shift rise edge)
                                                      2.000     2.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.000 r  clk125MHz_IBUF_BUFG_inst/O
                         net (fo=1387, routed)        0.864     2.864    i_phase90_shift/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     1.397 r  i_phase90_shift/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.973    i_phase90_shift/inst/clk_out_phase90_shift
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.002 r  i_phase90_shift/inst/clkout1_buf/O
                         net (fo=3, routed)           0.903     2.905    i_main_design/i_tx_interface/i_tx_rgmii/CLK
    OLOGIC_X1Y95         ODDR                                         r  i_main_design/i_tx_interface/i_tx_rgmii/tx_c/C
                         clock pessimism             -0.234     2.671    
    OLOGIC_X1Y95         ODDR (Hold_oddr_C_D2)       -0.093     2.578    i_main_design/i_tx_interface/i_tx_rgmii/tx_c
  -------------------------------------------------------------------
                         required time                         -2.578    
                         arrival time                           3.059    
  -------------------------------------------------------------------
                         slack                                  0.482    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_phase90_shift
Waveform(ns):       { -6.000 -2.000 }
Period(ns):         8.000
Sources:            { i_phase90_shift/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1    i_phase90_shift/inst/clkout1_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y95     i_main_design/i_tx_interface/i_tx_rgmii/tx_c/C
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y0  i_phase90_shift/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X112Y96    i_main_design/i_tx_interface/i_tx_rgmii/doutclk0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X112Y90    i_main_design/i_tx_interface/i_tx_rgmii/doutclk0_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  i_phase90_shift/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X112Y96    i_main_design/i_tx_interface/i_tx_rgmii/doutclk0_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X112Y90    i_main_design/i_tx_interface/i_tx_rgmii/doutclk0_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X112Y96    i_main_design/i_tx_interface/i_tx_rgmii/doutclk0_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X112Y90    i_main_design/i_tx_interface/i_tx_rgmii/doutclk0_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X112Y96    i_main_design/i_tx_interface/i_tx_rgmii/doutclk0_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X112Y90    i_main_design/i_tx_interface/i_tx_rgmii/doutclk0_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X112Y96    i_main_design/i_tx_interface/i_tx_rgmii/doutclk0_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X112Y90    i_main_design/i_tx_interface/i_tx_rgmii/doutclk0_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_phase90_shift
  To Clock:  clkfbout_phase90_shift

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_phase90_shift
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_phase90_shift/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2    i_phase90_shift/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y0  i_phase90_shift/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y0  i_phase90_shift/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y0  i_phase90_shift/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  i_phase90_shift/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack      998.716ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             998.716ns  (required time - arrival time)
  Source:                 i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.189ns  (logic 0.518ns (43.550%)  route 0.671ns (56.450%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y65         FDRE                         0.000     0.000 r  i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X90Y65         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.671     1.189    i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X89Y66         FDRE                                         r  i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X89Y66         FDRE (Setup_fdre_C_D)       -0.095   999.905    i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -1.189    
  -------------------------------------------------------------------
                         slack                                998.716    

Slack (MET) :             998.722ns  (required time - arrival time)
  Source:                 i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.008ns  (logic 0.478ns (47.406%)  route 0.530ns (52.594%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y65         FDRE                         0.000     0.000 r  i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X90Y65         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.530     1.008    i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X89Y65         FDRE                                         r  i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X89Y65         FDRE (Setup_fdre_C_D)       -0.270   999.730    i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.730    
                         arrival time                          -1.008    
  -------------------------------------------------------------------
                         slack                                998.722    

Slack (MET) :             998.825ns  (required time - arrival time)
  Source:                 i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.119ns  (logic 0.456ns (40.736%)  route 0.663ns (59.264%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y64         FDRE                         0.000     0.000 r  i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X91Y64         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.663     1.119    i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X90Y66         FDRE                                         r  i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X90Y66         FDRE (Setup_fdre_C_D)       -0.056   999.944    i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        999.944    
                         arrival time                          -1.119    
  -------------------------------------------------------------------
                         slack                                998.825    

Slack (MET) :             998.851ns  (required time - arrival time)
  Source:                 i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.927ns  (logic 0.419ns (45.195%)  route 0.508ns (54.805%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y64         FDRE                         0.000     0.000 r  i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X91Y64         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.508     0.927    i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X90Y64         FDRE                                         r  i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X90Y64         FDRE (Setup_fdre_C_D)       -0.222   999.778    i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.778    
                         arrival time                          -0.927    
  -------------------------------------------------------------------
                         slack                                998.851    

Slack (MET) :             998.863ns  (required time - arrival time)
  Source:                 i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.871ns  (logic 0.478ns (54.897%)  route 0.393ns (45.103%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y65         FDRE                         0.000     0.000 r  i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X90Y65         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.393     0.871    i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X89Y65         FDRE                                         r  i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X89Y65         FDRE (Setup_fdre_C_D)       -0.266   999.734    i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.734    
                         arrival time                          -0.871    
  -------------------------------------------------------------------
                         slack                                998.863    

Slack (MET) :             998.876ns  (required time - arrival time)
  Source:                 i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.031ns  (logic 0.518ns (50.258%)  route 0.513ns (49.742%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y65         FDRE                         0.000     0.000 r  i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X90Y65         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.513     1.031    i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X89Y65         FDRE                                         r  i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X89Y65         FDRE (Setup_fdre_C_D)       -0.093   999.907    i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        999.907    
                         arrival time                          -1.031    
  -------------------------------------------------------------------
                         slack                                998.876    

Slack (MET) :             998.886ns  (required time - arrival time)
  Source:                 i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.071ns  (logic 0.456ns (42.592%)  route 0.615ns (57.408%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y64         FDRE                         0.000     0.000 r  i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X91Y64         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.615     1.071    i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X90Y64         FDRE                                         r  i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X90Y64         FDRE (Setup_fdre_C_D)       -0.043   999.957    i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        999.957    
                         arrival time                          -1.071    
  -------------------------------------------------------------------
                         slack                                998.886    

Slack (MET) :             998.909ns  (required time - arrival time)
  Source:                 i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.872ns  (logic 0.419ns (48.061%)  route 0.453ns (51.939%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y64         FDRE                         0.000     0.000 r  i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X91Y64         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.453     0.872    i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X90Y63         FDRE                                         r  i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X90Y63         FDRE (Setup_fdre_C_D)       -0.219   999.781    i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.781    
                         arrival time                          -0.872    
  -------------------------------------------------------------------
                         slack                                998.909    





