cell_name:  add__inst/U316
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U319
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U322
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U329
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U331
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U26
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U227
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U402
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U444
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U278
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U537
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U506
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U310
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U332
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U142
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U159
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U141
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U64
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U160
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U91
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U29
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U89
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U143
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U356
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U555
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U526
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U536
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U324
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U94
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U90
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U92
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U38
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U24
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U42
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U6
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U2
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U327
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U314
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U71
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U50
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U725
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U248
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U121
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U99
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U507
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U339
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U347
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U350
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U426
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U151
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U317
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U320
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U70
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U325
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U326
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U69
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U68
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U330
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U733
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U344
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U43
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U312
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U145
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U313
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U40
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U41
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U39
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U27
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U109
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U254
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U376
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U46
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U345
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U405
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U406
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U748
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U72
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U158
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U631
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U315
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U318
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U633
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U246
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U404
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U120
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U321
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U117
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U580
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U700
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U21
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U420
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U154
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U419
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U146
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U164
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U96
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U328
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U247
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U377
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U634
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U111
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U400
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U105
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U1
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.23 r            0.55         0.32

1
cell_name:  add__inst/U3
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U4
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.22 f            0.55         0.33
d[20] (out)                         0.22 r            0.55         0.33
d[22] (out)                         0.21 r            0.55         0.34

1
cell_name:  add__inst/U8
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[27] (out)                         0.23 r            0.55         0.32
d[30] (out)                         0.22 f            0.55         0.33
d[28] (out)                         0.21 r            0.55         0.34
d[31] (out)                         0.21 f            0.55         0.34
d[29] (out)                         0.21 f            0.55         0.34
d[32] (out)                         0.21 r            0.55         0.34

1
cell_name:  add__inst/U9
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.23 r            0.55         0.32
d[26] (out)                         0.22 r            0.55         0.33
d[27] (out)                         0.22 f            0.55         0.33
d[29] (out)                         0.22 f            0.55         0.33
d[32] (out)                         0.22 f            0.55         0.33
d[25] (out)                         0.22 r            0.55         0.33
d[28] (out)                         0.22 f            0.55         0.33
d[24] (out)                         0.22 f            0.55         0.33
d[31] (out)                         0.22 r            0.55         0.33

1
cell_name:  add__inst/U10
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.23 r            0.55         0.32
d[28] (out)                         0.22 r            0.55         0.33
d[29] (out)                         0.22 r            0.55         0.33
d[23] (out)                         0.22 f            0.55         0.33
d[25] (out)                         0.22 r            0.55         0.33
d[30] (out)                         0.22 f            0.55         0.33
d[32] (out)                         0.22 r            0.55         0.33
d[24] (out)                         0.22 r            0.55         0.33
d[27] (out)                         0.22 r            0.55         0.33
d[31] (out)                         0.21 f            0.55         0.34
d[20] (out)                         0.21 r            0.55         0.34
d[22] (out)                         0.20 r            0.55         0.35
d[21] (out)                         0.19 f            0.55         0.36

1
cell_name:  add__inst/U15
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[11] (out)                         0.21 r            0.55         0.34
d[14] (out)                         0.21 f            0.55         0.34
d[10] (out)                         0.16 f            0.55         0.39

1
cell_name:  add__inst/U17
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.22 r            0.55         0.33

1
cell_name:  add__inst/U18
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[14] (out)                         0.14 r            0.55         0.41

1
cell_name:  add__inst/U22
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.23 r            0.55         0.32
d[26] (out)                         0.23 r            0.55         0.32
d[28] (out)                         0.22 r            0.55         0.33
d[20] (out)                         0.22 f            0.55         0.33
d[24] (out)                         0.22 f            0.55         0.33
d[25] (out)                         0.21 r            0.55         0.34
d[32] (out)                         0.21 f            0.55         0.34
d[23] (out)                         0.21 f            0.55         0.34
d[31] (out)                         0.21 f            0.55         0.34
d[29] (out)                         0.21 f            0.55         0.34
d[27] (out)                         0.21 f            0.55         0.34
d[14] (out)                         0.21 f            0.55         0.34
d[13] (out)                         0.21 r            0.55         0.34
d[22] (out)                         0.21 r            0.55         0.34
d[17] (out)                         0.20 f            0.55         0.35
d[21] (out)                         0.20 r            0.55         0.35
d[12] (out)                         0.20 r            0.55         0.35
d[18] (out)                         0.20 f            0.55         0.35
d[19] (out)                         0.20 f            0.55         0.35
d[15] (out)                         0.19 r            0.55         0.36
d[16] (out)                         0.19 f            0.55         0.36

1
cell_name:  add__inst/U25
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.22 r            0.55         0.33
d[28] (out)                         0.21 r            0.55         0.34
d[29] (out)                         0.21 r            0.55         0.34
d[23] (out)                         0.21 r            0.55         0.34
d[25] (out)                         0.21 f            0.55         0.34
d[30] (out)                         0.21 r            0.55         0.34
d[32] (out)                         0.21 r            0.55         0.34
d[24] (out)                         0.21 r            0.55         0.34
d[27] (out)                         0.21 r            0.55         0.34
d[31] (out)                         0.21 f            0.55         0.34
d[21] (out)                         0.19 r            0.55         0.36
d[22] (out)                         0.16 r            0.55         0.39

1
cell_name:  add__inst/U33
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[14] (out)                         0.19 r            0.55         0.36

1
cell_name:  add__inst/U53
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.22 r            0.55         0.33

1
cell_name:  add__inst/U58
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[13] (out)                         0.21 r            0.55         0.34

1
cell_name:  add__inst/U62
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.18 f            0.55         0.37

1
cell_name:  add__inst/U66
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.21 r            0.55         0.34

1
cell_name:  add__inst/U73
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.22 r            0.55         0.33

1
cell_name:  add__inst/U75
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[22] (out)                         0.21 r            0.55         0.34

1
cell_name:  add__inst/U78
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.19 f            0.55         0.36

1
cell_name:  add__inst/U80
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[22] (out)                         0.21 r            0.55         0.34
d[21] (out)                         0.20 f            0.55         0.35

1
cell_name:  add__inst/U82
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.21 r            0.55         0.34
d[28] (out)                         0.21 r            0.55         0.34
d[26] (out)                         0.21 r            0.55         0.34
d[32] (out)                         0.21 r            0.55         0.34
d[31] (out)                         0.21 f            0.55         0.34
d[27] (out)                         0.20 f            0.55         0.35
d[25] (out)                         0.20 r            0.55         0.35
d[30] (out)                         0.19 f            0.55         0.36
d[24] (out)                         0.13 f            0.55         0.42

1
cell_name:  add__inst/U84
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.23 r            0.55         0.32
d[26] (out)                         0.23 r            0.55         0.32
d[28] (out)                         0.23 r            0.55         0.32
d[25] (out)                         0.22 r            0.55         0.33
d[31] (out)                         0.22 f            0.55         0.33
d[29] (out)                         0.22 f            0.55         0.33
d[24] (out)                         0.22 f            0.55         0.33
d[32] (out)                         0.22 f            0.55         0.33
d[27] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U85
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.23 r            0.55         0.32
d[26] (out)                         0.23 r            0.55         0.32
d[28] (out)                         0.23 r            0.55         0.32
d[25] (out)                         0.22 r            0.55         0.33
d[31] (out)                         0.22 f            0.55         0.33
d[29] (out)                         0.22 f            0.55         0.33
d[24] (out)                         0.22 f            0.55         0.33
d[32] (out)                         0.22 f            0.55         0.33
d[27] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U88
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.22 f            0.55         0.33
d[28] (out)                         0.22 f            0.55         0.33
d[32] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U95
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U103
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.21 r            0.55         0.34
d[20] (out)                         0.21 r            0.55         0.34
d[19] (out)                         0.20 f            0.55         0.35
d[22] (out)                         0.19 f            0.55         0.36
d[21] (out)                         0.19 r            0.55         0.36

1
cell_name:  add__inst/U110
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[22] (out)                         0.21 r            0.55         0.34
d[21] (out)                         0.20 f            0.55         0.35

1
cell_name:  add__inst/U114
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[27] (out)                         0.21 r            0.55         0.34

1
cell_name:  add__inst/U116
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[17] (out)                         0.20 r            0.55         0.35

1
cell_name:  add__inst/U118
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.14 f            0.55         0.41

1
cell_name:  add__inst/U119
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[17] (out)                         0.16 f            0.55         0.39

1
cell_name:  add__inst/U122
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[15] (out)                         0.14 r            0.55         0.41

1
cell_name:  add__inst/U123
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[14] (out)                         0.20 r            0.55         0.35

1
cell_name:  add__inst/U124
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.22 r            0.55         0.33
d[27] (out)                         0.20 r            0.55         0.35

1
cell_name:  add__inst/U125
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[17] (out)                         0.20 r            0.55         0.35
d[16] (out)                         0.19 r            0.55         0.36

1
cell_name:  add__inst/U127
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.17 r            0.55         0.38

1
cell_name:  add__inst/U129
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[12] (out)                         0.20 r            0.55         0.35

1
cell_name:  add__inst/U130
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[16] (out)                         0.20 r            0.55         0.35

1
cell_name:  add__inst/U132
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[12] (out)                         0.20 f            0.55         0.35

1
cell_name:  add__inst/U133
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U135
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[9] (out)                          0.12 r            0.55         0.43
d[8] (out)                          0.11 r            0.55         0.44

1
cell_name:  add__inst/U136
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[17] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U139
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[13] (out)                         0.21 r            0.55         0.34

1
cell_name:  add__inst/U147
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[19] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U148
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.13 f            0.55         0.42

1
cell_name:  add__inst/U149
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.22 r            0.55         0.33

1
cell_name:  add__inst/U152
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U157
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[13] (out)                         0.15 r            0.55         0.40

1
cell_name:  add__inst/U161
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.22 f            0.55         0.33
d[22] (out)                         0.21 f            0.55         0.34
d[17] (out)                         0.18 r            0.55         0.37
d[16] (out)                         0.17 r            0.55         0.38

1
cell_name:  add__inst/U162
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[27] (out)                         0.23 r            0.55         0.32

1
cell_name:  add__inst/U163
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.20 f            0.55         0.35

1
cell_name:  add__inst/U165
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.21 f            0.55         0.34
d[32] (out)                         0.17 r            0.55         0.38

1
cell_name:  add__inst/U166
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[11] (out)                         0.18 r            0.55         0.37

1
cell_name:  add__inst/U167
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
add__inst/U569/B2 (OAI21_X1)        0.07 r        infinity     infinity

1
cell_name:  add__inst/U168
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[15] (out)                         0.21 r            0.55         0.34
d[18] (out)                         0.20 f            0.55         0.35
d[17] (out)                         0.20 f            0.55         0.35
d[16] (out)                         0.20 r            0.55         0.35

1
cell_name:  add__inst/U169
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[14] (out)                         0.16 f            0.55         0.39

1
cell_name:  add__inst/U171
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.18 r            0.55         0.37
d[17] (out)                         0.16 r            0.55         0.39

1
cell_name:  add__inst/U172
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.20 r            0.55         0.35

1
cell_name:  add__inst/U173
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[27] (out)                         0.17 r            0.55         0.38

1
cell_name:  add__inst/U178
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.20 r            0.55         0.35

1
cell_name:  add__inst/U179
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.22 r            0.55         0.33
d[20] (out)                         0.22 r            0.55         0.33
d[19] (out)                         0.21 f            0.55         0.34
d[22] (out)                         0.21 f            0.55         0.34
d[21] (out)                         0.20 r            0.55         0.35

1
cell_name:  add__inst/U181
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[13] (out)                         0.14 r            0.55         0.41
d[12] (out)                         0.14 r            0.55         0.41

1
cell_name:  add__inst/U185
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.22 r            0.55         0.33

1
cell_name:  add__inst/U186
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.22 r            0.55         0.33
d[26] (out)                         0.22 r            0.55         0.33
d[27] (out)                         0.22 f            0.55         0.33
d[25] (out)                         0.22 r            0.55         0.33
d[32] (out)                         0.22 f            0.55         0.33
d[28] (out)                         0.22 f            0.55         0.33
d[31] (out)                         0.21 r            0.55         0.34
d[29] (out)                         0.21 f            0.55         0.34
d[24] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U188
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.22 r            0.55         0.33
d[26] (out)                         0.21 r            0.55         0.34
d[27] (out)                         0.21 f            0.55         0.34
d[25] (out)                         0.21 r            0.55         0.34
d[32] (out)                         0.21 f            0.55         0.34
d[28] (out)                         0.21 f            0.55         0.34
d[31] (out)                         0.21 r            0.55         0.34
d[29] (out)                         0.21 f            0.55         0.34
d[24] (out)                         0.21 f            0.55         0.34
d[23] (out)                         0.15 r            0.55         0.40

1
cell_name:  add__inst/U189
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.23 r            0.55         0.32

1
cell_name:  add__inst/U190
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.23 r            0.55         0.32

1
cell_name:  add__inst/U191
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.23 f            0.55         0.32

1
cell_name:  add__inst/U192
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.22 r            0.55         0.33

1
cell_name:  add__inst/U193
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.22 r            0.55         0.33

1
cell_name:  add__inst/U195
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.23 f            0.55         0.32

1
cell_name:  add__inst/U197
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U198
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.23 f            0.55         0.32

1
cell_name:  add__inst/U199
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.23 f            0.55         0.32

1
cell_name:  add__inst/U200
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[27] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U201
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U202
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.22 f            0.55         0.33
d[27] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U203
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.22 f            0.55         0.33
d[23] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U204
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.22 r            0.55         0.33
d[26] (out)                         0.22 r            0.55         0.33
d[27] (out)                         0.22 f            0.55         0.33
d[25] (out)                         0.22 r            0.55         0.33
d[32] (out)                         0.22 f            0.55         0.33
d[28] (out)                         0.21 f            0.55         0.34
d[31] (out)                         0.21 r            0.55         0.34
d[29] (out)                         0.21 f            0.55         0.34
d[23] (out)                         0.21 f            0.55         0.34
d[24] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U206
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U207
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.23 r            0.55         0.32

1
cell_name:  add__inst/U208
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.22 f            0.55         0.33
d[25] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U210
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U211
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U213
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U218
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.22 r            0.55         0.33

1
cell_name:  add__inst/U219
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.23 r            0.55         0.32
d[26] (out)                         0.23 r            0.55         0.32
d[28] (out)                         0.23 r            0.55         0.32
d[27] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U220
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.23 r            0.55         0.32
d[26] (out)                         0.23 r            0.55         0.32
d[28] (out)                         0.23 r            0.55         0.32
d[27] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U221
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U222
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.23 r            0.55         0.32

1
cell_name:  add__inst/U229
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.22 f            0.55         0.33
d[29] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U230
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.22 r            0.55         0.33

1
cell_name:  add__inst/U231
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[15] (out)                         0.21 r            0.55         0.34

1
cell_name:  add__inst/U232
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[15] (out)                         0.21 r            0.55         0.34

1
cell_name:  add__inst/U233
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U234
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U235
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U237
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U238
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.23 r            0.55         0.32
d[25] (out)                         0.22 f            0.55         0.33
d[28] (out)                         0.22 r            0.55         0.33
d[30] (out)                         0.22 r            0.55         0.33
d[27] (out)                         0.22 r            0.55         0.33
d[32] (out)                         0.22 r            0.55         0.33
d[29] (out)                         0.22 r            0.55         0.33
d[24] (out)                         0.22 r            0.55         0.33
d[31] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U240
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U245
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[21] (out)                         0.21 r            0.55         0.34

1
cell_name:  add__inst/U256
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U257
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U258
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[21] (out)                         0.21 r            0.55         0.34

1
cell_name:  add__inst/U260
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.23 f            0.55         0.32

1
cell_name:  add__inst/U263
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.23 f            0.55         0.32
d[25] (out)                         0.22 r            0.55         0.33
d[23] (out)                         0.22 f            0.55         0.33
d[17] (out)                         0.21 f            0.55         0.34
d[21] (out)                         0.21 r            0.55         0.34
d[18] (out)                         0.21 f            0.55         0.34
d[22] (out)                         0.21 f            0.55         0.34
d[19] (out)                         0.21 f            0.55         0.34
d[16] (out)                         0.20 f            0.55         0.35

1
cell_name:  add__inst/U265
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.23 f            0.55         0.32
d[25] (out)                         0.22 r            0.55         0.33
d[23] (out)                         0.22 f            0.55         0.33
d[17] (out)                         0.21 f            0.55         0.34
d[21] (out)                         0.21 r            0.55         0.34
d[18] (out)                         0.21 f            0.55         0.34
d[22] (out)                         0.21 f            0.55         0.34
d[19] (out)                         0.21 f            0.55         0.34
d[16] (out)                         0.20 f            0.55         0.35

1
cell_name:  add__inst/U267
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U268
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.21 r            0.55         0.34

1
cell_name:  add__inst/U279
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.22 r            0.55         0.33
d[19] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U282
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[27] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U283
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[21] (out)                         0.21 r            0.55         0.34

1
cell_name:  add__inst/U287
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.22 r            0.55         0.33
d[28] (out)                         0.22 r            0.55         0.33
d[25] (out)                         0.22 f            0.55         0.33
d[23] (out)                         0.21 r            0.55         0.34
d[30] (out)                         0.21 f            0.55         0.34
d[27] (out)                         0.21 r            0.55         0.34
d[32] (out)                         0.21 r            0.55         0.34
d[29] (out)                         0.21 r            0.55         0.34
d[24] (out)                         0.21 r            0.55         0.34
d[31] (out)                         0.21 f            0.55         0.34
d[20] (out)                         0.21 r            0.55         0.34
d[19] (out)                         0.20 f            0.55         0.35
d[22] (out)                         0.20 r            0.55         0.35
d[21] (out)                         0.19 r            0.55         0.36
d[13] (out)                         0.11 r            0.55         0.44

1
cell_name:  add__inst/U289
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.22 r            0.55         0.33
d[20] (out)                         0.22 r            0.55         0.33
d[19] (out)                         0.21 f            0.55         0.34
d[22] (out)                         0.21 f            0.55         0.34
d[21] (out)                         0.20 r            0.55         0.35

1
cell_name:  add__inst/U290
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.22 r            0.55         0.33
d[27] (out)                         0.22 f            0.55         0.33
d[29] (out)                         0.22 f            0.55         0.33
d[32] (out)                         0.21 f            0.55         0.34
d[26] (out)                         0.21 r            0.55         0.34
d[25] (out)                         0.21 r            0.55         0.34
d[28] (out)                         0.21 f            0.55         0.34
d[24] (out)                         0.21 f            0.55         0.34
d[31] (out)                         0.21 r            0.55         0.34
d[13] (out)                         0.14 r            0.55         0.41

1
cell_name:  add__inst/U291
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.22 r            0.55         0.33
d[20] (out)                         0.22 r            0.55         0.33
d[31] (out)                         0.21 f            0.55         0.34
d[29] (out)                         0.21 f            0.55         0.34
d[19] (out)                         0.21 f            0.55         0.34
d[22] (out)                         0.21 f            0.55         0.34
d[21] (out)                         0.20 r            0.55         0.35
d[18] (out)                         0.17 f            0.55         0.38
d[17] (out)                         0.17 f            0.55         0.38
d[16] (out)                         0.16 r            0.55         0.39

1
cell_name:  add__inst/U292
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.22 r            0.55         0.33
d[20] (out)                         0.22 r            0.55         0.33
d[31] (out)                         0.21 f            0.55         0.34
d[29] (out)                         0.21 f            0.55         0.34
d[19] (out)                         0.21 f            0.55         0.34
d[22] (out)                         0.21 f            0.55         0.34
d[21] (out)                         0.20 r            0.55         0.35
d[18] (out)                         0.17 f            0.55         0.38
d[17] (out)                         0.17 f            0.55         0.38
d[16] (out)                         0.16 r            0.55         0.39

1
cell_name:  add__inst/U293
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.23 r            0.55         0.32
d[26] (out)                         0.22 r            0.55         0.33
d[27] (out)                         0.22 f            0.55         0.33
d[29] (out)                         0.22 f            0.55         0.33
d[32] (out)                         0.22 f            0.55         0.33
d[25] (out)                         0.22 r            0.55         0.33
d[28] (out)                         0.22 f            0.55         0.33
d[24] (out)                         0.22 f            0.55         0.33
d[23] (out)                         0.22 r            0.55         0.33
d[31] (out)                         0.22 r            0.55         0.33
d[20] (out)                         0.22 r            0.55         0.33
d[19] (out)                         0.21 f            0.55         0.34
d[22] (out)                         0.20 f            0.55         0.35
d[21] (out)                         0.20 r            0.55         0.35
d[18] (out)                         0.17 f            0.55         0.38
d[17] (out)                         0.17 f            0.55         0.38
d[16] (out)                         0.16 r            0.55         0.39

1
cell_name:  add__inst/U294
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.22 r            0.55         0.33
d[20] (out)                         0.22 r            0.55         0.33
d[19] (out)                         0.21 f            0.55         0.34
d[22] (out)                         0.21 f            0.55         0.34
d[21] (out)                         0.20 r            0.55         0.35

1
cell_name:  add__inst/U297
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.21 f            0.55         0.34
d[20] (out)                         0.20 r            0.55         0.35
d[19] (out)                         0.20 f            0.55         0.35
d[22] (out)                         0.19 r            0.55         0.36
d[21] (out)                         0.19 f            0.55         0.36

1
cell_name:  add__inst/U298
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.23 r            0.55         0.32
d[26] (out)                         0.23 r            0.55         0.32
d[28] (out)                         0.23 r            0.55         0.32
d[25] (out)                         0.23 r            0.55         0.32
d[23] (out)                         0.22 f            0.55         0.33
d[31] (out)                         0.22 f            0.55         0.33
d[29] (out)                         0.22 f            0.55         0.33
d[24] (out)                         0.22 f            0.55         0.33
d[32] (out)                         0.22 f            0.55         0.33
d[27] (out)                         0.22 f            0.55         0.33
d[22] (out)                         0.20 r            0.55         0.35
d[21] (out)                         0.19 f            0.55         0.36
d[20] (out)                         0.19 r            0.55         0.36
d[19] (out)                         0.18 f            0.55         0.37

1
cell_name:  add__inst/U299
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[22] (out)                         0.21 r            0.55         0.34
d[21] (out)                         0.20 f            0.55         0.35

1
cell_name:  add__inst/U300
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[22] (out)                         0.21 r            0.55         0.34
d[21] (out)                         0.20 f            0.55         0.35

1
cell_name:  add__inst/U301
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.22 r            0.55         0.33
d[23] (out)                         0.21 f            0.55         0.34
d[22] (out)                         0.21 r            0.55         0.34
d[19] (out)                         0.21 f            0.55         0.34
d[21] (out)                         0.20 r            0.55         0.35

1
cell_name:  add__inst/U302
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.23 r            0.55         0.32
d[26] (out)                         0.23 r            0.55         0.32
d[28] (out)                         0.23 r            0.55         0.32
d[23] (out)                         0.23 f            0.55         0.32
d[25] (out)                         0.22 r            0.55         0.33
d[31] (out)                         0.22 f            0.55         0.33
d[29] (out)                         0.22 f            0.55         0.33
d[27] (out)                         0.22 f            0.55         0.33
d[24] (out)                         0.22 f            0.55         0.33
d[32] (out)                         0.22 f            0.55         0.33
d[22] (out)                         0.21 r            0.55         0.34
d[21] (out)                         0.20 f            0.55         0.35
d[20] (out)                         0.16 f            0.55         0.39
d[19] (out)                         0.16 r            0.55         0.39

1
cell_name:  add__inst/U303
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.22 f            0.55         0.33
d[30] (out)                         0.22 r            0.55         0.33
d[27] (out)                         0.22 f            0.55         0.33
d[25] (out)                         0.22 r            0.55         0.33
d[26] (out)                         0.22 r            0.55         0.33
d[32] (out)                         0.22 f            0.55         0.33
d[28] (out)                         0.21 f            0.55         0.34
d[31] (out)                         0.21 r            0.55         0.34
d[29] (out)                         0.21 f            0.55         0.34
d[24] (out)                         0.21 f            0.55         0.34
d[20] (out)                         0.19 r            0.55         0.36
d[19] (out)                         0.18 f            0.55         0.37

1
cell_name:  add__inst/U304
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[19] (out)                         0.16 r            0.55         0.39

1
cell_name:  add__inst/U307
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[22] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U333
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.23 r            0.55         0.32
d[26] (out)                         0.23 r            0.55         0.32
d[28] (out)                         0.23 r            0.55         0.32
d[20] (out)                         0.23 f            0.55         0.32
d[25] (out)                         0.22 r            0.55         0.33
d[23] (out)                         0.22 f            0.55         0.33
d[24] (out)                         0.22 f            0.55         0.33
d[32] (out)                         0.22 f            0.55         0.33
d[17] (out)                         0.21 f            0.55         0.34
d[21] (out)                         0.21 r            0.55         0.34
d[27] (out)                         0.21 f            0.55         0.34
d[18] (out)                         0.21 f            0.55         0.34
d[22] (out)                         0.21 f            0.55         0.34
d[19] (out)                         0.21 f            0.55         0.34
d[16] (out)                         0.20 f            0.55         0.35
d[15] (out)                         0.14 r            0.55         0.41

1
cell_name:  add__inst/U334
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[22] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U335
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[22] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U337
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.23 f            0.55         0.32
d[30] (out)                         0.22 r            0.55         0.33
d[27] (out)                         0.22 f            0.55         0.33
d[26] (out)                         0.22 r            0.55         0.33
d[25] (out)                         0.22 r            0.55         0.33
d[32] (out)                         0.22 f            0.55         0.33
d[28] (out)                         0.22 f            0.55         0.33
d[31] (out)                         0.22 r            0.55         0.33
d[29] (out)                         0.22 f            0.55         0.33
d[24] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U338
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.23 r            0.55         0.32
d[26] (out)                         0.23 r            0.55         0.32
d[28] (out)                         0.22 r            0.55         0.33
d[25] (out)                         0.22 r            0.55         0.33
d[31] (out)                         0.22 f            0.55         0.33
d[29] (out)                         0.22 f            0.55         0.33
d[24] (out)                         0.22 f            0.55         0.33
d[32] (out)                         0.21 f            0.55         0.34
d[27] (out)                         0.21 f            0.55         0.34
d[20] (out)                         0.20 r            0.55         0.35
d[22] (out)                         0.15 f            0.55         0.40

1
cell_name:  add__inst/U340
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.23 f            0.55         0.32

1
cell_name:  add__inst/U341
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U342
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[15] (out)                         0.21 r            0.55         0.34
d[18] (out)                         0.21 f            0.55         0.34
d[17] (out)                         0.21 f            0.55         0.34
d[16] (out)                         0.20 r            0.55         0.35

1
cell_name:  add__inst/U343
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[14] (out)                         0.21 r            0.55         0.34

1
cell_name:  add__inst/U346
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[15] (out)                         0.21 r            0.55         0.34
d[18] (out)                         0.21 f            0.55         0.34
d[14] (out)                         0.21 r            0.55         0.34
d[17] (out)                         0.21 f            0.55         0.34
d[16] (out)                         0.20 r            0.55         0.35

1
cell_name:  add__inst/U349
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U351
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U354
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[13] (out)                         0.20 r            0.55         0.35
d[12] (out)                         0.19 r            0.55         0.36

1
cell_name:  add__inst/U357
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.21 f            0.55         0.34
d[29] (out)                         0.21 f            0.55         0.34
d[14] (out)                         0.21 r            0.55         0.34
d[13] (out)                         0.21 r            0.55         0.34
d[12] (out)                         0.20 r            0.55         0.35
d[15] (out)                         0.19 r            0.55         0.36

1
cell_name:  add__inst/U359
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.23 r            0.55         0.32
d[31] (out)                         0.22 f            0.55         0.33
d[29] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U361
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.21 f            0.55         0.34
d[29] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U363
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U364
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.22 r            0.55         0.33

1
cell_name:  add__inst/U366
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.22 f            0.55         0.33
d[29] (out)                         0.21 r            0.55         0.34

1
cell_name:  add__inst/U368
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U371
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[14] (out)                         0.21 r            0.55         0.34
d[15] (out)                         0.21 r            0.55         0.34
d[17] (out)                         0.21 f            0.55         0.34
d[18] (out)                         0.21 f            0.55         0.34
d[16] (out)                         0.20 r            0.55         0.35

1
cell_name:  add__inst/U373
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[14] (out)                         0.20 r            0.55         0.35

1
cell_name:  add__inst/U374
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[14] (out)                         0.22 f            0.55         0.33
d[15] (out)                         0.20 r            0.55         0.35

1
cell_name:  add__inst/U378
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.22 f            0.55         0.33
d[28] (out)                         0.22 r            0.55         0.33
d[27] (out)                         0.22 r            0.55         0.33
d[32] (out)                         0.22 f            0.55         0.33
d[31] (out)                         0.22 f            0.55         0.33
d[29] (out)                         0.21 r            0.55         0.34
d[26] (out)                         0.14 r            0.55         0.41

1
cell_name:  add__inst/U379
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[27] (out)                         0.23 r            0.55         0.32

1
cell_name:  add__inst/U380
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.22 f            0.55         0.33
d[28] (out)                         0.22 r            0.55         0.33
d[31] (out)                         0.22 f            0.55         0.33
d[29] (out)                         0.22 f            0.55         0.33
d[32] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U381
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.22 f            0.55         0.33
d[28] (out)                         0.22 r            0.55         0.33
d[31] (out)                         0.22 f            0.55         0.33
d[29] (out)                         0.22 f            0.55         0.33
d[32] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U382
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.23 r            0.55         0.32
d[26] (out)                         0.23 r            0.55         0.32
d[28] (out)                         0.23 r            0.55         0.32
d[24] (out)                         0.22 f            0.55         0.33
d[32] (out)                         0.22 f            0.55         0.33
d[27] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U386
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U388
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.22 r            0.55         0.33
d[31] (out)                         0.22 r            0.55         0.33

1
cell_name:  add__inst/U390
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U391
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U392
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.21 r            0.55         0.34

1
cell_name:  add__inst/U393
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.21 r            0.55         0.34

1
cell_name:  add__inst/U395
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.20 f            0.55         0.35

1
cell_name:  add__inst/U396
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.23 r            0.55         0.32

1
cell_name:  add__inst/U397
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.23 r            0.55         0.32
d[30] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U398
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.23 r            0.55         0.32

1
cell_name:  add__inst/U399
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[27] (out)                         0.23 r            0.55         0.32

1
cell_name:  add__inst/U403
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.22 r            0.55         0.33
d[27] (out)                         0.22 f            0.55         0.33
d[29] (out)                         0.22 f            0.55         0.33
d[32] (out)                         0.21 f            0.55         0.34
d[26] (out)                         0.21 r            0.55         0.34
d[25] (out)                         0.21 r            0.55         0.34
d[28] (out)                         0.21 f            0.55         0.34
d[24] (out)                         0.21 f            0.55         0.34
d[31] (out)                         0.21 r            0.55         0.34

1
cell_name:  add__inst/U409
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U411
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.23 f            0.55         0.32

1
cell_name:  add__inst/U412
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.23 f            0.55         0.32
d[32] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U413
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.23 r            0.55         0.32

1
cell_name:  add__inst/U414
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[16] (out)                         0.20 r            0.55         0.35

1
cell_name:  add__inst/U415
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[16] (out)                         0.17 f            0.55         0.38

1
cell_name:  add__inst/U416
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.20 r            0.55         0.35

1
cell_name:  add__inst/U418
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.22 r            0.55         0.33
d[27] (out)                         0.22 r            0.55         0.33
d[31] (out)                         0.21 r            0.55         0.34

1
cell_name:  add__inst/U421
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.22 r            0.55         0.33

1
cell_name:  add__inst/U422
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.23 r            0.55         0.32

1
cell_name:  add__inst/U423
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.23 r            0.55         0.32

1
cell_name:  add__inst/U427
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U428
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U429
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U430
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.23 r            0.55         0.32

1
cell_name:  add__inst/U431
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.23 r            0.55         0.32

1
cell_name:  add__inst/U432
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.23 r            0.55         0.32

1
cell_name:  add__inst/U433
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U434
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.22 r            0.55         0.33

1
cell_name:  add__inst/U436
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U437
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.23 r            0.55         0.32

1
cell_name:  add__inst/U438
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U439
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.22 r            0.55         0.33

1
cell_name:  add__inst/U440
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.23 r            0.55         0.32

1
cell_name:  add__inst/U441
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U443
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.23 r            0.55         0.32
d[27] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U445
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.22 f            0.55         0.33
d[32] (out)                         0.20 r            0.55         0.35

1
cell_name:  add__inst/U446
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.23 f            0.55         0.32

1
cell_name:  add__inst/U447
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U448
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U449
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[27] (out)                         0.23 r            0.55         0.32

1
cell_name:  add__inst/U451
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[27] (out)                         0.23 r            0.55         0.32

1
cell_name:  add__inst/U453
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[27] (out)                         0.22 r            0.55         0.33

1
cell_name:  add__inst/U454
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[27] (out)                         0.23 r            0.55         0.32

1
cell_name:  add__inst/U455
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[32] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U456
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.22 r            0.55         0.33

1
cell_name:  add__inst/U457
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.23 r            0.55         0.32

1
cell_name:  add__inst/U458
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.23 r            0.55         0.32

1
cell_name:  add__inst/U459
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U462
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.20 f            0.55         0.35

1
cell_name:  add__inst/U463
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.22 r            0.55         0.33

1
cell_name:  add__inst/U464
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.23 f            0.55         0.32
d[25] (out)                         0.22 r            0.55         0.33
d[21] (out)                         0.21 r            0.55         0.34

1
cell_name:  add__inst/U465
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.23 r            0.55         0.32
d[26] (out)                         0.23 r            0.55         0.32
d[28] (out)                         0.23 r            0.55         0.32
d[25] (out)                         0.22 r            0.55         0.33
d[31] (out)                         0.22 f            0.55         0.33
d[29] (out)                         0.22 f            0.55         0.33
d[24] (out)                         0.22 f            0.55         0.33
d[32] (out)                         0.22 f            0.55         0.33
d[27] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U466
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.23 r            0.55         0.32
d[26] (out)                         0.23 r            0.55         0.32
d[28] (out)                         0.23 r            0.55         0.32
d[25] (out)                         0.22 r            0.55         0.33
d[31] (out)                         0.22 f            0.55         0.33
d[29] (out)                         0.22 f            0.55         0.33
d[24] (out)                         0.22 f            0.55         0.33
d[27] (out)                         0.22 f            0.55         0.33
d[32] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U467
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U468
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.23 f            0.55         0.32
d[30] (out)                         0.22 r            0.55         0.33
d[27] (out)                         0.22 f            0.55         0.33
d[26] (out)                         0.22 r            0.55         0.33
d[25] (out)                         0.22 r            0.55         0.33
d[32] (out)                         0.22 f            0.55         0.33
d[28] (out)                         0.22 f            0.55         0.33
d[31] (out)                         0.22 r            0.55         0.33
d[29] (out)                         0.22 f            0.55         0.33
d[24] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U469
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.22 f            0.55         0.33
d[23] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U470
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.22 f            0.55         0.33
d[23] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U474
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.23 r            0.55         0.32
d[26] (out)                         0.23 r            0.55         0.32
d[28] (out)                         0.22 r            0.55         0.33
d[25] (out)                         0.22 r            0.55         0.33
d[31] (out)                         0.22 f            0.55         0.33
d[29] (out)                         0.22 f            0.55         0.33
d[24] (out)                         0.22 f            0.55         0.33
d[32] (out)                         0.21 f            0.55         0.34
d[27] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U475
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[21] (out)                         0.20 r            0.55         0.35

1
cell_name:  add__inst/U476
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.22 r            0.55         0.33
d[26] (out)                         0.22 r            0.55         0.33
d[28] (out)                         0.22 r            0.55         0.33
d[31] (out)                         0.21 f            0.55         0.34
d[29] (out)                         0.21 f            0.55         0.34
d[14] (out)                         0.21 f            0.55         0.34
d[13] (out)                         0.21 r            0.55         0.34
d[24] (out)                         0.21 r            0.55         0.34
d[20] (out)                         0.21 f            0.55         0.34
d[32] (out)                         0.21 r            0.55         0.34
d[11] (out)                         0.21 r            0.55         0.34
d[25] (out)                         0.21 r            0.55         0.34
d[23] (out)                         0.21 f            0.55         0.34
d[12] (out)                         0.20 r            0.55         0.35
d[22] (out)                         0.20 r            0.55         0.35
d[27] (out)                         0.20 f            0.55         0.35
d[17] (out)                         0.20 f            0.55         0.35
d[21] (out)                         0.20 f            0.55         0.35
d[15] (out)                         0.19 r            0.55         0.36
d[18] (out)                         0.19 f            0.55         0.36
d[19] (out)                         0.19 f            0.55         0.36
d[16] (out)                         0.18 f            0.55         0.37
d[10] (out)                         0.16 f            0.55         0.39
d[9] (out)                          0.12 r            0.55         0.43
d[8] (out)                          0.11 r            0.55         0.44

1
cell_name:  add__inst/U477
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.22 r            0.55         0.33
d[26] (out)                         0.22 r            0.55         0.33
d[28] (out)                         0.22 r            0.55         0.33
d[24] (out)                         0.21 r            0.55         0.34
d[31] (out)                         0.21 f            0.55         0.34
d[29] (out)                         0.21 f            0.55         0.34
d[14] (out)                         0.21 r            0.55         0.34
d[13] (out)                         0.21 r            0.55         0.34
d[32] (out)                         0.21 r            0.55         0.34
d[20] (out)                         0.21 f            0.55         0.34
d[11] (out)                         0.21 r            0.55         0.34
d[25] (out)                         0.21 r            0.55         0.34
d[23] (out)                         0.21 f            0.55         0.34
d[22] (out)                         0.21 r            0.55         0.34
d[12] (out)                         0.20 r            0.55         0.35
d[27] (out)                         0.20 f            0.55         0.35
d[21] (out)                         0.20 f            0.55         0.35
d[17] (out)                         0.20 r            0.55         0.35
d[15] (out)                         0.19 r            0.55         0.36
d[18] (out)                         0.19 f            0.55         0.36
d[19] (out)                         0.19 f            0.55         0.36
d[16] (out)                         0.18 f            0.55         0.37
d[10] (out)                         0.16 f            0.55         0.39
d[9] (out)                          0.12 r            0.55         0.43

1
cell_name:  add__inst/U478
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.23 r            0.55         0.32
d[26] (out)                         0.22 r            0.55         0.33
d[28] (out)                         0.22 r            0.55         0.33
d[20] (out)                         0.21 f            0.55         0.34
d[24] (out)                         0.21 f            0.55         0.34
d[25] (out)                         0.21 r            0.55         0.34
d[32] (out)                         0.21 f            0.55         0.34
d[23] (out)                         0.21 f            0.55         0.34
d[31] (out)                         0.21 f            0.55         0.34
d[29] (out)                         0.21 f            0.55         0.34
d[27] (out)                         0.21 f            0.55         0.34
d[14] (out)                         0.21 f            0.55         0.34
d[13] (out)                         0.21 r            0.55         0.34
d[17] (out)                         0.20 f            0.55         0.35
d[22] (out)                         0.20 r            0.55         0.35
d[21] (out)                         0.20 r            0.55         0.35
d[12] (out)                         0.20 r            0.55         0.35
d[18] (out)                         0.20 f            0.55         0.35
d[19] (out)                         0.19 f            0.55         0.36
d[15] (out)                         0.19 r            0.55         0.36
d[16] (out)                         0.19 f            0.55         0.36
d[9] (out)                          0.12 r            0.55         0.43

1
cell_name:  add__inst/U480
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[17] (out)                         0.21 f            0.55         0.34
d[16] (out)                         0.20 r            0.55         0.35

1
cell_name:  add__inst/U483
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[17] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U484
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.23 f            0.55         0.32
d[25] (out)                         0.22 r            0.55         0.33
d[23] (out)                         0.22 f            0.55         0.33
d[17] (out)                         0.21 f            0.55         0.34
d[21] (out)                         0.21 r            0.55         0.34
d[18] (out)                         0.21 f            0.55         0.34
d[22] (out)                         0.21 f            0.55         0.34
d[19] (out)                         0.21 f            0.55         0.34
d[16] (out)                         0.20 f            0.55         0.35

1
cell_name:  add__inst/U485
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[17] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U486
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[17] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U487
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[17] (out)                         0.20 r            0.55         0.35

1
cell_name:  add__inst/U489
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.23 f            0.55         0.32

1
cell_name:  add__inst/U495
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[14] (out)                         0.21 f            0.55         0.34
d[11] (out)                         0.20 f            0.55         0.35
d[10] (out)                         0.16 f            0.55         0.39

1
cell_name:  add__inst/U497
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[32] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U498
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[32] (out)                         0.22 f            0.55         0.33
d[31] (out)                         0.22 r            0.55         0.33
d[28] (out)                         0.21 r            0.55         0.34

1
cell_name:  add__inst/U500
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.23 r            0.55         0.32
d[25] (out)                         0.22 f            0.55         0.33
d[28] (out)                         0.22 r            0.55         0.33
d[30] (out)                         0.22 r            0.55         0.33
d[27] (out)                         0.22 r            0.55         0.33
d[32] (out)                         0.22 r            0.55         0.33
d[29] (out)                         0.22 f            0.55         0.33
d[24] (out)                         0.22 r            0.55         0.33
d[31] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U501
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.23 r            0.55         0.32
d[28] (out)                         0.22 r            0.55         0.33
d[27] (out)                         0.22 f            0.55         0.33
d[32] (out)                         0.22 f            0.55         0.33
d[31] (out)                         0.22 r            0.55         0.33

1
cell_name:  add__inst/U502
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.22 r            0.55         0.33
d[27] (out)                         0.22 f            0.55         0.33
d[32] (out)                         0.22 f            0.55         0.33
d[28] (out)                         0.22 f            0.55         0.33
d[31] (out)                         0.22 r            0.55         0.33
d[29] (out)                         0.22 f            0.55         0.33
d[24] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U503
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.22 r            0.55         0.33
d[27] (out)                         0.22 f            0.55         0.33
d[32] (out)                         0.22 f            0.55         0.33
d[28] (out)                         0.22 f            0.55         0.33
d[31] (out)                         0.21 r            0.55         0.34
d[29] (out)                         0.21 f            0.55         0.34
d[24] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U504
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.22 r            0.55         0.33
d[27] (out)                         0.22 f            0.55         0.33
d[32] (out)                         0.22 f            0.55         0.33
d[28] (out)                         0.22 f            0.55         0.33
d[31] (out)                         0.22 r            0.55         0.33
d[29] (out)                         0.22 f            0.55         0.33
d[24] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U509
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[21] (out)                         0.20 f            0.55         0.35

1
cell_name:  add__inst/U510
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[13] (out)                         0.21 r            0.55         0.34

1
cell_name:  add__inst/U512
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[21] (out)                         0.18 r            0.55         0.37

1
cell_name:  add__inst/U516
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[13] (out)                         0.21 r            0.55         0.34
d[12] (out)                         0.20 r            0.55         0.35

1
cell_name:  add__inst/U517
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.23 r            0.55         0.32
d[30] (out)                         0.23 f            0.55         0.32
d[32] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U518
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.22 r            0.55         0.33

1
cell_name:  add__inst/U519
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U520
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.22 r            0.55         0.33
d[26] (out)                         0.22 r            0.55         0.33
d[27] (out)                         0.22 f            0.55         0.33
d[25] (out)                         0.22 r            0.55         0.33
d[32] (out)                         0.22 f            0.55         0.33
d[28] (out)                         0.22 f            0.55         0.33
d[31] (out)                         0.21 r            0.55         0.34
d[29] (out)                         0.21 f            0.55         0.34
d[24] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U523
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.22 r            0.55         0.33
d[28] (out)                         0.22 r            0.55         0.33
d[32] (out)                         0.21 f            0.55         0.34
d[27] (out)                         0.21 r            0.55         0.34
d[31] (out)                         0.21 r            0.55         0.34

1
cell_name:  add__inst/U525
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.22 r            0.55         0.33

1
cell_name:  add__inst/U527
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[21] (out)                         0.20 f            0.55         0.35

1
cell_name:  add__inst/U529
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.22 f            0.55         0.33
d[24] (out)                         0.22 r            0.55         0.33
d[27] (out)                         0.22 r            0.55         0.33

1
cell_name:  add__inst/U531
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[27] (out)                         0.23 r            0.55         0.32

1
cell_name:  add__inst/U532
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U533
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U534
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[27] (out)                         0.21 r            0.55         0.34

1
cell_name:  add__inst/U535
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.22 f            0.55         0.33
d[28] (out)                         0.22 r            0.55         0.33
d[27] (out)                         0.22 r            0.55         0.33
d[32] (out)                         0.22 f            0.55         0.33
d[31] (out)                         0.22 f            0.55         0.33
d[29] (out)                         0.21 r            0.55         0.34

1
cell_name:  add__inst/U539
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.20 r            0.55         0.35

1
cell_name:  add__inst/U540
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.22 r            0.55         0.33
d[28] (out)                         0.22 r            0.55         0.33
d[26] (out)                         0.22 r            0.55         0.33
d[32] (out)                         0.21 r            0.55         0.34
d[31] (out)                         0.21 f            0.55         0.34
d[27] (out)                         0.21 f            0.55         0.34
d[25] (out)                         0.20 r            0.55         0.35
d[30] (out)                         0.20 f            0.55         0.35
d[24] (out)                         0.20 r            0.55         0.35

1
cell_name:  add__inst/U541
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.21 f            0.55         0.34
d[17] (out)                         0.20 r            0.55         0.35

1
cell_name:  add__inst/U546
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U547
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[9] (out)                          0.12 r            0.55         0.43
d[8] (out)                          0.11 r            0.55         0.44

1
cell_name:  add__inst/U548
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[8] (out)                          0.09 f            0.55         0.46

1
cell_name:  add__inst/U550
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.18 r            0.55         0.37

1
cell_name:  add__inst/U551
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[22] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U553
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.21 f            0.55         0.34
d[28] (out)                         0.21 r            0.55         0.34
d[27] (out)                         0.21 r            0.55         0.34
d[32] (out)                         0.20 f            0.55         0.35
d[31] (out)                         0.20 f            0.55         0.35
d[29] (out)                         0.20 r            0.55         0.35
d[25] (out)                         0.17 r            0.55         0.38
d[24] (out)                         0.13 f            0.55         0.42

1
cell_name:  add__inst/U556
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[13] (out)                         0.17 r            0.55         0.38

1
cell_name:  add__inst/U558
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.17 r            0.55         0.38

1
cell_name:  add__inst/U559
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.22 r            0.55         0.33

1
cell_name:  add__inst/U561
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.20 r            0.55         0.35
d[30] (out)                         0.16 f            0.55         0.39
d[32] (out)                         0.08 r            0.55         0.47

1
cell_name:  add__inst/U562
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[12] (out)                         0.20 r            0.55         0.35

1
cell_name:  add__inst/U563
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[12] (out)                         0.14 r            0.55         0.41

1
cell_name:  add__inst/U565
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[16] (out)                         0.19 r            0.55         0.36

1
cell_name:  add__inst/U566
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.18 r            0.55         0.37

1
cell_name:  add__inst/U567
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[32] (out)                         0.18 r            0.55         0.37

1
cell_name:  add__inst/U568
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[8] (out)                          0.11 r            0.55         0.44

1
cell_name:  add__inst/U569
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[10] (out)                         0.16 f            0.55         0.39

1
cell_name:  add__inst/U570
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[11] (out)                         0.12 r            0.55         0.43

1
cell_name:  add__inst/U571
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[14] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U572
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[15] (out)                         0.21 r            0.55         0.34

1
cell_name:  add__inst/U573
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.13 f            0.55         0.42

1
cell_name:  add__inst/U575
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.22 r            0.55         0.33
d[31] (out)                         0.22 f            0.55         0.33
d[29] (out)                         0.21 r            0.55         0.34

1
cell_name:  add__inst/U576
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[21] (out)                         0.19 r            0.55         0.36
d[22] (out)                         0.16 r            0.55         0.39

1
cell_name:  add__inst/U579
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[16] (out)                         0.17 f            0.55         0.38

1
cell_name:  add__inst/U581
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[27] (out)                         0.17 r            0.55         0.38

1
cell_name:  add__inst/U582
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[12] (out)                         0.20 f            0.55         0.35

1
cell_name:  add__inst/U584
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.14 r            0.55         0.41

1
cell_name:  add__inst/U585
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[27] (out)                         0.22 r            0.55         0.33

1
cell_name:  add__inst/U587
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[15] (out)                         0.21 r            0.55         0.34

1
cell_name:  add__inst/U588
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[15] (out)                         0.21 r            0.55         0.34

1
cell_name:  add__inst/U589
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[15] (out)                         0.14 r            0.55         0.41

1
cell_name:  add__inst/U590
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[15] (out)                         0.21 r            0.55         0.34

1
cell_name:  add__inst/U592
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.22 r            0.55         0.33
d[31] (out)                         0.22 f            0.55         0.33
d[29] (out)                         0.21 r            0.55         0.34

1
cell_name:  add__inst/U593
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.21 f            0.55         0.34
d[28] (out)                         0.20 r            0.55         0.35
d[32] (out)                         0.20 f            0.55         0.35
d[31] (out)                         0.20 f            0.55         0.35
d[29] (out)                         0.20 r            0.55         0.35

1
cell_name:  add__inst/U594
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[21] (out)                         0.20 f            0.55         0.35

1
cell_name:  add__inst/U599
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U601
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.22 r            0.55         0.33
d[28] (out)                         0.21 r            0.55         0.34
d[29] (out)                         0.21 r            0.55         0.34
d[23] (out)                         0.21 r            0.55         0.34
d[25] (out)                         0.21 f            0.55         0.34
d[30] (out)                         0.21 r            0.55         0.34
d[32] (out)                         0.21 r            0.55         0.34
d[24] (out)                         0.21 r            0.55         0.34
d[27] (out)                         0.21 r            0.55         0.34
d[31] (out)                         0.21 f            0.55         0.34
d[21] (out)                         0.19 r            0.55         0.36
d[22] (out)                         0.16 r            0.55         0.39

1
cell_name:  add__inst/U602
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.23 r            0.55         0.32
d[28] (out)                         0.22 r            0.55         0.33
d[29] (out)                         0.22 r            0.55         0.33
d[30] (out)                         0.22 f            0.55         0.33
d[32] (out)                         0.22 r            0.55         0.33
d[24] (out)                         0.22 r            0.55         0.33
d[27] (out)                         0.22 r            0.55         0.33
d[31] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U606
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.23 r            0.55         0.32
d[28] (out)                         0.22 r            0.55         0.33
d[29] (out)                         0.22 r            0.55         0.33
d[30] (out)                         0.22 f            0.55         0.33
d[32] (out)                         0.22 r            0.55         0.33
d[24] (out)                         0.22 r            0.55         0.33
d[27] (out)                         0.22 r            0.55         0.33
d[31] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U607
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.22 r            0.55         0.33
d[28] (out)                         0.21 r            0.55         0.34
d[23] (out)                         0.21 r            0.55         0.34
d[25] (out)                         0.21 f            0.55         0.34
d[29] (out)                         0.21 r            0.55         0.34
d[30] (out)                         0.21 r            0.55         0.34
d[32] (out)                         0.21 r            0.55         0.34
d[24] (out)                         0.21 r            0.55         0.34
d[27] (out)                         0.21 r            0.55         0.34
d[31] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U608
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.22 r            0.55         0.33
d[28] (out)                         0.22 r            0.55         0.33
d[26] (out)                         0.22 r            0.55         0.33
d[32] (out)                         0.21 r            0.55         0.34
d[31] (out)                         0.21 f            0.55         0.34
d[27] (out)                         0.21 f            0.55         0.34
d[25] (out)                         0.20 r            0.55         0.35
d[30] (out)                         0.19 f            0.55         0.36
d[24] (out)                         0.19 r            0.55         0.36
d[23] (out)                         0.18 r            0.55         0.37

1
cell_name:  add__inst/U611
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.22 r            0.55         0.33
d[28] (out)                         0.21 r            0.55         0.34
d[26] (out)                         0.21 r            0.55         0.34
d[32] (out)                         0.21 r            0.55         0.34
d[31] (out)                         0.21 f            0.55         0.34
d[27] (out)                         0.20 f            0.55         0.35
d[25] (out)                         0.20 r            0.55         0.35
d[30] (out)                         0.19 f            0.55         0.36
d[24] (out)                         0.19 r            0.55         0.36
d[23] (out)                         0.17 r            0.55         0.38

1
cell_name:  add__inst/U612
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.22 r            0.55         0.33
d[28] (out)                         0.22 r            0.55         0.33
d[26] (out)                         0.22 r            0.55         0.33
d[32] (out)                         0.21 r            0.55         0.34
d[31] (out)                         0.21 f            0.55         0.34
d[27] (out)                         0.21 f            0.55         0.34
d[25] (out)                         0.20 r            0.55         0.35
d[30] (out)                         0.19 f            0.55         0.36
d[24] (out)                         0.19 r            0.55         0.36
d[23] (out)                         0.18 r            0.55         0.37

1
cell_name:  add__inst/U613
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.21 r            0.55         0.34
d[28] (out)                         0.21 r            0.55         0.34
d[26] (out)                         0.21 r            0.55         0.34
d[32] (out)                         0.21 f            0.55         0.34
d[27] (out)                         0.21 r            0.55         0.34
d[31] (out)                         0.21 r            0.55         0.34
d[30] (out)                         0.20 r            0.55         0.35
d[25] (out)                         0.20 f            0.55         0.35
d[24] (out)                         0.20 f            0.55         0.35
d[23] (out)                         0.17 r            0.55         0.38

1
cell_name:  add__inst/U614
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.23 r            0.55         0.32
d[25] (out)                         0.22 f            0.55         0.33
d[28] (out)                         0.22 r            0.55         0.33
d[30] (out)                         0.22 f            0.55         0.33
d[27] (out)                         0.22 r            0.55         0.33
d[32] (out)                         0.22 r            0.55         0.33
d[29] (out)                         0.22 r            0.55         0.33
d[24] (out)                         0.22 r            0.55         0.33
d[31] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U615
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.23 r            0.55         0.32
d[25] (out)                         0.22 f            0.55         0.33
d[28] (out)                         0.22 r            0.55         0.33
d[30] (out)                         0.22 r            0.55         0.33
d[27] (out)                         0.21 r            0.55         0.34
d[29] (out)                         0.21 f            0.55         0.34
d[32] (out)                         0.21 r            0.55         0.34
d[24] (out)                         0.21 r            0.55         0.34
d[31] (out)                         0.21 f            0.55         0.34
d[17] (out)                         0.19 r            0.55         0.36
d[18] (out)                         0.18 r            0.55         0.37

1
cell_name:  add__inst/U617
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U619
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.22 r            0.55         0.33

1
cell_name:  add__inst/U620
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.22 r            0.55         0.33

1
cell_name:  add__inst/U622
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.23 r            0.55         0.32
d[26] (out)                         0.23 r            0.55         0.32
d[28] (out)                         0.23 r            0.55         0.32
d[25] (out)                         0.23 r            0.55         0.32
d[31] (out)                         0.22 f            0.55         0.33
d[29] (out)                         0.22 f            0.55         0.33
d[24] (out)                         0.22 f            0.55         0.33
d[32] (out)                         0.22 f            0.55         0.33
d[27] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U623
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.22 r            0.55         0.33
d[28] (out)                         0.22 r            0.55         0.33
d[25] (out)                         0.22 f            0.55         0.33
d[30] (out)                         0.21 f            0.55         0.34
d[27] (out)                         0.21 r            0.55         0.34
d[32] (out)                         0.21 r            0.55         0.34
d[29] (out)                         0.21 r            0.55         0.34
d[24] (out)                         0.21 r            0.55         0.34
d[31] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U624
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.23 r            0.55         0.32
d[26] (out)                         0.23 r            0.55         0.32
d[28] (out)                         0.23 r            0.55         0.32
d[24] (out)                         0.22 f            0.55         0.33
d[32] (out)                         0.22 f            0.55         0.33
d[27] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U625
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.23 r            0.55         0.32
d[26] (out)                         0.23 r            0.55         0.32
d[28] (out)                         0.23 r            0.55         0.32
d[24] (out)                         0.22 f            0.55         0.33
d[32] (out)                         0.22 f            0.55         0.33
d[27] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U627
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.23 r            0.55         0.32
d[26] (out)                         0.22 r            0.55         0.33
d[27] (out)                         0.22 f            0.55         0.33
d[29] (out)                         0.22 f            0.55         0.33
d[32] (out)                         0.22 f            0.55         0.33
d[25] (out)                         0.22 r            0.55         0.33
d[28] (out)                         0.22 f            0.55         0.33
d[24] (out)                         0.22 f            0.55         0.33
d[31] (out)                         0.22 r            0.55         0.33

1
cell_name:  add__inst/U630
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U635
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.22 r            0.55         0.33

1
cell_name:  add__inst/U637
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.22 f            0.55         0.33
d[27] (out)                         0.17 r            0.55         0.38

1
cell_name:  add__inst/U638
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.21 r            0.55         0.34

1
cell_name:  add__inst/U639
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.22 f            0.55         0.33
d[24] (out)                         0.22 r            0.55         0.33
d[27] (out)                         0.22 r            0.55         0.33

1
cell_name:  add__inst/U640
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[27] (out)                         0.21 r            0.55         0.34

1
cell_name:  add__inst/U641
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.22 r            0.55         0.33

1
cell_name:  add__inst/U642
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.21 r            0.55         0.34

1
cell_name:  add__inst/U643
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[14] (out)                         0.21 f            0.55         0.34
d[11] (out)                         0.20 f            0.55         0.35
d[10] (out)                         0.16 f            0.55         0.39

1
cell_name:  add__inst/U645
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.23 r            0.55         0.32
d[26] (out)                         0.23 r            0.55         0.32
d[28] (out)                         0.23 r            0.55         0.32
d[20] (out)                         0.23 f            0.55         0.32
d[25] (out)                         0.22 r            0.55         0.33
d[23] (out)                         0.22 f            0.55         0.33
d[24] (out)                         0.22 f            0.55         0.33
d[32] (out)                         0.22 f            0.55         0.33
d[17] (out)                         0.21 f            0.55         0.34
d[21] (out)                         0.21 r            0.55         0.34
d[27] (out)                         0.21 f            0.55         0.34
d[18] (out)                         0.21 f            0.55         0.34
d[22] (out)                         0.21 f            0.55         0.34
d[19] (out)                         0.21 f            0.55         0.34
d[16] (out)                         0.20 f            0.55         0.35

1
cell_name:  add__inst/U646
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[21] (out)                         0.20 r            0.55         0.35

1
cell_name:  add__inst/U647
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[14] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U648
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[14] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U649
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[14] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U650
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.22 r            0.55         0.33
d[31] (out)                         0.21 f            0.55         0.34
d[29] (out)                         0.21 f            0.55         0.34
d[30] (out)                         0.21 f            0.55         0.34
d[28] (out)                         0.21 r            0.55         0.34
d[27] (out)                         0.21 r            0.55         0.34
d[32] (out)                         0.20 f            0.55         0.35
d[25] (out)                         0.18 f            0.55         0.37
d[24] (out)                         0.13 f            0.55         0.42

1
cell_name:  add__inst/U653
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.20 f            0.55         0.35
d[24] (out)                         0.20 r            0.55         0.35
d[27] (out)                         0.20 r            0.55         0.35

1
cell_name:  add__inst/U654
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[13] (out)                         0.21 r            0.55         0.34
d[12] (out)                         0.20 r            0.55         0.35

1
cell_name:  add__inst/U655
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.22 r            0.55         0.33

1
cell_name:  add__inst/U656
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.22 r            0.55         0.33

1
cell_name:  add__inst/U657
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.23 r            0.55         0.32
d[25] (out)                         0.22 f            0.55         0.33
d[28] (out)                         0.22 r            0.55         0.33
d[30] (out)                         0.22 r            0.55         0.33
d[27] (out)                         0.22 f            0.55         0.33
d[29] (out)                         0.22 f            0.55         0.33
d[32] (out)                         0.22 r            0.55         0.33
d[24] (out)                         0.21 r            0.55         0.34
d[31] (out)                         0.21 f            0.55         0.34
d[18] (out)                         0.20 f            0.55         0.35

1
cell_name:  add__inst/U658
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.22 r            0.55         0.33
d[30] (out)                         0.22 r            0.55         0.33
d[25] (out)                         0.22 f            0.55         0.33
d[28] (out)                         0.22 r            0.55         0.33
d[23] (out)                         0.22 f            0.55         0.33
d[27] (out)                         0.22 f            0.55         0.33
d[29] (out)                         0.22 f            0.55         0.33
d[32] (out)                         0.22 f            0.55         0.33
d[24] (out)                         0.21 f            0.55         0.34
d[31] (out)                         0.21 r            0.55         0.34
d[20] (out)                         0.21 r            0.55         0.34
d[19] (out)                         0.21 f            0.55         0.34
d[22] (out)                         0.21 r            0.55         0.34
d[18] (out)                         0.21 f            0.55         0.34
d[21] (out)                         0.20 f            0.55         0.35
d[17] (out)                         0.20 r            0.55         0.35
d[16] (out)                         0.19 r            0.55         0.36

1
cell_name:  add__inst/U659
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[27] (out)                         0.23 r            0.55         0.32

1
cell_name:  add__inst/U660
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[27] (out)                         0.22 r            0.55         0.33

1
cell_name:  add__inst/U661
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.22 r            0.55         0.33
d[26] (out)                         0.22 r            0.55         0.33
d[27] (out)                         0.22 f            0.55         0.33
d[29] (out)                         0.22 f            0.55         0.33
d[32] (out)                         0.22 f            0.55         0.33
d[25] (out)                         0.22 f            0.55         0.33
d[28] (out)                         0.22 r            0.55         0.33
d[24] (out)                         0.21 f            0.55         0.34
d[31] (out)                         0.21 r            0.55         0.34

1
cell_name:  add__inst/U662
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U663
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.22 r            0.55         0.33

1
cell_name:  add__inst/U664
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[14] (out)                         0.19 r            0.55         0.36

1
cell_name:  add__inst/U665
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.22 f            0.55         0.33
d[29] (out)                         0.21 r            0.55         0.34

1
cell_name:  add__inst/U666
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.22 r            0.55         0.33

1
cell_name:  add__inst/U667
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U668
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[22] (out)                         0.20 r            0.55         0.35

1
cell_name:  add__inst/U669
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[22] (out)                         0.18 r            0.55         0.37

1
cell_name:  add__inst/U670
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[17] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U671
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[17] (out)                         0.20 r            0.55         0.35

1
cell_name:  add__inst/U672
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.22 f            0.55         0.33
d[29] (out)                         0.22 f            0.55         0.33
d[14] (out)                         0.21 f            0.55         0.34
d[13] (out)                         0.20 r            0.55         0.35
d[15] (out)                         0.20 r            0.55         0.35
d[12] (out)                         0.19 r            0.55         0.36

1
cell_name:  add__inst/U674
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[10] (out)                         0.13 r            0.55         0.42

1
cell_name:  add__inst/U675
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[32] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U676
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[14] (out)                         0.18 f            0.55         0.37

1
cell_name:  add__inst/U677
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[14] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U679
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.22 r            0.55         0.33
d[28] (out)                         0.22 r            0.55         0.33
d[25] (out)                         0.22 f            0.55         0.33
d[30] (out)                         0.21 r            0.55         0.34
d[27] (out)                         0.21 r            0.55         0.34
d[32] (out)                         0.21 r            0.55         0.34
d[29] (out)                         0.21 r            0.55         0.34
d[24] (out)                         0.21 r            0.55         0.34
d[31] (out)                         0.21 f            0.55         0.34
d[15] (out)                         0.21 r            0.55         0.34
d[18] (out)                         0.20 f            0.55         0.35
d[17] (out)                         0.20 f            0.55         0.35
d[16] (out)                         0.20 r            0.55         0.35
d[14] (out)                         0.16 r            0.55         0.39

1
cell_name:  add__inst/U680
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.20 f            0.55         0.35

1
cell_name:  add__inst/U681
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[12] (out)                         0.20 r            0.55         0.35

1
cell_name:  add__inst/U682
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[12] (out)                         0.20 r            0.55         0.35

1
cell_name:  add__inst/U683
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[11] (out)                         0.21 r            0.55         0.34

1
cell_name:  add__inst/U686
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.15 r            0.55         0.40

1
cell_name:  add__inst/U687
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[10] (out)                         0.16 f            0.55         0.39

1
cell_name:  add__inst/U688
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[13] (out)                         0.21 r            0.55         0.34

1
cell_name:  add__inst/U689
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[12] (out)                         0.14 r            0.55         0.41

1
cell_name:  add__inst/U690
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[14] (out)                         0.20 f            0.55         0.35
d[8] (out)                          0.09 f            0.55         0.46

1
cell_name:  add__inst/U691
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[9] (out)                          0.12 r            0.55         0.43

1
cell_name:  add__inst/U694
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[9] (out)                          0.12 r            0.55         0.43

1
cell_name:  add__inst/U696
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.21 r            0.55         0.34

1
cell_name:  add__inst/U699
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[22] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U701
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[22] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U703
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.22 f            0.55         0.33
d[28] (out)                         0.22 r            0.55         0.33
d[27] (out)                         0.22 r            0.55         0.33
d[32] (out)                         0.22 f            0.55         0.33
d[31] (out)                         0.22 f            0.55         0.33
d[29] (out)                         0.21 r            0.55         0.34

1
cell_name:  add__inst/U704
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.21 f            0.55         0.34
d[29] (out)                         0.21 f            0.55         0.34
d[30] (out)                         0.21 f            0.55         0.34
d[28] (out)                         0.20 r            0.55         0.35
d[32] (out)                         0.20 f            0.55         0.35
d[27] (out)                         0.16 r            0.55         0.39
d[26] (out)                         0.14 r            0.55         0.41

1
cell_name:  add__inst/U706
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.22 r            0.55         0.33

1
cell_name:  add__inst/U707
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.22 r            0.55         0.33
d[30] (out)                         0.22 f            0.55         0.33
d[28] (out)                         0.22 f            0.55         0.33
d[32] (out)                         0.22 f            0.55         0.33
d[29] (out)                         0.21 r            0.55         0.34

1
cell_name:  add__inst/U709
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.21 f            0.55         0.34
d[29] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U713
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.21 r            0.55         0.34
d[31] (out)                         0.21 r            0.55         0.34
d[28] (out)                         0.21 r            0.55         0.34
d[32] (out)                         0.19 f            0.55         0.36
d[29] (out)                         0.18 r            0.55         0.37

1
cell_name:  add__inst/U714
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.22 r            0.55         0.33
d[27] (out)                         0.20 r            0.55         0.35

1
cell_name:  add__inst/U717
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U718
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.22 r            0.55         0.33

1
cell_name:  add__inst/U721
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.22 r            0.55         0.33
d[32] (out)                         0.14 r            0.55         0.41

1
cell_name:  add__inst/U722
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.22 r            0.55         0.33
d[32] (out)                         0.08 f            0.55         0.47

1
cell_name:  add__inst/U723
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.21 r            0.55         0.34
d[32] (out)                         0.04 r            0.55         0.51

1
cell_name:  add__inst/U724
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.20 f            0.55         0.35
d[30] (out)                         0.18 f            0.55         0.37
d[32] (out)                         0.17 r            0.55         0.38

1
cell_name:  add__inst/U726
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.21 f            0.55         0.34
d[30] (out)                         0.18 f            0.55         0.37
d[32] (out)                         0.17 r            0.55         0.38

1
cell_name:  add__inst/U727
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.21 f            0.55         0.34
d[30] (out)                         0.18 f            0.55         0.37
d[32] (out)                         0.17 r            0.55         0.38

1
cell_name:  add__inst/U728
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.22 r            0.55         0.33

1
cell_name:  add__inst/U729
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.23 r            0.55         0.32
d[30] (out)                         0.23 f            0.55         0.32
d[32] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U730
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.22 r            0.55         0.33
d[30] (out)                         0.22 f            0.55         0.33
d[32] (out)                         0.20 r            0.55         0.35

1
cell_name:  add__inst/U734
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.23 r            0.55         0.32
d[30] (out)                         0.23 f            0.55         0.32
d[32] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U735
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.23 r            0.55         0.32

1
cell_name:  add__inst/U736
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U738
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U739
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[8] (out)                          0.11 r            0.55         0.44

1
cell_name:  add__inst/U740
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.22 f            0.55         0.33
d[27] (out)                         0.17 r            0.55         0.38

1
cell_name:  add__inst/U741
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.23 f            0.55         0.32
d[32] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U742
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[9] (out)                          0.12 r            0.55         0.43

1
cell_name:  add__inst/U743
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[11] (out)                         0.21 r            0.55         0.34

1
cell_name:  add__inst/U720
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.21 r            0.55         0.34

1
cell_name:  add__inst/U170
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[19] (out)                         0.16 r            0.55         0.39

1
cell_name:  add__inst/U16
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.23 r            0.55         0.32

1
cell_name:  add__inst/U255
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.23 r            0.55         0.32

1
cell_name:  add__inst/U628
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[17] (out)                         0.20 r            0.55         0.35

1
cell_name:  add__inst/U600
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.22 r            0.55         0.33

1
cell_name:  add__inst/U554
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.22 r            0.55         0.33

1
cell_name:  add__inst/U83
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.21 r            0.55         0.34
d[28] (out)                         0.21 r            0.55         0.34
d[26] (out)                         0.21 r            0.55         0.34
d[32] (out)                         0.21 r            0.55         0.34
d[31] (out)                         0.21 f            0.55         0.34
d[27] (out)                         0.20 f            0.55         0.35
d[25] (out)                         0.20 r            0.55         0.35
d[30] (out)                         0.19 f            0.55         0.36
d[24] (out)                         0.13 f            0.55         0.42

1
cell_name:  add__inst/U35
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[17] (out)                         0.17 r            0.55         0.38

1
cell_name:  add__inst/U542
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[15] (out)                         0.20 r            0.55         0.35
d[18] (out)                         0.20 f            0.55         0.35
d[17] (out)                         0.20 r            0.55         0.35
d[16] (out)                         0.19 r            0.55         0.36

1
cell_name:  add__inst/U113
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.15 f            0.55         0.40

1
cell_name:  add__inst/U126
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[22] (out)                         0.21 r            0.55         0.34
d[21] (out)                         0.20 f            0.55         0.35
d[20] (out)                         0.14 f            0.55         0.41

1
cell_name:  add__inst/U692
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[16] (out)                         0.19 r            0.55         0.36

1
cell_name:  add__inst/U273
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.22 r            0.55         0.33
d[23] (out)                         0.22 f            0.55         0.33
d[22] (out)                         0.21 r            0.55         0.34
d[19] (out)                         0.21 f            0.55         0.34
d[21] (out)                         0.20 f            0.55         0.35

1
cell_name:  add__inst/U552
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.20 f            0.55         0.35
d[24] (out)                         0.20 r            0.55         0.35
d[27] (out)                         0.20 r            0.55         0.35

1
cell_name:  add__inst/U632
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U187
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.18 r            0.55         0.37

1
cell_name:  add__inst/U156
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[21] (out)                         0.19 r            0.55         0.36

1
cell_name:  add__inst/U44
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U261
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.19 r            0.55         0.36

1
cell_name:  add__inst/U387
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U583
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[22] (out)                         0.18 r            0.55         0.37

1
cell_name:  add__inst/U494
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[14] (out)                         0.20 r            0.55         0.35

1
cell_name:  add__inst/U543
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[17] (out)                         0.12 r            0.55         0.43
d[16] (out)                         0.11 r            0.55         0.44

1
cell_name:  add__inst/U577
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[14] (out)                         0.14 r            0.55         0.41

1
cell_name:  add__inst/U47
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U479
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[16] (out)                         0.20 r            0.55         0.35

1
cell_name:  add__inst/U177
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U452
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U87
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U107
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U104
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U23
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U5
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.21 r            0.55         0.34
d[27] (out)                         0.19 r            0.55         0.36
d[25] (out)                         0.12 r            0.55         0.43

1
cell_name:  add__inst/U11
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.22 r            0.55         0.33
d[23] (out)                         0.22 r            0.55         0.33
d[25] (out)                         0.22 f            0.55         0.33
d[30] (out)                         0.22 r            0.55         0.33
d[29] (out)                         0.22 f            0.55         0.33
d[28] (out)                         0.22 r            0.55         0.33
d[24] (out)                         0.21 f            0.55         0.34
d[27] (out)                         0.21 f            0.55         0.34
d[32] (out)                         0.21 f            0.55         0.34
d[31] (out)                         0.21 r            0.55         0.34

1
cell_name:  add__inst/U19
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.23 r            0.55         0.32
d[26] (out)                         0.23 r            0.55         0.32
d[28] (out)                         0.22 r            0.55         0.33
d[20] (out)                         0.22 f            0.55         0.33
d[24] (out)                         0.22 f            0.55         0.33
d[25] (out)                         0.22 r            0.55         0.33
d[23] (out)                         0.21 f            0.55         0.34
d[32] (out)                         0.21 f            0.55         0.34
d[27] (out)                         0.21 f            0.55         0.34
d[17] (out)                         0.21 f            0.55         0.34
d[21] (out)                         0.20 r            0.55         0.35
d[18] (out)                         0.20 f            0.55         0.35
d[22] (out)                         0.20 f            0.55         0.35
d[19] (out)                         0.20 f            0.55         0.35
d[16] (out)                         0.19 f            0.55         0.36

1
cell_name:  add__inst/U28
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.22 f            0.55         0.33
d[28] (out)                         0.22 r            0.55         0.33
d[27] (out)                         0.22 r            0.55         0.33
d[32] (out)                         0.22 f            0.55         0.33
d[31] (out)                         0.21 f            0.55         0.34
d[29] (out)                         0.21 r            0.55         0.34

1
cell_name:  add__inst/U32
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[13] (out)                         0.21 r            0.55         0.34

1
cell_name:  add__inst/U34
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U36
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[13] (out)                         0.15 r            0.55         0.40

1
cell_name:  add__inst/U37
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U45
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.18 f            0.55         0.37

1
cell_name:  add__inst/U48
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.22 f            0.55         0.33
d[20] (out)                         0.21 r            0.55         0.34
d[19] (out)                         0.21 r            0.55         0.34
d[22] (out)                         0.21 r            0.55         0.34
d[21] (out)                         0.20 f            0.55         0.35

1
cell_name:  add__inst/U49
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.22 r            0.55         0.33
d[20] (out)                         0.21 r            0.55         0.34
d[19] (out)                         0.21 f            0.55         0.34
d[22] (out)                         0.20 f            0.55         0.35
d[21] (out)                         0.19 r            0.55         0.36
d[13] (out)                         0.15 r            0.55         0.40

1
cell_name:  add__inst/U51
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.22 r            0.55         0.33

1
cell_name:  add__inst/U52
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[19] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U54
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.22 r            0.55         0.33

1
cell_name:  add__inst/U56
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[19] (out)                         0.16 r            0.55         0.39

1
cell_name:  add__inst/U59
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.22 r            0.55         0.33

1
cell_name:  add__inst/U63
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[22] (out)                         0.21 r            0.55         0.34
d[21] (out)                         0.20 f            0.55         0.35

1
cell_name:  add__inst/U65
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.22 f            0.55         0.33
d[29] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U74
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[21] (out)                         0.20 f            0.55         0.35

1
cell_name:  add__inst/U76
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.23 r            0.55         0.32

1
cell_name:  add__inst/U77
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[14] (out)                         0.14 r            0.55         0.41

1
cell_name:  add__inst/U86
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.21 r            0.55         0.34
d[22] (out)                         0.20 r            0.55         0.35
d[21] (out)                         0.19 f            0.55         0.36

1
cell_name:  add__inst/U97
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[15] (out)                         0.21 r            0.55         0.34
d[18] (out)                         0.21 f            0.55         0.34
d[17] (out)                         0.21 r            0.55         0.34
d[14] (out)                         0.20 r            0.55         0.35
d[16] (out)                         0.20 r            0.55         0.35
d[13] (out)                         0.17 r            0.55         0.38

1
cell_name:  add__inst/U102
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.22 r            0.55         0.33
d[28] (out)                         0.21 r            0.55         0.34
d[29] (out)                         0.21 r            0.55         0.34
d[23] (out)                         0.21 f            0.55         0.34
d[25] (out)                         0.21 r            0.55         0.34
d[30] (out)                         0.21 f            0.55         0.34
d[32] (out)                         0.21 r            0.55         0.34
d[24] (out)                         0.21 r            0.55         0.34
d[27] (out)                         0.21 r            0.55         0.34
d[31] (out)                         0.20 f            0.55         0.35

1
cell_name:  add__inst/U138
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.21 f            0.55         0.34
d[29] (out)                         0.21 f            0.55         0.34
d[14] (out)                         0.18 f            0.55         0.37

1
cell_name:  add__inst/U153
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[22] (out)                         0.21 r            0.55         0.34
d[21] (out)                         0.20 f            0.55         0.35
d[20] (out)                         0.14 f            0.55         0.41
d[19] (out)                         0.14 r            0.55         0.41

1
cell_name:  add__inst/U174
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U175
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.21 r            0.55         0.34

1
cell_name:  add__inst/U176
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[22] (out)                         0.20 r            0.55         0.35

1
cell_name:  add__inst/U180
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[15] (out)                         0.21 r            0.55         0.34
d[18] (out)                         0.21 f            0.55         0.34
d[17] (out)                         0.21 r            0.55         0.34
d[14] (out)                         0.20 r            0.55         0.35
d[16] (out)                         0.20 r            0.55         0.35
d[13] (out)                         0.17 r            0.55         0.38
d[12] (out)                         0.13 r            0.55         0.42

1
cell_name:  add__inst/U184
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[22] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U194
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.18 f            0.55         0.37

1
cell_name:  add__inst/U196
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U205
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.21 f            0.55         0.34
d[29] (out)                         0.21 f            0.55         0.34
d[14] (out)                         0.17 f            0.55         0.38

1
cell_name:  add__inst/U209
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.22 r            0.55         0.33
d[28] (out)                         0.22 r            0.55         0.33
d[25] (out)                         0.22 f            0.55         0.33
d[30] (out)                         0.21 r            0.55         0.34
d[27] (out)                         0.21 r            0.55         0.34
d[32] (out)                         0.21 r            0.55         0.34
d[29] (out)                         0.21 r            0.55         0.34
d[24] (out)                         0.21 r            0.55         0.34
d[31] (out)                         0.21 f            0.55         0.34
d[15] (out)                         0.21 r            0.55         0.34
d[18] (out)                         0.20 f            0.55         0.35
d[17] (out)                         0.20 f            0.55         0.35
d[16] (out)                         0.20 r            0.55         0.35
d[14] (out)                         0.16 r            0.55         0.39

1
cell_name:  add__inst/U212
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.22 r            0.55         0.33
d[23] (out)                         0.22 r            0.55         0.33
d[28] (out)                         0.21 r            0.55         0.34
d[25] (out)                         0.21 f            0.55         0.34
d[20] (out)                         0.21 r            0.55         0.34
d[30] (out)                         0.21 r            0.55         0.34
d[27] (out)                         0.21 r            0.55         0.34
d[32] (out)                         0.21 r            0.55         0.34
d[29] (out)                         0.21 f            0.55         0.34
d[19] (out)                         0.21 f            0.55         0.34
d[24] (out)                         0.21 r            0.55         0.34
d[31] (out)                         0.21 f            0.55         0.34
d[15] (out)                         0.20 r            0.55         0.35
d[18] (out)                         0.20 f            0.55         0.35
d[22] (out)                         0.20 f            0.55         0.35
d[17] (out)                         0.20 f            0.55         0.35
d[16] (out)                         0.20 r            0.55         0.35
d[21] (out)                         0.19 r            0.55         0.36
d[14] (out)                         0.16 r            0.55         0.39
d[13] (out)                         0.15 r            0.55         0.40

1
cell_name:  add__inst/U214
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[11] (out)                         0.21 r            0.55         0.34
d[14] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U215
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[17] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U216
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[17] (out)                         0.20 f            0.55         0.35

1
cell_name:  add__inst/U223
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.22 r            0.55         0.33
d[17] (out)                         0.21 f            0.55         0.34
d[18] (out)                         0.21 f            0.55         0.34
d[16] (out)                         0.20 f            0.55         0.35
d[21] (out)                         0.20 f            0.55         0.35

1
cell_name:  add__inst/U224
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.23 f            0.55         0.32
d[25] (out)                         0.22 r            0.55         0.33
d[21] (out)                         0.21 r            0.55         0.34
d[19] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U225
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.22 f            0.55         0.33
d[22] (out)                         0.21 f            0.55         0.34
d[17] (out)                         0.18 r            0.55         0.37
d[16] (out)                         0.17 r            0.55         0.38

1
cell_name:  add__inst/U226
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[15] (out)                         0.21 r            0.55         0.34
d[18] (out)                         0.21 f            0.55         0.34
d[17] (out)                         0.20 r            0.55         0.35
d[14] (out)                         0.20 r            0.55         0.35
d[16] (out)                         0.20 r            0.55         0.35
d[13] (out)                         0.17 r            0.55         0.38
d[12] (out)                         0.13 r            0.55         0.42
d[11] (out)                         0.12 r            0.55         0.43

1
cell_name:  add__inst/U228
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[21] (out)                         0.19 r            0.55         0.36

1
cell_name:  add__inst/U236
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[21] (out)                         0.19 r            0.55         0.36

1
cell_name:  add__inst/U239
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.21 f            0.55         0.34
d[29] (out)                         0.21 f            0.55         0.34
d[14] (out)                         0.21 r            0.55         0.34
d[13] (out)                         0.21 r            0.55         0.34
d[20] (out)                         0.21 f            0.55         0.34
d[25] (out)                         0.21 r            0.55         0.34
d[23] (out)                         0.21 f            0.55         0.34
d[22] (out)                         0.21 r            0.55         0.34
d[12] (out)                         0.20 r            0.55         0.35
d[21] (out)                         0.20 f            0.55         0.35
d[17] (out)                         0.20 r            0.55         0.35
d[15] (out)                         0.19 r            0.55         0.36
d[18] (out)                         0.19 f            0.55         0.36
d[19] (out)                         0.19 f            0.55         0.36
d[16] (out)                         0.18 f            0.55         0.37

1
cell_name:  add__inst/U241
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.22 r            0.55         0.33
d[26] (out)                         0.22 r            0.55         0.33
d[28] (out)                         0.22 r            0.55         0.33
d[24] (out)                         0.21 r            0.55         0.34
d[32] (out)                         0.21 r            0.55         0.34
d[11] (out)                         0.21 r            0.55         0.34
d[14] (out)                         0.21 f            0.55         0.34
d[27] (out)                         0.20 f            0.55         0.35
d[10] (out)                         0.16 f            0.55         0.39

1
cell_name:  add__inst/U242
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.21 f            0.55         0.34
d[29] (out)                         0.21 f            0.55         0.34
d[14] (out)                         0.18 f            0.55         0.37

1
cell_name:  add__inst/U243
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[14] (out)                         0.22 f            0.55         0.33
d[15] (out)                         0.21 r            0.55         0.34
d[17] (out)                         0.21 f            0.55         0.34
d[18] (out)                         0.21 f            0.55         0.34
d[16] (out)                         0.20 r            0.55         0.35

1
cell_name:  add__inst/U244
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[14] (out)                         0.22 f            0.55         0.33
d[15] (out)                         0.20 r            0.55         0.35

1
cell_name:  add__inst/U250
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[15] (out)                         0.21 r            0.55         0.34
d[18] (out)                         0.21 f            0.55         0.34
d[17] (out)                         0.21 r            0.55         0.34
d[14] (out)                         0.20 r            0.55         0.35
d[16] (out)                         0.20 r            0.55         0.35
d[13] (out)                         0.17 r            0.55         0.38

1
cell_name:  add__inst/U251
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.22 r            0.55         0.33

1
cell_name:  add__inst/U252
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.22 f            0.55         0.33
d[29] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U253
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.23 r            0.55         0.32

1
cell_name:  add__inst/U259
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.23 r            0.55         0.32

1
cell_name:  add__inst/U262
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U264
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.22 r            0.55         0.33
d[20] (out)                         0.21 r            0.55         0.34
d[19] (out)                         0.21 f            0.55         0.34
d[22] (out)                         0.20 f            0.55         0.35
d[21] (out)                         0.19 r            0.55         0.36
d[13] (out)                         0.15 r            0.55         0.40

1
cell_name:  add__inst/U266
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.22 r            0.55         0.33

1
cell_name:  add__inst/U269
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[27] (out)                         0.23 r            0.55         0.32

1
cell_name:  add__inst/U271
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.22 r            0.55         0.33

1
cell_name:  add__inst/U272
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.22 f            0.55         0.33
d[25] (out)                         0.21 r            0.55         0.34
d[23] (out)                         0.21 f            0.55         0.34
d[22] (out)                         0.21 r            0.55         0.34
d[17] (out)                         0.20 f            0.55         0.35
d[21] (out)                         0.20 r            0.55         0.35
d[18] (out)                         0.20 f            0.55         0.35
d[19] (out)                         0.20 f            0.55         0.35
d[16] (out)                         0.19 f            0.55         0.36

1
cell_name:  add__inst/U276
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.23 r            0.55         0.32
d[26] (out)                         0.23 r            0.55         0.32
d[28] (out)                         0.22 r            0.55         0.33
d[24] (out)                         0.22 f            0.55         0.33
d[32] (out)                         0.21 f            0.55         0.34
d[27] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U277
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U280
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U281
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.22 r            0.55         0.33
d[30] (out)                         0.22 f            0.55         0.33
d[24] (out)                         0.22 r            0.55         0.33
d[27] (out)                         0.22 r            0.55         0.33

1
cell_name:  add__inst/U284
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.22 r            0.55         0.33
d[32] (out)                         0.22 r            0.55         0.33
d[31] (out)                         0.22 f            0.55         0.33
d[27] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U285
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.23 r            0.55         0.32
d[25] (out)                         0.22 f            0.55         0.33
d[29] (out)                         0.22 f            0.55         0.33
d[24] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U286
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.22 r            0.55         0.33
d[29] (out)                         0.22 f            0.55         0.33
d[25] (out)                         0.22 r            0.55         0.33
d[24] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U288
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[19] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U295
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.22 f            0.55         0.33
d[28] (out)                         0.22 f            0.55         0.33
d[32] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U296
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.22 f            0.55         0.33
d[20] (out)                         0.21 r            0.55         0.34
d[19] (out)                         0.21 r            0.55         0.34
d[22] (out)                         0.21 r            0.55         0.34
d[21] (out)                         0.20 f            0.55         0.35

1
cell_name:  add__inst/U305
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.23 r            0.55         0.32
d[30] (out)                         0.22 r            0.55         0.33
d[25] (out)                         0.22 f            0.55         0.33
d[28] (out)                         0.22 r            0.55         0.33
d[27] (out)                         0.22 f            0.55         0.33
d[29] (out)                         0.22 f            0.55         0.33
d[32] (out)                         0.22 f            0.55         0.33
d[24] (out)                         0.21 f            0.55         0.34
d[31] (out)                         0.21 r            0.55         0.34
d[18] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U306
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U308
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U309
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U311
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[19] (out)                         0.20 r            0.55         0.35

1
cell_name:  add__inst/U336
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.23 r            0.55         0.32
d[27] (out)                         0.22 f            0.55         0.33
d[32] (out)                         0.22 f            0.55         0.33
d[28] (out)                         0.22 f            0.55         0.33
d[31] (out)                         0.22 r            0.55         0.33

1
cell_name:  add__inst/U348
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[22] (out)                         0.21 r            0.55         0.34

1
cell_name:  add__inst/U353
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[22] (out)                         0.21 r            0.55         0.34

1
cell_name:  add__inst/U355
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U358
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.22 f            0.55         0.33
d[24] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U360
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[32] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U362
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[22] (out)                         0.21 r            0.55         0.34

1
cell_name:  add__inst/U365
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[22] (out)                         0.21 r            0.55         0.34
d[21] (out)                         0.20 f            0.55         0.35

1
cell_name:  add__inst/U370
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.22 r            0.55         0.33
d[32] (out)                         0.22 r            0.55         0.33
d[31] (out)                         0.22 f            0.55         0.33
d[27] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U375
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.22 r            0.55         0.33
d[32] (out)                         0.22 r            0.55         0.33
d[31] (out)                         0.22 f            0.55         0.33
d[27] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U383
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.23 r            0.55         0.32
d[26] (out)                         0.23 r            0.55         0.32
d[28] (out)                         0.23 r            0.55         0.32
d[20] (out)                         0.22 f            0.55         0.33
d[24] (out)                         0.22 f            0.55         0.33
d[25] (out)                         0.22 r            0.55         0.33
d[23] (out)                         0.22 f            0.55         0.33
d[32] (out)                         0.22 f            0.55         0.33
d[27] (out)                         0.21 f            0.55         0.34
d[17] (out)                         0.21 f            0.55         0.34
d[21] (out)                         0.21 r            0.55         0.34
d[18] (out)                         0.20 f            0.55         0.35
d[22] (out)                         0.20 f            0.55         0.35
d[19] (out)                         0.20 f            0.55         0.35
d[16] (out)                         0.19 f            0.55         0.36

1
cell_name:  add__inst/U385
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.23 r            0.55         0.32
d[26] (out)                         0.23 r            0.55         0.32
d[28] (out)                         0.23 r            0.55         0.32
d[20] (out)                         0.22 f            0.55         0.33
d[31] (out)                         0.22 f            0.55         0.33
d[29] (out)                         0.22 f            0.55         0.33
d[24] (out)                         0.22 f            0.55         0.33
d[25] (out)                         0.22 r            0.55         0.33
d[23] (out)                         0.22 f            0.55         0.33
d[32] (out)                         0.22 f            0.55         0.33
d[14] (out)                         0.21 f            0.55         0.34
d[27] (out)                         0.21 f            0.55         0.34
d[17] (out)                         0.21 f            0.55         0.34
d[21] (out)                         0.21 r            0.55         0.34
d[18] (out)                         0.20 f            0.55         0.35
d[22] (out)                         0.20 f            0.55         0.35
d[19] (out)                         0.20 f            0.55         0.35
d[13] (out)                         0.20 r            0.55         0.35
d[15] (out)                         0.19 r            0.55         0.36
d[16] (out)                         0.19 f            0.55         0.36
d[12] (out)                         0.19 r            0.55         0.36
d[11] (out)                         0.11 r            0.55         0.44

1
cell_name:  add__inst/U389
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.23 r            0.55         0.32

1
cell_name:  add__inst/U394
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.23 r            0.55         0.32

1
cell_name:  add__inst/U401
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.22 r            0.55         0.33
d[23] (out)                         0.22 f            0.55         0.33
d[19] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U407
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.22 r            0.55         0.33

1
cell_name:  add__inst/U408
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.22 r            0.55         0.33

1
cell_name:  add__inst/U410
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.22 r            0.55         0.33

1
cell_name:  add__inst/U424
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U425
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[27] (out)                         0.23 r            0.55         0.32

1
cell_name:  add__inst/U435
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.22 f            0.55         0.33
d[29] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U442
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.22 f            0.55         0.33
d[30] (out)                         0.21 r            0.55         0.34
d[27] (out)                         0.21 f            0.55         0.34
d[25] (out)                         0.21 r            0.55         0.34
d[32] (out)                         0.21 f            0.55         0.34
d[26] (out)                         0.21 r            0.55         0.34
d[28] (out)                         0.21 f            0.55         0.34
d[31] (out)                         0.21 r            0.55         0.34
d[29] (out)                         0.21 f            0.55         0.34
d[24] (out)                         0.20 f            0.55         0.35
d[22] (out)                         0.12 r            0.55         0.43
d[21] (out)                         0.11 f            0.55         0.44

1
cell_name:  add__inst/U450
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.19 r            0.55         0.36

1
cell_name:  add__inst/U460
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.22 r            0.55         0.33

1
cell_name:  add__inst/U461
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U471
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.22 f            0.55         0.33
d[31] (out)                         0.22 f            0.55         0.33
d[29] (out)                         0.22 f            0.55         0.33
d[32] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U472
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.22 r            0.55         0.33
d[30] (out)                         0.22 r            0.55         0.33
d[28] (out)                         0.22 r            0.55         0.33
d[25] (out)                         0.22 f            0.55         0.33
d[27] (out)                         0.21 f            0.55         0.34
d[29] (out)                         0.21 f            0.55         0.34
d[32] (out)                         0.21 f            0.55         0.34
d[24] (out)                         0.21 f            0.55         0.34
d[31] (out)                         0.21 r            0.55         0.34

1
cell_name:  add__inst/U482
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.22 r            0.55         0.33
d[20] (out)                         0.22 r            0.55         0.33
d[22] (out)                         0.21 f            0.55         0.34
d[21] (out)                         0.20 r            0.55         0.35

1
cell_name:  add__inst/U488
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[19] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U490
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U491
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.22 f            0.55         0.33
d[29] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U492
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.23 r            0.55         0.32

1
cell_name:  add__inst/U493
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[17] (out)                         0.20 r            0.55         0.35

1
cell_name:  add__inst/U496
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U499
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.21 r            0.55         0.34

1
cell_name:  add__inst/U505
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[21] (out)                         0.20 f            0.55         0.35

1
cell_name:  add__inst/U511
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.23 f            0.55         0.32

1
cell_name:  add__inst/U513
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[22] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U514
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.22 f            0.55         0.33
d[20] (out)                         0.21 f            0.55         0.34
d[19] (out)                         0.21 r            0.55         0.34
d[22] (out)                         0.21 r            0.55         0.34
d[21] (out)                         0.20 f            0.55         0.35
d[16] (out)                         0.12 r            0.55         0.43

1
cell_name:  add__inst/U515
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.22 r            0.55         0.33
d[28] (out)                         0.22 r            0.55         0.33
d[32] (out)                         0.21 f            0.55         0.34
d[27] (out)                         0.21 r            0.55         0.34
d[31] (out)                         0.21 r            0.55         0.34
d[30] (out)                         0.20 f            0.55         0.35
d[26] (out)                         0.17 r            0.55         0.38
d[25] (out)                         0.15 r            0.55         0.40

1
cell_name:  add__inst/U521
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.22 r            0.55         0.33
d[28] (out)                         0.22 r            0.55         0.33
d[32] (out)                         0.21 f            0.55         0.34
d[27] (out)                         0.21 r            0.55         0.34
d[31] (out)                         0.21 r            0.55         0.34
d[25] (out)                         0.15 r            0.55         0.40

1
cell_name:  add__inst/U522
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.23 f            0.55         0.32

1
cell_name:  add__inst/U524
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[19] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U528
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.22 f            0.55         0.33
d[25] (out)                         0.22 f            0.55         0.33
d[20] (out)                         0.11 r            0.55         0.44

1
cell_name:  add__inst/U530
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.20 r            0.55         0.35

1
cell_name:  add__inst/U538
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.21 r            0.55         0.34
d[20] (out)                         0.21 r            0.55         0.34
d[19] (out)                         0.20 f            0.55         0.35
d[22] (out)                         0.20 r            0.55         0.35
d[21] (out)                         0.19 r            0.55         0.36

1
cell_name:  add__inst/U544
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.22 r            0.55         0.33
d[28] (out)                         0.22 r            0.55         0.33
d[25] (out)                         0.22 f            0.55         0.33
d[30] (out)                         0.21 f            0.55         0.34
d[27] (out)                         0.21 r            0.55         0.34
d[32] (out)                         0.21 r            0.55         0.34
d[29] (out)                         0.21 r            0.55         0.34
d[24] (out)                         0.21 r            0.55         0.34
d[31] (out)                         0.21 f            0.55         0.34
d[13] (out)                         0.11 r            0.55         0.44

1
cell_name:  add__inst/U545
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.23 r            0.55         0.32
d[26] (out)                         0.23 r            0.55         0.32
d[28] (out)                         0.23 r            0.55         0.32
d[25] (out)                         0.23 r            0.55         0.32
d[31] (out)                         0.22 f            0.55         0.33
d[29] (out)                         0.22 f            0.55         0.33
d[24] (out)                         0.22 f            0.55         0.33
d[32] (out)                         0.22 f            0.55         0.33
d[27] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U549
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.23 r            0.55         0.32
d[26] (out)                         0.22 r            0.55         0.33
d[28] (out)                         0.22 r            0.55         0.33
d[24] (out)                         0.22 f            0.55         0.33
d[32] (out)                         0.21 f            0.55         0.34
d[27] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U557
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.23 r            0.55         0.32
d[26] (out)                         0.23 r            0.55         0.32
d[28] (out)                         0.23 r            0.55         0.32
d[25] (out)                         0.22 r            0.55         0.33
d[31] (out)                         0.22 f            0.55         0.33
d[29] (out)                         0.22 f            0.55         0.33
d[24] (out)                         0.22 f            0.55         0.33
d[32] (out)                         0.22 f            0.55         0.33
d[27] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U564
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.22 r            0.55         0.33
d[27] (out)                         0.22 r            0.55         0.33
d[31] (out)                         0.22 f            0.55         0.33
d[29] (out)                         0.21 r            0.55         0.34

1
cell_name:  add__inst/U574
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.22 f            0.55         0.33
d[32] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U578
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.22 r            0.55         0.33
d[23] (out)                         0.22 r            0.55         0.33
d[25] (out)                         0.22 f            0.55         0.33
d[30] (out)                         0.22 r            0.55         0.33
d[29] (out)                         0.22 f            0.55         0.33
d[28] (out)                         0.22 r            0.55         0.33
d[24] (out)                         0.21 f            0.55         0.34
d[27] (out)                         0.21 f            0.55         0.34
d[32] (out)                         0.21 f            0.55         0.34
d[31] (out)                         0.21 r            0.55         0.34

1
cell_name:  add__inst/U591
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.21 r            0.55         0.34

1
cell_name:  add__inst/U595
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U597
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U598
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.21 r            0.55         0.34
d[30] (out)                         0.21 r            0.55         0.34
d[31] (out)                         0.21 r            0.55         0.34
d[28] (out)                         0.19 r            0.55         0.36
d[32] (out)                         0.19 f            0.55         0.36

1
cell_name:  add__inst/U603
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.21 r            0.55         0.34
d[28] (out)                         0.19 f            0.55         0.36

1
cell_name:  add__inst/U604
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.22 r            0.55         0.33
d[23] (out)                         0.21 f            0.55         0.34
d[22] (out)                         0.21 r            0.55         0.34
d[19] (out)                         0.21 f            0.55         0.34
d[21] (out)                         0.20 f            0.55         0.35

1
cell_name:  add__inst/U605
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.22 r            0.55         0.33

1
cell_name:  add__inst/U609
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.23 r            0.55         0.32
d[26] (out)                         0.23 r            0.55         0.32
d[28] (out)                         0.22 r            0.55         0.33
d[25] (out)                         0.22 r            0.55         0.33
d[31] (out)                         0.22 f            0.55         0.33
d[29] (out)                         0.22 f            0.55         0.33
d[24] (out)                         0.21 f            0.55         0.34
d[32] (out)                         0.21 f            0.55         0.34
d[27] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U610
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.22 r            0.55         0.33
d[20] (out)                         0.21 r            0.55         0.34
d[19] (out)                         0.21 f            0.55         0.34
d[22] (out)                         0.20 r            0.55         0.35
d[21] (out)                         0.19 r            0.55         0.36

1
cell_name:  add__inst/U616
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[27] (out)                         0.22 r            0.55         0.33
d[26] (out)                         0.14 r            0.55         0.41

1
cell_name:  add__inst/U618
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.22 f            0.55         0.33
d[29] (out)                         0.21 r            0.55         0.34
d[28] (out)                         0.21 r            0.55         0.34
d[32] (out)                         0.21 r            0.55         0.34
d[31] (out)                         0.20 f            0.55         0.35
d[27] (out)                         0.20 f            0.55         0.35

1
cell_name:  add__inst/U621
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.22 f            0.55         0.33
d[28] (out)                         0.22 r            0.55         0.33
d[27] (out)                         0.22 r            0.55         0.33
d[32] (out)                         0.21 f            0.55         0.34
d[31] (out)                         0.21 f            0.55         0.34
d[29] (out)                         0.21 r            0.55         0.34
d[26] (out)                         0.14 r            0.55         0.41

1
cell_name:  add__inst/U626
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.20 f            0.55         0.35
d[15] (out)                         0.20 r            0.55         0.35
d[18] (out)                         0.20 f            0.55         0.35
d[20] (out)                         0.20 r            0.55         0.35
d[19] (out)                         0.20 f            0.55         0.35
d[17] (out)                         0.20 r            0.55         0.35
d[16] (out)                         0.19 r            0.55         0.36
d[22] (out)                         0.19 r            0.55         0.36
d[21] (out)                         0.19 f            0.55         0.36

1
cell_name:  add__inst/U629
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.23 f            0.55         0.32
d[25] (out)                         0.22 r            0.55         0.33
d[23] (out)                         0.22 f            0.55         0.33
d[17] (out)                         0.21 f            0.55         0.34
d[21] (out)                         0.21 r            0.55         0.34
d[18] (out)                         0.21 f            0.55         0.34
d[22] (out)                         0.21 f            0.55         0.34
d[19] (out)                         0.21 f            0.55         0.34
d[16] (out)                         0.20 f            0.55         0.35

1
cell_name:  add__inst/U644
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.23 r            0.55         0.32
d[26] (out)                         0.23 r            0.55         0.32
d[28] (out)                         0.23 r            0.55         0.32
d[24] (out)                         0.22 f            0.55         0.33
d[32] (out)                         0.22 f            0.55         0.33
d[27] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U673
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.22 r            0.55         0.33
d[26] (out)                         0.22 r            0.55         0.33
d[27] (out)                         0.22 f            0.55         0.33
d[25] (out)                         0.22 r            0.55         0.33
d[32] (out)                         0.22 f            0.55         0.33
d[28] (out)                         0.22 f            0.55         0.33
d[31] (out)                         0.21 r            0.55         0.34
d[29] (out)                         0.21 f            0.55         0.34
d[24] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U678
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.22 r            0.55         0.33
d[31] (out)                         0.22 f            0.55         0.33
d[29] (out)                         0.21 r            0.55         0.34

1
cell_name:  add__inst/U685
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.22 f            0.55         0.33
d[28] (out)                         0.22 r            0.55         0.33
d[31] (out)                         0.22 f            0.55         0.33
d[29] (out)                         0.22 f            0.55         0.33
d[32] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U693
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.22 f            0.55         0.33
d[28] (out)                         0.22 f            0.55         0.33
d[32] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U697
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.22 r            0.55         0.33

1
cell_name:  add__inst/U708
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.23 r            0.55         0.32
d[26] (out)                         0.23 r            0.55         0.32
d[28] (out)                         0.23 r            0.55         0.32
d[25] (out)                         0.23 r            0.55         0.32
d[31] (out)                         0.22 f            0.55         0.33
d[29] (out)                         0.22 f            0.55         0.33
d[24] (out)                         0.22 f            0.55         0.33
d[32] (out)                         0.22 f            0.55         0.33
d[27] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U711
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.22 f            0.55         0.33
d[27] (out)                         0.17 r            0.55         0.38

1
cell_name:  add__inst/U712
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.23 r            0.55         0.32
d[26] (out)                         0.23 r            0.55         0.32
d[28] (out)                         0.22 r            0.55         0.33
d[25] (out)                         0.22 r            0.55         0.33
d[31] (out)                         0.22 f            0.55         0.33
d[29] (out)                         0.22 f            0.55         0.33
d[24] (out)                         0.22 f            0.55         0.33
d[32] (out)                         0.21 f            0.55         0.34
d[27] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U715
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.23 r            0.55         0.32
d[26] (out)                         0.22 r            0.55         0.33
d[28] (out)                         0.22 r            0.55         0.33
d[31] (out)                         0.22 f            0.55         0.33
d[29] (out)                         0.22 f            0.55         0.33
d[24] (out)                         0.22 f            0.55         0.33
d[32] (out)                         0.21 f            0.55         0.34
d[14] (out)                         0.21 f            0.55         0.34
d[27] (out)                         0.21 f            0.55         0.34
d[13] (out)                         0.20 r            0.55         0.35
d[15] (out)                         0.20 r            0.55         0.35
d[12] (out)                         0.19 r            0.55         0.36
d[11] (out)                         0.17 r            0.55         0.38
d[10] (out)                         0.11 r            0.55         0.44

1
cell_name:  add__inst/U719
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.22 r            0.55         0.33
d[32] (out)                         0.21 r            0.55         0.34
d[31] (out)                         0.21 f            0.55         0.34
d[27] (out)                         0.21 r            0.55         0.34

1
cell_name:  add__inst/U731
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.22 r            0.55         0.33
d[23] (out)                         0.22 f            0.55         0.33
d[22] (out)                         0.21 r            0.55         0.34
d[19] (out)                         0.21 f            0.55         0.34
d[21] (out)                         0.20 f            0.55         0.35

1
cell_name:  add__inst/U732
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[19] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U737
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.22 f            0.55         0.33
d[20] (out)                         0.22 r            0.55         0.33
d[22] (out)                         0.21 r            0.55         0.34

1
cell_name:  add__inst/U744
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.22 r            0.55         0.33

1
cell_name:  add__inst/U745
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[15] (out)                         0.09 r            0.55         0.46

1
cell_name:  add__inst/U746
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[14] (out)                         0.14 r            0.55         0.41

1
cell_name:  add__inst/U747
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.22 f            0.55         0.33
d[25] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U749
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.23 r            0.55         0.32

1
cell_name:  add__inst/U750
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.21 r            0.55         0.34
d[20] (out)                         0.21 r            0.55         0.34
d[19] (out)                         0.20 f            0.55         0.35
d[22] (out)                         0.19 f            0.55         0.36
d[21] (out)                         0.19 r            0.55         0.36

1
cell_name:  add__inst/U751
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.23 r            0.55         0.32
d[25] (out)                         0.22 f            0.55         0.33
d[28] (out)                         0.22 r            0.55         0.33
d[30] (out)                         0.22 f            0.55         0.33
d[27] (out)                         0.22 r            0.55         0.33
d[32] (out)                         0.21 r            0.55         0.34
d[29] (out)                         0.21 r            0.55         0.34
d[24] (out)                         0.21 r            0.55         0.34
d[31] (out)                         0.21 f            0.55         0.34
d[18] (out)                         0.21 f            0.55         0.34
d[17] (out)                         0.20 r            0.55         0.35

1
cell_name:  add__inst/U752
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.23 r            0.55         0.32

1
cell_name:  add__inst/U753
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.23 r            0.55         0.32

1
cell_name:  add__inst/U755
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.22 r            0.55         0.33
d[30] (out)                         0.22 f            0.55         0.33
d[32] (out)                         0.20 r            0.55         0.35

1
cell_name:  add__inst/U756
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.22 r            0.55         0.33
d[26] (out)                         0.21 r            0.55         0.34
d[27] (out)                         0.21 f            0.55         0.34
d[25] (out)                         0.21 r            0.55         0.34
d[32] (out)                         0.21 f            0.55         0.34
d[28] (out)                         0.21 f            0.55         0.34
d[31] (out)                         0.21 r            0.55         0.34
d[29] (out)                         0.21 f            0.55         0.34
d[24] (out)                         0.21 f            0.55         0.34
d[23] (out)                         0.15 r            0.55         0.40

1
cell_name:  add__inst/U757
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.22 r            0.55         0.33
d[28] (out)                         0.22 r            0.55         0.33
d[26] (out)                         0.22 r            0.55         0.33
d[32] (out)                         0.21 r            0.55         0.34
d[31] (out)                         0.21 f            0.55         0.34
d[27] (out)                         0.21 f            0.55         0.34
d[25] (out)                         0.20 r            0.55         0.35
d[30] (out)                         0.20 f            0.55         0.35
d[24] (out)                         0.20 r            0.55         0.35

1
cell_name:  add__inst/U758
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[14] (out)                         0.21 r            0.55         0.34

1
cell_name:  add__inst/U759
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.21 f            0.55         0.34
d[31] (out)                         0.21 r            0.55         0.34
d[32] (out)                         0.19 r            0.55         0.36

1
cell_name:  add__inst/U760
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U761
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.22 r            0.55         0.33

1
cell_name:  add__inst/U763
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.21 f            0.55         0.34
d[20] (out)                         0.20 r            0.55         0.35
d[19] (out)                         0.20 f            0.55         0.35
d[22] (out)                         0.19 r            0.55         0.36
d[21] (out)                         0.19 f            0.55         0.36

1
cell_name:  add__inst/U764
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.22 r            0.55         0.33
d[30] (out)                         0.22 r            0.55         0.33
d[25] (out)                         0.22 f            0.55         0.33
d[28] (out)                         0.22 r            0.55         0.33
d[27] (out)                         0.22 f            0.55         0.33
d[29] (out)                         0.22 f            0.55         0.33
d[32] (out)                         0.22 f            0.55         0.33
d[24] (out)                         0.21 f            0.55         0.34
d[31] (out)                         0.21 r            0.55         0.34

1
cell_name:  add__inst/U765
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.23 r            0.55         0.32

1
cell_name:  add__inst/U766
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.23 r            0.55         0.32
d[25] (out)                         0.22 f            0.55         0.33
d[28] (out)                         0.22 r            0.55         0.33
d[30] (out)                         0.22 f            0.55         0.33
d[20] (out)                         0.22 r            0.55         0.33
d[27] (out)                         0.22 r            0.55         0.33
d[32] (out)                         0.21 r            0.55         0.34
d[29] (out)                         0.21 r            0.55         0.34
d[24] (out)                         0.21 r            0.55         0.34
d[31] (out)                         0.21 f            0.55         0.34
d[23] (out)                         0.21 f            0.55         0.34
d[22] (out)                         0.21 r            0.55         0.34
d[19] (out)                         0.21 f            0.55         0.34
d[18] (out)                         0.21 f            0.55         0.34
d[21] (out)                         0.20 r            0.55         0.35
d[17] (out)                         0.20 r            0.55         0.35

1
cell_name:  add__inst/U767
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[11] (out)                         0.21 r            0.55         0.34
d[14] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U768
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.22 r            0.55         0.33
d[25] (out)                         0.22 f            0.55         0.33
d[28] (out)                         0.22 r            0.55         0.33
d[30] (out)                         0.22 r            0.55         0.33
d[27] (out)                         0.21 f            0.55         0.34
d[29] (out)                         0.21 f            0.55         0.34
d[32] (out)                         0.21 r            0.55         0.34
d[24] (out)                         0.21 r            0.55         0.34
d[31] (out)                         0.21 f            0.55         0.34
d[23] (out)                         0.21 f            0.55         0.34
d[20] (out)                         0.20 f            0.55         0.35
d[19] (out)                         0.20 r            0.55         0.35
d[22] (out)                         0.19 r            0.55         0.36
d[21] (out)                         0.19 f            0.55         0.36

1
cell_name:  add__inst/U769
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[17] (out)                         0.21 f            0.55         0.34
d[16] (out)                         0.20 r            0.55         0.35

1
cell_name:  add__inst/U770
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.22 r            0.55         0.33
d[28] (out)                         0.22 r            0.55         0.33
d[32] (out)                         0.21 r            0.55         0.34
d[31] (out)                         0.21 f            0.55         0.34
d[27] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U771
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.22 r            0.55         0.33
d[27] (out)                         0.21 f            0.55         0.34
d[29] (out)                         0.21 f            0.55         0.34
d[26] (out)                         0.21 r            0.55         0.34
d[32] (out)                         0.21 f            0.55         0.34
d[25] (out)                         0.21 r            0.55         0.34
d[28] (out)                         0.21 f            0.55         0.34
d[24] (out)                         0.21 f            0.55         0.34
d[31] (out)                         0.21 r            0.55         0.34

1
cell_name:  add__inst/U772
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[17] (out)                         0.17 r            0.55         0.38
d[16] (out)                         0.16 r            0.55         0.39

1
cell_name:  add__inst/U773
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.22 r            0.55         0.33
d[30] (out)                         0.22 r            0.55         0.33
d[28] (out)                         0.22 r            0.55         0.33
d[25] (out)                         0.22 f            0.55         0.33
d[27] (out)                         0.21 f            0.55         0.34
d[29] (out)                         0.21 f            0.55         0.34
d[32] (out)                         0.21 f            0.55         0.34
d[24] (out)                         0.21 r            0.55         0.34
d[31] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U774
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U775
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.21 f            0.55         0.34
d[31] (out)                         0.21 r            0.55         0.34
d[32] (out)                         0.19 r            0.55         0.36

1
cell_name:  add__inst/U776
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[15] (out)                         0.21 r            0.55         0.34
d[18] (out)                         0.21 f            0.55         0.34
d[17] (out)                         0.20 r            0.55         0.35
d[14] (out)                         0.20 r            0.55         0.35
d[16] (out)                         0.20 r            0.55         0.35
d[13] (out)                         0.17 r            0.55         0.38
d[12] (out)                         0.13 r            0.55         0.42
d[11] (out)                         0.12 r            0.55         0.43

1
cell_name:  add__inst/U777
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U778
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[17] (out)                         0.19 r            0.55         0.36
d[18] (out)                         0.18 r            0.55         0.37

1
cell_name:  add__inst/U779
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.22 f            0.55         0.33
d[29] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U780
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.17 f            0.55         0.38
d[17] (out)                         0.17 f            0.55         0.38
d[16] (out)                         0.16 r            0.55         0.39

1
cell_name:  add__inst/U781
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.23 r            0.55         0.32
d[28] (out)                         0.22 r            0.55         0.33
d[29] (out)                         0.22 r            0.55         0.33
d[30] (out)                         0.22 f            0.55         0.33
d[32] (out)                         0.22 r            0.55         0.33
d[24] (out)                         0.22 r            0.55         0.33
d[27] (out)                         0.22 r            0.55         0.33
d[31] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U782
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[32] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U783
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.23 r            0.55         0.32
d[25] (out)                         0.22 f            0.55         0.33
d[28] (out)                         0.22 r            0.55         0.33
d[30] (out)                         0.22 f            0.55         0.33
d[27] (out)                         0.22 r            0.55         0.33
d[32] (out)                         0.22 r            0.55         0.33
d[29] (out)                         0.22 r            0.55         0.33
d[24] (out)                         0.22 r            0.55         0.33
d[31] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U784
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[21] (out)                         0.20 r            0.55         0.35

1
cell_name:  add__inst/U785
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.22 f            0.55         0.33
d[20] (out)                         0.21 r            0.55         0.34
d[19] (out)                         0.21 r            0.55         0.34
d[22] (out)                         0.21 r            0.55         0.34

1
cell_name:  add__inst/U786
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U787
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.23 r            0.55         0.32
d[28] (out)                         0.22 r            0.55         0.33
d[27] (out)                         0.22 f            0.55         0.33
d[32] (out)                         0.22 f            0.55         0.33
d[31] (out)                         0.22 r            0.55         0.33

1
cell_name:  add__inst/U788
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U789
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.22 r            0.55         0.33
d[20] (out)                         0.22 r            0.55         0.33
d[19] (out)                         0.21 f            0.55         0.34
d[22] (out)                         0.21 f            0.55         0.34
d[21] (out)                         0.20 r            0.55         0.35

1
cell_name:  add__inst/U790
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.23 f            0.55         0.32
d[30] (out)                         0.23 r            0.55         0.32
d[26] (out)                         0.22 r            0.55         0.33
d[25] (out)                         0.22 r            0.55         0.33
d[28] (out)                         0.22 r            0.55         0.33
d[23] (out)                         0.22 f            0.55         0.33
d[24] (out)                         0.21 f            0.55         0.34
d[17] (out)                         0.21 f            0.55         0.34
d[21] (out)                         0.21 r            0.55         0.34
d[32] (out)                         0.21 f            0.55         0.34
d[18] (out)                         0.21 f            0.55         0.34
d[22] (out)                         0.21 f            0.55         0.34
d[27] (out)                         0.21 f            0.55         0.34
d[19] (out)                         0.21 f            0.55         0.34
d[16] (out)                         0.20 f            0.55         0.35

1
cell_name:  add__inst/U791
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[19] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U792
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.22 r            0.55         0.33
d[30] (out)                         0.22 r            0.55         0.33
d[28] (out)                         0.22 r            0.55         0.33
d[25] (out)                         0.22 f            0.55         0.33
d[27] (out)                         0.21 f            0.55         0.34
d[29] (out)                         0.21 f            0.55         0.34
d[32] (out)                         0.21 f            0.55         0.34
d[24] (out)                         0.21 f            0.55         0.34
d[31] (out)                         0.21 r            0.55         0.34

1
cell_name:  add__inst/U793
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[32] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U794
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[32] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U795
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[14] (out)                         0.14 r            0.55         0.41

1
cell_name:  add__inst/U796
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.23 r            0.55         0.32
d[25] (out)                         0.22 f            0.55         0.33
d[28] (out)                         0.22 r            0.55         0.33
d[30] (out)                         0.22 r            0.55         0.33
d[27] (out)                         0.22 r            0.55         0.33
d[32] (out)                         0.22 r            0.55         0.33
d[29] (out)                         0.22 f            0.55         0.33
d[24] (out)                         0.22 r            0.55         0.33
d[31] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U797
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.22 r            0.55         0.33
d[23] (out)                         0.22 f            0.55         0.33
d[22] (out)                         0.21 r            0.55         0.34
d[19] (out)                         0.21 f            0.55         0.34
d[21] (out)                         0.20 f            0.55         0.35

1
cell_name:  add__inst/U798
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U799
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U702
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.22 r            0.55         0.33

1
cell_name:  add__inst/U705
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.19 f            0.55         0.36

1
cell_name:  add__inst/U323
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U367
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U13
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[14] (out)                         0.20 f            0.55         0.35
d[11] (out)                         0.17 r            0.55         0.38
d[10] (out)                         0.12 r            0.55         0.43

1
cell_name:  add__inst/U93
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U55
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[14] (out)                         0.12 r            0.55         0.43

1
cell_name:  add__inst/U7
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.21 r            0.55         0.34
d[28] (out)                         0.21 r            0.55         0.34
d[26] (out)                         0.21 r            0.55         0.34
d[32] (out)                         0.21 r            0.55         0.34
d[31] (out)                         0.20 f            0.55         0.35
d[27] (out)                         0.20 f            0.55         0.35
d[25] (out)                         0.19 r            0.55         0.36
d[30] (out)                         0.18 f            0.55         0.37
d[24] (out)                         0.13 f            0.55         0.42

1
cell_name:  add__inst/U144
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[15] (out)                         0.12 r            0.55         0.43

1
cell_name:  add__inst/U710
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.20 r            0.55         0.35
d[30] (out)                         0.20 r            0.55         0.35
d[31] (out)                         0.20 r            0.55         0.35
d[28] (out)                         0.19 r            0.55         0.36
d[32] (out)                         0.18 f            0.55         0.37

1
cell_name:  add__inst/U128
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.21 r            0.55         0.34
d[30] (out)                         0.21 r            0.55         0.34
d[31] (out)                         0.21 r            0.55         0.34
d[28] (out)                         0.19 r            0.55         0.36
d[32] (out)                         0.19 f            0.55         0.36

1
cell_name:  add__inst/U481
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.21 r            0.55         0.34
d[22] (out)                         0.20 r            0.55         0.35
d[21] (out)                         0.19 f            0.55         0.36

1
cell_name:  add__inst/U134
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[17] (out)                         0.12 f            0.55         0.43
d[16] (out)                         0.11 r            0.55         0.44

1
cell_name:  add__inst/U67
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U137
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[13] (out)                         0.11 r            0.55         0.44

1
cell_name:  add__inst/U98
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[14] (out)                         0.22 f            0.55         0.33
d[15] (out)                         0.21 r            0.55         0.34
d[17] (out)                         0.21 f            0.55         0.34
d[18] (out)                         0.21 f            0.55         0.34
d[16] (out)                         0.20 r            0.55         0.35

1
cell_name:  add__inst/U101
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[14] (out)                         0.21 f            0.55         0.34
d[15] (out)                         0.21 r            0.55         0.34
d[18] (out)                         0.21 f            0.55         0.34
d[17] (out)                         0.21 f            0.55         0.34
d[16] (out)                         0.20 r            0.55         0.35

1
cell_name:  add__inst/U384
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U695
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.14 r            0.55         0.41

1
cell_name:  add__inst/U508
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U61
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.17 r            0.55         0.38

1
cell_name:  add__inst/U698
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[15] (out)                         0.14 r            0.55         0.41

1
cell_name:  add__inst/U140
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U270
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U249
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U636
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[21] (out)                         0.17 r            0.55         0.38

1
cell_name:  add__inst/U473
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.22 f            0.55         0.33
d[25] (out)                         0.21 r            0.55         0.34
d[23] (out)                         0.21 f            0.55         0.34
d[22] (out)                         0.21 r            0.55         0.34
d[17] (out)                         0.20 f            0.55         0.35
d[21] (out)                         0.20 r            0.55         0.35
d[18] (out)                         0.20 f            0.55         0.35
d[19] (out)                         0.20 f            0.55         0.35
d[16] (out)                         0.19 f            0.55         0.36

1
cell_name:  add__inst/U217
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U12
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[14] (out)                         0.20 f            0.55         0.35
d[11] (out)                         0.18 r            0.55         0.37
d[10] (out)                         0.13 r            0.55         0.42

1
cell_name:  add__inst/U150
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.22 r            0.55         0.33
d[28] (out)                         0.22 r            0.55         0.33
d[25] (out)                         0.22 f            0.55         0.33
d[23] (out)                         0.21 r            0.55         0.34
d[30] (out)                         0.21 r            0.55         0.34
d[27] (out)                         0.21 r            0.55         0.34
d[32] (out)                         0.21 r            0.55         0.34
d[29] (out)                         0.21 r            0.55         0.34
d[20] (out)                         0.21 r            0.55         0.34
d[24] (out)                         0.21 r            0.55         0.34
d[31] (out)                         0.21 f            0.55         0.34
d[19] (out)                         0.20 f            0.55         0.35
d[22] (out)                         0.20 f            0.55         0.35
d[21] (out)                         0.19 r            0.55         0.36
d[13] (out)                         0.11 r            0.55         0.44

1
cell_name:  add__inst/U20
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.22 r            0.55         0.33
d[25] (out)                         0.22 f            0.55         0.33
d[28] (out)                         0.22 r            0.55         0.33
d[20] (out)                         0.22 r            0.55         0.33
d[30] (out)                         0.22 r            0.55         0.33
d[27] (out)                         0.21 r            0.55         0.34
d[32] (out)                         0.21 r            0.55         0.34
d[29] (out)                         0.21 r            0.55         0.34
d[24] (out)                         0.21 r            0.55         0.34
d[23] (out)                         0.21 f            0.55         0.34
d[31] (out)                         0.21 f            0.55         0.34
d[22] (out)                         0.21 r            0.55         0.34
d[19] (out)                         0.21 f            0.55         0.34
d[18] (out)                         0.21 f            0.55         0.34
d[21] (out)                         0.20 r            0.55         0.35
d[17] (out)                         0.20 r            0.55         0.35

1
cell_name:  add__inst/U14
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U30
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.22 r            0.55         0.33
d[17] (out)                         0.21 f            0.55         0.34
d[16] (out)                         0.20 f            0.55         0.35
d[21] (out)                         0.20 f            0.55         0.35

1
cell_name:  add__inst/U31
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[15] (out)                         0.14 r            0.55         0.41

1
cell_name:  add__inst/U57
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.22 f            0.55         0.33
d[28] (out)                         0.22 r            0.55         0.33
d[27] (out)                         0.22 r            0.55         0.33
d[32] (out)                         0.22 f            0.55         0.33
d[31] (out)                         0.22 f            0.55         0.33
d[29] (out)                         0.21 r            0.55         0.34

1
cell_name:  add__inst/U60
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.22 f            0.55         0.33
d[28] (out)                         0.22 r            0.55         0.33
d[27] (out)                         0.22 r            0.55         0.33
d[32] (out)                         0.22 f            0.55         0.33
d[31] (out)                         0.22 f            0.55         0.33
d[29] (out)                         0.21 r            0.55         0.34

1
cell_name:  add__inst/U79
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[15] (out)                         0.20 r            0.55         0.35

1
cell_name:  add__inst/U81
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U100
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[17] (out)                         0.20 r            0.55         0.35

1
cell_name:  add__inst/U106
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.23 r            0.55         0.32
d[26] (out)                         0.22 r            0.55         0.33
d[27] (out)                         0.22 f            0.55         0.33
d[29] (out)                         0.22 f            0.55         0.33
d[32] (out)                         0.22 f            0.55         0.33
d[25] (out)                         0.22 r            0.55         0.33
d[28] (out)                         0.22 f            0.55         0.33
d[24] (out)                         0.22 f            0.55         0.33
d[31] (out)                         0.22 r            0.55         0.33

1
cell_name:  add__inst/U108
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.13 f            0.55         0.42

1
cell_name:  add__inst/U112
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.22 f            0.55         0.33
d[28] (out)                         0.22 r            0.55         0.33
d[27] (out)                         0.22 r            0.55         0.33
d[32] (out)                         0.22 f            0.55         0.33
d[31] (out)                         0.22 f            0.55         0.33
d[29] (out)                         0.21 r            0.55         0.34

1
cell_name:  add__inst/U115
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.22 r            0.55         0.33
d[28] (out)                         0.21 r            0.55         0.34
d[23] (out)                         0.21 r            0.55         0.34
d[25] (out)                         0.21 f            0.55         0.34
d[29] (out)                         0.21 r            0.55         0.34
d[30] (out)                         0.21 r            0.55         0.34
d[32] (out)                         0.20 r            0.55         0.35
d[24] (out)                         0.20 r            0.55         0.35
d[27] (out)                         0.20 r            0.55         0.35
d[31] (out)                         0.20 f            0.55         0.35
d[21] (out)                         0.19 r            0.55         0.36
d[22] (out)                         0.16 r            0.55         0.39

1
cell_name:  add__inst/U131
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[21] (out)                         0.17 r            0.55         0.38
d[22] (out)                         0.15 f            0.55         0.40

1
cell_name:  add__inst/U155
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.22 f            0.55         0.33
d[23] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U182
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[14] (out)                         0.20 f            0.55         0.35
d[11] (out)                         0.18 r            0.55         0.37
d[10] (out)                         0.13 r            0.55         0.42

1
cell_name:  add__inst/U183
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U274
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[22] (out)                         0.19 r            0.55         0.36

1
cell_name:  add__inst/U275
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[17] (out)                         0.20 r            0.55         0.35

1
cell_name:  add__inst/U352
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[17] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U369
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.22 r            0.55         0.33
d[17] (out)                         0.21 f            0.55         0.34
d[16] (out)                         0.20 f            0.55         0.35
d[21] (out)                         0.20 f            0.55         0.35

1
cell_name:  add__inst/U372
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[14] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U417
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[14] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U560
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[19] (out)                         0.21 f            0.55         0.34

1
cell_name:  add__inst/U586
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.23 r            0.55         0.32
d[26] (out)                         0.23 r            0.55         0.32
d[28] (out)                         0.22 r            0.55         0.33
d[24] (out)                         0.22 f            0.55         0.33
d[32] (out)                         0.21 f            0.55         0.34
d[31] (out)                         0.21 f            0.55         0.34
d[29] (out)                         0.21 f            0.55         0.34
d[27] (out)                         0.21 f            0.55         0.34
d[14] (out)                         0.21 f            0.55         0.34
d[13] (out)                         0.21 r            0.55         0.34
d[12] (out)                         0.20 r            0.55         0.35
d[15] (out)                         0.19 r            0.55         0.36

1
cell_name:  add__inst/U596
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U651
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.22 f            0.55         0.33
d[28] (out)                         0.22 f            0.55         0.33
d[32] (out)                         0.22 f            0.55         0.33

1
cell_name:  add__inst/U652
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.21 r            0.55         0.34

1
cell_name:  U2
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.23 r            0.55         0.32
d[26] (out)                         0.23 r            0.55         0.32
d[28] (out)                         0.23 r            0.55         0.32
d[31] (out)                         0.23 r            0.55         0.32
d[23] (out)                         0.23 f            0.55         0.32
d[20] (out)                         0.23 f            0.55         0.32
d[25] (out)                         0.23 r            0.55         0.32
d[27] (out)                         0.23 r            0.55         0.32
d[29] (out)                         0.22 f            0.55         0.33
d[32] (out)                         0.22 f            0.55         0.33
d[24] (out)                         0.22 f            0.55         0.33
d[14] (out)                         0.22 f            0.55         0.33
d[22] (out)                         0.21 r            0.55         0.34
d[19] (out)                         0.21 f            0.55         0.34
d[17] (out)                         0.21 f            0.55         0.34
d[21] (out)                         0.21 r            0.55         0.34
d[15] (out)                         0.21 r            0.55         0.34
d[13] (out)                         0.21 r            0.55         0.34
d[18] (out)                         0.21 f            0.55         0.34
d[11] (out)                         0.21 r            0.55         0.34
d[12] (out)                         0.20 r            0.55         0.35
d[16] (out)                         0.20 r            0.55         0.35
d[10] (out)                         0.16 f            0.55         0.39
d[9] (out)                          0.12 r            0.55         0.43
d[8] (out)                          0.11 r            0.55         0.44

1
cell_name:  U1
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Aug 15 19:54:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
