// Master clock frequency - in MHz
MASTERCLOCKFREQUENCY 200

NODE MEMORY Memory0
SET Memory0 byteDataSize 4
SET Memory0 clockDivider 1

NODE BUS Bus0
SET Bus0 byteDataSize 4
SET Bus0 pipelineSize 1
SET Bus0 arbitration 0
SET Bus0 clockDivider 1

NODE CPU FPGA1
SET FPGA1 nbOfCores 1
SET FPGA1 byteDataSize 4
SET FPGA1 pipelineSize 5
SET FPGA1 goIdleTime 10
SET FPGA1 maxConsecutiveIdleCycles 10
SET FPGA1 taskSwitchingTime 20
SET FPGA1 branchingPredictionPenalty 2
SET FPGA1 cacheMiss 5
SET FPGA1 schedulingPolicy 0
SET FPGA1 sliceTime 10000
SET FPGA1 execiTime 1
SET FPGA1 execcTime 1
SET FPGA1 clockDivider 1

NODE CPU Src
SET Src nbOfCores 1
SET Src byteDataSize 4
SET Src pipelineSize 5
SET Src goIdleTime 10
SET Src maxConsecutiveIdleCycles 10
SET Src taskSwitchingTime 20
SET Src branchingPredictionPenalty 2
SET Src cacheMiss 5
SET Src schedulingPolicy 0
SET Src sliceTime 10000
SET Src execiTime 1
SET Src execcTime 1
SET Src clockDivider 1

NODE LINK link_Memory0_to_Bus0
SET link_Memory0_to_Bus0 node Memory0
SET link_Memory0_to_Bus0 bus Bus0
SET link_Memory0_to_Bus0 priority 0
NODE LINK link_FPGA1_to_Bus0
SET link_FPGA1_to_Bus0 node FPGA1
SET link_FPGA1_to_Bus0 bus Bus0
SET link_FPGA1_to_Bus0 priority 0
NODE LINK link_Src_to_Bus0
SET link_Src_to_Bus0 node Src
SET link_Src_to_Bus0 bus Bus0
SET link_Src_to_Bus0 priority 0
