================================================================
== Design Size Report
================================================================

* C-Synthesis has not completed!

* Total Instructions per Compilation Phase
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
| Phase         | Step                        | Instructions | Description                                                                            |
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
| Compile/Link  |                             |  2,303       | After all functions are compiled and linked into a single design                       |
|               |                             |              |                                                                                        |
| Unroll/Inline |                             |              | After user unroll and inline pragmas are applied                                       |
|               | (1) unroll                  | 88,270       | user unroll pragmas are applied                                                        |
|               | (2) simplification          | 27,519       | simplification of applied user unroll pragmas                                          |
|               | (3) inline                  | 27,391       | user inline pragmas are applied                                                        |
|               | (4) simplification          | 27,107       | simplification of applied user inline pragmas                                          |
|               |                             |              |                                                                                        |
| Array/Struct  |                             |              | After user array partition and struct aggregate/disaggregate pragmas are applied       |
|               | (1) array partition         | 10,477       | user array partition pragmas are applied                                               |
|               | (2) simplification          |  6,734       | simplification of applied user array partition & struct aggregate/disaggregate pragmas |
|               | (3) aggregate/disaggregate  |  6,734       | user struct aggregate/disaggregate pragmas are applied                                 |
|               | (4) array reshape           |  6,784       | apply array reshape pragmas                                                            |
|               | (5) access patterns         |  6,709       | array access pattern optmizations                                                      |
|               |                             |              |                                                                                        |
| Performance   |                             |              | After transformations are applied to meet performance pragma targets                   |
|               | (1) loop simplification     |  6,709       | loop and instruction simplification                                                    |
|               | (2) parallelization         |  6,709       | loops are unrolled or pipelined to meet performance targets                            |
|               | (3) array partition         |  6,709       | arrays are partitioned to meet performance targets                                     |
|               | (4) simplification          |  6,709       | simplification of design after performance transformations                             |
|               |                             |              |                                                                                        |
| HW Transforms |                             | pending      | After hardware transfomations                                                          |
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+

* Instructions per Function for each Compilation Phase
+---------------------------------------+-------------------------+--------------+---------------+--------------+-------------+
| Function                              | Location                | Compile/Link | Unroll/Inline | Array/Struct | Performance |
+---------------------------------------+-------------------------+--------------+---------------+--------------+-------------+
| + myproject                           | myproject.cpp:7         | 2,303        | 27,107        | 6,709        | 6,709       |
|  + dense<ap_fixed<16, 6, AP_TRN...    | nnet_dense.h:41         |  593         |               |              |             |
|   + dense                             | nnet_dense.h:50         |  591         |               |              |             |
|    + dense_latency<ap_fixed<16, 6...  | nnet_dense_latency.h:13 |  589         |               |              |             |
|       product                         | nnet_mult.h:70          |  137         |               |              |             |
|       cast<ap_fixed<16, 6, AP_TRN,... | nnet_mult.h:110         |   61         |               |              |             |
|    relu<ap_fixed<38, 18, AP_TRN...    | nnet_activation.h:39    |  241         |   351         |  289         |  257        |
|  + dense<ap_fixed<16, 6, AP_TRN...    | nnet_dense.h:41         |  593         |               |              |             |
|   + dense                             | nnet_dense.h:50         |  591         |               |              |             |
|    + dense_latency<ap_fixed<16, 6...  | nnet_dense_latency.h:13 |  589         |               |              |             |
|       product                         | nnet_mult.h:70          |  137         |               |              |             |
|       cast<ap_fixed<16, 6, AP_TRN,... | nnet_mult.h:110         |   61         |               |              |             |
|    relu<ap_fixed<38, 18, AP_TRN...    | nnet_activation.h:39    |  241         |   175         |  145         |  129        |
|  + dense<ap_fixed<16, 6, AP_TRN...    | nnet_dense.h:41         |  593         |               |              |             |
|   + dense                             | nnet_dense.h:50         |  591         |               |              |             |
|    + dense_latency<ap_fixed<16, 6...  | nnet_dense_latency.h:13 |  589         |               |              |             |
|       product                         | nnet_mult.h:70          |  137         |               |              |             |
|       cast<ap_fixed<16, 6, AP_TRN,... | nnet_mult.h:110         |   61         |               |              |             |
|    dense_latency<ap_fixed<16, 6...    | nnet_dense_latency.h:13 |              | 14,559        | 3,301        | 3,300       |
|    dense_latency<ap_fixed<16, 6...    | nnet_dense_latency.h:13 |              | 9,190         | 2,159        | 2,127       |
|    dense_latency<ap_fixed<16, 6...    | nnet_dense_latency.h:13 |              | 2,809         |  702         |  686        |
+---------------------------------------+-------------------------+--------------+---------------+--------------+-------------+

* Design Size Message Settings
+---------------------------------------------+--------+------------------------------------------------------------------+
| Message Setting                             | Value  | Description                                                      |
+---------------------------------------------+--------+------------------------------------------------------------------+
| config_compile -design_size_maximum_warning | 100000 | Show a warning when total design instructions exceeds this value |
+---------------------------------------------+--------+------------------------------------------------------------------+


