/**
 ******************************************************************************
 * @file    main.c
 * @author  Auto-generated by STM32CubeIDE
 * @version V1.0
 * @brief   Default main function.
 ******************************************************************************
 */
#include <stdint.h>

#if !defined(__SOFT_FP__) && defined(__ARM_FP)
#warning "FPU is not initialized, but the project is compiling for an FPU. Please initialize the FPU before use."
#endif

#define RCC_CR				*((uint32_t *)0x40021000UL)
#define RCC_CFGR2			*((uint32_t *)0x4002102CUL)
#define RCC_AHBENR_ADDR		*((uint32_t *)0x40021014UL)
#define ADC12EN				28

#define ADC1_CR_ADDR		*((uint32_t *)0x50000008UL)
#define ADVREGEN 			28
#define ADEN				0
#define ADSTART				2
#define ADC1_ISR_ADDR		*((uint32_t *)0x50000000UL)
#define ADRDY				0
#define EOC					2
#define ADC1_CFGR_ADDR		*((uint32_t *)0x5000000CUL)
#define CONT				13
#define ADC1_SQR1_ADDR		*((uint32_t *)0x50000030UL)
#define L3					0
#define SQ1					6
#define ADC1_2_CCR_ADDR		*((uint32_t *)0x50000308UL)
#define TSEN				23
#define ADC1_DR_ADDR		*((uint32_t *)0x50000040UL)

#define __IO	volatile
#define RCC_BASE_ADDR			0x40021000UL
#define ADC12_BASE_ADDR			0x50000000UL
#define ADC34_BASE_ADDR			0x50000400UL
#define ADC_MASTER_OFFSET		0x000
#define ADC_SLAVE_OFFSET		0x100
#define ADC_COMM_OFFSET			0x300

#define ADC1_BASE_ADDR			ADC12_BASE_ADDR + ADC_MASTER_OFFSET
#define ADC2_BASE_ADDR			ADC12_BASE_ADDR + ADC_SLAVE_OFFSET
#define ADC3_BASE_ADDR			ADC34_BASE_ADDR + ADC_MASTER_OFFSET
#define ADC4_BASE_ADDR			ADC34_BASE_ADDR + ADC_SLAVE_OFFSET
#define ADC12_COMM_BASE_ADDR	ADC12_BASE_ADDR + ADC_COMM_OFFSET
#define ADC34_COMM_BASE_ADDR	ADC34_BASE_ADDR + ADC_COMM_OFFSET


typedef struct {
	__IO uint32_t 	CR;
	__IO uint32_t	CFGR;
	__IO uint32_t	CIR;
	__IO uint32_t	APB2RSTR;
	__IO uint32_t	APB1RSTR;
	__IO uint32_t	AHBENR;
	__IO uint32_t	APB2ENR;
	__IO uint32_t	APB1ENR;
	__IO uint32_t	BDCR;
	__IO uint32_t	CSR;
	__IO uint32_t	AHBRSTR;
	__IO uint32_t	CFGR2;
	__IO uint32_t	CFGR3;
}RCC_t;

typedef struct {
	__IO uint32_t 	ISR;
	__IO uint32_t	IER;
	__IO uint32_t	CR;
	__IO uint32_t	CFGR;
		 uint32_t	RESERVED_01;
	__IO uint32_t	SMPR1;
	__IO uint32_t	SMPR2;
		 uint32_t	RESERVED_02;
	__IO uint32_t	TR1;
	__IO uint32_t	TR2;
	__IO uint32_t	TR3;
		 uint32_t	RESERVED_03;
	__IO uint32_t	SQR1;
	__IO uint32_t	SQR2;
	__IO uint32_t	SQR3;
	__IO uint32_t	SQR4;
	__IO uint32_t	DR;
		 uint32_t	RESERVED_04;
		 uint32_t	RESERVED_05;
	__IO uint32_t	JSQR;
	 	 uint32_t	RESERVED_06;
	 	 uint32_t	RESERVED_07;
	 	 uint32_t	RESERVED_08;
	__IO uint32_t	OFR1;
	__IO uint32_t	OFR2;
	__IO uint32_t	OFR3;
	__IO uint32_t	OFR4;
	 	 uint32_t	RESERVED_09;
	 	 uint32_t	RESERVED_10;
	 	 uint32_t	RESERVED_11;
	__IO uint32_t	JDR1;
	__IO uint32_t	JDR2;
	__IO uint32_t	JDR3;
	__IO uint32_t	JDR4;
	 	 uint32_t	RESERVED_12;
	 	 uint32_t	RESERVED_13;
	 	 uint32_t	RESERVED_14;
	 	 uint32_t	RESERVED_15;
	__IO uint32_t	AWD2CR;
	__IO uint32_t	AWD3CR;
	 	 uint32_t	RESERVED_16;
	 	 uint32_t	RESERVED_17;
	__IO uint32_t	DIFSEL;
	__IO uint32_t	CALFACT;
}ADC_t;

typedef struct{
	__IO uint32_t	CSR;
		 uint32_t	RESERVED_18;
	__IO uint32_t	CCR;
	__IO uint32_t	CDR;
}ADC_common_t;

#define RCC		((RCC_t *)RCC_BASE_ADDR)
#define ADC1	((ADC_t *)ADC1_BASE_ADDR)
#define ADC2	((ADC_t *)ADC2_BASE_ADDR)
#define ADC3	((ADC_t *)ADC3_BASE_ADDR)
#define ADC4	((ADC_t *)ADC4_BASE_ADDR)
#define ADC1_2	((ADC_common_t *)ADC12_COMM_BASE_ADDR)
#define ADC3_4	((ADC_common_t *)ADC34_COMM_BASE_ADDR)

int main(void)
{
	uint32_t value = 0;

	//Enable ADC1 clock
	RCC_AHBENR_ADDR	|= (1 << ADC12EN);

//	RCC->AHBENR 	= 0xFFFFFFFF;
//	RCC->AHBRSTR 	= 0xFFFFFFFF;
//	RCC->APB1ENR 	= 0xFFFFFFFF;
//	RCC->APB1RSTR 	= 0xFFFFFFFF;
//	RCC->APB2ENR 	= 0xFFFFFFFF;
//	RCC->APB2RSTR 	= 0xFFFFFFFF;
//	RCC->BDCR	 	= 0xFFFFFFFF;
//	RCC->CFGR 		= 0xFFFFFFFF;
//	RCC->CFGR2	 	= 0xFFFFFFFF;
//	RCC->CFGR3 		= 0xFFFFFFFF;
//	RCC->CIR	 	= 0xFFFFFFFF;
//	RCC->CR		 	= 0xFFFFFFFF;
//	RCC->CSR	 	= 0xFFFFFFFF;

	ADC1->AWD2CR	= 0xFFFFFFFF;
	ADC1->AWD3CR	= 0xFFFFFFFF;
	ADC1->CALFACT	= 0xFFFFFFFF;
	ADC1->CFGR		= 0xFFFFFFFF;
	ADC1->CR		= 0xFFFFFFFF;
	ADC1->DIFSEL	= 0xFFFFFFFF;
	ADC1->DR		= 0xFFFFFFFF;
	ADC1->IER		= 0xFFFFFFFF;
	ADC1->ISR		= 0xFFFFFFFF;
	ADC1->JDR1		= 0xFFFFFFFF;
	ADC1->JDR2		= 0xFFFFFFFF;
	ADC1->JDR3		= 0xFFFFFFFF;
	ADC1->JDR4		= 0xFFFFFFFF;
	ADC1->JSQR		= 0xFFFFFFFF;
	ADC1->OFR1		= 0xFFFFFFFF;
	ADC1->OFR2		= 0xFFFFFFFF;
	ADC1->OFR3		= 0xFFFFFFFF;
	ADC1->OFR4		= 0xFFFFFFFF;
	ADC1->SMPR1		= 0xFFFFFFFF;
	ADC1->SMPR2		= 0xFFFFFFFF;
	ADC1->SQR1		= 0xFFFFFFFF;
	ADC1->SQR2		= 0xFFFFFFFF;
	ADC1->SQR3		= 0xFFFFFFFF;
	ADC1->SQR4		= 0xFFFFFFFF;
	ADC1->TR1		= 0xFFFFFFFF;
	ADC1->TR2		= 0xFFFFFFFF;
	ADC1->TR3		= 0xFFFFFFFF;

	ADC2->AWD2CR	= 0xFFFFFFFF;
	ADC2->AWD3CR	= 0xFFFFFFFF;
	ADC2->CALFACT	= 0xFFFFFFFF;
	ADC2->CFGR		= 0xFFFFFFFF;
	ADC2->CR		= 0xFFFFFFFF;
	ADC2->DIFSEL	= 0xFFFFFFFF;
	ADC2->DR		= 0xFFFFFFFF;
	ADC2->IER		= 0xFFFFFFFF;
	ADC2->ISR		= 0xFFFFFFFF;
	ADC2->JDR1		= 0xFFFFFFFF;
	ADC2->JDR2		= 0xFFFFFFFF;
	ADC2->JDR3		= 0xFFFFFFFF;
	ADC2->JDR4		= 0xFFFFFFFF;
	ADC2->JSQR		= 0xFFFFFFFF;
	ADC2->OFR1		= 0xFFFFFFFF;
	ADC2->OFR2		= 0xFFFFFFFF;
	ADC2->OFR3		= 0xFFFFFFFF;
	ADC2->OFR4		= 0xFFFFFFFF;
	ADC2->SMPR1		= 0xFFFFFFFF;
	ADC2->SMPR2		= 0xFFFFFFFF;
	ADC2->SQR1		= 0xFFFFFFFF;
	ADC2->SQR2		= 0xFFFFFFFF;
	ADC2->SQR3		= 0xFFFFFFFF;
	ADC2->SQR4		= 0xFFFFFFFF;
	ADC2->TR1		= 0xFFFFFFFF;
	ADC2->TR2		= 0xFFFFFFFF;
	ADC2->TR3		= 0xFFFFFFFF;

	ADC3->AWD2CR	= 0xFFFFFFFF;
	ADC3->AWD3CR	= 0xFFFFFFFF;
	ADC3->CALFACT	= 0xFFFFFFFF;
	ADC3->CFGR		= 0xFFFFFFFF;
	ADC3->CR		= 0xFFFFFFFF;
	ADC3->DIFSEL	= 0xFFFFFFFF;
	ADC3->DR		= 0xFFFFFFFF;
	ADC3->IER		= 0xFFFFFFFF;
	ADC3->ISR		= 0xFFFFFFFF;
	ADC3->JDR1		= 0xFFFFFFFF;
	ADC3->JDR2		= 0xFFFFFFFF;
	ADC3->JDR3		= 0xFFFFFFFF;
	ADC3->JDR4		= 0xFFFFFFFF;
	ADC3->JSQR		= 0xFFFFFFFF;
	ADC3->OFR1		= 0xFFFFFFFF;
	ADC3->OFR2		= 0xFFFFFFFF;
	ADC3->OFR3		= 0xFFFFFFFF;
	ADC3->OFR4		= 0xFFFFFFFF;
	ADC3->SMPR1		= 0xFFFFFFFF;
	ADC3->SMPR2		= 0xFFFFFFFF;
	ADC3->SQR1		= 0xFFFFFFFF;
	ADC3->SQR2		= 0xFFFFFFFF;
	ADC3->SQR3		= 0xFFFFFFFF;
	ADC3->SQR4		= 0xFFFFFFFF;
	ADC3->TR1		= 0xFFFFFFFF;
	ADC3->TR2		= 0xFFFFFFFF;
	ADC3->TR3		= 0xFFFFFFFF;

	ADC4->AWD2CR	= 0xFFFFFFFF;
	ADC4->AWD3CR	= 0xFFFFFFFF;
	ADC4->CALFACT	= 0xFFFFFFFF;
	ADC4->CFGR		= 0xFFFFFFFF;
	ADC4->CR		= 0xFFFFFFFF;
	ADC4->DIFSEL	= 0xFFFFFFFF;
	ADC4->DR		= 0xFFFFFFFF;
	ADC4->IER		= 0xFFFFFFFF;
	ADC4->ISR		= 0xFFFFFFFF;
	ADC4->JDR1		= 0xFFFFFFFF;
	ADC4->JDR2		= 0xFFFFFFFF;
	ADC4->JDR3		= 0xFFFFFFFF;
	ADC4->JDR4		= 0xFFFFFFFF;
	ADC4->JSQR		= 0xFFFFFFFF;
	ADC4->OFR1		= 0xFFFFFFFF;
	ADC4->OFR2		= 0xFFFFFFFF;
	ADC4->OFR3		= 0xFFFFFFFF;
	ADC4->OFR4		= 0xFFFFFFFF;
	ADC4->SMPR1		= 0xFFFFFFFF;
	ADC4->SMPR2		= 0xFFFFFFFF;
	ADC4->SQR1		= 0xFFFFFFFF;
	ADC4->SQR2		= 0xFFFFFFFF;
	ADC4->SQR3		= 0xFFFFFFFF;
	ADC4->SQR4		= 0xFFFFFFFF;
	ADC4->TR1		= 0xFFFFFFFF;
	ADC4->TR2		= 0xFFFFFFFF;
	ADC4->TR3		= 0xFFFFFFFF;

	ADC1_2->CCR		= 0xFFFFFFFF;
	ADC1_2->CDR		= 0xFFFFFFFF;
	ADC1_2->CSR		= 0xFFFFFFFF;

	ADC3_4->CCR		= 0xFFFFFFFF;
	ADC3_4->CDR		= 0xFFFFFFFF;
	ADC3_4->CSR		= 0xFFFFFFFF;

	//Enable ADC12_CLK and set Prescaler to 1
	RCC_CFGR2 |= (1 << 8);

	//PLL Enable
	RCC_CR |= (1 << 24);

	//Wait PLL clock ready Flag
	while( !(RCC_CR & (1 << 25)) );

	//Enable ADC1 clock
	RCC_AHBENR_ADDR	|= (1 << ADC12EN);

	//CLKMODE = 1 --> Clk input from AHB
	//ADC1_2_CCR_ADDR |= (1 << 16);

	//Enable ADC1 Voltage Regulator
	ADC1_CR_ADDR &= ~(1 << (ADVREGEN+1));
	ADC1_CR_ADDR |= (1 << ADVREGEN);

	//Enable ADC1
	ADC1_CR_ADDR |= (1 << ADEN);

	//Wait until ADC1 is ready for operation
	while( !(ADC1_ISR_ADDR & (1 << ADRDY)) );

	//Set Single Conversion Mode
	ADC1_CFGR_ADDR &= ~(1 << CONT);

	//Set length of group acquisition equal to 1
	ADC1_SQR1_ADDR |= (1 << L3);

	//Select Temperature Sensor as input
	ADC1_SQR1_ADDR |= (0xF << SQ1);

	//Enable Temperature Sensor
	ADC1_2_CCR_ADDR |= (1 << TSEN);

	while(1){
		//Start ADC1
		ADC1_CR_ADDR |= (1 << ADSTART);

		//Wait for End of Conversion Flag
		while( !(ADC1_ISR_ADDR & (1 << EOC)) );

		//Read Result from Data Register
		value = ADC1_DR_ADDR;
	}

	for(;;);
}
