Version 3.2 HI-TECH Software Intermediate Code
"56 main.c
[s S823 `uc 1 `uc 1 `ui 1 `uc - -> 50 `i -> 2 `i ]
[n S823 . DEVICE_ADDR ORDER_CODE payload_length_index payload_data ]
"48
[s S822 `uc -> 50 `i `uc 1 `uc 1 ]
[n S822 . buffer index receiving ]
"10535 C:\Program Files\Microchip\xc8\v2.46\pic\include\proc\pic18f25k22.h
[v _SPBRG1 `Vuc ~T0 @X0 0 e@4015 ]
"8700
[s S412 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S412 . TMR1IF TMR2IF CCP1IF SSP1IF TX1IF RC1IF ADIF ]
"8709
[s S413 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S413 . . SSPIF TXIF RCIF ]
"8699
[u S411 `S412 1 `S413 1 ]
[n S411 . . . ]
"8716
[v _PIR1bits `VS411 ~T0 @X0 0 e@3998 ]
"10384
[v _TXREG `Vuc ~T0 @X0 0 e@4013 ]
[t ~ __interrupt . k ]
[t T21 __interrupt  ]
"10457
[v _RCREG1 `Vuc ~T0 @X0 0 e@4014 ]
"8623
[s S409 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S409 . TMR1IE TMR2IE CCP1IE SSP1IE TX1IE RC1IE ADIE ]
"8632
[s S410 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S410 . . SSPIE TXIE RCIE ]
"8622
[u S408 `S409 1 `S410 1 ]
[n S408 . . . ]
"8639
[v _PIE1bits `VS408 ~T0 @X0 0 e@3997 ]
"9563
[s S450 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S450 . RX9D OERR FERR ADDEN CREN SREN RX9 SPEN ]
"9573
[s S451 :3 `uc 1 :1 `uc 1 ]
[n S451 . . ADEN ]
"9577
[s S452 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S452 . RX9D1 OERR1 FERR1 ADDEN1 CREN1 SREN1 RX91 SPEN1 ]
"9587
[s S453 :1 `uc 1 :5 `uc 1 :1 `uc 1 ]
[n S453 . RCD8 . RC8_9 ]
"9592
[s S454 :6 `uc 1 :1 `uc 1 ]
[n S454 . . RC9 ]
"9596
[s S455 :5 `uc 1 :1 `uc 1 ]
[n S455 . . SRENA ]
"9562
[u S449 `S450 1 `S451 1 `S452 1 `S453 1 `S454 1 `S455 1 ]
[n S449 . . . . . . . ]
"9601
[v _RCSTA1bits `VS449 ~T0 @X0 0 e@4011 ]
"70 main.c
[v _processRequest `(v ~T0 @X0 0 ef ]
"72
[v _createPingResponse `(v ~T0 @X0 0 ef ]
"73
[v _writeDataToEEPROM `(v ~T0 @X0 0 ef ]
"299
[c E5828 17 1 2 3 4 .. ]
[n E5828 ORDER_CODES PING WRITE_MEM READ_MEM UPDATE_MEM DELETE_MEM  ]
"76
[v _sendResponse `(v ~T0 @X0 0 ef ]
"74
[v _writeByteAT24_EEPROM `(v ~T0 @X0 0 ef2`ui`uc ]
[v F106 `(v ~T0 @X0 1 tf1`ul ]
"20 C:\Program Files\Microchip\xc8\v2.46\pic\include\builtins.h
[v __delay `JF106 ~T0 @X0 0 e ]
[p i __delay ]
"35 i2c.h
[v _I2C2_Start `(v ~T0 @X0 0 ef ]
"40
[v _I2C2_Send `(uc ~T0 @X0 0 ef1`uc ]
"41
[v _I2C2_Read `(uc ~T0 @X0 0 ef ]
"37
[v _I2C2_Stop `(v ~T0 @X0 0 ef ]
[p mainexit ]
"34
[v _I2C2_Init `(v ~T0 @X0 0 ef ]
"54 C:\Program Files\Microchip\xc8\v2.46\pic\include\proc\pic18f25k22.h
[; <" ANSELA equ 0F38h ;# ">
"99
[; <" ANSELB equ 0F39h ;# ">
"149
[; <" ANSELC equ 0F3Ah ;# ">
"200
[; <" PMD2 equ 0F3Dh ;# ">
"238
[; <" PMD1 equ 0F3Eh ;# ">
"303
[; <" PMD0 equ 0F3Fh ;# ">
"380
[; <" VREFCON2 equ 0F40h ;# ">
"385
[; <" DACCON1 equ 0F40h ;# ">
"482
[; <" VREFCON1 equ 0F41h ;# ">
"487
[; <" DACCON0 equ 0F41h ;# ">
"602
[; <" VREFCON0 equ 0F42h ;# ">
"607
[; <" FVRCON equ 0F42h ;# ">
"696
[; <" CTMUICON equ 0F43h ;# ">
"701
[; <" CTMUICONH equ 0F43h ;# ">
"846
[; <" CTMUCONL equ 0F44h ;# ">
"851
[; <" CTMUCON1 equ 0F44h ;# ">
"1000
[; <" CTMUCONH equ 0F45h ;# ">
"1005
[; <" CTMUCON0 equ 0F45h ;# ">
"1112
[; <" SRCON1 equ 0F46h ;# ">
"1174
[; <" SRCON0 equ 0F47h ;# ">
"1245
[; <" CCPTMRS1 equ 0F48h ;# ">
"1297
[; <" CCPTMRS0 equ 0F49h ;# ">
"1371
[; <" T6CON equ 0F4Ah ;# ">
"1442
[; <" PR6 equ 0F4Bh ;# ">
"1462
[; <" TMR6 equ 0F4Ch ;# ">
"1482
[; <" T5GCON equ 0F4Dh ;# ">
"1577
[; <" T5CON equ 0F4Eh ;# ">
"1686
[; <" TMR5 equ 0F4Fh ;# ">
"1693
[; <" TMR5L equ 0F4Fh ;# ">
"1713
[; <" TMR5H equ 0F50h ;# ">
"1733
[; <" T4CON equ 0F51h ;# ">
"1804
[; <" PR4 equ 0F52h ;# ">
"1824
[; <" TMR4 equ 0F53h ;# ">
"1844
[; <" CCP5CON equ 0F54h ;# ">
"1908
[; <" CCPR5 equ 0F55h ;# ">
"1915
[; <" CCPR5L equ 0F55h ;# ">
"1935
[; <" CCPR5H equ 0F56h ;# ">
"1955
[; <" CCP4CON equ 0F57h ;# ">
"2019
[; <" CCPR4 equ 0F58h ;# ">
"2026
[; <" CCPR4L equ 0F58h ;# ">
"2046
[; <" CCPR4H equ 0F59h ;# ">
"2066
[; <" PSTR3CON equ 0F5Ah ;# ">
"2142
[; <" ECCP3AS equ 0F5Bh ;# ">
"2147
[; <" CCP3AS equ 0F5Bh ;# ">
"2384
[; <" PWM3CON equ 0F5Ch ;# ">
"2454
[; <" CCP3CON equ 0F5Dh ;# ">
"2536
[; <" CCPR3 equ 0F5Eh ;# ">
"2543
[; <" CCPR3L equ 0F5Eh ;# ">
"2563
[; <" CCPR3H equ 0F5Fh ;# ">
"2583
[; <" SLRCON equ 0F60h ;# ">
"2615
[; <" WPUB equ 0F61h ;# ">
"2677
[; <" IOCB equ 0F62h ;# ">
"2716
[; <" PSTR2CON equ 0F63h ;# ">
"2856
[; <" ECCP2AS equ 0F64h ;# ">
"2861
[; <" CCP2AS equ 0F64h ;# ">
"3098
[; <" PWM2CON equ 0F65h ;# ">
"3168
[; <" CCP2CON equ 0F66h ;# ">
"3250
[; <" CCPR2 equ 0F67h ;# ">
"3257
[; <" CCPR2L equ 0F67h ;# ">
"3277
[; <" CCPR2H equ 0F68h ;# ">
"3297
[; <" SSP2CON3 equ 0F69h ;# ">
"3359
[; <" SSP2MSK equ 0F6Ah ;# ">
"3429
[; <" SSP2CON2 equ 0F6Bh ;# ">
"3574
[; <" SSP2CON1 equ 0F6Ch ;# ">
"3694
[; <" SSP2STAT equ 0F6Dh ;# ">
"4094
[; <" SSP2ADD equ 0F6Eh ;# ">
"4164
[; <" SSP2BUF equ 0F6Fh ;# ">
"4184
[; <" BAUDCON2 equ 0F70h ;# ">
"4189
[; <" BAUD2CON equ 0F70h ;# ">
"4446
[; <" RCSTA2 equ 0F71h ;# ">
"4451
[; <" RC2STA equ 0F71h ;# ">
"4734
[; <" TXSTA2 equ 0F72h ;# ">
"4739
[; <" TX2STA equ 0F72h ;# ">
"4986
[; <" TXREG2 equ 0F73h ;# ">
"4991
[; <" TX2REG equ 0F73h ;# ">
"5024
[; <" RCREG2 equ 0F74h ;# ">
"5029
[; <" RC2REG equ 0F74h ;# ">
"5062
[; <" SPBRG2 equ 0F75h ;# ">
"5067
[; <" SP2BRG equ 0F75h ;# ">
"5100
[; <" SPBRGH2 equ 0F76h ;# ">
"5105
[; <" SP2BRGH equ 0F76h ;# ">
"5138
[; <" CM2CON1 equ 0F77h ;# ">
"5143
[; <" CM12CON equ 0F77h ;# ">
"5260
[; <" CM2CON0 equ 0F78h ;# ">
"5265
[; <" CM2CON equ 0F78h ;# ">
"5540
[; <" CM1CON0 equ 0F79h ;# ">
"5545
[; <" CM1CON equ 0F79h ;# ">
"5962
[; <" PIE4 equ 0F7Ah ;# ">
"5994
[; <" PIR4 equ 0F7Bh ;# ">
"6026
[; <" IPR4 equ 0F7Ch ;# ">
"6066
[; <" PIE5 equ 0F7Dh ;# ">
"6098
[; <" PIR5 equ 0F7Eh ;# ">
"6130
[; <" IPR5 equ 0F7Fh ;# ">
"6176
[; <" PORTA equ 0F80h ;# ">
"6467
[; <" PORTB equ 0F81h ;# ">
"6840
[; <" PORTC equ 0F82h ;# ">
"7171
[; <" PORTE equ 0F84h ;# ">
"7246
[; <" LATA equ 0F89h ;# ">
"7358
[; <" LATB equ 0F8Ah ;# ">
"7470
[; <" LATC equ 0F8Bh ;# ">
"7582
[; <" TRISA equ 0F92h ;# ">
"7587
[; <" DDRA equ 0F92h ;# ">
"7804
[; <" TRISB equ 0F93h ;# ">
"7809
[; <" DDRB equ 0F93h ;# ">
"8026
[; <" TRISC equ 0F94h ;# ">
"8031
[; <" DDRC equ 0F94h ;# ">
"8248
[; <" TRISE equ 0F96h ;# ">
"8269
[; <" OSCTUNE equ 0F9Bh ;# ">
"8339
[; <" HLVDCON equ 0F9Ch ;# ">
"8344
[; <" LVDCON equ 0F9Ch ;# ">
"8619
[; <" PIE1 equ 0F9Dh ;# ">
"8696
[; <" PIR1 equ 0F9Eh ;# ">
"8773
[; <" IPR1 equ 0F9Fh ;# ">
"8850
[; <" PIE2 equ 0FA0h ;# ">
"8936
[; <" PIR2 equ 0FA1h ;# ">
"9022
[; <" IPR2 equ 0FA2h ;# ">
"9108
[; <" PIE3 equ 0FA3h ;# ">
"9218
[; <" PIR3 equ 0FA4h ;# ">
"9296
[; <" IPR3 equ 0FA5h ;# ">
"9374
[; <" EECON1 equ 0FA6h ;# ">
"9440
[; <" EECON2 equ 0FA7h ;# ">
"9460
[; <" EEDATA equ 0FA8h ;# ">
"9480
[; <" EEADR equ 0FA9h ;# ">
"9550
[; <" RCSTA1 equ 0FABh ;# ">
"9555
[; <" RCSTA equ 0FABh ;# ">
"9559
[; <" RC1STA equ 0FABh ;# ">
"10006
[; <" TXSTA1 equ 0FACh ;# ">
"10011
[; <" TXSTA equ 0FACh ;# ">
"10015
[; <" TX1STA equ 0FACh ;# ">
"10381
[; <" TXREG1 equ 0FADh ;# ">
"10386
[; <" TXREG equ 0FADh ;# ">
"10390
[; <" TX1REG equ 0FADh ;# ">
"10459
[; <" RCREG1 equ 0FAEh ;# ">
"10464
[; <" RCREG equ 0FAEh ;# ">
"10468
[; <" RC1REG equ 0FAEh ;# ">
"10537
[; <" SPBRG1 equ 0FAFh ;# ">
"10542
[; <" SPBRG equ 0FAFh ;# ">
"10546
[; <" SP1BRG equ 0FAFh ;# ">
"10615
[; <" SPBRGH1 equ 0FB0h ;# ">
"10620
[; <" SPBRGH equ 0FB0h ;# ">
"10624
[; <" SP1BRGH equ 0FB0h ;# ">
"10693
[; <" T3CON equ 0FB1h ;# ">
"10801
[; <" TMR3 equ 0FB2h ;# ">
"10808
[; <" TMR3L equ 0FB2h ;# ">
"10828
[; <" TMR3H equ 0FB3h ;# ">
"10848
[; <" T3GCON equ 0FB4h ;# ">
"10943
[; <" ECCP1AS equ 0FB6h ;# ">
"10948
[; <" ECCPAS equ 0FB6h ;# ">
"11325
[; <" PWM1CON equ 0FB7h ;# ">
"11330
[; <" PWMCON equ 0FB7h ;# ">
"11579
[; <" BAUDCON1 equ 0FB8h ;# ">
"11584
[; <" BAUDCON equ 0FB8h ;# ">
"11588
[; <" BAUDCTL equ 0FB8h ;# ">
"11592
[; <" BAUD1CON equ 0FB8h ;# ">
"12253
[; <" PSTR1CON equ 0FB9h ;# ">
"12258
[; <" PSTRCON equ 0FB9h ;# ">
"12403
[; <" T2CON equ 0FBAh ;# ">
"12474
[; <" PR2 equ 0FBBh ;# ">
"12494
[; <" TMR2 equ 0FBCh ;# ">
"12514
[; <" CCP1CON equ 0FBDh ;# ">
"12596
[; <" CCPR1 equ 0FBEh ;# ">
"12603
[; <" CCPR1L equ 0FBEh ;# ">
"12623
[; <" CCPR1H equ 0FBFh ;# ">
"12643
[; <" ADCON2 equ 0FC0h ;# ">
"12714
[; <" ADCON1 equ 0FC1h ;# ">
"12782
[; <" ADCON0 equ 0FC2h ;# ">
"12907
[; <" ADRES equ 0FC3h ;# ">
"12914
[; <" ADRESL equ 0FC3h ;# ">
"12934
[; <" ADRESH equ 0FC4h ;# ">
"12954
[; <" SSP1CON2 equ 0FC5h ;# ">
"12959
[; <" SSPCON2 equ 0FC5h ;# ">
"13308
[; <" SSP1CON1 equ 0FC6h ;# ">
"13313
[; <" SSPCON1 equ 0FC6h ;# ">
"13546
[; <" SSP1STAT equ 0FC7h ;# ">
"13551
[; <" SSPSTAT equ 0FC7h ;# ">
"14176
[; <" SSP1ADD equ 0FC8h ;# ">
"14181
[; <" SSPADD equ 0FC8h ;# ">
"14430
[; <" SSP1BUF equ 0FC9h ;# ">
"14435
[; <" SSPBUF equ 0FC9h ;# ">
"14484
[; <" SSP1MSK equ 0FCAh ;# ">
"14489
[; <" SSPMSK equ 0FCAh ;# ">
"14622
[; <" SSP1CON3 equ 0FCBh ;# ">
"14627
[; <" SSPCON3 equ 0FCBh ;# ">
"14744
[; <" T1GCON equ 0FCCh ;# ">
"14839
[; <" T1CON equ 0FCDh ;# ">
"14952
[; <" TMR1 equ 0FCEh ;# ">
"14959
[; <" TMR1L equ 0FCEh ;# ">
"14979
[; <" TMR1H equ 0FCFh ;# ">
"14999
[; <" RCON equ 0FD0h ;# ">
"15132
[; <" WDTCON equ 0FD1h ;# ">
"15160
[; <" OSCCON2 equ 0FD2h ;# ">
"15217
[; <" OSCCON equ 0FD3h ;# ">
"15300
[; <" T0CON equ 0FD5h ;# ">
"15370
[; <" TMR0 equ 0FD6h ;# ">
"15377
[; <" TMR0L equ 0FD6h ;# ">
"15397
[; <" TMR0H equ 0FD7h ;# ">
"15417
[; <" STATUS equ 0FD8h ;# ">
"15488
[; <" FSR2 equ 0FD9h ;# ">
"15495
[; <" FSR2L equ 0FD9h ;# ">
"15515
[; <" FSR2H equ 0FDAh ;# ">
"15522
[; <" PLUSW2 equ 0FDBh ;# ">
"15542
[; <" PREINC2 equ 0FDCh ;# ">
"15562
[; <" POSTDEC2 equ 0FDDh ;# ">
"15582
[; <" POSTINC2 equ 0FDEh ;# ">
"15602
[; <" INDF2 equ 0FDFh ;# ">
"15622
[; <" BSR equ 0FE0h ;# ">
"15629
[; <" FSR1 equ 0FE1h ;# ">
"15636
[; <" FSR1L equ 0FE1h ;# ">
"15656
[; <" FSR1H equ 0FE2h ;# ">
"15663
[; <" PLUSW1 equ 0FE3h ;# ">
"15683
[; <" PREINC1 equ 0FE4h ;# ">
"15703
[; <" POSTDEC1 equ 0FE5h ;# ">
"15723
[; <" POSTINC1 equ 0FE6h ;# ">
"15743
[; <" INDF1 equ 0FE7h ;# ">
"15763
[; <" WREG equ 0FE8h ;# ">
"15801
[; <" FSR0 equ 0FE9h ;# ">
"15808
[; <" FSR0L equ 0FE9h ;# ">
"15828
[; <" FSR0H equ 0FEAh ;# ">
"15835
[; <" PLUSW0 equ 0FEBh ;# ">
"15855
[; <" PREINC0 equ 0FECh ;# ">
"15875
[; <" POSTDEC0 equ 0FEDh ;# ">
"15895
[; <" POSTINC0 equ 0FEEh ;# ">
"15915
[; <" INDF0 equ 0FEFh ;# ">
"15935
[; <" INTCON3 equ 0FF0h ;# ">
"16027
[; <" INTCON2 equ 0FF1h ;# ">
"16097
[; <" INTCON equ 0FF2h ;# ">
"16214
[; <" PROD equ 0FF3h ;# ">
"16221
[; <" PRODL equ 0FF3h ;# ">
"16241
[; <" PRODH equ 0FF4h ;# ">
"16261
[; <" TABLAT equ 0FF5h ;# ">
"16283
[; <" TBLPTR equ 0FF6h ;# ">
"16290
[; <" TBLPTRL equ 0FF6h ;# ">
"16310
[; <" TBLPTRH equ 0FF7h ;# ">
"16330
[; <" TBLPTRU equ 0FF8h ;# ">
"16361
[; <" PCLAT equ 0FF9h ;# ">
"16368
[; <" PC equ 0FF9h ;# ">
"16375
[; <" PCL equ 0FF9h ;# ">
"16395
[; <" PCLATH equ 0FFAh ;# ">
"16415
[; <" PCLATU equ 0FFBh ;# ">
"16422
[; <" STKPTR equ 0FFCh ;# ">
"16528
[; <" TOS equ 0FFDh ;# ">
"16535
[; <" TOSL equ 0FFDh ;# ">
"16555
[; <" TOSH equ 0FFEh ;# ">
"16575
[; <" TOSU equ 0FFFh ;# ">
"11 config.h
[p x FOSC=INTIO67 ]
"12
[p x PLLCFG=ON ]
"13
[p x PRICLKEN=ON ]
"14
[p x FCMEN=OFF ]
"15
[p x IESO=OFF ]
"18
[p x PWRTEN=OFF ]
"19
[p x BOREN=SBORDIS ]
"20
[p x BORV=250 ]
"23
[p x WDTEN=OFF ]
"24
[p x WDTPS=32768 ]
"27
[p x CCP2MX=PORTC1 ]
"28
[p x PBADEN=ON ]
"29
[p x CCP3MX=PORTB5 ]
"30
[p x HFOFST=ON ]
"31
[p x T3CMX=PORTC0 ]
"32
[p x P2BMX=PORTB5 ]
"33
[p x MCLRE=EXTMCLR ]
"36
[p x STVREN=ON ]
"37
[p x LVP=ON ]
"38
[p x XINST=OFF ]
"41
[p x CP0=OFF ]
"42
[p x CP1=OFF ]
"43
[p x CP2=OFF ]
"44
[p x CP3=OFF ]
"47
[p x CPB=OFF ]
"48
[p x CPD=OFF ]
"51
[p x WRT0=OFF ]
"52
[p x WRT1=OFF ]
"53
[p x WRT2=OFF ]
"54
[p x WRT3=OFF ]
"57
[p x WRTC=OFF ]
"58
[p x WRTB=OFF ]
"59
[p x WRTD=OFF ]
"62
[p x EBTR0=OFF ]
"63
[p x EBTR1=OFF ]
"64
[p x EBTR2=OFF ]
"65
[p x EBTR3=OFF ]
"68
[p x EBTRB=OFF ]
"27 main.c
[v _timeout `ui ~T0 @X0 1 e ]
[i _timeout
-> -> 1000 `i `ui
]
"28
[v _interrupt_flag `uc ~T0 @X0 1 e ]
[i _interrupt_flag
-> -> 0 `i `uc
]
"29
[v _requestBuffer `uc ~T0 @X0 -> 50 `i e ]
"30
[v _responseBuffer `uc ~T0 @X0 -> 4 `i e ]
"31
[v _start_sequence_flag `uc ~T0 @X0 1 e ]
[i _start_sequence_flag
-> -> 0 `i `uc
]
"32
[v _end_sequence_flag `uc ~T0 @X0 1 e ]
[i _end_sequence_flag
-> -> 0 `i `uc
]
"33
[v _at24_eeprom_address `us ~T0 @X0 1 e ]
[i _at24_eeprom_address
-> -> 0 `i `us
]
"34
[v _checkAck `uc ~T0 @X0 1 e ]
[i _checkAck
-> -> 1 `i `uc
]
"63
[v _request_unit `S823 ~T0 @X0 1 e ]
[i _request_unit
:U ..
:U ..
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `ui
:U ..
-> -> 0 `i `uc
..
..
..
]
"64
[v _receiveData `S822 ~T0 @X0 1 e ]
[i _receiveData
:U ..
:U ..
:U ..
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
..
..
..
]
"67
[v _digits `uc ~T0 @X0 -> 10 `i e ]
[i _digits
:U ..
-> -> 0 `i `uc
-> -> 1 `i `uc
-> -> 2 `i `uc
-> -> 3 `i `uc
-> -> 4 `i `uc
-> -> 5 `i `uc
-> -> 6 `i `uc
-> -> 7 `i `uc
-> -> 8 `i `uc
-> -> 9 `i `uc
..
]
"83
[v _UART_Init `(v ~T0 @X0 1 ef ]
"84
{
[e :U _UART_Init ]
[f ]
"85
[v _temp `f ~T0 @X0 1 a ]
"101
[e = _temp - / -> / -> 64000000 `l -> -> 64 `i `l `f -> -> 9600 `i `f -> -> 1 `i `f ]
"102
[e = _SPBRG1 -> -> _temp `i `uc ]
"106
[; <"  TRISC_REG equ 0xF94 ;# ">
"107
[; <"  BSR_REG equ 0xFE0 ;# ">
"108
[; <"  ANSELC_REG equ 0xF3A ;# ">
"109
[; <"  TRANSMIT_REG equ 0xFAC ;# ">
"110
[; <"  RECEIVE_REG equ 0xFAB ;# ">
"111
[; <"  INTCON_REG equ 0xFF2 ;# ">
"112
[; <"  PIE1_REG equ 0xF9D ;# ">
"113
"114
[; <"  ;select bank 15 ;# ">
"115
[; <"  MOVLW 0x0F ;# ">
"116
[; <"  MOVWF BSR_REG ;# ">
"117
"118
[; <"  ;make rc6 output and rc7 pin digital input ;# ">
"119
[; <"  MOVLW 0b1011111 ;load value into w register ;# ">
"120
[; <"  MOVWF TRISC_REG ;load contents of w into TRISC_REG ;# ">
"121
"122
[; <"  MOVLW 0b01111100 ;load value into w register ;# ">
"123
[; <"  MOVWF ANSELC_REG ;load contents of w into ANSELC register ;# ">
"124
"125
[; <"  ;enable global and peripheral interrupt ;# ">
"126
"127
[; <"   MOVLW 0b11000000 ;load value into w register ;# ">
"128
[; <"  MOVWF INTCON_REG ;load contents of w into INTCON_REG ;# ">
"129
"130
[; <"  ;enable usart receive interrupt ;# ">
"131
"132
[; <"   MOVLW 0b00100000 ;load value into w register ;# ">
"133
[; <"  MOVWF PIE1_REG ;load contents of w into PIE1_REG ;# ">
"134
"135
[; <"  ;load TXSTA1 and RCSTA1 register ;# ">
"136
[; <"  MOVLW 0x20 ;Load value for TXSTA1 register ;# ">
"137
[; <"      MOVWF TRANSMIT_REG ;Enable Transmit(TX) ;# ">
"138
[; <"       ;TXSTA1 reg addr - 0xFAC, ref : https : ;# ">
"139
"140
[; <"   MOVLW 0x90 ;Load value for RCSTA1 register ;# ">
"141
[; <"      MOVWF RECEIVE_REG ;Enable Receive(RX) & Serial ;# ">
"142
[; <"       ;RCSTA1 reg addr - 0xFAB, ref : https: ;# ">
"144
[e :UE 824 ]
}
"151
[v _UART_TransmitChar `(v ~T0 @X0 1 ef1`uc ]
"152
{
[e :U _UART_TransmitChar ]
"151
[v _data `uc ~T0 @X0 1 r1 ]
"152
[f ]
"153
[e $U 826  ]
[e :U 827 ]
[e :U 826 ]
[e $ ! != -> . . _PIR1bits 0 4 `i -> -> -> 0 `i `Vuc `i 827  ]
[e :U 828 ]
"154
[e = _TXREG _data ]
"155
[e :UE 825 ]
}
[v $root$_isr `(v ~T0 @X0 0 e ]
"162
[v _isr `(v ~T21 @X0 1 ef ]
"163
{
[e :U _isr ]
[f ]
"165
[e $ ! != -> . . _PIR1bits 0 5 `i -> -> -> 0 `i `Vuc `i 830  ]
"166
{
"167
[v _receivedChar `uc ~T0 @X0 1 a ]
[e = _receivedChar _RCREG1 ]
"168
[e = . . _PIE1bits 0 5 -> -> 0 `i `uc ]
"170
[e $ ! != -> . . _RCSTA1bits 0 1 `i -> -> -> 0 `i `Vuc `i 831  ]
"171
[e = . . _RCSTA1bits 0 4 -> -> 0 `i `uc ]
[e :U 831 ]
"174
[e $ ! ! != -> . _receiveData 2 `i -> -> -> 0 `i `uc `i 832  ]
"175
{
"178
[e $ ! && == -> _receivedChar `i -> 58 `i == -> _start_sequence_flag `i -> 0 `i 833  ]
"179
{
"181
[e =^ _start_sequence_flag -> -> 1 `i `uc ]
"182
}
[e :U 833 ]
"185
[e $ ! && == -> _receivedChar `i -> 35 `i == -> _start_sequence_flag `i -> 1 `i 834  ]
"186
{
"188
[e = . _receiveData 2 -> -> 1 `i `uc ]
"189
[e = . _receiveData 1 -> -> 0 `i `uc ]
"192
[e =^ _start_sequence_flag -> -> 1 `i `uc ]
"193
}
[e :U 834 ]
"194
}
[e $U 835  ]
"195
[e :U 832 ]
"196
{
"199
[e $ ! && == -> _receivedChar `i -> 13 `i == -> _end_sequence_flag `i -> 0 `i 836  ]
"200
{
"201
[e = _end_sequence_flag -> -> 1 `i `uc ]
"202
}
[e $U 837  ]
"203
[e :U 836 ]
[e $ ! && == -> _receivedChar `i -> 10 `i == -> _end_sequence_flag `i -> 1 `i 838  ]
"204
{
"207
[e = *U + &U _requestBuffer * -> ++ . _receiveData 1 -> -> 1 `i `uc `ux -> -> # *U &U _requestBuffer `ui `ux -> -> 0 `i `uc ]
"210
[e ( _processRequest ..  ]
"213
[e = . _receiveData 1 -> -> 0 `i `uc ]
"214
[e = . _receiveData 2 -> -> 0 `i `uc ]
"215
[e = _interrupt_flag -> -> 1 `i `uc ]
"218
[e = _end_sequence_flag -> -> 0 `i `uc ]
"220
}
[e $U 839  ]
"221
[e :U 838 ]
"222
{
"226
[e $ ! < -> . _receiveData 1 `i -> 50 `i 840  ]
"227
{
"228
[e $ ! == -> _end_sequence_flag `i -> 1 `i 841  ]
"229
{
"231
[e = _end_sequence_flag -> -> 0 `i `uc ]
"234
[e = *U + &U _requestBuffer * -> ++ . _receiveData 1 -> -> 1 `i `uc `ux -> -> # *U &U _requestBuffer `ui `ux -> -> 13 `i `uc ]
"235
}
[e :U 841 ]
"237
[e = *U + &U _requestBuffer * -> ++ . _receiveData 1 -> -> 1 `i `uc `ux -> -> # *U &U _requestBuffer `ui `ux _receivedChar ]
"238
}
[e $U 842  ]
"239
[e :U 840 ]
"240
{
"242
[e = . _receiveData 1 -> -> 0 `i `uc ]
"243
}
[e :U 842 ]
"244
}
[e :U 839 ]
[e :U 837 ]
"245
}
[e :U 835 ]
"251
[e = . . _RCSTA1bits 0 4 -> -> 1 `i `uc ]
"252
[e = . . _PIE1bits 0 5 -> -> 1 `i `uc ]
"253
}
[e :U 830 ]
"254
[e :UE 829 ]
}
"261
[v _processRequest `(v ~T0 @X0 1 ef ]
"262
{
[e :U _processRequest ]
[f ]
"263
[v _buffer_index `ui ~T0 @X0 1 a ]
[e = _buffer_index -> -> 0 `i `ui ]
"264
[v _length_index `ui ~T0 @X0 1 a ]
[e = _length_index -> -> 0 `i `ui ]
"265
[v _i `ui ~T0 @X0 1 a ]
[e = _i -> -> 0 `i `ui ]
"267
[e = . _request_unit 0 *U + &U _requestBuffer * -> -> -> 0 `i `ui `ux -> -> # *U &U _requestBuffer `ui `ux ]
"268
[e = . _request_unit 1 *U + &U _requestBuffer * -> -> -> 1 `i `ui `ux -> -> # *U &U _requestBuffer `ui `ux ]
"271
{
[e = _buffer_index -> -> 0 `i `ui ]
[e $U 847  ]
[e :U 844 ]
{
"272
[e = *U + &U . _request_unit 3 * -> _buffer_index `ux -> -> # *U &U . _request_unit 3 `ui `ux *U + &U _requestBuffer * -> + _buffer_index -> -> 2 `i `ui `ux -> -> # *U &U _requestBuffer `ui `ux ]
"275
[e = _length_index + _buffer_index -> -> 2 `i `ui ]
"276
}
"271
[e ++ _buffer_index -> -> 1 `i `ui ]
[e :U 847 ]
[e $ != -> *U + &U _requestBuffer * -> + _buffer_index -> -> 2 `i `ui `ux -> -> # *U &U _requestBuffer `ui `ux `i -> 0 `i 844  ]
[e :U 845 ]
"276
}
"279
[e = . _request_unit 2 _length_index ]
"284
[e :UE 843 ]
}
"291
[v _createResponse `(v ~T0 @X0 1 ef ]
"292
{
[e :U _createResponse ]
[f ]
"293
[v _ORDER_CODE `uc ~T0 @X0 1 a ]
[e = _ORDER_CODE . _request_unit 1 ]
"296
[e $ ! == -> . _request_unit 0 `i -> 33 `i 849  ]
"297
{
"299
[e $U 851  ]
"300
{
"301
[e :U 852 ]
"302
[e ( _createPingResponse ..  ]
"303
[e $U 850  ]
"304
[e :U 853 ]
"305
[e ( _writeDataToEEPROM ..  ]
"306
[e $U 850  ]
"307
[e :U 854 ]
"308
[e $U 850  ]
"309
[e :U 855 ]
"310
[e $U 850  ]
"311
[e :U 856 ]
"312
[e $U 850  ]
"313
[e :U 857 ]
"314
[e $U 850  ]
"315
}
[e $U 850  ]
"299
[e :U 851 ]
[e [\ _ORDER_CODE , $ -> . `E5828 0 `uc 852
 , $ -> . `E5828 1 `uc 853
 , $ -> . `E5828 2 `uc 854
 , $ -> . `E5828 3 `uc 855
 , $ -> . `E5828 4 `uc 856
 857 ]
"315
[e :U 850 ]
"318
[e ( _sendResponse ..  ]
"319
}
[e :U 849 ]
"320
[e :UE 848 ]
}
"328
[v _createPingResponse `(v ~T0 @X0 1 ef ]
"329
{
[e :U _createPingResponse ]
[f ]
"330
[e = *U + &U _responseBuffer * -> -> -> 0 `i `ui `ux -> -> # *U &U _responseBuffer `ui `ux . _request_unit 0 ]
"331
[e = *U + &U _responseBuffer * -> -> -> 1 `i `ui `ux -> -> # *U &U _responseBuffer `ui `ux . _request_unit 1 ]
"332
[e = *U + &U _responseBuffer * -> -> -> 2 `i `ui `ux -> -> # *U &U _responseBuffer `ui `ux -> -> 0 `i `uc ]
"333
[e = *U + &U _responseBuffer * -> -> -> 3 `i `ui `ux -> -> # *U &U _responseBuffer `ui `ux -> -> 0 `i `uc ]
"334
[e :UE 858 ]
}
"341
[v _writeDataToEEPROM `(v ~T0 @X0 1 ef ]
"342
{
[e :U _writeDataToEEPROM ]
[f ]
"343
[v _payload_length `us ~T0 @X0 1 a ]
"344
[v _eeprom_data `uc ~T0 @X0 1 a ]
[e = _eeprom_data -> -> 0 `i `uc ]
"346
[e = _payload_length -> & -> *U + &U _requestBuffer * -> . _request_unit 2 `ux -> -> # *U &U _requestBuffer `ui `ux `i -> 255 `i `us ]
"349
[e ( _writeByteAT24_EEPROM (2 , -> _at24_eeprom_address `ui *U + &U _requestBuffer * -> . _request_unit 2 `ux -> -> # *U &U _requestBuffer `ui `ux ]
"350
[e =+ _at24_eeprom_address -> -> 1 `i `us ]
"352
[e ( __delay (1 -> * -> -> 10 `i `d / -> -> 64000000 `l `d .4000.0 `ul ]
"355
{
[v _i `us ~T0 @X0 1 a ]
[e = _i -> -> 0 `i `us ]
[e $U 863  ]
[e :U 860 ]
{
"356
[e ( _writeByteAT24_EEPROM (2 , + -> _at24_eeprom_address `ui -> _i `ui *U + &U . _request_unit 3 * -> _i `ux -> -> # *U &U . _request_unit 3 `ui `ux ]
"357
[e ( __delay (1 -> * -> -> 10 `i `d / -> -> 64000000 `l `d .4000.0 `ul ]
"358
}
"355
[e ++ _i -> -> 1 `i `us ]
[e :U 863 ]
[e $ < -> _i `ui -> _payload_length `ui 860  ]
[e :U 861 ]
"358
}
"361
[e =+ _at24_eeprom_address _payload_length ]
"366
[e ( __delay (1 -> * -> -> 100 `i `d / -> -> 64000000 `l `d .4000.0 `ul ]
"370
[e ( _I2C2_Start ..  ]
"371
[e ( _I2C2_Send (1 -> << -> 80 `i -> 1 `i `uc ]
"372
[e ( _I2C2_Send (1 -> & >> - -> _at24_eeprom_address `ui -> -> 1 `i `ui -> 8 `i -> -> 255 `i `ui `uc ]
"373
[e ( _I2C2_Send (1 -> & - -> _at24_eeprom_address `ui -> -> 1 `i `ui -> -> 255 `i `ui `uc ]
"375
[e ( _I2C2_Start ..  ]
"376
[e ( _I2C2_Send (1 -> | << -> 80 `i -> 1 `i -> 1 `i `uc ]
"377
[e = _eeprom_data ( _I2C2_Read ..  ]
"378
[e ( _I2C2_Stop ..  ]
"382
[e = *U + &U _responseBuffer * -> -> -> 0 `i `ui `ux -> -> # *U &U _responseBuffer `ui `ux . _request_unit 0 ]
"383
[e = *U + &U _responseBuffer * -> -> -> 1 `i `ui `ux -> -> # *U &U _responseBuffer `ui `ux . _request_unit 1 ]
"384
[e = *U + &U _responseBuffer * -> -> -> 2 `i `ui `ux -> -> # *U &U _responseBuffer `ui `ux _eeprom_data ]
"385
[e = *U + &U _responseBuffer * -> -> -> 3 `i `ui `ux -> -> # *U &U _responseBuffer `ui `ux -> ? ! != -> _checkAck `i -> -> -> 0 `i `uc `i : -> 1 `i -> 0 `i `uc ]
"386
[e :UE 859 ]
}
"393
[v _writeByteAT24_EEPROM `(v ~T0 @X0 1 ef2`ui`uc ]
"394
{
[e :U _writeByteAT24_EEPROM ]
"393
[v _address `ui ~T0 @X0 1 r1 ]
[v _data `uc ~T0 @X0 1 r2 ]
"394
[f ]
"395
[e ( _I2C2_Start ..  ]
"396
[e = _checkAck ( _I2C2_Send (1 -> << -> 80 `i -> 1 `i `uc ]
"397
[e ( _I2C2_Send (1 -> & >> _address -> 8 `i -> -> 255 `i `ui `uc ]
"398
[e ( _I2C2_Send (1 -> & _address -> -> 255 `i `ui `uc ]
"399
[e ( _I2C2_Send (1 _data ]
"400
[e ( _I2C2_Stop ..  ]
"401
[e :UE 864 ]
}
"409
[v _sendResponse `(v ~T0 @X0 1 ef ]
"410
{
[e :U _sendResponse ]
[f ]
"411
[v _index `ui ~T0 @X0 1 a ]
[e = _index -> -> 0 `i `ui ]
"414
[e ( _UART_TransmitChar (1 -> -> 58 `i `uc ]
"415
[e ( __delay (1 -> * -> -> 10 `i `d / -> -> 64000000 `l `d .4000.0 `ul ]
"416
[e ( _UART_TransmitChar (1 -> -> 35 `i `uc ]
"417
[e ( __delay (1 -> * -> -> 10 `i `d / -> -> 64000000 `l `d .4000.0 `ul ]
"419
{
[e = _index -> -> 0 `i `ui ]
[e $ < _index -> -> 4 `i `ui 866  ]
[e $U 867  ]
"420
[e :U 866 ]
{
"421
[e ( _UART_TransmitChar (1 *U + &U _responseBuffer * -> _index `ux -> -> # *U &U _responseBuffer `ui `ux ]
"422
[e ( __delay (1 -> * -> -> 10 `i `d / -> -> 64000000 `l `d .4000.0 `ul ]
"423
}
"419
[e ++ _index -> -> 1 `i `ui ]
[e $ < _index -> -> 4 `i `ui 866  ]
[e :U 867 ]
"423
}
"426
[e ( _UART_TransmitChar (1 -> -> 13 `i `uc ]
"427
[e ( __delay (1 -> * -> -> 10 `i `d / -> -> 64000000 `l `d .4000.0 `ul ]
"428
[e ( _UART_TransmitChar (1 -> -> 10 `i `uc ]
"432
[e = _index -> -> 50 `i `ui ]
"433
[e $U 869  ]
[e :U 870 ]
{
"434
[e = *U + &U _requestBuffer * -> - -> -> 50 `i `ui _index `ux -> -> # *U &U _requestBuffer `ui `ux -> -> 255 `i `uc ]
"435
[e -- _index -> -> 1 `i `ui ]
"436
}
[e :U 869 ]
"433
[e $ > _index -> -> 0 `i `ui 870  ]
[e :U 871 ]
"437
[e :UE 865 ]
}
[v $root$_main `(v ~T0 @X0 0 e ]
"458
[v _main `(v ~T0 @X0 1 ef ]
"459
{
[e :U _main ]
[f ]
"467
[; <"  OSCCON_REG equ 0xFD3 ;# ">
"468
[; <"  OSCTUNE_REG equ 0xF9B ;# ">
"469
"470
[; <"  ;configuring oscillator(64Mhz using PLL) ;# ">
"471
"472
[; <"  MOVLW 0x70 ;load contents in w register ;# ">
"473
[; <"  MOVWF OSCCON_REG ;load contents from w into OSCCON register ;# ">
"474
"475
[; <"  MOVLW 0xC0 ;load contents in w register ;# ">
"476
[; <"  MOVWF OSCTUNE_REG;load contents from w into OSCTUNE register ;# ">
"479
[e ( _UART_Init ..  ]
"480
[e ( _I2C2_Init ..  ]
"482
[e ( __delay (1 -> * -> -> 100 `i `d / -> -> 64000000 `l `d .4000.0 `ul ]
"484
[e :U 874 ]
"485
{
"486
[e $ ! != -> _interrupt_flag `i -> -> -> 0 `i `uc `i 876  ]
"487
{
"488
[e ( _createResponse ..  ]
"489
[e = _interrupt_flag -> -> 0 `i `uc ]
"490
}
[e :U 876 ]
"491
}
[e :U 873 ]
"484
[e $U 874  ]
[e :U 875 ]
"492
[e :UE 872 ]
}
