<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>mss_top_COREUART_0_COREUART</name><vendor/><library/><version/><fileSets><fileSet fileSetId="STIMULUS_FILESET"><file fileid="0"><name>coreparameters.vhd</name><logicalName>COREUART_LIB</logicalName><userFileType>VHDL</userFileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="1"><name>..\..\..\Actel\DirectCore\COREUART\5.5.101\rtl\vhdl\test\common\misc.vhd</name><logicalName>COREUART_LIB</logicalName><userFileType>VHDL</userFileType></file><file fileid="2"><name>..\..\..\Actel\DirectCore\COREUART\5.5.101\rtl\vhdl\test\common\textio.vhd</name><logicalName>COREUART_LIB</logicalName><userFileType>VHDL</userFileType></file><file fileid="3"><name>..\..\..\Actel\DirectCore\COREUART\5.5.101\rtl\vhdl\test\common\tbpack.vhd</name><logicalName>COREUART_LIB</logicalName><userFileType>VHDL</userFileType></file><file fileid="4"><name>rtl\vhdl\test\user\testbnch.vhd</name><logicalName>COREUART_LIB</logicalName><userFileType>VHDL</userFileType><vendorExtensions><ModuleUnderTest>testbnch</ModuleUnderTest><SimulationTime>-all</SimulationTime><requireUniquify/></vendorExtensions></file></fileSet><fileSet fileSetId="ANY_SIMULATION_FILESET"><file fileid="5"><name>mti\scripts\wave_vhdl.do</name><userFileType>DO</userFileType><vendorExtensions><IncludeInRunDo/><requireUniquify/></vendorExtensions></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="6"><name>rtl\vhdl\core\components.vhd</name><logicalName>COREUART_LIB</logicalName><userFileType>VHDL</userFileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="7"><name>rtl\vhdl\core\Rx_async.vhd</name><logicalName>COREUART_LIB</logicalName><fileType>VHDLSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="8"><name>rtl\vhdl\core\Tx_async.vhd</name><logicalName>COREUART_LIB</logicalName><fileType>VHDLSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="9"><name>rtl\vhdl\core\CoreUART.vhd</name><logicalName>COREUART_LIB</logicalName><fileType>VHDLSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="10"><name>rtl\vhdl\core\Clock_gen.vhd</name><logicalName>COREUART_LIB</logicalName><userFileType>VHDL</userFileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="11"><name>rtl\vhdl\core\coreuart_pkg.vhd</name><logicalName>COREUART_LIB</logicalName><userFileType>VHDL</userFileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="12"><name>rtl\vhdl\core\fifo_256x8_g4.vhd</name><logicalName>COREUART_LIB</logicalName><userFileType>VHDL</userFileType><vendorExtensions><requireUniquify/></vendorExtensions></file></fileSet></fileSets><hwModel><views><view><fileSetRef>STIMULUS_FILESET</fileSetRef><fileSetRef>ANY_SIMULATION_FILESET</fileSetRef><name>SIMULATION</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel></Component>