{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1567171701401 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1567171701407 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 30 10:28:21 2019 " "Processing started: Fri Aug 30 10:28:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1567171701407 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567171701407 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off buffer3state -c buffer3state " "Command: quartus_map --read_settings_files=on --write_settings_files=off buffer3state -c buffer3state" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567171701407 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1567171701872 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1567171701872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer3state.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffer3state.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer3state-arch_buffer3state " "Found design unit 1: buffer3state-arch_buffer3state" {  } { { "buffer3state.vhd" "" { Text "C:/Users/LiuSeeker/Desktop/6o-semestre/design-computadores/buffer3state/buffer3state.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567171714345 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer3state " "Found entity 1: buffer3state" {  } { { "buffer3state.vhd" "" { Text "C:/Users/LiuSeeker/Desktop/6o-semestre/design-computadores/buffer3state/buffer3state.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567171714345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567171714345 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "buffer3state " "Elaborating entity \"buffer3state\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1567171714387 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] buffer3state.vhd(22) " "Inferred latch for \"output\[0\]\" at buffer3state.vhd(22)" {  } { { "buffer3state.vhd" "" { Text "C:/Users/LiuSeeker/Desktop/6o-semestre/design-computadores/buffer3state/buffer3state.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567171714392 "|buffer3state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] buffer3state.vhd(22) " "Inferred latch for \"output\[1\]\" at buffer3state.vhd(22)" {  } { { "buffer3state.vhd" "" { Text "C:/Users/LiuSeeker/Desktop/6o-semestre/design-computadores/buffer3state/buffer3state.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567171714392 "|buffer3state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] buffer3state.vhd(22) " "Inferred latch for \"output\[2\]\" at buffer3state.vhd(22)" {  } { { "buffer3state.vhd" "" { Text "C:/Users/LiuSeeker/Desktop/6o-semestre/design-computadores/buffer3state/buffer3state.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567171714392 "|buffer3state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] buffer3state.vhd(22) " "Inferred latch for \"output\[3\]\" at buffer3state.vhd(22)" {  } { { "buffer3state.vhd" "" { Text "C:/Users/LiuSeeker/Desktop/6o-semestre/design-computadores/buffer3state/buffer3state.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567171714392 "|buffer3state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[4\] buffer3state.vhd(22) " "Inferred latch for \"output\[4\]\" at buffer3state.vhd(22)" {  } { { "buffer3state.vhd" "" { Text "C:/Users/LiuSeeker/Desktop/6o-semestre/design-computadores/buffer3state/buffer3state.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567171714392 "|buffer3state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[5\] buffer3state.vhd(22) " "Inferred latch for \"output\[5\]\" at buffer3state.vhd(22)" {  } { { "buffer3state.vhd" "" { Text "C:/Users/LiuSeeker/Desktop/6o-semestre/design-computadores/buffer3state/buffer3state.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567171714392 "|buffer3state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[6\] buffer3state.vhd(22) " "Inferred latch for \"output\[6\]\" at buffer3state.vhd(22)" {  } { { "buffer3state.vhd" "" { Text "C:/Users/LiuSeeker/Desktop/6o-semestre/design-computadores/buffer3state/buffer3state.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567171714392 "|buffer3state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[7\] buffer3state.vhd(22) " "Inferred latch for \"output\[7\]\" at buffer3state.vhd(22)" {  } { { "buffer3state.vhd" "" { Text "C:/Users/LiuSeeker/Desktop/6o-semestre/design-computadores/buffer3state/buffer3state.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567171714392 "|buffer3state"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1567171717583 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1567171718675 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567171718675 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25 " "Implemented 25 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1567171719282 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1567171719282 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1567171719282 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1567171719282 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4818 " "Peak virtual memory: 4818 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1567171719325 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 30 10:28:39 2019 " "Processing ended: Fri Aug 30 10:28:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1567171719325 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1567171719325 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1567171719325 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1567171719325 ""}
