{
  "compilation_path": "work_path",
  "FILES": [
    {
      "PARENT_PATH": "src_path",
      "LIBRARY": "work",
      "LANGUAGE": "VHDL",
      "ORDER": [
        "file1",
        "file2"
      ]
    },
    {
      "PARENT_PATH": "src_v_path",
      "LIBRARY": "work",
      "LANGUAGE": "verilog",
      "ORDER": [
        "v_file1",
        "v_file2"
      ]
    }
  ],
  "LIST_FILES": [
    {
      "PATH": "src_path",
      "LIBRARY": "work",
      "LANGUAGE": "VHDL"
    }
  ],
  "Compilation": [
    {
      "SYN": "false"
    }
  ],
  "SIMULATION": [
    {
      "run_sim": "True",
      "opt": "False",
      "command_line": "False",
      "script": [
        {
          "use_script": "True",
          "sim_script": "simulation_script_path"
        }
      ],
      "no_script": [
        {
          "top_entity": "name_of_top",
          "run_time": "15ns"
        }
      ]
    }
  ]
}