Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot lvds_to_axis_tb_behav xil_defaultlib.lvds_to_axis_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/hdl/LVDS_to_AXIS_wrapper.v" Line 13. Module LVDS_to_AXIS_wrapper has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.ip_user_files/bd/LVDS_to_AXIS/sim/LVDS_to_AXIS.v" Line 13. Module LVDS_to_AXIS has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.ip_user_files/bd/LVDS_to_AXIS/ip/LVDS_to_AXIS_axis_data_fifo_0_0/sim/LVDS_to_AXIS_axis_data_fifo_0_0.v" Line 55. Module LVDS_to_AXIS_axis_data_fifo_0_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_data_fifo_v2_0/hdl/axis_data_fifo_v2_0_vl_rfs.v" Line 53. Module axis_data_fifo_v2_0_15_top(C_FAMILY="zynq",C_AXIS_TDATA_WIDTH=64,C_AXIS_SIGNAL_SET=32'b010011,C_SYNCHRONIZER_STAGE=3,C_USE_ADV_FEATURES=825503796) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 596. Module axis_infrastructure_v1_1_1_util_aclken_converter_wrapper(C_TDATA_WIDTH=64,C_S_ACLKEN_CAN_TOGGLE=0,C_M_ACLKEN_CAN_TOGGLE=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 805. Module axis_infrastructure_v1_1_1_util_axis2vector(C_TDATA_WIDTH=64,C_TPAYLOAD_WIDTH=84) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 986. Module axis_infrastructure_v1_1_1_util_vector2axis(C_TDATA_WIDTH=64,C_TPAYLOAD_WIDTH=84) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 2373. Module xpm_fifo_axis(FIFO_DEPTH=512,TDATA_WIDTH=64,USE_ADV_FEATURES=825503796,WR_DATA_COUNT_WIDTH=10,RD_DATA_COUNT_WIDTH=10,PROG_FULL_THRESH=11,PROG_EMPTY_THRESH=5,CDC_SYNC_STAGES=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 1059. Module xpm_cdc_sync_rst(INIT=0,INIT_SYNC_FF=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 53. Module xpm_fifo_base(FIFO_WRITE_DEPTH=512,WRITE_DATA_WIDTH=84,WR_DATA_COUNT_WIDTH=10,PROG_FULL_THRESH=11,USE_ADV_FEATURES=32'b0110001001101000011000000110100,READ_MODE=1,FIFO_READ_LATENCY=0,READ_DATA_WIDTH=84,RD_DATA_COUNT_WIDTH=10,PROG_EMPTY_THRESH=5,CDC_DEST_SYNC_FF=3,FULL_RESET_VALUE=1,VERSION=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1639. Module xpm_fifo_rst(CDC_DEST_SYNC_FF=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 54. Module xpm_memory_base(MEMORY_TYPE=1,MEMORY_SIZE=43008,USE_MEM_INIT=0,WRITE_DATA_WIDTH_A=84,READ_DATA_WIDTH_A=84,BYTE_WRITE_WIDTH_A=84,ADDR_WIDTH_A=9,WRITE_DATA_WIDTH_B=84,READ_DATA_WIDTH_B=84,BYTE_WRITE_WIDTH_B=84,ADDR_WIDTH_B=9,READ_RESET_VALUE_B="",READ_LATENCY_B=2,WRITE_MODE_B=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 596. Module axis_infrastructure_v1_1_1_util_aclken_converter_wrapper(C_TDATA_WIDTH=64,C_S_ACLKEN_CAN_TOGGLE=0,C_M_ACLKEN_CAN_TOGGLE=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 805. Module axis_infrastructure_v1_1_1_util_axis2vector(C_TDATA_WIDTH=64,C_TPAYLOAD_WIDTH=84) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 986. Module axis_infrastructure_v1_1_1_util_vector2axis(C_TDATA_WIDTH=64,C_TPAYLOAD_WIDTH=84) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.ip_user_files/bd/LVDS_to_AXIS/ip/LVDS_to_AXIS_sdo_0/sim/LVDS_to_AXIS_sdo_0.v" Line 55. Module LVDS_to_AXIS_sdo_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.srcs/sources_1/new/lvds_input.v" Line 23. Module lvds_input has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/xbuilds/SWIP/2024.2_1107_2045/installs/lin64/Vivado/2024.2/data/verilog/src/unisims/IBUFDS.v" Line 32. Module IBUFDS(DIFF_TERM="TRUE",IOSTANDARD="LVDS_25") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.ip_user_files/bd/LVDS_to_AXIS/ip/LVDS_to_AXIS_lvds_input_0_0/sim/LVDS_to_AXIS_lvds_input_0_0.v" Line 55. Module LVDS_to_AXIS_lvds_input_0_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.srcs/sources_1/new/lvds_input.v" Line 23. Module lvds_input has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/xbuilds/SWIP/2024.2_1107_2045/installs/lin64/Vivado/2024.2/data/verilog/src/unisims/IBUFDS.v" Line 32. Module IBUFDS(DIFF_TERM="TRUE",IOSTANDARD="LVDS_25") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.ip_user_files/bd/LVDS_to_AXIS/ip/LVDS_to_AXIS_lvds_output_0_0/sim/LVDS_to_AXIS_lvds_output_0_0.v" Line 55. Module LVDS_to_AXIS_lvds_output_0_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.srcs/sources_1/new/lvds_output.v" Line 23. Module lvds_output has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/xbuilds/SWIP/2024.2_1107_2045/installs/lin64/Vivado/2024.2/data/verilog/src/unisims/OBUFDS.v" Line 29. Module OBUFDS(IOSTANDARD="LVDS_25") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.ip_user_files/bd/LVDS_to_AXIS/ip/LVDS_to_AXIS_lvds_master_0_0/sim/LVDS_to_AXIS_lvds_master_0_0.v" Line 55. Module LVDS_to_AXIS_lvds_master_0_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.srcs/sources_1/new/lvds_master.v" Line 24. Module lvds_master has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.ip_user_files/bd/LVDS_to_AXIS/ip/LVDS_to_AXIS_l_clk_in_0/sim/LVDS_to_AXIS_l_clk_in_0.v" Line 55. Module LVDS_to_AXIS_l_clk_in_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.srcs/sources_1/new/lvds_input.v" Line 23. Module lvds_input has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/xbuilds/SWIP/2024.2_1107_2045/installs/lin64/Vivado/2024.2/data/verilog/src/unisims/IBUFDS.v" Line 32. Module IBUFDS(DIFF_TERM="TRUE",IOSTANDARD="LVDS_25") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/hdl/LVDS_to_AXIS_wrapper.v" Line 13. Module LVDS_to_AXIS_wrapper has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.ip_user_files/bd/LVDS_to_AXIS/sim/LVDS_to_AXIS.v" Line 13. Module LVDS_to_AXIS has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.ip_user_files/bd/LVDS_to_AXIS/ip/LVDS_to_AXIS_axis_data_fifo_0_0/sim/LVDS_to_AXIS_axis_data_fifo_0_0.v" Line 55. Module LVDS_to_AXIS_axis_data_fifo_0_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_data_fifo_v2_0/hdl/axis_data_fifo_v2_0_vl_rfs.v" Line 53. Module axis_data_fifo_v2_0_15_top(C_FAMILY="zynq",C_AXIS_TDATA_WIDTH=64,C_AXIS_SIGNAL_SET=32'b010011,C_SYNCHRONIZER_STAGE=3,C_USE_ADV_FEATURES=825503796) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 596. Module axis_infrastructure_v1_1_1_util_aclken_converter_wrapper(C_TDATA_WIDTH=64,C_S_ACLKEN_CAN_TOGGLE=0,C_M_ACLKEN_CAN_TOGGLE=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 805. Module axis_infrastructure_v1_1_1_util_axis2vector(C_TDATA_WIDTH=64,C_TPAYLOAD_WIDTH=84) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 986. Module axis_infrastructure_v1_1_1_util_vector2axis(C_TDATA_WIDTH=64,C_TPAYLOAD_WIDTH=84) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 2373. Module xpm_fifo_axis(FIFO_DEPTH=512,TDATA_WIDTH=64,USE_ADV_FEATURES=825503796,WR_DATA_COUNT_WIDTH=10,RD_DATA_COUNT_WIDTH=10,PROG_FULL_THRESH=11,PROG_EMPTY_THRESH=5,CDC_SYNC_STAGES=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 1059. Module xpm_cdc_sync_rst(INIT=0,INIT_SYNC_FF=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 53. Module xpm_fifo_base(FIFO_WRITE_DEPTH=512,WRITE_DATA_WIDTH=84,WR_DATA_COUNT_WIDTH=10,PROG_FULL_THRESH=11,USE_ADV_FEATURES=32'b0110001001101000011000000110100,READ_MODE=1,FIFO_READ_LATENCY=0,READ_DATA_WIDTH=84,RD_DATA_COUNT_WIDTH=10,PROG_EMPTY_THRESH=5,CDC_DEST_SYNC_FF=3,FULL_RESET_VALUE=1,VERSION=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1639. Module xpm_fifo_rst(CDC_DEST_SYNC_FF=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 54. Module xpm_memory_base(MEMORY_TYPE=1,MEMORY_SIZE=43008,USE_MEM_INIT=0,WRITE_DATA_WIDTH_A=84,READ_DATA_WIDTH_A=84,BYTE_WRITE_WIDTH_A=84,ADDR_WIDTH_A=9,WRITE_DATA_WIDTH_B=84,READ_DATA_WIDTH_B=84,BYTE_WRITE_WIDTH_B=84,ADDR_WIDTH_B=9,READ_RESET_VALUE_B="",READ_LATENCY_B=2,WRITE_MODE_B=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 596. Module axis_infrastructure_v1_1_1_util_aclken_converter_wrapper(C_TDATA_WIDTH=64,C_S_ACLKEN_CAN_TOGGLE=0,C_M_ACLKEN_CAN_TOGGLE=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 805. Module axis_infrastructure_v1_1_1_util_axis2vector(C_TDATA_WIDTH=64,C_TPAYLOAD_WIDTH=84) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 986. Module axis_infrastructure_v1_1_1_util_vector2axis(C_TDATA_WIDTH=64,C_TPAYLOAD_WIDTH=84) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.ip_user_files/bd/LVDS_to_AXIS/ip/LVDS_to_AXIS_sdo_0/sim/LVDS_to_AXIS_sdo_0.v" Line 55. Module LVDS_to_AXIS_sdo_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.srcs/sources_1/new/lvds_input.v" Line 23. Module lvds_input has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/xbuilds/SWIP/2024.2_1107_2045/installs/lin64/Vivado/2024.2/data/verilog/src/unisims/IBUFDS.v" Line 32. Module IBUFDS(DIFF_TERM="TRUE",IOSTANDARD="LVDS_25") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.ip_user_files/bd/LVDS_to_AXIS/ip/LVDS_to_AXIS_lvds_input_0_0/sim/LVDS_to_AXIS_lvds_input_0_0.v" Line 55. Module LVDS_to_AXIS_lvds_input_0_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.srcs/sources_1/new/lvds_input.v" Line 23. Module lvds_input has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/xbuilds/SWIP/2024.2_1107_2045/installs/lin64/Vivado/2024.2/data/verilog/src/unisims/IBUFDS.v" Line 32. Module IBUFDS(DIFF_TERM="TRUE",IOSTANDARD="LVDS_25") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.ip_user_files/bd/LVDS_to_AXIS/ip/LVDS_to_AXIS_lvds_output_0_0/sim/LVDS_to_AXIS_lvds_output_0_0.v" Line 55. Module LVDS_to_AXIS_lvds_output_0_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.srcs/sources_1/new/lvds_output.v" Line 23. Module lvds_output has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/xbuilds/SWIP/2024.2_1107_2045/installs/lin64/Vivado/2024.2/data/verilog/src/unisims/OBUFDS.v" Line 29. Module OBUFDS(IOSTANDARD="LVDS_25") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.ip_user_files/bd/LVDS_to_AXIS/ip/LVDS_to_AXIS_lvds_master_0_0/sim/LVDS_to_AXIS_lvds_master_0_0.v" Line 55. Module LVDS_to_AXIS_lvds_master_0_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.srcs/sources_1/new/lvds_master.v" Line 24. Module lvds_master has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.ip_user_files/bd/LVDS_to_AXIS/ip/LVDS_to_AXIS_l_clk_in_0/sim/LVDS_to_AXIS_l_clk_in_0.v" Line 55. Module LVDS_to_AXIS_l_clk_in_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.srcs/sources_1/new/lvds_input.v" Line 23. Module lvds_input has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/xbuilds/SWIP/2024.2_1107_2045/installs/lin64/Vivado/2024.2/data/verilog/src/unisims/IBUFDS.v" Line 32. Module IBUFDS(DIFF_TERM="TRUE",IOSTANDARD="LVDS_25") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.sim/wrapper/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_axis_production/LVDS_to_axis_production.sim/wrapper/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.states
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=512,TDA...
Compiling module axis_data_fifo_v2_0_15.axis_data_fifo_v2_0_15_top(C_FAM...
Compiling module xil_defaultlib.LVDS_to_AXIS_axis_data_fifo_0_0
Compiling module unisims_ver.IBUFDS(DIFF_TERM="TRUE",IOSTANDA...
Compiling module xil_defaultlib.lvds_input
Compiling module xil_defaultlib.LVDS_to_AXIS_sdo_0
Compiling module xil_defaultlib.LVDS_to_AXIS_lvds_input_0_0
Compiling module unisims_ver.OBUFDS(IOSTANDARD="LVDS_25")
Compiling module xil_defaultlib.lvds_output
Compiling module xil_defaultlib.LVDS_to_AXIS_lvds_output_0_0
Compiling module xil_defaultlib.lvds_receiver_default
Compiling module xil_defaultlib.lvds_master
Compiling module xil_defaultlib.LVDS_to_AXIS_lvds_master_0_0
Compiling module xil_defaultlib.LVDS_to_AXIS_l_clk_in_0
Compiling module xil_defaultlib.LVDS_to_AXIS
Compiling module xil_defaultlib.LVDS_to_AXIS_wrapper
Compiling module xil_defaultlib.lvds_to_axis_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lvds_to_axis_tb_behav
