

================================================================
== Vivado HLS Report for 'Res_layer'
================================================================
* Date:           Tue Aug  1 06:40:10 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.256 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    73753|    73753| 0.738 ms | 0.738 ms |  73753|  73753|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_i_j_0_i9  |    73752|    73752|      6146|          -|          -|    12|    no    |
        | + l_j9         |     6144|     6144|         8|          -|          -|   768|    no    |
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     91|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      2|     205|    390|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     68|    -|
|Register         |        -|      -|     205|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      2|     410|    549|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Bert_layer_fadd_3bkb_U38  |Bert_layer_fadd_3bkb  |        0|      2|  205|  390|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|      2|  205|  390|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln185_fu_165_p2   |     +    |      0|  0|  21|          15|          15|
    |i9_fu_113_p2          |     +    |      0|  0|  13|           4|           1|
    |j9_fu_155_p2          |     +    |      0|  0|  14|          10|           1|
    |sub_ln185_fu_143_p2   |     -    |      0|  0|  21|          15|          15|
    |icmp_ln183_fu_107_p2  |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln184_fu_149_p2  |   icmp   |      0|  0|  13|          10|          10|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0|  91|          58|          46|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_NS_fsm    |  50|         11|    1|         11|
    |i9_0_reg_81  |   9|          2|    4|          8|
    |j9_0_reg_92  |   9|          2|   10|         20|
    +-------------+----+-----------+-----+-----------+
    |Total        |  68|         15|   15|         39|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |  10|   0|   10|          0|
    |i9_0_reg_81         |   4|   0|    4|          0|
    |i9_reg_179          |   4|   0|    4|          0|
    |j9_0_reg_92         |  10|   0|   10|          0|
    |j9_reg_192          |  10|   0|   10|          0|
    |sext_ln185_reg_197  |  64|   0|   64|          0|
    |sub_ln185_reg_184   |   7|   0|   15|          8|
    |v96_reg_212         |  32|   0|   32|          0|
    |v97_reg_217         |  32|   0|   32|          0|
    |v98_reg_222         |  32|   0|   32|          0|
    +--------------------+----+----+-----+-----------+
    |Total               | 205|   0|  213|          8|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   Res_layer  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   Res_layer  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   Res_layer  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   Res_layer  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   Res_layer  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   Res_layer  | return value |
|v91_address0  | out |   14|  ap_memory |      v91     |     array    |
|v91_ce0       | out |    1|  ap_memory |      v91     |     array    |
|v91_q0        |  in |   32|  ap_memory |      v91     |     array    |
|v92_address0  | out |   14|  ap_memory |      v92     |     array    |
|v92_ce0       | out |    1|  ap_memory |      v92     |     array    |
|v92_q0        |  in |   32|  ap_memory |      v92     |     array    |
|v93_address0  | out |   14|  ap_memory |      v93     |     array    |
|v93_ce0       | out |    1|  ap_memory |      v93     |     array    |
|v93_we0       | out |    1|  ap_memory |      v93     |     array    |
|v93_d0        | out |   32|  ap_memory |      v93     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

