//
// File created by:  ncverilog
// Do not modify this file
//
/home/raid7_1/userd/d10013/CVSD/lab4/Lab4/synthesis_lab/Lab4_test_alu.v
/home/raid7_1/userd/d10013/CVSD/lab4/Lab4/synthesis_lab/ALU_syn.v
