* ******************************************************************************

* iCEcube Packer

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:31:51

* File Generated:     Jun 9 2022 11:23:20

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev  C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\netlist\oadb-TOP  --package  QN84  --outdir  C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\packer  --translator  C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\placer\TOP_pl.sdc  --dst_sdc_file  C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\packer\TOP_pk.sdc  --devicename  iCE40LP1K  

***** Device Info *****
Chip: iCE40LP1K
Package: QN84
Size: 12 X 16

***** Design Utilization Info *****
Design: TOP
Used Logic Cell: 1067/1280
Used Logic Tile: 155/160
Used IO Cell:    59/112
Used Bram Cell For iCE40: 0/16
Used PLL For iCE40: 0/0
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: fpga_osc
Clock Source: ipInertedIONet_FPGA_OSC 
Clock Driver: ipInertedIOPad_FPGA_OSC (ICE_IO)
Driver Position: (7, 0, 0)
Fanout to FF: 204
Fanout to Tile: 83


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . 
   ----------------------------
17|                             
16|   1 1 0 2 1 0 1 8 7 0 7 0   
15|   5 8 0 7 6 8 8 8 8 0 1 0   
14|   7 8 0 8 8 7 7 8 8 0 1 1   
13|   6 7 0 8 8 7 5 7 8 0 8 1   
12|   8 8 0 5 8 8 8 8 8 0 8 4   
11|   8 8 0 7 8 8 8 8 8 0 6 7   
10|   8 8 0 8 7 8 8 8 8 0 8 7   
 9|   8 7 0 8 3 7 7 7 8 0 8 8   
 8|   8 7 0 8 8 1 7 8 6 0 8 7   
 7|   8 8 0 8 3 8 8 8 8 0 8 8   
 6|   8 8 0 8 5 2 7 8 8 0 8 4   
 5|   7 8 0 8 8 8 7 8 8 0 8 8   
 4|   8 8 0 5 8 4 7 6 8 0 7 8   
 3|   6 2 0 7 8 8 8 1 8 0 8 8   
 2|   8 8 0 8 8 7 6 8 8 0 8 5   
 1|   8 8 0 7 8 6 7 8 8 0 0 0   
 0|                             

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 6.88

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     2  2  0  6  1  0  1 18 14  0 10  0    
15|    20 16  0 12  8 16 14 17 12  0  4  0    
14|    14 17  0 10 18 14 11 12 15  0  1  2    
13|    12 13  0  9 17 13  8 15 19  0 21  4    
12|    16 16  0  8 16 16 21 22 20  0 19 10    
11|    16 16  0  7 16 17 20 12 14  0 18 20    
10|    17 18  0 24  7 16 18 15 19  0 17 14    
 9|    16  9  0 24  4 10 20 16 17  0 18 21    
 8|    12 12  0 14 16  1 13 15  8  0 22 18    
 7|    17 14  0 16 12 11 18 16 19  0 21 21    
 6|    17 16  0 16 14  2 22 21 18  0 19 10    
 5|    12 17  0 16 14  8 16 18 17  0 21 20    
 4|    13 18  0 17 15  7 12  9 18  0 15 13    
 3|    18  6  0 15 18 12 17  2 22  0 17 13    
 2|    20 16  0 13 16 16 21 16 21  0 13  5    
 1|    14 16  0 11 15 15 11 17 11  0  0  0    
 0|                                           

Maximum number of input nets per logic tile: 24
Average number of input nets per logic tile: 14.27

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     2  2  0  7  1  0  1 23 21  0 20  0    
15|    20 22  0 16 12 19 16 23 20  0  4  0    
14|    20 25  0 22 24 19 18 17 26  0  1  2    
13|    13 22  0 24 21 21  8 25 30  0 30  4    
12|    20 20  0 16 20 20 24 29 31  0 30 11    
11|    20 20  0  7 20 20 23 28 28  0 22 23    
10|    20 21  0 24  7 20 28 29 28  0 25 26    
 9|    20 21  0 24  6 11 23 24 23  0 31 31    
 8|    20 20  0 18 20  1 18 31  9  0 28 23    
 7|    20 23  0 16 12 15 21 30 27  0 30 25    
 6|    17 25  0 16 14  2 27 27 29  0 25 10    
 5|    26 26  0 16 26  8 28 28 28  0 28 31    
 4|    30 30  0 19 30  9 24 19 28  0 21 22    
 3|    23  6  0 26 18 28 21  2 27  0 21 19    
 2|    30 16  0 29 16 24 21 22 30  0 19  5    
 1|    24 16  0 26 30 21 21 25 25  0  0  0    
 0|                                           

Maximum number of input pins per logic tile: 31
Average number of input pins per logic tile: 20.27

***** Run Time Info *****
Run Time:  1
