
Regler 2.elf:     file format elf32-avr32

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .reset        00002004  80000000  80000000  00000400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rela.got     00000000  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         00004760  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .exception    00000200  80006800  80006800  00006c00  2**9
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       00000118  80006a00  80006a00  00006e00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000004  00000004  80006b18  00007004  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000198  00000008  80006b1c  00007008  2**2
                  ALLOC
  7 .comment      00000030  00000000  00000000  00007008  2**0
                  CONTENTS, READONLY
  8 .debug_aranges 00000ae8  00000000  00000000  00007038  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_pubnames 00001933  00000000  00000000  00007b20  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   00016c77  00000000  00000000  00009453  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00002b13  00000000  00000000  000200ca  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000c242  00000000  00000000  00022bdd  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_frame  000020d0  00000000  00000000  0002ee20  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00004e54  00000000  00000000  00030ef0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    00003690  00000000  00000000  00035d44  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macinfo 011488b6  00000000  00000000  000393d4  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .stack        00001000  00003000  00003000  00000400  2**0
                  ALLOC
 18 .debug_ranges 00000a70  00000000  00000000  01181c90  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .reset:

80000000 <_trampoline>:

  .global _trampoline
  .type _trampoline, @function
_trampoline:
  // Jump to program start.
  rjmp    program_start
80000000:	e0 8f 10 00 	bral	80002000 <program_start>
	...

80002000 <program_start>:

  .org  PROGRAM_START_OFFSET
program_start:
  // Jump to the C runtime startup routine.
  lda.w   pc, _stext
80002000:	fe cf c2 b4 	sub	pc,pc,-15692

Disassembly of section .text:

80002004 <sysclk_enable_hsb_module>:
80002004:	eb cd 40 80 	pushm	r7,lr
/**
 * \brief Enable a module clock derived from the HSB clock
 * \param index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_enable_hsb_module(unsigned int index)
{
80002008:	1a 97       	mov	r7,sp
8000200a:	20 1d       	sub	sp,4
8000200c:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_HSB, index);
80002010:	ee fb ff fc 	ld.w	r11,r7[-4]
80002014:	30 1c       	mov	r12,1
80002016:	f0 1f 00 03 	mcall	80002020 <sysclk_enable_hsb_module+0x1c>
}
8000201a:	2f fd       	sub	sp,-4
8000201c:	e3 cd 80 80 	ldm	sp++,r7,pc
80002020:	80 00       	ld.sh	r0,r0[0x0]
80002022:	52 44       	stdsp	sp[0x90],r4

80002024 <sysclk_enable_pba_module>:
/**
 * \brief Enable a module clock derived from the PBA clock
 * \param index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_enable_pba_module(unsigned int index)
{
80002024:	eb cd 40 80 	pushm	r7,lr
80002028:	1a 97       	mov	r7,sp
8000202a:	20 1d       	sub	sp,4
8000202c:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBA, index);
80002030:	ee fb ff fc 	ld.w	r11,r7[-4]
80002034:	30 2c       	mov	r12,2
80002036:	f0 1f 00 03 	mcall	80002040 <sysclk_enable_pba_module+0x1c>
}
8000203a:	2f fd       	sub	sp,-4
8000203c:	e3 cd 80 80 	ldm	sp++,r7,pc
80002040:	80 00       	ld.sh	r0,r0[0x0]
80002042:	52 44       	stdsp	sp[0x90],r4

80002044 <sysclk_enable_pbb_module>:
/**
 * \brief Enable a module clock derived from the PBB clock
 * \param index Index of the module clock in the PBBMASK register
 */
static inline void sysclk_enable_pbb_module(unsigned int index)
{
80002044:	eb cd 40 80 	pushm	r7,lr
80002048:	1a 97       	mov	r7,sp
8000204a:	20 1d       	sub	sp,4
8000204c:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBB, index);
80002050:	ee fb ff fc 	ld.w	r11,r7[-4]
80002054:	30 3c       	mov	r12,3
80002056:	f0 1f 00 03 	mcall	80002060 <sysclk_enable_pbb_module+0x1c>
}
8000205a:	2f fd       	sub	sp,-4
8000205c:	e3 cd 80 80 	ldm	sp++,r7,pc
80002060:	80 00       	ld.sh	r0,r0[0x0]
80002062:	52 44       	stdsp	sp[0x90],r4

80002064 <sysclk_enable_peripheral_clock>:
 *  has an associated clock on the HSB bus, this will be enabled also.
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
80002064:	eb cd 40 80 	pushm	r7,lr
80002068:	1a 97       	mov	r7,sp
8000206a:	20 1d       	sub	sp,4
8000206c:	ef 4c ff fc 	st.w	r7[-4],r12
	switch ((uintptr_t)module) {
80002070:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002074:	fe 58 38 00 	cp.w	r8,-51200
80002078:	e0 80 00 8a 	breq	8000218c <sysclk_enable_peripheral_clock+0x128>
8000207c:	e0 8b 00 33 	brhi	800020e2 <sysclk_enable_peripheral_clock+0x7e>
80002080:	fe 58 14 00 	cp.w	r8,-60416
80002084:	c6 80       	breq	80002154 <sysclk_enable_peripheral_clock+0xf0>
80002086:	e0 8b 00 18 	brhi	800020b6 <sysclk_enable_peripheral_clock+0x52>
8000208a:	fe 48 14 00 	cp.w	r8,-125952
8000208e:	e0 80 00 be 	breq	8000220a <sysclk_enable_peripheral_clock+0x1a6>
80002092:	e0 8b 00 0b 	brhi	800020a8 <sysclk_enable_peripheral_clock+0x44>
80002096:	fe 48 00 00 	cp.w	r8,-131072
8000209a:	e0 80 00 ad 	breq	800021f4 <sysclk_enable_peripheral_clock+0x190>
8000209e:	fe 48 10 00 	cp.w	r8,-126976
800020a2:	e0 80 00 b0 	breq	80002202 <sysclk_enable_peripheral_clock+0x19e>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
800020a6:	cb 98       	rjmp	80002218 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
800020a8:	fe 58 00 00 	cp.w	r8,-65536
800020ac:	c4 90       	breq	8000213e <sysclk_enable_peripheral_clock+0xda>
800020ae:	fe 58 10 00 	cp.w	r8,-61440
800020b2:	c4 d0       	breq	8000214c <sysclk_enable_peripheral_clock+0xe8>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
800020b4:	cb 28       	rjmp	80002218 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
800020b6:	fe 58 20 00 	cp.w	r8,-57344
800020ba:	c5 90       	breq	8000216c <sysclk_enable_peripheral_clock+0x108>
800020bc:	e0 8b 00 09 	brhi	800020ce <sysclk_enable_peripheral_clock+0x6a>
800020c0:	fe 58 18 00 	cp.w	r8,-59392
800020c4:	c4 c0       	breq	8000215c <sysclk_enable_peripheral_clock+0xf8>
800020c6:	fe 58 1c 00 	cp.w	r8,-58368
800020ca:	c4 d0       	breq	80002164 <sysclk_enable_peripheral_clock+0x100>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
800020cc:	ca 68       	rjmp	80002218 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
800020ce:	fe 58 30 00 	cp.w	r8,-53248
800020d2:	c5 50       	breq	8000217c <sysclk_enable_peripheral_clock+0x118>
800020d4:	fe 58 34 00 	cp.w	r8,-52224
800020d8:	c5 60       	breq	80002184 <sysclk_enable_peripheral_clock+0x120>
800020da:	fe 58 28 00 	cp.w	r8,-55296
800020de:	c4 b0       	breq	80002174 <sysclk_enable_peripheral_clock+0x110>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
800020e0:	c9 c8       	rjmp	80002218 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
800020e2:	fe 58 50 00 	cp.w	r8,-45056
800020e6:	c6 b0       	breq	800021bc <sysclk_enable_peripheral_clock+0x158>
800020e8:	e0 8b 00 15 	brhi	80002112 <sysclk_enable_peripheral_clock+0xae>
800020ec:	fe 58 44 00 	cp.w	r8,-48128
800020f0:	c5 a0       	breq	800021a4 <sysclk_enable_peripheral_clock+0x140>
800020f2:	e0 8b 00 09 	brhi	80002104 <sysclk_enable_peripheral_clock+0xa0>
800020f6:	fe 58 3c 00 	cp.w	r8,-50176
800020fa:	c4 d0       	breq	80002194 <sysclk_enable_peripheral_clock+0x130>
800020fc:	fe 58 40 00 	cp.w	r8,-49152
80002100:	c4 e0       	breq	8000219c <sysclk_enable_peripheral_clock+0x138>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80002102:	c8 b8       	rjmp	80002218 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80002104:	fe 58 48 00 	cp.w	r8,-47104
80002108:	c5 20       	breq	800021ac <sysclk_enable_peripheral_clock+0x148>
8000210a:	fe 58 4c 00 	cp.w	r8,-46080
8000210e:	c5 30       	breq	800021b4 <sysclk_enable_peripheral_clock+0x150>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80002110:	c8 48       	rjmp	80002218 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80002112:	fe 58 5c 00 	cp.w	r8,-41984
80002116:	c5 f0       	breq	800021d4 <sysclk_enable_peripheral_clock+0x170>
80002118:	e0 8b 00 09 	brhi	8000212a <sysclk_enable_peripheral_clock+0xc6>
8000211c:	fe 58 54 00 	cp.w	r8,-44032
80002120:	c5 20       	breq	800021c4 <sysclk_enable_peripheral_clock+0x160>
80002122:	fe 58 58 00 	cp.w	r8,-43008
80002126:	c5 30       	breq	800021cc <sysclk_enable_peripheral_clock+0x168>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80002128:	c7 88       	rjmp	80002218 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
8000212a:	fe 58 64 00 	cp.w	r8,-39936
8000212e:	c5 b0       	breq	800021e4 <sysclk_enable_peripheral_clock+0x180>
80002130:	fe 58 68 00 	cp.w	r8,-38912
80002134:	c5 c0       	breq	800021ec <sysclk_enable_peripheral_clock+0x188>
80002136:	fe 58 60 00 	cp.w	r8,-40960
8000213a:	c5 10       	breq	800021dc <sysclk_enable_peripheral_clock+0x178>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
8000213c:	c6 e8       	rjmp	80002218 <sysclk_enable_peripheral_clock+0x1b4>
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
	case AVR32_PDCA_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_PDCA_HSB);
8000213e:	30 4c       	mov	r12,4
80002140:	f0 1f 00 38 	mcall	80002220 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pba_module(SYSCLK_PDCA_PBA);
80002144:	30 0c       	mov	r12,0
80002146:	f0 1f 00 38 	mcall	80002224 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000214a:	c6 78       	rjmp	80002218 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_INTC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_INTC);
8000214c:	30 1c       	mov	r12,1
8000214e:	f0 1f 00 36 	mcall	80002224 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002152:	c6 38       	rjmp	80002218 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_PM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_PM);
80002154:	30 2c       	mov	r12,2
80002156:	f0 1f 00 34 	mcall	80002224 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000215a:	c5 f8       	rjmp	80002218 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_AST_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_AST);
8000215c:	30 3c       	mov	r12,3
8000215e:	f0 1f 00 32 	mcall	80002224 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002162:	c5 b8       	rjmp	80002218 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_WDT_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_WDT);
80002164:	30 4c       	mov	r12,4
80002166:	f0 1f 00 30 	mcall	80002224 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000216a:	c5 78       	rjmp	80002218 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_EIC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_EIC);
8000216c:	30 5c       	mov	r12,5
8000216e:	f0 1f 00 2e 	mcall	80002224 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002172:	c5 38       	rjmp	80002218 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_GPIO_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_GPIO);
80002174:	30 6c       	mov	r12,6
80002176:	f0 1f 00 2c 	mcall	80002224 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000217a:	c4 f8       	rjmp	80002218 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART0_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART0);
8000217c:	30 7c       	mov	r12,7
8000217e:	f0 1f 00 2a 	mcall	80002224 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002182:	c4 b8       	rjmp	80002218 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART1_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART1);
80002184:	30 8c       	mov	r12,8
80002186:	f0 1f 00 28 	mcall	80002224 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000218a:	c4 78       	rjmp	80002218 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART2_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART2);
8000218c:	30 9c       	mov	r12,9
8000218e:	f0 1f 00 26 	mcall	80002224 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002192:	c4 38       	rjmp	80002218 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_SPI_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_SPI);
80002194:	30 ac       	mov	r12,10
80002196:	f0 1f 00 24 	mcall	80002224 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000219a:	c3 f8       	rjmp	80002218 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TWIM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TWIM);
8000219c:	30 bc       	mov	r12,11
8000219e:	f0 1f 00 22 	mcall	80002224 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800021a2:	c3 b8       	rjmp	80002218 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TWIS_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TWIS);
800021a4:	30 cc       	mov	r12,12
800021a6:	f0 1f 00 20 	mcall	80002224 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800021aa:	c3 78       	rjmp	80002218 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_PWMA_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_PWMA);
800021ac:	30 dc       	mov	r12,13
800021ae:	f0 1f 00 1e 	mcall	80002224 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800021b2:	c3 38       	rjmp	80002218 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_IISC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_IISC);
800021b4:	30 ec       	mov	r12,14
800021b6:	f0 1f 00 1c 	mcall	80002224 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800021ba:	c2 f8       	rjmp	80002218 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TC);
800021bc:	30 fc       	mov	r12,15
800021be:	f0 1f 00 1a 	mcall	80002224 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800021c2:	c2 b8       	rjmp	80002218 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_ADCIFD_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_ADCIFD);
800021c4:	31 0c       	mov	r12,16
800021c6:	f0 1f 00 18 	mcall	80002224 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800021ca:	c2 78       	rjmp	80002218 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_SCIF_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_SCIF);
800021cc:	31 1c       	mov	r12,17
800021ce:	f0 1f 00 16 	mcall	80002224 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800021d2:	c2 38       	rjmp	80002218 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_FREQM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_FREQM);
800021d4:	31 2c       	mov	r12,18
800021d6:	f0 1f 00 14 	mcall	80002224 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800021da:	c1 f8       	rjmp	80002218 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_CAT_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_CAT);
800021dc:	31 3c       	mov	r12,19
800021de:	f0 1f 00 12 	mcall	80002224 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800021e2:	c1 b8       	rjmp	80002218 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_GLOC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_GLOC);
800021e4:	31 4c       	mov	r12,20
800021e6:	f0 1f 00 10 	mcall	80002224 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800021ea:	c1 78       	rjmp	80002218 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_AW_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_AW);
800021ec:	31 5c       	mov	r12,21
800021ee:	f0 1f 00 0e 	mcall	80002224 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800021f2:	c1 38       	rjmp	80002218 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USBC_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_USBC_DATA);
800021f4:	30 3c       	mov	r12,3
800021f6:	f0 1f 00 0b 	mcall	80002220 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pbb_module(SYSCLK_USBC_REGS);
800021fa:	30 0c       	mov	r12,0
800021fc:	f0 1f 00 0b 	mcall	80002228 <sysclk_enable_peripheral_clock+0x1c4>
		break;
80002200:	c0 c8       	rjmp	80002218 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_HMATRIXB_ADDRESS:
		sysclk_enable_pbb_module(SYSCLK_HMATRIX);
80002202:	30 1c       	mov	r12,1
80002204:	f0 1f 00 09 	mcall	80002228 <sysclk_enable_peripheral_clock+0x1c4>
		break;
80002208:	c0 88       	rjmp	80002218 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_FLASHCDW_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_FLASHCDW_DATA);
8000220a:	30 0c       	mov	r12,0
8000220c:	f0 1f 00 05 	mcall	80002220 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
80002210:	30 2c       	mov	r12,2
80002212:	f0 1f 00 06 	mcall	80002228 <sysclk_enable_peripheral_clock+0x1c4>
		break;
80002216:	d7 03       	nop

	default:
		Assert(false);
		return;
	}
}
80002218:	2f fd       	sub	sp,-4
8000221a:	e3 cd 80 80 	ldm	sp++,r7,pc
8000221e:	00 00       	add	r0,r0
80002220:	80 00       	ld.sh	r0,r0[0x0]
80002222:	20 04       	sub	r4,0
80002224:	80 00       	ld.sh	r0,r0[0x0]
80002226:	20 24       	sub	r4,2
80002228:	80 00       	ld.sh	r0,r0[0x0]
8000222a:	20 44       	sub	r4,4

8000222c <ioport_toggle_pin_level>:
 * an output.
 *
 * \param pin IOPORT pin to toggle
 */
static inline void ioport_toggle_pin_level(ioport_pin_t pin)
{
8000222c:	eb cd 40 80 	pushm	r7,lr
80002230:	1a 97       	mov	r7,sp
80002232:	20 6d       	sub	sp,24
80002234:	ef 4c ff e8 	st.w	r7[-24],r12
80002238:	ee f8 ff e8 	ld.w	r8,r7[-24]
8000223c:	ef 48 ff ec 	st.w	r7[-20],r8
80002240:	ee f8 ff ec 	ld.w	r8,r7[-20]
80002244:	ef 48 ff f0 	st.w	r7[-16],r8
80002248:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000224c:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80002250:	ee f8 ff f4 	ld.w	r8,r7[-12]
80002254:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80002256:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
8000225a:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000225e:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80002260:	e0 28 d8 00 	sub	r8,55296
	return arch_ioport_port_to_base(port)->pvr & mask;
}

__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	arch_ioport_pin_to_base(pin)->ovrt = arch_ioport_pin_to_mask(pin);
80002264:	ee f9 ff ec 	ld.w	r9,r7[-20]
80002268:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
8000226c:	ee f9 ff fc 	ld.w	r9,r7[-4]
80002270:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80002274:	30 1a       	mov	r10,1
80002276:	f4 09 09 49 	lsl	r9,r10,r9
	return arch_ioport_port_to_base(port)->pvr & mask;
}

__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	arch_ioport_pin_to_base(pin)->ovrt = arch_ioport_pin_to_mask(pin);
8000227a:	f1 49 00 5c 	st.w	r8[92],r9
	arch_ioport_toggle_pin_level(pin);
}
8000227e:	2f ad       	sub	sp,-24
80002280:	e3 cd 80 80 	ldm	sp++,r7,pc

80002284 <rtc_init>:

#include "asf.h"
#include "rtc.h"

void rtc_init(volatile avr32_ast_t *ast)
{
80002284:	eb cd 40 80 	pushm	r7,lr
80002288:	1a 97       	mov	r7,sp
8000228a:	20 1d       	sub	sp,4
8000228c:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_enable_peripheral_clock(&ast);
80002290:	ee c8 00 04 	sub	r8,r7,4
80002294:	10 9c       	mov	r12,r8
80002296:	f0 1f 00 1b 	mcall	80002300 <rtc_init+0x7c>
	ast->cr |= (RTC_PRESCALER << AVR32_AST_CR_PSEL);				//Select Prescaler
8000229a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000229e:	ee f9 ff fc 	ld.w	r9,r7[-4]
800022a2:	72 09       	ld.w	r9,r9[0x0]
800022a4:	ea 19 00 11 	orh	r9,0x11
800022a8:	91 09       	st.w	r8[0x0],r9
	ast->clock |= (RTC_SELECTED_CLOCK << AVR32_AST_CLOCK_CSSEL);	//Select Clock
800022aa:	ee f8 ff fc 	ld.w	r8,r7[-4]
800022ae:	ee f9 ff fc 	ld.w	r9,r7[-4]
800022b2:	73 09       	ld.w	r9,r9[0x40]
800022b4:	a9 b9       	sbr	r9,0x9
800022b6:	f1 49 00 40 	st.w	r8[64],r9
	while(is_rtc_busy(&ast));
800022ba:	ee c8 00 04 	sub	r8,r7,4
800022be:	10 9c       	mov	r12,r8
800022c0:	f0 1f 00 11 	mcall	80002304 <rtc_init+0x80>
800022c4:	18 98       	mov	r8,r12
800022c6:	58 08       	cp.w	r8,0
800022c8:	cf 91       	brne	800022ba <rtc_init+0x36>
	ast->clock |= (1 << AVR32_AST_CLOCK_CEN);						//Enable Clock
800022ca:	ee f8 ff fc 	ld.w	r8,r7[-4]
800022ce:	ee f9 ff fc 	ld.w	r9,r7[-4]
800022d2:	73 09       	ld.w	r9,r9[0x40]
800022d4:	a1 a9       	sbr	r9,0x0
800022d6:	f1 49 00 40 	st.w	r8[64],r9
	while(is_rtc_busy(&ast));
800022da:	ee c8 00 04 	sub	r8,r7,4
800022de:	10 9c       	mov	r12,r8
800022e0:	f0 1f 00 09 	mcall	80002304 <rtc_init+0x80>
800022e4:	18 98       	mov	r8,r12
800022e6:	58 08       	cp.w	r8,0
800022e8:	cf 91       	brne	800022da <rtc_init+0x56>
	ast->cr |= (1 << AVR32_AST_CR_EN);
800022ea:	ee f8 ff fc 	ld.w	r8,r7[-4]
800022ee:	ee f9 ff fc 	ld.w	r9,r7[-4]
800022f2:	72 09       	ld.w	r9,r9[0x0]
800022f4:	a1 a9       	sbr	r9,0x0
800022f6:	91 09       	st.w	r8[0x0],r9
}
800022f8:	2f fd       	sub	sp,-4
800022fa:	e3 cd 80 80 	ldm	sp++,r7,pc
800022fe:	00 00       	add	r0,r0
80002300:	80 00       	ld.sh	r0,r0[0x0]
80002302:	20 64       	sub	r4,6
80002304:	80 00       	ld.sh	r0,r0[0x0]
80002306:	23 08       	sub	r8,48

80002308 <is_rtc_busy>:

bool is_rtc_busy(volatile avr32_ast_t *ast)
{
80002308:	eb cd 40 80 	pushm	r7,lr
8000230c:	1a 97       	mov	r7,sp
8000230e:	20 1d       	sub	sp,4
80002310:	ef 4c ff fc 	st.w	r7[-4],r12
	return ast->sr & AVR32_AST_SR_BUSY_MASK != 0;
80002314:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002318:	70 28       	ld.w	r8,r8[0x8]
8000231a:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000231e:	5c 58       	castu.b	r8
}
80002320:	10 9c       	mov	r12,r8
80002322:	2f fd       	sub	sp,-4
80002324:	e3 cd 80 80 	ldm	sp++,r7,pc

80002328 <ast_per0_interrupt_handler>:
	}
	return clk / (1 << (RTC_PRESCALER + 1));
}

ISR(ast_per0_interrupt_handler, RTC_IRQ_GROUP, RTC_IRQ_LEVEL)
{
80002328:	eb cd 40 80 	pushm	r7,lr
8000232c:	1a 97       	mov	r7,sp
	ioport_toggle_pin_level(LED_TRANS);
8000232e:	31 7c       	mov	r12,23
80002330:	f0 1f 00 0c 	mcall	80002360 <ast_per0_interrupt_handler+0x38>
	while(is_rtc_busy(RTC));
80002334:	fe 7c 18 00 	mov	r12,-59392
80002338:	f0 1f 00 0b 	mcall	80002364 <ast_per0_interrupt_handler+0x3c>
8000233c:	18 98       	mov	r8,r12
8000233e:	58 08       	cp.w	r8,0
80002340:	cf a1       	brne	80002334 <ast_per0_interrupt_handler+0xc>
	(*RTC).scr = AVR32_AST_SCR_PER0_MASK;
80002342:	fe 78 18 00 	mov	r8,-59392
80002346:	e0 79 00 00 	mov	r9,65536
8000234a:	91 39       	st.w	r8[0xc],r9
	while(is_rtc_busy(RTC));
8000234c:	fe 7c 18 00 	mov	r12,-59392
80002350:	f0 1f 00 05 	mcall	80002364 <ast_per0_interrupt_handler+0x3c>
80002354:	18 98       	mov	r8,r12
80002356:	58 08       	cp.w	r8,0
80002358:	cf a1       	brne	8000234c <ast_per0_interrupt_handler+0x24>
};
8000235a:	e3 cd 40 80 	ldm	sp++,r7,lr
8000235e:	d6 03       	rete
80002360:	80 00       	ld.sh	r0,r0[0x0]
80002362:	22 2c       	sub	r12,34
80002364:	80 00       	ld.sh	r0,r0[0x0]
80002366:	23 08       	sub	r8,48

80002368 <rtc_set_periodic_interrupt0>:

void rtc_set_periodic_interrupt0(volatile avr32_ast_t *ast)
{
80002368:	eb cd 40 80 	pushm	r7,lr
8000236c:	1a 97       	mov	r7,sp
8000236e:	20 1d       	sub	sp,4
80002370:	ef 4c ff fc 	st.w	r7[-4],r12
	irq_register_handler(ast_per0_interrupt_handler, RTC_IRQ_NR, RTC_IRQ_LEVEL);
80002374:	30 1a       	mov	r10,1
80002376:	e0 6b 02 82 	mov	r11,642
8000237a:	48 8c       	lddpc	r12,80002398 <rtc_set_periodic_interrupt0+0x30>
8000237c:	f0 1f 00 08 	mcall	8000239c <rtc_set_periodic_interrupt0+0x34>
	ast->pir0 = (RTC_PIR0_PRESCALSER << AVR32_AST_PIR0_INSEL);
80002380:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002384:	30 59       	mov	r9,5
80002386:	91 c9       	st.w	r8[0x30],r9
	ast->ier = AVR32_AST_IER_PER0_MASK;
80002388:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000238c:	e0 79 00 00 	mov	r9,65536
80002390:	91 49       	st.w	r8[0x10],r9
}
80002392:	2f fd       	sub	sp,-4
80002394:	e3 cd 80 80 	ldm	sp++,r7,pc
80002398:	80 00       	ld.sh	r0,r0[0x0]
8000239a:	23 28       	sub	r8,50
8000239c:	80 00       	ld.sh	r0,r0[0x0]
8000239e:	5c 78       	castu.h	r8

800023a0 <flashcdw_set_wait_state>:
	return (AVR32_FLASHCDW.fcr & AVR32_FLASHCDW_FCR_FWS_MASK) >> AVR32_FLASHCDW_FCR_FWS_OFFSET;
}


void flashcdw_set_wait_state(unsigned int wait_state)
{
800023a0:	eb cd 40 80 	pushm	r7,lr
800023a4:	1a 97       	mov	r7,sp
800023a6:	20 2d       	sub	sp,8
800023a8:	ef 4c ff f8 	st.w	r7[-8],r12
	u_avr32_flashcdw_fcr_t u_avr32_flashcdw_fcr = {AVR32_FLASHCDW.fcr};
800023ac:	fe 68 14 00 	mov	r8,-125952
800023b0:	70 08       	ld.w	r8,r8[0x0]
800023b2:	30 09       	mov	r9,0
800023b4:	ef 49 ff fc 	st.w	r7[-4],r9
800023b8:	ef 48 ff fc 	st.w	r7[-4],r8
	u_avr32_flashcdw_fcr.FCR.fws = wait_state;
800023bc:	ee f8 ff f8 	ld.w	r8,r7[-8]
800023c0:	5c 58       	castu.b	r8
800023c2:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800023c6:	f3 d8 c0 08 	bfextu	r9,r8,0x0,0x8
800023ca:	ee f8 ff fc 	ld.w	r8,r7[-4]
800023ce:	f1 d9 d0 c1 	bfins	r8,r9,0x6,0x1
800023d2:	ef 48 ff fc 	st.w	r7[-4],r8
	AVR32_FLASHCDW.fcr = u_avr32_flashcdw_fcr.fcr;
800023d6:	fe 68 14 00 	mov	r8,-125952
800023da:	ee f9 ff fc 	ld.w	r9,r7[-4]
800023de:	91 09       	st.w	r8[0x0],r9
}
800023e0:	2f ed       	sub	sp,-8
800023e2:	e3 cd 80 80 	ldm	sp++,r7,pc
800023e6:	d7 03       	nop

800023e8 <flashcdw_set_flash_waitstate_and_readmode>:


void flashcdw_set_flash_waitstate_and_readmode(unsigned long cpu_f_hz)
{
800023e8:	eb cd 40 80 	pushm	r7,lr
800023ec:	1a 97       	mov	r7,sp
800023ee:	20 1d       	sub	sp,4
800023f0:	ef 4c ff fc 	st.w	r7[-4],r12
	if (cpu_f_hz > AVR32_FLASHCDW_FWS_0_MAX_FREQ) { // > 15MHz
800023f4:	ee f8 ff fc 	ld.w	r8,r7[-4]
800023f8:	e0 69 e1 c0 	mov	r9,57792
800023fc:	ea 19 00 e4 	orh	r9,0xe4
80002400:	12 38       	cp.w	r8,r9
80002402:	e0 88 00 1b 	brls	80002438 <flashcdw_set_flash_waitstate_and_readmode+0x50>
		if (cpu_f_hz <= AVR32_FLASHCDW_FWS_1_MAX_FREQ) { // <= 30MHz
80002406:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000240a:	e0 69 c3 80 	mov	r9,50048
8000240e:	ea 19 01 c9 	orh	r9,0x1c9
80002412:	12 38       	cp.w	r8,r9
80002414:	e0 8b 00 0a 	brhi	80002428 <flashcdw_set_flash_waitstate_and_readmode+0x40>
			// Set a wait-state, disable the high-speed read mode.
			flashcdw_set_wait_state(1);
80002418:	30 1c       	mov	r12,1
8000241a:	f0 1f 00 0d 	mcall	8000244c <flashcdw_set_flash_waitstate_and_readmode+0x64>
			flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_HSDIS, -1);
8000241e:	3f fb       	mov	r11,-1
80002420:	31 1c       	mov	r12,17
80002422:	f0 1f 00 0c 	mcall	80002450 <flashcdw_set_flash_waitstate_and_readmode+0x68>
80002426:	c1 08       	rjmp	80002446 <flashcdw_set_flash_waitstate_and_readmode+0x5e>
		} else {
			// Set a wait-state, enable the high-speed read mode.
			flashcdw_set_wait_state(1);
80002428:	30 1c       	mov	r12,1
8000242a:	f0 1f 00 09 	mcall	8000244c <flashcdw_set_flash_waitstate_and_readmode+0x64>
			flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_HSEN, -1);
8000242e:	3f fb       	mov	r11,-1
80002430:	31 0c       	mov	r12,16
80002432:	f0 1f 00 08 	mcall	80002450 <flashcdw_set_flash_waitstate_and_readmode+0x68>
80002436:	c0 88       	rjmp	80002446 <flashcdw_set_flash_waitstate_and_readmode+0x5e>
		}
	} else { // <= 15MHz
		// No wait-state, disable the high-speed read mode
		flashcdw_set_wait_state(0);
80002438:	30 0c       	mov	r12,0
8000243a:	f0 1f 00 05 	mcall	8000244c <flashcdw_set_flash_waitstate_and_readmode+0x64>
		flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_HSDIS, -1);
8000243e:	3f fb       	mov	r11,-1
80002440:	31 1c       	mov	r12,17
80002442:	f0 1f 00 04 	mcall	80002450 <flashcdw_set_flash_waitstate_and_readmode+0x68>
	}
}
80002446:	2f fd       	sub	sp,-4
80002448:	e3 cd 80 80 	ldm	sp++,r7,pc
8000244c:	80 00       	ld.sh	r0,r0[0x0]
8000244e:	23 a0       	sub	r0,58
80002450:	80 00       	ld.sh	r0,r0[0x0]
80002452:	24 a0       	sub	r0,74

80002454 <flashcdw_is_ready>:
 */
//! @{


bool flashcdw_is_ready(void)
{
80002454:	eb cd 40 80 	pushm	r7,lr
80002458:	1a 97       	mov	r7,sp
	return ((AVR32_FLASHCDW.fsr & AVR32_FLASHCDW_FSR_FRDY_MASK) != 0);
8000245a:	fe 68 14 00 	mov	r8,-125952
8000245e:	70 28       	ld.w	r8,r8[0x8]
80002460:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80002464:	5c 58       	castu.b	r8
}
80002466:	10 9c       	mov	r12,r8
80002468:	e3 cd 80 80 	ldm	sp++,r7,pc

8000246c <flashcdw_default_wait_until_ready>:


void flashcdw_default_wait_until_ready(void)
{
8000246c:	eb cd 40 80 	pushm	r7,lr
80002470:	1a 97       	mov	r7,sp
	while (!flashcdw_is_ready());
80002472:	f0 1f 00 05 	mcall	80002484 <flashcdw_default_wait_until_ready+0x18>
80002476:	18 98       	mov	r8,r12
80002478:	ec 18 00 01 	eorl	r8,0x1
8000247c:	5c 58       	castu.b	r8
8000247e:	cf a1       	brne	80002472 <flashcdw_default_wait_until_ready+0x6>
}
80002480:	e3 cd 80 80 	ldm	sp++,r7,pc
80002484:	80 00       	ld.sh	r0,r0[0x0]
80002486:	24 54       	sub	r4,69

80002488 <flashcdw_get_error_status>:
 *          Flash Status Register (FSR). This function is therefore not part of
 *          the driver's API which instead presents \ref flashcdw_is_lock_error
 *          and \ref flashcdw_is_programming_error.
 */
static unsigned int flashcdw_get_error_status(void)
{
80002488:	eb cd 40 80 	pushm	r7,lr
8000248c:	1a 97       	mov	r7,sp
	return AVR32_FLASHCDW.fsr & (AVR32_FLASHCDW_FSR_LOCKE_MASK |
8000248e:	fe 68 14 00 	mov	r8,-125952
80002492:	70 28       	ld.w	r8,r8[0x8]
80002494:	e2 18 00 0c 	andl	r8,0xc,COH
			AVR32_FLASHCDW_FSR_PROGE_MASK);
}
80002498:	10 9c       	mov	r12,r8
8000249a:	e3 cd 80 80 	ldm	sp++,r7,pc
8000249e:	d7 03       	nop

800024a0 <flashcdw_issue_command>:
	return (AVR32_FLASHCDW.fcmd & AVR32_FLASHCDW_FCMD_PAGEN_MASK) >> AVR32_FLASHCDW_FCMD_PAGEN_OFFSET;
}


void flashcdw_issue_command(unsigned int command, int page_number)
{
800024a0:	eb cd 40 80 	pushm	r7,lr
800024a4:	1a 97       	mov	r7,sp
800024a6:	20 3d       	sub	sp,12
800024a8:	ef 4c ff f8 	st.w	r7[-8],r12
800024ac:	ef 4b ff f4 	st.w	r7[-12],r11
	u_avr32_flashcdw_fcmd_t u_avr32_flashcdw_fcmd;

	flashcdw_wait_until_ready();
800024b0:	49 b8       	lddpc	r8,8000251c <flashcdw_issue_command+0x7c>
800024b2:	70 08       	ld.w	r8,r8[0x0]
800024b4:	5d 18       	icall	r8
	u_avr32_flashcdw_fcmd.fcmd = AVR32_FLASHCDW.fcmd;
800024b6:	fe 68 14 00 	mov	r8,-125952
800024ba:	70 18       	ld.w	r8,r8[0x4]
800024bc:	ef 48 ff fc 	st.w	r7[-4],r8
	u_avr32_flashcdw_fcmd.FCMD.cmd = command;
800024c0:	ee f8 ff f8 	ld.w	r8,r7[-8]
800024c4:	5c 58       	castu.b	r8
800024c6:	f1 d8 c0 06 	bfextu	r8,r8,0x0,0x6
800024ca:	f3 d8 c0 08 	bfextu	r9,r8,0x0,0x8
800024ce:	ee f8 ff fc 	ld.w	r8,r7[-4]
800024d2:	f1 d9 d0 06 	bfins	r8,r9,0x0,0x6
800024d6:	ef 48 ff fc 	st.w	r7[-4],r8
	if (page_number >= 0) {
800024da:	ee f8 ff f4 	ld.w	r8,r7[-12]
800024de:	58 08       	cp.w	r8,0
800024e0:	c0 b5       	brlt	800024f6 <flashcdw_issue_command+0x56>
		u_avr32_flashcdw_fcmd.FCMD.pagen = page_number;
800024e2:	ee f8 ff f4 	ld.w	r8,r7[-12]
800024e6:	f3 d8 b0 10 	bfexts	r9,r8,0x0,0x10
800024ea:	ee f8 ff fc 	ld.w	r8,r7[-4]
800024ee:	f1 d9 d1 10 	bfins	r8,r9,0x8,0x10
800024f2:	ef 48 ff fc 	st.w	r7[-4],r8
	}
	u_avr32_flashcdw_fcmd.FCMD.key = AVR32_FLASHCDW_FCMD_KEY_KEY;
800024f6:	3a 58       	mov	r8,-91
800024f8:	ef 68 ff fc 	st.b	r7[-4],r8
	AVR32_FLASHCDW.fcmd = u_avr32_flashcdw_fcmd.fcmd;
800024fc:	fe 68 14 00 	mov	r8,-125952
80002500:	ee f9 ff fc 	ld.w	r9,r7[-4]
80002504:	91 19       	st.w	r8[0x4],r9
	flashcdw_error_status = flashcdw_get_error_status();
80002506:	f0 1f 00 07 	mcall	80002520 <flashcdw_issue_command+0x80>
8000250a:	18 99       	mov	r9,r12
8000250c:	48 68       	lddpc	r8,80002524 <flashcdw_issue_command+0x84>
8000250e:	91 09       	st.w	r8[0x0],r9
	flashcdw_wait_until_ready();
80002510:	48 38       	lddpc	r8,8000251c <flashcdw_issue_command+0x7c>
80002512:	70 08       	ld.w	r8,r8[0x0]
80002514:	5d 18       	icall	r8
}
80002516:	2f dd       	sub	sp,-12
80002518:	e3 cd 80 80 	ldm	sp++,r7,pc
8000251c:	00 00       	add	r0,r0
8000251e:	00 04       	add	r4,r0
80002520:	80 00       	ld.sh	r0,r0[0x0]
80002522:	24 88       	sub	r8,72
80002524:	00 00       	add	r0,r0
80002526:	00 08       	add	r8,r0

80002528 <flashcdw_clear_page_buffer>:
 */
//! @{


void flashcdw_clear_page_buffer(void)
{
80002528:	eb cd 40 80 	pushm	r7,lr
8000252c:	1a 97       	mov	r7,sp
	flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_CPB, -1);
8000252e:	3f fb       	mov	r11,-1
80002530:	30 3c       	mov	r12,3
80002532:	f0 1f 00 03 	mcall	8000253c <flashcdw_clear_page_buffer+0x14>
}
80002536:	e3 cd 80 80 	ldm	sp++,r7,pc
8000253a:	00 00       	add	r0,r0
8000253c:	80 00       	ld.sh	r0,r0[0x0]
8000253e:	24 a0       	sub	r0,74

80002540 <flashcdw_is_page_erased>:


bool flashcdw_is_page_erased(void)
{
80002540:	eb cd 40 80 	pushm	r7,lr
80002544:	1a 97       	mov	r7,sp
	return ((AVR32_FLASHCDW.fsr & AVR32_FLASHCDW_FSR_QPRR_MASK) != 0);
80002546:	fe 68 14 00 	mov	r8,-125952
8000254a:	70 28       	ld.w	r8,r8[0x8]
8000254c:	e2 18 00 20 	andl	r8,0x20,COH
80002550:	5f 18       	srne	r8
80002552:	5c 58       	castu.b	r8
}
80002554:	10 9c       	mov	r12,r8
80002556:	e3 cd 80 80 	ldm	sp++,r7,pc
8000255a:	d7 03       	nop

8000255c <flashcdw_quick_page_read>:


bool flashcdw_quick_page_read(int page_number)
{
8000255c:	eb cd 40 80 	pushm	r7,lr
80002560:	1a 97       	mov	r7,sp
80002562:	20 1d       	sub	sp,4
80002564:	ef 4c ff fc 	st.w	r7[-4],r12
	flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_QPR, page_number);
80002568:	ee fb ff fc 	ld.w	r11,r7[-4]
8000256c:	30 cc       	mov	r12,12
8000256e:	f0 1f 00 05 	mcall	80002580 <flashcdw_quick_page_read+0x24>
	return flashcdw_is_page_erased();
80002572:	f0 1f 00 05 	mcall	80002584 <flashcdw_quick_page_read+0x28>
80002576:	18 98       	mov	r8,r12
}
80002578:	10 9c       	mov	r12,r8
8000257a:	2f fd       	sub	sp,-4
8000257c:	e3 cd 80 80 	ldm	sp++,r7,pc
80002580:	80 00       	ld.sh	r0,r0[0x0]
80002582:	24 a0       	sub	r0,74
80002584:	80 00       	ld.sh	r0,r0[0x0]
80002586:	25 40       	sub	r0,84

80002588 <flashcdw_erase_page>:


bool flashcdw_erase_page(int page_number, bool check)
{
80002588:	eb cd 40 80 	pushm	r7,lr
8000258c:	1a 97       	mov	r7,sp
8000258e:	20 4d       	sub	sp,16
80002590:	ef 4c ff f4 	st.w	r7[-12],r12
80002594:	16 98       	mov	r8,r11
80002596:	ef 68 ff f0 	st.b	r7[-16],r8
	bool page_erased = true;
8000259a:	30 18       	mov	r8,1
8000259c:	ef 68 ff fb 	st.b	r7[-5],r8

	flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_EP, page_number);
800025a0:	ee fb ff f4 	ld.w	r11,r7[-12]
800025a4:	30 2c       	mov	r12,2
800025a6:	f0 1f 00 10 	mcall	800025e4 <flashcdw_erase_page+0x5c>

	if (check) {
800025aa:	ef 39 ff f0 	ld.ub	r9,r7[-16]
800025ae:	30 08       	mov	r8,0
800025b0:	f0 09 18 00 	cp.b	r9,r8
800025b4:	c1 20       	breq	800025d8 <flashcdw_erase_page+0x50>
		unsigned int error_status = flashcdw_error_status;
800025b6:	48 d8       	lddpc	r8,800025e8 <flashcdw_erase_page+0x60>
800025b8:	70 08       	ld.w	r8,r8[0x0]
800025ba:	ef 48 ff fc 	st.w	r7[-4],r8
		page_erased = flashcdw_quick_page_read(-1);
800025be:	3f fc       	mov	r12,-1
800025c0:	f0 1f 00 0b 	mcall	800025ec <flashcdw_erase_page+0x64>
800025c4:	18 98       	mov	r8,r12
800025c6:	ef 68 ff fb 	st.b	r7[-5],r8
		flashcdw_error_status |= error_status;
800025ca:	48 88       	lddpc	r8,800025e8 <flashcdw_erase_page+0x60>
800025cc:	70 09       	ld.w	r9,r8[0x0]
800025ce:	ee f8 ff fc 	ld.w	r8,r7[-4]
800025d2:	10 49       	or	r9,r8
800025d4:	48 58       	lddpc	r8,800025e8 <flashcdw_erase_page+0x60>
800025d6:	91 09       	st.w	r8[0x0],r9
	}
	return page_erased;
800025d8:	ef 38 ff fb 	ld.ub	r8,r7[-5]
}
800025dc:	10 9c       	mov	r12,r8
800025de:	2f cd       	sub	sp,-16
800025e0:	e3 cd 80 80 	ldm	sp++,r7,pc
800025e4:	80 00       	ld.sh	r0,r0[0x0]
800025e6:	24 a0       	sub	r0,74
800025e8:	00 00       	add	r0,r0
800025ea:	00 08       	add	r8,r0
800025ec:	80 00       	ld.sh	r0,r0[0x0]
800025ee:	25 5c       	sub	r12,85

800025f0 <flashcdw_write_page>:
	return all_pages_erased;
}


void flashcdw_write_page(int page_number)
{
800025f0:	eb cd 40 80 	pushm	r7,lr
800025f4:	1a 97       	mov	r7,sp
800025f6:	20 1d       	sub	sp,4
800025f8:	ef 4c ff fc 	st.w	r7[-4],r12
	flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_WP, page_number);
800025fc:	ee fb ff fc 	ld.w	r11,r7[-4]
80002600:	30 1c       	mov	r12,1
80002602:	f0 1f 00 03 	mcall	8000260c <flashcdw_write_page+0x1c>
}
80002606:	2f fd       	sub	sp,-4
80002608:	e3 cd 80 80 	ldm	sp++,r7,pc
8000260c:	80 00       	ld.sh	r0,r0[0x0]
8000260e:	24 a0       	sub	r0,74

80002610 <flashcdw_quick_user_page_read>:


bool flashcdw_quick_user_page_read(void)
{
80002610:	eb cd 40 80 	pushm	r7,lr
80002614:	1a 97       	mov	r7,sp
	flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_QPRUP, -1);
80002616:	3f fb       	mov	r11,-1
80002618:	30 fc       	mov	r12,15
8000261a:	f0 1f 00 05 	mcall	8000262c <flashcdw_quick_user_page_read+0x1c>
	return flashcdw_is_page_erased();
8000261e:	f0 1f 00 05 	mcall	80002630 <flashcdw_quick_user_page_read+0x20>
80002622:	18 98       	mov	r8,r12
}
80002624:	10 9c       	mov	r12,r8
80002626:	e3 cd 80 80 	ldm	sp++,r7,pc
8000262a:	00 00       	add	r0,r0
8000262c:	80 00       	ld.sh	r0,r0[0x0]
8000262e:	24 a0       	sub	r0,74
80002630:	80 00       	ld.sh	r0,r0[0x0]
80002632:	25 40       	sub	r0,84

80002634 <flashcdw_erase_user_page>:


bool flashcdw_erase_user_page(bool check)
{
80002634:	eb cd 40 80 	pushm	r7,lr
80002638:	1a 97       	mov	r7,sp
8000263a:	20 1d       	sub	sp,4
8000263c:	18 98       	mov	r8,r12
8000263e:	ef 68 ff fc 	st.b	r7[-4],r8
	flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_EUP, -1);
80002642:	3f fb       	mov	r11,-1
80002644:	30 ec       	mov	r12,14
80002646:	f0 1f 00 09 	mcall	80002668 <flashcdw_erase_user_page+0x34>
	return (check) ? flashcdw_quick_user_page_read() : true;
8000264a:	ef 39 ff fc 	ld.ub	r9,r7[-4]
8000264e:	30 08       	mov	r8,0
80002650:	f0 09 18 00 	cp.b	r9,r8
80002654:	c0 50       	breq	8000265e <flashcdw_erase_user_page+0x2a>
80002656:	f0 1f 00 06 	mcall	8000266c <flashcdw_erase_user_page+0x38>
8000265a:	18 98       	mov	r8,r12
8000265c:	c0 28       	rjmp	80002660 <flashcdw_erase_user_page+0x2c>
8000265e:	30 18       	mov	r8,1
}
80002660:	10 9c       	mov	r12,r8
80002662:	2f fd       	sub	sp,-4
80002664:	e3 cd 80 80 	ldm	sp++,r7,pc
80002668:	80 00       	ld.sh	r0,r0[0x0]
8000266a:	24 a0       	sub	r0,74
8000266c:	80 00       	ld.sh	r0,r0[0x0]
8000266e:	26 10       	sub	r0,97

80002670 <flashcdw_write_user_page>:


void flashcdw_write_user_page(void)
{
80002670:	eb cd 40 80 	pushm	r7,lr
80002674:	1a 97       	mov	r7,sp
	flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_WUP, -1);
80002676:	3f fb       	mov	r11,-1
80002678:	30 dc       	mov	r12,13
8000267a:	f0 1f 00 03 	mcall	80002684 <flashcdw_write_user_page+0x14>
}
8000267e:	e3 cd 80 80 	ldm	sp++,r7,pc
80002682:	00 00       	add	r0,r0
80002684:	80 00       	ld.sh	r0,r0[0x0]
80002686:	24 a0       	sub	r0,74

80002688 <flashcdw_memcpy>:
	return dst;
}


volatile void *flashcdw_memcpy(volatile void *dst, const void *src, size_t nbytes, bool erase)
{
80002688:	eb cd 40 80 	pushm	r7,lr
8000268c:	1a 97       	mov	r7,sp
8000268e:	20 bd       	sub	sp,44
80002690:	ef 4c ff e0 	st.w	r7[-32],r12
80002694:	ef 4b ff dc 	st.w	r7[-36],r11
80002698:	ef 4a ff d8 	st.w	r7[-40],r10
8000269c:	12 98       	mov	r8,r9
8000269e:	ef 68 ff d4 	st.b	r7[-44],r8
	uint16_t page_pos;
	Union64 flash_dword;
	uint8_t i;
	bool b_user_page;
	unsigned int error_status = 0;
800026a2:	30 08       	mov	r8,0
800026a4:	ef 48 ff f0 	st.w	r7[-16],r8
	uint8_t* flash_add;
	uint8_t* dest_add=(uint8_t*)dst;
800026a8:	ee f8 ff e0 	ld.w	r8,r7[-32]
800026ac:	ef 48 ff f8 	st.w	r7[-8],r8
	const uint8_t* src_buf=(const uint8_t*)src;
800026b0:	ee f8 ff dc 	ld.w	r8,r7[-36]
800026b4:	ef 48 ff fc 	st.w	r7[-4],r8
	Assert( (((uint8_t *)dst >= AVR32_FLASH)
			&& (((uint8_t *)dst + nbytes) <= (AVR32_FLASH + flashcdw_get_flash_size())))
			|| (((uint8_t *)dst >= AVR32_FLASHCDW_USER_PAGE)
			&& (((uint8_t *)dst + nbytes) <= (AVR32_FLASHCDW_USER_PAGE + AVR32_FLASHCDW_USER_PAGE_SIZE))) );

	b_user_page = (volatile uint8_t *)dst >= AVR32_FLASHCDW_USER_PAGE;
800026b8:	ee f8 ff e0 	ld.w	r8,r7[-32]
800026bc:	e0 69 ff ff 	mov	r9,65535
800026c0:	ea 19 80 7f 	orh	r9,0x807f
800026c4:	12 38       	cp.w	r8,r9
800026c6:	5f b8       	srhi	r8
800026c8:	ef 68 ff ef 	st.b	r7[-17],r8

	flash_add = (uint8_t*)((uint32_t)dest_add - ((uint32_t)dest_add%AVR32_FLASHCDW_PAGE_SIZE));
800026cc:	ee f9 ff f8 	ld.w	r9,r7[-8]
800026d0:	ee f8 ff f8 	ld.w	r8,r7[-8]
800026d4:	f1 d8 c0 08 	bfextu	r8,r8,0x0,0x8
800026d8:	f2 08 01 08 	sub	r8,r9,r8
800026dc:	ef 48 ff f4 	st.w	r7[-12],r8

	while ( nbytes ) {
800026e0:	c9 18       	rjmp	80002802 <flashcdw_memcpy+0x17a>
		// Clear the page buffer in order to prepare data for a flash page write.
		flashcdw_clear_page_buffer();
800026e2:	f0 1f 00 50 	mcall	80002820 <flashcdw_memcpy+0x198>
		error_status |= flashcdw_error_status;
800026e6:	4d 08       	lddpc	r8,80002824 <flashcdw_memcpy+0x19c>
800026e8:	70 08       	ld.w	r8,r8[0x0]
800026ea:	ee f9 ff f0 	ld.w	r9,r7[-16]
800026ee:	f3 e8 10 08 	or	r8,r9,r8
800026f2:	ef 48 ff f0 	st.w	r7[-16],r8

		// Loop in the page
		for (page_pos = 0; page_pos < AVR32_FLASHCDW_PAGE_SIZE; page_pos += sizeof(uint64_t)) {
800026f6:	30 08       	mov	r8,0
800026f8:	ef 58 ff ec 	st.h	r7[-20],r8
800026fc:	c4 b8       	rjmp	80002792 <flashcdw_memcpy+0x10a>
			// Read the flash double-word buffer
			flash_dword.u64 = *(volatile uint64_t*)flash_add;
800026fe:	ee f8 ff f4 	ld.w	r8,r7[-12]
80002702:	f0 e8 00 00 	ld.d	r8,r8[0]
80002706:	ee e9 ff e4 	st.d	r7[-28],r8

			// Update double-word if necessary
			for (i = 0; i < sizeof(uint64_t); i++) {
8000270a:	30 08       	mov	r8,0
8000270c:	ef 68 ff ee 	st.b	r7[-18],r8
80002710:	c2 d8       	rjmp	8000276a <flashcdw_memcpy+0xe2>
				if ( nbytes && (flash_add == dest_add)) {
80002712:	ee f8 ff d8 	ld.w	r8,r7[-40]
80002716:	58 08       	cp.w	r8,0
80002718:	c1 f0       	breq	80002756 <flashcdw_memcpy+0xce>
8000271a:	ee f9 ff f4 	ld.w	r9,r7[-12]
8000271e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002722:	10 39       	cp.w	r9,r8
80002724:	c1 91       	brne	80002756 <flashcdw_memcpy+0xce>
					// Update page with data source
					flash_dword.u8[i] = *src_buf++;
80002726:	ef 39 ff ee 	ld.ub	r9,r7[-18]
8000272a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000272e:	11 88       	ld.ub	r8,r8[0x0]
80002730:	ee 09 00 09 	add	r9,r7,r9
80002734:	f3 68 ff e4 	st.b	r9[-28],r8
80002738:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000273c:	2f f8       	sub	r8,-1
8000273e:	ef 48 ff fc 	st.w	r7[-4],r8
					dest_add++;
80002742:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002746:	2f f8       	sub	r8,-1
80002748:	ef 48 ff f8 	st.w	r7[-8],r8
					nbytes--;
8000274c:	ee f8 ff d8 	ld.w	r8,r7[-40]
80002750:	20 18       	sub	r8,1
80002752:	ef 48 ff d8 	st.w	r7[-40],r8
				}
				flash_add++;
80002756:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000275a:	2f f8       	sub	r8,-1
8000275c:	ef 48 ff f4 	st.w	r7[-12],r8
		for (page_pos = 0; page_pos < AVR32_FLASHCDW_PAGE_SIZE; page_pos += sizeof(uint64_t)) {
			// Read the flash double-word buffer
			flash_dword.u64 = *(volatile uint64_t*)flash_add;

			// Update double-word if necessary
			for (i = 0; i < sizeof(uint64_t); i++) {
80002760:	ef 38 ff ee 	ld.ub	r8,r7[-18]
80002764:	2f f8       	sub	r8,-1
80002766:	ef 68 ff ee 	st.b	r7[-18],r8
8000276a:	ef 39 ff ee 	ld.ub	r9,r7[-18]
8000276e:	30 78       	mov	r8,7
80002770:	f0 09 18 00 	cp.b	r9,r8
80002774:	fe 98 ff cf 	brls	80002712 <flashcdw_memcpy+0x8a>
				}
				flash_add++;
			}

			// Write the flash double-word buffer to the page buffer.
			*(volatile uint64_t*)((uint32_t)flash_add - sizeof(uint64_t))= flash_dword.u64;
80002778:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000277c:	20 88       	sub	r8,8
8000277e:	10 9a       	mov	r10,r8
80002780:	ee e8 ff e4 	ld.d	r8,r7[-28]
80002784:	f4 e9 00 00 	st.d	r10[0],r8
		// Clear the page buffer in order to prepare data for a flash page write.
		flashcdw_clear_page_buffer();
		error_status |= flashcdw_error_status;

		// Loop in the page
		for (page_pos = 0; page_pos < AVR32_FLASHCDW_PAGE_SIZE; page_pos += sizeof(uint64_t)) {
80002788:	ef 08 ff ec 	ld.sh	r8,r7[-20]
8000278c:	2f 88       	sub	r8,-8
8000278e:	ef 58 ff ec 	st.h	r7[-20],r8
80002792:	ef 09 ff ec 	ld.sh	r9,r7[-20]
80002796:	e0 68 00 ff 	mov	r8,255
8000279a:	f0 09 19 00 	cp.h	r9,r8
8000279e:	fe 98 ff b0 	brls	800026fe <flashcdw_memcpy+0x76>
			// Write the flash double-word buffer to the page buffer.
			*(volatile uint64_t*)((uint32_t)flash_add - sizeof(uint64_t))= flash_dword.u64;
		}

		// Erase the current page if requested and write it from the page buffer.
		if (erase) {
800027a2:	ef 39 ff d4 	ld.ub	r9,r7[-44]
800027a6:	30 08       	mov	r8,0
800027a8:	f0 09 18 00 	cp.b	r9,r8
800027ac:	c1 70       	breq	800027da <flashcdw_memcpy+0x152>
			(b_user_page)? flashcdw_erase_user_page(false) : flashcdw_erase_page(-1, false);
800027ae:	ef 39 ff ef 	ld.ub	r9,r7[-17]
800027b2:	30 08       	mov	r8,0
800027b4:	f0 09 18 00 	cp.b	r9,r8
800027b8:	c0 50       	breq	800027c2 <flashcdw_memcpy+0x13a>
800027ba:	30 0c       	mov	r12,0
800027bc:	f0 1f 00 1b 	mcall	80002828 <flashcdw_memcpy+0x1a0>
800027c0:	c0 58       	rjmp	800027ca <flashcdw_memcpy+0x142>
800027c2:	30 0b       	mov	r11,0
800027c4:	3f fc       	mov	r12,-1
800027c6:	f0 1f 00 1a 	mcall	8000282c <flashcdw_memcpy+0x1a4>
			error_status |= flashcdw_error_status;
800027ca:	49 78       	lddpc	r8,80002824 <flashcdw_memcpy+0x19c>
800027cc:	70 08       	ld.w	r8,r8[0x0]
800027ce:	ee f9 ff f0 	ld.w	r9,r7[-16]
800027d2:	f3 e8 10 08 	or	r8,r9,r8
800027d6:	ef 48 ff f0 	st.w	r7[-16],r8
		}

		// Write the page
		(b_user_page)? flashcdw_write_user_page() : flashcdw_write_page(-1);
800027da:	ef 39 ff ef 	ld.ub	r9,r7[-17]
800027de:	30 08       	mov	r8,0
800027e0:	f0 09 18 00 	cp.b	r9,r8
800027e4:	c0 40       	breq	800027ec <flashcdw_memcpy+0x164>
800027e6:	f0 1f 00 13 	mcall	80002830 <flashcdw_memcpy+0x1a8>
800027ea:	c0 48       	rjmp	800027f2 <flashcdw_memcpy+0x16a>
800027ec:	3f fc       	mov	r12,-1
800027ee:	f0 1f 00 12 	mcall	80002834 <flashcdw_memcpy+0x1ac>
		error_status |= flashcdw_error_status;
800027f2:	48 d8       	lddpc	r8,80002824 <flashcdw_memcpy+0x19c>
800027f4:	70 08       	ld.w	r8,r8[0x0]
800027f6:	ee f9 ff f0 	ld.w	r9,r7[-16]
800027fa:	f3 e8 10 08 	or	r8,r9,r8
800027fe:	ef 48 ff f0 	st.w	r7[-16],r8

	b_user_page = (volatile uint8_t *)dst >= AVR32_FLASHCDW_USER_PAGE;

	flash_add = (uint8_t*)((uint32_t)dest_add - ((uint32_t)dest_add%AVR32_FLASHCDW_PAGE_SIZE));

	while ( nbytes ) {
80002802:	ee f8 ff d8 	ld.w	r8,r7[-40]
80002806:	58 08       	cp.w	r8,0
80002808:	fe 91 ff 6d 	brne	800026e2 <flashcdw_memcpy+0x5a>
		// Write the page
		(b_user_page)? flashcdw_write_user_page() : flashcdw_write_page(-1);
		error_status |= flashcdw_error_status;
	}
	// Update the FLASHC error status.
	flashcdw_error_status = error_status;
8000280c:	48 68       	lddpc	r8,80002824 <flashcdw_memcpy+0x19c>
8000280e:	ee f9 ff f0 	ld.w	r9,r7[-16]
80002812:	91 09       	st.w	r8[0x0],r9

	// Return the initial destination pointer as the standard memcpy function does.
	return dst;
80002814:	ee f8 ff e0 	ld.w	r8,r7[-32]
}
80002818:	10 9c       	mov	r12,r8
8000281a:	2f 5d       	sub	sp,-44
8000281c:	e3 cd 80 80 	ldm	sp++,r7,pc
80002820:	80 00       	ld.sh	r0,r0[0x0]
80002822:	25 28       	sub	r8,82
80002824:	00 00       	add	r0,r0
80002826:	00 08       	add	r8,r0
80002828:	80 00       	ld.sh	r0,r0[0x0]
8000282a:	26 34       	sub	r4,99
8000282c:	80 00       	ld.sh	r0,r0[0x0]
8000282e:	25 88       	sub	r8,88
80002830:	80 00       	ld.sh	r0,r0[0x0]
80002832:	26 70       	sub	r0,103
80002834:	80 00       	ld.sh	r0,r0[0x0]
80002836:	25 f0       	sub	r0,95

80002838 <gpio_enable_module>:
 * \param size The number of pins in \a gpiomap.
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
80002838:	eb cd 40 80 	pushm	r7,lr
8000283c:	1a 97       	mov	r7,sp
8000283e:	20 4d       	sub	sp,16
80002840:	ef 4c ff f4 	st.w	r7[-12],r12
80002844:	ef 4b ff f0 	st.w	r7[-16],r11
	uint32_t status = GPIO_SUCCESS;
80002848:	30 08       	mov	r8,0
8000284a:	ef 48 ff f8 	st.w	r7[-8],r8
	uint32_t i;

	for (i = 0; i < size; i++) {
8000284e:	30 08       	mov	r8,0
80002850:	ef 48 ff fc 	st.w	r7[-4],r8
80002854:	c1 c8       	rjmp	8000288c <gpio_enable_module+0x54>
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
80002856:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000285a:	70 19       	ld.w	r9,r8[0x4]
8000285c:	ee f8 ff f4 	ld.w	r8,r7[-12]
80002860:	70 08       	ld.w	r8,r8[0x0]
80002862:	12 9b       	mov	r11,r9
80002864:	10 9c       	mov	r12,r8
80002866:	f0 1f 00 10 	mcall	800028a4 <gpio_enable_module+0x6c>
8000286a:	18 98       	mov	r8,r12
8000286c:	ee f9 ff f8 	ld.w	r9,r7[-8]
80002870:	f3 e8 10 08 	or	r8,r9,r8
80002874:	ef 48 ff f8 	st.w	r7[-8],r8
		gpiomap++;
80002878:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000287c:	2f 88       	sub	r8,-8
8000287e:	ef 48 ff f4 	st.w	r7[-12],r8
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
80002882:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002886:	2f f8       	sub	r8,-1
80002888:	ef 48 ff fc 	st.w	r7[-4],r8
8000288c:	ee f9 ff fc 	ld.w	r9,r7[-4]
80002890:	ee f8 ff f0 	ld.w	r8,r7[-16]
80002894:	10 39       	cp.w	r9,r8
80002896:	ce 03       	brcs	80002856 <gpio_enable_module+0x1e>
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
		gpiomap++;
	}

	return status;
80002898:	ee f8 ff f8 	ld.w	r8,r7[-8]
}
8000289c:	10 9c       	mov	r12,r8
8000289e:	2f cd       	sub	sp,-16
800028a0:	e3 cd 80 80 	ldm	sp++,r7,pc
800028a4:	80 00       	ld.sh	r0,r0[0x0]
800028a6:	28 a8       	sub	r8,-118

800028a8 <gpio_enable_module_pin>:
 * \param function The pin function.
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module_pin(uint32_t pin, uint32_t function)
{
800028a8:	eb cd 40 80 	pushm	r7,lr
800028ac:	1a 97       	mov	r7,sp
800028ae:	20 3d       	sub	sp,12
800028b0:	ef 4c ff f8 	st.w	r7[-8],r12
800028b4:	ef 4b ff f4 	st.w	r7[-12],r11
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800028b8:	ee f8 ff f8 	ld.w	r8,r7[-8]
800028bc:	a5 98       	lsr	r8,0x5
800028be:	a9 78       	lsl	r8,0x9
800028c0:	e0 28 d8 00 	sub	r8,55296
800028c4:	ef 48 ff fc 	st.w	r7[-4],r8

	/* Enable the correct function. */
	switch (function) {
800028c8:	ee f8 ff f4 	ld.w	r8,r7[-12]
800028cc:	58 78       	cp.w	r8,7
800028ce:	e0 8b 01 16 	brhi	80002afa <gpio_enable_module_pin+0x252>
800028d2:	fe f9 02 4e 	ld.w	r9,pc[590]
800028d6:	f2 08 03 2f 	ld.w	pc,r9[r8<<0x2]
	case 0: /* A function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
800028da:	ee f8 ff f8 	ld.w	r8,r7[-8]
800028de:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800028e2:	30 19       	mov	r9,1
800028e4:	f2 08 09 48 	lsl	r8,r9,r8
800028e8:	10 99       	mov	r9,r8
800028ea:	ee f8 ff fc 	ld.w	r8,r7[-4]
800028ee:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
800028f0:	ee f8 ff f8 	ld.w	r8,r7[-8]
800028f4:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800028f8:	30 19       	mov	r9,1
800028fa:	f2 08 09 48 	lsl	r8,r9,r8
800028fe:	10 99       	mov	r9,r8
80002900:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002904:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
80002906:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000290a:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
8000290e:	30 19       	mov	r9,1
80002910:	f2 08 09 48 	lsl	r8,r9,r8
80002914:	10 99       	mov	r9,r8
80002916:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000291a:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
8000291c:	cf 18       	rjmp	80002afe <gpio_enable_module_pin+0x256>

	case 1: /* B function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
8000291e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002922:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002926:	30 19       	mov	r9,1
80002928:	f2 08 09 48 	lsl	r8,r9,r8
8000292c:	10 99       	mov	r9,r8
8000292e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002932:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002934:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002938:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
8000293c:	30 19       	mov	r9,1
8000293e:	f2 08 09 48 	lsl	r8,r9,r8
80002942:	10 99       	mov	r9,r8
80002944:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002948:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
8000294a:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000294e:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002952:	30 19       	mov	r9,1
80002954:	f2 08 09 48 	lsl	r8,r9,r8
80002958:	10 99       	mov	r9,r8
8000295a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000295e:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
80002960:	cc f8       	rjmp	80002afe <gpio_enable_module_pin+0x256>

	case 2: /* C function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80002962:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002966:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
8000296a:	30 19       	mov	r9,1
8000296c:	f2 08 09 48 	lsl	r8,r9,r8
80002970:	10 99       	mov	r9,r8
80002972:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002976:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80002978:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000297c:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002980:	30 19       	mov	r9,1
80002982:	f2 08 09 48 	lsl	r8,r9,r8
80002986:	10 99       	mov	r9,r8
80002988:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000298c:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
8000298e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002992:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002996:	30 19       	mov	r9,1
80002998:	f2 08 09 48 	lsl	r8,r9,r8
8000299c:	10 99       	mov	r9,r8
8000299e:	ee f8 ff fc 	ld.w	r8,r7[-4]
800029a2:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
800029a4:	ca d8       	rjmp	80002afe <gpio_enable_module_pin+0x256>

	case 3: /* D function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
800029a6:	ee f8 ff f8 	ld.w	r8,r7[-8]
800029aa:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800029ae:	30 19       	mov	r9,1
800029b0:	f2 08 09 48 	lsl	r8,r9,r8
800029b4:	10 99       	mov	r9,r8
800029b6:	ee f8 ff fc 	ld.w	r8,r7[-4]
800029ba:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
800029bc:	ee f8 ff f8 	ld.w	r8,r7[-8]
800029c0:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800029c4:	30 19       	mov	r9,1
800029c6:	f2 08 09 48 	lsl	r8,r9,r8
800029ca:	10 99       	mov	r9,r8
800029cc:	ee f8 ff fc 	ld.w	r8,r7[-4]
800029d0:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
800029d2:	ee f8 ff f8 	ld.w	r8,r7[-8]
800029d6:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800029da:	30 19       	mov	r9,1
800029dc:	f2 08 09 48 	lsl	r8,r9,r8
800029e0:	10 99       	mov	r9,r8
800029e2:	ee f8 ff fc 	ld.w	r8,r7[-4]
800029e6:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
800029e8:	c8 b8       	rjmp	80002afe <gpio_enable_module_pin+0x256>

#if (AVR32_GPIO_H_VERSION >= 210)
	case 4: /* E function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
800029ea:	ee f8 ff f8 	ld.w	r8,r7[-8]
800029ee:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800029f2:	30 19       	mov	r9,1
800029f4:	f2 08 09 48 	lsl	r8,r9,r8
800029f8:	10 99       	mov	r9,r8
800029fa:	ee f8 ff fc 	ld.w	r8,r7[-4]
800029fe:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002a00:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002a04:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002a08:	30 19       	mov	r9,1
80002a0a:	f2 08 09 48 	lsl	r8,r9,r8
80002a0e:	10 99       	mov	r9,r8
80002a10:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002a14:	91 a9       	st.w	r8[0x28],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
80002a16:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002a1a:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002a1e:	30 19       	mov	r9,1
80002a20:	f2 08 09 48 	lsl	r8,r9,r8
80002a24:	10 99       	mov	r9,r8
80002a26:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002a2a:	91 d9       	st.w	r8[0x34],r9
		break;
80002a2c:	c6 98       	rjmp	80002afe <gpio_enable_module_pin+0x256>

	case 5: /* F function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80002a2e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002a32:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002a36:	30 19       	mov	r9,1
80002a38:	f2 08 09 48 	lsl	r8,r9,r8
80002a3c:	10 99       	mov	r9,r8
80002a3e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002a42:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002a44:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002a48:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002a4c:	30 19       	mov	r9,1
80002a4e:	f2 08 09 48 	lsl	r8,r9,r8
80002a52:	10 99       	mov	r9,r8
80002a54:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002a58:	91 a9       	st.w	r8[0x28],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
80002a5a:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002a5e:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002a62:	30 19       	mov	r9,1
80002a64:	f2 08 09 48 	lsl	r8,r9,r8
80002a68:	10 99       	mov	r9,r8
80002a6a:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002a6e:	91 d9       	st.w	r8[0x34],r9
		break;
80002a70:	c4 78       	rjmp	80002afe <gpio_enable_module_pin+0x256>

	case 6: /* G function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80002a72:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002a76:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002a7a:	30 19       	mov	r9,1
80002a7c:	f2 08 09 48 	lsl	r8,r9,r8
80002a80:	10 99       	mov	r9,r8
80002a82:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002a86:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80002a88:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002a8c:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002a90:	30 19       	mov	r9,1
80002a92:	f2 08 09 48 	lsl	r8,r9,r8
80002a96:	10 99       	mov	r9,r8
80002a98:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002a9c:	91 99       	st.w	r8[0x24],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
80002a9e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002aa2:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002aa6:	30 19       	mov	r9,1
80002aa8:	f2 08 09 48 	lsl	r8,r9,r8
80002aac:	10 99       	mov	r9,r8
80002aae:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002ab2:	91 d9       	st.w	r8[0x34],r9
		break;
80002ab4:	c2 58       	rjmp	80002afe <gpio_enable_module_pin+0x256>

	case 7: /* H function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80002ab6:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002aba:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002abe:	30 19       	mov	r9,1
80002ac0:	f2 08 09 48 	lsl	r8,r9,r8
80002ac4:	10 99       	mov	r9,r8
80002ac6:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002aca:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80002acc:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002ad0:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002ad4:	30 19       	mov	r9,1
80002ad6:	f2 08 09 48 	lsl	r8,r9,r8
80002ada:	10 99       	mov	r9,r8
80002adc:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002ae0:	91 99       	st.w	r8[0x24],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
80002ae2:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002ae6:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002aea:	30 19       	mov	r9,1
80002aec:	f2 08 09 48 	lsl	r8,r9,r8
80002af0:	10 99       	mov	r9,r8
80002af2:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002af6:	91 d9       	st.w	r8[0x34],r9
		break;
80002af8:	c0 38       	rjmp	80002afe <gpio_enable_module_pin+0x256>
#endif

	default:
		return GPIO_INVALID_ARGUMENT;
80002afa:	30 18       	mov	r8,1
80002afc:	c0 d8       	rjmp	80002b16 <gpio_enable_module_pin+0x26e>
	}

	/* Disable GPIO control. */
	gpio_port->gperc = 1 << (pin & 0x1F);
80002afe:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002b02:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002b06:	30 19       	mov	r9,1
80002b08:	f2 08 09 48 	lsl	r8,r9,r8
80002b0c:	10 99       	mov	r9,r8
80002b0e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002b12:	91 29       	st.w	r8[0x8],r9

	return GPIO_SUCCESS;
80002b14:	30 08       	mov	r8,0
}
80002b16:	10 9c       	mov	r12,r8
80002b18:	2f dd       	sub	sp,-12
80002b1a:	e3 cd 80 80 	ldm	sp++,r7,pc
80002b1e:	00 00       	add	r0,r0
80002b20:	80 00       	ld.sh	r0,r0[0x0]
80002b22:	6a 00       	ld.w	r0,r5[0x0]

80002b24 <cpu_irq_save>:
#endif

typedef uint32_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
80002b24:	eb cd 40 80 	pushm	r7,lr
80002b28:	1a 97       	mov	r7,sp
80002b2a:	20 1d       	sub	sp,4
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002b2c:	e1 b8 00 00 	mfsr	r8,0x0
80002b30:	ef 48 ff fc 	st.w	r7[-4],r8
	cpu_irq_disable();
80002b34:	d3 03       	ssrf	0x10

	return flags;
80002b36:	ee f8 ff fc 	ld.w	r8,r7[-4]
}
80002b3a:	10 9c       	mov	r12,r8
80002b3c:	2f fd       	sub	sp,-4
80002b3e:	e3 cd 80 80 	ldm	sp++,r7,pc

80002b42 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
80002b42:	eb cd 40 80 	pushm	r7,lr
80002b46:	1a 97       	mov	r7,sp
80002b48:	20 1d       	sub	sp,4
80002b4a:	ef 4c ff fc 	st.w	r7[-4],r12
	return !(flags & AVR32_SR_GM_MASK);
80002b4e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002b52:	e6 18 00 01 	andh	r8,0x1,COH
80002b56:	5f 08       	sreq	r8
80002b58:	5c 58       	castu.b	r8
}
80002b5a:	10 9c       	mov	r12,r8
80002b5c:	2f fd       	sub	sp,-4
80002b5e:	e3 cd 80 80 	ldm	sp++,r7,pc
80002b62:	d7 03       	nop

80002b64 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
80002b64:	eb cd 40 80 	pushm	r7,lr
80002b68:	1a 97       	mov	r7,sp
80002b6a:	20 1d       	sub	sp,4
80002b6c:	ef 4c ff fc 	st.w	r7[-4],r12
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002b70:	ee fc ff fc 	ld.w	r12,r7[-4]
80002b74:	f0 1f 00 05 	mcall	80002b88 <cpu_irq_restore+0x24>
80002b78:	18 98       	mov	r8,r12
80002b7a:	58 08       	cp.w	r8,0
80002b7c:	c0 20       	breq	80002b80 <cpu_irq_restore+0x1c>
      cpu_irq_enable();
80002b7e:	d5 03       	csrf	0x10
   }

	barrier();
}
80002b80:	2f fd       	sub	sp,-4
80002b82:	e3 cd 80 80 	ldm	sp++,r7,pc
80002b86:	00 00       	add	r0,r0
80002b88:	80 00       	ld.sh	r0,r0[0x0]
80002b8a:	2b 42       	sub	r2,-76

80002b8c <pdca_get_handler>:

#include "compiler.h"
#include "pdca.h"

volatile avr32_pdca_channel_t *pdca_get_handler(uint8_t pdca_ch_number)
{
80002b8c:	eb cd 40 80 	pushm	r7,lr
80002b90:	1a 97       	mov	r7,sp
80002b92:	20 2d       	sub	sp,8
80002b94:	18 98       	mov	r8,r12
80002b96:	ef 68 ff f8 	st.b	r7[-8],r8
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel
		= &AVR32_PDCA.channel[pdca_ch_number];
80002b9a:	ef 38 ff f8 	ld.ub	r8,r7[-8]
80002b9e:	a7 68       	lsl	r8,0x6
80002ba0:	e0 38 00 00 	sub	r8,65536
80002ba4:	ef 48 ff fc 	st.w	r7[-4],r8

	if (pdca_ch_number >= AVR32_PDCA_CHANNEL_LENGTH) {
80002ba8:	ef 39 ff f8 	ld.ub	r9,r7[-8]
80002bac:	30 68       	mov	r8,6
80002bae:	f0 09 18 00 	cp.b	r9,r8
80002bb2:	e0 88 00 04 	brls	80002bba <pdca_get_handler+0x2e>
		return (volatile avr32_pdca_channel_t *)PDCA_INVALID_ARGUMENT;
80002bb6:	3f f8       	mov	r8,-1
80002bb8:	c0 38       	rjmp	80002bbe <pdca_get_handler+0x32>
	}

	return pdca_channel;
80002bba:	ee f8 ff fc 	ld.w	r8,r7[-4]
}
80002bbe:	10 9c       	mov	r12,r8
80002bc0:	2f ed       	sub	sp,-8
80002bc2:	e3 cd 80 80 	ldm	sp++,r7,pc
80002bc6:	d7 03       	nop

80002bc8 <pdca_init_channel>:

uint32_t pdca_init_channel(uint8_t pdca_ch_number,
		const pdca_channel_options_t *opt)
{
80002bc8:	eb cd 40 80 	pushm	r7,lr
80002bcc:	1a 97       	mov	r7,sp
80002bce:	20 4d       	sub	sp,16
80002bd0:	18 98       	mov	r8,r12
80002bd2:	ef 4b ff f0 	st.w	r7[-16],r11
80002bd6:	ef 68 ff f4 	st.b	r7[-12],r8
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80002bda:	ef 38 ff f4 	ld.ub	r8,r7[-12]
80002bde:	10 9c       	mov	r12,r8
80002be0:	f0 1f 00 29 	mcall	80002c84 <pdca_init_channel+0xbc>
80002be4:	18 98       	mov	r8,r12
			pdca_ch_number);
80002be6:	ef 48 ff f8 	st.w	r7[-8],r8

	pdca_disable_interrupt_transfer_complete(pdca_ch_number); 
80002bea:	ef 38 ff f4 	ld.ub	r8,r7[-12]
80002bee:	10 9c       	mov	r12,r8
80002bf0:	f0 1f 00 26 	mcall	80002c88 <pdca_init_channel+0xc0>
	pdca_disable_interrupt_reload_counter_zero(pdca_ch_number);
80002bf4:	ef 38 ff f4 	ld.ub	r8,r7[-12]
80002bf8:	10 9c       	mov	r12,r8
80002bfa:	f0 1f 00 25 	mcall	80002c8c <pdca_init_channel+0xc4>
	
	irqflags_t flags = cpu_irq_save();
80002bfe:	f0 1f 00 25 	mcall	80002c90 <pdca_init_channel+0xc8>
80002c02:	18 98       	mov	r8,r12
80002c04:	ef 48 ff fc 	st.w	r7[-4],r8

	pdca_channel->mar = (uint32_t)opt->addr;
80002c08:	ee f8 ff f0 	ld.w	r8,r7[-16]
80002c0c:	70 08       	ld.w	r8,r8[0x0]
80002c0e:	10 99       	mov	r9,r8
80002c10:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002c14:	91 09       	st.w	r8[0x0],r9
	pdca_channel->tcr = opt->size;
80002c16:	ee f8 ff f0 	ld.w	r8,r7[-16]
80002c1a:	70 19       	ld.w	r9,r8[0x4]
80002c1c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002c20:	91 29       	st.w	r8[0x8],r9
	pdca_channel->psr = opt->pid;
80002c22:	ee f8 ff f0 	ld.w	r8,r7[-16]
80002c26:	70 49       	ld.w	r9,r8[0x10]
80002c28:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002c2c:	91 19       	st.w	r8[0x4],r9
	pdca_channel->marr = (uint32_t)opt->r_addr;
80002c2e:	ee f8 ff f0 	ld.w	r8,r7[-16]
80002c32:	70 28       	ld.w	r8,r8[0x8]
80002c34:	10 99       	mov	r9,r8
80002c36:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002c3a:	91 39       	st.w	r8[0xc],r9
	pdca_channel->tcrr = opt->r_size;
80002c3c:	ee f8 ff f0 	ld.w	r8,r7[-16]
80002c40:	70 39       	ld.w	r9,r8[0xc]
80002c42:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002c46:	91 49       	st.w	r8[0x10],r9
	pdca_channel->mr =
#if (AVR32_PDCA_H_VERSION >= 120)
			opt->etrig << AVR32_PDCA_ETRIG_OFFSET |
80002c48:	ee f8 ff f0 	ld.w	r8,r7[-16]
80002c4c:	f1 38 00 18 	ld.ub	r8,r8[24]
80002c50:	a3 68       	lsl	r8,0x2
80002c52:	10 99       	mov	r9,r8
80002c54:	ee f8 ff f0 	ld.w	r8,r7[-16]
80002c58:	70 58       	ld.w	r8,r8[0x14]
80002c5a:	10 49       	or	r9,r8
	pdca_channel->mar = (uint32_t)opt->addr;
	pdca_channel->tcr = opt->size;
	pdca_channel->psr = opt->pid;
	pdca_channel->marr = (uint32_t)opt->r_addr;
	pdca_channel->tcrr = opt->r_size;
	pdca_channel->mr =
80002c5c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002c60:	91 69       	st.w	r8[0x18],r9
#if (AVR32_PDCA_H_VERSION >= 120)
			opt->etrig << AVR32_PDCA_ETRIG_OFFSET |
#endif
			opt->transfer_size << AVR32_PDCA_SIZE_OFFSET;
	pdca_channel->cr = AVR32_PDCA_ECLR_MASK;
80002c62:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002c66:	e0 69 01 00 	mov	r9,256
80002c6a:	91 59       	st.w	r8[0x14],r9
	pdca_channel->isr;
80002c6c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002c70:	70 b8       	ld.w	r8,r8[0x2c]
	
	cpu_irq_restore(flags);
80002c72:	ee fc ff fc 	ld.w	r12,r7[-4]
80002c76:	f0 1f 00 08 	mcall	80002c94 <pdca_init_channel+0xcc>

	return PDCA_SUCCESS;
80002c7a:	30 08       	mov	r8,0
}
80002c7c:	10 9c       	mov	r12,r8
80002c7e:	2f cd       	sub	sp,-16
80002c80:	e3 cd 80 80 	ldm	sp++,r7,pc
80002c84:	80 00       	ld.sh	r0,r0[0x0]
80002c86:	2b 8c       	sub	r12,-72
80002c88:	80 00       	ld.sh	r0,r0[0x0]
80002c8a:	2c f8       	sub	r8,-49
80002c8c:	80 00       	ld.sh	r0,r0[0x0]
80002c8e:	2d 78       	sub	r8,-41
80002c90:	80 00       	ld.sh	r0,r0[0x0]
80002c92:	2b 24       	sub	r4,-78
80002c94:	80 00       	ld.sh	r0,r0[0x0]
80002c96:	2b 64       	sub	r4,-74

80002c98 <pdca_disable>:

	return (pdca_channel->sr & AVR32_PDCA_TEN_MASK) != 0;
}

void pdca_disable(uint8_t pdca_ch_number)
{
80002c98:	eb cd 40 80 	pushm	r7,lr
80002c9c:	1a 97       	mov	r7,sp
80002c9e:	20 2d       	sub	sp,8
80002ca0:	18 98       	mov	r8,r12
80002ca2:	ef 68 ff f8 	st.b	r7[-8],r8
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80002ca6:	ef 38 ff f8 	ld.ub	r8,r7[-8]
80002caa:	10 9c       	mov	r12,r8
80002cac:	f0 1f 00 06 	mcall	80002cc4 <pdca_disable+0x2c>
80002cb0:	18 98       	mov	r8,r12
			pdca_ch_number);
80002cb2:	ef 48 ff fc 	st.w	r7[-4],r8

	/* Disable transfer */
	pdca_channel->cr = AVR32_PDCA_TDIS_MASK;
80002cb6:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002cba:	30 29       	mov	r9,2
80002cbc:	91 59       	st.w	r8[0x14],r9
}
80002cbe:	2f ed       	sub	sp,-8
80002cc0:	e3 cd 80 80 	ldm	sp++,r7,pc
80002cc4:	80 00       	ld.sh	r0,r0[0x0]
80002cc6:	2b 8c       	sub	r12,-72

80002cc8 <pdca_enable>:

void pdca_enable(uint8_t pdca_ch_number)
{
80002cc8:	eb cd 40 80 	pushm	r7,lr
80002ccc:	1a 97       	mov	r7,sp
80002cce:	20 2d       	sub	sp,8
80002cd0:	18 98       	mov	r8,r12
80002cd2:	ef 68 ff f8 	st.b	r7[-8],r8
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80002cd6:	ef 38 ff f8 	ld.ub	r8,r7[-8]
80002cda:	10 9c       	mov	r12,r8
80002cdc:	f0 1f 00 06 	mcall	80002cf4 <pdca_enable+0x2c>
80002ce0:	18 98       	mov	r8,r12
			pdca_ch_number);
80002ce2:	ef 48 ff fc 	st.w	r7[-4],r8

	/* Enable transfer */
	pdca_channel->cr = AVR32_PDCA_TEN_MASK;
80002ce6:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002cea:	30 19       	mov	r9,1
80002cec:	91 59       	st.w	r8[0x14],r9
}
80002cee:	2f ed       	sub	sp,-8
80002cf0:	e3 cd 80 80 	ldm	sp++,r7,pc
80002cf4:	80 00       	ld.sh	r0,r0[0x0]
80002cf6:	2b 8c       	sub	r12,-72

80002cf8 <pdca_disable_interrupt_transfer_complete>:

	pdca_channel->ier = AVR32_PDCA_TERR_MASK;
}

void pdca_disable_interrupt_transfer_complete(uint8_t pdca_ch_number)
{
80002cf8:	eb cd 40 80 	pushm	r7,lr
80002cfc:	1a 97       	mov	r7,sp
80002cfe:	20 3d       	sub	sp,12
80002d00:	18 98       	mov	r8,r12
80002d02:	ef 68 ff f4 	st.b	r7[-12],r8
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80002d06:	ef 38 ff f4 	ld.ub	r8,r7[-12]
80002d0a:	10 9c       	mov	r12,r8
80002d0c:	f0 1f 00 0c 	mcall	80002d3c <pdca_disable_interrupt_transfer_complete+0x44>
80002d10:	18 98       	mov	r8,r12
			pdca_ch_number);
80002d12:	ef 48 ff f8 	st.w	r7[-8],r8

	irqflags_t flags = cpu_irq_save();
80002d16:	f0 1f 00 0b 	mcall	80002d40 <pdca_disable_interrupt_transfer_complete+0x48>
80002d1a:	18 98       	mov	r8,r12
80002d1c:	ef 48 ff fc 	st.w	r7[-4],r8

	pdca_channel->idr = AVR32_PDCA_TRC_MASK;
80002d20:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002d24:	30 29       	mov	r9,2
80002d26:	91 99       	st.w	r8[0x24],r9
	pdca_channel->isr;
80002d28:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002d2c:	70 b8       	ld.w	r8,r8[0x2c]

	cpu_irq_restore(flags);
80002d2e:	ee fc ff fc 	ld.w	r12,r7[-4]
80002d32:	f0 1f 00 05 	mcall	80002d44 <pdca_disable_interrupt_transfer_complete+0x4c>
}
80002d36:	2f dd       	sub	sp,-12
80002d38:	e3 cd 80 80 	ldm	sp++,r7,pc
80002d3c:	80 00       	ld.sh	r0,r0[0x0]
80002d3e:	2b 8c       	sub	r12,-72
80002d40:	80 00       	ld.sh	r0,r0[0x0]
80002d42:	2b 24       	sub	r4,-78
80002d44:	80 00       	ld.sh	r0,r0[0x0]
80002d46:	2b 64       	sub	r4,-74

80002d48 <pdca_enable_interrupt_transfer_complete>:

void pdca_enable_interrupt_transfer_complete(uint8_t pdca_ch_number)
{
80002d48:	eb cd 40 80 	pushm	r7,lr
80002d4c:	1a 97       	mov	r7,sp
80002d4e:	20 2d       	sub	sp,8
80002d50:	18 98       	mov	r8,r12
80002d52:	ef 68 ff f8 	st.b	r7[-8],r8
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80002d56:	ef 38 ff f8 	ld.ub	r8,r7[-8]
80002d5a:	10 9c       	mov	r12,r8
80002d5c:	f0 1f 00 06 	mcall	80002d74 <pdca_enable_interrupt_transfer_complete+0x2c>
80002d60:	18 98       	mov	r8,r12
			pdca_ch_number);
80002d62:	ef 48 ff fc 	st.w	r7[-4],r8

	pdca_channel->ier = AVR32_PDCA_TRC_MASK;
80002d66:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002d6a:	30 29       	mov	r9,2
80002d6c:	91 89       	st.w	r8[0x20],r9
}
80002d6e:	2f ed       	sub	sp,-8
80002d70:	e3 cd 80 80 	ldm	sp++,r7,pc
80002d74:	80 00       	ld.sh	r0,r0[0x0]
80002d76:	2b 8c       	sub	r12,-72

80002d78 <pdca_disable_interrupt_reload_counter_zero>:

void pdca_disable_interrupt_reload_counter_zero(uint8_t pdca_ch_number)
{
80002d78:	eb cd 40 80 	pushm	r7,lr
80002d7c:	1a 97       	mov	r7,sp
80002d7e:	20 3d       	sub	sp,12
80002d80:	18 98       	mov	r8,r12
80002d82:	ef 68 ff f4 	st.b	r7[-12],r8
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80002d86:	ef 38 ff f4 	ld.ub	r8,r7[-12]
80002d8a:	10 9c       	mov	r12,r8
80002d8c:	f0 1f 00 0c 	mcall	80002dbc <pdca_disable_interrupt_reload_counter_zero+0x44>
80002d90:	18 98       	mov	r8,r12
			pdca_ch_number);
80002d92:	ef 48 ff f8 	st.w	r7[-8],r8

	irqflags_t flags = cpu_irq_save();
80002d96:	f0 1f 00 0b 	mcall	80002dc0 <pdca_disable_interrupt_reload_counter_zero+0x48>
80002d9a:	18 98       	mov	r8,r12
80002d9c:	ef 48 ff fc 	st.w	r7[-4],r8

	pdca_channel->idr = AVR32_PDCA_RCZ_MASK;
80002da0:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002da4:	30 19       	mov	r9,1
80002da6:	91 99       	st.w	r8[0x24],r9
	pdca_channel->isr;
80002da8:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002dac:	70 b8       	ld.w	r8,r8[0x2c]

	cpu_irq_restore(flags);
80002dae:	ee fc ff fc 	ld.w	r12,r7[-4]
80002db2:	f0 1f 00 05 	mcall	80002dc4 <pdca_disable_interrupt_reload_counter_zero+0x4c>
}
80002db6:	2f dd       	sub	sp,-12
80002db8:	e3 cd 80 80 	ldm	sp++,r7,pc
80002dbc:	80 00       	ld.sh	r0,r0[0x0]
80002dbe:	2b 8c       	sub	r12,-72
80002dc0:	80 00       	ld.sh	r0,r0[0x0]
80002dc2:	2b 24       	sub	r4,-78
80002dc4:	80 00       	ld.sh	r0,r0[0x0]
80002dc6:	2b 64       	sub	r4,-74

80002dc8 <cpu_irq_is_enabled_flags>:

	return flags;
}

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
80002dc8:	eb cd 40 80 	pushm	r7,lr
80002dcc:	1a 97       	mov	r7,sp
80002dce:	20 1d       	sub	sp,4
80002dd0:	ef 4c ff fc 	st.w	r7[-4],r12
	return !(flags & AVR32_SR_GM_MASK);
80002dd4:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002dd8:	e6 18 00 01 	andh	r8,0x1,COH
80002ddc:	5f 08       	sreq	r8
80002dde:	5c 58       	castu.b	r8
}
80002de0:	10 9c       	mov	r12,r8
80002de2:	2f fd       	sub	sp,-4
80002de4:	e3 cd 80 80 	ldm	sp++,r7,pc

80002de8 <sysclk_enable_hsb_module>:
/**
 * \brief Enable a module clock derived from the HSB clock
 * \param index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_enable_hsb_module(unsigned int index)
{
80002de8:	eb cd 40 80 	pushm	r7,lr
80002dec:	1a 97       	mov	r7,sp
80002dee:	20 1d       	sub	sp,4
80002df0:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_HSB, index);
80002df4:	ee fb ff fc 	ld.w	r11,r7[-4]
80002df8:	30 1c       	mov	r12,1
80002dfa:	f0 1f 00 03 	mcall	80002e04 <sysclk_enable_hsb_module+0x1c>
}
80002dfe:	2f fd       	sub	sp,-4
80002e00:	e3 cd 80 80 	ldm	sp++,r7,pc
80002e04:	80 00       	ld.sh	r0,r0[0x0]
80002e06:	52 44       	stdsp	sp[0x90],r4

80002e08 <sysclk_enable_pba_module>:
/**
 * \brief Enable a module clock derived from the PBA clock
 * \param index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_enable_pba_module(unsigned int index)
{
80002e08:	eb cd 40 80 	pushm	r7,lr
80002e0c:	1a 97       	mov	r7,sp
80002e0e:	20 1d       	sub	sp,4
80002e10:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBA, index);
80002e14:	ee fb ff fc 	ld.w	r11,r7[-4]
80002e18:	30 2c       	mov	r12,2
80002e1a:	f0 1f 00 03 	mcall	80002e24 <sysclk_enable_pba_module+0x1c>
}
80002e1e:	2f fd       	sub	sp,-4
80002e20:	e3 cd 80 80 	ldm	sp++,r7,pc
80002e24:	80 00       	ld.sh	r0,r0[0x0]
80002e26:	52 44       	stdsp	sp[0x90],r4

80002e28 <sysclk_enable_pbb_module>:
/**
 * \brief Enable a module clock derived from the PBB clock
 * \param index Index of the module clock in the PBBMASK register
 */
static inline void sysclk_enable_pbb_module(unsigned int index)
{
80002e28:	eb cd 40 80 	pushm	r7,lr
80002e2c:	1a 97       	mov	r7,sp
80002e2e:	20 1d       	sub	sp,4
80002e30:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBB, index);
80002e34:	ee fb ff fc 	ld.w	r11,r7[-4]
80002e38:	30 3c       	mov	r12,3
80002e3a:	f0 1f 00 03 	mcall	80002e44 <sysclk_enable_pbb_module+0x1c>
}
80002e3e:	2f fd       	sub	sp,-4
80002e40:	e3 cd 80 80 	ldm	sp++,r7,pc
80002e44:	80 00       	ld.sh	r0,r0[0x0]
80002e46:	52 44       	stdsp	sp[0x90],r4

80002e48 <sysclk_enable_peripheral_clock>:
 *  has an associated clock on the HSB bus, this will be enabled also.
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
80002e48:	eb cd 40 80 	pushm	r7,lr
80002e4c:	1a 97       	mov	r7,sp
80002e4e:	20 1d       	sub	sp,4
80002e50:	ef 4c ff fc 	st.w	r7[-4],r12
	switch ((uintptr_t)module) {
80002e54:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002e58:	fe 58 38 00 	cp.w	r8,-51200
80002e5c:	e0 80 00 8a 	breq	80002f70 <sysclk_enable_peripheral_clock+0x128>
80002e60:	e0 8b 00 33 	brhi	80002ec6 <sysclk_enable_peripheral_clock+0x7e>
80002e64:	fe 58 14 00 	cp.w	r8,-60416
80002e68:	c6 80       	breq	80002f38 <sysclk_enable_peripheral_clock+0xf0>
80002e6a:	e0 8b 00 18 	brhi	80002e9a <sysclk_enable_peripheral_clock+0x52>
80002e6e:	fe 48 14 00 	cp.w	r8,-125952
80002e72:	e0 80 00 be 	breq	80002fee <sysclk_enable_peripheral_clock+0x1a6>
80002e76:	e0 8b 00 0b 	brhi	80002e8c <sysclk_enable_peripheral_clock+0x44>
80002e7a:	fe 48 00 00 	cp.w	r8,-131072
80002e7e:	e0 80 00 ad 	breq	80002fd8 <sysclk_enable_peripheral_clock+0x190>
80002e82:	fe 48 10 00 	cp.w	r8,-126976
80002e86:	e0 80 00 b0 	breq	80002fe6 <sysclk_enable_peripheral_clock+0x19e>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80002e8a:	cb 98       	rjmp	80002ffc <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80002e8c:	fe 58 00 00 	cp.w	r8,-65536
80002e90:	c4 90       	breq	80002f22 <sysclk_enable_peripheral_clock+0xda>
80002e92:	fe 58 10 00 	cp.w	r8,-61440
80002e96:	c4 d0       	breq	80002f30 <sysclk_enable_peripheral_clock+0xe8>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80002e98:	cb 28       	rjmp	80002ffc <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80002e9a:	fe 58 20 00 	cp.w	r8,-57344
80002e9e:	c5 90       	breq	80002f50 <sysclk_enable_peripheral_clock+0x108>
80002ea0:	e0 8b 00 09 	brhi	80002eb2 <sysclk_enable_peripheral_clock+0x6a>
80002ea4:	fe 58 18 00 	cp.w	r8,-59392
80002ea8:	c4 c0       	breq	80002f40 <sysclk_enable_peripheral_clock+0xf8>
80002eaa:	fe 58 1c 00 	cp.w	r8,-58368
80002eae:	c4 d0       	breq	80002f48 <sysclk_enable_peripheral_clock+0x100>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80002eb0:	ca 68       	rjmp	80002ffc <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80002eb2:	fe 58 30 00 	cp.w	r8,-53248
80002eb6:	c5 50       	breq	80002f60 <sysclk_enable_peripheral_clock+0x118>
80002eb8:	fe 58 34 00 	cp.w	r8,-52224
80002ebc:	c5 60       	breq	80002f68 <sysclk_enable_peripheral_clock+0x120>
80002ebe:	fe 58 28 00 	cp.w	r8,-55296
80002ec2:	c4 b0       	breq	80002f58 <sysclk_enable_peripheral_clock+0x110>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80002ec4:	c9 c8       	rjmp	80002ffc <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80002ec6:	fe 58 50 00 	cp.w	r8,-45056
80002eca:	c6 b0       	breq	80002fa0 <sysclk_enable_peripheral_clock+0x158>
80002ecc:	e0 8b 00 15 	brhi	80002ef6 <sysclk_enable_peripheral_clock+0xae>
80002ed0:	fe 58 44 00 	cp.w	r8,-48128
80002ed4:	c5 a0       	breq	80002f88 <sysclk_enable_peripheral_clock+0x140>
80002ed6:	e0 8b 00 09 	brhi	80002ee8 <sysclk_enable_peripheral_clock+0xa0>
80002eda:	fe 58 3c 00 	cp.w	r8,-50176
80002ede:	c4 d0       	breq	80002f78 <sysclk_enable_peripheral_clock+0x130>
80002ee0:	fe 58 40 00 	cp.w	r8,-49152
80002ee4:	c4 e0       	breq	80002f80 <sysclk_enable_peripheral_clock+0x138>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80002ee6:	c8 b8       	rjmp	80002ffc <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80002ee8:	fe 58 48 00 	cp.w	r8,-47104
80002eec:	c5 20       	breq	80002f90 <sysclk_enable_peripheral_clock+0x148>
80002eee:	fe 58 4c 00 	cp.w	r8,-46080
80002ef2:	c5 30       	breq	80002f98 <sysclk_enable_peripheral_clock+0x150>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80002ef4:	c8 48       	rjmp	80002ffc <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80002ef6:	fe 58 5c 00 	cp.w	r8,-41984
80002efa:	c5 f0       	breq	80002fb8 <sysclk_enable_peripheral_clock+0x170>
80002efc:	e0 8b 00 09 	brhi	80002f0e <sysclk_enable_peripheral_clock+0xc6>
80002f00:	fe 58 54 00 	cp.w	r8,-44032
80002f04:	c5 20       	breq	80002fa8 <sysclk_enable_peripheral_clock+0x160>
80002f06:	fe 58 58 00 	cp.w	r8,-43008
80002f0a:	c5 30       	breq	80002fb0 <sysclk_enable_peripheral_clock+0x168>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80002f0c:	c7 88       	rjmp	80002ffc <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80002f0e:	fe 58 64 00 	cp.w	r8,-39936
80002f12:	c5 b0       	breq	80002fc8 <sysclk_enable_peripheral_clock+0x180>
80002f14:	fe 58 68 00 	cp.w	r8,-38912
80002f18:	c5 c0       	breq	80002fd0 <sysclk_enable_peripheral_clock+0x188>
80002f1a:	fe 58 60 00 	cp.w	r8,-40960
80002f1e:	c5 10       	breq	80002fc0 <sysclk_enable_peripheral_clock+0x178>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80002f20:	c6 e8       	rjmp	80002ffc <sysclk_enable_peripheral_clock+0x1b4>
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
	case AVR32_PDCA_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_PDCA_HSB);
80002f22:	30 4c       	mov	r12,4
80002f24:	f0 1f 00 38 	mcall	80003004 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pba_module(SYSCLK_PDCA_PBA);
80002f28:	30 0c       	mov	r12,0
80002f2a:	f0 1f 00 38 	mcall	80003008 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002f2e:	c6 78       	rjmp	80002ffc <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_INTC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_INTC);
80002f30:	30 1c       	mov	r12,1
80002f32:	f0 1f 00 36 	mcall	80003008 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002f36:	c6 38       	rjmp	80002ffc <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_PM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_PM);
80002f38:	30 2c       	mov	r12,2
80002f3a:	f0 1f 00 34 	mcall	80003008 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002f3e:	c5 f8       	rjmp	80002ffc <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_AST_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_AST);
80002f40:	30 3c       	mov	r12,3
80002f42:	f0 1f 00 32 	mcall	80003008 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002f46:	c5 b8       	rjmp	80002ffc <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_WDT_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_WDT);
80002f48:	30 4c       	mov	r12,4
80002f4a:	f0 1f 00 30 	mcall	80003008 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002f4e:	c5 78       	rjmp	80002ffc <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_EIC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_EIC);
80002f50:	30 5c       	mov	r12,5
80002f52:	f0 1f 00 2e 	mcall	80003008 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002f56:	c5 38       	rjmp	80002ffc <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_GPIO_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_GPIO);
80002f58:	30 6c       	mov	r12,6
80002f5a:	f0 1f 00 2c 	mcall	80003008 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002f5e:	c4 f8       	rjmp	80002ffc <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART0_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART0);
80002f60:	30 7c       	mov	r12,7
80002f62:	f0 1f 00 2a 	mcall	80003008 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002f66:	c4 b8       	rjmp	80002ffc <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART1_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART1);
80002f68:	30 8c       	mov	r12,8
80002f6a:	f0 1f 00 28 	mcall	80003008 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002f6e:	c4 78       	rjmp	80002ffc <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART2_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART2);
80002f70:	30 9c       	mov	r12,9
80002f72:	f0 1f 00 26 	mcall	80003008 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002f76:	c4 38       	rjmp	80002ffc <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_SPI_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_SPI);
80002f78:	30 ac       	mov	r12,10
80002f7a:	f0 1f 00 24 	mcall	80003008 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002f7e:	c3 f8       	rjmp	80002ffc <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TWIM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TWIM);
80002f80:	30 bc       	mov	r12,11
80002f82:	f0 1f 00 22 	mcall	80003008 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002f86:	c3 b8       	rjmp	80002ffc <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TWIS_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TWIS);
80002f88:	30 cc       	mov	r12,12
80002f8a:	f0 1f 00 20 	mcall	80003008 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002f8e:	c3 78       	rjmp	80002ffc <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_PWMA_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_PWMA);
80002f90:	30 dc       	mov	r12,13
80002f92:	f0 1f 00 1e 	mcall	80003008 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002f96:	c3 38       	rjmp	80002ffc <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_IISC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_IISC);
80002f98:	30 ec       	mov	r12,14
80002f9a:	f0 1f 00 1c 	mcall	80003008 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002f9e:	c2 f8       	rjmp	80002ffc <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TC);
80002fa0:	30 fc       	mov	r12,15
80002fa2:	f0 1f 00 1a 	mcall	80003008 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002fa6:	c2 b8       	rjmp	80002ffc <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_ADCIFD_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_ADCIFD);
80002fa8:	31 0c       	mov	r12,16
80002faa:	f0 1f 00 18 	mcall	80003008 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002fae:	c2 78       	rjmp	80002ffc <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_SCIF_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_SCIF);
80002fb0:	31 1c       	mov	r12,17
80002fb2:	f0 1f 00 16 	mcall	80003008 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002fb6:	c2 38       	rjmp	80002ffc <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_FREQM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_FREQM);
80002fb8:	31 2c       	mov	r12,18
80002fba:	f0 1f 00 14 	mcall	80003008 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002fbe:	c1 f8       	rjmp	80002ffc <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_CAT_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_CAT);
80002fc0:	31 3c       	mov	r12,19
80002fc2:	f0 1f 00 12 	mcall	80003008 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002fc6:	c1 b8       	rjmp	80002ffc <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_GLOC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_GLOC);
80002fc8:	31 4c       	mov	r12,20
80002fca:	f0 1f 00 10 	mcall	80003008 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002fce:	c1 78       	rjmp	80002ffc <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_AW_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_AW);
80002fd0:	31 5c       	mov	r12,21
80002fd2:	f0 1f 00 0e 	mcall	80003008 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002fd6:	c1 38       	rjmp	80002ffc <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USBC_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_USBC_DATA);
80002fd8:	30 3c       	mov	r12,3
80002fda:	f0 1f 00 0b 	mcall	80003004 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pbb_module(SYSCLK_USBC_REGS);
80002fde:	30 0c       	mov	r12,0
80002fe0:	f0 1f 00 0b 	mcall	8000300c <sysclk_enable_peripheral_clock+0x1c4>
		break;
80002fe4:	c0 c8       	rjmp	80002ffc <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_HMATRIXB_ADDRESS:
		sysclk_enable_pbb_module(SYSCLK_HMATRIX);
80002fe6:	30 1c       	mov	r12,1
80002fe8:	f0 1f 00 09 	mcall	8000300c <sysclk_enable_peripheral_clock+0x1c4>
		break;
80002fec:	c0 88       	rjmp	80002ffc <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_FLASHCDW_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_FLASHCDW_DATA);
80002fee:	30 0c       	mov	r12,0
80002ff0:	f0 1f 00 05 	mcall	80003004 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
80002ff4:	30 2c       	mov	r12,2
80002ff6:	f0 1f 00 06 	mcall	8000300c <sysclk_enable_peripheral_clock+0x1c4>
		break;
80002ffa:	d7 03       	nop

	default:
		Assert(false);
		return;
	}
}
80002ffc:	2f fd       	sub	sp,-4
80002ffe:	e3 cd 80 80 	ldm	sp++,r7,pc
80003002:	00 00       	add	r0,r0
80003004:	80 00       	ld.sh	r0,r0[0x0]
80003006:	2d e8       	sub	r8,-34
80003008:	80 00       	ld.sh	r0,r0[0x0]
8000300a:	2e 08       	sub	r8,-32
8000300c:	80 00       	ld.sh	r0,r0[0x0]
8000300e:	2e 28       	sub	r8,-30

80003010 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
80003010:	eb cd 40 80 	pushm	r7,lr
80003014:	1a 97       	mov	r7,sp
80003016:	20 cd       	sub	sp,48
80003018:	ef 4c ff d4 	st.w	r7[-44],r12
8000301c:	ef 4b ff d0 	st.w	r7[-48],r11
80003020:	ee f8 ff d4 	ld.w	r8,r7[-44]
80003024:	ef 48 ff dc 	st.w	r7[-36],r8
80003028:	ee f8 ff d0 	ld.w	r8,r7[-48]
8000302c:	ef 48 ff d8 	st.w	r7[-40],r8
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
80003030:	ee f8 ff d8 	ld.w	r8,r7[-40]
80003034:	58 18       	cp.w	r8,1
80003036:	c2 11       	brne	80003078 <ioport_set_pin_dir+0x68>
80003038:	ee f8 ff dc 	ld.w	r8,r7[-36]
8000303c:	ef 48 ff e0 	st.w	r7[-32],r8
80003040:	ee f8 ff e0 	ld.w	r8,r7[-32]
80003044:	ef 48 ff e4 	st.w	r7[-28],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80003048:	ee f8 ff e4 	ld.w	r8,r7[-28]
8000304c:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
8000304e:	ef 48 ff e8 	st.w	r7[-24],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80003052:	ee f8 ff e8 	ld.w	r8,r7[-24]
80003056:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80003058:	e0 28 d8 00 	sub	r8,55296

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
8000305c:	ee f9 ff dc 	ld.w	r9,r7[-36]
80003060:	ef 49 ff ec 	st.w	r7[-20],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80003064:	ee f9 ff ec 	ld.w	r9,r7[-20]
80003068:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
8000306c:	30 1a       	mov	r10,1
8000306e:	f4 09 09 49 	lsl	r9,r10,r9

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
80003072:	f1 49 00 44 	st.w	r8[68],r9
80003076:	c2 48       	rjmp	800030be <ioport_set_pin_dir+0xae>
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
80003078:	ee f8 ff d8 	ld.w	r8,r7[-40]
8000307c:	58 08       	cp.w	r8,0
8000307e:	c2 01       	brne	800030be <ioport_set_pin_dir+0xae>
80003080:	ee f8 ff dc 	ld.w	r8,r7[-36]
80003084:	ef 48 ff f0 	st.w	r7[-16],r8
80003088:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000308c:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80003090:	ee f8 ff f4 	ld.w	r8,r7[-12]
80003094:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80003096:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
8000309a:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000309e:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
800030a0:	e0 28 d8 00 	sub	r8,55296
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
800030a4:	ee f9 ff dc 	ld.w	r9,r7[-36]
800030a8:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
800030ac:	ee f9 ff fc 	ld.w	r9,r7[-4]
800030b0:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
800030b4:	30 1a       	mov	r10,1
800030b6:	f4 09 09 49 	lsl	r9,r10,r9
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
800030ba:	f1 49 00 48 	st.w	r8[72],r9
	arch_ioport_set_pin_dir(pin, dir);
}
800030be:	2f 4d       	sub	sp,-48
800030c0:	e3 cd 80 80 	ldm	sp++,r7,pc

800030c4 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
800030c4:	eb cd 40 80 	pushm	r7,lr
800030c8:	1a 97       	mov	r7,sp
800030ca:	20 cd       	sub	sp,48
800030cc:	ef 4c ff d4 	st.w	r7[-44],r12
800030d0:	16 98       	mov	r8,r11
800030d2:	ef 68 ff d0 	st.b	r7[-48],r8
	arch_ioport_set_pin_level(pin, level);
800030d6:	ef 38 ff d0 	ld.ub	r8,r7[-48]
800030da:	ee f9 ff d4 	ld.w	r9,r7[-44]
800030de:	ef 49 ff dc 	st.w	r7[-36],r9
800030e2:	ef 68 ff db 	st.b	r7[-37],r8
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
800030e6:	ef 39 ff db 	ld.ub	r9,r7[-37]
800030ea:	30 08       	mov	r8,0
800030ec:	f0 09 18 00 	cp.b	r9,r8
800030f0:	c2 10       	breq	80003132 <ioport_set_pin_level+0x6e>
800030f2:	ee f8 ff dc 	ld.w	r8,r7[-36]
800030f6:	ef 48 ff e0 	st.w	r7[-32],r8
800030fa:	ee f8 ff e0 	ld.w	r8,r7[-32]
800030fe:	ef 48 ff e4 	st.w	r7[-28],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80003102:	ee f8 ff e4 	ld.w	r8,r7[-28]
80003106:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80003108:	ef 48 ff e8 	st.w	r7[-24],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
8000310c:	ee f8 ff e8 	ld.w	r8,r7[-24]
80003110:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80003112:	e0 28 d8 00 	sub	r8,55296

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
80003116:	ee f9 ff dc 	ld.w	r9,r7[-36]
8000311a:	ef 49 ff ec 	st.w	r7[-20],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
8000311e:	ee f9 ff ec 	ld.w	r9,r7[-20]
80003122:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80003126:	30 1a       	mov	r10,1
80003128:	f4 09 09 49 	lsl	r9,r10,r9

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
8000312c:	f1 49 00 54 	st.w	r8[84],r9
80003130:	c2 08       	rjmp	80003170 <ioport_set_pin_level+0xac>
80003132:	ee f8 ff dc 	ld.w	r8,r7[-36]
80003136:	ef 48 ff f0 	st.w	r7[-16],r8
8000313a:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000313e:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80003142:	ee f8 ff f4 	ld.w	r8,r7[-12]
80003146:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80003148:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
8000314c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003150:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80003152:	e0 28 d8 00 	sub	r8,55296
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
			= arch_ioport_pin_to_mask(pin);
	} else {
		arch_ioport_pin_to_base(pin)->ovrc
80003156:	ee f9 ff dc 	ld.w	r9,r7[-36]
8000315a:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
8000315e:	ee f9 ff fc 	ld.w	r9,r7[-4]
80003162:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80003166:	30 1a       	mov	r10,1
80003168:	f4 09 09 49 	lsl	r9,r10,r9
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
			= arch_ioport_pin_to_mask(pin);
	} else {
		arch_ioport_pin_to_base(pin)->ovrc
8000316c:	f1 49 00 58 	st.w	r8[88],r9
}
80003170:	2f 4d       	sub	sp,-48
80003172:	e3 cd 80 80 	ldm	sp++,r7,pc

80003176 <spi_get>:
 * \param spi Base address of the SPI instance.
 * \return The data byte
 *
 */
static inline uint16_t spi_get(volatile avr32_spi_t *spi)
{
80003176:	eb cd 40 80 	pushm	r7,lr
8000317a:	1a 97       	mov	r7,sp
8000317c:	20 1d       	sub	sp,4
8000317e:	ef 4c ff fc 	st.w	r7[-4],r12
	return (spi->rdr >> AVR32_SPI_RDR_RD_OFFSET);
80003182:	ee f8 ff fc 	ld.w	r8,r7[-4]
80003186:	70 28       	ld.w	r8,r8[0x8]
80003188:	5c 88       	casts.h	r8
}
8000318a:	10 9c       	mov	r12,r8
8000318c:	2f fd       	sub	sp,-4
8000318e:	e3 cd 80 80 	ldm	sp++,r7,pc
80003192:	d7 03       	nop

80003194 <com_spi_interrupt_handler>:


motor_values_t speed_1;

ISR(com_spi_interrupt_handler, AVR32_SPI_IRQ_GROUP, SPI_ARDU_IRQ_LEVEL)
{
80003194:	eb cd 40 80 	pushm	r7,lr
80003198:	1a 97       	mov	r7,sp
8000319a:	20 8d       	sub	sp,32
	pdca_disable(PDCA_CHANNEL_SPI_RX);
8000319c:	30 0c       	mov	r12,0
8000319e:	f0 1f 00 3f 	mcall	80003298 <com_spi_interrupt_handler+0x104>
	pdca_disable(PDCA_CHANNEL_SPI_TX);
800031a2:	30 1c       	mov	r12,1
800031a4:	f0 1f 00 3d 	mcall	80003298 <com_spi_interrupt_handler+0x104>
	pdca_channel_options_t pdca_opt;
	pdca_opt.transfer_size	= PDCA_TRANSFER_SIZE_BYTE;
800031a8:	30 08       	mov	r8,0
800031aa:	ef 48 ff f4 	st.w	r7[-12],r8
	pdca_opt.etrig			= false;
800031ae:	30 08       	mov	r8,0
800031b0:	ef 68 ff f8 	st.b	r7[-8],r8
	pdca_opt.r_addr			= NULL;
800031b4:	30 08       	mov	r8,0
800031b6:	ef 48 ff e8 	st.w	r7[-24],r8
	pdca_opt.r_size			= 0;
800031ba:	30 08       	mov	r8,0
800031bc:	ef 48 ff ec 	st.w	r7[-20],r8

	uint8_t cmd = spi_get(SPI_ARDU);
800031c0:	fe 7c 3c 00 	mov	r12,-50176
800031c4:	f0 1f 00 36 	mcall	8000329c <com_spi_interrupt_handler+0x108>
800031c8:	18 98       	mov	r8,r12
800031ca:	5c 88       	casts.h	r8
800031cc:	ef 68 ff ff 	st.b	r7[-1],r8
	switch (cmd)
800031d0:	ef 38 ff ff 	ld.ub	r8,r7[-1]
800031d4:	58 18       	cp.w	r8,1
800031d6:	c0 50       	breq	800031e0 <com_spi_interrupt_handler+0x4c>
800031d8:	e0 48 00 99 	cp.w	r8,153
800031dc:	c2 e0       	breq	80003238 <com_spi_interrupt_handler+0xa4>
800031de:	c5 88       	rjmp	8000328e <com_spi_interrupt_handler+0xfa>
	{
		case SPI_CMD_EULER_COORD:
			pdca_opt.pid			= AVR32_SPI_PDCA_ID_RX;
800031e0:	30 38       	mov	r8,3
800031e2:	ef 48 ff f0 	st.w	r7[-16],r8
			pdca_opt.addr			= (void *)&app_euler;
800031e6:	4a f8       	lddpc	r8,800032a0 <com_spi_interrupt_handler+0x10c>
800031e8:	ef 48 ff e0 	st.w	r7[-32],r8
			pdca_opt.size			= SPI_CMD_EULER_COORD_NUM_BYTES;
800031ec:	30 68       	mov	r8,6
800031ee:	ef 48 ff e4 	st.w	r7[-28],r8
			pdca_init_channel(PDCA_CHANNEL_SPI_RX,&pdca_opt);
800031f2:	ee c8 00 20 	sub	r8,r7,32
800031f6:	10 9b       	mov	r11,r8
800031f8:	30 0c       	mov	r12,0
800031fa:	f0 1f 00 2b 	mcall	800032a4 <com_spi_interrupt_handler+0x110>
			
			pdca_opt.pid			= AVR32_SPI_PDCA_ID_TX;
800031fe:	30 f8       	mov	r8,15
80003200:	ef 48 ff f0 	st.w	r7[-16],r8
			pdca_opt.addr			= (void *)&sensor_euler;
80003204:	4a 98       	lddpc	r8,800032a8 <com_spi_interrupt_handler+0x114>
80003206:	ef 48 ff e0 	st.w	r7[-32],r8
			pdca_opt.size			= SPI_CMD_EULER_COORD_NUM_BYTES;
8000320a:	30 68       	mov	r8,6
8000320c:	ef 48 ff e4 	st.w	r7[-28],r8
			pdca_init_channel(PDCA_CHANNEL_SPI_TX,&pdca_opt);
80003210:	ee c8 00 20 	sub	r8,r7,32
80003214:	10 9b       	mov	r11,r8
80003216:	30 1c       	mov	r12,1
80003218:	f0 1f 00 23 	mcall	800032a4 <com_spi_interrupt_handler+0x110>
			
			MACRO_DIS_SPI_RX_INTR;
8000321c:	fe 78 3c 00 	mov	r8,-50176
80003220:	30 19       	mov	r9,1
80003222:	91 69       	st.w	r8[0x18],r9
			
			pdca_enable_interrupt_transfer_complete(PDCA_CHANNEL_SPI_TX);
80003224:	30 1c       	mov	r12,1
80003226:	f0 1f 00 22 	mcall	800032ac <com_spi_interrupt_handler+0x118>
			
			pdca_enable(PDCA_CHANNEL_SPI_RX);
8000322a:	30 0c       	mov	r12,0
8000322c:	f0 1f 00 21 	mcall	800032b0 <com_spi_interrupt_handler+0x11c>
			pdca_enable(PDCA_CHANNEL_SPI_TX);
80003230:	30 1c       	mov	r12,1
80003232:	f0 1f 00 20 	mcall	800032b0 <com_spi_interrupt_handler+0x11c>
			break;
80003236:	c2 c8       	rjmp	8000328e <com_spi_interrupt_handler+0xfa>
		case SPI_CMD_MOTOR_DEBUG:
			pdca_opt.pid			= AVR32_SPI_PDCA_ID_RX;
80003238:	30 38       	mov	r8,3
8000323a:	ef 48 ff f0 	st.w	r7[-16],r8
			pdca_opt.addr			= (void *)&speed_1;
8000323e:	49 e8       	lddpc	r8,800032b4 <com_spi_interrupt_handler+0x120>
80003240:	ef 48 ff e0 	st.w	r7[-32],r8
			pdca_opt.size			= SPI_CMD_EULER_COORD_NUM_BYTES;
80003244:	30 68       	mov	r8,6
80003246:	ef 48 ff e4 	st.w	r7[-28],r8
			pdca_init_channel(PDCA_CHANNEL_SPI_RX,&pdca_opt);
8000324a:	ee c8 00 20 	sub	r8,r7,32
8000324e:	10 9b       	mov	r11,r8
80003250:	30 0c       	mov	r12,0
80003252:	f0 1f 00 15 	mcall	800032a4 <com_spi_interrupt_handler+0x110>
			
			pdca_opt.pid			= AVR32_SPI_PDCA_ID_TX;
80003256:	30 f8       	mov	r8,15
80003258:	ef 48 ff f0 	st.w	r7[-16],r8
			pdca_opt.addr			= (void *)&esc_timer_compare_values;
8000325c:	49 78       	lddpc	r8,800032b8 <com_spi_interrupt_handler+0x124>
8000325e:	ef 48 ff e0 	st.w	r7[-32],r8
			pdca_opt.size			= SPI_CMD_MOTOR_DEBUG_NUM_BYTES;
80003262:	30 88       	mov	r8,8
80003264:	ef 48 ff e4 	st.w	r7[-28],r8
			pdca_init_channel(PDCA_CHANNEL_SPI_TX,&pdca_opt);
80003268:	ee c8 00 20 	sub	r8,r7,32
8000326c:	10 9b       	mov	r11,r8
8000326e:	30 1c       	mov	r12,1
80003270:	f0 1f 00 0d 	mcall	800032a4 <com_spi_interrupt_handler+0x110>
			
			MACRO_DIS_SPI_RX_INTR;
80003274:	fe 78 3c 00 	mov	r8,-50176
80003278:	30 19       	mov	r9,1
8000327a:	91 69       	st.w	r8[0x18],r9
			
			pdca_enable_interrupt_transfer_complete(PDCA_CHANNEL_SPI_TX);
8000327c:	30 1c       	mov	r12,1
8000327e:	f0 1f 00 0c 	mcall	800032ac <com_spi_interrupt_handler+0x118>
			
			pdca_enable(PDCA_CHANNEL_SPI_RX);
80003282:	30 0c       	mov	r12,0
80003284:	f0 1f 00 0b 	mcall	800032b0 <com_spi_interrupt_handler+0x11c>
			pdca_enable(PDCA_CHANNEL_SPI_TX);
80003288:	30 1c       	mov	r12,1
8000328a:	f0 1f 00 0a 	mcall	800032b0 <com_spi_interrupt_handler+0x11c>
		case SPI_CMD_SET_WRITE:
			break;
		default:
			break;
	}
};
8000328e:	2f 8d       	sub	sp,-32
80003290:	e3 cd 40 80 	ldm	sp++,r7,lr
80003294:	d6 03       	rete
80003296:	00 00       	add	r0,r0
80003298:	80 00       	ld.sh	r0,r0[0x0]
8000329a:	2c 98       	sub	r8,-55
8000329c:	80 00       	ld.sh	r0,r0[0x0]
8000329e:	31 76       	mov	r6,23
800032a0:	00 00       	add	r0,r0
800032a2:	01 08       	ld.w	r8,r0++
800032a4:	80 00       	ld.sh	r0,r0[0x0]
800032a6:	2b c8       	sub	r8,-68
800032a8:	00 00       	add	r0,r0
800032aa:	01 20       	ld.uh	r0,r0++
800032ac:	80 00       	ld.sh	r0,r0[0x0]
800032ae:	2d 48       	sub	r8,-44
800032b0:	80 00       	ld.sh	r0,r0[0x0]
800032b2:	2c c8       	sub	r8,-52
800032b4:	00 00       	add	r0,r0
800032b6:	01 10       	ld.sh	r0,r0++
800032b8:	00 00       	add	r0,r0
800032ba:	01 4c       	ld.w	r12,--r0

800032bc <com_pdca_interrupt_handler>:

ISR(com_pdca_interrupt_handler, AVR32_PDCA_IRQ_GROUP, PDCA_IRQ_LEVEL)
{
800032bc:	eb cd 40 80 	pushm	r7,lr
800032c0:	1a 97       	mov	r7,sp
	pdca_disable_interrupt_transfer_complete(PDCA_CHANNEL_SPI_TX);
800032c2:	30 1c       	mov	r12,1
800032c4:	f0 1f 00 08 	mcall	800032e4 <com_pdca_interrupt_handler+0x28>
	pdca_disable(PDCA_CHANNEL_SPI_RX);
800032c8:	30 0c       	mov	r12,0
800032ca:	f0 1f 00 08 	mcall	800032e8 <com_pdca_interrupt_handler+0x2c>
	pdca_disable(PDCA_CHANNEL_SPI_TX);
800032ce:	30 1c       	mov	r12,1
800032d0:	f0 1f 00 06 	mcall	800032e8 <com_pdca_interrupt_handler+0x2c>
	MACRO_EN_SPI_RX_INTR;
800032d4:	fe 78 3c 00 	mov	r8,-50176
800032d8:	30 19       	mov	r9,1
800032da:	91 59       	st.w	r8[0x14],r9
};
800032dc:	e3 cd 40 80 	ldm	sp++,r7,lr
800032e0:	d6 03       	rete
800032e2:	00 00       	add	r0,r0
800032e4:	80 00       	ld.sh	r0,r0[0x0]
800032e6:	2c f8       	sub	r8,-49
800032e8:	80 00       	ld.sh	r0,r0[0x0]
800032ea:	2c 98       	sub	r8,-55

800032ec <com_spi_init>:

spi_status_t com_spi_init(void)
{
800032ec:	eb cd 40 80 	pushm	r7,lr
800032f0:	1a 97       	mov	r7,sp
800032f2:	20 1d       	sub	sp,4
	ioport_set_pin_dir(MISO_REG,IOPORT_DIR_OUTPUT);
800032f4:	30 1b       	mov	r11,1
800032f6:	30 0c       	mov	r12,0
800032f8:	f0 1f 00 24 	mcall	80003388 <com_spi_init+0x9c>
	ioport_set_pin_dir(MOSI_REG,IOPORT_DIR_INPUT);
800032fc:	30 0b       	mov	r11,0
800032fe:	30 1c       	mov	r12,1
80003300:	f0 1f 00 22 	mcall	80003388 <com_spi_init+0x9c>
	ioport_set_pin_dir(SCK_REG, IOPORT_DIR_INPUT);
80003304:	30 0b       	mov	r11,0
80003306:	30 2c       	mov	r12,2
80003308:	f0 1f 00 20 	mcall	80003388 <com_spi_init+0x9c>
	ioport_set_pin_level(MISO_REG,IOPORT_PIN_LEVEL_LOW);
8000330c:	30 0b       	mov	r11,0
8000330e:	30 0c       	mov	r12,0
80003310:	f0 1f 00 1f 	mcall	8000338c <com_spi_init+0xa0>
	
	static const gpio_map_t SPI_GPIO_MAP =	{{MISO_REG, 0},{MOSI_REG, 0},{SCK_REG,0}};	 //TODO: DEFINE FUNCTION_A 0
	gpio_enable_module(SPI_GPIO_MAP,3);
80003314:	30 3b       	mov	r11,3
80003316:	49 fc       	lddpc	r12,80003390 <com_spi_init+0xa4>
80003318:	f0 1f 00 1f 	mcall	80003394 <com_spi_init+0xa8>
	
	sysclk_enable_peripheral_clock(SPI_ARDU);
8000331c:	fe 7c 3c 00 	mov	r12,-50176
80003320:	f0 1f 00 1e 	mcall	80003398 <com_spi_init+0xac>
	
	spi_initSlave(SPI_ARDU,8,SPI_MODE_0);
80003324:	30 0a       	mov	r10,0
80003326:	30 8b       	mov	r11,8
80003328:	fe 7c 3c 00 	mov	r12,-50176
8000332c:	f0 1f 00 1c 	mcall	8000339c <com_spi_init+0xb0>
	
	
	bool global_interrupt_enabled = cpu_irq_is_enabled ();
80003330:	e1 b8 00 00 	mfsr	r8,0x0
80003334:	10 9c       	mov	r12,r8
80003336:	f0 1f 00 1b 	mcall	800033a0 <com_spi_init+0xb4>
8000333a:	18 98       	mov	r8,r12
8000333c:	ef 68 ff ff 	st.b	r7[-1],r8
	if (global_interrupt_enabled) cpu_irq_disable();
80003340:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80003344:	30 08       	mov	r8,0
80003346:	f0 09 18 00 	cp.b	r9,r8
8000334a:	c0 20       	breq	8000334e <com_spi_init+0x62>
8000334c:	d3 03       	ssrf	0x10
	
	irq_register_handler(com_spi_interrupt_handler, AVR32_SPI_IRQ, SPI_ARDU_IRQ_LEVEL);
8000334e:	30 1a       	mov	r10,1
80003350:	e0 6b 01 20 	mov	r11,288
80003354:	49 4c       	lddpc	r12,800033a4 <com_spi_init+0xb8>
80003356:	f0 1f 00 15 	mcall	800033a8 <com_spi_init+0xbc>
	
	sysclk_enable_peripheral_clock(&AVR32_PDCA);
8000335a:	fe 7c 00 00 	mov	r12,-65536
8000335e:	f0 1f 00 0f 	mcall	80003398 <com_spi_init+0xac>
	irq_register_handler(com_pdca_interrupt_handler, PDCA_IRQ_NR, PDCA_IRQ_LEVEL);
80003362:	30 1a       	mov	r10,1
80003364:	36 1b       	mov	r11,97
80003366:	49 2c       	lddpc	r12,800033ac <com_spi_init+0xc0>
80003368:	f0 1f 00 10 	mcall	800033a8 <com_spi_init+0xbc>
	
	MACRO_EN_SPI_RX_INTR;
8000336c:	fe 78 3c 00 	mov	r8,-50176
80003370:	30 19       	mov	r9,1
80003372:	91 59       	st.w	r8[0x14],r9
	
	
	spi_enable(SPI_ARDU);
80003374:	fe 7c 3c 00 	mov	r12,-50176
80003378:	f0 1f 00 0e 	mcall	800033b0 <com_spi_init+0xc4>
	cpu_irq_enable();
8000337c:	d5 03       	csrf	0x10
	
	return SPI_OK;
8000337e:	30 08       	mov	r8,0
}
80003380:	10 9c       	mov	r12,r8
80003382:	2f fd       	sub	sp,-4
80003384:	e3 cd 80 80 	ldm	sp++,r7,pc
80003388:	80 00       	ld.sh	r0,r0[0x0]
8000338a:	30 10       	mov	r0,1
8000338c:	80 00       	ld.sh	r0,r0[0x0]
8000338e:	30 c4       	mov	r4,12
80003390:	80 00       	ld.sh	r0,r0[0x0]
80003392:	6a 20       	ld.w	r0,r5[0x8]
80003394:	80 00       	ld.sh	r0,r0[0x0]
80003396:	28 38       	sub	r8,-125
80003398:	80 00       	ld.sh	r0,r0[0x0]
8000339a:	2e 48       	sub	r8,-28
8000339c:	80 00       	ld.sh	r0,r0[0x0]
8000339e:	54 20       	stdsp	sp[0x108],r0
800033a0:	80 00       	ld.sh	r0,r0[0x0]
800033a2:	2d c8       	sub	r8,-36
800033a4:	80 00       	ld.sh	r0,r0[0x0]
800033a6:	31 94       	mov	r4,25
800033a8:	80 00       	ld.sh	r0,r0[0x0]
800033aa:	5c 78       	castu.h	r8
800033ac:	80 00       	ld.sh	r0,r0[0x0]
800033ae:	32 bc       	mov	r12,43
800033b0:	80 00       	ld.sh	r0,r0[0x0]
800033b2:	54 aa       	stdsp	sp[0x128],r10

800033b4 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern bool sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
800033b4:	eb cd 40 80 	pushm	r7,lr
800033b8:	1a 97       	mov	r7,sp
	case SYSCLK_SRC_PLL1:
		return pll_get_default_rate(1);
#endif

	case SYSCLK_SRC_RC120M:
		return OSC_RC120M_NOMINAL_HZ;
800033ba:	e0 68 0e 00 	mov	r8,3584
800033be:	ea 18 07 27 	orh	r8,0x727

	default:
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
800033c2:	10 9c       	mov	r12,r8
800033c4:	e3 cd 80 80 	ldm	sp++,r7,pc

800033c8 <sysclk_get_pba_hz>:
 * \brief Return the current rate in Hz of the Peripheral Bus A clock
 *
 * \return Frequency of the Peripheral Bus A clock, in Hz.
 */
static inline uint32_t sysclk_get_pba_hz(void)
{
800033c8:	eb cd 40 80 	pushm	r7,lr
800033cc:	1a 97       	mov	r7,sp
	return sysclk_get_main_hz() >> CONFIG_SYSCLK_PBA_DIV;
800033ce:	f0 1f 00 04 	mcall	800033dc <sysclk_get_pba_hz+0x14>
800033d2:	18 98       	mov	r8,r12
800033d4:	a3 88       	lsr	r8,0x2
}
800033d6:	10 9c       	mov	r12,r8
800033d8:	e3 cd 80 80 	ldm	sp++,r7,pc
800033dc:	80 00       	ld.sh	r0,r0[0x0]
800033de:	33 b4       	mov	r4,59

800033e0 <sysclk_enable_hsb_module>:
/**
 * \brief Enable a module clock derived from the HSB clock
 * \param index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_enable_hsb_module(unsigned int index)
{
800033e0:	eb cd 40 80 	pushm	r7,lr
800033e4:	1a 97       	mov	r7,sp
800033e6:	20 1d       	sub	sp,4
800033e8:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_HSB, index);
800033ec:	ee fb ff fc 	ld.w	r11,r7[-4]
800033f0:	30 1c       	mov	r12,1
800033f2:	f0 1f 00 03 	mcall	800033fc <sysclk_enable_hsb_module+0x1c>
}
800033f6:	2f fd       	sub	sp,-4
800033f8:	e3 cd 80 80 	ldm	sp++,r7,pc
800033fc:	80 00       	ld.sh	r0,r0[0x0]
800033fe:	52 44       	stdsp	sp[0x90],r4

80003400 <sysclk_enable_pba_module>:
/**
 * \brief Enable a module clock derived from the PBA clock
 * \param index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_enable_pba_module(unsigned int index)
{
80003400:	eb cd 40 80 	pushm	r7,lr
80003404:	1a 97       	mov	r7,sp
80003406:	20 1d       	sub	sp,4
80003408:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBA, index);
8000340c:	ee fb ff fc 	ld.w	r11,r7[-4]
80003410:	30 2c       	mov	r12,2
80003412:	f0 1f 00 03 	mcall	8000341c <sysclk_enable_pba_module+0x1c>
}
80003416:	2f fd       	sub	sp,-4
80003418:	e3 cd 80 80 	ldm	sp++,r7,pc
8000341c:	80 00       	ld.sh	r0,r0[0x0]
8000341e:	52 44       	stdsp	sp[0x90],r4

80003420 <sysclk_enable_pbb_module>:
/**
 * \brief Enable a module clock derived from the PBB clock
 * \param index Index of the module clock in the PBBMASK register
 */
static inline void sysclk_enable_pbb_module(unsigned int index)
{
80003420:	eb cd 40 80 	pushm	r7,lr
80003424:	1a 97       	mov	r7,sp
80003426:	20 1d       	sub	sp,4
80003428:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBB, index);
8000342c:	ee fb ff fc 	ld.w	r11,r7[-4]
80003430:	30 3c       	mov	r12,3
80003432:	f0 1f 00 03 	mcall	8000343c <sysclk_enable_pbb_module+0x1c>
}
80003436:	2f fd       	sub	sp,-4
80003438:	e3 cd 80 80 	ldm	sp++,r7,pc
8000343c:	80 00       	ld.sh	r0,r0[0x0]
8000343e:	52 44       	stdsp	sp[0x90],r4

80003440 <sysclk_enable_peripheral_clock>:
 *  has an associated clock on the HSB bus, this will be enabled also.
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
80003440:	eb cd 40 80 	pushm	r7,lr
80003444:	1a 97       	mov	r7,sp
80003446:	20 1d       	sub	sp,4
80003448:	ef 4c ff fc 	st.w	r7[-4],r12
	switch ((uintptr_t)module) {
8000344c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80003450:	fe 58 38 00 	cp.w	r8,-51200
80003454:	e0 80 00 8a 	breq	80003568 <sysclk_enable_peripheral_clock+0x128>
80003458:	e0 8b 00 33 	brhi	800034be <sysclk_enable_peripheral_clock+0x7e>
8000345c:	fe 58 14 00 	cp.w	r8,-60416
80003460:	c6 80       	breq	80003530 <sysclk_enable_peripheral_clock+0xf0>
80003462:	e0 8b 00 18 	brhi	80003492 <sysclk_enable_peripheral_clock+0x52>
80003466:	fe 48 14 00 	cp.w	r8,-125952
8000346a:	e0 80 00 be 	breq	800035e6 <sysclk_enable_peripheral_clock+0x1a6>
8000346e:	e0 8b 00 0b 	brhi	80003484 <sysclk_enable_peripheral_clock+0x44>
80003472:	fe 48 00 00 	cp.w	r8,-131072
80003476:	e0 80 00 ad 	breq	800035d0 <sysclk_enable_peripheral_clock+0x190>
8000347a:	fe 48 10 00 	cp.w	r8,-126976
8000347e:	e0 80 00 b0 	breq	800035de <sysclk_enable_peripheral_clock+0x19e>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003482:	cb 98       	rjmp	800035f4 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003484:	fe 58 00 00 	cp.w	r8,-65536
80003488:	c4 90       	breq	8000351a <sysclk_enable_peripheral_clock+0xda>
8000348a:	fe 58 10 00 	cp.w	r8,-61440
8000348e:	c4 d0       	breq	80003528 <sysclk_enable_peripheral_clock+0xe8>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003490:	cb 28       	rjmp	800035f4 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003492:	fe 58 20 00 	cp.w	r8,-57344
80003496:	c5 90       	breq	80003548 <sysclk_enable_peripheral_clock+0x108>
80003498:	e0 8b 00 09 	brhi	800034aa <sysclk_enable_peripheral_clock+0x6a>
8000349c:	fe 58 18 00 	cp.w	r8,-59392
800034a0:	c4 c0       	breq	80003538 <sysclk_enable_peripheral_clock+0xf8>
800034a2:	fe 58 1c 00 	cp.w	r8,-58368
800034a6:	c4 d0       	breq	80003540 <sysclk_enable_peripheral_clock+0x100>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
800034a8:	ca 68       	rjmp	800035f4 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
800034aa:	fe 58 30 00 	cp.w	r8,-53248
800034ae:	c5 50       	breq	80003558 <sysclk_enable_peripheral_clock+0x118>
800034b0:	fe 58 34 00 	cp.w	r8,-52224
800034b4:	c5 60       	breq	80003560 <sysclk_enable_peripheral_clock+0x120>
800034b6:	fe 58 28 00 	cp.w	r8,-55296
800034ba:	c4 b0       	breq	80003550 <sysclk_enable_peripheral_clock+0x110>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
800034bc:	c9 c8       	rjmp	800035f4 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
800034be:	fe 58 50 00 	cp.w	r8,-45056
800034c2:	c6 b0       	breq	80003598 <sysclk_enable_peripheral_clock+0x158>
800034c4:	e0 8b 00 15 	brhi	800034ee <sysclk_enable_peripheral_clock+0xae>
800034c8:	fe 58 44 00 	cp.w	r8,-48128
800034cc:	c5 a0       	breq	80003580 <sysclk_enable_peripheral_clock+0x140>
800034ce:	e0 8b 00 09 	brhi	800034e0 <sysclk_enable_peripheral_clock+0xa0>
800034d2:	fe 58 3c 00 	cp.w	r8,-50176
800034d6:	c4 d0       	breq	80003570 <sysclk_enable_peripheral_clock+0x130>
800034d8:	fe 58 40 00 	cp.w	r8,-49152
800034dc:	c4 e0       	breq	80003578 <sysclk_enable_peripheral_clock+0x138>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
800034de:	c8 b8       	rjmp	800035f4 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
800034e0:	fe 58 48 00 	cp.w	r8,-47104
800034e4:	c5 20       	breq	80003588 <sysclk_enable_peripheral_clock+0x148>
800034e6:	fe 58 4c 00 	cp.w	r8,-46080
800034ea:	c5 30       	breq	80003590 <sysclk_enable_peripheral_clock+0x150>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
800034ec:	c8 48       	rjmp	800035f4 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
800034ee:	fe 58 5c 00 	cp.w	r8,-41984
800034f2:	c5 f0       	breq	800035b0 <sysclk_enable_peripheral_clock+0x170>
800034f4:	e0 8b 00 09 	brhi	80003506 <sysclk_enable_peripheral_clock+0xc6>
800034f8:	fe 58 54 00 	cp.w	r8,-44032
800034fc:	c5 20       	breq	800035a0 <sysclk_enable_peripheral_clock+0x160>
800034fe:	fe 58 58 00 	cp.w	r8,-43008
80003502:	c5 30       	breq	800035a8 <sysclk_enable_peripheral_clock+0x168>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003504:	c7 88       	rjmp	800035f4 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003506:	fe 58 64 00 	cp.w	r8,-39936
8000350a:	c5 b0       	breq	800035c0 <sysclk_enable_peripheral_clock+0x180>
8000350c:	fe 58 68 00 	cp.w	r8,-38912
80003510:	c5 c0       	breq	800035c8 <sysclk_enable_peripheral_clock+0x188>
80003512:	fe 58 60 00 	cp.w	r8,-40960
80003516:	c5 10       	breq	800035b8 <sysclk_enable_peripheral_clock+0x178>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003518:	c6 e8       	rjmp	800035f4 <sysclk_enable_peripheral_clock+0x1b4>
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
	case AVR32_PDCA_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_PDCA_HSB);
8000351a:	30 4c       	mov	r12,4
8000351c:	f0 1f 00 38 	mcall	800035fc <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pba_module(SYSCLK_PDCA_PBA);
80003520:	30 0c       	mov	r12,0
80003522:	f0 1f 00 38 	mcall	80003600 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003526:	c6 78       	rjmp	800035f4 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_INTC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_INTC);
80003528:	30 1c       	mov	r12,1
8000352a:	f0 1f 00 36 	mcall	80003600 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000352e:	c6 38       	rjmp	800035f4 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_PM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_PM);
80003530:	30 2c       	mov	r12,2
80003532:	f0 1f 00 34 	mcall	80003600 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003536:	c5 f8       	rjmp	800035f4 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_AST_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_AST);
80003538:	30 3c       	mov	r12,3
8000353a:	f0 1f 00 32 	mcall	80003600 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000353e:	c5 b8       	rjmp	800035f4 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_WDT_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_WDT);
80003540:	30 4c       	mov	r12,4
80003542:	f0 1f 00 30 	mcall	80003600 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003546:	c5 78       	rjmp	800035f4 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_EIC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_EIC);
80003548:	30 5c       	mov	r12,5
8000354a:	f0 1f 00 2e 	mcall	80003600 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000354e:	c5 38       	rjmp	800035f4 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_GPIO_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_GPIO);
80003550:	30 6c       	mov	r12,6
80003552:	f0 1f 00 2c 	mcall	80003600 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003556:	c4 f8       	rjmp	800035f4 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART0_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART0);
80003558:	30 7c       	mov	r12,7
8000355a:	f0 1f 00 2a 	mcall	80003600 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000355e:	c4 b8       	rjmp	800035f4 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART1_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART1);
80003560:	30 8c       	mov	r12,8
80003562:	f0 1f 00 28 	mcall	80003600 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003566:	c4 78       	rjmp	800035f4 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART2_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART2);
80003568:	30 9c       	mov	r12,9
8000356a:	f0 1f 00 26 	mcall	80003600 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000356e:	c4 38       	rjmp	800035f4 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_SPI_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_SPI);
80003570:	30 ac       	mov	r12,10
80003572:	f0 1f 00 24 	mcall	80003600 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003576:	c3 f8       	rjmp	800035f4 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TWIM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TWIM);
80003578:	30 bc       	mov	r12,11
8000357a:	f0 1f 00 22 	mcall	80003600 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000357e:	c3 b8       	rjmp	800035f4 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TWIS_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TWIS);
80003580:	30 cc       	mov	r12,12
80003582:	f0 1f 00 20 	mcall	80003600 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003586:	c3 78       	rjmp	800035f4 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_PWMA_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_PWMA);
80003588:	30 dc       	mov	r12,13
8000358a:	f0 1f 00 1e 	mcall	80003600 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000358e:	c3 38       	rjmp	800035f4 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_IISC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_IISC);
80003590:	30 ec       	mov	r12,14
80003592:	f0 1f 00 1c 	mcall	80003600 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003596:	c2 f8       	rjmp	800035f4 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TC);
80003598:	30 fc       	mov	r12,15
8000359a:	f0 1f 00 1a 	mcall	80003600 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000359e:	c2 b8       	rjmp	800035f4 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_ADCIFD_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_ADCIFD);
800035a0:	31 0c       	mov	r12,16
800035a2:	f0 1f 00 18 	mcall	80003600 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800035a6:	c2 78       	rjmp	800035f4 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_SCIF_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_SCIF);
800035a8:	31 1c       	mov	r12,17
800035aa:	f0 1f 00 16 	mcall	80003600 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800035ae:	c2 38       	rjmp	800035f4 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_FREQM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_FREQM);
800035b0:	31 2c       	mov	r12,18
800035b2:	f0 1f 00 14 	mcall	80003600 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800035b6:	c1 f8       	rjmp	800035f4 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_CAT_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_CAT);
800035b8:	31 3c       	mov	r12,19
800035ba:	f0 1f 00 12 	mcall	80003600 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800035be:	c1 b8       	rjmp	800035f4 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_GLOC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_GLOC);
800035c0:	31 4c       	mov	r12,20
800035c2:	f0 1f 00 10 	mcall	80003600 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800035c6:	c1 78       	rjmp	800035f4 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_AW_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_AW);
800035c8:	31 5c       	mov	r12,21
800035ca:	f0 1f 00 0e 	mcall	80003600 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800035ce:	c1 38       	rjmp	800035f4 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USBC_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_USBC_DATA);
800035d0:	30 3c       	mov	r12,3
800035d2:	f0 1f 00 0b 	mcall	800035fc <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pbb_module(SYSCLK_USBC_REGS);
800035d6:	30 0c       	mov	r12,0
800035d8:	f0 1f 00 0b 	mcall	80003604 <sysclk_enable_peripheral_clock+0x1c4>
		break;
800035dc:	c0 c8       	rjmp	800035f4 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_HMATRIXB_ADDRESS:
		sysclk_enable_pbb_module(SYSCLK_HMATRIX);
800035de:	30 1c       	mov	r12,1
800035e0:	f0 1f 00 09 	mcall	80003604 <sysclk_enable_peripheral_clock+0x1c4>
		break;
800035e4:	c0 88       	rjmp	800035f4 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_FLASHCDW_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_FLASHCDW_DATA);
800035e6:	30 0c       	mov	r12,0
800035e8:	f0 1f 00 05 	mcall	800035fc <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
800035ec:	30 2c       	mov	r12,2
800035ee:	f0 1f 00 06 	mcall	80003604 <sysclk_enable_peripheral_clock+0x1c4>
		break;
800035f2:	d7 03       	nop

	default:
		Assert(false);
		return;
	}
}
800035f4:	2f fd       	sub	sp,-4
800035f6:	e3 cd 80 80 	ldm	sp++,r7,pc
800035fa:	00 00       	add	r0,r0
800035fc:	80 00       	ld.sh	r0,r0[0x0]
800035fe:	33 e0       	mov	r0,62
80003600:	80 00       	ld.sh	r0,r0[0x0]
80003602:	34 00       	mov	r0,64
80003604:	80 00       	ld.sh	r0,r0[0x0]
80003606:	34 20       	mov	r0,66

80003608 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
80003608:	eb cd 40 80 	pushm	r7,lr
8000360c:	1a 97       	mov	r7,sp
8000360e:	20 cd       	sub	sp,48
80003610:	ef 4c ff d4 	st.w	r7[-44],r12
80003614:	ef 4b ff d0 	st.w	r7[-48],r11
80003618:	ee f8 ff d4 	ld.w	r8,r7[-44]
8000361c:	ef 48 ff dc 	st.w	r7[-36],r8
80003620:	ee f8 ff d0 	ld.w	r8,r7[-48]
80003624:	ef 48 ff d8 	st.w	r7[-40],r8
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
80003628:	ee f8 ff d8 	ld.w	r8,r7[-40]
8000362c:	58 18       	cp.w	r8,1
8000362e:	c2 11       	brne	80003670 <ioport_set_pin_dir+0x68>
80003630:	ee f8 ff dc 	ld.w	r8,r7[-36]
80003634:	ef 48 ff e0 	st.w	r7[-32],r8
80003638:	ee f8 ff e0 	ld.w	r8,r7[-32]
8000363c:	ef 48 ff e4 	st.w	r7[-28],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80003640:	ee f8 ff e4 	ld.w	r8,r7[-28]
80003644:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80003646:	ef 48 ff e8 	st.w	r7[-24],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
8000364a:	ee f8 ff e8 	ld.w	r8,r7[-24]
8000364e:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80003650:	e0 28 d8 00 	sub	r8,55296

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
80003654:	ee f9 ff dc 	ld.w	r9,r7[-36]
80003658:	ef 49 ff ec 	st.w	r7[-20],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
8000365c:	ee f9 ff ec 	ld.w	r9,r7[-20]
80003660:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80003664:	30 1a       	mov	r10,1
80003666:	f4 09 09 49 	lsl	r9,r10,r9

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
8000366a:	f1 49 00 44 	st.w	r8[68],r9
8000366e:	c2 48       	rjmp	800036b6 <ioport_set_pin_dir+0xae>
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
80003670:	ee f8 ff d8 	ld.w	r8,r7[-40]
80003674:	58 08       	cp.w	r8,0
80003676:	c2 01       	brne	800036b6 <ioport_set_pin_dir+0xae>
80003678:	ee f8 ff dc 	ld.w	r8,r7[-36]
8000367c:	ef 48 ff f0 	st.w	r7[-16],r8
80003680:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003684:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80003688:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000368c:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
8000368e:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80003692:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003696:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80003698:	e0 28 d8 00 	sub	r8,55296
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
8000369c:	ee f9 ff dc 	ld.w	r9,r7[-36]
800036a0:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
800036a4:	ee f9 ff fc 	ld.w	r9,r7[-4]
800036a8:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
800036ac:	30 1a       	mov	r10,1
800036ae:	f4 09 09 49 	lsl	r9,r10,r9
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
800036b2:	f1 49 00 48 	st.w	r8[72],r9
	arch_ioport_set_pin_dir(pin, dir);
}
800036b6:	2f 4d       	sub	sp,-48
800036b8:	e3 cd 80 80 	ldm	sp++,r7,pc

800036bc <motor_init>:



// initializes the motor-functions, setting timer-preferences, etc. ...
void motor_init(void) //TODO: static?
{
800036bc:	eb cd 40 80 	pushm	r7,lr
800036c0:	1a 97       	mov	r7,sp
800036c2:	20 4d       	sub	sp,16
	//set-up the pins of all ESC
	ioport_set_pin_dir(ESC_BL__SIGNAL_PIN, IOPORT_DIR_OUTPUT);
800036c4:	30 1b       	mov	r11,1
800036c6:	31 5c       	mov	r12,21
800036c8:	f0 1f 00 c0 	mcall	800039c8 <motor_init+0x30c>
	ioport_set_pin_dir(ESC_BR__SIGNAL_PIN, IOPORT_DIR_OUTPUT);
800036cc:	30 1b       	mov	r11,1
800036ce:	31 6c       	mov	r12,22
800036d0:	f0 1f 00 be 	mcall	800039c8 <motor_init+0x30c>
	ioport_set_pin_dir(ESC_FL__SIGNAL_PIN, IOPORT_DIR_OUTPUT);
800036d4:	30 1b       	mov	r11,1
800036d6:	31 ac       	mov	r12,26
800036d8:	f0 1f 00 bc 	mcall	800039c8 <motor_init+0x30c>
	ioport_set_pin_dir(ESC_FR__SIGNAL_PIN, IOPORT_DIR_OUTPUT);
800036dc:	30 1b       	mov	r11,1
800036de:	31 bc       	mov	r12,27
800036e0:	f0 1f 00 ba 	mcall	800039c8 <motor_init+0x30c>
	
	
	//enable clock for timer
	sysclk_enable_peripheral_clock(TIMER_ESC);
800036e4:	fe 7c 50 00 	mov	r12,-45056
800036e8:	f0 1f 00 b9 	mcall	800039cc <motor_init+0x310>
		{ESC_FL__SIGNAL_PIN, ESC_FL__SIGNAL_PER_FUNC},
		{ESC_FR__SIGNAL_PIN, ESC_FR__SIGNAL_PER_FUNC},
		{ESC_BL__SIGNAL_PIN, ESC_BL__SIGNAL_PER_FUNC},
		{ESC_BR__SIGNAL_PIN, ESC_BR__SIGNAL_PER_FUNC}
												};
	gpio_enable_module(TIMER_GPIO_MAP,4);
800036ec:	30 4b       	mov	r11,4
800036ee:	fe fc 02 e2 	ld.w	r12,pc[738]
800036f2:	f0 1f 00 b9 	mcall	800039d4 <motor_init+0x318>

	
	//timer-channel ESC__TIMER_USED_CHANNEL1 (x = channel = [0/1/2])
	tc_waveform_opt_t wf_opt;
	wf_opt.acpa = TC_EVT_EFFECT_CLEAR; //clear TIOAx on RA-Compare [Duty-Cycle]
800036f6:	ee f8 ff f8 	ld.w	r8,r7[-8]
800036fa:	30 29       	mov	r9,2
800036fc:	f1 d9 d2 02 	bfins	r8,r9,0x10,0x2
80003700:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.acpc = TC_EVT_EFFECT_SET; //set TIOAx on RC-Compare [Frequency]
80003704:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003708:	30 19       	mov	r9,1
8000370a:	f1 d9 d2 42 	bfins	r8,r9,0x12,0x2
8000370e:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.aeevt = TC_EVT_EFFECT_NOOP; //external event: no effect on TIOAx
80003712:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003716:	30 09       	mov	r9,0
80003718:	f1 d9 d2 82 	bfins	r8,r9,0x14,0x2
8000371c:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.aswtrg = TC_EVT_EFFECT_NOOP; //software-trigger: no effect on TIOAx
80003720:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003724:	30 09       	mov	r9,0
80003726:	f1 d9 d2 c2 	bfins	r8,r9,0x16,0x2
8000372a:	ef 48 ff f8 	st.w	r7[-8],r8
	
	wf_opt.bcpb = TC_EVT_EFFECT_CLEAR; //set TIOBx on RB-Compare [Duty-Cycle]
8000372e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003732:	30 29       	mov	r9,2
80003734:	f1 d9 d3 02 	bfins	r8,r9,0x18,0x2
80003738:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.bcpc = TC_EVT_EFFECT_SET; //clear TIOBx on RC-Compare [Frequency]
8000373c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003740:	30 19       	mov	r9,1
80003742:	f1 d9 d3 42 	bfins	r8,r9,0x1a,0x2
80003746:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.beevt = TC_EVT_EFFECT_NOOP; //external event: no effect on TIOBx
8000374a:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000374e:	30 09       	mov	r9,0
80003750:	f1 d9 d3 82 	bfins	r8,r9,0x1c,0x2
80003754:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.bswtrg = TC_EVT_EFFECT_NOOP; //software-trigger: no effect on TIOBx
80003758:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000375c:	30 09       	mov	r9,0
8000375e:	f1 d9 d3 c2 	bfins	r8,r9,0x1e,0x2
80003762:	ef 48 ff f8 	st.w	r7[-8],r8
	
	wf_opt.burst = TC_BURST_NOT_GATED; //no burst
80003766:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000376a:	30 09       	mov	r9,0
8000376c:	f1 d9 d0 82 	bfins	r8,r9,0x4,0x2
80003770:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.channel = ESC_TIMER_USED_CHANNEL1; //timer-channel
80003774:	30 08       	mov	r8,0
80003776:	ef 48 ff f4 	st.w	r7[-12],r8
	wf_opt.clki = TC_CLOCK_RISING_EDGE; //count on rising-edge
8000377a:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000377e:	30 09       	mov	r9,0
80003780:	f1 d9 d0 61 	bfins	r8,r9,0x3,0x1
80003784:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.cpcdis = false; //counter clock disable on RC-Compare: false
80003788:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000378c:	30 09       	mov	r9,0
8000378e:	f1 d9 d0 e1 	bfins	r8,r9,0x7,0x1
80003792:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.cpcstop = false; //counter clock stop on RC-Compare: false
80003796:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000379a:	30 09       	mov	r9,0
8000379c:	f1 d9 d0 c1 	bfins	r8,r9,0x6,0x1
800037a0:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.eevt = TC_EXT_EVENT_SEL_XC0_OUTPUT; //TIOBx not as Input
800037a4:	ee f8 ff f8 	ld.w	r8,r7[-8]
800037a8:	30 19       	mov	r9,1
800037aa:	f1 d9 d1 42 	bfins	r8,r9,0xa,0x2
800037ae:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.eevtedg = TC_SEL_NO_EDGE; //external event edge selection
800037b2:	ee f8 ff f8 	ld.w	r8,r7[-8]
800037b6:	30 09       	mov	r9,0
800037b8:	f1 d9 d1 02 	bfins	r8,r9,0x8,0x2
800037bc:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.enetrg = false; //event-trigger enable: false
800037c0:	ee f8 ff f8 	ld.w	r8,r7[-8]
800037c4:	30 09       	mov	r9,0
800037c6:	f1 d9 d1 81 	bfins	r8,r9,0xc,0x1
800037ca:	ef 48 ff f8 	st.w	r7[-8],r8
	//TIMER_CLOCK1 32 KHz oscillator clock (CLK_32K)
	//TIMER_CLOCK2 PBA Clock / 2
	//TIMER_CLOCK3 PBA Clock / 8
	//TIMER_CLOCK4 PBA Clock / 32
	//TIMER_CLOCK5 PBA Clock / 128
	wf_opt.tcclks = TC_CLOCK_SOURCE_TC3; // --> prescaler = 8
800037ce:	ee f8 ff f8 	ld.w	r8,r7[-8]
800037d2:	30 29       	mov	r9,2
800037d4:	f1 d9 d0 03 	bfins	r8,r9,0x0,0x3
800037d8:	ef 48 ff f8 	st.w	r7[-8],r8
	
	
	//timer-values are calculated on base of (variable) pba-clock (pba_c)
	esc_timer_values.period =  sysclk_get_pba_hz()/2000; //ticks for one (periode=4ms): pba_c/2000 = pba_c/(8/4*1000) = pba_c/(prescaler/periode)
800037dc:	f0 1f 00 7f 	mcall	800039d8 <motor_init+0x31c>
800037e0:	18 99       	mov	r9,r12
800037e2:	e0 68 4d d3 	mov	r8,19923
800037e6:	ea 18 10 62 	orh	r8,0x1062
800037ea:	f2 08 06 48 	mulu.d	r8,r9,r8
800037ee:	f2 08 16 07 	lsr	r8,r9,0x7
800037f2:	10 99       	mov	r9,r8
800037f4:	4f a8       	lddpc	r8,800039dc <motor_init+0x320>
800037f6:	91 09       	st.w	r8[0x0],r9
	esc_timer_values.max = esc_timer_values.period/2; //ticks for fastest-signal (2ms)
800037f8:	4f 98       	lddpc	r8,800039dc <motor_init+0x320>
800037fa:	70 08       	ld.w	r8,r8[0x0]
800037fc:	f0 09 16 1f 	lsr	r9,r8,0x1f
80003800:	f2 08 00 08 	add	r8,r9,r8
80003804:	a1 58       	asr	r8,0x1
80003806:	10 99       	mov	r9,r8
80003808:	4f 58       	lddpc	r8,800039dc <motor_init+0x320>
8000380a:	91 29       	st.w	r8[0x8],r9
	esc_timer_values.min = esc_timer_values.period/4; //ticks for slowest-signal (1ms)
8000380c:	4f 48       	lddpc	r8,800039dc <motor_init+0x320>
8000380e:	70 08       	ld.w	r8,r8[0x0]
80003810:	f0 c9 ff fd 	sub	r9,r8,-3
80003814:	58 08       	cp.w	r8,0
80003816:	f2 08 17 50 	movlt	r8,r9
8000381a:	a3 48       	asr	r8,0x2
8000381c:	10 99       	mov	r9,r8
8000381e:	4f 08       	lddpc	r8,800039dc <motor_init+0x320>
80003820:	91 19       	st.w	r8[0x4],r9
	esc_timer_values.max_motorspeed = esc_timer_values.max - esc_timer_values.min; //[0; max_motorspeed] = interval for controller
80003822:	4e f8       	lddpc	r8,800039dc <motor_init+0x320>
80003824:	70 29       	ld.w	r9,r8[0x8]
80003826:	4e e8       	lddpc	r8,800039dc <motor_init+0x320>
80003828:	70 18       	ld.w	r8,r8[0x4]
8000382a:	10 19       	sub	r9,r8
8000382c:	4e c8       	lddpc	r8,800039dc <motor_init+0x320>
8000382e:	91 39       	st.w	r8[0xc],r9
	
	
	
	
	
	wf_opt.wavsel = TC_WAVEFORM_SEL_UP_MODE_RC_TRIGGER;
80003830:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003834:	30 29       	mov	r9,2
80003836:	f1 d9 d1 a2 	bfins	r8,r9,0xd,0x2
8000383a:	ef 48 ff f8 	st.w	r7[-8],r8
	tc_init_waveform(TIMER_ESC, &wf_opt); //init waveform, timer-channel=ESC__TIMER_USED_CHANNEL1
8000383e:	ee c8 00 0c 	sub	r8,r7,12
80003842:	10 9b       	mov	r11,r8
80003844:	fe 7c 50 00 	mov	r12,-45056
80003848:	f0 1f 00 66 	mcall	800039e0 <motor_init+0x324>
	
	
	//edit for channel 1
	wf_opt.channel = ESC_TIMER_USED_CHANNEL2; //timer-channel=ESC__TIMER_USED_CHANNEL2
8000384c:	30 18       	mov	r8,1
8000384e:	ef 48 ff f4 	st.w	r7[-12],r8
	tc_init_waveform(TIMER_ESC, &wf_opt);
80003852:	ee c8 00 0c 	sub	r8,r7,12
80003856:	10 9b       	mov	r11,r8
80003858:	fe 7c 50 00 	mov	r12,-45056
8000385c:	f0 1f 00 61 	mcall	800039e0 <motor_init+0x324>
	
	
	//set esc_timer_compare for motor-speed minimal/off
	for (uint_fast8_t i=0; i<4; ++i)
80003860:	30 08       	mov	r8,0
80003862:	ef 48 ff fc 	st.w	r7[-4],r8
80003866:	c0 e8       	rjmp	80003882 <motor_init+0x1c6>
	{
		esc_timer_compare_values[i] = esc_timer_values.min;
80003868:	ee fa ff fc 	ld.w	r10,r7[-4]
8000386c:	4d c8       	lddpc	r8,800039dc <motor_init+0x320>
8000386e:	70 18       	ld.w	r8,r8[0x4]
80003870:	5c 88       	casts.h	r8
80003872:	4d d9       	lddpc	r9,800039e4 <motor_init+0x328>
80003874:	f2 0a 0a 18 	st.h	r9[r10<<0x1],r8
	wf_opt.channel = ESC_TIMER_USED_CHANNEL2; //timer-channel=ESC__TIMER_USED_CHANNEL2
	tc_init_waveform(TIMER_ESC, &wf_opt);
	
	
	//set esc_timer_compare for motor-speed minimal/off
	for (uint_fast8_t i=0; i<4; ++i)
80003878:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000387c:	2f f8       	sub	r8,-1
8000387e:	ef 48 ff fc 	st.w	r7[-4],r8
80003882:	ee f8 ff fc 	ld.w	r8,r7[-4]
80003886:	58 38       	cp.w	r8,3
80003888:	fe 98 ff f0 	brls	80003868 <motor_init+0x1ac>
		esc_timer_compare_values[i] = esc_timer_values.min;
	}
	
	
	//set pwm-frequency
	tc_write_rc(TIMER_ESC, ESC_TIMER_USED_CHANNEL1, esc_timer_values.period);
8000388c:	4d 48       	lddpc	r8,800039dc <motor_init+0x320>
8000388e:	70 08       	ld.w	r8,r8[0x0]
80003890:	5c 88       	casts.h	r8
80003892:	5c 78       	castu.h	r8
80003894:	10 9a       	mov	r10,r8
80003896:	30 0b       	mov	r11,0
80003898:	fe 7c 50 00 	mov	r12,-45056
8000389c:	f0 1f 00 53 	mcall	800039e8 <motor_init+0x32c>
	tc_write_rc(TIMER_ESC, ESC_TIMER_USED_CHANNEL2, esc_timer_values.period);
800038a0:	4c f8       	lddpc	r8,800039dc <motor_init+0x320>
800038a2:	70 08       	ld.w	r8,r8[0x0]
800038a4:	5c 88       	casts.h	r8
800038a6:	5c 78       	castu.h	r8
800038a8:	10 9a       	mov	r10,r8
800038aa:	30 1b       	mov	r11,1
800038ac:	fe 7c 50 00 	mov	r12,-45056
800038b0:	f0 1f 00 4e 	mcall	800039e8 <motor_init+0x32c>
	
	//pre-fill
	tc_write_ra(TIMER_ESC, ESC_TIMER_USED_CHANNEL1, esc_timer_values.min);
800038b4:	4c a8       	lddpc	r8,800039dc <motor_init+0x320>
800038b6:	70 18       	ld.w	r8,r8[0x4]
800038b8:	5c 88       	casts.h	r8
800038ba:	5c 78       	castu.h	r8
800038bc:	10 9a       	mov	r10,r8
800038be:	30 0b       	mov	r11,0
800038c0:	fe 7c 50 00 	mov	r12,-45056
800038c4:	f0 1f 00 4a 	mcall	800039ec <motor_init+0x330>
	tc_write_ra(TIMER_ESC, ESC_TIMER_USED_CHANNEL2, esc_timer_values.min);
800038c8:	4c 58       	lddpc	r8,800039dc <motor_init+0x320>
800038ca:	70 18       	ld.w	r8,r8[0x4]
800038cc:	5c 88       	casts.h	r8
800038ce:	5c 78       	castu.h	r8
800038d0:	10 9a       	mov	r10,r8
800038d2:	30 1b       	mov	r11,1
800038d4:	fe 7c 50 00 	mov	r12,-45056
800038d8:	f0 1f 00 45 	mcall	800039ec <motor_init+0x330>
	tc_write_rb(TIMER_ESC, ESC_TIMER_USED_CHANNEL1, esc_timer_values.min);
800038dc:	4c 08       	lddpc	r8,800039dc <motor_init+0x320>
800038de:	70 18       	ld.w	r8,r8[0x4]
800038e0:	5c 88       	casts.h	r8
800038e2:	5c 78       	castu.h	r8
800038e4:	10 9a       	mov	r10,r8
800038e6:	30 0b       	mov	r11,0
800038e8:	fe 7c 50 00 	mov	r12,-45056
800038ec:	f0 1f 00 41 	mcall	800039f0 <motor_init+0x334>
	tc_write_rb(TIMER_ESC, ESC_TIMER_USED_CHANNEL2, esc_timer_values.min);
800038f0:	4b b8       	lddpc	r8,800039dc <motor_init+0x320>
800038f2:	70 18       	ld.w	r8,r8[0x4]
800038f4:	5c 88       	casts.h	r8
800038f6:	5c 78       	castu.h	r8
800038f8:	10 9a       	mov	r10,r8
800038fa:	30 1b       	mov	r11,1
800038fc:	fe 7c 50 00 	mov	r12,-45056
80003900:	f0 1f 00 3c 	mcall	800039f0 <motor_init+0x334>

	tc_start (TIMER_ESC, ESC_TIMER_USED_CHANNEL1); //starting timer-channel
80003904:	30 0b       	mov	r11,0
80003906:	fe 7c 50 00 	mov	r12,-45056
8000390a:	f0 1f 00 3b 	mcall	800039f4 <motor_init+0x338>
	tc_start (TIMER_ESC, ESC_TIMER_USED_CHANNEL2);
8000390e:	30 1b       	mov	r11,1
80003910:	fe 7c 50 00 	mov	r12,-45056
80003914:	f0 1f 00 38 	mcall	800039f4 <motor_init+0x338>
	
	
	
	
	tc_interrupt_t ir_conf;
	ir_conf.covfs = 0; // counter-overflow-interrupt
80003918:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000391c:	30 09       	mov	r9,0
8000391e:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
80003922:	ef 48 ff f0 	st.w	r7[-16],r8
	ir_conf.cpas = 0; // RA-compare-interrupt
80003926:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000392a:	30 09       	mov	r9,0
8000392c:	f1 d9 d0 41 	bfins	r8,r9,0x2,0x1
80003930:	ef 48 ff f0 	st.w	r7[-16],r8
	ir_conf.cpbs = 0; // RB-compare-interrupt
80003934:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003938:	30 09       	mov	r9,0
8000393a:	f1 d9 d0 61 	bfins	r8,r9,0x3,0x1
8000393e:	ef 48 ff f0 	st.w	r7[-16],r8
	ir_conf.cpcs = 1; // RC-compare-interrupt
80003942:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003946:	30 19       	mov	r9,1
80003948:	f1 d9 d0 81 	bfins	r8,r9,0x4,0x1
8000394c:	ef 48 ff f0 	st.w	r7[-16],r8
	ir_conf.etrgs = 0; // external-trigger-interrupt
80003950:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003954:	30 09       	mov	r9,0
80003956:	f1 d9 d0 e1 	bfins	r8,r9,0x7,0x1
8000395a:	ef 48 ff f0 	st.w	r7[-16],r8
	//ir_conf.int // function?
	ir_conf.ldras = 0; // RA-load-interrupt
8000395e:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003962:	30 09       	mov	r9,0
80003964:	f1 d9 d0 a1 	bfins	r8,r9,0x5,0x1
80003968:	ef 48 ff f0 	st.w	r7[-16],r8
	ir_conf.ldrbs = 0; // RB-load-interrupt
8000396c:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003970:	30 09       	mov	r9,0
80003972:	f1 d9 d0 c1 	bfins	r8,r9,0x6,0x1
80003976:	ef 48 ff f0 	st.w	r7[-16],r8
	ir_conf.lovrs = 0; // load-overrun-interrupt
8000397a:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000397e:	30 09       	mov	r9,0
80003980:	f1 d9 d0 21 	bfins	r8,r9,0x1,0x1
80003984:	ef 48 ff f0 	st.w	r7[-16],r8
	
	tc_configure_interrupts(TIMER_ESC, ESC_TIMER_USED_CHANNEL1, &ir_conf);
80003988:	ee c8 00 10 	sub	r8,r7,16
8000398c:	10 9a       	mov	r10,r8
8000398e:	30 0b       	mov	r11,0
80003990:	fe 7c 50 00 	mov	r12,-45056
80003994:	f0 1f 00 19 	mcall	800039f8 <motor_init+0x33c>
	tc_configure_interrupts(TIMER_ESC, ESC_TIMER_USED_CHANNEL2, &ir_conf);
80003998:	ee c8 00 10 	sub	r8,r7,16
8000399c:	10 9a       	mov	r10,r8
8000399e:	30 1b       	mov	r11,1
800039a0:	fe 7c 50 00 	mov	r12,-45056
800039a4:	f0 1f 00 15 	mcall	800039f8 <motor_init+0x33c>
	
	//Disable_global_interrupt(); //was done previously --> in board_init() (init.c)
	//INTC_init_interrupts(); //initializing hardware-interrupt-controller
	
	//Register the RTC interrupt handler to the interrupt controller
	INTC_register_interrupt(&t_c1_rc_isr, AVR32_TC_IRQ0, AVR32_INTC_INT0);
800039a8:	30 0a       	mov	r10,0
800039aa:	e0 6b 01 c0 	mov	r11,448
800039ae:	49 4c       	lddpc	r12,800039fc <motor_init+0x340>
800039b0:	f0 1f 00 14 	mcall	80003a00 <motor_init+0x344>
	INTC_register_interrupt(&t_c2_rc_isr, AVR32_TC_IRQ1, AVR32_INTC_INT0);
800039b4:	30 0a       	mov	r10,0
800039b6:	e0 6b 01 c1 	mov	r11,449
800039ba:	49 3c       	lddpc	r12,80003a04 <motor_init+0x348>
800039bc:	f0 1f 00 11 	mcall	80003a00 <motor_init+0x344>
};
800039c0:	2f cd       	sub	sp,-16
800039c2:	e3 cd 80 80 	ldm	sp++,r7,pc
800039c6:	00 00       	add	r0,r0
800039c8:	80 00       	ld.sh	r0,r0[0x0]
800039ca:	36 08       	mov	r8,96
800039cc:	80 00       	ld.sh	r0,r0[0x0]
800039ce:	34 40       	mov	r0,68
800039d0:	80 00       	ld.sh	r0,r0[0x0]
800039d2:	6a 38       	ld.w	r8,r5[0xc]
800039d4:	80 00       	ld.sh	r0,r0[0x0]
800039d6:	28 38       	sub	r8,-125
800039d8:	80 00       	ld.sh	r0,r0[0x0]
800039da:	33 c8       	mov	r8,60
800039dc:	00 00       	add	r0,r0
800039de:	01 3c       	ld.ub	r12,r0++
800039e0:	80 00       	ld.sh	r0,r0[0x0]
800039e2:	4d 4c       	lddpc	r12,80003b30 <set_motor_speeds+0x88>
800039e4:	00 00       	add	r0,r0
800039e6:	01 4c       	ld.w	r12,--r0
800039e8:	80 00       	ld.sh	r0,r0[0x0]
800039ea:	50 04       	stdsp	sp[0x0],r4
800039ec:	80 00       	ld.sh	r0,r0[0x0]
800039ee:	4f 14       	lddpc	r4,80003bb0 <calculate_actuating_variable+0x60>
800039f0:	80 00       	ld.sh	r0,r0[0x0]
800039f2:	4f 8c       	lddpc	r12,80003bd0 <calculate_actuating_variable+0x80>
800039f4:	80 00       	ld.sh	r0,r0[0x0]
800039f6:	4e a0       	lddpc	r0,80003b9c <calculate_actuating_variable+0x4c>
800039f8:	80 00       	ld.sh	r0,r0[0x0]
800039fa:	4b 64       	lddpc	r4,80003ad0 <set_motor_speeds+0x28>
800039fc:	80 00       	ld.sh	r0,r0[0x0]
800039fe:	3a 08       	mov	r8,-96
80003a00:	80 00       	ld.sh	r0,r0[0x0]
80003a02:	5c 78       	castu.h	r8
80003a04:	80 00       	ld.sh	r0,r0[0x0]
80003a06:	3a 58       	mov	r8,-91

80003a08 <t_c1_rc_isr>:
//#elif __ICCAVR32__
//#pragma handler = AVR32_TC_IRQ_GROUP, 1
	//__interrupt
#endif
void t_c1_rc_isr(void)
{
80003a08:	eb cd 40 80 	pushm	r7,lr
80003a0c:	1a 97       	mov	r7,sp
	tc_write_ra(TIMER_ESC, ESC_TIMER_USED_CHANNEL1, esc_timer_compare_values[MOTOR_POS_T_C1_A]);
80003a0e:	48 f8       	lddpc	r8,80003a48 <t_c1_rc_isr+0x40>
80003a10:	90 08       	ld.sh	r8,r8[0x0]
80003a12:	5c 88       	casts.h	r8
80003a14:	5c 78       	castu.h	r8
80003a16:	10 9a       	mov	r10,r8
80003a18:	30 0b       	mov	r11,0
80003a1a:	fe 7c 50 00 	mov	r12,-45056
80003a1e:	f0 1f 00 0c 	mcall	80003a4c <t_c1_rc_isr+0x44>
	tc_write_rb(TIMER_ESC, ESC_TIMER_USED_CHANNEL1, esc_timer_compare_values[MOTOR_POS_T_C1_B]);
80003a22:	48 a8       	lddpc	r8,80003a48 <t_c1_rc_isr+0x40>
80003a24:	90 18       	ld.sh	r8,r8[0x2]
80003a26:	5c 88       	casts.h	r8
80003a28:	5c 78       	castu.h	r8
80003a2a:	10 9a       	mov	r10,r8
80003a2c:	30 0b       	mov	r11,0
80003a2e:	fe 7c 50 00 	mov	r12,-45056
80003a32:	f0 1f 00 08 	mcall	80003a50 <t_c1_rc_isr+0x48>
	tc_read_sr(TIMER_ESC, ESC_TIMER_USED_CHANNEL1);
80003a36:	30 0b       	mov	r11,0
80003a38:	fe 7c 50 00 	mov	r12,-45056
80003a3c:	f0 1f 00 06 	mcall	80003a54 <t_c1_rc_isr+0x4c>
}
80003a40:	e3 cd 40 80 	ldm	sp++,r7,lr
80003a44:	d6 03       	rete
80003a46:	00 00       	add	r0,r0
80003a48:	00 00       	add	r0,r0
80003a4a:	01 4c       	ld.w	r12,--r0
80003a4c:	80 00       	ld.sh	r0,r0[0x0]
80003a4e:	4f 14       	lddpc	r4,80003c10 <calculate_actuating_variable+0xc0>
80003a50:	80 00       	ld.sh	r0,r0[0x0]
80003a52:	4f 8c       	lddpc	r12,80003c30 <calculate_actuating_variable+0xe0>
80003a54:	80 00       	ld.sh	r0,r0[0x0]
80003a56:	4e da       	lddpc	r10,80003c08 <calculate_actuating_variable+0xb8>

80003a58 <t_c2_rc_isr>:
//#elif __ICCAVR32__
//#pragma handler = AVR32_TC_IRQ_GROUP, 1
	//__interrupt
#endif
void t_c2_rc_isr(void)
{
80003a58:	eb cd 40 80 	pushm	r7,lr
80003a5c:	1a 97       	mov	r7,sp
	tc_write_ra(TIMER_ESC, ESC_TIMER_USED_CHANNEL2, esc_timer_compare_values[MOTOR_POS_T_C2_A]);
80003a5e:	48 f8       	lddpc	r8,80003a98 <t_c2_rc_isr+0x40>
80003a60:	90 28       	ld.sh	r8,r8[0x4]
80003a62:	5c 88       	casts.h	r8
80003a64:	5c 78       	castu.h	r8
80003a66:	10 9a       	mov	r10,r8
80003a68:	30 1b       	mov	r11,1
80003a6a:	fe 7c 50 00 	mov	r12,-45056
80003a6e:	f0 1f 00 0c 	mcall	80003a9c <t_c2_rc_isr+0x44>
	tc_write_rb(TIMER_ESC, ESC_TIMER_USED_CHANNEL2, esc_timer_compare_values[MOTOR_POS_T_C2_B]);
80003a72:	48 a8       	lddpc	r8,80003a98 <t_c2_rc_isr+0x40>
80003a74:	90 38       	ld.sh	r8,r8[0x6]
80003a76:	5c 88       	casts.h	r8
80003a78:	5c 78       	castu.h	r8
80003a7a:	10 9a       	mov	r10,r8
80003a7c:	30 1b       	mov	r11,1
80003a7e:	fe 7c 50 00 	mov	r12,-45056
80003a82:	f0 1f 00 08 	mcall	80003aa0 <t_c2_rc_isr+0x48>
	tc_read_sr(TIMER_ESC, ESC_TIMER_USED_CHANNEL2);
80003a86:	30 1b       	mov	r11,1
80003a88:	fe 7c 50 00 	mov	r12,-45056
80003a8c:	f0 1f 00 06 	mcall	80003aa4 <t_c2_rc_isr+0x4c>
}
80003a90:	e3 cd 40 80 	ldm	sp++,r7,lr
80003a94:	d6 03       	rete
80003a96:	00 00       	add	r0,r0
80003a98:	00 00       	add	r0,r0
80003a9a:	01 4c       	ld.w	r12,--r0
80003a9c:	80 00       	ld.sh	r0,r0[0x0]
80003a9e:	4f 14       	lddpc	r4,80003c60 <calculate_actuating_variable+0x110>
80003aa0:	80 00       	ld.sh	r0,r0[0x0]
80003aa2:	4f 8c       	lddpc	r12,80003c80 <sysclk_get_cpu_hz+0x4>
80003aa4:	80 00       	ld.sh	r0,r0[0x0]
80003aa6:	4e da       	lddpc	r10,80003c58 <calculate_actuating_variable+0x108>

80003aa8 <set_motor_speeds>:
// -1 as motor_speed in struct means that the specific speed is not set
// the values will be checked for right range:
//		on underflow --> min_motorspeed=0 will be set
//		on overflow --> max_motorspeed (as defined in esc_timer_values.max_motorspeed) will be set
void set_motor_speeds(motor_values_t motor_speeds)
{
80003aa8:	eb cd 40 80 	pushm	r7,lr
80003aac:	1a 97       	mov	r7,sp
80003aae:	20 1d       	sub	sp,4
80003ab0:	ee c8 ff f8 	sub	r8,r7,-8
	for (uint_fast8_t i=0; i<4; ++i)
80003ab4:	30 09       	mov	r9,0
80003ab6:	ef 49 ff fc 	st.w	r7[-4],r9
80003aba:	c3 e8       	rjmp	80003b36 <set_motor_speeds+0x8e>
	{
		if (motor_speeds.position[i] != -1)
80003abc:	ee f9 ff fc 	ld.w	r9,r7[-4]
80003ac0:	f0 09 03 29 	ld.w	r9,r8[r9<<0x2]
80003ac4:	5b f9       	cp.w	r9,-1
80003ac6:	c3 30       	breq	80003b2c <set_motor_speeds+0x84>
		{
			if (motor_speeds.position[i] < 0) // check underflow
80003ac8:	ee f9 ff fc 	ld.w	r9,r7[-4]
80003acc:	f0 09 03 29 	ld.w	r9,r8[r9<<0x2]
80003ad0:	58 09       	cp.w	r9,0
80003ad2:	c0 a4       	brge	80003ae6 <set_motor_speeds+0x3e>
			{
				esc_timer_compare_values[i] = esc_timer_values.min;
80003ad4:	ee fb ff fc 	ld.w	r11,r7[-4]
80003ad8:	49 c9       	lddpc	r9,80003b48 <set_motor_speeds+0xa0>
80003ada:	72 19       	ld.w	r9,r9[0x4]
80003adc:	5c 89       	casts.h	r9
80003ade:	49 ca       	lddpc	r10,80003b4c <set_motor_speeds+0xa4>
80003ae0:	f4 0b 0a 19 	st.h	r10[r11<<0x1],r9
80003ae4:	c2 48       	rjmp	80003b2c <set_motor_speeds+0x84>
			}
			else if (motor_speeds.position[i] > esc_timer_values.max_motorspeed) // check overflow
80003ae6:	ee f9 ff fc 	ld.w	r9,r7[-4]
80003aea:	f0 09 03 2a 	ld.w	r10,r8[r9<<0x2]
80003aee:	49 79       	lddpc	r9,80003b48 <set_motor_speeds+0xa0>
80003af0:	72 39       	ld.w	r9,r9[0xc]
80003af2:	12 3a       	cp.w	r10,r9
80003af4:	e0 8a 00 0b 	brle	80003b0a <set_motor_speeds+0x62>
			{
				esc_timer_compare_values[i] = esc_timer_values.max;
80003af8:	ee fb ff fc 	ld.w	r11,r7[-4]
80003afc:	49 39       	lddpc	r9,80003b48 <set_motor_speeds+0xa0>
80003afe:	72 29       	ld.w	r9,r9[0x8]
80003b00:	5c 89       	casts.h	r9
80003b02:	49 3a       	lddpc	r10,80003b4c <set_motor_speeds+0xa4>
80003b04:	f4 0b 0a 19 	st.h	r10[r11<<0x1],r9
80003b08:	c1 28       	rjmp	80003b2c <set_motor_speeds+0x84>
			}
			else
			{
				// value ok
				esc_timer_compare_values[i] = motor_speeds.position[i] + esc_timer_values.min;
80003b0a:	ee fb ff fc 	ld.w	r11,r7[-4]
80003b0e:	ee f9 ff fc 	ld.w	r9,r7[-4]
80003b12:	f0 09 03 29 	ld.w	r9,r8[r9<<0x2]
80003b16:	f5 d9 b0 10 	bfexts	r10,r9,0x0,0x10
80003b1a:	48 c9       	lddpc	r9,80003b48 <set_motor_speeds+0xa0>
80003b1c:	72 19       	ld.w	r9,r9[0x4]
80003b1e:	5c 89       	casts.h	r9
80003b20:	f4 09 00 09 	add	r9,r10,r9
80003b24:	5c 89       	casts.h	r9
80003b26:	48 aa       	lddpc	r10,80003b4c <set_motor_speeds+0xa4>
80003b28:	f4 0b 0a 19 	st.h	r10[r11<<0x1],r9
// the values will be checked for right range:
//		on underflow --> min_motorspeed=0 will be set
//		on overflow --> max_motorspeed (as defined in esc_timer_values.max_motorspeed) will be set
void set_motor_speeds(motor_values_t motor_speeds)
{
	for (uint_fast8_t i=0; i<4; ++i)
80003b2c:	ee f9 ff fc 	ld.w	r9,r7[-4]
80003b30:	2f f9       	sub	r9,-1
80003b32:	ef 49 ff fc 	st.w	r7[-4],r9
80003b36:	ee f9 ff fc 	ld.w	r9,r7[-4]
80003b3a:	58 39       	cp.w	r9,3
80003b3c:	fe 98 ff c0 	brls	80003abc <set_motor_speeds+0x14>
				// value ok
				esc_timer_compare_values[i] = motor_speeds.position[i] + esc_timer_values.min;
			}
		}
	}
}
80003b40:	2f fd       	sub	sp,-4
80003b42:	e3 cd 80 80 	ldm	sp++,r7,pc
80003b46:	00 00       	add	r0,r0
80003b48:	00 00       	add	r0,r0
80003b4a:	01 3c       	ld.ub	r12,r0++
80003b4c:	00 00       	add	r0,r0
80003b4e:	01 4c       	ld.w	r12,--r0

80003b50 <calculate_actuating_variable>:
}

//w is set value, x is the actual meassured value	
//w ist Sollwert, x ist Istwert
int_fast32_t calculate_actuating_variable(pid_settings_t _set, int_fast32_t w, int_fast32_t x, pid_tmp *_tmp)
{
80003b50:	eb cd 40 80 	pushm	r7,lr
80003b54:	1a 97       	mov	r7,sp
80003b56:	20 7d       	sub	sp,28
80003b58:	ee c8 ff f8 	sub	r8,r7,-8
80003b5c:	ef 4c ff ec 	st.w	r7[-20],r12
80003b60:	ef 4b ff e8 	st.w	r7[-24],r11
80003b64:	ef 4a ff e4 	st.w	r7[-28],r10
	uint_fast32_t act_time = 5000;		//get_time_since_last_pid();
80003b68:	e0 69 13 88 	mov	r9,5000
80003b6c:	ef 49 ff f0 	st.w	r7[-16],r9
	time_since_start += act_time;		//Calculation of the Controllers runtime
80003b70:	4b c9       	lddpc	r9,80003c60 <calculate_actuating_variable+0x110>
80003b72:	72 0a       	ld.w	r10,r9[0x0]
80003b74:	ee f9 ff f0 	ld.w	r9,r7[-16]
80003b78:	12 0a       	add	r10,r9
80003b7a:	4b a9       	lddpc	r9,80003c60 <calculate_actuating_variable+0x110>
80003b7c:	93 0a       	st.w	r9[0x0],r10
	
	int_fast32_t e,y;
	
	e = w - x;			//Calculating the control deviation
80003b7e:	ee fa ff ec 	ld.w	r10,r7[-20]
80003b82:	ee f9 ff e8 	ld.w	r9,r7[-24]
80003b86:	f4 09 01 09 	sub	r9,r10,r9
80003b8a:	ef 49 ff f4 	st.w	r7[-12],r9
	
	if(abs(e) > 180*16)
80003b8e:	ee f9 ff f4 	ld.w	r9,r7[-12]
80003b92:	ef 49 ff fc 	st.w	r7[-4],r9
80003b96:	ee f9 ff fc 	ld.w	r9,r7[-4]
80003b9a:	5c 49       	abs	r9
80003b9c:	ef 49 ff fc 	st.w	r7[-4],r9
80003ba0:	ee f9 ff fc 	ld.w	r9,r7[-4]
80003ba4:	e0 49 0b 40 	cp.w	r9,2880
80003ba8:	e0 8a 00 14 	brle	80003bd0 <calculate_actuating_variable+0x80>
	{
		e += (w>x)?(-360*16):(360*16);
80003bac:	ee fa ff ec 	ld.w	r10,r7[-20]
80003bb0:	ee f9 ff e8 	ld.w	r9,r7[-24]
80003bb4:	12 3a       	cp.w	r10,r9
80003bb6:	e0 8a 00 05 	brle	80003bc0 <calculate_actuating_variable+0x70>
80003bba:	fe 79 e9 80 	mov	r9,-5760
80003bbe:	c0 38       	rjmp	80003bc4 <calculate_actuating_variable+0x74>
80003bc0:	e0 69 16 80 	mov	r9,5760
80003bc4:	ee fa ff f4 	ld.w	r10,r7[-12]
80003bc8:	f4 09 00 09 	add	r9,r10,r9
80003bcc:	ef 49 ff f4 	st.w	r7[-12],r9
	}

	//e = e << PID_SHIFT_AMOUNT;
	
	_tmp->e_int += e;
80003bd0:	ee f9 ff e4 	ld.w	r9,r7[-28]
80003bd4:	72 1a       	ld.w	r10,r9[0x4]
80003bd6:	ee f9 ff f4 	ld.w	r9,r7[-12]
80003bda:	12 0a       	add	r10,r9
80003bdc:	ee f9 ff e4 	ld.w	r9,r7[-28]
80003be0:	93 1a       	st.w	r9[0x4],r10
		
	//Calculating the actuation variable out of the controlled system include a proportional, integration and a differentation part
	// y = KP * e + KI * INT(e,dt) + KD (de/dt)
	y = _set.p * e;
80003be2:	70 0a       	ld.w	r10,r8[0x0]
80003be4:	ee f9 ff f4 	ld.w	r9,r7[-12]
80003be8:	f4 09 02 49 	mul	r9,r10,r9
80003bec:	ef 49 ff f8 	st.w	r7[-8],r9
	y += (_tmp->e_int * act_time) / _set.i;
80003bf0:	ee f9 ff e4 	ld.w	r9,r7[-28]
80003bf4:	72 19       	ld.w	r9,r9[0x4]
80003bf6:	12 9a       	mov	r10,r9
80003bf8:	ee f9 ff f0 	ld.w	r9,r7[-16]
80003bfc:	f4 09 02 49 	mul	r9,r10,r9
80003c00:	70 1a       	ld.w	r10,r8[0x4]
80003c02:	f2 0a 0d 0a 	divu	r10,r9,r10
80003c06:	14 99       	mov	r9,r10
80003c08:	12 9a       	mov	r10,r9
80003c0a:	ee f9 ff f8 	ld.w	r9,r7[-8]
80003c0e:	f4 09 00 09 	add	r9,r10,r9
80003c12:	ef 49 ff f8 	st.w	r7[-8],r9
	y += _set.d *(e - _tmp->e_old)/act_time;
80003c16:	70 29       	ld.w	r9,r8[0x8]
80003c18:	ee f8 ff e4 	ld.w	r8,r7[-28]
80003c1c:	70 08       	ld.w	r8,r8[0x0]
80003c1e:	ee fa ff f4 	ld.w	r10,r7[-12]
80003c22:	f4 08 01 08 	sub	r8,r10,r8
80003c26:	f2 08 02 48 	mul	r8,r9,r8
80003c2a:	ee f9 ff f0 	ld.w	r9,r7[-16]
80003c2e:	f0 09 0d 08 	divu	r8,r8,r9
80003c32:	10 99       	mov	r9,r8
80003c34:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003c38:	f2 08 00 08 	add	r8,r9,r8
80003c3c:	ef 48 ff f8 	st.w	r7[-8],r8
	
	//Speichern des Wertes fr die nchste Regelung
	//Save the Control Deviation for the next controlling cycle
	_tmp->e_old = e;
80003c40:	ee f8 ff e4 	ld.w	r8,r7[-28]
80003c44:	ee f9 ff f4 	ld.w	r9,r7[-12]
80003c48:	91 09       	st.w	r8[0x0],r9
	
	old_time = act_time;
80003c4a:	48 78       	lddpc	r8,80003c64 <calculate_actuating_variable+0x114>
80003c4c:	ee f9 ff f0 	ld.w	r9,r7[-16]
80003c50:	91 09       	st.w	r8[0x0],r9
	return y; // >> PID_SHIFT_AMOUNT;
80003c52:	ee f8 ff f8 	ld.w	r8,r7[-8]
}
80003c56:	10 9c       	mov	r12,r8
80003c58:	2f 9d       	sub	sp,-28
80003c5a:	e3 cd 80 80 	ldm	sp++,r7,pc
80003c5e:	00 00       	add	r0,r0
80003c60:	00 00       	add	r0,r0
80003c62:	00 0c       	add	r12,r0
80003c64:	00 00       	add	r0,r0
80003c66:	00 10       	sub	r0,r0

80003c68 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern bool sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
80003c68:	eb cd 40 80 	pushm	r7,lr
80003c6c:	1a 97       	mov	r7,sp
	case SYSCLK_SRC_PLL1:
		return pll_get_default_rate(1);
#endif

	case SYSCLK_SRC_RC120M:
		return OSC_RC120M_NOMINAL_HZ;
80003c6e:	e0 68 0e 00 	mov	r8,3584
80003c72:	ea 18 07 27 	orh	r8,0x727

	default:
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
80003c76:	10 9c       	mov	r12,r8
80003c78:	e3 cd 80 80 	ldm	sp++,r7,pc

80003c7c <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
80003c7c:	eb cd 40 80 	pushm	r7,lr
80003c80:	1a 97       	mov	r7,sp
	return sysclk_get_main_hz() >> CONFIG_SYSCLK_CPU_DIV;
80003c82:	f0 1f 00 04 	mcall	80003c90 <sysclk_get_cpu_hz+0x14>
80003c86:	18 98       	mov	r8,r12
80003c88:	a3 88       	lsr	r8,0x2
}
80003c8a:	10 9c       	mov	r12,r8
80003c8c:	e3 cd 80 80 	ldm	sp++,r7,pc
80003c90:	80 00       	ld.sh	r0,r0[0x0]
80003c92:	3c 68       	mov	r8,-58

80003c94 <sysclk_get_pba_hz>:
 * \brief Return the current rate in Hz of the Peripheral Bus A clock
 *
 * \return Frequency of the Peripheral Bus A clock, in Hz.
 */
static inline uint32_t sysclk_get_pba_hz(void)
{
80003c94:	eb cd 40 80 	pushm	r7,lr
80003c98:	1a 97       	mov	r7,sp
	return sysclk_get_main_hz() >> CONFIG_SYSCLK_PBA_DIV;
80003c9a:	f0 1f 00 04 	mcall	80003ca8 <sysclk_get_pba_hz+0x14>
80003c9e:	18 98       	mov	r8,r12
80003ca0:	a3 88       	lsr	r8,0x2
}
80003ca2:	10 9c       	mov	r12,r8
80003ca4:	e3 cd 80 80 	ldm	sp++,r7,pc
80003ca8:	80 00       	ld.sh	r0,r0[0x0]
80003caa:	3c 68       	mov	r8,-58

80003cac <sysclk_enable_hsb_module>:
/**
 * \brief Enable a module clock derived from the HSB clock
 * \param index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_enable_hsb_module(unsigned int index)
{
80003cac:	eb cd 40 80 	pushm	r7,lr
80003cb0:	1a 97       	mov	r7,sp
80003cb2:	20 1d       	sub	sp,4
80003cb4:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_HSB, index);
80003cb8:	ee fb ff fc 	ld.w	r11,r7[-4]
80003cbc:	30 1c       	mov	r12,1
80003cbe:	f0 1f 00 03 	mcall	80003cc8 <sysclk_enable_hsb_module+0x1c>
}
80003cc2:	2f fd       	sub	sp,-4
80003cc4:	e3 cd 80 80 	ldm	sp++,r7,pc
80003cc8:	80 00       	ld.sh	r0,r0[0x0]
80003cca:	52 44       	stdsp	sp[0x90],r4

80003ccc <sysclk_enable_pba_module>:
/**
 * \brief Enable a module clock derived from the PBA clock
 * \param index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_enable_pba_module(unsigned int index)
{
80003ccc:	eb cd 40 80 	pushm	r7,lr
80003cd0:	1a 97       	mov	r7,sp
80003cd2:	20 1d       	sub	sp,4
80003cd4:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBA, index);
80003cd8:	ee fb ff fc 	ld.w	r11,r7[-4]
80003cdc:	30 2c       	mov	r12,2
80003cde:	f0 1f 00 03 	mcall	80003ce8 <sysclk_enable_pba_module+0x1c>
}
80003ce2:	2f fd       	sub	sp,-4
80003ce4:	e3 cd 80 80 	ldm	sp++,r7,pc
80003ce8:	80 00       	ld.sh	r0,r0[0x0]
80003cea:	52 44       	stdsp	sp[0x90],r4

80003cec <sysclk_enable_pbb_module>:
/**
 * \brief Enable a module clock derived from the PBB clock
 * \param index Index of the module clock in the PBBMASK register
 */
static inline void sysclk_enable_pbb_module(unsigned int index)
{
80003cec:	eb cd 40 80 	pushm	r7,lr
80003cf0:	1a 97       	mov	r7,sp
80003cf2:	20 1d       	sub	sp,4
80003cf4:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBB, index);
80003cf8:	ee fb ff fc 	ld.w	r11,r7[-4]
80003cfc:	30 3c       	mov	r12,3
80003cfe:	f0 1f 00 03 	mcall	80003d08 <sysclk_enable_pbb_module+0x1c>
}
80003d02:	2f fd       	sub	sp,-4
80003d04:	e3 cd 80 80 	ldm	sp++,r7,pc
80003d08:	80 00       	ld.sh	r0,r0[0x0]
80003d0a:	52 44       	stdsp	sp[0x90],r4

80003d0c <sysclk_enable_peripheral_clock>:
 *  has an associated clock on the HSB bus, this will be enabled also.
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
80003d0c:	eb cd 40 80 	pushm	r7,lr
80003d10:	1a 97       	mov	r7,sp
80003d12:	20 1d       	sub	sp,4
80003d14:	ef 4c ff fc 	st.w	r7[-4],r12
	switch ((uintptr_t)module) {
80003d18:	ee f8 ff fc 	ld.w	r8,r7[-4]
80003d1c:	fe 58 38 00 	cp.w	r8,-51200
80003d20:	e0 80 00 8a 	breq	80003e34 <sysclk_enable_peripheral_clock+0x128>
80003d24:	e0 8b 00 33 	brhi	80003d8a <sysclk_enable_peripheral_clock+0x7e>
80003d28:	fe 58 14 00 	cp.w	r8,-60416
80003d2c:	c6 80       	breq	80003dfc <sysclk_enable_peripheral_clock+0xf0>
80003d2e:	e0 8b 00 18 	brhi	80003d5e <sysclk_enable_peripheral_clock+0x52>
80003d32:	fe 48 14 00 	cp.w	r8,-125952
80003d36:	e0 80 00 be 	breq	80003eb2 <sysclk_enable_peripheral_clock+0x1a6>
80003d3a:	e0 8b 00 0b 	brhi	80003d50 <sysclk_enable_peripheral_clock+0x44>
80003d3e:	fe 48 00 00 	cp.w	r8,-131072
80003d42:	e0 80 00 ad 	breq	80003e9c <sysclk_enable_peripheral_clock+0x190>
80003d46:	fe 48 10 00 	cp.w	r8,-126976
80003d4a:	e0 80 00 b0 	breq	80003eaa <sysclk_enable_peripheral_clock+0x19e>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003d4e:	cb 98       	rjmp	80003ec0 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003d50:	fe 58 00 00 	cp.w	r8,-65536
80003d54:	c4 90       	breq	80003de6 <sysclk_enable_peripheral_clock+0xda>
80003d56:	fe 58 10 00 	cp.w	r8,-61440
80003d5a:	c4 d0       	breq	80003df4 <sysclk_enable_peripheral_clock+0xe8>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003d5c:	cb 28       	rjmp	80003ec0 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003d5e:	fe 58 20 00 	cp.w	r8,-57344
80003d62:	c5 90       	breq	80003e14 <sysclk_enable_peripheral_clock+0x108>
80003d64:	e0 8b 00 09 	brhi	80003d76 <sysclk_enable_peripheral_clock+0x6a>
80003d68:	fe 58 18 00 	cp.w	r8,-59392
80003d6c:	c4 c0       	breq	80003e04 <sysclk_enable_peripheral_clock+0xf8>
80003d6e:	fe 58 1c 00 	cp.w	r8,-58368
80003d72:	c4 d0       	breq	80003e0c <sysclk_enable_peripheral_clock+0x100>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003d74:	ca 68       	rjmp	80003ec0 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003d76:	fe 58 30 00 	cp.w	r8,-53248
80003d7a:	c5 50       	breq	80003e24 <sysclk_enable_peripheral_clock+0x118>
80003d7c:	fe 58 34 00 	cp.w	r8,-52224
80003d80:	c5 60       	breq	80003e2c <sysclk_enable_peripheral_clock+0x120>
80003d82:	fe 58 28 00 	cp.w	r8,-55296
80003d86:	c4 b0       	breq	80003e1c <sysclk_enable_peripheral_clock+0x110>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003d88:	c9 c8       	rjmp	80003ec0 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003d8a:	fe 58 50 00 	cp.w	r8,-45056
80003d8e:	c6 b0       	breq	80003e64 <sysclk_enable_peripheral_clock+0x158>
80003d90:	e0 8b 00 15 	brhi	80003dba <sysclk_enable_peripheral_clock+0xae>
80003d94:	fe 58 44 00 	cp.w	r8,-48128
80003d98:	c5 a0       	breq	80003e4c <sysclk_enable_peripheral_clock+0x140>
80003d9a:	e0 8b 00 09 	brhi	80003dac <sysclk_enable_peripheral_clock+0xa0>
80003d9e:	fe 58 3c 00 	cp.w	r8,-50176
80003da2:	c4 d0       	breq	80003e3c <sysclk_enable_peripheral_clock+0x130>
80003da4:	fe 58 40 00 	cp.w	r8,-49152
80003da8:	c4 e0       	breq	80003e44 <sysclk_enable_peripheral_clock+0x138>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003daa:	c8 b8       	rjmp	80003ec0 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003dac:	fe 58 48 00 	cp.w	r8,-47104
80003db0:	c5 20       	breq	80003e54 <sysclk_enable_peripheral_clock+0x148>
80003db2:	fe 58 4c 00 	cp.w	r8,-46080
80003db6:	c5 30       	breq	80003e5c <sysclk_enable_peripheral_clock+0x150>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003db8:	c8 48       	rjmp	80003ec0 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003dba:	fe 58 5c 00 	cp.w	r8,-41984
80003dbe:	c5 f0       	breq	80003e7c <sysclk_enable_peripheral_clock+0x170>
80003dc0:	e0 8b 00 09 	brhi	80003dd2 <sysclk_enable_peripheral_clock+0xc6>
80003dc4:	fe 58 54 00 	cp.w	r8,-44032
80003dc8:	c5 20       	breq	80003e6c <sysclk_enable_peripheral_clock+0x160>
80003dca:	fe 58 58 00 	cp.w	r8,-43008
80003dce:	c5 30       	breq	80003e74 <sysclk_enable_peripheral_clock+0x168>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003dd0:	c7 88       	rjmp	80003ec0 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003dd2:	fe 58 64 00 	cp.w	r8,-39936
80003dd6:	c5 b0       	breq	80003e8c <sysclk_enable_peripheral_clock+0x180>
80003dd8:	fe 58 68 00 	cp.w	r8,-38912
80003ddc:	c5 c0       	breq	80003e94 <sysclk_enable_peripheral_clock+0x188>
80003dde:	fe 58 60 00 	cp.w	r8,-40960
80003de2:	c5 10       	breq	80003e84 <sysclk_enable_peripheral_clock+0x178>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003de4:	c6 e8       	rjmp	80003ec0 <sysclk_enable_peripheral_clock+0x1b4>
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
	case AVR32_PDCA_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_PDCA_HSB);
80003de6:	30 4c       	mov	r12,4
80003de8:	f0 1f 00 38 	mcall	80003ec8 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pba_module(SYSCLK_PDCA_PBA);
80003dec:	30 0c       	mov	r12,0
80003dee:	f0 1f 00 38 	mcall	80003ecc <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003df2:	c6 78       	rjmp	80003ec0 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_INTC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_INTC);
80003df4:	30 1c       	mov	r12,1
80003df6:	f0 1f 00 36 	mcall	80003ecc <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003dfa:	c6 38       	rjmp	80003ec0 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_PM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_PM);
80003dfc:	30 2c       	mov	r12,2
80003dfe:	f0 1f 00 34 	mcall	80003ecc <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003e02:	c5 f8       	rjmp	80003ec0 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_AST_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_AST);
80003e04:	30 3c       	mov	r12,3
80003e06:	f0 1f 00 32 	mcall	80003ecc <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003e0a:	c5 b8       	rjmp	80003ec0 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_WDT_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_WDT);
80003e0c:	30 4c       	mov	r12,4
80003e0e:	f0 1f 00 30 	mcall	80003ecc <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003e12:	c5 78       	rjmp	80003ec0 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_EIC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_EIC);
80003e14:	30 5c       	mov	r12,5
80003e16:	f0 1f 00 2e 	mcall	80003ecc <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003e1a:	c5 38       	rjmp	80003ec0 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_GPIO_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_GPIO);
80003e1c:	30 6c       	mov	r12,6
80003e1e:	f0 1f 00 2c 	mcall	80003ecc <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003e22:	c4 f8       	rjmp	80003ec0 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART0_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART0);
80003e24:	30 7c       	mov	r12,7
80003e26:	f0 1f 00 2a 	mcall	80003ecc <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003e2a:	c4 b8       	rjmp	80003ec0 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART1_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART1);
80003e2c:	30 8c       	mov	r12,8
80003e2e:	f0 1f 00 28 	mcall	80003ecc <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003e32:	c4 78       	rjmp	80003ec0 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART2_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART2);
80003e34:	30 9c       	mov	r12,9
80003e36:	f0 1f 00 26 	mcall	80003ecc <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003e3a:	c4 38       	rjmp	80003ec0 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_SPI_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_SPI);
80003e3c:	30 ac       	mov	r12,10
80003e3e:	f0 1f 00 24 	mcall	80003ecc <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003e42:	c3 f8       	rjmp	80003ec0 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TWIM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TWIM);
80003e44:	30 bc       	mov	r12,11
80003e46:	f0 1f 00 22 	mcall	80003ecc <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003e4a:	c3 b8       	rjmp	80003ec0 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TWIS_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TWIS);
80003e4c:	30 cc       	mov	r12,12
80003e4e:	f0 1f 00 20 	mcall	80003ecc <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003e52:	c3 78       	rjmp	80003ec0 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_PWMA_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_PWMA);
80003e54:	30 dc       	mov	r12,13
80003e56:	f0 1f 00 1e 	mcall	80003ecc <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003e5a:	c3 38       	rjmp	80003ec0 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_IISC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_IISC);
80003e5c:	30 ec       	mov	r12,14
80003e5e:	f0 1f 00 1c 	mcall	80003ecc <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003e62:	c2 f8       	rjmp	80003ec0 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TC);
80003e64:	30 fc       	mov	r12,15
80003e66:	f0 1f 00 1a 	mcall	80003ecc <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003e6a:	c2 b8       	rjmp	80003ec0 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_ADCIFD_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_ADCIFD);
80003e6c:	31 0c       	mov	r12,16
80003e6e:	f0 1f 00 18 	mcall	80003ecc <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003e72:	c2 78       	rjmp	80003ec0 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_SCIF_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_SCIF);
80003e74:	31 1c       	mov	r12,17
80003e76:	f0 1f 00 16 	mcall	80003ecc <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003e7a:	c2 38       	rjmp	80003ec0 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_FREQM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_FREQM);
80003e7c:	31 2c       	mov	r12,18
80003e7e:	f0 1f 00 14 	mcall	80003ecc <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003e82:	c1 f8       	rjmp	80003ec0 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_CAT_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_CAT);
80003e84:	31 3c       	mov	r12,19
80003e86:	f0 1f 00 12 	mcall	80003ecc <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003e8a:	c1 b8       	rjmp	80003ec0 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_GLOC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_GLOC);
80003e8c:	31 4c       	mov	r12,20
80003e8e:	f0 1f 00 10 	mcall	80003ecc <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003e92:	c1 78       	rjmp	80003ec0 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_AW_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_AW);
80003e94:	31 5c       	mov	r12,21
80003e96:	f0 1f 00 0e 	mcall	80003ecc <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003e9a:	c1 38       	rjmp	80003ec0 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USBC_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_USBC_DATA);
80003e9c:	30 3c       	mov	r12,3
80003e9e:	f0 1f 00 0b 	mcall	80003ec8 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pbb_module(SYSCLK_USBC_REGS);
80003ea2:	30 0c       	mov	r12,0
80003ea4:	f0 1f 00 0b 	mcall	80003ed0 <sysclk_enable_peripheral_clock+0x1c4>
		break;
80003ea8:	c0 c8       	rjmp	80003ec0 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_HMATRIXB_ADDRESS:
		sysclk_enable_pbb_module(SYSCLK_HMATRIX);
80003eaa:	30 1c       	mov	r12,1
80003eac:	f0 1f 00 09 	mcall	80003ed0 <sysclk_enable_peripheral_clock+0x1c4>
		break;
80003eb0:	c0 88       	rjmp	80003ec0 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_FLASHCDW_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_FLASHCDW_DATA);
80003eb2:	30 0c       	mov	r12,0
80003eb4:	f0 1f 00 05 	mcall	80003ec8 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
80003eb8:	30 2c       	mov	r12,2
80003eba:	f0 1f 00 06 	mcall	80003ed0 <sysclk_enable_peripheral_clock+0x1c4>
		break;
80003ebe:	d7 03       	nop

	default:
		Assert(false);
		return;
	}
}
80003ec0:	2f fd       	sub	sp,-4
80003ec2:	e3 cd 80 80 	ldm	sp++,r7,pc
80003ec6:	00 00       	add	r0,r0
80003ec8:	80 00       	ld.sh	r0,r0[0x0]
80003eca:	3c ac       	mov	r12,-54
80003ecc:	80 00       	ld.sh	r0,r0[0x0]
80003ece:	3c cc       	mov	r12,-52
80003ed0:	80 00       	ld.sh	r0,r0[0x0]
80003ed2:	3c ec       	mov	r12,-50

80003ed4 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
80003ed4:	eb cd 40 80 	pushm	r7,lr
80003ed8:	1a 97       	mov	r7,sp
80003eda:	20 cd       	sub	sp,48
80003edc:	ef 4c ff d4 	st.w	r7[-44],r12
80003ee0:	ef 4b ff d0 	st.w	r7[-48],r11
80003ee4:	ee f8 ff d4 	ld.w	r8,r7[-44]
80003ee8:	ef 48 ff dc 	st.w	r7[-36],r8
80003eec:	ee f8 ff d0 	ld.w	r8,r7[-48]
80003ef0:	ef 48 ff d8 	st.w	r7[-40],r8
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
80003ef4:	ee f8 ff d8 	ld.w	r8,r7[-40]
80003ef8:	58 18       	cp.w	r8,1
80003efa:	c2 11       	brne	80003f3c <ioport_set_pin_dir+0x68>
80003efc:	ee f8 ff dc 	ld.w	r8,r7[-36]
80003f00:	ef 48 ff e0 	st.w	r7[-32],r8
80003f04:	ee f8 ff e0 	ld.w	r8,r7[-32]
80003f08:	ef 48 ff e4 	st.w	r7[-28],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80003f0c:	ee f8 ff e4 	ld.w	r8,r7[-28]
80003f10:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80003f12:	ef 48 ff e8 	st.w	r7[-24],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80003f16:	ee f8 ff e8 	ld.w	r8,r7[-24]
80003f1a:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80003f1c:	e0 28 d8 00 	sub	r8,55296

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
80003f20:	ee f9 ff dc 	ld.w	r9,r7[-36]
80003f24:	ef 49 ff ec 	st.w	r7[-20],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80003f28:	ee f9 ff ec 	ld.w	r9,r7[-20]
80003f2c:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80003f30:	30 1a       	mov	r10,1
80003f32:	f4 09 09 49 	lsl	r9,r10,r9

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
80003f36:	f1 49 00 44 	st.w	r8[68],r9
80003f3a:	c2 48       	rjmp	80003f82 <ioport_set_pin_dir+0xae>
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
80003f3c:	ee f8 ff d8 	ld.w	r8,r7[-40]
80003f40:	58 08       	cp.w	r8,0
80003f42:	c2 01       	brne	80003f82 <ioport_set_pin_dir+0xae>
80003f44:	ee f8 ff dc 	ld.w	r8,r7[-36]
80003f48:	ef 48 ff f0 	st.w	r7[-16],r8
80003f4c:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003f50:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80003f54:	ee f8 ff f4 	ld.w	r8,r7[-12]
80003f58:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80003f5a:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80003f5e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003f62:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80003f64:	e0 28 d8 00 	sub	r8,55296
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
80003f68:	ee f9 ff dc 	ld.w	r9,r7[-36]
80003f6c:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80003f70:	ee f9 ff fc 	ld.w	r9,r7[-4]
80003f74:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80003f78:	30 1a       	mov	r10,1
80003f7a:	f4 09 09 49 	lsl	r9,r10,r9
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
80003f7e:	f1 49 00 48 	st.w	r8[72],r9
	arch_ioport_set_pin_dir(pin, dir);
}
80003f82:	2f 4d       	sub	sp,-48
80003f84:	e3 cd 80 80 	ldm	sp++,r7,pc

80003f88 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
80003f88:	eb cd 40 80 	pushm	r7,lr
80003f8c:	1a 97       	mov	r7,sp
80003f8e:	20 cd       	sub	sp,48
80003f90:	ef 4c ff d4 	st.w	r7[-44],r12
80003f94:	16 98       	mov	r8,r11
80003f96:	ef 68 ff d0 	st.b	r7[-48],r8
	arch_ioport_set_pin_level(pin, level);
80003f9a:	ef 38 ff d0 	ld.ub	r8,r7[-48]
80003f9e:	ee f9 ff d4 	ld.w	r9,r7[-44]
80003fa2:	ef 49 ff dc 	st.w	r7[-36],r9
80003fa6:	ef 68 ff db 	st.b	r7[-37],r8
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
80003faa:	ef 39 ff db 	ld.ub	r9,r7[-37]
80003fae:	30 08       	mov	r8,0
80003fb0:	f0 09 18 00 	cp.b	r9,r8
80003fb4:	c2 10       	breq	80003ff6 <ioport_set_pin_level+0x6e>
80003fb6:	ee f8 ff dc 	ld.w	r8,r7[-36]
80003fba:	ef 48 ff e0 	st.w	r7[-32],r8
80003fbe:	ee f8 ff e0 	ld.w	r8,r7[-32]
80003fc2:	ef 48 ff e4 	st.w	r7[-28],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80003fc6:	ee f8 ff e4 	ld.w	r8,r7[-28]
80003fca:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80003fcc:	ef 48 ff e8 	st.w	r7[-24],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80003fd0:	ee f8 ff e8 	ld.w	r8,r7[-24]
80003fd4:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80003fd6:	e0 28 d8 00 	sub	r8,55296

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
80003fda:	ee f9 ff dc 	ld.w	r9,r7[-36]
80003fde:	ef 49 ff ec 	st.w	r7[-20],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80003fe2:	ee f9 ff ec 	ld.w	r9,r7[-20]
80003fe6:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80003fea:	30 1a       	mov	r10,1
80003fec:	f4 09 09 49 	lsl	r9,r10,r9

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
80003ff0:	f1 49 00 54 	st.w	r8[84],r9
80003ff4:	c2 08       	rjmp	80004034 <ioport_set_pin_level+0xac>
80003ff6:	ee f8 ff dc 	ld.w	r8,r7[-36]
80003ffa:	ef 48 ff f0 	st.w	r7[-16],r8
80003ffe:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004002:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80004006:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000400a:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
8000400c:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80004010:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004014:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80004016:	e0 28 d8 00 	sub	r8,55296
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
			= arch_ioport_pin_to_mask(pin);
	} else {
		arch_ioport_pin_to_base(pin)->ovrc
8000401a:	ee f9 ff dc 	ld.w	r9,r7[-36]
8000401e:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80004022:	ee f9 ff fc 	ld.w	r9,r7[-4]
80004026:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
8000402a:	30 1a       	mov	r10,1
8000402c:	f4 09 09 49 	lsl	r9,r10,r9
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
			= arch_ioport_pin_to_mask(pin);
	} else {
		arch_ioport_pin_to_base(pin)->ovrc
80004030:	f1 49 00 58 	st.w	r8[88],r9
}
80004034:	2f 4d       	sub	sp,-48
80004036:	e3 cd 80 80 	ldm	sp++,r7,pc
8000403a:	d7 03       	nop

8000403c <sensor_init>:
 *  Author: Markus
 */ 
#include "asf.h"
#include "sensor.h" 

void sensor_init(void){
8000403c:	eb cd 40 8f 	pushm	r0-r3,r7,lr
80004040:	1a 97       	mov	r7,sp
80004042:	fa cd 00 b8 	sub	sp,sp,184
	//ioport_set_pin_dir(BOOT_SENS, IOPORT_DIR_OUTPUT);
	ioport_set_pin_dir(ADDR0_SENS, IOPORT_DIR_OUTPUT);
80004046:	30 1b       	mov	r11,1
80004048:	31 0c       	mov	r12,16
8000404a:	f0 1f 01 30 	mcall	80004508 <sensor_init+0x4cc>
	ioport_set_pin_dir(RST_SENS, IOPORT_DIR_OUTPUT);
8000404e:	30 1b       	mov	r11,1
80004050:	30 8c       	mov	r12,8
80004052:	f0 1f 01 2e 	mcall	80004508 <sensor_init+0x4cc>
	ioport_set_pin_dir(INT_SENS, IOPORT_DIR_INPUT);
80004056:	30 0b       	mov	r11,0
80004058:	30 dc       	mov	r12,13
8000405a:	f0 1f 01 2c 	mcall	80004508 <sensor_init+0x4cc>
	
	sensor_led_init();
8000405e:	f0 1f 01 2c 	mcall	8000450c <sensor_init+0x4d0>
	
	//TODO: CHECK BOOT_SENS PIN LEVEL (NOT HIGH??)
	
	//ioport_set_pin_level(BOOT_SENS, HIGH);
	ioport_set_pin_level(ADDR0_SENS, ADDR0_SENS_LEVEL);
80004062:	30 0b       	mov	r11,0
80004064:	31 0c       	mov	r12,16
80004066:	f0 1f 01 2b 	mcall	80004510 <sensor_init+0x4d4>
	ioport_set_pin_level(RST_SENS, LOW);
8000406a:	30 0b       	mov	r11,0
8000406c:	30 8c       	mov	r12,8
8000406e:	f0 1f 01 29 	mcall	80004510 <sensor_init+0x4d4>
	
	sysclk_enable_peripheral_clock(TWI_SENS);
80004072:	fe 7c 40 00 	mov	r12,-49152
80004076:	f0 1f 01 28 	mcall	80004514 <sensor_init+0x4d8>
	
	static const gpio_map_t TWI_GPIO_MAP =	{{SDA_SENS, SDA_SENS_PER_FUNC},{SCL_SENS, SCL_SENS_PER_FUNC}};
	gpio_enable_module(TWI_GPIO_MAP,2);
8000407a:	30 2b       	mov	r11,2
8000407c:	fe fc 04 9c 	ld.w	r12,pc[1180]
80004080:	f0 1f 01 27 	mcall	8000451c <sensor_init+0x4e0>
	
	twim_options_t _twi_opt;
	_twi_opt.chip = BNO055_TWI_ADDR_SENSOR;
80004084:	32 88       	mov	r8,40
80004086:	ef 48 ff 98 	st.w	r7[-104],r8
	_twi_opt.pba_hz = sysclk_get_pba_hz();
8000408a:	f0 1f 01 26 	mcall	80004520 <sensor_init+0x4e4>
8000408e:	18 98       	mov	r8,r12
80004090:	ef 48 ff 90 	st.w	r7[-112],r8
	_twi_opt.smbus = false;
80004094:	30 08       	mov	r8,0
80004096:	ef 68 ff 9c 	st.b	r7[-100],r8
	_twi_opt.speed = TWI_SENS_SPEED;
8000409a:	e6 68 1a 80 	mov	r8,400000
8000409e:	ef 48 ff 94 	st.w	r7[-108],r8
	
	delay_ms(5);
800040a2:	f0 1f 01 21 	mcall	80004524 <sensor_init+0x4e8>
800040a6:	18 98       	mov	r8,r12
800040a8:	30 59       	mov	r9,5
800040aa:	ef 49 ff a4 	st.w	r7[-92],r9
800040ae:	ef 48 ff a0 	st.w	r7[-96],r8
800040b2:	ee f8 ff a4 	ld.w	r8,r7[-92]
800040b6:	ef 48 ff ac 	st.w	r7[-84],r8
800040ba:	ee f8 ff a0 	ld.w	r8,r7[-96]
800040be:	ef 48 ff a8 	st.w	r7[-88],r8
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
800040c2:	ee fc ff ac 	ld.w	r12,r7[-84]
800040c6:	ef 4c ff 54 	st.w	r7[-172],r12
800040ca:	30 0b       	mov	r11,0
800040cc:	ef 4b ff 50 	st.w	r7[-176],r11
800040d0:	ee f9 ff a8 	ld.w	r9,r7[-88]
800040d4:	ef 49 ff 4c 	st.w	r7[-180],r9
800040d8:	30 08       	mov	r8,0
800040da:	ef 48 ff 48 	st.w	r7[-184],r8
800040de:	ee fa ff 50 	ld.w	r10,r7[-176]
800040e2:	ee fc ff 4c 	ld.w	r12,r7[-180]
800040e6:	b9 3a       	mul	r10,r12
800040e8:	ee f8 ff 48 	ld.w	r8,r7[-184]
800040ec:	ee fb ff 54 	ld.w	r11,r7[-172]
800040f0:	b7 38       	mul	r8,r11
800040f2:	10 0a       	add	r10,r8
800040f4:	ee fc ff 54 	ld.w	r12,r7[-172]
800040f8:	ee fb ff 4c 	ld.w	r11,r7[-180]
800040fc:	f8 0b 06 48 	mulu.d	r8,r12,r11
80004100:	12 0a       	add	r10,r9
80004102:	14 99       	mov	r9,r10
80004104:	e0 6a 03 e7 	mov	r10,999
80004108:	30 0b       	mov	r11,0
8000410a:	f0 0a 00 0a 	add	r10,r8,r10
8000410e:	f2 0b 00 4b 	adc	r11,r9,r11
80004112:	e0 68 03 e8 	mov	r8,1000
80004116:	30 09       	mov	r9,0
80004118:	f0 1f 01 04 	mcall	80004528 <sensor_init+0x4ec>
8000411c:	14 98       	mov	r8,r10
8000411e:	16 99       	mov	r9,r11
 * \param  fcpu_hz: CPU frequency in Hz.
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
80004120:	ef 48 ff b4 	st.w	r7[-76],r8
80004124:	ee c8 00 98 	sub	r8,r7,152
80004128:	ef 48 ff b0 	st.w	r7[-80],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000412c:	e1 b8 00 42 	mfsr	r8,0x108
80004130:	10 99       	mov	r9,r8
80004132:	ee f8 ff b0 	ld.w	r8,r7[-80]
80004136:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80004138:	ee f8 ff b0 	ld.w	r8,r7[-80]
8000413c:	70 09       	ld.w	r9,r8[0x0]
8000413e:	ee f8 ff b4 	ld.w	r8,r7[-76]
80004142:	10 09       	add	r9,r8
80004144:	ee f8 ff b0 	ld.w	r8,r7[-80]
80004148:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
8000414a:	ee f9 ff b0 	ld.w	r9,r7[-80]
8000414e:	30 08       	mov	r8,0
80004150:	f3 68 00 08 	st.b	r9[8],r8
80004154:	ee c8 00 98 	sub	r8,r7,152
80004158:	ef 48 ff b8 	st.w	r7[-72],r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000415c:	e1 b8 00 42 	mfsr	r8,0x108
80004160:	ef 48 ff bc 	st.w	r7[-68],r8

  if( cpu_time->timer_state==CPU_TIMER_STATE_STOPPED )
80004164:	ee f8 ff b8 	ld.w	r8,r7[-72]
80004168:	f1 39 00 08 	ld.ub	r9,r8[8]
8000416c:	30 28       	mov	r8,2
8000416e:	f0 09 18 00 	cp.b	r9,r8
80004172:	c0 31       	brne	80004178 <sensor_init+0x13c>
    return false;
80004174:	30 08       	mov	r8,0
80004176:	c4 38       	rjmp	800041fc <sensor_init+0x1c0>

  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
80004178:	ee f8 ff b8 	ld.w	r8,r7[-72]
8000417c:	f1 39 00 08 	ld.ub	r9,r8[8]
80004180:	30 18       	mov	r8,1
80004182:	f0 09 18 00 	cp.b	r9,r8
80004186:	c0 31       	brne	8000418c <sensor_init+0x150>
    return true;
80004188:	30 18       	mov	r8,1
8000418a:	c3 98       	rjmp	800041fc <sensor_init+0x1c0>

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000418c:	ee f8 ff b8 	ld.w	r8,r7[-72]
80004190:	70 09       	ld.w	r9,r8[0x0]
80004192:	ee f8 ff b8 	ld.w	r8,r7[-72]
80004196:	70 18       	ld.w	r8,r8[0x4]
80004198:	10 39       	cp.w	r9,r8
8000419a:	e0 88 00 1a 	brls	800041ce <sensor_init+0x192>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
8000419e:	ee f8 ff b8 	ld.w	r8,r7[-72]
800041a2:	70 08       	ld.w	r8,r8[0x0]
800041a4:	ee f9 ff bc 	ld.w	r9,r7[-68]
800041a8:	10 39       	cp.w	r9,r8
800041aa:	c1 02       	brcc	800041ca <sensor_init+0x18e>
800041ac:	ee f8 ff b8 	ld.w	r8,r7[-72]
800041b0:	70 18       	ld.w	r8,r8[0x4]
800041b2:	ee f9 ff bc 	ld.w	r9,r7[-68]
800041b6:	10 39       	cp.w	r9,r8
800041b8:	e0 88 00 09 	brls	800041ca <sensor_init+0x18e>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
800041bc:	ee f9 ff b8 	ld.w	r9,r7[-72]
800041c0:	30 18       	mov	r8,1
800041c2:	f3 68 00 08 	st.b	r9[8],r8
      return true;
800041c6:	30 18       	mov	r8,1
800041c8:	c1 a8       	rjmp	800041fc <sensor_init+0x1c0>
    }
    return false;
800041ca:	30 08       	mov	r8,0
800041cc:	c1 88       	rjmp	800041fc <sensor_init+0x1c0>
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800041ce:	ee f8 ff b8 	ld.w	r8,r7[-72]
800041d2:	70 08       	ld.w	r8,r8[0x0]
800041d4:	ee f9 ff bc 	ld.w	r9,r7[-68]
800041d8:	10 39       	cp.w	r9,r8
800041da:	c0 93       	brcs	800041ec <sensor_init+0x1b0>
800041dc:	ee f8 ff b8 	ld.w	r8,r7[-72]
800041e0:	70 18       	ld.w	r8,r8[0x4]
800041e2:	ee f9 ff bc 	ld.w	r9,r7[-68]
800041e6:	10 39       	cp.w	r9,r8
800041e8:	e0 88 00 09 	brls	800041fa <sensor_init+0x1be>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
800041ec:	ee f9 ff b8 	ld.w	r9,r7[-72]
800041f0:	30 18       	mov	r8,1
800041f2:	f3 68 00 08 	st.b	r9[8],r8
      return true;
800041f6:	30 18       	mov	r8,1
800041f8:	c0 28       	rjmp	800041fc <sensor_init+0x1c0>
    }
    return false;
800041fa:	30 08       	mov	r8,0
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
  while( !cpu_is_timeout(&timer) );
800041fc:	58 08       	cp.w	r8,0
800041fe:	ca b0       	breq	80004154 <sensor_init+0x118>
	ioport_set_pin_level(RST_SENS, HIGH);
80004200:	30 1b       	mov	r11,1
80004202:	30 8c       	mov	r12,8
80004204:	f0 1f 00 c3 	mcall	80004510 <sensor_init+0x4d4>
	delay_ms(BNO055_STARTUP_TIME_MS);							//SENSOR STARTUP TIME
80004208:	f0 1f 00 c7 	mcall	80004524 <sensor_init+0x4e8>
8000420c:	18 98       	mov	r8,r12
8000420e:	e0 69 02 bc 	mov	r9,700
80004212:	ef 49 ff c4 	st.w	r7[-60],r9
80004216:	ef 48 ff c0 	st.w	r7[-64],r8
8000421a:	ee f8 ff c4 	ld.w	r8,r7[-60]
8000421e:	ef 48 ff cc 	st.w	r7[-52],r8
80004222:	ee f8 ff c0 	ld.w	r8,r7[-64]
80004226:	ef 48 ff c8 	st.w	r7[-56],r8
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
8000422a:	ee f9 ff cc 	ld.w	r9,r7[-52]
8000422e:	ef 49 ff 64 	st.w	r7[-156],r9
80004232:	30 08       	mov	r8,0
80004234:	ef 48 ff 60 	st.w	r7[-160],r8
80004238:	ee fc ff c8 	ld.w	r12,r7[-56]
8000423c:	ef 4c ff 5c 	st.w	r7[-164],r12
80004240:	30 0b       	mov	r11,0
80004242:	ef 4b ff 58 	st.w	r7[-168],r11
80004246:	ee fa ff 60 	ld.w	r10,r7[-160]
8000424a:	ee f9 ff 5c 	ld.w	r9,r7[-164]
8000424e:	b3 3a       	mul	r10,r9
80004250:	ee f8 ff 58 	ld.w	r8,r7[-168]
80004254:	ee fc ff 64 	ld.w	r12,r7[-156]
80004258:	b9 38       	mul	r8,r12
8000425a:	10 0a       	add	r10,r8
8000425c:	ee fb ff 64 	ld.w	r11,r7[-156]
80004260:	ee fc ff 5c 	ld.w	r12,r7[-164]
80004264:	f6 0c 06 48 	mulu.d	r8,r11,r12
80004268:	12 0a       	add	r10,r9
8000426a:	14 99       	mov	r9,r10
8000426c:	e0 6a 03 e7 	mov	r10,999
80004270:	30 0b       	mov	r11,0
80004272:	f0 0a 00 0a 	add	r10,r8,r10
80004276:	f2 0b 00 4b 	adc	r11,r9,r11
8000427a:	e0 68 03 e8 	mov	r8,1000
8000427e:	30 09       	mov	r9,0
80004280:	f0 1f 00 aa 	mcall	80004528 <sensor_init+0x4ec>
80004284:	14 98       	mov	r8,r10
80004286:	16 99       	mov	r9,r11
 * \param  fcpu_hz: CPU frequency in Hz.
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
80004288:	ef 48 ff d4 	st.w	r7[-44],r8
8000428c:	ee c8 00 8c 	sub	r8,r7,140
80004290:	ef 48 ff d0 	st.w	r7[-48],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80004294:	e1 b8 00 42 	mfsr	r8,0x108
80004298:	10 99       	mov	r9,r8
8000429a:	ee f8 ff d0 	ld.w	r8,r7[-48]
8000429e:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800042a0:	ee f8 ff d0 	ld.w	r8,r7[-48]
800042a4:	70 09       	ld.w	r9,r8[0x0]
800042a6:	ee f8 ff d4 	ld.w	r8,r7[-44]
800042aa:	10 09       	add	r9,r8
800042ac:	ee f8 ff d0 	ld.w	r8,r7[-48]
800042b0:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
800042b2:	ee f9 ff d0 	ld.w	r9,r7[-48]
800042b6:	30 08       	mov	r8,0
800042b8:	f3 68 00 08 	st.b	r9[8],r8
800042bc:	ee c8 00 8c 	sub	r8,r7,140
800042c0:	ef 48 ff d8 	st.w	r7[-40],r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800042c4:	e1 b8 00 42 	mfsr	r8,0x108
800042c8:	ef 48 ff dc 	st.w	r7[-36],r8

  if( cpu_time->timer_state==CPU_TIMER_STATE_STOPPED )
800042cc:	ee f8 ff d8 	ld.w	r8,r7[-40]
800042d0:	f1 39 00 08 	ld.ub	r9,r8[8]
800042d4:	30 28       	mov	r8,2
800042d6:	f0 09 18 00 	cp.b	r9,r8
800042da:	c0 31       	brne	800042e0 <sensor_init+0x2a4>
    return false;
800042dc:	30 08       	mov	r8,0
800042de:	c4 38       	rjmp	80004364 <sensor_init+0x328>

  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
800042e0:	ee f8 ff d8 	ld.w	r8,r7[-40]
800042e4:	f1 39 00 08 	ld.ub	r9,r8[8]
800042e8:	30 18       	mov	r8,1
800042ea:	f0 09 18 00 	cp.b	r9,r8
800042ee:	c0 31       	brne	800042f4 <sensor_init+0x2b8>
    return true;
800042f0:	30 18       	mov	r8,1
800042f2:	c3 98       	rjmp	80004364 <sensor_init+0x328>

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800042f4:	ee f8 ff d8 	ld.w	r8,r7[-40]
800042f8:	70 09       	ld.w	r9,r8[0x0]
800042fa:	ee f8 ff d8 	ld.w	r8,r7[-40]
800042fe:	70 18       	ld.w	r8,r8[0x4]
80004300:	10 39       	cp.w	r9,r8
80004302:	e0 88 00 1a 	brls	80004336 <sensor_init+0x2fa>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80004306:	ee f8 ff d8 	ld.w	r8,r7[-40]
8000430a:	70 08       	ld.w	r8,r8[0x0]
8000430c:	ee f9 ff dc 	ld.w	r9,r7[-36]
80004310:	10 39       	cp.w	r9,r8
80004312:	c1 02       	brcc	80004332 <sensor_init+0x2f6>
80004314:	ee f8 ff d8 	ld.w	r8,r7[-40]
80004318:	70 18       	ld.w	r8,r8[0x4]
8000431a:	ee f9 ff dc 	ld.w	r9,r7[-36]
8000431e:	10 39       	cp.w	r9,r8
80004320:	e0 88 00 09 	brls	80004332 <sensor_init+0x2f6>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
80004324:	ee f9 ff d8 	ld.w	r9,r7[-40]
80004328:	30 18       	mov	r8,1
8000432a:	f3 68 00 08 	st.b	r9[8],r8
      return true;
8000432e:	30 18       	mov	r8,1
80004330:	c1 a8       	rjmp	80004364 <sensor_init+0x328>
    }
    return false;
80004332:	30 08       	mov	r8,0
80004334:	c1 88       	rjmp	80004364 <sensor_init+0x328>
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80004336:	ee f8 ff d8 	ld.w	r8,r7[-40]
8000433a:	70 08       	ld.w	r8,r8[0x0]
8000433c:	ee f9 ff dc 	ld.w	r9,r7[-36]
80004340:	10 39       	cp.w	r9,r8
80004342:	c0 93       	brcs	80004354 <sensor_init+0x318>
80004344:	ee f8 ff d8 	ld.w	r8,r7[-40]
80004348:	70 18       	ld.w	r8,r8[0x4]
8000434a:	ee f9 ff dc 	ld.w	r9,r7[-36]
8000434e:	10 39       	cp.w	r9,r8
80004350:	e0 88 00 09 	brls	80004362 <sensor_init+0x326>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
80004354:	ee f9 ff d8 	ld.w	r9,r7[-40]
80004358:	30 18       	mov	r8,1
8000435a:	f3 68 00 08 	st.b	r9[8],r8
      return true;
8000435e:	30 18       	mov	r8,1
80004360:	c0 28       	rjmp	80004364 <sensor_init+0x328>
    }
    return false;
80004362:	30 08       	mov	r8,0
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
  while( !cpu_is_timeout(&timer) );
80004364:	58 08       	cp.w	r8,0
80004366:	ca b0       	breq	800042bc <sensor_init+0x280>
	twim_master_init(TWI_SENS, &_twi_opt);
80004368:	ee c8 00 70 	sub	r8,r7,112
8000436c:	10 9b       	mov	r11,r8
8000436e:	fe 7c 40 00 	mov	r12,-49152
80004372:	f0 1f 00 6f 	mcall	8000452c <sensor_init+0x4f0>
	
	//Konfigurieren des Sensores
	
	//REMAP X AS Y
	uint8_t val;
	val = BNO055_REMAP_X_Y_Z_TYPE0;
80004376:	31 28       	mov	r8,18
80004378:	ef 68 ff 8f 	st.b	r7[-113],r8
	write_sensor_data(BNO055_AXIS_MAP_CONFIG_ADDR, &val,1);											//AXIS REMAPPING
8000437c:	ee c8 00 71 	sub	r8,r7,113
80004380:	30 1a       	mov	r10,1
80004382:	10 9b       	mov	r11,r8
80004384:	34 1c       	mov	r12,65
80004386:	f0 1f 00 6b 	mcall	80004530 <sensor_init+0x4f4>
	val =	(BNO055_REMAP_AXIS_POSITIVE << BNO055_REMAP_Z_SIGN_POS)| \
8000438a:	30 28       	mov	r8,2
8000438c:	ef 68 ff 8f 	st.b	r7[-113],r8
			(BNO055_REMAP_AXIS_NEGATIVE << BNO055_REMAP_Y_SIGN_POS )| \
			(BNO055_REMAP_AXIS_POSITIVE << BNO055_REMAP_X_SIGN_POS);
	write_sensor_data(BNO055_AXIS_MAP_SIGN_ADDR, &val, 1);														//AXIS REMAPPING SIGN
80004390:	ee c8 00 71 	sub	r8,r7,113
80004394:	30 1a       	mov	r10,1
80004396:	10 9b       	mov	r11,r8
80004398:	34 2c       	mov	r12,66
8000439a:	f0 1f 00 66 	mcall	80004530 <sensor_init+0x4f4>
	
	//Output Data Format
	val =	(BNO055_ACCEL_UNIT_MSQ << BNO055_ACCEL_UNIT_POS) & \
8000439e:	30 08       	mov	r8,0
800043a0:	ef 68 ff 8f 	st.b	r7[-113],r8
			(BNO055_GYRO_UNIT_RPS << BNO055_GYRO_UNIT_POS) & \
			(BNO055_EULER_UNIT_DEG << BNO055_EULER_UNIT_POS) & \
			(BNO055_TEMP_UNIT_CELSIUS << BNO055_TEMP_UNIT_POS); 
	write_sensor_data(BNO055_UNIT_SEL_ADDR, &val, 1);
800043a4:	ee c8 00 71 	sub	r8,r7,113
800043a8:	30 1a       	mov	r10,1
800043aa:	10 9b       	mov	r11,r8
800043ac:	33 bc       	mov	r12,59
800043ae:	f0 1f 00 61 	mcall	80004530 <sensor_init+0x4f4>
	
	val = BNO055_OPERATION_MODE_NDOF;
800043b2:	30 c8       	mov	r8,12
800043b4:	ef 68 ff 8f 	st.b	r7[-113],r8
	write_sensor_data(BNO055_OPR_MODE_ADDR, &val,1);
800043b8:	ee c8 00 71 	sub	r8,r7,113
800043bc:	30 1a       	mov	r10,1
800043be:	10 9b       	mov	r11,r8
800043c0:	33 dc       	mov	r12,61
800043c2:	f0 1f 00 5c 	mcall	80004530 <sensor_init+0x4f4>
	delay_ms(BNO055_SWITCH_OP_TIME_MS);												//SENSOR SWITCHING OPERATION MODE TIME
800043c6:	f0 1f 00 58 	mcall	80004524 <sensor_init+0x4e8>
800043ca:	18 98       	mov	r8,r12
800043cc:	31 49       	mov	r9,20
800043ce:	ef 49 ff e4 	st.w	r7[-28],r9
800043d2:	ef 48 ff e0 	st.w	r7[-32],r8
800043d6:	ee f8 ff e4 	ld.w	r8,r7[-28]
800043da:	ef 48 ff ec 	st.w	r7[-20],r8
800043de:	ee f8 ff e0 	ld.w	r8,r7[-32]
800043e2:	ef 48 ff e8 	st.w	r7[-24],r8
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
800043e6:	ee f0 ff ec 	ld.w	r0,r7[-20]
800043ea:	30 01       	mov	r1,0
800043ec:	ee f2 ff e8 	ld.w	r2,r7[-24]
800043f0:	30 03       	mov	r3,0
800043f2:	e2 02 02 4a 	mul	r10,r1,r2
800043f6:	e6 00 02 48 	mul	r8,r3,r0
800043fa:	10 0a       	add	r10,r8
800043fc:	e0 02 06 48 	mulu.d	r8,r0,r2
80004400:	12 0a       	add	r10,r9
80004402:	14 99       	mov	r9,r10
80004404:	e0 6a 03 e7 	mov	r10,999
80004408:	30 0b       	mov	r11,0
8000440a:	f0 0a 00 0a 	add	r10,r8,r10
8000440e:	f2 0b 00 4b 	adc	r11,r9,r11
80004412:	e0 68 03 e8 	mov	r8,1000
80004416:	30 09       	mov	r9,0
80004418:	f0 1f 00 44 	mcall	80004528 <sensor_init+0x4ec>
8000441c:	14 98       	mov	r8,r10
8000441e:	16 99       	mov	r9,r11
 * \param  fcpu_hz: CPU frequency in Hz.
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
80004420:	ef 48 ff f4 	st.w	r7[-12],r8
80004424:	ee c8 00 80 	sub	r8,r7,128
80004428:	ef 48 ff f0 	st.w	r7[-16],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000442c:	e1 b8 00 42 	mfsr	r8,0x108
80004430:	10 99       	mov	r9,r8
80004432:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004436:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80004438:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000443c:	70 09       	ld.w	r9,r8[0x0]
8000443e:	ee f8 ff f4 	ld.w	r8,r7[-12]
80004442:	10 09       	add	r9,r8
80004444:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004448:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
8000444a:	ee f9 ff f0 	ld.w	r9,r7[-16]
8000444e:	30 08       	mov	r8,0
80004450:	f3 68 00 08 	st.b	r9[8],r8
80004454:	ee c8 00 80 	sub	r8,r7,128
80004458:	ef 48 ff f8 	st.w	r7[-8],r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000445c:	e1 b8 00 42 	mfsr	r8,0x108
80004460:	ef 48 ff fc 	st.w	r7[-4],r8

  if( cpu_time->timer_state==CPU_TIMER_STATE_STOPPED )
80004464:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004468:	f1 39 00 08 	ld.ub	r9,r8[8]
8000446c:	30 28       	mov	r8,2
8000446e:	f0 09 18 00 	cp.b	r9,r8
80004472:	c0 31       	brne	80004478 <sensor_init+0x43c>
    return false;
80004474:	30 08       	mov	r8,0
80004476:	c4 38       	rjmp	800044fc <sensor_init+0x4c0>

  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
80004478:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000447c:	f1 39 00 08 	ld.ub	r9,r8[8]
80004480:	30 18       	mov	r8,1
80004482:	f0 09 18 00 	cp.b	r9,r8
80004486:	c0 31       	brne	8000448c <sensor_init+0x450>
    return true;
80004488:	30 18       	mov	r8,1
8000448a:	c3 98       	rjmp	800044fc <sensor_init+0x4c0>

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000448c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004490:	70 09       	ld.w	r9,r8[0x0]
80004492:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004496:	70 18       	ld.w	r8,r8[0x4]
80004498:	10 39       	cp.w	r9,r8
8000449a:	e0 88 00 1a 	brls	800044ce <sensor_init+0x492>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
8000449e:	ee f8 ff f8 	ld.w	r8,r7[-8]
800044a2:	70 08       	ld.w	r8,r8[0x0]
800044a4:	ee f9 ff fc 	ld.w	r9,r7[-4]
800044a8:	10 39       	cp.w	r9,r8
800044aa:	c1 02       	brcc	800044ca <sensor_init+0x48e>
800044ac:	ee f8 ff f8 	ld.w	r8,r7[-8]
800044b0:	70 18       	ld.w	r8,r8[0x4]
800044b2:	ee f9 ff fc 	ld.w	r9,r7[-4]
800044b6:	10 39       	cp.w	r9,r8
800044b8:	e0 88 00 09 	brls	800044ca <sensor_init+0x48e>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
800044bc:	ee f9 ff f8 	ld.w	r9,r7[-8]
800044c0:	30 18       	mov	r8,1
800044c2:	f3 68 00 08 	st.b	r9[8],r8
      return true;
800044c6:	30 18       	mov	r8,1
800044c8:	c1 a8       	rjmp	800044fc <sensor_init+0x4c0>
    }
    return false;
800044ca:	30 08       	mov	r8,0
800044cc:	c1 88       	rjmp	800044fc <sensor_init+0x4c0>
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800044ce:	ee f8 ff f8 	ld.w	r8,r7[-8]
800044d2:	70 08       	ld.w	r8,r8[0x0]
800044d4:	ee f9 ff fc 	ld.w	r9,r7[-4]
800044d8:	10 39       	cp.w	r9,r8
800044da:	c0 93       	brcs	800044ec <sensor_init+0x4b0>
800044dc:	ee f8 ff f8 	ld.w	r8,r7[-8]
800044e0:	70 18       	ld.w	r8,r8[0x4]
800044e2:	ee f9 ff fc 	ld.w	r9,r7[-4]
800044e6:	10 39       	cp.w	r9,r8
800044e8:	e0 88 00 09 	brls	800044fa <sensor_init+0x4be>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
800044ec:	ee f9 ff f8 	ld.w	r9,r7[-8]
800044f0:	30 18       	mov	r8,1
800044f2:	f3 68 00 08 	st.b	r9[8],r8
      return true;
800044f6:	30 18       	mov	r8,1
800044f8:	c0 28       	rjmp	800044fc <sensor_init+0x4c0>
    }
    return false;
800044fa:	30 08       	mov	r8,0
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
  while( !cpu_is_timeout(&timer) );
800044fc:	58 08       	cp.w	r8,0
800044fe:	ca b0       	breq	80004454 <sensor_init+0x418>
}
80004500:	2d 2d       	sub	sp,-184
80004502:	e3 cd 80 8f 	ldm	sp++,r0-r3,r7,pc
80004506:	00 00       	add	r0,r0
80004508:	80 00       	ld.sh	r0,r0[0x0]
8000450a:	3e d4       	mov	r4,-19
8000450c:	80 00       	ld.sh	r0,r0[0x0]
8000450e:	45 34       	lddsp	r4,sp[0x14c]
80004510:	80 00       	ld.sh	r0,r0[0x0]
80004512:	3f 88       	mov	r8,-8
80004514:	80 00       	ld.sh	r0,r0[0x0]
80004516:	3d 0c       	mov	r12,-48
80004518:	80 00       	ld.sh	r0,r0[0x0]
8000451a:	6a 58       	ld.w	r8,r5[0x14]
8000451c:	80 00       	ld.sh	r0,r0[0x0]
8000451e:	28 38       	sub	r8,-125
80004520:	80 00       	ld.sh	r0,r0[0x0]
80004522:	3c 94       	mov	r4,-55
80004524:	80 00       	ld.sh	r0,r0[0x0]
80004526:	3c 7c       	mov	r12,-57
80004528:	80 00       	ld.sh	r0,r0[0x0]
8000452a:	63 b8       	ld.w	r8,r1[0x6c]
8000452c:	80 00       	ld.sh	r0,r0[0x0]
8000452e:	57 18       	stdsp	sp[0x1c4],r8
80004530:	80 00       	ld.sh	r0,r0[0x0]
80004532:	45 d4       	lddsp	r4,sp[0x174]

80004534 <sensor_led_init>:

void sensor_led_init(void)
{
80004534:	eb cd 40 80 	pushm	r7,lr
80004538:	1a 97       	mov	r7,sp
	ioport_set_pin_level(LED_B_SENS, LED_SENS_OFF);
8000453a:	30 1b       	mov	r11,1
8000453c:	30 ec       	mov	r12,14
8000453e:	f0 1f 00 0d 	mcall	80004570 <sensor_led_init+0x3c>
	ioport_set_pin_level(LED_G_SENS, LED_SENS_OFF);
80004542:	30 1b       	mov	r11,1
80004544:	31 1c       	mov	r12,17
80004546:	f0 1f 00 0b 	mcall	80004570 <sensor_led_init+0x3c>
	ioport_set_pin_level(LED_R_SENS, LED_SENS_OFF);
8000454a:	30 1b       	mov	r11,1
8000454c:	30 fc       	mov	r12,15
8000454e:	f0 1f 00 09 	mcall	80004570 <sensor_led_init+0x3c>
	ioport_set_pin_dir(LED_R_SENS, IOPORT_DIR_OUTPUT);
80004552:	30 1b       	mov	r11,1
80004554:	30 fc       	mov	r12,15
80004556:	f0 1f 00 08 	mcall	80004574 <sensor_led_init+0x40>
	ioport_set_pin_dir(LED_G_SENS, IOPORT_DIR_OUTPUT);
8000455a:	30 1b       	mov	r11,1
8000455c:	31 1c       	mov	r12,17
8000455e:	f0 1f 00 06 	mcall	80004574 <sensor_led_init+0x40>
	ioport_set_pin_dir(LED_B_SENS, IOPORT_DIR_OUTPUT);
80004562:	30 1b       	mov	r11,1
80004564:	30 ec       	mov	r12,14
80004566:	f0 1f 00 04 	mcall	80004574 <sensor_led_init+0x40>
}
8000456a:	e3 cd 80 80 	ldm	sp++,r7,pc
8000456e:	00 00       	add	r0,r0
80004570:	80 00       	ld.sh	r0,r0[0x0]
80004572:	3f 88       	mov	r8,-8
80004574:	80 00       	ld.sh	r0,r0[0x0]
80004576:	3e d4       	mov	r4,-19

80004578 <read_sensor_data>:

status_code_t read_sensor_data(bno055_register_addr_t _addr, const uint8_t *values, uint32_t count){
80004578:	eb cd 40 80 	pushm	r7,lr
8000457c:	1a 97       	mov	r7,sp
8000457e:	20 8d       	sub	sp,32
80004580:	ef 4c ff e8 	st.w	r7[-24],r12
80004584:	ef 4b ff e4 	st.w	r7[-28],r11
80004588:	ef 4a ff e0 	st.w	r7[-32],r10
	twim_package_t pack;
	pack.addr[0] = _addr;
8000458c:	ee f8 ff e8 	ld.w	r8,r7[-24]
80004590:	5c 58       	castu.b	r8
80004592:	ef 68 ff f0 	st.b	r7[-16],r8
	pack.addr_length = 1;
80004596:	30 18       	mov	r8,1
80004598:	ef 68 ff f3 	st.b	r7[-13],r8
	pack.buffer = values;
8000459c:	ee f8 ff e4 	ld.w	r8,r7[-28]
800045a0:	ef 48 ff f4 	st.w	r7[-12],r8
	pack.chip = BNO055_TWI_ADDR_SENSOR;
800045a4:	32 88       	mov	r8,40
800045a6:	ef 48 ff ec 	st.w	r7[-20],r8
	pack.length = count;
800045aa:	ee f8 ff e0 	ld.w	r8,r7[-32]
800045ae:	ef 48 ff f8 	st.w	r7[-8],r8
	pack.no_wait = false;
800045b2:	30 08       	mov	r8,0
800045b4:	ef 68 ff fc 	st.b	r7[-4],r8
	
	return twim_read_packet(TWI_SENS, &pack);
800045b8:	ee c8 00 14 	sub	r8,r7,20
800045bc:	10 9b       	mov	r11,r8
800045be:	fe 7c 40 00 	mov	r12,-49152
800045c2:	f0 1f 00 04 	mcall	800045d0 <read_sensor_data+0x58>
800045c6:	18 98       	mov	r8,r12
	//return twim_read(TWI_SENS, values, count,BNO055_TWI_ADDR_SENSOR,false);
}
800045c8:	10 9c       	mov	r12,r8
800045ca:	2f 8d       	sub	sp,-32
800045cc:	e3 cd 80 80 	ldm	sp++,r7,pc
800045d0:	80 00       	ld.sh	r0,r0[0x0]
800045d2:	58 a4       	cp.w	r4,10

800045d4 <write_sensor_data>:

status_code_t write_sensor_data(bno055_register_addr_t _addr, uint8_t *values, uint_fast8_t count)
{
800045d4:	eb cd 40 ef 	pushm	r0-r3,r5-r7,lr
800045d8:	1a 97       	mov	r7,sp
800045da:	20 ad       	sub	sp,40
800045dc:	ef 4c ff f0 	st.w	r7[-16],r12
800045e0:	ef 4b ff ec 	st.w	r7[-20],r11
800045e4:	ef 4a ff e8 	st.w	r7[-24],r10
	uint8_t volatile _values[count + 1];
	_values[0] = _addr;
	for (uint_fast8_t i = 0; i< count; i++) _values[i+1] = values[i];
	
	return twim_write(TWI_SENS, &_values, count + 1, BNO055_TWI_ADDR_SENSOR, false);
};
800045e8:	1a 96       	mov	r6,sp
	return twim_read_packet(TWI_SENS, &pack);
	//return twim_read(TWI_SENS, values, count,BNO055_TWI_ADDR_SENSOR,false);
}

status_code_t write_sensor_data(bno055_register_addr_t _addr, uint8_t *values, uint_fast8_t count)
{
800045ea:	1a 9a       	mov	r10,sp
800045ec:	14 95       	mov	r5,r10
	uint8_t volatile _values[count + 1];
800045ee:	ee fa ff e8 	ld.w	r10,r7[-24]
800045f2:	2f fa       	sub	r10,-1
800045f4:	14 9b       	mov	r11,r10
800045f6:	20 1b       	sub	r11,1
800045f8:	ef 4b ff f4 	st.w	r7[-12],r11
800045fc:	14 92       	mov	r2,r10
800045fe:	30 03       	mov	r3,0
80004600:	3f f8       	mov	r8,-1
80004602:	30 f9       	mov	r9,15
80004604:	ee e9 ff d8 	st.d	r7[-40],r8
80004608:	ee e8 ff d8 	ld.d	r8,r7[-40]
8000460c:	10 62       	and	r2,r8
8000460e:	12 63       	and	r3,r9
80004610:	e4 0b 16 1d 	lsr	r11,r2,0x1d
80004614:	e6 08 15 03 	lsl	r8,r3,0x3
80004618:	ef 48 ff e0 	st.w	r7[-32],r8
8000461c:	ee f9 ff e0 	ld.w	r9,r7[-32]
80004620:	f7 e9 10 09 	or	r9,r11,r9
80004624:	ef 49 ff e0 	st.w	r7[-32],r9
80004628:	e4 08 15 03 	lsl	r8,r2,0x3
8000462c:	ef 48 ff e4 	st.w	r7[-28],r8
80004630:	3f f2       	mov	r2,-1
80004632:	30 f3       	mov	r3,15
80004634:	ee e8 ff e0 	ld.d	r8,r7[-32]
80004638:	04 68       	and	r8,r2
8000463a:	06 69       	and	r9,r3
8000463c:	14 98       	mov	r8,r10
8000463e:	30 09       	mov	r9,0
80004640:	3f f2       	mov	r2,-1
80004642:	30 f3       	mov	r3,15
80004644:	04 68       	and	r8,r2
80004646:	06 69       	and	r9,r3
80004648:	f0 0b 16 1d 	lsr	r11,r8,0x1d
8000464c:	f2 01 15 03 	lsl	r1,r9,0x3
80004650:	f7 e1 10 01 	or	r1,r11,r1
80004654:	f0 00 15 03 	lsl	r0,r8,0x3
80004658:	3f f8       	mov	r8,-1
8000465a:	30 f9       	mov	r9,15
8000465c:	10 60       	and	r0,r8
8000465e:	12 61       	and	r1,r9
80004660:	14 98       	mov	r8,r10
80004662:	2f d8       	sub	r8,-3
80004664:	2f d8       	sub	r8,-3
80004666:	a3 88       	lsr	r8,0x2
80004668:	a3 68       	lsl	r8,0x2
8000466a:	10 1d       	sub	sp,r8
8000466c:	1a 98       	mov	r8,sp
8000466e:	2f d8       	sub	r8,-3
80004670:	a3 88       	lsr	r8,0x2
80004672:	a3 68       	lsl	r8,0x2
80004674:	ef 48 ff f8 	st.w	r7[-8],r8
	_values[0] = _addr;
80004678:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000467c:	5c 58       	castu.b	r8
8000467e:	ee f9 ff f8 	ld.w	r9,r7[-8]
80004682:	b2 88       	st.b	r9[0x0],r8
	for (uint_fast8_t i = 0; i< count; i++) _values[i+1] = values[i];
80004684:	30 08       	mov	r8,0
80004686:	ef 48 ff fc 	st.w	r7[-4],r8
8000468a:	c1 58       	rjmp	800046b4 <write_sensor_data+0xe0>
8000468c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004690:	f0 c9 ff ff 	sub	r9,r8,-1
80004694:	ee fa ff ec 	ld.w	r10,r7[-20]
80004698:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000469c:	f4 08 00 08 	add	r8,r10,r8
800046a0:	11 88       	ld.ub	r8,r8[0x0]
800046a2:	ee fa ff f8 	ld.w	r10,r7[-8]
800046a6:	f4 09 0b 08 	st.b	r10[r9],r8
800046aa:	ee f8 ff fc 	ld.w	r8,r7[-4]
800046ae:	2f f8       	sub	r8,-1
800046b0:	ef 48 ff fc 	st.w	r7[-4],r8
800046b4:	ee f9 ff fc 	ld.w	r9,r7[-4]
800046b8:	ee f8 ff e8 	ld.w	r8,r7[-24]
800046bc:	10 39       	cp.w	r9,r8
800046be:	ce 73       	brcs	8000468c <write_sensor_data+0xb8>
	
	return twim_write(TWI_SENS, &_values, count + 1, BNO055_TWI_ADDR_SENSOR, false);
800046c0:	ee f8 ff e8 	ld.w	r8,r7[-24]
800046c4:	f0 ca ff ff 	sub	r10,r8,-1
800046c8:	ee fb ff f8 	ld.w	r11,r7[-8]
800046cc:	30 08       	mov	r8,0
800046ce:	32 89       	mov	r9,40
800046d0:	fe 7c 40 00 	mov	r12,-49152
800046d4:	f0 1f 00 05 	mcall	800046e8 <write_sensor_data+0x114>
800046d8:	18 98       	mov	r8,r12
800046da:	0a 9d       	mov	sp,r5
};
800046dc:	10 9c       	mov	r12,r8
800046de:	0c 9d       	mov	sp,r6
800046e0:	2f 6d       	sub	sp,-40
800046e2:	e3 cd 80 ef 	ldm	sp++,r0-r3,r5-r7,pc
800046e6:	00 00       	add	r0,r0
800046e8:	80 00       	ld.sh	r0,r0[0x0]
800046ea:	5a 20       	cp.w	r0,-30

800046ec <read_sensor_euler>:
	_mag.z = (((int16_t) buf[5]) << 8) + ((int16_t) buf[4]);
	return _mag;
};

struct bno055_euler_t read_sensor_euler(void)
{
800046ec:	eb cd 40 c0 	pushm	r6-r7,lr
800046f0:	1a 97       	mov	r7,sp
800046f2:	20 4d       	sub	sp,16
800046f4:	18 96       	mov	r6,r12
	uint8_t buf[6];
	struct bno055_euler_t _eul;
	read_sensor_data(BNO055_EULER_H_LSB_ADDR, &buf,6);
800046f6:	ee c8 00 08 	sub	r8,r7,8
800046fa:	30 6a       	mov	r10,6
800046fc:	10 9b       	mov	r11,r8
800046fe:	31 ac       	mov	r12,26
80004700:	f0 1f 00 1b 	mcall	8000476c <read_sensor_euler+0x80>
	_eul.h = (((int16_t) buf[1]) << 8) + ((int16_t) buf[0]);
80004704:	ef 38 ff f9 	ld.ub	r8,r7[-7]
80004708:	a9 68       	lsl	r8,0x8
8000470a:	f3 d8 b0 10 	bfexts	r9,r8,0x0,0x10
8000470e:	ef 38 ff f8 	ld.ub	r8,r7[-8]
80004712:	f2 08 00 08 	add	r8,r9,r8
80004716:	5c 88       	casts.h	r8
80004718:	5c 88       	casts.h	r8
8000471a:	ef 58 ff f2 	st.h	r7[-14],r8
	_eul.r = (((int16_t) buf[3]) << 8) + ((int16_t) buf[2]);
8000471e:	ef 38 ff fb 	ld.ub	r8,r7[-5]
80004722:	a9 68       	lsl	r8,0x8
80004724:	f3 d8 b0 10 	bfexts	r9,r8,0x0,0x10
80004728:	ef 38 ff fa 	ld.ub	r8,r7[-6]
8000472c:	f2 08 00 08 	add	r8,r9,r8
80004730:	5c 88       	casts.h	r8
80004732:	5c 88       	casts.h	r8
80004734:	ef 58 ff f4 	st.h	r7[-12],r8
	_eul.p = (((int16_t) buf[5]) << 8) + ((int16_t) buf[4]);
80004738:	ef 38 ff fd 	ld.ub	r8,r7[-3]
8000473c:	a9 68       	lsl	r8,0x8
8000473e:	f3 d8 b0 10 	bfexts	r9,r8,0x0,0x10
80004742:	ef 38 ff fc 	ld.ub	r8,r7[-4]
80004746:	f2 08 00 08 	add	r8,r9,r8
8000474a:	5c 88       	casts.h	r8
8000474c:	5c 88       	casts.h	r8
8000474e:	ef 58 ff f6 	st.h	r7[-10],r8
	return _eul;
80004752:	0c 98       	mov	r8,r6
80004754:	ee c9 00 0e 	sub	r9,r7,14
80004758:	30 6a       	mov	r10,6
8000475a:	12 9b       	mov	r11,r9
8000475c:	10 9c       	mov	r12,r8
8000475e:	f0 1f 00 05 	mcall	80004770 <read_sensor_euler+0x84>
};
80004762:	0c 9c       	mov	r12,r6
80004764:	2f cd       	sub	sp,-16
80004766:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
8000476a:	00 00       	add	r0,r0
8000476c:	80 00       	ld.sh	r0,r0[0x0]
8000476e:	45 78       	lddsp	r8,sp[0x15c]
80004770:	80 00       	ld.sh	r0,r0[0x0]
80004772:	66 1c       	ld.w	r12,r3[0x4]

80004774 <ioport_set_pin_mode>:
 *
 * \param pin IOPORT pin to configure
 * \param mode Mode masks to configure for the specified pin (\ref ioport_modes)
 */
static inline void ioport_set_pin_mode(ioport_pin_t pin, ioport_mode_t mode)
{
80004774:	eb cd 40 80 	pushm	r7,lr
80004778:	1a 97       	mov	r7,sp
8000477a:	20 bd       	sub	sp,44
8000477c:	ef 4c ff d8 	st.w	r7[-40],r12
80004780:	ef 4b ff d4 	st.w	r7[-44],r11
80004784:	ee f8 ff d8 	ld.w	r8,r7[-40]
80004788:	ef 48 ff e0 	st.w	r7[-32],r8
8000478c:	ee f8 ff d4 	ld.w	r8,r7[-44]
80004790:	ef 48 ff dc 	st.w	r7[-36],r8
80004794:	ee f8 ff e0 	ld.w	r8,r7[-32]
80004798:	ef 48 ff e4 	st.w	r7[-28],r8
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
8000479c:	ee f8 ff e4 	ld.w	r8,r7[-28]
800047a0:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800047a4:	30 19       	mov	r9,1
800047a6:	f2 08 09 48 	lsl	r8,r9,r8
}

__always_inline static void arch_ioport_set_pin_mode(ioport_pin_t pin,
		ioport_mode_t mode)
{
	arch_ioport_set_port_mode(arch_ioport_pin_to_port_id(pin),
800047aa:	ee f9 ff e0 	ld.w	r9,r7[-32]
800047ae:	ef 49 ff e8 	st.w	r7[-24],r9
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
800047b2:	ee f9 ff e8 	ld.w	r9,r7[-24]
800047b6:	a5 99       	lsr	r9,0x5
}

__always_inline static void arch_ioport_set_pin_mode(ioport_pin_t pin,
		ioport_mode_t mode)
{
	arch_ioport_set_port_mode(arch_ioport_pin_to_port_id(pin),
800047b8:	ef 49 ff f4 	st.w	r7[-12],r9
800047bc:	ef 48 ff f0 	st.w	r7[-16],r8
800047c0:	ee f8 ff dc 	ld.w	r8,r7[-36]
800047c4:	ef 48 ff ec 	st.w	r7[-20],r8
800047c8:	ee f8 ff f4 	ld.w	r8,r7[-12]
800047cc:	ef 48 ff fc 	st.w	r7[-4],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
800047d0:	ee f8 ff fc 	ld.w	r8,r7[-4]
800047d4:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
800047d6:	e0 28 d8 00 	sub	r8,55296
}

__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	volatile avr32_gpio_port_t *base = arch_ioport_port_to_base(port);
800047da:	ef 48 ff f8 	st.w	r7[-8],r8

	if (mode & IOPORT_MODE_PULLUP) {
800047de:	ee f8 ff ec 	ld.w	r8,r7[-20]
800047e2:	e2 18 00 08 	andl	r8,0x8,COH
800047e6:	c0 80       	breq	800047f6 <ioport_set_pin_mode+0x82>
		base->puers = mask;
800047e8:	ee f8 ff f8 	ld.w	r8,r7[-8]
800047ec:	ee f9 ff f0 	ld.w	r9,r7[-16]
800047f0:	f1 49 00 74 	st.w	r8[116],r9
800047f4:	c0 78       	rjmp	80004802 <ioport_set_pin_mode+0x8e>
	} else {
		base->puerc = mask;
800047f6:	ee f8 ff f8 	ld.w	r8,r7[-8]
800047fa:	ee f9 ff f0 	ld.w	r9,r7[-16]
800047fe:	f1 49 00 78 	st.w	r8[120],r9
		base->odmerc = mask;
	}

#endif

	if (mode & IOPORT_MODE_GLITCH_FILTER) {
80004802:	ee f8 ff ec 	ld.w	r8,r7[-20]
80004806:	e2 18 00 40 	andl	r8,0x40,COH
8000480a:	c0 80       	breq	8000481a <ioport_set_pin_mode+0xa6>
		base->gfers = mask;
8000480c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004810:	ee f9 ff f0 	ld.w	r9,r7[-16]
80004814:	f1 49 00 c4 	st.w	r8[196],r9
80004818:	c0 78       	rjmp	80004826 <ioport_set_pin_mode+0xb2>
	} else {
		base->gferc = mask;
8000481a:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000481e:	ee f9 ff f0 	ld.w	r9,r7[-16]
80004822:	f1 49 00 c8 	st.w	r8[200],r9
		base->odcr0c = mask;
	}

#endif

	if (mode & IOPORT_MODE_MUX_BIT0) {
80004826:	ee f8 ff ec 	ld.w	r8,r7[-20]
8000482a:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000482e:	5c 58       	castu.b	r8
80004830:	c0 70       	breq	8000483e <ioport_set_pin_mode+0xca>
		base->pmr0s = mask;
80004832:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004836:	ee f9 ff f0 	ld.w	r9,r7[-16]
8000483a:	91 59       	st.w	r8[0x14],r9
8000483c:	c0 68       	rjmp	80004848 <ioport_set_pin_mode+0xd4>
	} else {
		base->pmr0c = mask;
8000483e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004842:	ee f9 ff f0 	ld.w	r9,r7[-16]
80004846:	91 69       	st.w	r8[0x18],r9
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
80004848:	ee f8 ff ec 	ld.w	r8,r7[-20]
8000484c:	e2 18 00 02 	andl	r8,0x2,COH
80004850:	c0 70       	breq	8000485e <ioport_set_pin_mode+0xea>
		base->pmr1s = mask;
80004852:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004856:	ee f9 ff f0 	ld.w	r9,r7[-16]
8000485a:	91 99       	st.w	r8[0x24],r9
8000485c:	c0 68       	rjmp	80004868 <ioport_set_pin_mode+0xf4>
	} else {
		base->pmr1c = mask;
8000485e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004862:	ee f9 ff f0 	ld.w	r9,r7[-16]
80004866:	91 a9       	st.w	r8[0x28],r9
	}

#ifdef IOPORT_MODE_MUX_BIT2
	if (mode & IOPORT_MODE_MUX_BIT2) {
80004868:	ee f8 ff ec 	ld.w	r8,r7[-20]
8000486c:	e2 18 00 04 	andl	r8,0x4,COH
80004870:	c0 70       	breq	8000487e <ioport_set_pin_mode+0x10a>
		base->pmr2s = mask;
80004872:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004876:	ee f9 ff f0 	ld.w	r9,r7[-16]
8000487a:	91 d9       	st.w	r8[0x34],r9
8000487c:	c0 68       	rjmp	80004888 <ioport_set_pin_mode+0x114>
	} else {
		base->pmr2c = mask;
8000487e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004882:	ee f9 ff f0 	ld.w	r9,r7[-16]
80004886:	91 e9       	st.w	r8[0x38],r9
	arch_ioport_set_pin_mode(pin, mode);
}
80004888:	2f 5d       	sub	sp,-44
8000488a:	e3 cd 80 80 	ldm	sp++,r7,pc

8000488e <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
8000488e:	eb cd 40 80 	pushm	r7,lr
80004892:	1a 97       	mov	r7,sp
80004894:	20 cd       	sub	sp,48
80004896:	ef 4c ff d4 	st.w	r7[-44],r12
8000489a:	ef 4b ff d0 	st.w	r7[-48],r11
8000489e:	ee f8 ff d4 	ld.w	r8,r7[-44]
800048a2:	ef 48 ff dc 	st.w	r7[-36],r8
800048a6:	ee f8 ff d0 	ld.w	r8,r7[-48]
800048aa:	ef 48 ff d8 	st.w	r7[-40],r8
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
800048ae:	ee f8 ff d8 	ld.w	r8,r7[-40]
800048b2:	58 18       	cp.w	r8,1
800048b4:	c2 11       	brne	800048f6 <ioport_set_pin_dir+0x68>
800048b6:	ee f8 ff dc 	ld.w	r8,r7[-36]
800048ba:	ef 48 ff e0 	st.w	r7[-32],r8
800048be:	ee f8 ff e0 	ld.w	r8,r7[-32]
800048c2:	ef 48 ff e4 	st.w	r7[-28],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
800048c6:	ee f8 ff e4 	ld.w	r8,r7[-28]
800048ca:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
800048cc:	ef 48 ff e8 	st.w	r7[-24],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
800048d0:	ee f8 ff e8 	ld.w	r8,r7[-24]
800048d4:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
800048d6:	e0 28 d8 00 	sub	r8,55296

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
800048da:	ee f9 ff dc 	ld.w	r9,r7[-36]
800048de:	ef 49 ff ec 	st.w	r7[-20],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
800048e2:	ee f9 ff ec 	ld.w	r9,r7[-20]
800048e6:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
800048ea:	30 1a       	mov	r10,1
800048ec:	f4 09 09 49 	lsl	r9,r10,r9

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
800048f0:	f1 49 00 44 	st.w	r8[68],r9
800048f4:	c2 48       	rjmp	8000493c <ioport_set_pin_dir+0xae>
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
800048f6:	ee f8 ff d8 	ld.w	r8,r7[-40]
800048fa:	58 08       	cp.w	r8,0
800048fc:	c2 01       	brne	8000493c <ioport_set_pin_dir+0xae>
800048fe:	ee f8 ff dc 	ld.w	r8,r7[-36]
80004902:	ef 48 ff f0 	st.w	r7[-16],r8
80004906:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000490a:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
8000490e:	ee f8 ff f4 	ld.w	r8,r7[-12]
80004912:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80004914:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80004918:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000491c:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
8000491e:	e0 28 d8 00 	sub	r8,55296
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
80004922:	ee f9 ff dc 	ld.w	r9,r7[-36]
80004926:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
8000492a:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000492e:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80004932:	30 1a       	mov	r10,1
80004934:	f4 09 09 49 	lsl	r9,r10,r9
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
80004938:	f1 49 00 48 	st.w	r8[72],r9
	arch_ioport_set_pin_dir(pin, dir);
}
8000493c:	2f 4d       	sub	sp,-48
8000493e:	e3 cd 80 80 	ldm	sp++,r7,pc

80004942 <ioport_get_pin_level>:
 *
 * \param pin IOPORT pin to read
 * \return Current logical value of the specified pin
 */
static inline bool ioport_get_pin_level(ioport_pin_t pin)
{
80004942:	eb cd 40 80 	pushm	r7,lr
80004946:	1a 97       	mov	r7,sp
80004948:	20 6d       	sub	sp,24
8000494a:	ef 4c ff e8 	st.w	r7[-24],r12
8000494e:	ee f8 ff e8 	ld.w	r8,r7[-24]
80004952:	ef 48 ff ec 	st.w	r7[-20],r8
80004956:	ee f8 ff ec 	ld.w	r8,r7[-20]
8000495a:	ef 48 ff f0 	st.w	r7[-16],r8
8000495e:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004962:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80004966:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000496a:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
8000496c:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80004970:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004974:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80004976:	e0 28 d8 00 	sub	r8,55296
	}
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->pvr & arch_ioport_pin_to_mask(pin);
8000497a:	71 89       	ld.w	r9,r8[0x60]
8000497c:	ee f8 ff ec 	ld.w	r8,r7[-20]
80004980:	ef 48 ff fc 	st.w	r7[-4],r8
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80004984:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004988:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
8000498c:	30 1a       	mov	r10,1
8000498e:	f4 08 09 48 	lsl	r8,r10,r8
	}
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->pvr & arch_ioport_pin_to_mask(pin);
80004992:	f3 e8 00 08 	and	r8,r9,r8
80004996:	5f 18       	srne	r8
80004998:	5c 58       	castu.b	r8
	return arch_ioport_get_pin_level(pin);
}
8000499a:	10 9c       	mov	r12,r8
8000499c:	2f ad       	sub	sp,-24
8000499e:	e3 cd 80 80 	ldm	sp++,r7,pc
800049a2:	d7 03       	nop

800049a4 <settings_init>:
volatile settings_t set;

//Read settings set of UserPage on Controller
//If no data -> Default-values
void settings_init(bool iopin_save)
{
800049a4:	eb cd 40 80 	pushm	r7,lr
800049a8:	1a 97       	mov	r7,sp
800049aa:	20 1d       	sub	sp,4
800049ac:	18 98       	mov	r8,r12
800049ae:	ef 68 ff fc 	st.b	r7[-4],r8
	if (flashcdw_quick_user_page_read())
800049b2:	f0 1f 00 18 	mcall	80004a10 <settings_init+0x6c>
800049b6:	18 98       	mov	r8,r12
800049b8:	58 08       	cp.w	r8,0
800049ba:	c0 40       	breq	800049c2 <settings_init+0x1e>
	{
		//User page empty -> default values
		set_default_values();
800049bc:	f0 1f 00 16 	mcall	80004a14 <settings_init+0x70>
800049c0:	c1 68       	rjmp	800049ec <settings_init+0x48>
	}	
	else
	{
		flashcdw_memcpy(&set, (uint32_t*) AVR32_USER_PAGE_ADDRESS + SETTINGS_USERPAGE_OFFSET, sizeof(set), false);
800049c2:	30 09       	mov	r9,0
800049c4:	34 ca       	mov	r10,76
800049c6:	e0 6b 00 80 	mov	r11,128
800049ca:	ea 1b 80 80 	orh	r11,0x8080
800049ce:	49 3c       	lddpc	r12,80004a18 <settings_init+0x74>
800049d0:	f0 1f 00 13 	mcall	80004a1c <settings_init+0x78>
		if(set.version != SETTINGS_VERSION)
800049d4:	49 18       	lddpc	r8,80004a18 <settings_init+0x74>
800049d6:	90 08       	ld.sh	r8,r8[0x0]
800049d8:	f3 d8 b0 10 	bfexts	r9,r8,0x0,0x10
800049dc:	30 b8       	mov	r8,11
800049de:	f0 09 19 00 	cp.h	r9,r8
800049e2:	c0 50       	breq	800049ec <settings_init+0x48>
		{
			set_default_values();
800049e4:	f0 1f 00 0c 	mcall	80004a14 <settings_init+0x70>
			settings_save();
800049e8:	f0 1f 00 0e 	mcall	80004a20 <settings_init+0x7c>
		}
	}
	
	if (iopin_save)
800049ec:	ef 39 ff fc 	ld.ub	r9,r7[-4]
800049f0:	30 08       	mov	r8,0
800049f2:	f0 09 18 00 	cp.b	r9,r8
800049f6:	c0 90       	breq	80004a08 <settings_init+0x64>
	{
		ioport_set_pin_dir(PIN_SAVE, IOPORT_DIR_INPUT);
800049f8:	30 0b       	mov	r11,0
800049fa:	33 1c       	mov	r12,49
800049fc:	f0 1f 00 0a 	mcall	80004a24 <settings_init+0x80>
		ioport_set_pin_mode(PIN_SAVE, IOPORT_MODE_PULLUP);
80004a00:	30 8b       	mov	r11,8
80004a02:	33 1c       	mov	r12,49
80004a04:	f0 1f 00 09 	mcall	80004a28 <settings_init+0x84>
	}
};
80004a08:	2f fd       	sub	sp,-4
80004a0a:	e3 cd 80 80 	ldm	sp++,r7,pc
80004a0e:	00 00       	add	r0,r0
80004a10:	80 00       	ld.sh	r0,r0[0x0]
80004a12:	26 10       	sub	r0,97
80004a14:	80 00       	ld.sh	r0,r0[0x0]
80004a16:	4a 98       	lddpc	r8,80004ab8 <set_default_values+0x20>
80004a18:	00 00       	add	r0,r0
80004a1a:	01 54       	ld.sh	r4,--r0
80004a1c:	80 00       	ld.sh	r0,r0[0x0]
80004a1e:	26 88       	sub	r8,104
80004a20:	80 00       	ld.sh	r0,r0[0x0]
80004a22:	4a 2c       	lddpc	r12,80004aa8 <set_default_values+0x10>
80004a24:	80 00       	ld.sh	r0,r0[0x0]
80004a26:	48 8e       	lddpc	lr,80004a44 <settings_save+0x18>
80004a28:	80 00       	ld.sh	r0,r0[0x0]
80004a2a:	47 74       	lddsp	r4,sp[0x1dc]

80004a2c <settings_save>:

//Save settings set to UserPage on Controller
void settings_save(void)
{
80004a2c:	eb cd 40 80 	pushm	r7,lr
80004a30:	1a 97       	mov	r7,sp
	flashcdw_memcpy((uint32_t*) AVR32_USER_PAGE_ADDRESS + SETTINGS_USERPAGE_OFFSET,&set, sizeof(set), true);
80004a32:	30 19       	mov	r9,1
80004a34:	34 ca       	mov	r10,76
80004a36:	48 5b       	lddpc	r11,80004a48 <settings_save+0x1c>
80004a38:	e0 6c 00 80 	mov	r12,128
80004a3c:	ea 1c 80 80 	orh	r12,0x8080
80004a40:	f0 1f 00 03 	mcall	80004a4c <settings_save+0x20>
};
80004a44:	e3 cd 80 80 	ldm	sp++,r7,pc
80004a48:	00 00       	add	r0,r0
80004a4a:	01 54       	ld.sh	r4,--r0
80004a4c:	80 00       	ld.sh	r0,r0[0x0]
80004a4e:	26 88       	sub	r8,104

80004a50 <check_save>:

void check_save(void)
{
80004a50:	eb cd 40 80 	pushm	r7,lr
80004a54:	1a 97       	mov	r7,sp
80004a56:	20 1d       	sub	sp,4
	static bool pin_old = LOW;
	bool pin = ioport_get_pin_level(PIN_SAVE) ;
80004a58:	33 1c       	mov	r12,49
80004a5a:	f0 1f 00 0d 	mcall	80004a8c <check_save+0x3c>
80004a5e:	18 98       	mov	r8,r12
80004a60:	ef 68 ff ff 	st.b	r7[-1],r8
	if(pin == LOW && pin_old == HIGH)
80004a64:	ef 38 ff ff 	ld.ub	r8,r7[-1]
80004a68:	ec 18 00 01 	eorl	r8,0x1
80004a6c:	5c 58       	castu.b	r8
80004a6e:	c0 70       	breq	80004a7c <check_save+0x2c>
80004a70:	48 88       	lddpc	r8,80004a90 <check_save+0x40>
80004a72:	11 88       	ld.ub	r8,r8[0x0]
80004a74:	58 08       	cp.w	r8,0
80004a76:	c0 30       	breq	80004a7c <check_save+0x2c>
	{
		settings_save();
80004a78:	f0 1f 00 07 	mcall	80004a94 <check_save+0x44>
		//TODO: check and add status LED blink
	}
	pin_old = pin;
80004a7c:	48 59       	lddpc	r9,80004a90 <check_save+0x40>
80004a7e:	ef 38 ff ff 	ld.ub	r8,r7[-1]
80004a82:	b2 88       	st.b	r9[0x0],r8
};
80004a84:	2f fd       	sub	sp,-4
80004a86:	e3 cd 80 80 	ldm	sp++,r7,pc
80004a8a:	00 00       	add	r0,r0
80004a8c:	80 00       	ld.sh	r0,r0[0x0]
80004a8e:	49 42       	lddpc	r2,80004adc <set_default_values+0x44>
80004a90:	00 00       	add	r0,r0
80004a92:	00 14       	sub	r4,r0
80004a94:	80 00       	ld.sh	r0,r0[0x0]
80004a96:	4a 2c       	lddpc	r12,80004b1c <set_default_values+0x84>

80004a98 <set_default_values>:

void set_default_values(void)
{
80004a98:	eb cd 40 80 	pushm	r7,lr
80004a9c:	1a 97       	mov	r7,sp
	set.version = SETTINGS_VERSION;
80004a9e:	4a 99       	lddpc	r9,80004b40 <set_default_values+0xa8>
80004aa0:	30 b8       	mov	r8,11
80004aa2:	b2 08       	st.h	r9[0x0],r8
	set.pid_pitch.p = 2;
80004aa4:	4a 78       	lddpc	r8,80004b40 <set_default_values+0xa8>
80004aa6:	30 29       	mov	r9,2
80004aa8:	91 49       	st.w	r8[0x10],r9
	set.pid_pitch.i = 0;
80004aaa:	4a 68       	lddpc	r8,80004b40 <set_default_values+0xa8>
80004aac:	30 09       	mov	r9,0
80004aae:	91 59       	st.w	r8[0x14],r9
	set.pid_pitch.d = 0;
80004ab0:	4a 48       	lddpc	r8,80004b40 <set_default_values+0xa8>
80004ab2:	30 09       	mov	r9,0
80004ab4:	91 69       	st.w	r8[0x18],r9
	set.pid_roll.p = 2;
80004ab6:	4a 38       	lddpc	r8,80004b40 <set_default_values+0xa8>
80004ab8:	30 29       	mov	r9,2
80004aba:	91 79       	st.w	r8[0x1c],r9
	set.pid_roll.i = 0;
80004abc:	4a 18       	lddpc	r8,80004b40 <set_default_values+0xa8>
80004abe:	30 09       	mov	r9,0
80004ac0:	91 89       	st.w	r8[0x20],r9
	set.pid_roll.d = 0;
80004ac2:	4a 08       	lddpc	r8,80004b40 <set_default_values+0xa8>
80004ac4:	30 09       	mov	r9,0
80004ac6:	91 99       	st.w	r8[0x24],r9
	set.pid_yaw.p = 2;
80004ac8:	49 e8       	lddpc	r8,80004b40 <set_default_values+0xa8>
80004aca:	30 29       	mov	r9,2
80004acc:	91 19       	st.w	r8[0x4],r9
	set.pid_yaw.i = 0;
80004ace:	49 d8       	lddpc	r8,80004b40 <set_default_values+0xa8>
80004ad0:	30 09       	mov	r9,0
80004ad2:	91 29       	st.w	r8[0x8],r9
	set.pid_yaw.d = 0;
80004ad4:	49 b8       	lddpc	r8,80004b40 <set_default_values+0xa8>
80004ad6:	30 09       	mov	r9,0
80004ad8:	91 39       	st.w	r8[0xc],r9
	set.sensor_calibration = 0;
80004ada:	49 a9       	lddpc	r9,80004b40 <set_default_values+0xa8>
80004adc:	30 08       	mov	r8,0
80004ade:	f3 68 00 34 	st.b	r9[52],r8
	set.accel_offset.r = 0;
80004ae2:	49 89       	lddpc	r9,80004b40 <set_default_values+0xa8>
80004ae4:	30 08       	mov	r8,0
80004ae6:	f3 58 00 3c 	st.h	r9[60],r8
	set.accel_offset.x = 0;
80004aea:	49 69       	lddpc	r9,80004b40 <set_default_values+0xa8>
80004aec:	30 08       	mov	r8,0
80004aee:	f3 58 00 36 	st.h	r9[54],r8
	set.accel_offset.y = 0;
80004af2:	49 49       	lddpc	r9,80004b40 <set_default_values+0xa8>
80004af4:	30 08       	mov	r8,0
80004af6:	f3 58 00 38 	st.h	r9[56],r8
	set.accel_offset.z = 0;
80004afa:	49 29       	lddpc	r9,80004b40 <set_default_values+0xa8>
80004afc:	30 08       	mov	r8,0
80004afe:	f3 58 00 3a 	st.h	r9[58],r8
	set.gyro_offset.x = 0;
80004b02:	49 09       	lddpc	r9,80004b40 <set_default_values+0xa8>
80004b04:	30 08       	mov	r8,0
80004b06:	f3 58 00 3e 	st.h	r9[62],r8
	set.gyro_offset.y = 0;
80004b0a:	48 e9       	lddpc	r9,80004b40 <set_default_values+0xa8>
80004b0c:	30 08       	mov	r8,0
80004b0e:	f3 58 00 40 	st.h	r9[64],r8
	set.gyro_offset.z = 0;
80004b12:	48 c9       	lddpc	r9,80004b40 <set_default_values+0xa8>
80004b14:	30 08       	mov	r8,0
80004b16:	f3 58 00 42 	st.h	r9[66],r8
	set.mag_offset.r = 0;
80004b1a:	48 a9       	lddpc	r9,80004b40 <set_default_values+0xa8>
80004b1c:	30 08       	mov	r8,0
80004b1e:	f3 58 00 4a 	st.h	r9[74],r8
	set.mag_offset.x = 0;
80004b22:	48 89       	lddpc	r9,80004b40 <set_default_values+0xa8>
80004b24:	30 08       	mov	r8,0
80004b26:	f3 58 00 44 	st.h	r9[68],r8
	set.mag_offset.y = 0;
80004b2a:	48 69       	lddpc	r9,80004b40 <set_default_values+0xa8>
80004b2c:	30 08       	mov	r8,0
80004b2e:	f3 58 00 46 	st.h	r9[70],r8
	set.mag_offset.z = 0;
80004b32:	48 49       	lddpc	r9,80004b40 <set_default_values+0xa8>
80004b34:	30 08       	mov	r8,0
80004b36:	f3 58 00 48 	st.h	r9[72],r8
80004b3a:	e3 cd 80 80 	ldm	sp++,r7,pc
80004b3e:	00 00       	add	r0,r0
80004b40:	00 00       	add	r0,r0
80004b42:	01 54       	ld.sh	r4,--r0

80004b44 <cpu_irq_is_enabled_flags>:

	return flags;
}

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
80004b44:	eb cd 40 80 	pushm	r7,lr
80004b48:	1a 97       	mov	r7,sp
80004b4a:	20 1d       	sub	sp,4
80004b4c:	ef 4c ff fc 	st.w	r7[-4],r12
	return !(flags & AVR32_SR_GM_MASK);
80004b50:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004b54:	e6 18 00 01 	andh	r8,0x1,COH
80004b58:	5f 08       	sreq	r8
80004b5a:	5c 58       	castu.b	r8
}
80004b5c:	10 9c       	mov	r12,r8
80004b5e:	2f fd       	sub	sp,-4
80004b60:	e3 cd 80 80 	ldm	sp++,r7,pc

80004b64 <tc_configure_interrupts>:
  return tc->channel[channel].imr;
}


int tc_configure_interrupts(volatile avr32_tc_t *tc, unsigned int channel, const tc_interrupt_t *bitfield)
{
80004b64:	eb cd 40 80 	pushm	r7,lr
80004b68:	1a 97       	mov	r7,sp
80004b6a:	20 4d       	sub	sp,16
80004b6c:	ef 4c ff f8 	st.w	r7[-8],r12
80004b70:	ef 4b ff f4 	st.w	r7[-12],r11
80004b74:	ef 4a ff f0 	st.w	r7[-16],r10
  bool global_interrupt_enabled = Is_global_interrupt_enabled();
80004b78:	e1 b8 00 00 	mfsr	r8,0x0
80004b7c:	10 9c       	mov	r12,r8
80004b7e:	f0 1f 00 73 	mcall	80004d48 <tc_configure_interrupts+0x1e4>
80004b82:	18 98       	mov	r8,r12
80004b84:	ef 68 ff ff 	st.b	r7[-1],r8

  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80004b88:	ee f8 ff f4 	ld.w	r8,r7[-12]
80004b8c:	58 28       	cp.w	r8,2
80004b8e:	e0 88 00 04 	brls	80004b96 <tc_configure_interrupts+0x32>
    return TC_INVALID_ARGUMENT;
80004b92:	3f f8       	mov	r8,-1
80004b94:	cd 68       	rjmp	80004d40 <tc_configure_interrupts+0x1dc>

  // Enable the appropriate interrupts.
  tc->channel[channel].ier = bitfield->etrgs << AVR32_TC_ETRGS_OFFSET |
80004b96:	ee fb ff f4 	ld.w	r11,r7[-12]
80004b9a:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004b9e:	70 08       	ld.w	r8,r8[0x0]
80004ba0:	f1 d8 c0 e1 	bfextu	r8,r8,0x7,0x1
80004ba4:	5c 58       	castu.b	r8
80004ba6:	f0 09 15 07 	lsl	r9,r8,0x7
                             bitfield->ldrbs << AVR32_TC_LDRBS_OFFSET |
80004baa:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004bae:	70 08       	ld.w	r8,r8[0x0]
80004bb0:	f1 d8 c0 c1 	bfextu	r8,r8,0x6,0x1
80004bb4:	5c 58       	castu.b	r8
80004bb6:	a7 68       	lsl	r8,0x6
80004bb8:	10 49       	or	r9,r8
                             bitfield->ldras << AVR32_TC_LDRAS_OFFSET |
80004bba:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004bbe:	70 08       	ld.w	r8,r8[0x0]
80004bc0:	f1 d8 c0 a1 	bfextu	r8,r8,0x5,0x1
80004bc4:	5c 58       	castu.b	r8
80004bc6:	a5 78       	lsl	r8,0x5
80004bc8:	10 49       	or	r9,r8
                             bitfield->cpcs << AVR32_TC_CPCS_OFFSET |
80004bca:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004bce:	70 08       	ld.w	r8,r8[0x0]
80004bd0:	f1 d8 c0 81 	bfextu	r8,r8,0x4,0x1
80004bd4:	5c 58       	castu.b	r8
80004bd6:	a5 68       	lsl	r8,0x4
80004bd8:	10 49       	or	r9,r8
                             bitfield->cpbs << AVR32_TC_CPBS_OFFSET |
80004bda:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004bde:	70 08       	ld.w	r8,r8[0x0]
80004be0:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
80004be4:	5c 58       	castu.b	r8
80004be6:	a3 78       	lsl	r8,0x3
80004be8:	10 49       	or	r9,r8
                             bitfield->cpas << AVR32_TC_CPAS_OFFSET |
80004bea:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004bee:	70 08       	ld.w	r8,r8[0x0]
80004bf0:	f1 d8 c0 41 	bfextu	r8,r8,0x2,0x1
80004bf4:	5c 58       	castu.b	r8
80004bf6:	a3 68       	lsl	r8,0x2
80004bf8:	10 49       	or	r9,r8
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
80004bfa:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004bfe:	70 08       	ld.w	r8,r8[0x0]
80004c00:	f1 d8 c0 21 	bfextu	r8,r8,0x1,0x1
80004c04:	5c 58       	castu.b	r8
80004c06:	a1 78       	lsl	r8,0x1
80004c08:	10 49       	or	r9,r8
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;
80004c0a:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004c0e:	70 08       	ld.w	r8,r8[0x0]
80004c10:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80004c14:	5c 58       	castu.b	r8
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
    return TC_INVALID_ARGUMENT;

  // Enable the appropriate interrupts.
  tc->channel[channel].ier = bitfield->etrgs << AVR32_TC_ETRGS_OFFSET |
80004c16:	f3 e8 10 08 	or	r8,r9,r8
80004c1a:	10 99       	mov	r9,r8
80004c1c:	ee fa ff f8 	ld.w	r10,r7[-8]
80004c20:	f6 08 15 06 	lsl	r8,r11,0x6
80004c24:	f4 08 00 08 	add	r8,r10,r8
80004c28:	2d c8       	sub	r8,-36
80004c2a:	91 09       	st.w	r8[0x0],r9
                             bitfield->cpas << AVR32_TC_CPAS_OFFSET |
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
80004c2c:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80004c30:	30 08       	mov	r8,0
80004c32:	f0 09 18 00 	cp.b	r9,r8
80004c36:	c0 20       	breq	80004c3a <tc_configure_interrupts+0xd6>
80004c38:	d3 03       	ssrf	0x10
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
80004c3a:	ee fb ff f4 	ld.w	r11,r7[-12]
80004c3e:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004c42:	70 08       	ld.w	r8,r8[0x0]
80004c44:	f1 d8 c0 e1 	bfextu	r8,r8,0x7,0x1
80004c48:	5c 58       	castu.b	r8
80004c4a:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80004c4e:	c0 41       	brne	80004c56 <tc_configure_interrupts+0xf2>
80004c50:	e0 69 00 80 	mov	r9,128
80004c54:	c0 28       	rjmp	80004c58 <tc_configure_interrupts+0xf4>
80004c56:	30 09       	mov	r9,0
                             (~bitfield->ldrbs & 1) << AVR32_TC_LDRBS_OFFSET |
80004c58:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004c5c:	70 08       	ld.w	r8,r8[0x0]
80004c5e:	f1 d8 c0 c1 	bfextu	r8,r8,0x6,0x1
80004c62:	5c 58       	castu.b	r8
80004c64:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80004c68:	c0 31       	brne	80004c6e <tc_configure_interrupts+0x10a>
80004c6a:	34 08       	mov	r8,64
80004c6c:	c0 28       	rjmp	80004c70 <tc_configure_interrupts+0x10c>
80004c6e:	30 08       	mov	r8,0
80004c70:	10 49       	or	r9,r8
                             (~bitfield->ldras & 1) << AVR32_TC_LDRAS_OFFSET |
80004c72:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004c76:	70 08       	ld.w	r8,r8[0x0]
80004c78:	f1 d8 c0 a1 	bfextu	r8,r8,0x5,0x1
80004c7c:	5c 58       	castu.b	r8
80004c7e:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80004c82:	c0 31       	brne	80004c88 <tc_configure_interrupts+0x124>
80004c84:	32 08       	mov	r8,32
80004c86:	c0 28       	rjmp	80004c8a <tc_configure_interrupts+0x126>
80004c88:	30 08       	mov	r8,0
80004c8a:	10 49       	or	r9,r8
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
80004c8c:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004c90:	70 08       	ld.w	r8,r8[0x0]
80004c92:	f1 d8 c0 81 	bfextu	r8,r8,0x4,0x1
80004c96:	5c 58       	castu.b	r8
80004c98:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80004c9c:	c0 31       	brne	80004ca2 <tc_configure_interrupts+0x13e>
80004c9e:	31 08       	mov	r8,16
80004ca0:	c0 28       	rjmp	80004ca4 <tc_configure_interrupts+0x140>
80004ca2:	30 08       	mov	r8,0
80004ca4:	10 49       	or	r9,r8
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
80004ca6:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004caa:	70 08       	ld.w	r8,r8[0x0]
80004cac:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
80004cb0:	5c 58       	castu.b	r8
80004cb2:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80004cb6:	c0 31       	brne	80004cbc <tc_configure_interrupts+0x158>
80004cb8:	30 88       	mov	r8,8
80004cba:	c0 28       	rjmp	80004cbe <tc_configure_interrupts+0x15a>
80004cbc:	30 08       	mov	r8,0
80004cbe:	10 49       	or	r9,r8
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
80004cc0:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004cc4:	70 08       	ld.w	r8,r8[0x0]
80004cc6:	f1 d8 c0 41 	bfextu	r8,r8,0x2,0x1
80004cca:	5c 58       	castu.b	r8
80004ccc:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80004cd0:	c0 31       	brne	80004cd6 <tc_configure_interrupts+0x172>
80004cd2:	30 48       	mov	r8,4
80004cd4:	c0 28       	rjmp	80004cd8 <tc_configure_interrupts+0x174>
80004cd6:	30 08       	mov	r8,0
80004cd8:	10 49       	or	r9,r8
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
80004cda:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004cde:	70 08       	ld.w	r8,r8[0x0]
80004ce0:	f1 d8 c0 21 	bfextu	r8,r8,0x1,0x1
80004ce4:	5c 58       	castu.b	r8
80004ce6:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80004cea:	c0 31       	brne	80004cf0 <tc_configure_interrupts+0x18c>
80004cec:	30 28       	mov	r8,2
80004cee:	c0 28       	rjmp	80004cf2 <tc_configure_interrupts+0x18e>
80004cf0:	30 08       	mov	r8,0
80004cf2:	10 49       	or	r9,r8
                             (~bitfield->covfs & 1) << AVR32_TC_COVFS_OFFSET;
80004cf4:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004cf8:	70 08       	ld.w	r8,r8[0x0]
80004cfa:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80004cfe:	5c 58       	castu.b	r8
80004d00:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80004d04:	5f 08       	sreq	r8
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
80004d06:	f3 e8 10 08 	or	r8,r9,r8
80004d0a:	10 99       	mov	r9,r8
80004d0c:	ee fa ff f8 	ld.w	r10,r7[-8]
80004d10:	f6 08 15 06 	lsl	r8,r11,0x6
80004d14:	f4 08 00 08 	add	r8,r10,r8
80004d18:	2d 88       	sub	r8,-40
80004d1a:	91 09       	st.w	r8[0x0],r9
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
                             (~bitfield->covfs & 1) << AVR32_TC_COVFS_OFFSET;
  tc->channel[channel].sr;
80004d1c:	ee f8 ff f4 	ld.w	r8,r7[-12]
80004d20:	ee f9 ff f8 	ld.w	r9,r7[-8]
80004d24:	a1 78       	lsl	r8,0x1
80004d26:	2f f8       	sub	r8,-1
80004d28:	a5 78       	lsl	r8,0x5
80004d2a:	f2 08 00 08 	add	r8,r9,r8
80004d2e:	70 08       	ld.w	r8,r8[0x0]
  if (global_interrupt_enabled) Enable_global_interrupt();
80004d30:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80004d34:	30 08       	mov	r8,0
80004d36:	f0 09 18 00 	cp.b	r9,r8
80004d3a:	c0 20       	breq	80004d3e <tc_configure_interrupts+0x1da>
80004d3c:	d5 03       	csrf	0x10

  return 0;
80004d3e:	30 08       	mov	r8,0
}
80004d40:	10 9c       	mov	r12,r8
80004d42:	2f cd       	sub	sp,-16
80004d44:	e3 cd 80 80 	ldm	sp++,r7,pc
80004d48:	80 00       	ld.sh	r0,r0[0x0]
80004d4a:	4b 44       	lddpc	r4,80004e18 <tc_init_waveform+0xcc>

80004d4c <tc_init_waveform>:
  return 0;
}


int tc_init_waveform(volatile avr32_tc_t *tc, const tc_waveform_opt_t *opt)
{
80004d4c:	eb cd 40 80 	pushm	r7,lr
80004d50:	1a 97       	mov	r7,sp
80004d52:	20 2d       	sub	sp,8
80004d54:	ef 4c ff fc 	st.w	r7[-4],r12
80004d58:	ef 4b ff f8 	st.w	r7[-8],r11
  // Check for valid input.
  if (opt->channel >= TC_NUMBER_OF_CHANNELS)
80004d5c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004d60:	70 08       	ld.w	r8,r8[0x0]
80004d62:	58 28       	cp.w	r8,2
80004d64:	e0 88 00 04 	brls	80004d6c <tc_init_waveform+0x20>
    return TC_INVALID_ARGUMENT;
80004d68:	3f f8       	mov	r8,-1
80004d6a:	c9 78       	rjmp	80004e98 <tc_init_waveform+0x14c>

  // GENERATE SIGNALS: Waveform operating mode.
  tc->channel[opt->channel].cmr = opt->bswtrg << AVR32_TC_BSWTRG_OFFSET |
80004d6c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004d70:	70 09       	ld.w	r9,r8[0x0]
80004d72:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004d76:	70 18       	ld.w	r8,r8[0x4]
80004d78:	f1 d8 c3 c2 	bfextu	r8,r8,0x1e,0x2
80004d7c:	5c 58       	castu.b	r8
80004d7e:	f0 0a 15 1e 	lsl	r10,r8,0x1e
                                  opt->beevt << AVR32_TC_BEEVT_OFFSET |
80004d82:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004d86:	70 18       	ld.w	r8,r8[0x4]
80004d88:	f1 d8 c3 82 	bfextu	r8,r8,0x1c,0x2
80004d8c:	5c 58       	castu.b	r8
80004d8e:	bd 68       	lsl	r8,0x1c
80004d90:	10 4a       	or	r10,r8
                                  opt->bcpc << AVR32_TC_BCPC_OFFSET |
80004d92:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004d96:	70 18       	ld.w	r8,r8[0x4]
80004d98:	f1 d8 c3 42 	bfextu	r8,r8,0x1a,0x2
80004d9c:	5c 58       	castu.b	r8
80004d9e:	bb 68       	lsl	r8,0x1a
80004da0:	10 4a       	or	r10,r8
                                  opt->bcpb << AVR32_TC_BCPB_OFFSET |
80004da2:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004da6:	70 18       	ld.w	r8,r8[0x4]
80004da8:	f1 d8 c3 02 	bfextu	r8,r8,0x18,0x2
80004dac:	5c 58       	castu.b	r8
80004dae:	b9 68       	lsl	r8,0x18
80004db0:	10 4a       	or	r10,r8
                                  opt->aswtrg << AVR32_TC_ASWTRG_OFFSET |
80004db2:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004db6:	70 18       	ld.w	r8,r8[0x4]
80004db8:	f1 d8 c2 c2 	bfextu	r8,r8,0x16,0x2
80004dbc:	5c 58       	castu.b	r8
80004dbe:	b7 68       	lsl	r8,0x16
80004dc0:	10 4a       	or	r10,r8
                                  opt->aeevt << AVR32_TC_AEEVT_OFFSET |
80004dc2:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004dc6:	70 18       	ld.w	r8,r8[0x4]
80004dc8:	f1 d8 c2 82 	bfextu	r8,r8,0x14,0x2
80004dcc:	5c 58       	castu.b	r8
80004dce:	b5 68       	lsl	r8,0x14
80004dd0:	10 4a       	or	r10,r8
                                  opt->acpc << AVR32_TC_ACPC_OFFSET |
80004dd2:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004dd6:	70 18       	ld.w	r8,r8[0x4]
80004dd8:	f1 d8 c2 42 	bfextu	r8,r8,0x12,0x2
80004ddc:	5c 58       	castu.b	r8
80004dde:	b3 68       	lsl	r8,0x12
80004de0:	10 4a       	or	r10,r8
                                  opt->acpa << AVR32_TC_ACPA_OFFSET |
80004de2:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004de6:	70 18       	ld.w	r8,r8[0x4]
80004de8:	f1 d8 c2 02 	bfextu	r8,r8,0x10,0x2
80004dec:	5c 58       	castu.b	r8
80004dee:	b1 68       	lsl	r8,0x10
80004df0:	f5 e8 10 08 	or	r8,r10,r8
                                  1 << AVR32_TC_WAVE_OFFSET |
80004df4:	10 9a       	mov	r10,r8
80004df6:	af ba       	sbr	r10,0xf
                                  opt->wavsel << AVR32_TC_WAVSEL_OFFSET |
80004df8:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004dfc:	70 18       	ld.w	r8,r8[0x4]
80004dfe:	f1 d8 c1 a2 	bfextu	r8,r8,0xd,0x2
80004e02:	5c 58       	castu.b	r8
80004e04:	ad 78       	lsl	r8,0xd
80004e06:	10 4a       	or	r10,r8
                                  opt->enetrg << AVR32_TC_ENETRG_OFFSET |
80004e08:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004e0c:	70 18       	ld.w	r8,r8[0x4]
80004e0e:	f1 d8 c1 81 	bfextu	r8,r8,0xc,0x1
80004e12:	5c 58       	castu.b	r8
80004e14:	ad 68       	lsl	r8,0xc
80004e16:	10 4a       	or	r10,r8
                                  opt->eevt << AVR32_TC_EEVT_OFFSET |
80004e18:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004e1c:	70 18       	ld.w	r8,r8[0x4]
80004e1e:	f1 d8 c1 42 	bfextu	r8,r8,0xa,0x2
80004e22:	5c 58       	castu.b	r8
80004e24:	ab 68       	lsl	r8,0xa
80004e26:	10 4a       	or	r10,r8
                                  opt->eevtedg << AVR32_TC_EEVTEDG_OFFSET |
80004e28:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004e2c:	70 18       	ld.w	r8,r8[0x4]
80004e2e:	f1 d8 c1 02 	bfextu	r8,r8,0x8,0x2
80004e32:	5c 58       	castu.b	r8
80004e34:	a9 68       	lsl	r8,0x8
80004e36:	10 4a       	or	r10,r8
                                  opt->cpcdis << AVR32_TC_CPCDIS_OFFSET |
80004e38:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004e3c:	70 18       	ld.w	r8,r8[0x4]
80004e3e:	f1 d8 c0 e1 	bfextu	r8,r8,0x7,0x1
80004e42:	5c 58       	castu.b	r8
80004e44:	a7 78       	lsl	r8,0x7
80004e46:	10 4a       	or	r10,r8
                                  opt->cpcstop << AVR32_TC_CPCSTOP_OFFSET |
80004e48:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004e4c:	70 18       	ld.w	r8,r8[0x4]
80004e4e:	f1 d8 c0 c1 	bfextu	r8,r8,0x6,0x1
80004e52:	5c 58       	castu.b	r8
80004e54:	a7 68       	lsl	r8,0x6
80004e56:	10 4a       	or	r10,r8
                                  opt->burst << AVR32_TC_BURST_OFFSET |
80004e58:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004e5c:	70 18       	ld.w	r8,r8[0x4]
80004e5e:	f1 d8 c0 82 	bfextu	r8,r8,0x4,0x2
80004e62:	5c 58       	castu.b	r8
80004e64:	a5 68       	lsl	r8,0x4
80004e66:	10 4a       	or	r10,r8
                                  opt->clki << AVR32_TC_CLKI_OFFSET |
80004e68:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004e6c:	70 18       	ld.w	r8,r8[0x4]
80004e6e:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
80004e72:	5c 58       	castu.b	r8
80004e74:	a3 78       	lsl	r8,0x3
80004e76:	10 4a       	or	r10,r8
                                  opt->tcclks << AVR32_TC_TCCLKS_OFFSET;
80004e78:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004e7c:	70 18       	ld.w	r8,r8[0x4]
80004e7e:	f1 d8 c0 03 	bfextu	r8,r8,0x0,0x3
80004e82:	5c 58       	castu.b	r8
  // Check for valid input.
  if (opt->channel >= TC_NUMBER_OF_CHANNELS)
    return TC_INVALID_ARGUMENT;

  // GENERATE SIGNALS: Waveform operating mode.
  tc->channel[opt->channel].cmr = opt->bswtrg << AVR32_TC_BSWTRG_OFFSET |
80004e84:	f5 e8 10 08 	or	r8,r10,r8
80004e88:	10 9a       	mov	r10,r8
80004e8a:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004e8e:	a5 69       	lsl	r9,0x4
80004e90:	2f f9       	sub	r9,-1
80004e92:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
                                  opt->cpcstop << AVR32_TC_CPCSTOP_OFFSET |
                                  opt->burst << AVR32_TC_BURST_OFFSET |
                                  opt->clki << AVR32_TC_CLKI_OFFSET |
                                  opt->tcclks << AVR32_TC_TCCLKS_OFFSET;

  return 0;
80004e96:	30 08       	mov	r8,0
}
80004e98:	10 9c       	mov	r12,r8
80004e9a:	2f ed       	sub	sp,-8
80004e9c:	e3 cd 80 80 	ldm	sp++,r7,pc

80004ea0 <tc_start>:


int tc_start(volatile avr32_tc_t *tc, unsigned int channel)
{
80004ea0:	eb cd 40 80 	pushm	r7,lr
80004ea4:	1a 97       	mov	r7,sp
80004ea6:	20 2d       	sub	sp,8
80004ea8:	ef 4c ff fc 	st.w	r7[-4],r12
80004eac:	ef 4b ff f8 	st.w	r7[-8],r11
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80004eb0:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004eb4:	58 28       	cp.w	r8,2
80004eb6:	e0 88 00 04 	brls	80004ebe <tc_start+0x1e>
    return TC_INVALID_ARGUMENT;
80004eba:	3f f8       	mov	r8,-1
80004ebc:	c0 b8       	rjmp	80004ed2 <tc_start+0x32>

  // Enable, reset and start the selected timer/counter channel.
  tc->channel[channel].ccr = AVR32_TC_SWTRG_MASK | AVR32_TC_CLKEN_MASK;
80004ebe:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004ec2:	ee f9 ff fc 	ld.w	r9,r7[-4]
80004ec6:	a7 68       	lsl	r8,0x6
80004ec8:	f2 08 00 08 	add	r8,r9,r8
80004ecc:	30 59       	mov	r9,5
80004ece:	91 09       	st.w	r8[0x0],r9

  return 0;
80004ed0:	30 08       	mov	r8,0
}
80004ed2:	10 9c       	mov	r12,r8
80004ed4:	2f ed       	sub	sp,-8
80004ed6:	e3 cd 80 80 	ldm	sp++,r7,pc

80004eda <tc_read_sr>:
  tc->bcr = AVR32_TC_BCR_SYNC_MASK;
}


int tc_read_sr(volatile avr32_tc_t *tc, unsigned int channel)
{
80004eda:	eb cd 40 80 	pushm	r7,lr
80004ede:	1a 97       	mov	r7,sp
80004ee0:	20 2d       	sub	sp,8
80004ee2:	ef 4c ff fc 	st.w	r7[-4],r12
80004ee6:	ef 4b ff f8 	st.w	r7[-8],r11
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80004eea:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004eee:	58 28       	cp.w	r8,2
80004ef0:	e0 88 00 04 	brls	80004ef8 <tc_read_sr+0x1e>
    return TC_INVALID_ARGUMENT;
80004ef4:	3f f8       	mov	r8,-1
80004ef6:	c0 b8       	rjmp	80004f0c <tc_read_sr+0x32>

  return tc->channel[channel].sr;
80004ef8:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004efc:	ee f9 ff fc 	ld.w	r9,r7[-4]
80004f00:	a1 78       	lsl	r8,0x1
80004f02:	2f f8       	sub	r8,-1
80004f04:	a5 78       	lsl	r8,0x5
80004f06:	f2 08 00 08 	add	r8,r9,r8
80004f0a:	70 08       	ld.w	r8,r8[0x0]
}
80004f0c:	10 9c       	mov	r12,r8
80004f0e:	2f ed       	sub	sp,-8
80004f10:	e3 cd 80 80 	ldm	sp++,r7,pc

80004f14 <tc_write_ra>:
  return Rd_bitfield(tc->channel[channel].rc, AVR32_TC_RC_MASK);
}


int tc_write_ra(volatile avr32_tc_t *tc, unsigned int channel, unsigned short value)
{
80004f14:	eb cd 40 80 	pushm	r7,lr
80004f18:	1a 97       	mov	r7,sp
80004f1a:	20 3d       	sub	sp,12
80004f1c:	ef 4c ff fc 	st.w	r7[-4],r12
80004f20:	ef 4b ff f8 	st.w	r7[-8],r11
80004f24:	14 98       	mov	r8,r10
80004f26:	ef 58 ff f4 	st.h	r7[-12],r8
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80004f2a:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004f2e:	58 28       	cp.w	r8,2
80004f30:	e0 88 00 04 	brls	80004f38 <tc_write_ra+0x24>
    return TC_INVALID_ARGUMENT;
80004f34:	3f f8       	mov	r8,-1
80004f36:	c2 78       	rjmp	80004f84 <tc_write_ra+0x70>

  // This function is only available in WAVEFORM mode.
  if (Tst_bits(tc->channel[channel].cmr, AVR32_TC_WAVE_MASK))
80004f38:	ee f9 ff f8 	ld.w	r9,r7[-8]
80004f3c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004f40:	a5 69       	lsl	r9,0x4
80004f42:	2f f9       	sub	r9,-1
80004f44:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
80004f48:	e2 18 80 00 	andl	r8,0x8000,COH
80004f4c:	c1 a0       	breq	80004f80 <tc_write_ra+0x6c>
    Wr_bitfield(tc->channel[channel].ra, AVR32_TC_RA_MASK, value);
80004f4e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004f52:	ee f9 ff f8 	ld.w	r9,r7[-8]
80004f56:	ee fa ff fc 	ld.w	r10,r7[-4]
80004f5a:	a7 69       	lsl	r9,0x6
80004f5c:	f4 09 00 09 	add	r9,r10,r9
80004f60:	2e c9       	sub	r9,-20
80004f62:	72 09       	ld.w	r9,r9[0x0]
80004f64:	12 9a       	mov	r10,r9
80004f66:	e0 1a 00 00 	andl	r10,0x0
80004f6a:	ef 19 ff f4 	ld.uh	r9,r7[-12]
80004f6e:	f5 e9 10 09 	or	r9,r10,r9
80004f72:	ee fa ff fc 	ld.w	r10,r7[-4]
80004f76:	a7 68       	lsl	r8,0x6
80004f78:	f4 08 00 08 	add	r8,r10,r8
80004f7c:	2e c8       	sub	r8,-20
80004f7e:	91 09       	st.w	r8[0x0],r9

  return value;
80004f80:	ef 18 ff f4 	ld.uh	r8,r7[-12]
}
80004f84:	10 9c       	mov	r12,r8
80004f86:	2f dd       	sub	sp,-12
80004f88:	e3 cd 80 80 	ldm	sp++,r7,pc

80004f8c <tc_write_rb>:


int tc_write_rb(volatile avr32_tc_t *tc, unsigned int channel, unsigned short value)
{
80004f8c:	eb cd 40 80 	pushm	r7,lr
80004f90:	1a 97       	mov	r7,sp
80004f92:	20 3d       	sub	sp,12
80004f94:	ef 4c ff fc 	st.w	r7[-4],r12
80004f98:	ef 4b ff f8 	st.w	r7[-8],r11
80004f9c:	14 98       	mov	r8,r10
80004f9e:	ef 58 ff f4 	st.h	r7[-12],r8
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80004fa2:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004fa6:	58 28       	cp.w	r8,2
80004fa8:	e0 88 00 04 	brls	80004fb0 <tc_write_rb+0x24>
    return TC_INVALID_ARGUMENT;
80004fac:	3f f8       	mov	r8,-1
80004fae:	c2 78       	rjmp	80004ffc <tc_write_rb+0x70>

  // This function is only available in WAVEFORM mode.
  if (Tst_bits(tc->channel[channel].cmr, AVR32_TC_WAVE_MASK))
80004fb0:	ee f9 ff f8 	ld.w	r9,r7[-8]
80004fb4:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004fb8:	a5 69       	lsl	r9,0x4
80004fba:	2f f9       	sub	r9,-1
80004fbc:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
80004fc0:	e2 18 80 00 	andl	r8,0x8000,COH
80004fc4:	c1 a0       	breq	80004ff8 <tc_write_rb+0x6c>
    Wr_bitfield(tc->channel[channel].rb, AVR32_TC_RB_MASK, value);
80004fc6:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004fca:	ee f9 ff f8 	ld.w	r9,r7[-8]
80004fce:	ee fa ff fc 	ld.w	r10,r7[-4]
80004fd2:	a7 69       	lsl	r9,0x6
80004fd4:	f4 09 00 09 	add	r9,r10,r9
80004fd8:	2e 89       	sub	r9,-24
80004fda:	72 09       	ld.w	r9,r9[0x0]
80004fdc:	12 9a       	mov	r10,r9
80004fde:	e0 1a 00 00 	andl	r10,0x0
80004fe2:	ef 19 ff f4 	ld.uh	r9,r7[-12]
80004fe6:	f5 e9 10 09 	or	r9,r10,r9
80004fea:	ee fa ff fc 	ld.w	r10,r7[-4]
80004fee:	a7 68       	lsl	r8,0x6
80004ff0:	f4 08 00 08 	add	r8,r10,r8
80004ff4:	2e 88       	sub	r8,-24
80004ff6:	91 09       	st.w	r8[0x0],r9

  return value;
80004ff8:	ef 18 ff f4 	ld.uh	r8,r7[-12]
}
80004ffc:	10 9c       	mov	r12,r8
80004ffe:	2f dd       	sub	sp,-12
80005000:	e3 cd 80 80 	ldm	sp++,r7,pc

80005004 <tc_write_rc>:


int tc_write_rc(volatile avr32_tc_t *tc, unsigned int channel, unsigned short value)
{
80005004:	eb cd 40 80 	pushm	r7,lr
80005008:	1a 97       	mov	r7,sp
8000500a:	20 3d       	sub	sp,12
8000500c:	ef 4c ff fc 	st.w	r7[-4],r12
80005010:	ef 4b ff f8 	st.w	r7[-8],r11
80005014:	14 98       	mov	r8,r10
80005016:	ef 58 ff f4 	st.h	r7[-12],r8
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
8000501a:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000501e:	58 28       	cp.w	r8,2
80005020:	e0 88 00 04 	brls	80005028 <tc_write_rc+0x24>
    return TC_INVALID_ARGUMENT;
80005024:	3f f8       	mov	r8,-1
80005026:	c2 78       	rjmp	80005074 <tc_write_rc+0x70>

  // This function is only available in WAVEFORM mode.
  if (Tst_bits(tc->channel[channel].cmr, AVR32_TC_WAVE_MASK))
80005028:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000502c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005030:	a5 69       	lsl	r9,0x4
80005032:	2f f9       	sub	r9,-1
80005034:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
80005038:	e2 18 80 00 	andl	r8,0x8000,COH
8000503c:	c1 a0       	breq	80005070 <tc_write_rc+0x6c>
    Wr_bitfield(tc->channel[channel].rc, AVR32_TC_RC_MASK, value);
8000503e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005042:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005046:	ee fa ff fc 	ld.w	r10,r7[-4]
8000504a:	a7 69       	lsl	r9,0x6
8000504c:	f4 09 00 09 	add	r9,r10,r9
80005050:	2e 49       	sub	r9,-28
80005052:	72 09       	ld.w	r9,r9[0x0]
80005054:	12 9a       	mov	r10,r9
80005056:	e0 1a 00 00 	andl	r10,0x0
8000505a:	ef 19 ff f4 	ld.uh	r9,r7[-12]
8000505e:	f5 e9 10 09 	or	r9,r10,r9
80005062:	ee fa ff fc 	ld.w	r10,r7[-4]
80005066:	a7 68       	lsl	r8,0x6
80005068:	f4 08 00 08 	add	r8,r10,r8
8000506c:	2e 48       	sub	r8,-28
8000506e:	91 09       	st.w	r8[0x0],r9

  return value;
80005070:	ef 18 ff f4 	ld.uh	r8,r7[-12]
}
80005074:	10 9c       	mov	r12,r8
80005076:	2f dd       	sub	sp,-12
80005078:	e3 cd 80 80 	ldm	sp++,r7,pc

8000507c <cpu_irq_save>:
#endif

typedef uint32_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
8000507c:	eb cd 40 80 	pushm	r7,lr
80005080:	1a 97       	mov	r7,sp
80005082:	20 1d       	sub	sp,4
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80005084:	e1 b8 00 00 	mfsr	r8,0x0
80005088:	ef 48 ff fc 	st.w	r7[-4],r8
	cpu_irq_disable();
8000508c:	d3 03       	ssrf	0x10

	return flags;
8000508e:	ee f8 ff fc 	ld.w	r8,r7[-4]
}
80005092:	10 9c       	mov	r12,r8
80005094:	2f fd       	sub	sp,-4
80005096:	e3 cd 80 80 	ldm	sp++,r7,pc

8000509a <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
8000509a:	eb cd 40 80 	pushm	r7,lr
8000509e:	1a 97       	mov	r7,sp
800050a0:	20 1d       	sub	sp,4
800050a2:	ef 4c ff fc 	st.w	r7[-4],r12
	return !(flags & AVR32_SR_GM_MASK);
800050a6:	ee f8 ff fc 	ld.w	r8,r7[-4]
800050aa:	e6 18 00 01 	andh	r8,0x1,COH
800050ae:	5f 08       	sreq	r8
800050b0:	5c 58       	castu.b	r8
}
800050b2:	10 9c       	mov	r12,r8
800050b4:	2f fd       	sub	sp,-4
800050b6:	e3 cd 80 80 	ldm	sp++,r7,pc
800050ba:	d7 03       	nop

800050bc <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
800050bc:	eb cd 40 80 	pushm	r7,lr
800050c0:	1a 97       	mov	r7,sp
800050c2:	20 1d       	sub	sp,4
800050c4:	ef 4c ff fc 	st.w	r7[-4],r12
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
800050c8:	ee fc ff fc 	ld.w	r12,r7[-4]
800050cc:	f0 1f 00 05 	mcall	800050e0 <cpu_irq_restore+0x24>
800050d0:	18 98       	mov	r8,r12
800050d2:	58 08       	cp.w	r8,0
800050d4:	c0 20       	breq	800050d8 <cpu_irq_restore+0x1c>
      cpu_irq_enable();
800050d6:	d5 03       	csrf	0x10
   }

	barrier();
}
800050d8:	2f fd       	sub	sp,-4
800050da:	e3 cd 80 80 	ldm	sp++,r7,pc
800050de:	00 00       	add	r0,r0
800050e0:	80 00       	ld.sh	r0,r0[0x0]
800050e2:	50 9a       	stdsp	sp[0x24],r10

800050e4 <osc_priv_enable_rc120m>:
	cpu_irq_restore(flags);
}
#endif /* BOARD_OSC32_HZ */

void osc_priv_enable_rc120m(void)
{
800050e4:	eb cd 40 80 	pushm	r7,lr
800050e8:	1a 97       	mov	r7,sp
800050ea:	20 1d       	sub	sp,4
	irqflags_t flags;

	flags = cpu_irq_save();
800050ec:	f0 1f 00 0c 	mcall	8000511c <osc_priv_enable_rc120m+0x38>
800050f0:	18 98       	mov	r8,r12
800050f2:	ef 48 ff fc 	st.w	r7[-4],r8
	AVR32_SCIF.unlock = 0xaa000000 | AVR32_SCIF_RC120MCR;
800050f6:	fe 78 58 00 	mov	r8,-43008
800050fa:	34 49       	mov	r9,68
800050fc:	ea 19 aa 00 	orh	r9,0xaa00
80005100:	91 69       	st.w	r8[0x18],r9
	AVR32_SCIF.rc120mcr = 1U << AVR32_SCIF_RC120MCR_EN;
80005102:	fe 78 58 00 	mov	r8,-43008
80005106:	30 19       	mov	r9,1
80005108:	f1 49 00 44 	st.w	r8[68],r9
	cpu_irq_restore(flags);
8000510c:	ee fc ff fc 	ld.w	r12,r7[-4]
80005110:	f0 1f 00 04 	mcall	80005120 <osc_priv_enable_rc120m+0x3c>
}
80005114:	2f fd       	sub	sp,-4
80005116:	e3 cd 80 80 	ldm	sp++,r7,pc
8000511a:	00 00       	add	r0,r0
8000511c:	80 00       	ld.sh	r0,r0[0x0]
8000511e:	50 7c       	stdsp	sp[0x1c],r12
80005120:	80 00       	ld.sh	r0,r0[0x0]
80005122:	50 bc       	stdsp	sp[0x2c],r12

80005124 <cpu_irq_save>:
#endif

typedef uint32_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
80005124:	eb cd 40 80 	pushm	r7,lr
80005128:	1a 97       	mov	r7,sp
8000512a:	20 1d       	sub	sp,4
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
8000512c:	e1 b8 00 00 	mfsr	r8,0x0
80005130:	ef 48 ff fc 	st.w	r7[-4],r8
	cpu_irq_disable();
80005134:	d3 03       	ssrf	0x10

	return flags;
80005136:	ee f8 ff fc 	ld.w	r8,r7[-4]
}
8000513a:	10 9c       	mov	r12,r8
8000513c:	2f fd       	sub	sp,-4
8000513e:	e3 cd 80 80 	ldm	sp++,r7,pc

80005142 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
80005142:	eb cd 40 80 	pushm	r7,lr
80005146:	1a 97       	mov	r7,sp
80005148:	20 1d       	sub	sp,4
8000514a:	ef 4c ff fc 	st.w	r7[-4],r12
	return !(flags & AVR32_SR_GM_MASK);
8000514e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005152:	e6 18 00 01 	andh	r8,0x1,COH
80005156:	5f 08       	sreq	r8
80005158:	5c 58       	castu.b	r8
}
8000515a:	10 9c       	mov	r12,r8
8000515c:	2f fd       	sub	sp,-4
8000515e:	e3 cd 80 80 	ldm	sp++,r7,pc
80005162:	d7 03       	nop

80005164 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
80005164:	eb cd 40 80 	pushm	r7,lr
80005168:	1a 97       	mov	r7,sp
8000516a:	20 1d       	sub	sp,4
8000516c:	ef 4c ff fc 	st.w	r7[-4],r12
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80005170:	ee fc ff fc 	ld.w	r12,r7[-4]
80005174:	f0 1f 00 05 	mcall	80005188 <cpu_irq_restore+0x24>
80005178:	18 98       	mov	r8,r12
8000517a:	58 08       	cp.w	r8,0
8000517c:	c0 20       	breq	80005180 <cpu_irq_restore+0x1c>
      cpu_irq_enable();
8000517e:	d5 03       	csrf	0x10
   }

	barrier();
}
80005180:	2f fd       	sub	sp,-4
80005182:	e3 cd 80 80 	ldm	sp++,r7,pc
80005186:	00 00       	add	r0,r0
80005188:	80 00       	ld.sh	r0,r0[0x0]
8000518a:	51 42       	stdsp	sp[0x50],r2

8000518c <osc_enable>:
extern void osc_priv_enable_rc120m(void);
extern void osc_priv_disable_rc120m(void);
extern bool osc_priv_rc120m_is_ready(void);

static inline void osc_enable(uint8_t id)
{
8000518c:	eb cd 40 80 	pushm	r7,lr
80005190:	1a 97       	mov	r7,sp
80005192:	20 1d       	sub	sp,4
80005194:	18 98       	mov	r8,r12
80005196:	ef 68 ff fc 	st.b	r7[-4],r8
	switch (id) {
8000519a:	ef 38 ff fc 	ld.ub	r8,r7[-4]
8000519e:	58 28       	cp.w	r8,2
800051a0:	c0 31       	brne	800051a6 <osc_enable+0x1a>
		osc_priv_enable_osc32();
		break;
#endif

	case OSC_ID_RC120M:
		osc_priv_enable_rc120m();
800051a2:	f0 1f 00 03 	mcall	800051ac <osc_enable+0x20>

	default:
		/* unhandled_case(id); */
		break;
	}
}
800051a6:	2f fd       	sub	sp,-4
800051a8:	e3 cd 80 80 	ldm	sp++,r7,pc
800051ac:	80 00       	ld.sh	r0,r0[0x0]
800051ae:	50 e4       	stdsp	sp[0x38],r4

800051b0 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint8_t id)
{
800051b0:	eb cd 40 80 	pushm	r7,lr
800051b4:	1a 97       	mov	r7,sp
800051b6:	20 1d       	sub	sp,4
800051b8:	18 98       	mov	r8,r12
800051ba:	ef 68 ff fc 	st.b	r7[-4],r8
	switch (id) {
800051be:	ef 38 ff fc 	ld.ub	r8,r7[-4]
800051c2:	58 28       	cp.w	r8,2
800051c4:	c0 40       	breq	800051cc <osc_is_ready+0x1c>
800051c6:	58 38       	cp.w	r8,3
800051c8:	c0 a0       	breq	800051dc <osc_is_ready+0x2c>
800051ca:	c0 b8       	rjmp	800051e0 <osc_is_ready+0x30>
	case OSC_ID_OSC32:
		return !!(AVR32_SCIF.pclksr & (1 << AVR32_SCIF_OSC32RDY));
#endif

	case OSC_ID_RC120M:
		return !!(AVR32_SCIF.rc120mcr & (1 << AVR32_SCIF_RC120MCR_EN));
800051cc:	fe 78 58 00 	mov	r8,-43008
800051d0:	71 18       	ld.w	r8,r8[0x44]
800051d2:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800051d6:	5f 18       	srne	r8
800051d8:	5c 58       	castu.b	r8
800051da:	c0 48       	rjmp	800051e2 <osc_is_ready+0x32>

	case OSC_ID_RCSYS:
		/* RCSYS is always ready */
		return true;
800051dc:	30 18       	mov	r8,1
800051de:	c0 28       	rjmp	800051e2 <osc_is_ready+0x32>

	default:
		/* unhandled_case(id); */
		return false;
800051e0:	30 08       	mov	r8,0
	}
}
800051e2:	10 9c       	mov	r12,r8
800051e4:	2f fd       	sub	sp,-4
800051e6:	e3 cd 80 80 	ldm	sp++,r7,pc
800051ea:	d7 03       	nop

800051ec <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
800051ec:	eb cd 40 80 	pushm	r7,lr
800051f0:	1a 97       	mov	r7,sp
800051f2:	20 1d       	sub	sp,4
800051f4:	18 98       	mov	r8,r12
800051f6:	ef 68 ff fc 	st.b	r7[-4],r8
	while (!osc_is_ready(id)) {
800051fa:	ef 38 ff fc 	ld.ub	r8,r7[-4]
800051fe:	10 9c       	mov	r12,r8
80005200:	f0 1f 00 05 	mcall	80005214 <osc_wait_ready+0x28>
80005204:	18 98       	mov	r8,r12
80005206:	ec 18 00 01 	eorl	r8,0x1
8000520a:	5c 58       	castu.b	r8
8000520c:	cf 71       	brne	800051fa <osc_wait_ready+0xe>
		/* Do nothing */
	}
}
8000520e:	2f fd       	sub	sp,-4
80005210:	e3 cd 80 80 	ldm	sp++,r7,pc
80005214:	80 00       	ld.sh	r0,r0[0x0]
80005216:	51 b0       	stdsp	sp[0x6c],r0

80005218 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern bool sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
80005218:	eb cd 40 80 	pushm	r7,lr
8000521c:	1a 97       	mov	r7,sp
	case SYSCLK_SRC_PLL1:
		return pll_get_default_rate(1);
#endif

	case SYSCLK_SRC_RC120M:
		return OSC_RC120M_NOMINAL_HZ;
8000521e:	e0 68 0e 00 	mov	r8,3584
80005222:	ea 18 07 27 	orh	r8,0x727

	default:
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
80005226:	10 9c       	mov	r12,r8
80005228:	e3 cd 80 80 	ldm	sp++,r7,pc

8000522c <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
8000522c:	eb cd 40 80 	pushm	r7,lr
80005230:	1a 97       	mov	r7,sp
	return sysclk_get_main_hz() >> CONFIG_SYSCLK_CPU_DIV;
80005232:	f0 1f 00 04 	mcall	80005240 <sysclk_get_cpu_hz+0x14>
80005236:	18 98       	mov	r8,r12
80005238:	a3 88       	lsr	r8,0x2
}
8000523a:	10 9c       	mov	r12,r8
8000523c:	e3 cd 80 80 	ldm	sp++,r7,pc
80005240:	80 00       	ld.sh	r0,r0[0x0]
80005242:	52 18       	stdsp	sp[0x84],r8

80005244 <sysclk_priv_enable_module>:
 * \param bus_id Bus index, given by the \c AVR32_PM_CLK_GRP_xxx definitions.
 * \param module_index Index of the module to be enabled. This is the
 * bit number in the corresponding xxxMASK register.
 */
void sysclk_priv_enable_module(unsigned int bus_id, unsigned int module_index)
{
80005244:	eb cd 40 80 	pushm	r7,lr
80005248:	1a 97       	mov	r7,sp
8000524a:	20 4d       	sub	sp,16
8000524c:	ef 4c ff f4 	st.w	r7[-12],r12
80005250:	ef 4b ff f0 	st.w	r7[-16],r11
	irqflags_t flags;
	uint32_t   mask;

	flags = cpu_irq_save();
80005254:	f0 1f 00 1a 	mcall	800052bc <sysclk_priv_enable_module+0x78>
80005258:	18 98       	mov	r8,r12
8000525a:	ef 48 ff f8 	st.w	r7[-8],r8

	/* Enable the clock */
	mask = *(&AVR32_PM.cpumask + bus_id);
8000525e:	ee f8 ff f4 	ld.w	r8,r7[-12]
80005262:	a3 68       	lsl	r8,0x2
80005264:	e0 28 eb e0 	sub	r8,60384
80005268:	70 08       	ld.w	r8,r8[0x0]
8000526a:	ef 48 ff fc 	st.w	r7[-4],r8
	mask |= 1U << module_index;
8000526e:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005272:	30 19       	mov	r9,1
80005274:	f2 08 09 48 	lsl	r8,r9,r8
80005278:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000527c:	f3 e8 10 08 	or	r8,r9,r8
80005280:	ef 48 ff fc 	st.w	r7[-4],r8
	AVR32_PM.unlock = 0xaa000020 + (4 * bus_id);
80005284:	fe 78 14 00 	mov	r8,-60416
80005288:	ee f9 ff f4 	ld.w	r9,r7[-12]
8000528c:	f2 0a 15 02 	lsl	r10,r9,0x2
80005290:	32 09       	mov	r9,32
80005292:	ea 19 aa 00 	orh	r9,0xaa00
80005296:	f4 09 00 09 	add	r9,r10,r9
8000529a:	f1 49 00 58 	st.w	r8[88],r9
	*(&AVR32_PM.cpumask + bus_id) = mask;
8000529e:	ee f8 ff f4 	ld.w	r8,r7[-12]
800052a2:	a3 68       	lsl	r8,0x2
800052a4:	e0 28 eb e0 	sub	r8,60384
800052a8:	ee f9 ff fc 	ld.w	r9,r7[-4]
800052ac:	91 09       	st.w	r8[0x0],r9

	cpu_irq_restore(flags);
800052ae:	ee fc ff f8 	ld.w	r12,r7[-8]
800052b2:	f0 1f 00 04 	mcall	800052c0 <sysclk_priv_enable_module+0x7c>
}
800052b6:	2f cd       	sub	sp,-16
800052b8:	e3 cd 80 80 	ldm	sp++,r7,pc
800052bc:	80 00       	ld.sh	r0,r0[0x0]
800052be:	51 24       	stdsp	sp[0x48],r4
800052c0:	80 00       	ld.sh	r0,r0[0x0]
800052c2:	51 64       	stdsp	sp[0x58],r4

800052c4 <sysclk_set_prescalers>:
 * \param pba_shift The PBA clock will be divided by \f$2^{pba\_shift}\f$
 * \param pbb_shift The PBB clock will be divided by \f$2^{pbb\_shift}\f$
 */
void sysclk_set_prescalers(unsigned int cpu_shift,
		unsigned int pba_shift, unsigned int pbb_shift)
{
800052c4:	eb cd 40 80 	pushm	r7,lr
800052c8:	1a 97       	mov	r7,sp
800052ca:	20 7d       	sub	sp,28
800052cc:	ef 4c ff ec 	st.w	r7[-20],r12
800052d0:	ef 4b ff e8 	st.w	r7[-24],r11
800052d4:	ef 4a ff e4 	st.w	r7[-28],r10
	irqflags_t flags;
	uint32_t   cpu_cksel = 0;
800052d8:	30 08       	mov	r8,0
800052da:	ef 48 ff f4 	st.w	r7[-12],r8
	uint32_t   pba_cksel = 0;
800052de:	30 08       	mov	r8,0
800052e0:	ef 48 ff f8 	st.w	r7[-8],r8
	uint32_t   pbb_cksel = 0;
800052e4:	30 08       	mov	r8,0
800052e6:	ef 48 ff fc 	st.w	r7[-4],r8

	Assert(cpu_shift <= pba_shift);
	Assert(cpu_shift <= pbb_shift);

	if (cpu_shift > 0)
800052ea:	ee f8 ff ec 	ld.w	r8,r7[-20]
800052ee:	58 08       	cp.w	r8,0
800052f0:	c0 70       	breq	800052fe <sysclk_set_prescalers+0x3a>
		cpu_cksel = ((cpu_shift - 1) << AVR32_PM_CPUSEL_OFFSET)
800052f2:	ee f8 ff ec 	ld.w	r8,r7[-20]
800052f6:	20 18       	sub	r8,1
800052f8:	a7 b8       	sbr	r8,0x7
800052fa:	ef 48 ff f4 	st.w	r7[-12],r8
				| (1U << AVR32_PM_CPUDIV);

	if (pba_shift > 0)
800052fe:	ee f8 ff e8 	ld.w	r8,r7[-24]
80005302:	58 08       	cp.w	r8,0
80005304:	c0 70       	breq	80005312 <sysclk_set_prescalers+0x4e>
		pba_cksel = ((pba_shift - 1) << AVR32_PM_PBASEL_OFFSET)
80005306:	ee f8 ff e8 	ld.w	r8,r7[-24]
8000530a:	20 18       	sub	r8,1
8000530c:	a7 b8       	sbr	r8,0x7
8000530e:	ef 48 ff f8 	st.w	r7[-8],r8
				| (1U << AVR32_PM_PBADIV);

	if (pbb_shift > 0)
80005312:	ee f8 ff e4 	ld.w	r8,r7[-28]
80005316:	58 08       	cp.w	r8,0
80005318:	c0 70       	breq	80005326 <sysclk_set_prescalers+0x62>
		pbb_cksel = ((pbb_shift - 1) << AVR32_PM_PBBSEL_OFFSET)
8000531a:	ee f8 ff e4 	ld.w	r8,r7[-28]
8000531e:	20 18       	sub	r8,1
80005320:	a7 b8       	sbr	r8,0x7
80005322:	ef 48 ff fc 	st.w	r7[-4],r8
				| (1U << AVR32_PM_PBBDIV);

	flags = cpu_irq_save();
80005326:	f0 1f 00 19 	mcall	80005388 <sysclk_set_prescalers+0xc4>
8000532a:	18 98       	mov	r8,r12
8000532c:	ef 48 ff f0 	st.w	r7[-16],r8
	AVR32_PM.unlock = 0xaa000000 | AVR32_PM_CPUSEL;
80005330:	fe 78 14 00 	mov	r8,-60416
80005334:	30 49       	mov	r9,4
80005336:	ea 19 aa 00 	orh	r9,0xaa00
8000533a:	f1 49 00 58 	st.w	r8[88],r9
	AVR32_PM.cpusel = cpu_cksel;
8000533e:	fe 78 14 00 	mov	r8,-60416
80005342:	ee f9 ff f4 	ld.w	r9,r7[-12]
80005346:	91 19       	st.w	r8[0x4],r9
	AVR32_PM.unlock = 0xaa000000 | AVR32_PM_PBASEL;
80005348:	fe 78 14 00 	mov	r8,-60416
8000534c:	30 c9       	mov	r9,12
8000534e:	ea 19 aa 00 	orh	r9,0xaa00
80005352:	f1 49 00 58 	st.w	r8[88],r9
	AVR32_PM.pbasel = pba_cksel;
80005356:	fe 78 14 00 	mov	r8,-60416
8000535a:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000535e:	91 39       	st.w	r8[0xc],r9
	AVR32_PM.unlock = 0xaa000000 | AVR32_PM_PBBSEL;
80005360:	fe 78 14 00 	mov	r8,-60416
80005364:	31 09       	mov	r9,16
80005366:	ea 19 aa 00 	orh	r9,0xaa00
8000536a:	f1 49 00 58 	st.w	r8[88],r9
	AVR32_PM.pbbsel = pbb_cksel;
8000536e:	fe 78 14 00 	mov	r8,-60416
80005372:	ee f9 ff fc 	ld.w	r9,r7[-4]
80005376:	91 49       	st.w	r8[0x10],r9
	cpu_irq_restore(flags);
80005378:	ee fc ff f0 	ld.w	r12,r7[-16]
8000537c:	f0 1f 00 04 	mcall	8000538c <sysclk_set_prescalers+0xc8>
}
80005380:	2f 9d       	sub	sp,-28
80005382:	e3 cd 80 80 	ldm	sp++,r7,pc
80005386:	00 00       	add	r0,r0
80005388:	80 00       	ld.sh	r0,r0[0x0]
8000538a:	51 24       	stdsp	sp[0x48],r4
8000538c:	80 00       	ld.sh	r0,r0[0x0]
8000538e:	51 64       	stdsp	sp[0x58],r4

80005390 <sysclk_set_source>:
 *
 * \param src The new system clock source. Must be one of the constants
 * from the <em>System Clock Sources</em> section.
 */
void sysclk_set_source(uint_fast8_t src)
{
80005390:	eb cd 40 80 	pushm	r7,lr
80005394:	1a 97       	mov	r7,sp
80005396:	20 2d       	sub	sp,8
80005398:	ef 4c ff f8 	st.w	r7[-8],r12
	irqflags_t flags;

	Assert(src <= SYSCLK_SRC_PLL1);

	flags = cpu_irq_save();
8000539c:	f0 1f 00 0c 	mcall	800053cc <sysclk_set_source+0x3c>
800053a0:	18 98       	mov	r8,r12
800053a2:	ef 48 ff fc 	st.w	r7[-4],r8
	AVR32_PM.unlock = 0xaa000000 | AVR32_PM_MCCTRL;
800053a6:	fe 78 14 00 	mov	r8,-60416
800053aa:	fc 19 aa 00 	movh	r9,0xaa00
800053ae:	f1 49 00 58 	st.w	r8[88],r9
	AVR32_PM.mcctrl = src;
800053b2:	fe 78 14 00 	mov	r8,-60416
800053b6:	ee f9 ff f8 	ld.w	r9,r7[-8]
800053ba:	91 09       	st.w	r8[0x0],r9
	cpu_irq_restore(flags);
800053bc:	ee fc ff fc 	ld.w	r12,r7[-4]
800053c0:	f0 1f 00 04 	mcall	800053d0 <sysclk_set_source+0x40>
}
800053c4:	2f ed       	sub	sp,-8
800053c6:	e3 cd 80 80 	ldm	sp++,r7,pc
800053ca:	00 00       	add	r0,r0
800053cc:	80 00       	ld.sh	r0,r0[0x0]
800053ce:	51 24       	stdsp	sp[0x48],r4
800053d0:	80 00       	ld.sh	r0,r0[0x0]
800053d2:	51 64       	stdsp	sp[0x58],r4

800053d4 <sysclk_init>:
}
#endif // CONFIG_USBCLK_SOURCE


void sysclk_init(void)
{
800053d4:	eb cd 40 80 	pushm	r7,lr
800053d8:	1a 97       	mov	r7,sp
	/* Set up system clock dividers if different from defaults */
	if ((CONFIG_SYSCLK_CPU_DIV > 0) || (CONFIG_SYSCLK_PBA_DIV > 0) ||
			(CONFIG_SYSCLK_PBB_DIV > 0)) {
		sysclk_set_prescalers(CONFIG_SYSCLK_CPU_DIV,
800053da:	30 2a       	mov	r10,2
800053dc:	30 2b       	mov	r11,2
800053de:	30 2c       	mov	r12,2
800053e0:	f0 1f 00 0a 	mcall	80005408 <sysclk_init+0x34>
		sysclk_set_source(SYSCLK_SRC_PLL1);
		break;
	}
#endif
	case SYSCLK_SRC_RC120M:
		osc_enable(OSC_ID_RC120M);
800053e4:	30 2c       	mov	r12,2
800053e6:	f0 1f 00 0a 	mcall	8000540c <sysclk_init+0x38>
		osc_wait_ready(OSC_ID_RC120M);
800053ea:	30 2c       	mov	r12,2
800053ec:	f0 1f 00 09 	mcall	80005410 <sysclk_init+0x3c>
		// Set a flash wait state depending on the new cpu frequency.
		flash_set_bus_freq(sysclk_get_cpu_hz());
800053f0:	f0 1f 00 09 	mcall	80005414 <sysclk_init+0x40>
800053f4:	18 98       	mov	r8,r12
800053f6:	10 9c       	mov	r12,r8
800053f8:	f0 1f 00 08 	mcall	80005418 <sysclk_init+0x44>
		sysclk_set_source(SYSCLK_SRC_RC120M);
800053fc:	30 4c       	mov	r12,4
800053fe:	f0 1f 00 08 	mcall	8000541c <sysclk_init+0x48>

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = true;
#endif
}
80005402:	e3 cd 80 80 	ldm	sp++,r7,pc
80005406:	00 00       	add	r0,r0
80005408:	80 00       	ld.sh	r0,r0[0x0]
8000540a:	52 c4       	stdsp	sp[0xb0],r4
8000540c:	80 00       	ld.sh	r0,r0[0x0]
8000540e:	51 8c       	stdsp	sp[0x60],r12
80005410:	80 00       	ld.sh	r0,r0[0x0]
80005412:	51 ec       	stdsp	sp[0x78],r12
80005414:	80 00       	ld.sh	r0,r0[0x0]
80005416:	52 2c       	stdsp	sp[0x88],r12
80005418:	80 00       	ld.sh	r0,r0[0x0]
8000541a:	23 e8       	sub	r8,62
8000541c:	80 00       	ld.sh	r0,r0[0x0]
8000541e:	53 90       	stdsp	sp[0xe4],r0

80005420 <spi_initSlave>:
}

spi_status_t spi_initSlave(volatile avr32_spi_t *spi,
		uint8_t bits,
		uint8_t spi_mode)
{
80005420:	eb cd 40 80 	pushm	r7,lr
80005424:	1a 97       	mov	r7,sp
80005426:	20 3d       	sub	sp,12
80005428:	ef 4c ff fc 	st.w	r7[-4],r12
8000542c:	16 99       	mov	r9,r11
8000542e:	14 98       	mov	r8,r10
80005430:	ef 69 ff f8 	st.b	r7[-8],r9
80005434:	ef 68 ff f4 	st.b	r7[-12],r8
	if (spi_mode > 3 ||
80005438:	ef 39 ff f4 	ld.ub	r9,r7[-12]
8000543c:	30 38       	mov	r8,3
8000543e:	f0 09 18 00 	cp.b	r9,r8
80005442:	e0 8b 00 10 	brhi	80005462 <spi_initSlave+0x42>
80005446:	ef 39 ff f8 	ld.ub	r9,r7[-8]
8000544a:	30 78       	mov	r8,7
8000544c:	f0 09 18 00 	cp.b	r9,r8
80005450:	e0 88 00 09 	brls	80005462 <spi_initSlave+0x42>
80005454:	ef 39 ff f8 	ld.ub	r9,r7[-8]
80005458:	31 08       	mov	r8,16
8000545a:	f0 09 18 00 	cp.b	r9,r8
8000545e:	e0 88 00 04 	brls	80005466 <spi_initSlave+0x46>
			bits < 8 || bits > 16) {
		return SPI_ERROR_ARGUMENT;
80005462:	30 28       	mov	r8,2
80005464:	c1 f8       	rjmp	800054a2 <spi_initSlave+0x82>
	}

	/* Reset. */
	spi->cr = AVR32_SPI_CR_SWRST_MASK;
80005466:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000546a:	e0 69 00 80 	mov	r9,128
8000546e:	91 09       	st.w	r8[0x0],r9

	/* Will use CSR0 offsets; these are the same for CSR0 to CSR3. */
	spi->csr0 = ((spi_mode >> 1) << AVR32_SPI_CSR0_CPOL_OFFSET) |
80005470:	ef 38 ff f4 	ld.ub	r8,r7[-12]
80005474:	a1 98       	lsr	r8,0x1
80005476:	5c 58       	castu.b	r8
80005478:	10 99       	mov	r9,r8
			(((spi_mode &
8000547a:	ef 38 ff f4 	ld.ub	r8,r7[-12]
8000547e:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80005482:	c0 31       	brne	80005488 <spi_initSlave+0x68>
80005484:	30 28       	mov	r8,2
80005486:	c0 28       	rjmp	8000548a <spi_initSlave+0x6a>
80005488:	30 08       	mov	r8,0
			0x1) ^ 0x1) << AVR32_SPI_CSR0_NCPHA_OFFSET) |
8000548a:	10 49       	or	r9,r8
			((bits - 8) << AVR32_SPI_CSR0_BITS_OFFSET);
8000548c:	ef 38 ff f8 	ld.ub	r8,r7[-8]
80005490:	20 88       	sub	r8,8
80005492:	a5 68       	lsl	r8,0x4

	/* Reset. */
	spi->cr = AVR32_SPI_CR_SWRST_MASK;

	/* Will use CSR0 offsets; these are the same for CSR0 to CSR3. */
	spi->csr0 = ((spi_mode >> 1) << AVR32_SPI_CSR0_CPOL_OFFSET) |
80005494:	f3 e8 10 08 	or	r8,r9,r8
80005498:	10 99       	mov	r9,r8
8000549a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000549e:	91 c9       	st.w	r8[0x30],r9
			(((spi_mode &
			0x1) ^ 0x1) << AVR32_SPI_CSR0_NCPHA_OFFSET) |
			((bits - 8) << AVR32_SPI_CSR0_BITS_OFFSET);

	return SPI_OK;
800054a0:	30 08       	mov	r8,0
}
800054a2:	10 9c       	mov	r12,r8
800054a4:	2f dd       	sub	sp,-12
800054a6:	e3 cd 80 80 	ldm	sp++,r7,pc

800054aa <spi_enable>:

	return SPI_OK;
}

void spi_enable(volatile avr32_spi_t *spi)
{
800054aa:	eb cd 40 80 	pushm	r7,lr
800054ae:	1a 97       	mov	r7,sp
800054b0:	20 1d       	sub	sp,4
800054b2:	ef 4c ff fc 	st.w	r7[-4],r12
	spi->cr = AVR32_SPI_CR_SPIEN_MASK;
800054b6:	ee f8 ff fc 	ld.w	r8,r7[-4]
800054ba:	30 19       	mov	r9,1
800054bc:	91 09       	st.w	r8[0x0],r9
}
800054be:	2f fd       	sub	sp,-4
800054c0:	e3 cd 80 80 	ldm	sp++,r7,pc

800054c4 <cpu_irq_save>:
#endif

typedef uint32_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
800054c4:	eb cd 40 80 	pushm	r7,lr
800054c8:	1a 97       	mov	r7,sp
800054ca:	20 1d       	sub	sp,4
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
800054cc:	e1 b8 00 00 	mfsr	r8,0x0
800054d0:	ef 48 ff fc 	st.w	r7[-4],r8
	cpu_irq_disable();
800054d4:	d3 03       	ssrf	0x10

	return flags;
800054d6:	ee f8 ff fc 	ld.w	r8,r7[-4]
}
800054da:	10 9c       	mov	r12,r8
800054dc:	2f fd       	sub	sp,-4
800054de:	e3 cd 80 80 	ldm	sp++,r7,pc

800054e2 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
800054e2:	eb cd 40 80 	pushm	r7,lr
800054e6:	1a 97       	mov	r7,sp
800054e8:	20 1d       	sub	sp,4
800054ea:	ef 4c ff fc 	st.w	r7[-4],r12
	return !(flags & AVR32_SR_GM_MASK);
800054ee:	ee f8 ff fc 	ld.w	r8,r7[-4]
800054f2:	e6 18 00 01 	andh	r8,0x1,COH
800054f6:	5f 08       	sreq	r8
800054f8:	5c 58       	castu.b	r8
}
800054fa:	10 9c       	mov	r12,r8
800054fc:	2f fd       	sub	sp,-4
800054fe:	e3 cd 80 80 	ldm	sp++,r7,pc
80005502:	d7 03       	nop

80005504 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
80005504:	eb cd 40 80 	pushm	r7,lr
80005508:	1a 97       	mov	r7,sp
8000550a:	20 1d       	sub	sp,4
8000550c:	ef 4c ff fc 	st.w	r7[-4],r12
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80005510:	ee fc ff fc 	ld.w	r12,r7[-4]
80005514:	f0 1f 00 05 	mcall	80005528 <cpu_irq_restore+0x24>
80005518:	18 98       	mov	r8,r12
8000551a:	58 08       	cp.w	r8,0
8000551c:	c0 20       	breq	80005520 <cpu_irq_restore+0x1c>
      cpu_irq_enable();
8000551e:	d5 03       	csrf	0x10
   }

	barrier();
}
80005520:	2f fd       	sub	sp,-4
80005522:	e3 cd 80 80 	ldm	sp++,r7,pc
80005526:	00 00       	add	r0,r0
80005528:	80 00       	ld.sh	r0,r0[0x0]
8000552a:	54 e2       	stdsp	sp[0x138],r2

8000552c <twim_master_interrupt_handler>:
/**
 * \internal
 * \brief TWI interrupt handler.
 */
ISR(twim_master_interrupt_handler,CONF_TWIM_IRQ_GROUP,CONF_TWIM_IRQ_LEVEL)
{
8000552c:	eb cd 40 80 	pushm	r7,lr
80005530:	1a 97       	mov	r7,sp
80005532:	20 1d       	sub	sp,4
	// get masked status register value
	uint32_t status = twim_inst->sr & twim_it_mask;
80005534:	4c 68       	lddpc	r8,8000564c <twim_master_interrupt_handler+0x120>
80005536:	70 08       	ld.w	r8,r8[0x0]
80005538:	70 79       	ld.w	r9,r8[0x1c]
8000553a:	4c 68       	lddpc	r8,80005650 <twim_master_interrupt_handler+0x124>
8000553c:	70 08       	ld.w	r8,r8[0x0]
8000553e:	f3 e8 00 08 	and	r8,r9,r8
80005542:	ef 48 ff fc 	st.w	r7[-4],r8
	// this is a NACK
	if (status & AVR32_TWIM_SR_STD_MASK) {
80005546:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000554a:	e2 18 07 00 	andl	r8,0x700,COH
8000554e:	c1 e0       	breq	8000558a <twim_master_interrupt_handler+0x5e>
		//if we get a nak, clear the valid bit in cmdr,
		//otherwise the command will be resent.
		transfer_status =(status & AVR32_TWIM_IER_NAK_MASK) ?
80005550:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005554:	e2 18 03 00 	andl	r8,0x300,COH
80005558:	c0 30       	breq	8000555e <twim_master_interrupt_handler+0x32>
8000555a:	3f c8       	mov	r8,-4
8000555c:	c0 28       	rjmp	80005560 <twim_master_interrupt_handler+0x34>
8000555e:	3f e8       	mov	r8,-2
80005560:	4b d9       	lddpc	r9,80005654 <twim_master_interrupt_handler+0x128>
80005562:	93 08       	st.w	r9[0x0],r8
							TWI_RECEIVE_NACK : TWI_ARBITRATION_LOST;
		twim_inst->CMDR.valid = 0;
80005564:	4b a8       	lddpc	r8,8000564c <twim_master_interrupt_handler+0x120>
80005566:	70 09       	ld.w	r9,r8[0x0]
80005568:	72 38       	ld.w	r8,r9[0xc]
8000556a:	30 0a       	mov	r10,0
8000556c:	f1 da d1 e1 	bfins	r8,r10,0xf,0x1
80005570:	93 38       	st.w	r9[0xc],r8
		twim_inst->scr = ~0UL;
80005572:	4b 78       	lddpc	r8,8000564c <twim_master_interrupt_handler+0x120>
80005574:	70 08       	ld.w	r8,r8[0x0]
80005576:	3f f9       	mov	r9,-1
80005578:	91 b9       	st.w	r8[0x2c],r9
		twim_inst->idr = ~0UL;
8000557a:	4b 58       	lddpc	r8,8000564c <twim_master_interrupt_handler+0x120>
8000557c:	70 08       	ld.w	r8,r8[0x0]
8000557e:	3f f9       	mov	r9,-1
80005580:	91 99       	st.w	r8[0x24],r9
		twim_next = false;
80005582:	4b 69       	lddpc	r9,80005658 <twim_master_interrupt_handler+0x12c>
80005584:	30 08       	mov	r8,0
80005586:	b2 88       	st.b	r9[0x0],r8
80005588:	c5 e8       	rjmp	80005644 <twim_master_interrupt_handler+0x118>
	}
	// this is a RXRDY
	else if (status & AVR32_TWIM_SR_RXRDY_MASK) {
8000558a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000558e:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80005592:	5c 58       	castu.b	r8
80005594:	c2 00       	breq	800055d4 <twim_master_interrupt_handler+0xa8>
		// get data from Receive Holding Register
		*twim_rx_data = twim_inst->rhr;
80005596:	4b 28       	lddpc	r8,8000565c <twim_master_interrupt_handler+0x130>
80005598:	70 09       	ld.w	r9,r8[0x0]
8000559a:	4a d8       	lddpc	r8,8000564c <twim_master_interrupt_handler+0x120>
8000559c:	70 08       	ld.w	r8,r8[0x0]
8000559e:	70 58       	ld.w	r8,r8[0x14]
800055a0:	5c 58       	castu.b	r8
800055a2:	b2 88       	st.b	r9[0x0],r8
		twim_rx_data++;
800055a4:	4a e8       	lddpc	r8,8000565c <twim_master_interrupt_handler+0x130>
800055a6:	70 08       	ld.w	r8,r8[0x0]
800055a8:	f0 c9 ff ff 	sub	r9,r8,-1
800055ac:	4a c8       	lddpc	r8,8000565c <twim_master_interrupt_handler+0x130>
800055ae:	91 09       	st.w	r8[0x0],r9
		// decrease received bytes number
		twim_rx_nb_bytes--;
800055b0:	4a c8       	lddpc	r8,80005660 <twim_master_interrupt_handler+0x134>
800055b2:	70 08       	ld.w	r8,r8[0x0]
800055b4:	f0 c9 00 01 	sub	r9,r8,1
800055b8:	4a a8       	lddpc	r8,80005660 <twim_master_interrupt_handler+0x134>
800055ba:	91 09       	st.w	r8[0x0],r9
		// receive complete
		if (twim_rx_nb_bytes == 0) {
800055bc:	4a 98       	lddpc	r8,80005660 <twim_master_interrupt_handler+0x134>
800055be:	70 08       	ld.w	r8,r8[0x0]
800055c0:	58 08       	cp.w	r8,0
800055c2:	c4 11       	brne	80005644 <twim_master_interrupt_handler+0x118>
			// finish the receive operation
			twim_inst->idr = AVR32_TWIM_IDR_RXRDY_MASK;
800055c4:	4a 28       	lddpc	r8,8000564c <twim_master_interrupt_handler+0x120>
800055c6:	70 08       	ld.w	r8,r8[0x0]
800055c8:	30 19       	mov	r9,1
800055ca:	91 99       	st.w	r8[0x24],r9
			// set busy to false
			twim_next = false;
800055cc:	4a 39       	lddpc	r9,80005658 <twim_master_interrupt_handler+0x12c>
800055ce:	30 08       	mov	r8,0
800055d0:	b2 88       	st.b	r9[0x0],r8
800055d2:	c3 98       	rjmp	80005644 <twim_master_interrupt_handler+0x118>
		}
	}
	// this is a TXRDY
	else if (status & AVR32_TWIM_SR_TXRDY_MASK) {
800055d4:	ee f8 ff fc 	ld.w	r8,r7[-4]
800055d8:	e2 18 00 02 	andl	r8,0x2,COH
800055dc:	c3 40       	breq	80005644 <twim_master_interrupt_handler+0x118>
		// no more bytes to transmit
		if (twim_tx_nb_bytes == 0) {
800055de:	4a 28       	lddpc	r8,80005664 <twim_master_interrupt_handler+0x138>
800055e0:	70 08       	ld.w	r8,r8[0x0]
800055e2:	58 08       	cp.w	r8,0
800055e4:	c0 91       	brne	800055f6 <twim_master_interrupt_handler+0xca>
			// finish the receive operation
			twim_inst->idr = AVR32_TWIM_IDR_TXRDY_MASK;
800055e6:	49 a8       	lddpc	r8,8000564c <twim_master_interrupt_handler+0x120>
800055e8:	70 08       	ld.w	r8,r8[0x0]
800055ea:	30 29       	mov	r9,2
800055ec:	91 99       	st.w	r8[0x24],r9
			// set busy to false
			twim_next = false;
800055ee:	49 b9       	lddpc	r9,80005658 <twim_master_interrupt_handler+0x12c>
800055f0:	30 08       	mov	r8,0
800055f2:	b2 88       	st.b	r9[0x0],r8
800055f4:	c2 88       	rjmp	80005644 <twim_master_interrupt_handler+0x118>
		} else {
			// put the byte in the Transmit Holding Register
			twim_inst->thr = *twim_tx_data++;
800055f6:	49 68       	lddpc	r8,8000564c <twim_master_interrupt_handler+0x120>
800055f8:	70 0a       	ld.w	r10,r8[0x0]
800055fa:	49 c8       	lddpc	r8,80005668 <twim_master_interrupt_handler+0x13c>
800055fc:	70 08       	ld.w	r8,r8[0x0]
800055fe:	11 89       	ld.ub	r9,r8[0x0]
80005600:	5c 59       	castu.b	r9
80005602:	95 69       	st.w	r10[0x18],r9
80005604:	f0 c9 ff ff 	sub	r9,r8,-1
80005608:	49 88       	lddpc	r8,80005668 <twim_master_interrupt_handler+0x13c>
8000560a:	91 09       	st.w	r8[0x0],r9
			// decrease transmitted bytes number
			twim_tx_nb_bytes--;
8000560c:	49 68       	lddpc	r8,80005664 <twim_master_interrupt_handler+0x138>
8000560e:	70 08       	ld.w	r8,r8[0x0]
80005610:	f0 c9 00 01 	sub	r9,r8,1
80005614:	49 48       	lddpc	r8,80005664 <twim_master_interrupt_handler+0x138>
80005616:	91 09       	st.w	r8[0x0],r9
			if (twim_tx_nb_bytes == 0) {
80005618:	49 38       	lddpc	r8,80005664 <twim_master_interrupt_handler+0x138>
8000561a:	70 08       	ld.w	r8,r8[0x0]
8000561c:	58 08       	cp.w	r8,0
8000561e:	c1 31       	brne	80005644 <twim_master_interrupt_handler+0x118>
				// Check for next transfer
				if(twim_next) {
80005620:	48 e8       	lddpc	r8,80005658 <twim_master_interrupt_handler+0x12c>
80005622:	11 88       	ld.ub	r8,r8[0x0]
80005624:	5c 58       	castu.b	r8
80005626:	c0 f0       	breq	80005644 <twim_master_interrupt_handler+0x118>
					twim_next = false;
80005628:	48 c9       	lddpc	r9,80005658 <twim_master_interrupt_handler+0x12c>
8000562a:	30 08       	mov	r8,0
8000562c:	b2 88       	st.b	r9[0x0],r8
					twim_tx_nb_bytes = twim_package->length;
8000562e:	49 08       	lddpc	r8,8000566c <twim_master_interrupt_handler+0x140>
80005630:	70 08       	ld.w	r8,r8[0x0]
80005632:	70 39       	ld.w	r9,r8[0xc]
80005634:	48 c8       	lddpc	r8,80005664 <twim_master_interrupt_handler+0x138>
80005636:	91 09       	st.w	r8[0x0],r9
					twim_tx_data = twim_package->buffer;
80005638:	48 d8       	lddpc	r8,8000566c <twim_master_interrupt_handler+0x140>
8000563a:	70 08       	ld.w	r8,r8[0x0]
8000563c:	70 28       	ld.w	r8,r8[0x8]
8000563e:	10 99       	mov	r9,r8
80005640:	48 a8       	lddpc	r8,80005668 <twim_master_interrupt_handler+0x13c>
80005642:	91 09       	st.w	r8[0x0],r9
				}
			}
		}
	}
	return;
}
80005644:	2f fd       	sub	sp,-4
80005646:	e3 cd 40 80 	ldm	sp++,r7,lr
8000564a:	d6 03       	rete
8000564c:	00 00       	add	r0,r0
8000564e:	00 18       	sub	r8,r0
80005650:	00 00       	add	r0,r0
80005652:	00 30       	cp.w	r0,r0
80005654:	00 00       	add	r0,r0
80005656:	00 24       	rsub	r4,r0
80005658:	00 00       	add	r0,r0
8000565a:	00 38       	cp.w	r8,r0
8000565c:	00 00       	add	r0,r0
8000565e:	00 20       	rsub	r0,r0
80005660:	00 00       	add	r0,r0
80005662:	00 2c       	rsub	r12,r0
80005664:	00 00       	add	r0,r0
80005666:	00 28       	rsub	r8,r0
80005668:	00 00       	add	r0,r0
8000566a:	00 1c       	sub	r12,r0
8000566c:	00 00       	add	r0,r0
8000566e:	00 34       	cp.w	r4,r0

80005670 <twim_set_speed>:
 * \retval STATUS_OK        Transaction is successful
 * \retval ERR_INVALID_ARG  Invalid arg resulting in wrong CWGR Exponential
 */
status_code_t twim_set_speed (volatile avr32_twim_t *twim, uint32_t speed,
		uint32_t pba_hz)
{
80005670:	eb cd 40 80 	pushm	r7,lr
80005674:	1a 97       	mov	r7,sp
80005676:	20 5d       	sub	sp,20
80005678:	ef 4c ff f4 	st.w	r7[-12],r12
8000567c:	ef 4b ff f0 	st.w	r7[-16],r11
80005680:	ef 4a ff ec 	st.w	r7[-20],r10
	uint32_t f_prescaled;
	uint8_t cwgr_exp = 0;
80005684:	30 08       	mov	r8,0
80005686:	ef 68 ff ff 	st.b	r7[-1],r8
	f_prescaled = (pba_hz / speed / 2);
8000568a:	ee f8 ff ec 	ld.w	r8,r7[-20]
8000568e:	ee f9 ff f0 	ld.w	r9,r7[-16]
80005692:	f0 09 0d 08 	divu	r8,r8,r9
80005696:	a1 98       	lsr	r8,0x1
80005698:	ef 48 ff f8 	st.w	r7[-8],r8
	// f_prescaled must fit in 8 bits, cwgr_exp must fit in 3 bits
	while ((f_prescaled > 0xFF) && (cwgr_exp <= 0x7)) {
8000569c:	c0 b8       	rjmp	800056b2 <twim_set_speed+0x42>
		// increase clock divider
		cwgr_exp++;
8000569e:	ef 38 ff ff 	ld.ub	r8,r7[-1]
800056a2:	2f f8       	sub	r8,-1
800056a4:	ef 68 ff ff 	st.b	r7[-1],r8
		// divide f_prescaled value
		f_prescaled /= 2;
800056a8:	ee f8 ff f8 	ld.w	r8,r7[-8]
800056ac:	a1 98       	lsr	r8,0x1
800056ae:	ef 48 ff f8 	st.w	r7[-8],r8
{
	uint32_t f_prescaled;
	uint8_t cwgr_exp = 0;
	f_prescaled = (pba_hz / speed / 2);
	// f_prescaled must fit in 8 bits, cwgr_exp must fit in 3 bits
	while ((f_prescaled > 0xFF) && (cwgr_exp <= 0x7)) {
800056b2:	ee f8 ff f8 	ld.w	r8,r7[-8]
800056b6:	e0 48 00 ff 	cp.w	r8,255
800056ba:	e0 88 00 09 	brls	800056cc <twim_set_speed+0x5c>
800056be:	ef 39 ff ff 	ld.ub	r9,r7[-1]
800056c2:	30 78       	mov	r8,7
800056c4:	f0 09 18 00 	cp.b	r9,r8
800056c8:	fe 98 ff eb 	brls	8000569e <twim_set_speed+0x2e>
		// increase clock divider
		cwgr_exp++;
		// divide f_prescaled value
		f_prescaled /= 2;
	}
	if (cwgr_exp > 0x7) {
800056cc:	ef 39 ff ff 	ld.ub	r9,r7[-1]
800056d0:	30 78       	mov	r8,7
800056d2:	f0 09 18 00 	cp.b	r9,r8
800056d6:	e0 88 00 04 	brls	800056de <twim_set_speed+0x6e>
		return ERR_INVALID_ARG;
800056da:	3f 88       	mov	r8,-8
800056dc:	c1 a8       	rjmp	80005710 <twim_set_speed+0xa0>
	}
	// set clock waveform generator register
	twim->cwgr = ((f_prescaled/2) << AVR32_TWIM_CWGR_LOW_OFFSET)
800056de:	ee f8 ff f8 	ld.w	r8,r7[-8]
800056e2:	f0 09 16 01 	lsr	r9,r8,0x1
			| ((f_prescaled - f_prescaled/2) << AVR32_TWIM_CWGR_HIGH_OFFSET)
800056e6:	ee f8 ff f8 	ld.w	r8,r7[-8]
800056ea:	a1 98       	lsr	r8,0x1
800056ec:	ee fa ff f8 	ld.w	r10,r7[-8]
800056f0:	f4 08 01 08 	sub	r8,r10,r8
800056f4:	a9 68       	lsl	r8,0x8
			| (cwgr_exp << AVR32_TWIM_CWGR_EXP_OFFSET)
800056f6:	10 49       	or	r9,r8
800056f8:	ef 38 ff ff 	ld.ub	r8,r7[-1]
800056fc:	bd 68       	lsl	r8,0x1c
			| (0     << AVR32_TWIM_CWGR_DATA_OFFSET)
			| (f_prescaled << AVR32_TWIM_CWGR_STASTO_OFFSET);
800056fe:	10 49       	or	r9,r8
80005700:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005704:	b1 68       	lsl	r8,0x10
	}
	if (cwgr_exp > 0x7) {
		return ERR_INVALID_ARG;
	}
	// set clock waveform generator register
	twim->cwgr = ((f_prescaled/2) << AVR32_TWIM_CWGR_LOW_OFFSET)
80005706:	10 49       	or	r9,r8
80005708:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000570c:	91 19       	st.w	r8[0x4],r9
			| ((f_prescaled - f_prescaled/2) << AVR32_TWIM_CWGR_HIGH_OFFSET)
			| (cwgr_exp << AVR32_TWIM_CWGR_EXP_OFFSET)
			| (0     << AVR32_TWIM_CWGR_DATA_OFFSET)
			| (f_prescaled << AVR32_TWIM_CWGR_STASTO_OFFSET);
	return STATUS_OK;
8000570e:	30 08       	mov	r8,0
}
80005710:	10 9c       	mov	r12,r8
80005712:	2f bd       	sub	sp,-20
80005714:	e3 cd 80 80 	ldm	sp++,r7,pc

80005718 <twim_master_init>:
 * \retval ERR_INVALID_ARG  Invalid arg resulting in wrong CWGR Exponential
 * \retval ERR_IO_ERROR     NACK is received or Bus Arbitration lost
 */
status_code_t twim_master_init (volatile avr32_twim_t *twim,
		const twim_options_t *opt)
{
80005718:	eb cd 40 80 	pushm	r7,lr
8000571c:	1a 97       	mov	r7,sp
8000571e:	20 4d       	sub	sp,16
80005720:	ef 4c ff f4 	st.w	r7[-12],r12
80005724:	ef 4b ff f0 	st.w	r7[-16],r11
	bool global_interrupt_enabled = cpu_irq_is_enabled ();
80005728:	e1 b8 00 00 	mfsr	r8,0x0
8000572c:	10 9c       	mov	r12,r8
8000572e:	f0 1f 00 37 	mcall	80005808 <twim_master_init+0xf0>
80005732:	18 98       	mov	r8,r12
80005734:	ef 68 ff fb 	st.b	r7[-5],r8
	// Initialize bus transfer status
	transfer_status = TWI_SUCCESS;
80005738:	4b 58       	lddpc	r8,8000580c <twim_master_init+0xf4>
8000573a:	30 09       	mov	r9,0
8000573c:	91 09       	st.w	r8[0x0],r9
	// Disable TWI interrupts
	if (global_interrupt_enabled) {
8000573e:	ef 39 ff fb 	ld.ub	r9,r7[-5]
80005742:	30 08       	mov	r8,0
80005744:	f0 09 18 00 	cp.b	r9,r8
80005748:	c0 20       	breq	8000574c <twim_master_init+0x34>
		cpu_irq_disable ();
8000574a:	d3 03       	ssrf	0x10
	}
	twim->idr = ~0UL;
8000574c:	ee f8 ff f4 	ld.w	r8,r7[-12]
80005750:	3f f9       	mov	r9,-1
80005752:	91 99       	st.w	r8[0x24],r9
	// Enable master transfer
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
80005754:	ee f8 ff f4 	ld.w	r8,r7[-12]
80005758:	30 19       	mov	r9,1
8000575a:	91 09       	st.w	r8[0x0],r9
	// Reset TWI
	twim->cr = AVR32_TWIM_CR_SWRST_MASK;
8000575c:	ee f8 ff f4 	ld.w	r8,r7[-12]
80005760:	e0 69 00 80 	mov	r9,128
80005764:	91 09       	st.w	r8[0x0],r9
	if (global_interrupt_enabled) {
80005766:	ef 39 ff fb 	ld.ub	r9,r7[-5]
8000576a:	30 08       	mov	r8,0
8000576c:	f0 09 18 00 	cp.b	r9,r8
80005770:	c0 20       	breq	80005774 <twim_master_init+0x5c>
		cpu_irq_enable ();
80005772:	d5 03       	csrf	0x10
	}
	// Clear SR
	twim->scr = ~0UL;
80005774:	ee f8 ff f4 	ld.w	r8,r7[-12]
80005778:	3f f9       	mov	r9,-1
8000577a:	91 b9       	st.w	r8[0x2c],r9

	// register Register twim_master_interrupt_handler interrupt on level CONF_TWIM_IRQ_LEVEL
	irqflags_t flags = cpu_irq_save();
8000577c:	f0 1f 00 25 	mcall	80005810 <twim_master_init+0xf8>
80005780:	18 98       	mov	r8,r12
80005782:	ef 48 ff fc 	st.w	r7[-4],r8
	irq_register_handler(twim_master_interrupt_handler,
80005786:	30 1a       	mov	r10,1
80005788:	e0 6b 01 40 	mov	r11,320
8000578c:	4a 2c       	lddpc	r12,80005814 <twim_master_init+0xfc>
8000578e:	f0 1f 00 23 	mcall	80005818 <twim_master_init+0x100>
			CONF_TWIM_IRQ_LINE, CONF_TWIM_IRQ_LEVEL);
	cpu_irq_restore(flags);
80005792:	ee fc ff fc 	ld.w	r12,r7[-4]
80005796:	f0 1f 00 22 	mcall	8000581c <twim_master_init+0x104>

	if (opt->smbus) {
8000579a:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000579e:	f1 38 00 0c 	ld.ub	r8,r8[12]
800057a2:	58 08       	cp.w	r8,0
800057a4:	c0 90       	breq	800057b6 <twim_master_init+0x9e>
		// Enable SMBUS Transfer
		twim->cr = AVR32_TWIM_CR_SMEN_MASK;
800057a6:	ee f8 ff f4 	ld.w	r8,r7[-12]
800057aa:	31 09       	mov	r9,16
800057ac:	91 09       	st.w	r8[0x0],r9
		twim->smbtr = (uint32_t) -1;
800057ae:	ee f8 ff f4 	ld.w	r8,r7[-12]
800057b2:	3f f9       	mov	r9,-1
800057b4:	91 29       	st.w	r8[0x8],r9
	}
	// Select the speed
	if (twim_set_speed (twim, opt->speed, opt->pba_hz) ==
800057b6:	ee f8 ff f0 	ld.w	r8,r7[-16]
800057ba:	70 09       	ld.w	r9,r8[0x0]
800057bc:	ee f8 ff f0 	ld.w	r8,r7[-16]
800057c0:	70 18       	ld.w	r8,r8[0x4]
800057c2:	12 9a       	mov	r10,r9
800057c4:	10 9b       	mov	r11,r8
800057c6:	ee fc ff f4 	ld.w	r12,r7[-12]
800057ca:	f0 1f 00 16 	mcall	80005820 <twim_master_init+0x108>
800057ce:	18 98       	mov	r8,r12
800057d0:	5b 88       	cp.w	r8,-8
800057d2:	c0 31       	brne	800057d8 <twim_master_init+0xc0>
			ERR_INVALID_ARG) {
		return ERR_INVALID_ARG;
800057d4:	3f 88       	mov	r8,-8
800057d6:	c1 48       	rjmp	800057fe <twim_master_init+0xe6>
	}
	// Probe the component
	twim_probe (twim, opt->chip);
800057d8:	ee f8 ff f0 	ld.w	r8,r7[-16]
800057dc:	70 28       	ld.w	r8,r8[0x8]
800057de:	10 9b       	mov	r11,r8
800057e0:	ee fc ff f4 	ld.w	r12,r7[-12]
800057e4:	f0 1f 00 10 	mcall	80005824 <twim_master_init+0x10c>
	//Check for nack and arbitration
	if (transfer_status == TWI_RECEIVE_NACK
			|| transfer_status == TWI_ARBITRATION_LOST) {
800057e8:	48 98       	lddpc	r8,8000580c <twim_master_init+0xf4>
800057ea:	70 08       	ld.w	r8,r8[0x0]
		return ERR_INVALID_ARG;
	}
	// Probe the component
	twim_probe (twim, opt->chip);
	//Check for nack and arbitration
	if (transfer_status == TWI_RECEIVE_NACK
800057ec:	5b c8       	cp.w	r8,-4
800057ee:	c0 50       	breq	800057f8 <twim_master_init+0xe0>
			|| transfer_status == TWI_ARBITRATION_LOST) {
800057f0:	48 78       	lddpc	r8,8000580c <twim_master_init+0xf4>
800057f2:	70 08       	ld.w	r8,r8[0x0]
		return ERR_INVALID_ARG;
	}
	// Probe the component
	twim_probe (twim, opt->chip);
	//Check for nack and arbitration
	if (transfer_status == TWI_RECEIVE_NACK
800057f4:	5b e8       	cp.w	r8,-2
800057f6:	c0 31       	brne	800057fc <twim_master_init+0xe4>
			|| transfer_status == TWI_ARBITRATION_LOST) {
		return ERR_IO_ERROR;
800057f8:	3f f8       	mov	r8,-1
800057fa:	c0 28       	rjmp	800057fe <twim_master_init+0xe6>
	}
	return STATUS_OK;
800057fc:	30 08       	mov	r8,0
}
800057fe:	10 9c       	mov	r12,r8
80005800:	2f cd       	sub	sp,-16
80005802:	e3 cd 80 80 	ldm	sp++,r7,pc
80005806:	00 00       	add	r0,r0
80005808:	80 00       	ld.sh	r0,r0[0x0]
8000580a:	54 e2       	stdsp	sp[0x138],r2
8000580c:	00 00       	add	r0,r0
8000580e:	00 24       	rsub	r4,r0
80005810:	80 00       	ld.sh	r0,r0[0x0]
80005812:	54 c4       	stdsp	sp[0x130],r4
80005814:	80 00       	ld.sh	r0,r0[0x0]
80005816:	55 2c       	stdsp	sp[0x148],r12
80005818:	80 00       	ld.sh	r0,r0[0x0]
8000581a:	5c 78       	castu.h	r8
8000581c:	80 00       	ld.sh	r0,r0[0x0]
8000581e:	55 04       	stdsp	sp[0x140],r4
80005820:	80 00       	ld.sh	r0,r0[0x0]
80005822:	56 70       	stdsp	sp[0x19c],r0
80005824:	80 00       	ld.sh	r0,r0[0x0]
80005826:	58 6c       	cp.w	r12,6

80005828 <twim_disable_interrupt>:
 * \brief Disable the TWI interrupts and clear its status register
 *
 * \param twim         Base address of the TWIM (i.e. &AVR32_TWI).
 */
void twim_disable_interrupt (volatile avr32_twim_t *twim)
{
80005828:	eb cd 40 80 	pushm	r7,lr
8000582c:	1a 97       	mov	r7,sp
8000582e:	20 2d       	sub	sp,8
80005830:	ef 4c ff f8 	st.w	r7[-8],r12
	bool global_interrupt_enabled = cpu_irq_is_enabled ();
80005834:	e1 b8 00 00 	mfsr	r8,0x0
80005838:	10 9c       	mov	r12,r8
8000583a:	f0 1f 00 0c 	mcall	80005868 <twim_disable_interrupt+0x40>
8000583e:	18 98       	mov	r8,r12
80005840:	ef 68 ff ff 	st.b	r7[-1],r8
	if (global_interrupt_enabled) {
80005844:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80005848:	30 08       	mov	r8,0
8000584a:	f0 09 18 00 	cp.b	r9,r8
8000584e:	c0 20       	breq	80005852 <twim_disable_interrupt+0x2a>
		cpu_irq_disable ();
80005850:	d3 03       	ssrf	0x10
	}
	// Clear the interrupt flags
	twim->idr = ~0UL;
80005852:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005856:	3f f9       	mov	r9,-1
80005858:	91 99       	st.w	r8[0x24],r9
	// Clear the status flags
	twim->scr = ~0UL;
8000585a:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000585e:	3f f9       	mov	r9,-1
80005860:	91 b9       	st.w	r8[0x2c],r9
}
80005862:	2f ed       	sub	sp,-8
80005864:	e3 cd 80 80 	ldm	sp++,r7,pc
80005868:	80 00       	ld.sh	r0,r0[0x0]
8000586a:	54 e2       	stdsp	sp[0x138],r2

8000586c <twim_probe>:
 * \param chip_addr       Address of the chip which is searched for
 * \retval STATUS_OK      Slave Found
 * \retval ERR_IO_ERROR   ANAK received or Bus Arbitration lost
 */
status_code_t twim_probe (volatile avr32_twim_t *twim, uint32_t chip_addr)
{
8000586c:	eb cd 40 80 	pushm	r7,lr
80005870:	1a 97       	mov	r7,sp
80005872:	20 3d       	sub	sp,12
80005874:	ef 4c ff f8 	st.w	r7[-8],r12
80005878:	ef 4b ff f4 	st.w	r7[-12],r11
	uint8_t data[1] = { 0 };
8000587c:	30 08       	mov	r8,0
8000587e:	ef 68 ff fc 	st.b	r7[-4],r8
	return (twim_write (twim,data,0,chip_addr,0));
80005882:	ee cb 00 04 	sub	r11,r7,4
80005886:	30 08       	mov	r8,0
80005888:	ee f9 ff f4 	ld.w	r9,r7[-12]
8000588c:	30 0a       	mov	r10,0
8000588e:	ee fc ff f8 	ld.w	r12,r7[-8]
80005892:	f0 1f 00 04 	mcall	800058a0 <twim_probe+0x34>
80005896:	18 98       	mov	r8,r12
}
80005898:	10 9c       	mov	r12,r8
8000589a:	2f dd       	sub	sp,-12
8000589c:	e3 cd 80 80 	ldm	sp++,r7,pc
800058a0:	80 00       	ld.sh	r0,r0[0x0]
800058a2:	5a 20       	cp.w	r0,-30

800058a4 <twim_read_packet>:
 * \retval STATUS_OK      If all bytes were read successfully
 * \retval ERR_IO_ERROR   NACK received or Bus Arbitration lost
 */
status_code_t twim_read_packet (volatile avr32_twim_t *twim,
		const twim_package_t *package)
{
800058a4:	eb cd 40 80 	pushm	r7,lr
800058a8:	1a 97       	mov	r7,sp
800058aa:	20 2d       	sub	sp,8
800058ac:	ef 4c ff fc 	st.w	r7[-4],r12
800058b0:	ef 4b ff f8 	st.w	r7[-8],r11
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
800058b4:	ee f8 ff fc 	ld.w	r8,r7[-4]
800058b8:	30 29       	mov	r9,2
800058ba:	91 09       	st.w	r8[0x0],r9
	// Set pointer to TWIM instance for IT
	twim_inst = twim;
800058bc:	4c f8       	lddpc	r8,800059f8 <twim_read_packet+0x154>
800058be:	ee f9 ff fc 	ld.w	r9,r7[-4]
800058c2:	91 09       	st.w	r8[0x0],r9
	// Disable the TWIM interrupts
	twim_disable_interrupt (twim_inst);
800058c4:	4c d8       	lddpc	r8,800059f8 <twim_read_packet+0x154>
800058c6:	70 08       	ld.w	r8,r8[0x0]
800058c8:	10 9c       	mov	r12,r8
800058ca:	f0 1f 00 4d 	mcall	800059fc <twim_read_packet+0x158>
	// get a pointer to applicative data
	twim_rx_data = package->buffer;
800058ce:	ee f8 ff f8 	ld.w	r8,r7[-8]
800058d2:	70 28       	ld.w	r8,r8[0x8]
800058d4:	10 99       	mov	r9,r8
800058d6:	4c b8       	lddpc	r8,80005a00 <twim_read_packet+0x15c>
800058d8:	91 09       	st.w	r8[0x0],r9
	// get a copy of nb bytes to read
	twim_rx_nb_bytes = package->length;
800058da:	ee f8 ff f8 	ld.w	r8,r7[-8]
800058de:	70 39       	ld.w	r9,r8[0xc]
800058e0:	4c 98       	lddpc	r8,80005a04 <twim_read_packet+0x160>
800058e2:	91 09       	st.w	r8[0x0],r9
	// Set next write transfer to false
	twim_next = false;
800058e4:	4c 99       	lddpc	r9,80005a08 <twim_read_packet+0x164>
800058e6:	30 08       	mov	r8,0
800058e8:	b2 88       	st.b	r9[0x0],r8
	// Initialize bus transfer status
	transfer_status = TWI_SUCCESS;
800058ea:	4c 98       	lddpc	r8,80005a0c <twim_read_packet+0x168>
800058ec:	30 09       	mov	r9,0
800058ee:	91 09       	st.w	r8[0x0],r9
	//check if internal address access is performed
	if (package->addr_length) {
800058f0:	ee f8 ff f8 	ld.w	r8,r7[-8]
800058f4:	11 f8       	ld.ub	r8,r8[0x7]
800058f6:	58 08       	cp.w	r8,0
800058f8:	c3 f0       	breq	80005976 <twim_read_packet+0xd2>
		// Reset the TWIM module to clear the THR register
		twim_inst->cr = AVR32_TWIM_CR_MEN_MASK;
800058fa:	4c 08       	lddpc	r8,800059f8 <twim_read_packet+0x154>
800058fc:	70 08       	ld.w	r8,r8[0x0]
800058fe:	30 19       	mov	r9,1
80005900:	91 09       	st.w	r8[0x0],r9
		twim_inst->cr = AVR32_TWIM_CR_SWRST_MASK;
80005902:	4b e8       	lddpc	r8,800059f8 <twim_read_packet+0x154>
80005904:	70 08       	ld.w	r8,r8[0x0]
80005906:	e0 69 00 80 	mov	r9,128
8000590a:	91 09       	st.w	r8[0x0],r9
		twim_inst->cr = AVR32_TWIM_CR_MDIS_MASK;
8000590c:	4b b8       	lddpc	r8,800059f8 <twim_read_packet+0x154>
8000590e:	70 08       	ld.w	r8,r8[0x0]
80005910:	30 29       	mov	r9,2
80005912:	91 09       	st.w	r8[0x0],r9
		// selection of first valid byte of the address
		twim_tx_data = package->addr;
80005914:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005918:	2f c8       	sub	r8,-4
8000591a:	10 99       	mov	r9,r8
8000591c:	4b d8       	lddpc	r8,80005a10 <twim_read_packet+0x16c>
8000591e:	91 09       	st.w	r8[0x0],r9
		// set the number of bytes to transmit
		twim_tx_nb_bytes = package->addr_length;
80005920:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005924:	11 f8       	ld.ub	r8,r8[0x7]
80005926:	10 99       	mov	r9,r8
80005928:	4b b8       	lddpc	r8,80005a14 <twim_read_packet+0x170>
8000592a:	91 09       	st.w	r8[0x0],r9
		// mask NACK, TXRDY and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK |
8000592c:	4b b8       	lddpc	r8,80005a18 <twim_read_packet+0x174>
8000592e:	e0 69 07 03 	mov	r9,1795
80005932:	91 09       	st.w	r8[0x0],r9
				AVR32_TWIM_IER_TXRDY_MASK | AVR32_TWIM_IER_RXRDY_MASK;
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
80005934:	4b 18       	lddpc	r8,800059f8 <twim_read_packet+0x154>
80005936:	70 08       	ld.w	r8,r8[0x0]
				| (package->addr_length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
				| (AVR32_TWIM_CMDR_VALID_MASK)
80005938:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000593c:	72 09       	ld.w	r9,r9[0x0]
		twim_tx_nb_bytes = package->addr_length;
		// mask NACK, TXRDY and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK |
				AVR32_TWIM_IER_TXRDY_MASK | AVR32_TWIM_IER_RXRDY_MASK;
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
8000593e:	f2 0a 15 01 	lsl	r10,r9,0x1
				| (package->addr_length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
80005942:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005946:	13 f9       	ld.ub	r9,r9[0x7]
80005948:	b1 69       	lsl	r9,0x10
				| (AVR32_TWIM_CMDR_VALID_MASK)
8000594a:	f5 e9 10 09 	or	r9,r10,r9
		twim_tx_nb_bytes = package->addr_length;
		// mask NACK, TXRDY and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK |
				AVR32_TWIM_IER_TXRDY_MASK | AVR32_TWIM_IER_RXRDY_MASK;
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
8000594e:	e8 19 a0 00 	orl	r9,0xa000
80005952:	91 39       	st.w	r8[0xc],r9
				| (package->addr_length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
				| (AVR32_TWIM_CMDR_VALID_MASK)
				| (AVR32_TWIM_CMDR_START_MASK)
				| (0 << AVR32_TWIM_CMDR_READ_OFFSET);
		// set the next command register to followup with the previous command
		twim_inst->ncmdr = ((package->chip) << AVR32_TWIM_CMDR_SADR_OFFSET)
80005954:	4a 98       	lddpc	r8,800059f8 <twim_read_packet+0x154>
80005956:	70 08       	ld.w	r8,r8[0x0]
80005958:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000595c:	72 09       	ld.w	r9,r9[0x0]
8000595e:	f2 0a 15 01 	lsl	r10,r9,0x1
				| (package->length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
				| (AVR32_TWIM_CMDR_VALID_MASK)
80005962:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005966:	72 39       	ld.w	r9,r9[0xc]
				| (AVR32_TWIM_CMDR_VALID_MASK)
				| (AVR32_TWIM_CMDR_START_MASK)
				| (0 << AVR32_TWIM_CMDR_READ_OFFSET);
		// set the next command register to followup with the previous command
		twim_inst->ncmdr = ((package->chip) << AVR32_TWIM_CMDR_SADR_OFFSET)
				| (package->length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
80005968:	b1 69       	lsl	r9,0x10
				| (AVR32_TWIM_CMDR_VALID_MASK)
8000596a:	f5 e9 10 09 	or	r9,r10,r9
				| (package->addr_length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
				| (AVR32_TWIM_CMDR_VALID_MASK)
				| (AVR32_TWIM_CMDR_START_MASK)
				| (0 << AVR32_TWIM_CMDR_READ_OFFSET);
		// set the next command register to followup with the previous command
		twim_inst->ncmdr = ((package->chip) << AVR32_TWIM_CMDR_SADR_OFFSET)
8000596e:	e8 19 e0 01 	orl	r9,0xe001
80005972:	91 49       	st.w	r8[0x10],r9
80005974:	c1 88       	rjmp	800059a4 <twim_read_packet+0x100>
				| (AVR32_TWIM_CMDR_VALID_MASK)
				| (AVR32_TWIM_CMDR_START_MASK)
				| (AVR32_TWIM_CMDR_STOP_MASK)
				| (AVR32_TWIM_CMDR_READ_MASK);
	} else {
		twim_tx_nb_bytes = 0;
80005976:	4a 88       	lddpc	r8,80005a14 <twim_read_packet+0x170>
80005978:	30 09       	mov	r9,0
8000597a:	91 09       	st.w	r8[0x0],r9
		// mask NACK and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK | AVR32_TWIM_IER_RXRDY_MASK;
8000597c:	4a 78       	lddpc	r8,80005a18 <twim_read_packet+0x174>
8000597e:	e0 69 07 01 	mov	r9,1793
80005982:	91 09       	st.w	r8[0x0],r9
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
80005984:	49 d8       	lddpc	r8,800059f8 <twim_read_packet+0x154>
80005986:	70 08       	ld.w	r8,r8[0x0]
				| (package->length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
				| (AVR32_TWIM_CMDR_VALID_MASK)
80005988:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000598c:	72 09       	ld.w	r9,r9[0x0]
	} else {
		twim_tx_nb_bytes = 0;
		// mask NACK and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK | AVR32_TWIM_IER_RXRDY_MASK;
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
8000598e:	f2 0a 15 01 	lsl	r10,r9,0x1
				| (package->length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
				| (AVR32_TWIM_CMDR_VALID_MASK)
80005992:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005996:	72 39       	ld.w	r9,r9[0xc]
		twim_tx_nb_bytes = 0;
		// mask NACK and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK | AVR32_TWIM_IER_RXRDY_MASK;
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
				| (package->length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
80005998:	b1 69       	lsl	r9,0x10
				| (AVR32_TWIM_CMDR_VALID_MASK)
8000599a:	f5 e9 10 09 	or	r9,r10,r9
	} else {
		twim_tx_nb_bytes = 0;
		// mask NACK and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK | AVR32_TWIM_IER_RXRDY_MASK;
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
8000599e:	e8 19 e0 01 	orl	r9,0xe001
800059a2:	91 39       	st.w	r8[0xc],r9
				| (AVR32_TWIM_CMDR_START_MASK)
				| (AVR32_TWIM_CMDR_STOP_MASK)
				| (AVR32_TWIM_CMDR_READ_MASK);
	}
	// update IMR through IER
	twim_inst->ier = twim_it_mask;
800059a4:	49 58       	lddpc	r8,800059f8 <twim_read_packet+0x154>
800059a6:	70 08       	ld.w	r8,r8[0x0]
800059a8:	49 c9       	lddpc	r9,80005a18 <twim_read_packet+0x174>
800059aa:	72 09       	ld.w	r9,r9[0x0]
800059ac:	91 89       	st.w	r8[0x20],r9
	// Enable master transfer
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
800059ae:	ee f8 ff fc 	ld.w	r8,r7[-4]
800059b2:	30 19       	mov	r9,1
800059b4:	91 09       	st.w	r8[0x0],r9
	// Enable all interrupts
	cpu_irq_enable ();
800059b6:	d5 03       	csrf	0x10
	// get data
	while (!(transfer_status) && !(twim_status ())) {
800059b8:	c0 38       	rjmp	800059be <twim_read_packet+0x11a>
		cpu_relax();
800059ba:	fe cf ff fc 	sub	pc,pc,-4
	// Enable master transfer
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
	// Enable all interrupts
	cpu_irq_enable ();
	// get data
	while (!(transfer_status) && !(twim_status ())) {
800059be:	49 48       	lddpc	r8,80005a0c <twim_read_packet+0x168>
800059c0:	70 08       	ld.w	r8,r8[0x0]
800059c2:	58 08       	cp.w	r8,0
800059c4:	c0 61       	brne	800059d0 <twim_read_packet+0x12c>
800059c6:	f0 1f 00 16 	mcall	80005a1c <twim_read_packet+0x178>
800059ca:	18 98       	mov	r8,r12
800059cc:	58 08       	cp.w	r8,0
800059ce:	cf 60       	breq	800059ba <twim_read_packet+0x116>
		cpu_relax();
	}
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
800059d0:	ee f8 ff fc 	ld.w	r8,r7[-4]
800059d4:	30 29       	mov	r9,2
800059d6:	91 09       	st.w	r8[0x0],r9
	if (transfer_status == TWI_RECEIVE_NACK
			|| transfer_status == TWI_ARBITRATION_LOST) {
800059d8:	48 d8       	lddpc	r8,80005a0c <twim_read_packet+0x168>
800059da:	70 08       	ld.w	r8,r8[0x0]
	while (!(transfer_status) && !(twim_status ())) {
		cpu_relax();
	}
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
	if (transfer_status == TWI_RECEIVE_NACK
800059dc:	5b c8       	cp.w	r8,-4
800059de:	c0 50       	breq	800059e8 <twim_read_packet+0x144>
			|| transfer_status == TWI_ARBITRATION_LOST) {
800059e0:	48 b8       	lddpc	r8,80005a0c <twim_read_packet+0x168>
800059e2:	70 08       	ld.w	r8,r8[0x0]
	while (!(transfer_status) && !(twim_status ())) {
		cpu_relax();
	}
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
	if (transfer_status == TWI_RECEIVE_NACK
800059e4:	5b e8       	cp.w	r8,-2
800059e6:	c0 31       	brne	800059ec <twim_read_packet+0x148>
			|| transfer_status == TWI_ARBITRATION_LOST) {
		return ERR_IO_ERROR;
800059e8:	3f f8       	mov	r8,-1
800059ea:	c0 28       	rjmp	800059ee <twim_read_packet+0x14a>
	}
	return STATUS_OK;
800059ec:	30 08       	mov	r8,0
}
800059ee:	10 9c       	mov	r12,r8
800059f0:	2f ed       	sub	sp,-8
800059f2:	e3 cd 80 80 	ldm	sp++,r7,pc
800059f6:	00 00       	add	r0,r0
800059f8:	00 00       	add	r0,r0
800059fa:	00 18       	sub	r8,r0
800059fc:	80 00       	ld.sh	r0,r0[0x0]
800059fe:	58 28       	cp.w	r8,2
80005a00:	00 00       	add	r0,r0
80005a02:	00 20       	rsub	r0,r0
80005a04:	00 00       	add	r0,r0
80005a06:	00 2c       	rsub	r12,r0
80005a08:	00 00       	add	r0,r0
80005a0a:	00 38       	cp.w	r8,r0
80005a0c:	00 00       	add	r0,r0
80005a0e:	00 24       	rsub	r4,r0
80005a10:	00 00       	add	r0,r0
80005a12:	00 1c       	sub	r12,r0
80005a14:	00 00       	add	r0,r0
80005a16:	00 28       	rsub	r8,r0
80005a18:	00 00       	add	r0,r0
80005a1a:	00 30       	cp.w	r0,r0
80005a1c:	80 00       	ld.sh	r0,r0[0x0]
80005a1e:	5b 24       	cp.w	r4,-14

80005a20 <twim_write>:
 * \retval STATUS_OK      If all bytes were send successfully
 * \retval ERR_IO_ERROR   NACK received or Bus Arbitration lost
 */
status_code_t twim_write (volatile avr32_twim_t *twim, uint8_t const *buffer,
		uint32_t nbytes, uint32_t saddr, bool tenbit)
{
80005a20:	eb cd 40 80 	pushm	r7,lr
80005a24:	1a 97       	mov	r7,sp
80005a26:	20 5d       	sub	sp,20
80005a28:	ef 4c ff fc 	st.w	r7[-4],r12
80005a2c:	ef 4b ff f8 	st.w	r7[-8],r11
80005a30:	ef 4a ff f4 	st.w	r7[-12],r10
80005a34:	ef 49 ff f0 	st.w	r7[-16],r9
80005a38:	ef 68 ff ec 	st.b	r7[-20],r8
	// Reset the TWIM module to clear the THR register
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
80005a3c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005a40:	30 19       	mov	r9,1
80005a42:	91 09       	st.w	r8[0x0],r9
	twim->cr = AVR32_TWIM_CR_SWRST_MASK;
80005a44:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005a48:	e0 69 00 80 	mov	r9,128
80005a4c:	91 09       	st.w	r8[0x0],r9
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
80005a4e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005a52:	30 29       	mov	r9,2
80005a54:	91 09       	st.w	r8[0x0],r9
	// Set pointer to TWIM instance for IT
	twim_inst = twim;
80005a56:	4a c8       	lddpc	r8,80005b04 <twim_write+0xe4>
80005a58:	ee f9 ff fc 	ld.w	r9,r7[-4]
80005a5c:	91 09       	st.w	r8[0x0],r9
	// Disable the TWIM interrupts
	twim_disable_interrupt (twim_inst);
80005a5e:	4a a8       	lddpc	r8,80005b04 <twim_write+0xe4>
80005a60:	70 08       	ld.w	r8,r8[0x0]
80005a62:	10 9c       	mov	r12,r8
80005a64:	f0 1f 00 29 	mcall	80005b08 <twim_write+0xe8>
	// get a pointer to applicative data
	twim_tx_data = buffer;
80005a68:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005a6c:	4a 88       	lddpc	r8,80005b0c <twim_write+0xec>
80005a6e:	91 09       	st.w	r8[0x0],r9
	// set the number of bytes to transmit
	twim_tx_nb_bytes = nbytes;
80005a70:	4a 88       	lddpc	r8,80005b10 <twim_write+0xf0>
80005a72:	ee f9 ff f4 	ld.w	r9,r7[-12]
80005a76:	91 09       	st.w	r8[0x0],r9
	// Set next transfer to false
	twim_next = false;
80005a78:	4a 79       	lddpc	r9,80005b14 <twim_write+0xf4>
80005a7a:	30 08       	mov	r8,0
80005a7c:	b2 88       	st.b	r9[0x0],r8
	// Initialize bus transfer status
	transfer_status = TWI_SUCCESS;
80005a7e:	4a 78       	lddpc	r8,80005b18 <twim_write+0xf8>
80005a80:	30 09       	mov	r9,0
80005a82:	91 09       	st.w	r8[0x0],r9
	// set the command to start the transfer
	twim_inst->cmdr = (saddr << AVR32_TWIM_CMDR_SADR_OFFSET)
80005a84:	4a 08       	lddpc	r8,80005b04 <twim_write+0xe4>
80005a86:	70 08       	ld.w	r8,r8[0x0]
80005a88:	ee f9 ff f0 	ld.w	r9,r7[-16]
80005a8c:	f2 0a 15 01 	lsl	r10,r9,0x1
			| (nbytes << AVR32_TWIM_CMDR_NBYTES_OFFSET)
80005a90:	ee f9 ff f4 	ld.w	r9,r7[-12]
80005a94:	b1 69       	lsl	r9,0x10
			| (AVR32_TWIM_CMDR_VALID_MASK)
80005a96:	12 4a       	or	r10,r9
			| (AVR32_TWIM_CMDR_START_MASK)
			| (AVR32_TWIM_CMDR_STOP_MASK)
			| ((tenbit ? 1 : 0) << AVR32_TWIM_CMDR_TENBIT_OFFSET)
80005a98:	ef 39 ff ec 	ld.ub	r9,r7[-20]
80005a9c:	ab 79       	lsl	r9,0xb
	// Set next transfer to false
	twim_next = false;
	// Initialize bus transfer status
	transfer_status = TWI_SUCCESS;
	// set the command to start the transfer
	twim_inst->cmdr = (saddr << AVR32_TWIM_CMDR_SADR_OFFSET)
80005a9e:	f5 e9 10 09 	or	r9,r10,r9
80005aa2:	e8 19 e0 00 	orl	r9,0xe000
80005aa6:	91 39       	st.w	r8[0xc],r9
			| (AVR32_TWIM_CMDR_START_MASK)
			| (AVR32_TWIM_CMDR_STOP_MASK)
			| ((tenbit ? 1 : 0) << AVR32_TWIM_CMDR_TENBIT_OFFSET)
			| (0 << AVR32_TWIM_CMDR_READ_OFFSET);
	// mask NACK and TXRDY interrupts
	twim_it_mask = AVR32_TWIM_IER_NAK_MASK | AVR32_TWIM_IER_TXRDY_MASK;
80005aa8:	49 d8       	lddpc	r8,80005b1c <twim_write+0xfc>
80005aaa:	e0 69 03 02 	mov	r9,770
80005aae:	91 09       	st.w	r8[0x0],r9
	// update IMR through IER
	twim_inst->ier = twim_it_mask;
80005ab0:	49 58       	lddpc	r8,80005b04 <twim_write+0xe4>
80005ab2:	70 08       	ld.w	r8,r8[0x0]
80005ab4:	49 a9       	lddpc	r9,80005b1c <twim_write+0xfc>
80005ab6:	72 09       	ld.w	r9,r9[0x0]
80005ab8:	91 89       	st.w	r8[0x20],r9
	// Enable master transfer
	twim_inst->cr = AVR32_TWIM_CR_MEN_MASK;
80005aba:	49 38       	lddpc	r8,80005b04 <twim_write+0xe4>
80005abc:	70 08       	ld.w	r8,r8[0x0]
80005abe:	30 19       	mov	r9,1
80005ac0:	91 09       	st.w	r8[0x0],r9
	// Enable all interrupts
	cpu_irq_enable ();
80005ac2:	d5 03       	csrf	0x10
	// send data
	while (!(transfer_status) && !(twim_status ())) {
80005ac4:	c0 38       	rjmp	80005aca <twim_write+0xaa>
		cpu_relax();
80005ac6:	fe cf ff fc 	sub	pc,pc,-4
	// Enable master transfer
	twim_inst->cr = AVR32_TWIM_CR_MEN_MASK;
	// Enable all interrupts
	cpu_irq_enable ();
	// send data
	while (!(transfer_status) && !(twim_status ())) {
80005aca:	49 48       	lddpc	r8,80005b18 <twim_write+0xf8>
80005acc:	70 08       	ld.w	r8,r8[0x0]
80005ace:	58 08       	cp.w	r8,0
80005ad0:	c0 61       	brne	80005adc <twim_write+0xbc>
80005ad2:	f0 1f 00 14 	mcall	80005b20 <twim_write+0x100>
80005ad6:	18 98       	mov	r8,r12
80005ad8:	58 08       	cp.w	r8,0
80005ada:	cf 60       	breq	80005ac6 <twim_write+0xa6>
		cpu_relax();
	}
#if AVR32_TWIM_H_VERSION > 101	// Removed in twim100 module due to IC bug
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
80005adc:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005ae0:	30 29       	mov	r9,2
80005ae2:	91 09       	st.w	r8[0x0],r9
#endif
	if (transfer_status == TWI_RECEIVE_NACK
			|| transfer_status == TWI_ARBITRATION_LOST) {
80005ae4:	48 d8       	lddpc	r8,80005b18 <twim_write+0xf8>
80005ae6:	70 08       	ld.w	r8,r8[0x0]
	}
#if AVR32_TWIM_H_VERSION > 101	// Removed in twim100 module due to IC bug
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
#endif
	if (transfer_status == TWI_RECEIVE_NACK
80005ae8:	5b c8       	cp.w	r8,-4
80005aea:	c0 50       	breq	80005af4 <twim_write+0xd4>
			|| transfer_status == TWI_ARBITRATION_LOST) {
80005aec:	48 b8       	lddpc	r8,80005b18 <twim_write+0xf8>
80005aee:	70 08       	ld.w	r8,r8[0x0]
	}
#if AVR32_TWIM_H_VERSION > 101	// Removed in twim100 module due to IC bug
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
#endif
	if (transfer_status == TWI_RECEIVE_NACK
80005af0:	5b e8       	cp.w	r8,-2
80005af2:	c0 31       	brne	80005af8 <twim_write+0xd8>
			|| transfer_status == TWI_ARBITRATION_LOST) {
		return ERR_IO_ERROR;
80005af4:	3f f8       	mov	r8,-1
80005af6:	c0 28       	rjmp	80005afa <twim_write+0xda>
	}
	return STATUS_OK;
80005af8:	30 08       	mov	r8,0
}
80005afa:	10 9c       	mov	r12,r8
80005afc:	2f bd       	sub	sp,-20
80005afe:	e3 cd 80 80 	ldm	sp++,r7,pc
80005b02:	00 00       	add	r0,r0
80005b04:	00 00       	add	r0,r0
80005b06:	00 18       	sub	r8,r0
80005b08:	80 00       	ld.sh	r0,r0[0x0]
80005b0a:	58 28       	cp.w	r8,2
80005b0c:	00 00       	add	r0,r0
80005b0e:	00 1c       	sub	r12,r0
80005b10:	00 00       	add	r0,r0
80005b12:	00 28       	rsub	r8,r0
80005b14:	00 00       	add	r0,r0
80005b16:	00 38       	cp.w	r8,r0
80005b18:	00 00       	add	r0,r0
80005b1a:	00 24       	rsub	r4,r0
80005b1c:	00 00       	add	r0,r0
80005b1e:	00 30       	cp.w	r0,r0
80005b20:	80 00       	ld.sh	r0,r0[0x0]
80005b22:	5b 24       	cp.w	r4,-14

80005b24 <twim_status>:

/**
 * \brief Information about the current status of the TWI Bus
 */
uint8_t twim_status ( void )
{
80005b24:	eb cd 40 80 	pushm	r7,lr
80005b28:	1a 97       	mov	r7,sp
80005b2a:	20 1d       	sub	sp,4
	uint32_t status = twim_inst->sr;
80005b2c:	48 98       	lddpc	r8,80005b50 <twim_status+0x2c>
80005b2e:	70 08       	ld.w	r8,r8[0x0]
80005b30:	70 78       	ld.w	r8,r8[0x1c]
80005b32:	ef 48 ff fc 	st.w	r7[-4],r8
	if ((status & AVR32_TWIM_SR_IDLE_MASK)
80005b36:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005b3a:	e2 18 00 10 	andl	r8,0x10,COH
80005b3e:	c0 30       	breq	80005b44 <twim_status+0x20>
#if AVR32_TWIM_H_VERSION > 101 ||(status&AVR32_TWIM_SR_BUSFREE_MASK)
#endif
		) {
		return 1;
80005b40:	30 18       	mov	r8,1
80005b42:	c0 28       	rjmp	80005b46 <twim_status+0x22>
	} else {
		return 0;
80005b44:	30 08       	mov	r8,0
	}
}
80005b46:	10 9c       	mov	r12,r8
80005b48:	2f fd       	sub	sp,-4
80005b4a:	e3 cd 80 80 	ldm	sp++,r7,pc
80005b4e:	00 00       	add	r0,r0
80005b50:	00 00       	add	r0,r0
80005b52:	00 18       	sub	r8,r0

80005b54 <_unhandled_interrupt>:
__attribute__((__interrupt__))
#elif (defined __ICCAVR32__)
__interrupt
#endif
static void _unhandled_interrupt(void)
{
80005b54:	eb cd 40 80 	pushm	r7,lr
80005b58:	1a 97       	mov	r7,sp
	// Catch unregistered interrupts.
	while (true);
80005b5a:	c0 08       	rjmp	80005b5a <_unhandled_interrupt+0x6>

80005b5c <_get_interrupt_handler>:
 *
 * \return Interrupt handler to execute.
 */
__int_handler _get_interrupt_handler(uint32_t int_level);
__int_handler _get_interrupt_handler(uint32_t int_level)
{
80005b5c:	eb cd 40 80 	pushm	r7,lr
80005b60:	1a 97       	mov	r7,sp
80005b62:	20 3d       	sub	sp,12
80005b64:	ef 4c ff f4 	st.w	r7[-12],r12
	/* ICR3 is mapped first, ICR0 last.
	Code in exception.S puts int_level in R12 which is used by the compiler
	to pass a single argument to a function. */
	uint32_t int_grp = AVR32_INTC.icr[AVR32_INTC_INT3 - int_level];
80005b68:	fe 78 10 00 	mov	r8,-61440
80005b6c:	ee f9 ff f4 	ld.w	r9,r7[-12]
80005b70:	f2 09 11 03 	rsub	r9,r9,3
80005b74:	28 09       	sub	r9,-128
80005b76:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
80005b7a:	ef 48 ff f8 	st.w	r7[-8],r8
	uint32_t int_req = AVR32_INTC.irr[int_grp];
80005b7e:	fe 78 10 00 	mov	r8,-61440
80005b82:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005b86:	2c 09       	sub	r9,-64
80005b88:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
80005b8c:	ef 48 ff fc 	st.w	r7[-4],r8
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
80005b90:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005b94:	58 08       	cp.w	r8,0
80005b96:	c1 30       	breq	80005bbc <_get_interrupt_handler+0x60>
		? _int_handler_table[int_grp]._int_line_handler_table[32
80005b98:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005b9c:	48 b8       	lddpc	r8,80005bc8 <_get_interrupt_handler+0x6c>
80005b9e:	a1 79       	lsl	r9,0x1
80005ba0:	2f f9       	sub	r9,-1
80005ba2:	f0 09 03 29 	ld.w	r9,r8[r9<<0x2]
80005ba6:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005baa:	f0 08 12 00 	clz	r8,r8
80005bae:	f0 08 11 1f 	rsub	r8,r8,31
			- clz(int_req) - 1]
80005bb2:	a3 68       	lsl	r8,0x2
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
		? _int_handler_table[int_grp]._int_line_handler_table[32
80005bb4:	f2 08 00 08 	add	r8,r9,r8
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
80005bb8:	70 08       	ld.w	r8,r8[0x0]
80005bba:	c0 28       	rjmp	80005bbe <_get_interrupt_handler+0x62>
80005bbc:	30 08       	mov	r8,0
		? _int_handler_table[int_grp]._int_line_handler_table[32
			- clz(int_req) - 1]
		: NULL;
}
80005bbe:	10 9c       	mov	r12,r8
80005bc0:	2f dd       	sub	sp,-12
80005bc2:	e3 cd 80 80 	ldm	sp++,r7,pc
80005bc6:	00 00       	add	r0,r0
80005bc8:	80 00       	ld.sh	r0,r0[0x0]
80005bca:	6a 68       	ld.w	r8,r5[0x18]

80005bcc <INTC_init_evba>:
 * \internal
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
80005bcc:	eb cd 40 80 	pushm	r7,lr
80005bd0:	1a 97       	mov	r7,sp
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
80005bd2:	48 38       	lddpc	r8,80005bdc <INTC_init_evba+0x10>
80005bd4:	e3 b8 00 01 	mtsr	0x4,r8
}
80005bd8:	e3 cd 80 80 	ldm	sp++,r7,pc
80005bdc:	80 00       	ld.sh	r0,r0[0x0]
80005bde:	68 00       	ld.w	r0,r4[0x0]

80005be0 <INTC_init_interrupts>:
/**
 * \brief Initializes the hardware interrupt controller driver.
 *
 */
void INTC_init_interrupts(void)
{
80005be0:	eb cd 40 80 	pushm	r7,lr
80005be4:	1a 97       	mov	r7,sp
80005be6:	20 2d       	sub	sp,8
	uint32_t int_grp, int_req;

	INTC_init_evba();
80005be8:	f0 1f 00 1f 	mcall	80005c64 <INTC_init_interrupts+0x84>

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
80005bec:	30 08       	mov	r8,0
80005bee:	ef 48 ff f8 	st.w	r7[-8],r8
80005bf2:	c3 18       	rjmp	80005c54 <INTC_init_interrupts+0x74>
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80005bf4:	30 08       	mov	r8,0
80005bf6:	ef 48 ff fc 	st.w	r7[-4],r8
80005bfa:	c1 48       	rjmp	80005c22 <INTC_init_interrupts+0x42>
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
				._int_line_handler_table[int_req]
80005bfc:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005c00:	49 a8       	lddpc	r8,80005c68 <INTC_init_interrupts+0x88>
80005c02:	a1 79       	lsl	r9,0x1
80005c04:	2f f9       	sub	r9,-1
80005c06:	f0 09 03 29 	ld.w	r9,r8[r9<<0x2]
80005c0a:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005c0e:	a3 68       	lsl	r8,0x2
80005c10:	f2 08 00 08 	add	r8,r9,r8
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
80005c14:	49 69       	lddpc	r9,80005c6c <INTC_init_interrupts+0x8c>
80005c16:	91 09       	st.w	r8[0x0],r9
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
80005c18:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005c1c:	2f f8       	sub	r8,-1
80005c1e:	ef 48 ff fc 	st.w	r7[-4],r8
	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
			int_req < _int_handler_table[int_grp].num_irqs;
80005c22:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005c26:	49 18       	lddpc	r8,80005c68 <INTC_init_interrupts+0x88>
80005c28:	f0 09 03 39 	ld.w	r9,r8[r9<<0x3]

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80005c2c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005c30:	10 39       	cp.w	r9,r8
80005c32:	fe 9b ff e5 	brhi	80005bfc <INTC_init_interrupts+0x1c>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80005c36:	fe 78 10 00 	mov	r8,-61440
80005c3a:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005c3e:	48 db       	lddpc	r11,80005c70 <INTC_init_interrupts+0x90>
80005c40:	48 da       	lddpc	r10,80005c74 <INTC_init_interrupts+0x94>
80005c42:	f6 0a 01 0a 	sub	r10,r11,r10
80005c46:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
	uint32_t int_grp, int_req;

	INTC_init_evba();

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
80005c4a:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005c4e:	2f f8       	sub	r8,-1
80005c50:	ef 48 ff f8 	st.w	r7[-8],r8
80005c54:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005c58:	59 58       	cp.w	r8,21
80005c5a:	fe 98 ff cd 	brls	80005bf4 <INTC_init_interrupts+0x14>
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
	}
}
80005c5e:	2f ed       	sub	sp,-8
80005c60:	e3 cd 80 80 	ldm	sp++,r7,pc
80005c64:	80 00       	ld.sh	r0,r0[0x0]
80005c66:	5b cc       	cp.w	r12,-4
80005c68:	80 00       	ld.sh	r0,r0[0x0]
80005c6a:	6a 68       	ld.w	r8,r5[0x18]
80005c6c:	80 00       	ld.sh	r0,r0[0x0]
80005c6e:	5b 54       	cp.w	r4,-11
80005c70:	80 00       	ld.sh	r0,r0[0x0]
80005c72:	69 04       	ld.w	r4,r4[0x40]
80005c74:	80 00       	ld.sh	r0,r0[0x0]
80005c76:	68 00       	ld.w	r0,r4[0x0]

80005c78 <INTC_register_interrupt>:
 *          be effective.
 *
 */
void INTC_register_interrupt(__int_handler handler, uint32_t irq,
	uint32_t int_level)
{
80005c78:	eb cd 40 80 	pushm	r7,lr
80005c7c:	1a 97       	mov	r7,sp
80005c7e:	20 4d       	sub	sp,16
80005c80:	ef 4c ff f8 	st.w	r7[-8],r12
80005c84:	ef 4b ff f4 	st.w	r7[-12],r11
80005c88:	ef 4a ff f0 	st.w	r7[-16],r10
	// Determine the group of the IRQ.
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;
80005c8c:	ee f8 ff f4 	ld.w	r8,r7[-12]
80005c90:	a5 98       	lsr	r8,0x5
80005c92:	ef 48 ff fc 	st.w	r7[-4],r8

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
		._int_line_handler_table[irq % AVR32_INTC_MAX_NUM_IRQS_PER_GRP]
80005c96:	ee f9 ff fc 	ld.w	r9,r7[-4]
80005c9a:	4a 78       	lddpc	r8,80005d34 <INTC_register_interrupt+0xbc>
80005c9c:	a1 79       	lsl	r9,0x1
80005c9e:	2f f9       	sub	r9,-1
80005ca0:	f0 09 03 29 	ld.w	r9,r8[r9<<0x2]
80005ca4:	ee f8 ff f4 	ld.w	r8,r7[-12]
80005ca8:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80005cac:	a3 68       	lsl	r8,0x2
80005cae:	f2 08 00 08 	add	r8,r9,r8
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
80005cb2:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005cb6:	91 09       	st.w	r8[0x0],r9
	/* Program the corresponding IPRX register to set the interrupt priority
	level and the interrupt vector offset that will be fetched by the core
	interrupt system.
	NOTE: The _intx functions are intermediate assembly functions between
	the core interrupt system and the user interrupt handler. */
	if (int_level == AVR32_INTC_INT0) {
80005cb8:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005cbc:	58 08       	cp.w	r8,0
80005cbe:	c0 c1       	brne	80005cd6 <INTC_register_interrupt+0x5e>
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80005cc0:	fe 78 10 00 	mov	r8,-61440
80005cc4:	ee f9 ff fc 	ld.w	r9,r7[-4]
80005cc8:	49 cb       	lddpc	r11,80005d38 <INTC_register_interrupt+0xc0>
80005cca:	49 da       	lddpc	r10,80005d3c <INTC_register_interrupt+0xc4>
80005ccc:	f6 0a 01 0a 	sub	r10,r11,r10
80005cd0:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
80005cd4:	c2 d8       	rjmp	80005d2e <INTC_register_interrupt+0xb6>
	} else if (int_level == AVR32_INTC_INT1) {
80005cd6:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005cda:	58 18       	cp.w	r8,1
80005cdc:	c0 d1       	brne	80005cf6 <INTC_register_interrupt+0x7e>
		AVR32_INTC.ipr[int_grp] = IPR_INT1;
80005cde:	fe 78 10 00 	mov	r8,-61440
80005ce2:	ee f9 ff fc 	ld.w	r9,r7[-4]
80005ce6:	49 7b       	lddpc	r11,80005d40 <INTC_register_interrupt+0xc8>
80005ce8:	49 5a       	lddpc	r10,80005d3c <INTC_register_interrupt+0xc4>
80005cea:	f6 0a 01 0a 	sub	r10,r11,r10
80005cee:	bf aa       	sbr	r10,0x1e
80005cf0:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
80005cf4:	c1 d8       	rjmp	80005d2e <INTC_register_interrupt+0xb6>
	} else if (int_level == AVR32_INTC_INT2) {
80005cf6:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005cfa:	58 28       	cp.w	r8,2
80005cfc:	c0 d1       	brne	80005d16 <INTC_register_interrupt+0x9e>
		AVR32_INTC.ipr[int_grp] = IPR_INT2;
80005cfe:	fe 78 10 00 	mov	r8,-61440
80005d02:	ee f9 ff fc 	ld.w	r9,r7[-4]
80005d06:	49 0b       	lddpc	r11,80005d44 <INTC_register_interrupt+0xcc>
80005d08:	48 da       	lddpc	r10,80005d3c <INTC_register_interrupt+0xc4>
80005d0a:	f6 0a 01 0a 	sub	r10,r11,r10
80005d0e:	bf ba       	sbr	r10,0x1f
80005d10:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
80005d14:	c0 d8       	rjmp	80005d2e <INTC_register_interrupt+0xb6>
	} else {
		AVR32_INTC.ipr[int_grp] = IPR_INT3;
80005d16:	fe 78 10 00 	mov	r8,-61440
80005d1a:	ee f9 ff fc 	ld.w	r9,r7[-4]
80005d1e:	48 bb       	lddpc	r11,80005d48 <INTC_register_interrupt+0xd0>
80005d20:	48 7a       	lddpc	r10,80005d3c <INTC_register_interrupt+0xc4>
80005d22:	f6 0a 01 0a 	sub	r10,r11,r10
80005d26:	ea 1a c0 00 	orh	r10,0xc000
80005d2a:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
	}
}
80005d2e:	2f cd       	sub	sp,-16
80005d30:	e3 cd 80 80 	ldm	sp++,r7,pc
80005d34:	80 00       	ld.sh	r0,r0[0x0]
80005d36:	6a 68       	ld.w	r8,r5[0x18]
80005d38:	80 00       	ld.sh	r0,r0[0x0]
80005d3a:	69 04       	ld.w	r4,r4[0x40]
80005d3c:	80 00       	ld.sh	r0,r0[0x0]
80005d3e:	68 00       	ld.w	r0,r4[0x0]
80005d40:	80 00       	ld.sh	r0,r0[0x0]
80005d42:	69 12       	ld.w	r2,r4[0x44]
80005d44:	80 00       	ld.sh	r0,r0[0x0]
80005d46:	69 20       	ld.w	r0,r4[0x48]
80005d48:	80 00       	ld.sh	r0,r0[0x0]
80005d4a:	69 2e       	ld.w	lr,r4[0x48]

80005d4c <_stext>:

  .global _stext
  .type _stext, @function
_stext:
  // Set initial stack pointer.
  lda.w   sp, _estack
80005d4c:	e0 6d 40 00 	mov	sp,16384

  // Set up EVBA so interrupts can be enabled.
  lda.w   r0, _evba
  mtsr    AVR32_EVBA, r0
80005d50:	fe c0 f5 50 	sub	r0,pc,-2736

  // Enable the exception processing.
  csrf    AVR32_SR_EM_OFFSET
80005d54:	e3 b0 00 01 	mtsr	0x4,r0

  // Load initialized data having a global lifetime from the data LMA.
  lda.w   r0, _data
  lda.w   r1, _edata
80005d58:	d5 53       	csrf	0x15
  cp      r0, r1
80005d5a:	30 40       	mov	r0,4
  brhs    idata_load_loop_end
80005d5c:	30 81       	mov	r1,8
  lda.w   r2, _data_lma
80005d5e:	02 30       	cp.w	r0,r1
idata_load_loop:
  ld.d    r4, r2++
80005d60:	c0 72       	brcc	80005d6e <idata_load_loop_end>
  st.d    r0++, r4
80005d62:	fe c2 f2 4a 	sub	r2,pc,-3510

80005d66 <idata_load_loop>:
  cp      r0, r1
  brlo    idata_load_loop
80005d66:	a5 05       	ld.d	r4,r2++
idata_load_loop_end:

  // Clear uninitialized data having a global lifetime in the blank static storage section.
  lda.w   r0, __bss_start
80005d68:	a1 24       	st.d	r0++,r4
  lda.w   r1, _end
80005d6a:	02 30       	cp.w	r0,r1
  cp      r0, r1
80005d6c:	cf d3       	brcs	80005d66 <idata_load_loop>

80005d6e <idata_load_loop_end>:
  brhs    udata_clear_loop_end
80005d6e:	30 80       	mov	r0,8
  mov     r2, 0
80005d70:	e0 61 01 a0 	mov	r1,416
  mov     r3, 0
udata_clear_loop:
  st.d    r0++, r2
80005d74:	02 30       	cp.w	r0,r1
  cp      r0, r1
80005d76:	c0 62       	brcc	80005d82 <udata_clear_loop_end>
  brlo    udata_clear_loop
80005d78:	30 02       	mov	r2,0
  // Safety: Set the default "return" @ to the exit routine address.
  lda.w   lr, exit
#endif

  // Start the show.
  lda.w   pc, main
80005d7a:	30 03       	mov	r3,0

80005d7c <udata_clear_loop>:
80005d7c:	a1 22       	st.d	r0++,r2
80005d7e:	02 30       	cp.w	r0,r1
80005d80:	cf e3       	brcs	80005d7c <udata_clear_loop>

80005d82 <udata_clear_loop_end>:
80005d82:	fe cf fc ae 	sub	pc,pc,-850
80005d86:	d7 03       	nop

80005d88 <sysclk_enable_pba_module>:
/**
 * \brief Enable a module clock derived from the PBA clock
 * \param index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_enable_pba_module(unsigned int index)
{
80005d88:	eb cd 40 80 	pushm	r7,lr
80005d8c:	1a 97       	mov	r7,sp
80005d8e:	20 1d       	sub	sp,4
80005d90:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBA, index);
80005d94:	ee fb ff fc 	ld.w	r11,r7[-4]
80005d98:	30 2c       	mov	r12,2
80005d9a:	f0 1f 00 03 	mcall	80005da4 <sysclk_enable_pba_module+0x1c>
}
80005d9e:	2f fd       	sub	sp,-4
80005da0:	e3 cd 80 80 	ldm	sp++,r7,pc
80005da4:	80 00       	ld.sh	r0,r0[0x0]
80005da6:	52 44       	stdsp	sp[0x90],r4

80005da8 <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
80005da8:	eb cd 40 80 	pushm	r7,lr
80005dac:	1a 97       	mov	r7,sp
	return 1U << (pin & 0x1F);
}

__always_inline static void arch_ioport_init(void)
{
	sysclk_enable_pba_module(SYSCLK_GPIO);
80005dae:	30 6c       	mov	r12,6
80005db0:	f0 1f 00 02 	mcall	80005db8 <ioport_init+0x10>
	arch_ioport_init();
}
80005db4:	e3 cd 80 80 	ldm	sp++,r7,pc
80005db8:	80 00       	ld.sh	r0,r0[0x0]
80005dba:	5d 88       	*unknown*

80005dbc <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
80005dbc:	eb cd 40 80 	pushm	r7,lr
80005dc0:	1a 97       	mov	r7,sp
80005dc2:	20 cd       	sub	sp,48
80005dc4:	ef 4c ff d4 	st.w	r7[-44],r12
80005dc8:	ef 4b ff d0 	st.w	r7[-48],r11
80005dcc:	ee f8 ff d4 	ld.w	r8,r7[-44]
80005dd0:	ef 48 ff dc 	st.w	r7[-36],r8
80005dd4:	ee f8 ff d0 	ld.w	r8,r7[-48]
80005dd8:	ef 48 ff d8 	st.w	r7[-40],r8
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
80005ddc:	ee f8 ff d8 	ld.w	r8,r7[-40]
80005de0:	58 18       	cp.w	r8,1
80005de2:	c2 11       	brne	80005e24 <ioport_set_pin_dir+0x68>
80005de4:	ee f8 ff dc 	ld.w	r8,r7[-36]
80005de8:	ef 48 ff e0 	st.w	r7[-32],r8
80005dec:	ee f8 ff e0 	ld.w	r8,r7[-32]
80005df0:	ef 48 ff e4 	st.w	r7[-28],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80005df4:	ee f8 ff e4 	ld.w	r8,r7[-28]
80005df8:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80005dfa:	ef 48 ff e8 	st.w	r7[-24],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80005dfe:	ee f8 ff e8 	ld.w	r8,r7[-24]
80005e02:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80005e04:	e0 28 d8 00 	sub	r8,55296

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
80005e08:	ee f9 ff dc 	ld.w	r9,r7[-36]
80005e0c:	ef 49 ff ec 	st.w	r7[-20],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80005e10:	ee f9 ff ec 	ld.w	r9,r7[-20]
80005e14:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80005e18:	30 1a       	mov	r10,1
80005e1a:	f4 09 09 49 	lsl	r9,r10,r9

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
80005e1e:	f1 49 00 44 	st.w	r8[68],r9
80005e22:	c2 48       	rjmp	80005e6a <ioport_set_pin_dir+0xae>
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
80005e24:	ee f8 ff d8 	ld.w	r8,r7[-40]
80005e28:	58 08       	cp.w	r8,0
80005e2a:	c2 01       	brne	80005e6a <ioport_set_pin_dir+0xae>
80005e2c:	ee f8 ff dc 	ld.w	r8,r7[-36]
80005e30:	ef 48 ff f0 	st.w	r7[-16],r8
80005e34:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005e38:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80005e3c:	ee f8 ff f4 	ld.w	r8,r7[-12]
80005e40:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80005e42:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80005e46:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005e4a:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80005e4c:	e0 28 d8 00 	sub	r8,55296
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
80005e50:	ee f9 ff dc 	ld.w	r9,r7[-36]
80005e54:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80005e58:	ee f9 ff fc 	ld.w	r9,r7[-4]
80005e5c:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80005e60:	30 1a       	mov	r10,1
80005e62:	f4 09 09 49 	lsl	r9,r10,r9
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
80005e66:	f1 49 00 48 	st.w	r8[72],r9
	arch_ioport_set_pin_dir(pin, dir);
}
80005e6a:	2f 4d       	sub	sp,-48
80005e6c:	e3 cd 80 80 	ldm	sp++,r7,pc

80005e70 <board_init>:
#include "motor_control.h"
#include "settings_t.h"
#include "rtc.h"

void board_init(void)
{
80005e70:	eb cd 40 80 	pushm	r7,lr
80005e74:	1a 97       	mov	r7,sp
	sysclk_init();
80005e76:	f0 1f 00 0f 	mcall	80005eb0 <board_init+0x40>
	//wdt_disable();
	INTC_init_interrupts();
80005e7a:	f0 1f 00 0f 	mcall	80005eb4 <board_init+0x44>
	ioport_init();
80005e7e:	f0 1f 00 0f 	mcall	80005eb8 <board_init+0x48>
	//ioport_set_pin_dir(RST_ARDU_REG, IOPORT_DIR_OUTPUT);
	settings_init(true);
80005e82:	30 1c       	mov	r12,1
80005e84:	f0 1f 00 0e 	mcall	80005ebc <board_init+0x4c>
	sensor_init();
80005e88:	f0 1f 00 0e 	mcall	80005ec0 <board_init+0x50>
	motor_init();	
80005e8c:	f0 1f 00 0e 	mcall	80005ec4 <board_init+0x54>
	com_spi_init();
80005e90:	f0 1f 00 0e 	mcall	80005ec8 <board_init+0x58>
	rtc_init(RTC);
80005e94:	fe 7c 18 00 	mov	r12,-59392
80005e98:	f0 1f 00 0d 	mcall	80005ecc <board_init+0x5c>
	ioport_set_pin_dir(GPIO_PA25, IOPORT_DIR_OUTPUT);
80005e9c:	30 1b       	mov	r11,1
80005e9e:	31 9c       	mov	r12,25
80005ea0:	f0 1f 00 0c 	mcall	80005ed0 <board_init+0x60>
	ioport_set_pin_dir(LED_TRANS, IOPORT_DIR_OUTPUT);
80005ea4:	30 1b       	mov	r11,1
80005ea6:	31 7c       	mov	r12,23
80005ea8:	f0 1f 00 0a 	mcall	80005ed0 <board_init+0x60>
	//ioport_set_pin_dir(RST_ARDU_REG, IOPORT_DIR_INPUT);
}
80005eac:	e3 cd 80 80 	ldm	sp++,r7,pc
80005eb0:	80 00       	ld.sh	r0,r0[0x0]
80005eb2:	53 d4       	stdsp	sp[0xf4],r4
80005eb4:	80 00       	ld.sh	r0,r0[0x0]
80005eb6:	5b e0       	cp.w	r0,-2
80005eb8:	80 00       	ld.sh	r0,r0[0x0]
80005eba:	5d a8       	*unknown*
80005ebc:	80 00       	ld.sh	r0,r0[0x0]
80005ebe:	49 a4       	lddpc	r4,80005f24 <ioport_set_pin_mode+0x24>
80005ec0:	80 00       	ld.sh	r0,r0[0x0]
80005ec2:	40 3c       	lddsp	r12,sp[0xc]
80005ec4:	80 00       	ld.sh	r0,r0[0x0]
80005ec6:	36 bc       	mov	r12,107
80005ec8:	80 00       	ld.sh	r0,r0[0x0]
80005eca:	32 ec       	mov	r12,46
80005ecc:	80 00       	ld.sh	r0,r0[0x0]
80005ece:	22 84       	sub	r4,40
80005ed0:	80 00       	ld.sh	r0,r0[0x0]
80005ed2:	5d bc       	*unknown*

80005ed4 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern bool sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
80005ed4:	eb cd 40 80 	pushm	r7,lr
80005ed8:	1a 97       	mov	r7,sp
	case SYSCLK_SRC_PLL1:
		return pll_get_default_rate(1);
#endif

	case SYSCLK_SRC_RC120M:
		return OSC_RC120M_NOMINAL_HZ;
80005eda:	e0 68 0e 00 	mov	r8,3584
80005ede:	ea 18 07 27 	orh	r8,0x727

	default:
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
80005ee2:	10 9c       	mov	r12,r8
80005ee4:	e3 cd 80 80 	ldm	sp++,r7,pc

80005ee8 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
80005ee8:	eb cd 40 80 	pushm	r7,lr
80005eec:	1a 97       	mov	r7,sp
	return sysclk_get_main_hz() >> CONFIG_SYSCLK_CPU_DIV;
80005eee:	f0 1f 00 04 	mcall	80005efc <sysclk_get_cpu_hz+0x14>
80005ef2:	18 98       	mov	r8,r12
80005ef4:	a3 88       	lsr	r8,0x2
}
80005ef6:	10 9c       	mov	r12,r8
80005ef8:	e3 cd 80 80 	ldm	sp++,r7,pc
80005efc:	80 00       	ld.sh	r0,r0[0x0]
80005efe:	5e d4       	retvc	r4

80005f00 <ioport_set_pin_mode>:
 *
 * \param pin IOPORT pin to configure
 * \param mode Mode masks to configure for the specified pin (\ref ioport_modes)
 */
static inline void ioport_set_pin_mode(ioport_pin_t pin, ioport_mode_t mode)
{
80005f00:	eb cd 40 80 	pushm	r7,lr
80005f04:	1a 97       	mov	r7,sp
80005f06:	20 bd       	sub	sp,44
80005f08:	ef 4c ff d8 	st.w	r7[-40],r12
80005f0c:	ef 4b ff d4 	st.w	r7[-44],r11
80005f10:	ee f8 ff d8 	ld.w	r8,r7[-40]
80005f14:	ef 48 ff e0 	st.w	r7[-32],r8
80005f18:	ee f8 ff d4 	ld.w	r8,r7[-44]
80005f1c:	ef 48 ff dc 	st.w	r7[-36],r8
80005f20:	ee f8 ff e0 	ld.w	r8,r7[-32]
80005f24:	ef 48 ff e4 	st.w	r7[-28],r8
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80005f28:	ee f8 ff e4 	ld.w	r8,r7[-28]
80005f2c:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80005f30:	30 19       	mov	r9,1
80005f32:	f2 08 09 48 	lsl	r8,r9,r8
}

__always_inline static void arch_ioport_set_pin_mode(ioport_pin_t pin,
		ioport_mode_t mode)
{
	arch_ioport_set_port_mode(arch_ioport_pin_to_port_id(pin),
80005f36:	ee f9 ff e0 	ld.w	r9,r7[-32]
80005f3a:	ef 49 ff e8 	st.w	r7[-24],r9
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80005f3e:	ee f9 ff e8 	ld.w	r9,r7[-24]
80005f42:	a5 99       	lsr	r9,0x5
}

__always_inline static void arch_ioport_set_pin_mode(ioport_pin_t pin,
		ioport_mode_t mode)
{
	arch_ioport_set_port_mode(arch_ioport_pin_to_port_id(pin),
80005f44:	ef 49 ff f4 	st.w	r7[-12],r9
80005f48:	ef 48 ff f0 	st.w	r7[-16],r8
80005f4c:	ee f8 ff dc 	ld.w	r8,r7[-36]
80005f50:	ef 48 ff ec 	st.w	r7[-20],r8
80005f54:	ee f8 ff f4 	ld.w	r8,r7[-12]
80005f58:	ef 48 ff fc 	st.w	r7[-4],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80005f5c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005f60:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80005f62:	e0 28 d8 00 	sub	r8,55296
}

__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	volatile avr32_gpio_port_t *base = arch_ioport_port_to_base(port);
80005f66:	ef 48 ff f8 	st.w	r7[-8],r8

	if (mode & IOPORT_MODE_PULLUP) {
80005f6a:	ee f8 ff ec 	ld.w	r8,r7[-20]
80005f6e:	e2 18 00 08 	andl	r8,0x8,COH
80005f72:	c0 80       	breq	80005f82 <ioport_set_pin_mode+0x82>
		base->puers = mask;
80005f74:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005f78:	ee f9 ff f0 	ld.w	r9,r7[-16]
80005f7c:	f1 49 00 74 	st.w	r8[116],r9
80005f80:	c0 78       	rjmp	80005f8e <ioport_set_pin_mode+0x8e>
	} else {
		base->puerc = mask;
80005f82:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005f86:	ee f9 ff f0 	ld.w	r9,r7[-16]
80005f8a:	f1 49 00 78 	st.w	r8[120],r9
		base->odmerc = mask;
	}

#endif

	if (mode & IOPORT_MODE_GLITCH_FILTER) {
80005f8e:	ee f8 ff ec 	ld.w	r8,r7[-20]
80005f92:	e2 18 00 40 	andl	r8,0x40,COH
80005f96:	c0 80       	breq	80005fa6 <ioport_set_pin_mode+0xa6>
		base->gfers = mask;
80005f98:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005f9c:	ee f9 ff f0 	ld.w	r9,r7[-16]
80005fa0:	f1 49 00 c4 	st.w	r8[196],r9
80005fa4:	c0 78       	rjmp	80005fb2 <ioport_set_pin_mode+0xb2>
	} else {
		base->gferc = mask;
80005fa6:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005faa:	ee f9 ff f0 	ld.w	r9,r7[-16]
80005fae:	f1 49 00 c8 	st.w	r8[200],r9
		base->odcr0c = mask;
	}

#endif

	if (mode & IOPORT_MODE_MUX_BIT0) {
80005fb2:	ee f8 ff ec 	ld.w	r8,r7[-20]
80005fb6:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80005fba:	5c 58       	castu.b	r8
80005fbc:	c0 70       	breq	80005fca <ioport_set_pin_mode+0xca>
		base->pmr0s = mask;
80005fbe:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005fc2:	ee f9 ff f0 	ld.w	r9,r7[-16]
80005fc6:	91 59       	st.w	r8[0x14],r9
80005fc8:	c0 68       	rjmp	80005fd4 <ioport_set_pin_mode+0xd4>
	} else {
		base->pmr0c = mask;
80005fca:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005fce:	ee f9 ff f0 	ld.w	r9,r7[-16]
80005fd2:	91 69       	st.w	r8[0x18],r9
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
80005fd4:	ee f8 ff ec 	ld.w	r8,r7[-20]
80005fd8:	e2 18 00 02 	andl	r8,0x2,COH
80005fdc:	c0 70       	breq	80005fea <ioport_set_pin_mode+0xea>
		base->pmr1s = mask;
80005fde:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005fe2:	ee f9 ff f0 	ld.w	r9,r7[-16]
80005fe6:	91 99       	st.w	r8[0x24],r9
80005fe8:	c0 68       	rjmp	80005ff4 <ioport_set_pin_mode+0xf4>
	} else {
		base->pmr1c = mask;
80005fea:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005fee:	ee f9 ff f0 	ld.w	r9,r7[-16]
80005ff2:	91 a9       	st.w	r8[0x28],r9
	}

#ifdef IOPORT_MODE_MUX_BIT2
	if (mode & IOPORT_MODE_MUX_BIT2) {
80005ff4:	ee f8 ff ec 	ld.w	r8,r7[-20]
80005ff8:	e2 18 00 04 	andl	r8,0x4,COH
80005ffc:	c0 70       	breq	8000600a <ioport_set_pin_mode+0x10a>
		base->pmr2s = mask;
80005ffe:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006002:	ee f9 ff f0 	ld.w	r9,r7[-16]
80006006:	91 d9       	st.w	r8[0x34],r9
80006008:	c0 68       	rjmp	80006014 <ioport_set_pin_mode+0x114>
	} else {
		base->pmr2c = mask;
8000600a:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000600e:	ee f9 ff f0 	ld.w	r9,r7[-16]
80006012:	91 e9       	st.w	r8[0x38],r9
	arch_ioport_set_pin_mode(pin, mode);
}
80006014:	2f 5d       	sub	sp,-44
80006016:	e3 cd 80 80 	ldm	sp++,r7,pc

8000601a <ioport_get_pin_level>:
 *
 * \param pin IOPORT pin to read
 * \return Current logical value of the specified pin
 */
static inline bool ioport_get_pin_level(ioport_pin_t pin)
{
8000601a:	eb cd 40 80 	pushm	r7,lr
8000601e:	1a 97       	mov	r7,sp
80006020:	20 6d       	sub	sp,24
80006022:	ef 4c ff e8 	st.w	r7[-24],r12
80006026:	ee f8 ff e8 	ld.w	r8,r7[-24]
8000602a:	ef 48 ff ec 	st.w	r7[-20],r8
8000602e:	ee f8 ff ec 	ld.w	r8,r7[-20]
80006032:	ef 48 ff f0 	st.w	r7[-16],r8
80006036:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000603a:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
8000603e:	ee f8 ff f4 	ld.w	r8,r7[-12]
80006042:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80006044:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80006048:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000604c:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
8000604e:	e0 28 d8 00 	sub	r8,55296
	}
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->pvr & arch_ioport_pin_to_mask(pin);
80006052:	71 89       	ld.w	r9,r8[0x60]
80006054:	ee f8 ff ec 	ld.w	r8,r7[-20]
80006058:	ef 48 ff fc 	st.w	r7[-4],r8
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
8000605c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006060:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80006064:	30 1a       	mov	r10,1
80006066:	f4 08 09 48 	lsl	r8,r10,r8
	}
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->pvr & arch_ioport_pin_to_mask(pin);
8000606a:	f3 e8 00 08 	and	r8,r9,r8
8000606e:	5f 18       	srne	r8
80006070:	5c 58       	castu.b	r8
	return arch_ioport_get_pin_level(pin);
}
80006072:	10 9c       	mov	r12,r8
80006074:	2f ad       	sub	sp,-24
80006076:	e3 cd 80 80 	ldm	sp++,r7,pc

8000607a <ioport_toggle_pin_level>:
 * an output.
 *
 * \param pin IOPORT pin to toggle
 */
static inline void ioport_toggle_pin_level(ioport_pin_t pin)
{
8000607a:	eb cd 40 80 	pushm	r7,lr
8000607e:	1a 97       	mov	r7,sp
80006080:	20 6d       	sub	sp,24
80006082:	ef 4c ff e8 	st.w	r7[-24],r12
80006086:	ee f8 ff e8 	ld.w	r8,r7[-24]
8000608a:	ef 48 ff ec 	st.w	r7[-20],r8
8000608e:	ee f8 ff ec 	ld.w	r8,r7[-20]
80006092:	ef 48 ff f0 	st.w	r7[-16],r8
80006096:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000609a:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
8000609e:	ee f8 ff f4 	ld.w	r8,r7[-12]
800060a2:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
800060a4:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
800060a8:	ee f8 ff f8 	ld.w	r8,r7[-8]
800060ac:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
800060ae:	e0 28 d8 00 	sub	r8,55296
	return arch_ioport_port_to_base(port)->pvr & mask;
}

__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	arch_ioport_pin_to_base(pin)->ovrt = arch_ioport_pin_to_mask(pin);
800060b2:	ee f9 ff ec 	ld.w	r9,r7[-20]
800060b6:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
800060ba:	ee f9 ff fc 	ld.w	r9,r7[-4]
800060be:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
800060c2:	30 1a       	mov	r10,1
800060c4:	f4 09 09 49 	lsl	r9,r10,r9
	return arch_ioport_port_to_base(port)->pvr & mask;
}

__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	arch_ioport_pin_to_base(pin)->ovrt = arch_ioport_pin_to_mask(pin);
800060c8:	f1 49 00 5c 	st.w	r8[92],r9
	arch_ioport_toggle_pin_level(pin);
}
800060cc:	2f ad       	sub	sp,-24
800060ce:	e3 cd 80 80 	ldm	sp++,r7,pc
800060d2:	d7 03       	nop

800060d4 <main>:
#include "rtc.h"



int main (void)
{
800060d4:	eb cd 40 cf 	pushm	r0-r3,r6-r7,lr
800060d8:	1a 97       	mov	r7,sp
800060da:	21 bd       	sub	sp,108
	board_init();
800060dc:	f0 1f 00 a7 	mcall	80006378 <main+0x2a4>
	
	#define TEST_PID
	
	#ifdef TEST_PID
		pid_tmp test_tmp = {0,0};
800060e0:	30 08       	mov	r8,0
800060e2:	ef 48 ff c8 	st.w	r7[-56],r8
800060e6:	30 08       	mov	r8,0
800060e8:	ef 48 ff cc 	st.w	r7[-52],r8
		uint32_t test_x = 0, test_w = 0, a = 0;
800060ec:	30 08       	mov	r8,0
800060ee:	ef 48 ff d0 	st.w	r7[-48],r8
800060f2:	30 08       	mov	r8,0
800060f4:	ef 48 ff d4 	st.w	r7[-44],r8
800060f8:	30 08       	mov	r8,0
800060fa:	ef 48 ff d8 	st.w	r7[-40],r8
		pid_settings_t test_set;
		motor_values_t speed; 
		test_set.p = 0;
800060fe:	30 08       	mov	r8,0
80006100:	ef 48 ff bc 	st.w	r7[-68],r8
		test_set.i = 50000;
80006104:	e0 68 c3 50 	mov	r8,50000
80006108:	ef 48 ff c0 	st.w	r7[-64],r8
		test_set.d = 0;
8000610c:	30 08       	mov	r8,0
8000610e:	ef 48 ff c4 	st.w	r7[-60],r8
		ioport_set_pin_mode(GPIO_PB18,IOPORT_MODE_PULLUP);
80006112:	30 8b       	mov	r11,8
80006114:	33 2c       	mov	r12,50
80006116:	f0 1f 00 9a 	mcall	8000637c <main+0x2a8>
	#endif
	
	rtc_set_periodic_interrupt0(RTC);
8000611a:	fe 7c 18 00 	mov	r12,-59392
8000611e:	f0 1f 00 99 	mcall	80006380 <main+0x2ac>
	bool w_done = false;
80006122:	30 08       	mov	r8,0
80006124:	ef 68 ff df 	st.b	r7[-33],r8
	while (1)
	{
		if (!w_done)
80006128:	ef 38 ff df 	ld.ub	r8,r7[-33]
8000612c:	ec 18 00 01 	eorl	r8,0x1
80006130:	5c 58       	castu.b	r8
80006132:	c3 10       	breq	80006194 <main+0xc0>
		{
			sensor_euler = read_sensor_euler();
80006134:	fe f6 02 50 	ld.w	r6,pc[592]
80006138:	ee c8 00 6c 	sub	r8,r7,108
8000613c:	10 9c       	mov	r12,r8
8000613e:	f0 1f 00 93 	mcall	80006388 <main+0x2b4>
80006142:	0c 98       	mov	r8,r6
80006144:	ee c9 00 6c 	sub	r9,r7,108
80006148:	30 6a       	mov	r10,6
8000614a:	12 9b       	mov	r11,r9
8000614c:	10 9c       	mov	r12,r8
8000614e:	f0 1f 00 90 	mcall	8000638c <main+0x2b8>
			if(sensor_euler.h != 0 || sensor_euler.p != 0 || sensor_euler.r != 0)
80006152:	fe f8 02 32 	ld.w	r8,pc[562]
80006156:	90 08       	ld.sh	r8,r8[0x0]
80006158:	5c 88       	casts.h	r8
8000615a:	c0 c1       	brne	80006172 <main+0x9e>
8000615c:	fe f8 02 28 	ld.w	r8,pc[552]
80006160:	90 28       	ld.sh	r8,r8[0x4]
80006162:	5c 88       	casts.h	r8
80006164:	c0 71       	brne	80006172 <main+0x9e>
80006166:	fe f8 02 1e 	ld.w	r8,pc[542]
8000616a:	90 18       	ld.sh	r8,r8[0x2]
8000616c:	5c 88       	casts.h	r8
8000616e:	e0 80 00 f7 	breq	8000635c <main+0x288>
			{
				app_euler = sensor_euler;
80006172:	fe f8 02 1e 	ld.w	r8,pc[542]
80006176:	fe f9 02 0e 	ld.w	r9,pc[526]
8000617a:	30 6a       	mov	r10,6
8000617c:	12 9b       	mov	r11,r9
8000617e:	10 9c       	mov	r12,r8
80006180:	f0 1f 00 83 	mcall	8000638c <main+0x2b8>
				throotle = 0;
80006184:	fe f8 02 10 	ld.w	r8,pc[528]
80006188:	30 09       	mov	r9,0
8000618a:	91 09       	st.w	r8[0x0],r9
				w_done = true;
8000618c:	30 18       	mov	r8,1
8000618e:	ef 68 ff df 	st.b	r7[-33],r8
80006192:	ce 58       	rjmp	8000635c <main+0x288>
			}
		}
		else
		{
			#ifdef TEST_PID
				if (ioport_get_pin_level(GPIO_PB18)) test_w = 20;
80006194:	33 2c       	mov	r12,50
80006196:	f0 1f 00 81 	mcall	80006398 <main+0x2c4>
8000619a:	18 98       	mov	r8,r12
8000619c:	58 08       	cp.w	r8,0
8000619e:	c0 50       	breq	800061a8 <main+0xd4>
800061a0:	31 48       	mov	r8,20
800061a2:	ef 48 ff d4 	st.w	r7[-44],r8
800061a6:	c0 48       	rjmp	800061ae <main+0xda>
				else test_w = 0;
800061a8:	30 08       	mov	r8,0
800061aa:	ef 48 ff d4 	st.w	r7[-44],r8
				
				a = calculate_actuating_variable(test_set, test_w, test_x, &test_tmp);
800061ae:	ee fe ff d0 	ld.w	lr,r7[-48]
800061b2:	ee fc ff d4 	ld.w	r12,r7[-44]
800061b6:	ee c6 00 38 	sub	r6,r7,56
800061ba:	20 3d       	sub	sp,12
800061bc:	1a 98       	mov	r8,sp
800061be:	10 9a       	mov	r10,r8
800061c0:	ee cb 00 44 	sub	r11,r7,68
800061c4:	f6 e8 00 00 	ld.d	r8,r11[0]
800061c8:	f4 e9 00 00 	st.d	r10[0],r8
800061cc:	76 28       	ld.w	r8,r11[0x8]
800061ce:	95 28       	st.w	r10[0x8],r8
800061d0:	0c 9a       	mov	r10,r6
800061d2:	1c 9b       	mov	r11,lr
800061d4:	f0 1f 00 72 	mcall	8000639c <main+0x2c8>
800061d8:	2f dd       	sub	sp,-12
800061da:	18 98       	mov	r8,r12
800061dc:	ef 48 ff d8 	st.w	r7[-40],r8
				speed.position[MOTOR_POS_FL] = test_x;
800061e0:	ee f8 ff d0 	ld.w	r8,r7[-48]
800061e4:	ef 48 ff ac 	st.w	r7[-84],r8
				speed.position[MOTOR_POS_FR] = test_w;
800061e8:	ee f8 ff d4 	ld.w	r8,r7[-44]
800061ec:	ef 48 ff b0 	st.w	r7[-80],r8
				speed.position[MOTOR_POS_BL] = a;
800061f0:	ee f8 ff d8 	ld.w	r8,r7[-40]
800061f4:	ef 48 ff b4 	st.w	r7[-76],r8
				speed.position[MOTOR_POS_BR] = a;
800061f8:	ee f8 ff d8 	ld.w	r8,r7[-40]
800061fc:	ef 48 ff b8 	st.w	r7[-72],r8
				
				set_motor_speeds(speed);
80006200:	20 4d       	sub	sp,16
80006202:	1a 98       	mov	r8,sp
80006204:	ee c9 00 54 	sub	r9,r7,84
80006208:	20 08       	sub	r8,0
8000620a:	20 09       	sub	r9,0
8000620c:	72 0a       	ld.w	r10,r9[0x0]
8000620e:	91 0a       	st.w	r8[0x0],r10
80006210:	72 1a       	ld.w	r10,r9[0x4]
80006212:	91 1a       	st.w	r8[0x4],r10
80006214:	72 2a       	ld.w	r10,r9[0x8]
80006216:	91 2a       	st.w	r8[0x8],r10
80006218:	72 39       	ld.w	r9,r9[0xc]
8000621a:	91 39       	st.w	r8[0xc],r9
8000621c:	f0 1f 00 61 	mcall	800063a0 <main+0x2cc>
80006220:	2f cd       	sub	sp,-16
				delay_ms(20);
80006222:	f0 1f 00 61 	mcall	800063a4 <main+0x2d0>
80006226:	18 98       	mov	r8,r12
80006228:	31 49       	mov	r9,20
8000622a:	ef 49 ff e4 	st.w	r7[-28],r9
8000622e:	ef 48 ff e0 	st.w	r7[-32],r8
80006232:	ee f8 ff e4 	ld.w	r8,r7[-28]
80006236:	ef 48 ff ec 	st.w	r7[-20],r8
8000623a:	ee f8 ff e0 	ld.w	r8,r7[-32]
8000623e:	ef 48 ff e8 	st.w	r7[-24],r8
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
80006242:	ee f2 ff ec 	ld.w	r2,r7[-20]
80006246:	30 03       	mov	r3,0
80006248:	ee f0 ff e8 	ld.w	r0,r7[-24]
8000624c:	30 01       	mov	r1,0
8000624e:	e6 00 02 4a 	mul	r10,r3,r0
80006252:	e2 02 02 48 	mul	r8,r1,r2
80006256:	10 0a       	add	r10,r8
80006258:	e4 00 06 48 	mulu.d	r8,r2,r0
8000625c:	12 0a       	add	r10,r9
8000625e:	14 99       	mov	r9,r10
80006260:	e0 6a 03 e7 	mov	r10,999
80006264:	30 0b       	mov	r11,0
80006266:	f0 0a 00 0a 	add	r10,r8,r10
8000626a:	f2 0b 00 4b 	adc	r11,r9,r11
8000626e:	e0 68 03 e8 	mov	r8,1000
80006272:	30 09       	mov	r9,0
80006274:	f0 1f 00 4d 	mcall	800063a8 <main+0x2d4>
80006278:	14 98       	mov	r8,r10
8000627a:	16 99       	mov	r9,r11
 * \param  fcpu_hz: CPU frequency in Hz.
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
8000627c:	ef 48 ff f4 	st.w	r7[-12],r8
80006280:	ee c8 00 64 	sub	r8,r7,100
80006284:	ef 48 ff f0 	st.w	r7[-16],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80006288:	e1 b8 00 42 	mfsr	r8,0x108
8000628c:	10 99       	mov	r9,r8
8000628e:	ee f8 ff f0 	ld.w	r8,r7[-16]
80006292:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80006294:	ee f8 ff f0 	ld.w	r8,r7[-16]
80006298:	70 09       	ld.w	r9,r8[0x0]
8000629a:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000629e:	10 09       	add	r9,r8
800062a0:	ee f8 ff f0 	ld.w	r8,r7[-16]
800062a4:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
800062a6:	ee f9 ff f0 	ld.w	r9,r7[-16]
800062aa:	30 08       	mov	r8,0
800062ac:	f3 68 00 08 	st.b	r9[8],r8
800062b0:	ee c8 00 64 	sub	r8,r7,100
800062b4:	ef 48 ff f8 	st.w	r7[-8],r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800062b8:	e1 b8 00 42 	mfsr	r8,0x108
800062bc:	ef 48 ff fc 	st.w	r7[-4],r8

  if( cpu_time->timer_state==CPU_TIMER_STATE_STOPPED )
800062c0:	ee f8 ff f8 	ld.w	r8,r7[-8]
800062c4:	f1 39 00 08 	ld.ub	r9,r8[8]
800062c8:	30 28       	mov	r8,2
800062ca:	f0 09 18 00 	cp.b	r9,r8
800062ce:	c0 31       	brne	800062d4 <main+0x200>
    return false;
800062d0:	30 08       	mov	r8,0
800062d2:	c4 38       	rjmp	80006358 <main+0x284>

  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
800062d4:	ee f8 ff f8 	ld.w	r8,r7[-8]
800062d8:	f1 39 00 08 	ld.ub	r9,r8[8]
800062dc:	30 18       	mov	r8,1
800062de:	f0 09 18 00 	cp.b	r9,r8
800062e2:	c0 31       	brne	800062e8 <main+0x214>
    return true;
800062e4:	30 18       	mov	r8,1
800062e6:	c3 98       	rjmp	80006358 <main+0x284>

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800062e8:	ee f8 ff f8 	ld.w	r8,r7[-8]
800062ec:	70 09       	ld.w	r9,r8[0x0]
800062ee:	ee f8 ff f8 	ld.w	r8,r7[-8]
800062f2:	70 18       	ld.w	r8,r8[0x4]
800062f4:	10 39       	cp.w	r9,r8
800062f6:	e0 88 00 1a 	brls	8000632a <main+0x256>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800062fa:	ee f8 ff f8 	ld.w	r8,r7[-8]
800062fe:	70 08       	ld.w	r8,r8[0x0]
80006300:	ee f9 ff fc 	ld.w	r9,r7[-4]
80006304:	10 39       	cp.w	r9,r8
80006306:	c1 02       	brcc	80006326 <main+0x252>
80006308:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000630c:	70 18       	ld.w	r8,r8[0x4]
8000630e:	ee f9 ff fc 	ld.w	r9,r7[-4]
80006312:	10 39       	cp.w	r9,r8
80006314:	e0 88 00 09 	brls	80006326 <main+0x252>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
80006318:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000631c:	30 18       	mov	r8,1
8000631e:	f3 68 00 08 	st.b	r9[8],r8
      return true;
80006322:	30 18       	mov	r8,1
80006324:	c1 a8       	rjmp	80006358 <main+0x284>
    }
    return false;
80006326:	30 08       	mov	r8,0
80006328:	c1 88       	rjmp	80006358 <main+0x284>
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000632a:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000632e:	70 08       	ld.w	r8,r8[0x0]
80006330:	ee f9 ff fc 	ld.w	r9,r7[-4]
80006334:	10 39       	cp.w	r9,r8
80006336:	c0 93       	brcs	80006348 <main+0x274>
80006338:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000633c:	70 18       	ld.w	r8,r8[0x4]
8000633e:	ee f9 ff fc 	ld.w	r9,r7[-4]
80006342:	10 39       	cp.w	r9,r8
80006344:	e0 88 00 09 	brls	80006356 <main+0x282>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
80006348:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000634c:	30 18       	mov	r8,1
8000634e:	f3 68 00 08 	st.b	r9[8],r8
      return true;
80006352:	30 18       	mov	r8,1
80006354:	c0 28       	rjmp	80006358 <main+0x284>
    }
    return false;
80006356:	30 08       	mov	r8,0
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
  while( !cpu_is_timeout(&timer) );
80006358:	58 08       	cp.w	r8,0
8000635a:	ca b0       	breq	800062b0 <main+0x1dc>
				control();	
			#endif
		}
		
		
		check_save();
8000635c:	f0 1f 00 14 	mcall	800063ac <main+0x2d8>
		uint8_t calib_stat;
		read_sensor_data(BNO055_CALIB_STAT_ADDR, &calib_stat, 1);
80006360:	ee c8 00 55 	sub	r8,r7,85
80006364:	30 1a       	mov	r10,1
80006366:	10 9b       	mov	r11,r8
80006368:	33 5c       	mov	r12,53
8000636a:	f0 1f 00 12 	mcall	800063b0 <main+0x2dc>
		
		ioport_toggle_pin_level(GPIO_PA25);
8000636e:	31 9c       	mov	r12,25
80006370:	f0 1f 00 11 	mcall	800063b4 <main+0x2e0>
				
	}
80006374:	cd aa       	rjmp	80006128 <main+0x54>
80006376:	00 00       	add	r0,r0
80006378:	80 00       	ld.sh	r0,r0[0x0]
8000637a:	5e 70       	retpl	r0
8000637c:	80 00       	ld.sh	r0,r0[0x0]
8000637e:	5f 00       	sreq	r0
80006380:	80 00       	ld.sh	r0,r0[0x0]
80006382:	23 68       	sub	r8,54
80006384:	00 00       	add	r0,r0
80006386:	01 20       	ld.uh	r0,r0++
80006388:	80 00       	ld.sh	r0,r0[0x0]
8000638a:	46 ec       	lddsp	r12,sp[0x1b8]
8000638c:	80 00       	ld.sh	r0,r0[0x0]
8000638e:	66 1c       	ld.w	r12,r3[0x4]
80006390:	00 00       	add	r0,r0
80006392:	01 08       	ld.w	r8,r0++
80006394:	00 00       	add	r0,r0
80006396:	01 28       	ld.uh	r8,r0++
80006398:	80 00       	ld.sh	r0,r0[0x0]
8000639a:	60 1a       	ld.w	r10,r0[0x4]
8000639c:	80 00       	ld.sh	r0,r0[0x0]
8000639e:	3b 50       	mov	r0,-75
800063a0:	80 00       	ld.sh	r0,r0[0x0]
800063a2:	3a a8       	mov	r8,-86
800063a4:	80 00       	ld.sh	r0,r0[0x0]
800063a6:	5e e8       	retqs	r8
800063a8:	80 00       	ld.sh	r0,r0[0x0]
800063aa:	63 b8       	ld.w	r8,r1[0x6c]
800063ac:	80 00       	ld.sh	r0,r0[0x0]
800063ae:	4a 50       	lddpc	r0,80006440 <__avr32_udiv64+0x88>
800063b0:	80 00       	ld.sh	r0,r0[0x0]
800063b2:	45 78       	lddsp	r8,sp[0x15c]
800063b4:	80 00       	ld.sh	r0,r0[0x0]
800063b6:	60 7a       	ld.w	r10,r0[0x1c]

800063b8 <__avr32_udiv64>:
800063b8:	d4 31       	pushm	r0-r7,lr
800063ba:	1a 97       	mov	r7,sp
800063bc:	20 3d       	sub	sp,12
800063be:	10 9c       	mov	r12,r8
800063c0:	12 9e       	mov	lr,r9
800063c2:	14 93       	mov	r3,r10
800063c4:	58 09       	cp.w	r9,0
800063c6:	e0 81 00 bd 	brne	80006540 <__avr32_udiv64+0x188>
800063ca:	16 38       	cp.w	r8,r11
800063cc:	e0 88 00 40 	brls	8000644c <__avr32_udiv64+0x94>
800063d0:	f0 08 12 00 	clz	r8,r8
800063d4:	c0 d0       	breq	800063ee <__avr32_udiv64+0x36>
800063d6:	f6 08 09 4b 	lsl	r11,r11,r8
800063da:	f0 09 11 20 	rsub	r9,r8,32
800063de:	f8 08 09 4c 	lsl	r12,r12,r8
800063e2:	f4 09 0a 49 	lsr	r9,r10,r9
800063e6:	f4 08 09 43 	lsl	r3,r10,r8
800063ea:	f3 eb 10 0b 	or	r11,r9,r11
800063ee:	f8 0e 16 10 	lsr	lr,r12,0x10
800063f2:	f5 dc c0 10 	bfextu	r10,r12,0x0,0x10
800063f6:	f6 0e 0d 00 	divu	r0,r11,lr
800063fa:	e6 0b 16 10 	lsr	r11,r3,0x10
800063fe:	00 99       	mov	r9,r0
80006400:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80006404:	e0 0a 02 48 	mul	r8,r0,r10
80006408:	10 3b       	cp.w	r11,r8
8000640a:	c0 a2       	brcc	8000641e <__avr32_udiv64+0x66>
8000640c:	20 19       	sub	r9,1
8000640e:	18 0b       	add	r11,r12
80006410:	18 3b       	cp.w	r11,r12
80006412:	c0 63       	brcs	8000641e <__avr32_udiv64+0x66>
80006414:	10 3b       	cp.w	r11,r8
80006416:	f7 b9 03 01 	sublo	r9,1
8000641a:	f7 dc e3 0b 	addcs	r11,r11,r12
8000641e:	f6 08 01 01 	sub	r1,r11,r8
80006422:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
80006426:	e2 0e 0d 00 	divu	r0,r1,lr
8000642a:	e7 e1 11 03 	or	r3,r3,r1<<0x10
8000642e:	00 98       	mov	r8,r0
80006430:	e0 0a 02 4a 	mul	r10,r0,r10
80006434:	14 33       	cp.w	r3,r10
80006436:	c0 82       	brcc	80006446 <__avr32_udiv64+0x8e>
80006438:	20 18       	sub	r8,1
8000643a:	18 03       	add	r3,r12
8000643c:	18 33       	cp.w	r3,r12
8000643e:	c0 43       	brcs	80006446 <__avr32_udiv64+0x8e>
80006440:	14 33       	cp.w	r3,r10
80006442:	f7 b8 03 01 	sublo	r8,1
80006446:	f1 e9 11 08 	or	r8,r8,r9<<0x10
8000644a:	cd f8       	rjmp	80006608 <__avr32_udiv64+0x250>
8000644c:	58 08       	cp.w	r8,0
8000644e:	c0 51       	brne	80006458 <__avr32_udiv64+0xa0>
80006450:	30 19       	mov	r9,1
80006452:	f2 08 0d 08 	divu	r8,r9,r8
80006456:	10 9c       	mov	r12,r8
80006458:	f8 06 12 00 	clz	r6,r12
8000645c:	c0 41       	brne	80006464 <__avr32_udiv64+0xac>
8000645e:	18 1b       	sub	r11,r12
80006460:	30 19       	mov	r9,1
80006462:	c4 08       	rjmp	800064e2 <__avr32_udiv64+0x12a>
80006464:	ec 01 11 20 	rsub	r1,r6,32
80006468:	f4 01 0a 49 	lsr	r9,r10,r1
8000646c:	f8 06 09 4c 	lsl	r12,r12,r6
80006470:	f6 06 09 48 	lsl	r8,r11,r6
80006474:	f6 01 0a 41 	lsr	r1,r11,r1
80006478:	f3 e8 10 08 	or	r8,r9,r8
8000647c:	f8 03 16 10 	lsr	r3,r12,0x10
80006480:	eb dc c0 10 	bfextu	r5,r12,0x0,0x10
80006484:	e2 03 0d 00 	divu	r0,r1,r3
80006488:	f0 0b 16 10 	lsr	r11,r8,0x10
8000648c:	00 9e       	mov	lr,r0
8000648e:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80006492:	e0 05 02 49 	mul	r9,r0,r5
80006496:	12 3b       	cp.w	r11,r9
80006498:	c0 a2       	brcc	800064ac <__avr32_udiv64+0xf4>
8000649a:	20 1e       	sub	lr,1
8000649c:	18 0b       	add	r11,r12
8000649e:	18 3b       	cp.w	r11,r12
800064a0:	c0 63       	brcs	800064ac <__avr32_udiv64+0xf4>
800064a2:	12 3b       	cp.w	r11,r9
800064a4:	f7 be 03 01 	sublo	lr,1
800064a8:	f7 dc e3 0b 	addcs	r11,r11,r12
800064ac:	12 1b       	sub	r11,r9
800064ae:	f1 d8 c0 10 	bfextu	r8,r8,0x0,0x10
800064b2:	f6 03 0d 02 	divu	r2,r11,r3
800064b6:	f1 e3 11 08 	or	r8,r8,r3<<0x10
800064ba:	04 99       	mov	r9,r2
800064bc:	e4 05 02 4b 	mul	r11,r2,r5
800064c0:	16 38       	cp.w	r8,r11
800064c2:	c0 a2       	brcc	800064d6 <__avr32_udiv64+0x11e>
800064c4:	20 19       	sub	r9,1
800064c6:	18 08       	add	r8,r12
800064c8:	18 38       	cp.w	r8,r12
800064ca:	c0 63       	brcs	800064d6 <__avr32_udiv64+0x11e>
800064cc:	16 38       	cp.w	r8,r11
800064ce:	f7 b9 03 01 	sublo	r9,1
800064d2:	f1 dc e3 08 	addcs	r8,r8,r12
800064d6:	f4 06 09 43 	lsl	r3,r10,r6
800064da:	f0 0b 01 0b 	sub	r11,r8,r11
800064de:	f3 ee 11 09 	or	r9,r9,lr<<0x10
800064e2:	f8 06 16 10 	lsr	r6,r12,0x10
800064e6:	fd dc c0 10 	bfextu	lr,r12,0x0,0x10
800064ea:	f6 06 0d 00 	divu	r0,r11,r6
800064ee:	e6 0b 16 10 	lsr	r11,r3,0x10
800064f2:	00 9a       	mov	r10,r0
800064f4:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
800064f8:	e0 0e 02 48 	mul	r8,r0,lr
800064fc:	10 3b       	cp.w	r11,r8
800064fe:	c0 a2       	brcc	80006512 <__avr32_udiv64+0x15a>
80006500:	20 1a       	sub	r10,1
80006502:	18 0b       	add	r11,r12
80006504:	18 3b       	cp.w	r11,r12
80006506:	c0 63       	brcs	80006512 <__avr32_udiv64+0x15a>
80006508:	10 3b       	cp.w	r11,r8
8000650a:	f7 ba 03 01 	sublo	r10,1
8000650e:	f7 dc e3 0b 	addcs	r11,r11,r12
80006512:	f6 08 01 01 	sub	r1,r11,r8
80006516:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
8000651a:	e2 06 0d 00 	divu	r0,r1,r6
8000651e:	e7 e1 11 03 	or	r3,r3,r1<<0x10
80006522:	00 98       	mov	r8,r0
80006524:	e0 0e 02 4b 	mul	r11,r0,lr
80006528:	16 33       	cp.w	r3,r11
8000652a:	c0 82       	brcc	8000653a <__avr32_udiv64+0x182>
8000652c:	20 18       	sub	r8,1
8000652e:	18 03       	add	r3,r12
80006530:	18 33       	cp.w	r3,r12
80006532:	c0 43       	brcs	8000653a <__avr32_udiv64+0x182>
80006534:	16 33       	cp.w	r3,r11
80006536:	f7 b8 03 01 	sublo	r8,1
8000653a:	f1 ea 11 08 	or	r8,r8,r10<<0x10
8000653e:	c6 98       	rjmp	80006610 <__avr32_udiv64+0x258>
80006540:	16 39       	cp.w	r9,r11
80006542:	e0 8b 00 65 	brhi	8000660c <__avr32_udiv64+0x254>
80006546:	f2 09 12 00 	clz	r9,r9
8000654a:	c0 b1       	brne	80006560 <__avr32_udiv64+0x1a8>
8000654c:	10 3a       	cp.w	r10,r8
8000654e:	5f 2a       	srhs	r10
80006550:	1c 3b       	cp.w	r11,lr
80006552:	5f b8       	srhi	r8
80006554:	10 4a       	or	r10,r8
80006556:	f2 0a 18 00 	cp.b	r10,r9
8000655a:	c5 90       	breq	8000660c <__avr32_udiv64+0x254>
8000655c:	30 18       	mov	r8,1
8000655e:	c5 98       	rjmp	80006610 <__avr32_udiv64+0x258>
80006560:	f0 09 09 46 	lsl	r6,r8,r9
80006564:	f2 03 11 20 	rsub	r3,r9,32
80006568:	fc 09 09 4e 	lsl	lr,lr,r9
8000656c:	f0 03 0a 48 	lsr	r8,r8,r3
80006570:	f6 09 09 4c 	lsl	r12,r11,r9
80006574:	f4 03 0a 42 	lsr	r2,r10,r3
80006578:	ef 46 ff f4 	st.w	r7[-12],r6
8000657c:	f6 03 0a 43 	lsr	r3,r11,r3
80006580:	18 42       	or	r2,r12
80006582:	f1 ee 10 0c 	or	r12,r8,lr
80006586:	f8 01 16 10 	lsr	r1,r12,0x10
8000658a:	ed dc c0 10 	bfextu	r6,r12,0x0,0x10
8000658e:	e6 01 0d 04 	divu	r4,r3,r1
80006592:	e4 03 16 10 	lsr	r3,r2,0x10
80006596:	08 9e       	mov	lr,r4
80006598:	e7 e5 11 03 	or	r3,r3,r5<<0x10
8000659c:	e8 06 02 48 	mul	r8,r4,r6
800065a0:	10 33       	cp.w	r3,r8
800065a2:	c0 a2       	brcc	800065b6 <__avr32_udiv64+0x1fe>
800065a4:	20 1e       	sub	lr,1
800065a6:	18 03       	add	r3,r12
800065a8:	18 33       	cp.w	r3,r12
800065aa:	c0 63       	brcs	800065b6 <__avr32_udiv64+0x1fe>
800065ac:	10 33       	cp.w	r3,r8
800065ae:	f7 be 03 01 	sublo	lr,1
800065b2:	e7 dc e3 03 	addcs	r3,r3,r12
800065b6:	10 13       	sub	r3,r8
800065b8:	f7 d2 c0 10 	bfextu	r11,r2,0x0,0x10
800065bc:	e6 01 0d 00 	divu	r0,r3,r1
800065c0:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
800065c4:	00 98       	mov	r8,r0
800065c6:	e0 06 02 46 	mul	r6,r0,r6
800065ca:	0c 3b       	cp.w	r11,r6
800065cc:	c0 a2       	brcc	800065e0 <__avr32_udiv64+0x228>
800065ce:	20 18       	sub	r8,1
800065d0:	18 0b       	add	r11,r12
800065d2:	18 3b       	cp.w	r11,r12
800065d4:	c0 63       	brcs	800065e0 <__avr32_udiv64+0x228>
800065d6:	0c 3b       	cp.w	r11,r6
800065d8:	f7 dc e3 0b 	addcs	r11,r11,r12
800065dc:	f7 b8 03 01 	sublo	r8,1
800065e0:	f1 ee 11 08 	or	r8,r8,lr<<0x10
800065e4:	ee f4 ff f4 	ld.w	r4,r7[-12]
800065e8:	0c 1b       	sub	r11,r6
800065ea:	f0 04 06 42 	mulu.d	r2,r8,r4
800065ee:	06 95       	mov	r5,r3
800065f0:	16 35       	cp.w	r5,r11
800065f2:	e0 8b 00 0a 	brhi	80006606 <__avr32_udiv64+0x24e>
800065f6:	5f 0b       	sreq	r11
800065f8:	f4 09 09 49 	lsl	r9,r10,r9
800065fc:	12 32       	cp.w	r2,r9
800065fe:	5f b9       	srhi	r9
80006600:	f7 e9 00 09 	and	r9,r11,r9
80006604:	c0 60       	breq	80006610 <__avr32_udiv64+0x258>
80006606:	20 18       	sub	r8,1
80006608:	30 09       	mov	r9,0
8000660a:	c0 38       	rjmp	80006610 <__avr32_udiv64+0x258>
8000660c:	30 09       	mov	r9,0
8000660e:	12 98       	mov	r8,r9
80006610:	10 9a       	mov	r10,r8
80006612:	12 93       	mov	r3,r9
80006614:	10 92       	mov	r2,r8
80006616:	12 9b       	mov	r11,r9
80006618:	2f dd       	sub	sp,-12
8000661a:	d8 32       	popm	r0-r7,pc

8000661c <memcpy>:
8000661c:	58 8a       	cp.w	r10,8
8000661e:	c2 f5       	brlt	8000667c <memcpy+0x60>
80006620:	f9 eb 10 09 	or	r9,r12,r11
80006624:	e2 19 00 03 	andl	r9,0x3,COH
80006628:	e0 81 00 97 	brne	80006756 <memcpy+0x13a>
8000662c:	e0 4a 00 20 	cp.w	r10,32
80006630:	c3 b4       	brge	800066a6 <memcpy+0x8a>
80006632:	f4 08 14 02 	asr	r8,r10,0x2
80006636:	f0 09 11 08 	rsub	r9,r8,8
8000663a:	fe 09 00 2f 	add	pc,pc,r9<<0x2
8000663e:	76 69       	ld.w	r9,r11[0x18]
80006640:	99 69       	st.w	r12[0x18],r9
80006642:	76 59       	ld.w	r9,r11[0x14]
80006644:	99 59       	st.w	r12[0x14],r9
80006646:	76 49       	ld.w	r9,r11[0x10]
80006648:	99 49       	st.w	r12[0x10],r9
8000664a:	76 39       	ld.w	r9,r11[0xc]
8000664c:	99 39       	st.w	r12[0xc],r9
8000664e:	76 29       	ld.w	r9,r11[0x8]
80006650:	99 29       	st.w	r12[0x8],r9
80006652:	76 19       	ld.w	r9,r11[0x4]
80006654:	99 19       	st.w	r12[0x4],r9
80006656:	76 09       	ld.w	r9,r11[0x0]
80006658:	99 09       	st.w	r12[0x0],r9
8000665a:	f6 08 00 2b 	add	r11,r11,r8<<0x2
8000665e:	f8 08 00 28 	add	r8,r12,r8<<0x2
80006662:	e0 1a 00 03 	andl	r10,0x3
80006666:	f4 0a 11 04 	rsub	r10,r10,4
8000666a:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
8000666e:	17 a9       	ld.ub	r9,r11[0x2]
80006670:	b0 a9       	st.b	r8[0x2],r9
80006672:	17 99       	ld.ub	r9,r11[0x1]
80006674:	b0 99       	st.b	r8[0x1],r9
80006676:	17 89       	ld.ub	r9,r11[0x0]
80006678:	b0 89       	st.b	r8[0x0],r9
8000667a:	5e fc       	retal	r12
8000667c:	f4 0a 11 09 	rsub	r10,r10,9
80006680:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
80006684:	17 f9       	ld.ub	r9,r11[0x7]
80006686:	b8 f9       	st.b	r12[0x7],r9
80006688:	17 e9       	ld.ub	r9,r11[0x6]
8000668a:	b8 e9       	st.b	r12[0x6],r9
8000668c:	17 d9       	ld.ub	r9,r11[0x5]
8000668e:	b8 d9       	st.b	r12[0x5],r9
80006690:	17 c9       	ld.ub	r9,r11[0x4]
80006692:	b8 c9       	st.b	r12[0x4],r9
80006694:	17 b9       	ld.ub	r9,r11[0x3]
80006696:	b8 b9       	st.b	r12[0x3],r9
80006698:	17 a9       	ld.ub	r9,r11[0x2]
8000669a:	b8 a9       	st.b	r12[0x2],r9
8000669c:	17 99       	ld.ub	r9,r11[0x1]
8000669e:	b8 99       	st.b	r12[0x1],r9
800066a0:	17 89       	ld.ub	r9,r11[0x0]
800066a2:	b8 89       	st.b	r12[0x0],r9
800066a4:	5e fc       	retal	r12
800066a6:	eb cd 40 c0 	pushm	r6-r7,lr
800066aa:	18 99       	mov	r9,r12
800066ac:	22 0a       	sub	r10,32
800066ae:	b7 07       	ld.d	r6,r11++
800066b0:	b3 26       	st.d	r9++,r6
800066b2:	b7 07       	ld.d	r6,r11++
800066b4:	b3 26       	st.d	r9++,r6
800066b6:	b7 07       	ld.d	r6,r11++
800066b8:	b3 26       	st.d	r9++,r6
800066ba:	b7 07       	ld.d	r6,r11++
800066bc:	b3 26       	st.d	r9++,r6
800066be:	22 0a       	sub	r10,32
800066c0:	cf 74       	brge	800066ae <memcpy+0x92>
800066c2:	2f 0a       	sub	r10,-16
800066c4:	c0 65       	brlt	800066d0 <memcpy+0xb4>
800066c6:	b7 07       	ld.d	r6,r11++
800066c8:	b3 26       	st.d	r9++,r6
800066ca:	b7 07       	ld.d	r6,r11++
800066cc:	b3 26       	st.d	r9++,r6
800066ce:	21 0a       	sub	r10,16
800066d0:	5c 3a       	neg	r10
800066d2:	fe 0a 00 3f 	add	pc,pc,r10<<0x3
800066d6:	d7 03       	nop
800066d8:	d7 03       	nop
800066da:	f7 36 00 0e 	ld.ub	r6,r11[14]
800066de:	f3 66 00 0e 	st.b	r9[14],r6
800066e2:	f7 36 00 0d 	ld.ub	r6,r11[13]
800066e6:	f3 66 00 0d 	st.b	r9[13],r6
800066ea:	f7 36 00 0c 	ld.ub	r6,r11[12]
800066ee:	f3 66 00 0c 	st.b	r9[12],r6
800066f2:	f7 36 00 0b 	ld.ub	r6,r11[11]
800066f6:	f3 66 00 0b 	st.b	r9[11],r6
800066fa:	f7 36 00 0a 	ld.ub	r6,r11[10]
800066fe:	f3 66 00 0a 	st.b	r9[10],r6
80006702:	f7 36 00 09 	ld.ub	r6,r11[9]
80006706:	f3 66 00 09 	st.b	r9[9],r6
8000670a:	f7 36 00 08 	ld.ub	r6,r11[8]
8000670e:	f3 66 00 08 	st.b	r9[8],r6
80006712:	f7 36 00 07 	ld.ub	r6,r11[7]
80006716:	f3 66 00 07 	st.b	r9[7],r6
8000671a:	f7 36 00 06 	ld.ub	r6,r11[6]
8000671e:	f3 66 00 06 	st.b	r9[6],r6
80006722:	f7 36 00 05 	ld.ub	r6,r11[5]
80006726:	f3 66 00 05 	st.b	r9[5],r6
8000672a:	f7 36 00 04 	ld.ub	r6,r11[4]
8000672e:	f3 66 00 04 	st.b	r9[4],r6
80006732:	f7 36 00 03 	ld.ub	r6,r11[3]
80006736:	f3 66 00 03 	st.b	r9[3],r6
8000673a:	f7 36 00 02 	ld.ub	r6,r11[2]
8000673e:	f3 66 00 02 	st.b	r9[2],r6
80006742:	f7 36 00 01 	ld.ub	r6,r11[1]
80006746:	f3 66 00 01 	st.b	r9[1],r6
8000674a:	f7 36 00 00 	ld.ub	r6,r11[0]
8000674e:	f3 66 00 00 	st.b	r9[0],r6
80006752:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80006756:	20 1a       	sub	r10,1
80006758:	f6 0a 07 09 	ld.ub	r9,r11[r10]
8000675c:	f8 0a 0b 09 	st.b	r12[r10],r9
80006760:	cf b1       	brne	80006756 <memcpy+0x13a>
80006762:	5e fc       	retal	r12

Disassembly of section .exception:

80006800 <_evba>:
_evba:

	.org  0x000
	// Unrecoverable Exception.
_handle_Unrecoverable_Exception:
	rjmp $
80006800:	c0 08       	rjmp	80006800 <_evba>
	...

80006804 <_handle_TLB_Multiple_Hit>:

	.org  0x004
	// TLB Multiple Hit.
_handle_TLB_Multiple_Hit:
	rjmp $
80006804:	c0 08       	rjmp	80006804 <_handle_TLB_Multiple_Hit>
	...

80006808 <_handle_Bus_Error_Data_Fetch>:

	.org  0x008
	// Bus Error Data Fetch.
_handle_Bus_Error_Data_Fetch:
	rjmp $
80006808:	c0 08       	rjmp	80006808 <_handle_Bus_Error_Data_Fetch>
	...

8000680c <_handle_Bus_Error_Instruction_Fetch>:

	.org  0x00C
	// Bus Error Instruction Fetch.
_handle_Bus_Error_Instruction_Fetch:
	rjmp $
8000680c:	c0 08       	rjmp	8000680c <_handle_Bus_Error_Instruction_Fetch>
	...

80006810 <_handle_NMI>:

	.org  0x010
	// NMI.
_handle_NMI:
	rjmp $
80006810:	c0 08       	rjmp	80006810 <_handle_NMI>
	...

80006814 <_handle_Instruction_Address>:

	.org  0x014
	// Instruction Address.
_handle_Instruction_Address:
	rjmp $
80006814:	c0 08       	rjmp	80006814 <_handle_Instruction_Address>
	...

80006818 <_handle_ITLB_Protection>:

	.org  0x018
	// ITLB Protection.
_handle_ITLB_Protection:
	rjmp $
80006818:	c0 08       	rjmp	80006818 <_handle_ITLB_Protection>
	...

8000681c <_handle_Breakpoint>:

	.org  0x01C
	// Breakpoint.
_handle_Breakpoint:
	rjmp $
8000681c:	c0 08       	rjmp	8000681c <_handle_Breakpoint>
	...

80006820 <_handle_Illegal_Opcode>:

	.org  0x020
	// Illegal Opcode.
_handle_Illegal_Opcode:
	rjmp $
80006820:	c0 08       	rjmp	80006820 <_handle_Illegal_Opcode>
	...

80006824 <_handle_Unimplemented_Instruction>:

	.org  0x024
	// Unimplemented Instruction.
_handle_Unimplemented_Instruction:
	rjmp $
80006824:	c0 08       	rjmp	80006824 <_handle_Unimplemented_Instruction>
	...

80006828 <_handle_Privilege_Violation>:

	.org  0x028
	// Privilege Violation.
_handle_Privilege_Violation:
	rjmp $
80006828:	c0 08       	rjmp	80006828 <_handle_Privilege_Violation>
	...

8000682c <_handle_Floating_Point>:

	.org  0x02C
	// Floating-Point: UNUSED IN AVR32UC and AVR32AP.
_handle_Floating_Point:
	rjmp $
8000682c:	c0 08       	rjmp	8000682c <_handle_Floating_Point>
	...

80006830 <_handle_Coprocessor_Absent>:

	.org  0x030
	// Coprocessor Absent: UNUSED IN AVR32UC.
_handle_Coprocessor_Absent:
	rjmp $
80006830:	c0 08       	rjmp	80006830 <_handle_Coprocessor_Absent>
	...

80006834 <_handle_Data_Address_Read>:

	.org  0x034
	// Data Address (Read).
_handle_Data_Address_Read:
	rjmp $
80006834:	c0 08       	rjmp	80006834 <_handle_Data_Address_Read>
	...

80006838 <_handle_Data_Address_Write>:

	.org  0x038
	// Data Address (Write).
_handle_Data_Address_Write:
	rjmp $
80006838:	c0 08       	rjmp	80006838 <_handle_Data_Address_Write>
	...

8000683c <_handle_DTLB_Protection_Read>:

	.org  0x03C
	// DTLB Protection (Read).
_handle_DTLB_Protection_Read:
	rjmp $
8000683c:	c0 08       	rjmp	8000683c <_handle_DTLB_Protection_Read>
	...

80006840 <_handle_DTLB_Protection_Write>:

	.org  0x040
	// DTLB Protection (Write).
_handle_DTLB_Protection_Write:
	rjmp $
80006840:	c0 08       	rjmp	80006840 <_handle_DTLB_Protection_Write>
	...

80006844 <_handle_DTLB_Modified>:

	.org  0x044
	// DTLB Modified: UNUSED IN AVR32UC.
_handle_DTLB_Modified:
	rjmp $
80006844:	c0 08       	rjmp	80006844 <_handle_DTLB_Modified>
	...

80006850 <_handle_ITLB_Miss>:

	.org  0x050
	// ITLB Miss.
_handle_ITLB_Miss:
	rjmp $
80006850:	c0 08       	rjmp	80006850 <_handle_ITLB_Miss>
	...

80006860 <_handle_DTLB_Miss_Read>:

	.org  0x060
	// DTLB Miss (Read).
_handle_DTLB_Miss_Read:
	rjmp $
80006860:	c0 08       	rjmp	80006860 <_handle_DTLB_Miss_Read>
	...

80006870 <_handle_DTLB_Miss_Write>:

	.org  0x070
	// DTLB Miss (Write).
_handle_DTLB_Miss_Write:
	rjmp $
80006870:	c0 08       	rjmp	80006870 <_handle_DTLB_Miss_Write>
	...

80006900 <_handle_Supervisor_Call>:

	.org  0x100
	// Supervisor Call.
_handle_Supervisor_Call:
	rjmp $
80006900:	c0 08       	rjmp	80006900 <_handle_Supervisor_Call>
80006902:	d7 03       	nop

80006904 <_int0>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80006904:	30 0c       	mov	r12,0
80006906:	fe b0 f9 2b 	rcall	80005b5c <_get_interrupt_handler>
8000690a:	58 0c       	cp.w	r12,0
8000690c:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
80006910:	d6 03       	rete

80006912 <_int1>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80006912:	30 1c       	mov	r12,1
80006914:	fe b0 f9 24 	rcall	80005b5c <_get_interrupt_handler>
80006918:	58 0c       	cp.w	r12,0
8000691a:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000691e:	d6 03       	rete

80006920 <_int2>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80006920:	30 2c       	mov	r12,2
80006922:	fe b0 f9 1d 	rcall	80005b5c <_get_interrupt_handler>
80006926:	58 0c       	cp.w	r12,0
80006928:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000692c:	d6 03       	rete

8000692e <_int3>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000692e:	30 3c       	mov	r12,3
80006930:	fe b0 f9 16 	rcall	80005b5c <_get_interrupt_handler>
80006934:	58 0c       	cp.w	r12,0
80006936:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000693a:	d6 03       	rete
8000693c:	d7 03       	nop
8000693e:	d7 03       	nop
80006940:	d7 03       	nop
80006942:	d7 03       	nop
80006944:	d7 03       	nop
80006946:	d7 03       	nop
80006948:	d7 03       	nop
8000694a:	d7 03       	nop
8000694c:	d7 03       	nop
8000694e:	d7 03       	nop
80006950:	d7 03       	nop
80006952:	d7 03       	nop
80006954:	d7 03       	nop
80006956:	d7 03       	nop
80006958:	d7 03       	nop
8000695a:	d7 03       	nop
8000695c:	d7 03       	nop
8000695e:	d7 03       	nop
80006960:	d7 03       	nop
80006962:	d7 03       	nop
80006964:	d7 03       	nop
80006966:	d7 03       	nop
80006968:	d7 03       	nop
8000696a:	d7 03       	nop
8000696c:	d7 03       	nop
8000696e:	d7 03       	nop
80006970:	d7 03       	nop
80006972:	d7 03       	nop
80006974:	d7 03       	nop
80006976:	d7 03       	nop
80006978:	d7 03       	nop
8000697a:	d7 03       	nop
8000697c:	d7 03       	nop
8000697e:	d7 03       	nop
80006980:	d7 03       	nop
80006982:	d7 03       	nop
80006984:	d7 03       	nop
80006986:	d7 03       	nop
80006988:	d7 03       	nop
8000698a:	d7 03       	nop
8000698c:	d7 03       	nop
8000698e:	d7 03       	nop
80006990:	d7 03       	nop
80006992:	d7 03       	nop
80006994:	d7 03       	nop
80006996:	d7 03       	nop
80006998:	d7 03       	nop
8000699a:	d7 03       	nop
8000699c:	d7 03       	nop
8000699e:	d7 03       	nop
800069a0:	d7 03       	nop
800069a2:	d7 03       	nop
800069a4:	d7 03       	nop
800069a6:	d7 03       	nop
800069a8:	d7 03       	nop
800069aa:	d7 03       	nop
800069ac:	d7 03       	nop
800069ae:	d7 03       	nop
800069b0:	d7 03       	nop
800069b2:	d7 03       	nop
800069b4:	d7 03       	nop
800069b6:	d7 03       	nop
800069b8:	d7 03       	nop
800069ba:	d7 03       	nop
800069bc:	d7 03       	nop
800069be:	d7 03       	nop
800069c0:	d7 03       	nop
800069c2:	d7 03       	nop
800069c4:	d7 03       	nop
800069c6:	d7 03       	nop
800069c8:	d7 03       	nop
800069ca:	d7 03       	nop
800069cc:	d7 03       	nop
800069ce:	d7 03       	nop
800069d0:	d7 03       	nop
800069d2:	d7 03       	nop
800069d4:	d7 03       	nop
800069d6:	d7 03       	nop
800069d8:	d7 03       	nop
800069da:	d7 03       	nop
800069dc:	d7 03       	nop
800069de:	d7 03       	nop
800069e0:	d7 03       	nop
800069e2:	d7 03       	nop
800069e4:	d7 03       	nop
800069e6:	d7 03       	nop
800069e8:	d7 03       	nop
800069ea:	d7 03       	nop
800069ec:	d7 03       	nop
800069ee:	d7 03       	nop
800069f0:	d7 03       	nop
800069f2:	d7 03       	nop
800069f4:	d7 03       	nop
800069f6:	d7 03       	nop
800069f8:	d7 03       	nop
800069fa:	d7 03       	nop
800069fc:	d7 03       	nop
800069fe:	d7 03       	nop
