#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Mar 26 16:37:03 2025
# Process ID: 12476
# Current directory: C:/Users/kccistc/Desktop/250325_Verilog_Project3/250325_Uart_Sensor/project_2/project_2.runs/synth_1
# Command line: vivado.exe -log top_dut.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_dut.tcl
# Log file: C:/Users/kccistc/Desktop/250325_Verilog_Project3/250325_Uart_Sensor/project_2/project_2.runs/synth_1/top_dut.vds
# Journal file: C:/Users/kccistc/Desktop/250325_Verilog_Project3/250325_Uart_Sensor/project_2/project_2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_dut.tcl -notrace
Command: synth_design -top top_dut -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15576
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1104.551 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_dut' [C:/Users/kccistc/Desktop/250325_Verilog_Project3/250325_Uart_Sensor/project_2/project_2.srcs/sources_1/new/top_dut.v:3]
INFO: [Synth 8-6157] synthesizing module 'dut_ctr' [C:/Users/kccistc/Desktop/250325_Verilog_Project3/250325_Uart_Sensor/project_2/project_2.srcs/sources_1/new/dut_ctr.v:1]
	Parameter IDLE bound to: 4'b0000 
	Parameter START bound to: 4'b0001 
	Parameter WAIT bound to: 4'b0010 
	Parameter SYNC_LOW bound to: 4'b0011 
	Parameter SYNC_HIGH bound to: 4'b0100 
	Parameter DATA_SYNC bound to: 4'b0101 
	Parameter DATA_BIT bound to: 4'b0110 
	Parameter STOP bound to: 4'b0111 
	Parameter READ bound to: 4'b1000 
	Parameter TICK_SEC bound to: 18 - type: integer 
	Parameter WAIT_TIME bound to: 30 - type: integer 
	Parameter SYNC_CNT bound to: 8 - type: integer 
	Parameter DATA_SYNC_CNT bound to: 5 - type: integer 
	Parameter DATA_0_CNT bound to: 3 - type: integer 
	Parameter DATA_1_CNT bound to: 7 - type: integer 
	Parameter STOP_CNT bound to: 5 - type: integer 
	Parameter TIME_OUT bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dut_ctr' (1#1) [C:/Users/kccistc/Desktop/250325_Verilog_Project3/250325_Uart_Sensor/project_2/project_2.srcs/sources_1/new/dut_ctr.v:1]
INFO: [Synth 8-6157] synthesizing module 'tick_gen' [C:/Users/kccistc/Desktop/250325_Verilog_Project3/250325_Uart_Sensor/project_2/project_2.srcs/sources_1/new/tick_gen.v:3]
INFO: [Synth 8-6155] done synthesizing module 'tick_gen' (2#1) [C:/Users/kccistc/Desktop/250325_Verilog_Project3/250325_Uart_Sensor/project_2/project_2.srcs/sources_1/new/tick_gen.v:3]
INFO: [Synth 8-6157] synthesizing module 'dnt_led' [C:/Users/kccistc/Desktop/250325_Verilog_Project3/250325_Uart_Sensor/project_2/project_2.srcs/sources_1/new/dnt_led.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dnt_led' (3#1) [C:/Users/kccistc/Desktop/250325_Verilog_Project3/250325_Uart_Sensor/project_2/project_2.srcs/sources_1/new/dnt_led.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top_dut' (4#1) [C:/Users/kccistc/Desktop/250325_Verilog_Project3/250325_Uart_Sensor/project_2/project_2.srcs/sources_1/new/top_dut.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1104.551 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1104.551 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1104.551 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1104.551 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/XDC/Basys-3-Master.xdc]
Finished Parsing XDC File [D:/XDC/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/XDC/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_dut_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_dut_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1171.992 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1171.992 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1171.992 ; gain = 67.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1171.992 ; gain = 67.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1171.992 ; gain = 67.441
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'dut_ctr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                             0000
                   START |                               01 |                             0001
                    WAIT |                               10 |                             0010
                SYNC_LOW |                               11 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'dut_ctr'
WARNING: [Synth 8-327] inferring latch for variable 'bit_count_reg' [C:/Users/kccistc/Desktop/250325_Verilog_Project3/250325_Uart_Sensor/project_2/project_2.srcs/sources_1/new/dut_ctr.v:165]
WARNING: [Synth 8-327] inferring latch for variable 'dnt_data_reg' [C:/Users/kccistc/Desktop/250325_Verilog_Project3/250325_Uart_Sensor/project_2/project_2.srcs/sources_1/new/dut_ctr.v:135]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1171.992 ; gain = 67.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   25 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   25 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 17    
	   4 Input    4 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1171.992 ; gain = 67.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1171.992 ; gain = 67.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1171.992 ; gain = 67.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1175.262 ; gain = 70.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1182.652 ; gain = 78.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1182.652 ; gain = 78.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1182.652 ; gain = 78.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1182.652 ; gain = 78.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1182.652 ; gain = 78.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1182.652 ; gain = 78.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    11|
|3     |LUT2   |     7|
|4     |LUT3   |     4|
|5     |LUT4   |    10|
|6     |LUT5   |    37|
|7     |LUT6   |    40|
|8     |FDCE   |    64|
|9     |FDPE   |     1|
|10    |IBUF   |     3|
|11    |OBUF   |    11|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1182.652 ; gain = 78.102
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1182.652 ; gain = 10.660
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1182.652 ; gain = 78.102
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1194.715 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1199.480 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1199.480 ; gain = 94.930
INFO: [Common 17-1381] The checkpoint 'C:/Users/kccistc/Desktop/250325_Verilog_Project3/250325_Uart_Sensor/project_2/project_2.runs/synth_1/top_dut.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_dut_utilization_synth.rpt -pb top_dut_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 26 16:37:38 2025...
