
`timescale 1ns/1ps

module tb_fault_adder;

    reg [3:0] a, b;
    reg C_in;

    wire [3:0] sum_normal, sum_sa0, sum_sa1;
    wire C_out_normal, C_out_sa0, C_out_sa1;

    reg [4:0] expected;

    integer i, j;
    integer normal_errors, sa0_detected, sa1_detected;

    // Connecting the normal adder
    rcd_adder normal(a, b, C_in, sum_normal, C_out_normal);

    // Connecting the stuck-at-0 adder
    rcd_adder_sa0 faulty_sa0(a, b, C_in, C_out_sa0, sum_sa0);

    // Connecting the stuck-at-1 adder
    rcd_adder_sa1 faulty_sa1(a, b, C_in, C_out_sa1, sum_sa1);

    initial begin

        normal_errors = 0;
        sa0_detected = 0;
        sa1_detected = 0;

        C_in = 0;

        $dumpfile("fault_adder.vcd");
        $dumpvars(0, tb_fault_adder);

        // Test all 256 combinations
        for (i = 0; i < 16; i = i + 1) begin
            for (j = 0; j < 16; j = j + 1) begin

                a = i;
                b = j;

                #10;

                expected = a + b + C_in;

                // Check normal adder
                if ({C_out_normal, sum_normal} !== expected) begin
                    normal_errors = normal_errors + 1;
                    $display("Normal adder error: A=%d B=%d", a, b);
                end

                // Detect stuck-at-0 fault
                if ({C_out_sa0, sum_sa0} !==
                    {C_out_normal, sum_normal}) begin
                    sa0_detected = sa0_detected + 1;
                end

                // Detect stuck-at-1 fault
                if ({C_out_sa1, sum_sa1} !==
                    {C_out_normal, sum_normal}) begin
                    sa1_detected = sa1_detected + 1;
                end

            end
        end

        $display("========== TEST SUMMARY ==========");
        $display("Input combinations tested: 256");
        $display("Normal adder errors: %0d", normal_errors);
        $display("SA0 fault detections: %0d", sa0_detected);
        $display("SA1 fault detections: %0d", sa1_detected);

        $finish;
    end

endmodule
