// Seed: 3589468641
module module_0;
  wor id_1;
  assign id_1 = 1 ? 1 : id_1;
  assign module_1.id_10 = 0;
  tri   id_2;
  logic id_3;
  assign id_2 = -1'b0;
endmodule
module module_1 #(
    parameter id_3 = 32'd56
) (
    output supply1 id_0,
    input supply0 id_1,
    input supply0 id_2,
    input tri0 _id_3,
    input supply1 id_4,
    input tri0 id_5,
    input wor id_6,
    output supply1 id_7,
    output supply0 id_8,
    input wand id_9,
    input wire id_10
    , id_16,
    input wire id_11,
    input supply1 id_12,
    output wand id_13,
    output uwire id_14
);
  logic [id_3 : 1] id_17 = -1 - 1;
  module_0 modCall_1 ();
endmodule
