static VOID F_1 ( T_1 V_1 , struct V_2 * V_3 )\r\n{\r\nT_2 V_4 = NULL ;\r\nBOOLEAN V_5 = FALSE ;\r\nstruct V_2 * V_6 = NULL ;\r\nCHAR V_7 = 0 ;\r\nBOOLEAN V_8 = TRUE ;\r\nT_3 V_9 = * ( V_10 ) ( V_3 -> V_11 ) ;\r\nif ( F_2 ( V_1 ) )\r\nF_3 ( V_12 , V_13 L_1 , V_14 ,\r\n16 , 1 , V_3 -> V_11 , V_3 -> V_15 , 0 ) ;\r\nswitch( V_9 )\r\n{\r\ncase V_16 :\r\nF_4 ( V_1 , V_17 , V_18 , V_19 , L_2 ) ;\r\nV_5 = TRUE ;\r\nbreak;\r\ncase V_20 :\r\nV_5 = TRUE ;\r\nif( V_1 -> V_21 == V_22 )\r\n{\r\nF_5 ( V_1 , ( V_3 -> V_11 + sizeof( T_3 ) ) ) ;\r\n}\r\nbreak;\r\ncase V_23 :\r\ncase V_24 :\r\nF_4 ( V_1 , V_17 , V_18 , V_19 , L_3 ) ;\r\nV_5 = TRUE ;\r\nF_6 ( V_1 , ( V_3 -> V_11 + sizeof( T_3 ) ) ) ;\r\nbreak;\r\ncase V_25 :\r\nV_5 = TRUE ;\r\nF_7 ( V_1 , ( V_3 -> V_11 + sizeof( T_3 ) ) ) ;\r\nbreak;\r\ncase V_26 :\r\nF_4 ( V_1 , V_17 , V_18 , V_19 , L_4 ) ;\r\nF_8 ( V_1 , ( V_27 ) ( V_3 -> V_11 +\r\nsizeof( T_3 ) ) ) ;\r\nV_5 = TRUE ;\r\nbreak;\r\ncase V_28 :\r\nV_5 = TRUE ;\r\nbreak;\r\ndefault:\r\nF_4 ( V_1 , V_17 , V_18 , V_19 , L_5 ) ;\r\nbreak;\r\n}\r\nF_9 ( & V_1 -> V_29 ) ;\r\nfor ( V_4 = V_1 -> V_30 ; V_4 ; V_4 = V_4 -> V_31 )\r\n{\r\nif( V_1 -> V_32 )\r\n{\r\nbreak;\r\n}\r\nV_8 = TRUE ;\r\nV_7 = ( V_9 & 0x1F ) ;\r\nif( V_4 -> V_33 & ( 1 << V_7 ) )\r\nV_8 = FALSE ;\r\nif ( ( V_8 == TRUE ) || ( V_4 -> V_34 > V_35 ) ||\r\n( ( V_4 -> V_34 > V_35 / 2 ) && ( V_5 == FALSE ) ) )\r\n{\r\nswitch( * ( V_10 ) V_3 -> V_11 )\r\n{\r\ncase V_16 :\r\nV_4 -> V_36 . V_37 ++ ;\r\nbreak;\r\ncase V_20 :\r\nV_4 -> V_36 . V_38 ++ ;\r\nbreak;\r\ncase V_23 :\r\nV_4 -> V_36 . V_39 ++ ;\r\nbreak;\r\ncase V_24 :\r\nV_4 -> V_36 . V_40 ++ ;\r\nbreak;\r\ncase V_25 :\r\nV_4 -> V_36 . V_41 ++ ;\r\nbreak;\r\ncase V_26 :\r\nV_4 -> V_36 . V_42 ++ ;\r\nbreak;\r\ncase V_28 :\r\nV_4 -> V_36 . V_43 ++ ;\r\nbreak;\r\ndefault:\r\nV_4 -> V_36 . V_44 ++ ;\r\nbreak;\r\n}\r\ncontinue;\r\n}\r\nV_6 = F_10 ( V_3 , V_45 ) ;\r\nif ( ! V_6 )\r\nbreak;\r\nF_11 ( V_4 -> V_46 , V_4 -> V_47 ,\r\nV_6 ) ;\r\nV_4 -> V_34 ++ ;\r\n}\r\nF_12 ( & V_1 -> V_29 ) ;\r\nF_13 ( & V_1 -> V_48 ) ;\r\nF_14 ( V_3 ) ;\r\nF_4 ( V_1 , V_17 , V_18 , V_19 , L_6 ) ;\r\n}\r\nint F_15 ( T_1 V_1\r\n)\r\n{\r\nstruct V_2 * V_49 = NULL ;\r\nunsigned long V_50 = 0 ;\r\nF_4 ( V_1 , V_17 , V_18 , V_19 , L_7 ) ;\r\nwhile( 1 )\r\n{\r\nF_16 ( V_1 -> V_51 ,\r\nF_17 ( & V_1 -> V_52 ) ||\r\nV_1 -> V_53 ||\r\nF_18 ()\r\n) ;\r\nif( F_18 () )\r\n{\r\nF_4 ( V_1 , V_17 , V_18 , V_19 , L_8 ) ;\r\nreturn 0 ;\r\n}\r\nif( TRUE == V_1 -> V_53 )\r\n{\r\nV_1 -> V_53 = FALSE ;\r\nif( ( FALSE == V_1 -> V_54 ) &&\r\n( ( TRUE == V_1 -> V_55 ) || ( TRUE == V_1 -> V_56 ) ) )\r\n{\r\nF_4 ( V_1 , V_17 , V_18 , V_19 , L_9 ) ;\r\nF_19 ( V_1 ) ;\r\n}\r\ncontinue;\r\n}\r\nwhile( F_17 ( & V_1 -> V_52 ) )\r\n{\r\nF_20 ( & V_1 -> V_57 , V_50 ) ;\r\nV_49 = V_1 -> V_58 ;\r\nif( V_49 )\r\n{\r\nF_21 ( V_1 -> V_58 , V_1 -> V_59 ) ;\r\n}\r\nF_22 ( & V_1 -> V_57 , V_50 ) ;\r\nF_1 ( V_1 , V_49 ) ;\r\nF_23 ( & V_1 -> V_52 ) ;\r\n}\r\nF_24 ( V_1 ) ;\r\n}\r\nreturn V_60 ;\r\n}\r\nINT F_25 ( void )\r\n{\r\nT_1 V_1 = F_26 ( V_61 ) ;\r\nT_2 V_4 = NULL ;\r\nstruct V_2 * V_62 = NULL ;\r\nfor( V_4 = V_1 -> V_30 ; V_4 ; V_4 = V_4 -> V_31 )\r\n{\r\nwhile( V_4 -> V_46 != NULL )\r\n{\r\nV_62 = V_4 -> V_46 ;\r\nF_21 ( V_4 -> V_46 , V_4 -> V_47 ) ;\r\nF_14 ( V_62 ) ;\r\n}\r\nV_4 -> V_34 = 0 ;\r\nmemset ( ( V_63 ) & V_4 -> V_36 , 0 , sizeof( V_64 ) ) ;\r\n}\r\nreturn V_60 ;\r\n}
