\documentclass[../thesis]{subfiles}

\begin{document}
	%\pdfbookmark[1]{Glossary}{glossary}
	%\section*{Glossary}
	% \begin{acronym}
	\newacro{AMD}{Advanced Micro Devices}
	\newacro{AVX}{Advanced Vector eXtensions}
	\newacro{BLAS}{Basic Linear Algebra Subprograms}
	\newacro{CPU}{Central Processing Unit}
	\newacro{CUDA}{formerly Compute Unified Device Architecture, a parallel computing platform for \nvidia \acs{GPU}}
	\newacro{DSP}{Digital Signal Processor}
	\newacro{EMU}{Extended Math Unit}
	\newacro{FPGA}{Field Programmable Gate Array}
	\newacro{GAMA}{\gpu And Multi-core Aware}
	\newacro{GDDR}{Graphics Double Data Rate}
	\newacro{GPU}{Graphics Processing Unit}
	\newacro{GPGPU}{General Purpose \acs{GPU}}
	\newacro{HetPlat}{Heterogeneous Platform}
	\newacro{HPC}{High Performance Computing}
	\newacro{ICC}{\intel C/C++ Compiler}
	\newacro{ILP}{Instruction-Level Parallelism}
	\newacro{ISA}{Instruction Set Architecture}
	\newacro{LAPACK}{Linear Algebra PACKage}
	\newacro{MAGMA}{Matrix Algebra on GPU and Multi-core Architectures}
	\newacro{MKL}{Math Kernel Library}
	\newacro{MIC}{Many Integrated Core}
	\newacro{MPI}{Message Passing Interface}
	\newacro{MPP}{Massive Parallel Processing}
	\newacro{NAG}{Numerical Algorithm Group}
	\newacro{NUMA}{Non-Uniform Memory Access}
	\newacro{PCI}{Peripheral Component Interconnect}
	\newacro{PCIe}{\pci Express}
	\newacro{RLP}{Request-Level Parallelism}
	\newacro{SFU}{Special Function Unit}
	\newacro{SIMD}{Single Instruction Multiple Data}
	\newacro{SIMT}{Single Instruction, Multiple Threads}
	\newacro{SM}{Streaming Multiprocessor}
	\newacro{SMP}{Symmetric Multiprocessing}
	\newacro{SMX}{Kepler Streaming Multiprocessor. A redesign of the original \acs{SM}.}
	\newacro{SSE}{Streaming \simd Extensions}
	\newacro{TBB}{Threading Building Blocks}
	\newacro{TLP}{Thread-Level Parallelism}
	\newacro{UMA}{Uniform Memory Access}
	\newacro{UMinho}{University of Minho}
	\newacro{UTexas}{University of Texas}
	\newacro{VPU}{Vector Processing Unit}
	% \end{acronym}
\end{document}
