// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition"

// DATE "10/05/2021 15:03:42"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module ripple_carry_adder_32_bit (
	A,
	B,
	Cin,
	S_reg,
	Cout_reg,
	clk);
input 	[31:0] A;
input 	[31:0] B;
input 	Cin;
output 	[31:0] S_reg;
output 	Cout_reg;
input 	clk;

// Design Ports Information
// S_reg[0]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_reg[1]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_reg[2]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_reg[3]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_reg[4]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_reg[5]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_reg[6]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_reg[7]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_reg[8]	=>  Location: PIN_AG2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_reg[9]	=>  Location: PIN_AG5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_reg[10]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_reg[11]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_reg[12]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_reg[13]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_reg[14]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_reg[15]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_reg[16]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_reg[17]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_reg[18]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_reg[19]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_reg[20]	=>  Location: PIN_AH2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_reg[21]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_reg[22]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_reg[23]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_reg[24]	=>  Location: PIN_AK2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_reg[25]	=>  Location: PIN_AK4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_reg[26]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_reg[27]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_reg[28]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_reg[29]	=>  Location: PIN_AJ6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_reg[30]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_reg[31]	=>  Location: PIN_AH5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Cout_reg	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Cin	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[0]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[0]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[1]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[1]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[2]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[2]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[3]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[3]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[4]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[4]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[5]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[5]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[6]	=>  Location: PIN_AD9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[6]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[7]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[7]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[8]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[8]	=>  Location: PIN_AJ1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[9]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[9]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[10]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[10]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[11]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[11]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[12]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[12]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[13]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[13]	=>  Location: PIN_AH9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[14]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[14]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[15]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[15]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[16]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[16]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[17]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[17]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[18]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[18]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[19]	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[19]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[20]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[20]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[21]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[21]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[22]	=>  Location: PIN_AG1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[22]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[23]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[23]	=>  Location: PIN_AJ5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[24]	=>  Location: PIN_AJ4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[24]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[25]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[25]	=>  Location: PIN_AJ2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[26]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[26]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[27]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[27]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[28]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[28]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[29]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[29]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[30]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[30]	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[31]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[31]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \Cin~input_o ;
wire \Cin_reg~feeder_combout ;
wire \Cin_reg~q ;
wire \A[0]~input_o ;
wire \B[0]~input_o ;
wire \nate[0].r0|S~combout ;
wire \S_reg[0]~reg0feeder_combout ;
wire \S_reg[0]~reg0_q ;
wire \A[1]~input_o ;
wire \B[1]~input_o ;
wire \nate[1].r0|S~combout ;
wire \S_reg[1]~reg0feeder_combout ;
wire \S_reg[1]~reg0_q ;
wire \B[2]~input_o ;
wire \A[2]~input_o ;
wire \nate[1].r0|Cout~combout ;
wire \nate[2].r0|S~combout ;
wire \S_reg[2]~reg0_q ;
wire \B[3]~input_o ;
wire \A[3]~input_o ;
wire \nate[3].r0|S~combout ;
wire \S_reg[3]~reg0_q ;
wire \B[4]~input_o ;
wire \A[4]~input_o ;
wire \nate[4].r0|A_B_XOR~combout ;
wire \nate[4].r0|S~combout ;
wire \S_reg[4]~reg0_q ;
wire \B[5]~input_o ;
wire \A[5]~input_o ;
wire \nate[4].r0|A_B_AND~combout ;
wire \nate[4].r0|A_B_XOR_Cin_AND~combout ;
wire \nate[5].r0|S~combout ;
wire \S_reg[5]~reg0_q ;
wire \A[6]~input_o ;
wire \B[6]~input_o ;
wire \nate[6].r0|S~combout ;
wire \S_reg[6]~reg0_q ;
wire \A[7]~input_o ;
wire \B[7]~input_o ;
wire \nate[6].r0|Cout~combout ;
wire \nate[7].r0|S~combout ;
wire \S_reg[7]~reg0_q ;
wire \B[8]~input_o ;
wire \A[8]~input_o ;
wire \nate[7].r0|Cout~combout ;
wire \nate[8].r0|S~combout ;
wire \S_reg[8]~reg0_q ;
wire \B[9]~input_o ;
wire \A[9]~input_o ;
wire \nate[9].r0|A_B_XOR~combout ;
wire \nate[9].r0|S~combout ;
wire \S_reg[9]~reg0_q ;
wire \A[10]~input_o ;
wire \nate[9].r0|A_B_AND~combout ;
wire \nate[9].r0|A_B_XOR_Cin_AND~combout ;
wire \nate[9].r0|Cout~combout ;
wire \B[10]~input_o ;
wire \nate[10].r0|S~combout ;
wire \S_reg[10]~reg0_q ;
wire \B[11]~input_o ;
wire \B_reg[11]~feeder_combout ;
wire \A[11]~input_o ;
wire \nate[11].r0|S~combout ;
wire \S_reg[11]~reg0_q ;
wire \A[12]~input_o ;
wire \B[12]~input_o ;
wire \nate[11].r0|Cout~combout ;
wire \nate[12].r0|S~combout ;
wire \S_reg[12]~reg0_q ;
wire \A[13]~input_o ;
wire \A_reg[13]~feeder_combout ;
wire \B[13]~input_o ;
wire \nate[12].r0|Cout~combout ;
wire \nate[13].r0|S~combout ;
wire \S_reg[13]~reg0_q ;
wire \A[14]~input_o ;
wire \B[14]~input_o ;
wire \nate[14].r0|A_B_XOR~combout ;
wire \nate[14].r0|S~combout ;
wire \S_reg[14]~reg0_q ;
wire \nate[14].r0|A_B_AND~combout ;
wire \A[15]~input_o ;
wire \nate[14].r0|A_B_XOR_Cin_AND~combout ;
wire \B[15]~input_o ;
wire \nate[15].r0|S~combout ;
wire \S_reg[15]~reg0_q ;
wire \B[16]~input_o ;
wire \A[16]~input_o ;
wire \nate[16].r0|S~combout ;
wire \S_reg[16]~reg0_q ;
wire \B[17]~input_o ;
wire \A[17]~input_o ;
wire \nate[16].r0|Cout~combout ;
wire \nate[17].r0|S~combout ;
wire \S_reg[17]~reg0_q ;
wire \nate[17].r0|Cout~combout ;
wire \B[18]~input_o ;
wire \A[18]~input_o ;
wire \nate[18].r0|S~combout ;
wire \S_reg[18]~reg0_q ;
wire \B[19]~input_o ;
wire \A[19]~input_o ;
wire \nate[19].r0|A_B_XOR~combout ;
wire \nate[19].r0|S~combout ;
wire \S_reg[19]~reg0_q ;
wire \A[20]~input_o ;
wire \B[20]~input_o ;
wire \nate[19].r0|A_B_XOR_Cin_AND~combout ;
wire \nate[19].r0|A_B_AND~combout ;
wire \nate[19].r0|Cout~combout ;
wire \nate[20].r0|S~combout ;
wire \S_reg[20]~reg0_q ;
wire \A[21]~input_o ;
wire \B[21]~input_o ;
wire \B_reg[21]~feeder_combout ;
wire \nate[21].r0|S~combout ;
wire \S_reg[21]~reg0_q ;
wire \A[22]~input_o ;
wire \A_reg[22]~feeder_combout ;
wire \B[22]~input_o ;
wire \nate[21].r0|Cout~combout ;
wire \nate[22].r0|S~combout ;
wire \S_reg[22]~reg0_q ;
wire \A[23]~input_o ;
wire \B[23]~input_o ;
wire \nate[23].r0|S~combout ;
wire \S_reg[23]~reg0_q ;
wire \A[24]~input_o ;
wire \B[24]~input_o ;
wire \nate[24].r0|A_B_XOR~combout ;
wire \nate[24].r0|S~combout ;
wire \S_reg[24]~reg0_q ;
wire \nate[24].r0|A_B_AND~combout ;
wire \A[25]~input_o ;
wire \nate[24].r0|A_B_XOR_Cin_AND~combout ;
wire \B[25]~input_o ;
wire \B_reg[25]~feeder_combout ;
wire \nate[25].r0|S~combout ;
wire \S_reg[25]~reg0_q ;
wire \B[26]~input_o ;
wire \A[26]~input_o ;
wire \nate[26].r0|S~combout ;
wire \S_reg[26]~reg0_q ;
wire \A[27]~input_o ;
wire \B[27]~input_o ;
wire \nate[26].r0|Cout~combout ;
wire \nate[27].r0|S~combout ;
wire \S_reg[27]~reg0_q ;
wire \B[28]~input_o ;
wire \A[28]~input_o ;
wire \nate[28].r0|S~combout ;
wire \S_reg[28]~reg0_q ;
wire \A[29]~input_o ;
wire \B[29]~input_o ;
wire \nate[29].r0|A_B_XOR~combout ;
wire \nate[29].r0|S~combout ;
wire \S_reg[29]~reg0_q ;
wire \B[30]~input_o ;
wire \B_reg[30]~feeder_combout ;
wire \nate[29].r0|A_B_AND~combout ;
wire \A[30]~input_o ;
wire \nate[29].r0|A_B_XOR_Cin_AND~combout ;
wire \nate[30].r0|S~combout ;
wire \S_reg[30]~reg0_q ;
wire \A[31]~input_o ;
wire \B[31]~input_o ;
wire \nate[31].r0|S~combout ;
wire \S_reg[31]~reg0_q ;
wire \nate[31].r0|Cout~combout ;
wire \Cout_reg~reg0_q ;
wire [31:0] A_reg;
wire [31:0] B_reg;


// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \S_reg[0]~output (
	.i(\S_reg[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(S_reg[0]),
	.obar());
// synopsys translate_off
defparam \S_reg[0]~output .bus_hold = "false";
defparam \S_reg[0]~output .open_drain_output = "false";
defparam \S_reg[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \S_reg[1]~output (
	.i(\S_reg[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(S_reg[1]),
	.obar());
// synopsys translate_off
defparam \S_reg[1]~output .bus_hold = "false";
defparam \S_reg[1]~output .open_drain_output = "false";
defparam \S_reg[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \S_reg[2]~output (
	.i(\S_reg[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(S_reg[2]),
	.obar());
// synopsys translate_off
defparam \S_reg[2]~output .bus_hold = "false";
defparam \S_reg[2]~output .open_drain_output = "false";
defparam \S_reg[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \S_reg[3]~output (
	.i(\S_reg[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(S_reg[3]),
	.obar());
// synopsys translate_off
defparam \S_reg[3]~output .bus_hold = "false";
defparam \S_reg[3]~output .open_drain_output = "false";
defparam \S_reg[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \S_reg[4]~output (
	.i(\S_reg[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(S_reg[4]),
	.obar());
// synopsys translate_off
defparam \S_reg[4]~output .bus_hold = "false";
defparam \S_reg[4]~output .open_drain_output = "false";
defparam \S_reg[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \S_reg[5]~output (
	.i(\S_reg[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(S_reg[5]),
	.obar());
// synopsys translate_off
defparam \S_reg[5]~output .bus_hold = "false";
defparam \S_reg[5]~output .open_drain_output = "false";
defparam \S_reg[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \S_reg[6]~output (
	.i(\S_reg[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(S_reg[6]),
	.obar());
// synopsys translate_off
defparam \S_reg[6]~output .bus_hold = "false";
defparam \S_reg[6]~output .open_drain_output = "false";
defparam \S_reg[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \S_reg[7]~output (
	.i(\S_reg[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(S_reg[7]),
	.obar());
// synopsys translate_off
defparam \S_reg[7]~output .bus_hold = "false";
defparam \S_reg[7]~output .open_drain_output = "false";
defparam \S_reg[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N36
cyclonev_io_obuf \S_reg[8]~output (
	.i(\S_reg[8]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(S_reg[8]),
	.obar());
// synopsys translate_off
defparam \S_reg[8]~output .bus_hold = "false";
defparam \S_reg[8]~output .open_drain_output = "false";
defparam \S_reg[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N36
cyclonev_io_obuf \S_reg[9]~output (
	.i(\S_reg[9]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(S_reg[9]),
	.obar());
// synopsys translate_off
defparam \S_reg[9]~output .bus_hold = "false";
defparam \S_reg[9]~output .open_drain_output = "false";
defparam \S_reg[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N53
cyclonev_io_obuf \S_reg[10]~output (
	.i(\S_reg[10]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(S_reg[10]),
	.obar());
// synopsys translate_off
defparam \S_reg[10]~output .bus_hold = "false";
defparam \S_reg[10]~output .open_drain_output = "false";
defparam \S_reg[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \S_reg[11]~output (
	.i(\S_reg[11]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(S_reg[11]),
	.obar());
// synopsys translate_off
defparam \S_reg[11]~output .bus_hold = "false";
defparam \S_reg[11]~output .open_drain_output = "false";
defparam \S_reg[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N19
cyclonev_io_obuf \S_reg[12]~output (
	.i(\S_reg[12]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(S_reg[12]),
	.obar());
// synopsys translate_off
defparam \S_reg[12]~output .bus_hold = "false";
defparam \S_reg[12]~output .open_drain_output = "false";
defparam \S_reg[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cyclonev_io_obuf \S_reg[13]~output (
	.i(\S_reg[13]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(S_reg[13]),
	.obar());
// synopsys translate_off
defparam \S_reg[13]~output .bus_hold = "false";
defparam \S_reg[13]~output .open_drain_output = "false";
defparam \S_reg[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cyclonev_io_obuf \S_reg[14]~output (
	.i(\S_reg[14]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(S_reg[14]),
	.obar());
// synopsys translate_off
defparam \S_reg[14]~output .bus_hold = "false";
defparam \S_reg[14]~output .open_drain_output = "false";
defparam \S_reg[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \S_reg[15]~output (
	.i(\S_reg[15]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(S_reg[15]),
	.obar());
// synopsys translate_off
defparam \S_reg[15]~output .bus_hold = "false";
defparam \S_reg[15]~output .open_drain_output = "false";
defparam \S_reg[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \S_reg[16]~output (
	.i(\S_reg[16]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(S_reg[16]),
	.obar());
// synopsys translate_off
defparam \S_reg[16]~output .bus_hold = "false";
defparam \S_reg[16]~output .open_drain_output = "false";
defparam \S_reg[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \S_reg[17]~output (
	.i(\S_reg[17]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(S_reg[17]),
	.obar());
// synopsys translate_off
defparam \S_reg[17]~output .bus_hold = "false";
defparam \S_reg[17]~output .open_drain_output = "false";
defparam \S_reg[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \S_reg[18]~output (
	.i(\S_reg[18]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(S_reg[18]),
	.obar());
// synopsys translate_off
defparam \S_reg[18]~output .bus_hold = "false";
defparam \S_reg[18]~output .open_drain_output = "false";
defparam \S_reg[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N19
cyclonev_io_obuf \S_reg[19]~output (
	.i(\S_reg[19]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(S_reg[19]),
	.obar());
// synopsys translate_off
defparam \S_reg[19]~output .bus_hold = "false";
defparam \S_reg[19]~output .open_drain_output = "false";
defparam \S_reg[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N59
cyclonev_io_obuf \S_reg[20]~output (
	.i(\S_reg[20]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(S_reg[20]),
	.obar());
// synopsys translate_off
defparam \S_reg[20]~output .bus_hold = "false";
defparam \S_reg[20]~output .open_drain_output = "false";
defparam \S_reg[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N76
cyclonev_io_obuf \S_reg[21]~output (
	.i(\S_reg[21]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(S_reg[21]),
	.obar());
// synopsys translate_off
defparam \S_reg[21]~output .bus_hold = "false";
defparam \S_reg[21]~output .open_drain_output = "false";
defparam \S_reg[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N19
cyclonev_io_obuf \S_reg[22]~output (
	.i(\S_reg[22]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(S_reg[22]),
	.obar());
// synopsys translate_off
defparam \S_reg[22]~output .bus_hold = "false";
defparam \S_reg[22]~output .open_drain_output = "false";
defparam \S_reg[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N19
cyclonev_io_obuf \S_reg[23]~output (
	.i(\S_reg[23]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(S_reg[23]),
	.obar());
// synopsys translate_off
defparam \S_reg[23]~output .bus_hold = "false";
defparam \S_reg[23]~output .open_drain_output = "false";
defparam \S_reg[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N36
cyclonev_io_obuf \S_reg[24]~output (
	.i(\S_reg[24]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(S_reg[24]),
	.obar());
// synopsys translate_off
defparam \S_reg[24]~output .bus_hold = "false";
defparam \S_reg[24]~output .open_drain_output = "false";
defparam \S_reg[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \S_reg[25]~output (
	.i(\S_reg[25]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(S_reg[25]),
	.obar());
// synopsys translate_off
defparam \S_reg[25]~output .bus_hold = "false";
defparam \S_reg[25]~output .open_drain_output = "false";
defparam \S_reg[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N2
cyclonev_io_obuf \S_reg[26]~output (
	.i(\S_reg[26]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(S_reg[26]),
	.obar());
// synopsys translate_off
defparam \S_reg[26]~output .bus_hold = "false";
defparam \S_reg[26]~output .open_drain_output = "false";
defparam \S_reg[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N36
cyclonev_io_obuf \S_reg[27]~output (
	.i(\S_reg[27]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(S_reg[27]),
	.obar());
// synopsys translate_off
defparam \S_reg[27]~output .bus_hold = "false";
defparam \S_reg[27]~output .open_drain_output = "false";
defparam \S_reg[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N42
cyclonev_io_obuf \S_reg[28]~output (
	.i(\S_reg[28]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(S_reg[28]),
	.obar());
// synopsys translate_off
defparam \S_reg[28]~output .bus_hold = "false";
defparam \S_reg[28]~output .open_drain_output = "false";
defparam \S_reg[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N76
cyclonev_io_obuf \S_reg[29]~output (
	.i(\S_reg[29]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(S_reg[29]),
	.obar());
// synopsys translate_off
defparam \S_reg[29]~output .bus_hold = "false";
defparam \S_reg[29]~output .open_drain_output = "false";
defparam \S_reg[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N76
cyclonev_io_obuf \S_reg[30]~output (
	.i(\S_reg[30]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(S_reg[30]),
	.obar());
// synopsys translate_off
defparam \S_reg[30]~output .bus_hold = "false";
defparam \S_reg[30]~output .open_drain_output = "false";
defparam \S_reg[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N53
cyclonev_io_obuf \S_reg[31]~output (
	.i(\S_reg[31]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(S_reg[31]),
	.obar());
// synopsys translate_off
defparam \S_reg[31]~output .bus_hold = "false";
defparam \S_reg[31]~output .open_drain_output = "false";
defparam \S_reg[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N2
cyclonev_io_obuf \Cout_reg~output (
	.i(\Cout_reg~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Cout_reg),
	.obar());
// synopsys translate_off
defparam \Cout_reg~output .bus_hold = "false";
defparam \Cout_reg~output .open_drain_output = "false";
defparam \Cout_reg~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \Cin~input (
	.i(Cin),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Cin~input_o ));
// synopsys translate_off
defparam \Cin~input .bus_hold = "false";
defparam \Cin~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N39
cyclonev_lcell_comb \Cin_reg~feeder (
// Equation(s):
// \Cin_reg~feeder_combout  = ( \Cin~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Cin~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Cin_reg~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Cin_reg~feeder .extended_lut = "off";
defparam \Cin_reg~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Cin_reg~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N41
dffeas Cin_reg(
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Cin_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Cin_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam Cin_reg.is_wysiwyg = "true";
defparam Cin_reg.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N18
cyclonev_io_ibuf \A[0]~input (
	.i(A[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[0]~input_o ));
// synopsys translate_off
defparam \A[0]~input .bus_hold = "false";
defparam \A[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y2_N14
dffeas \A_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_reg[0]),
	.prn(vcc));
// synopsys translate_off
defparam \A_reg[0] .is_wysiwyg = "true";
defparam \A_reg[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N1
cyclonev_io_ibuf \B[0]~input (
	.i(B[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[0]~input_o ));
// synopsys translate_off
defparam \B[0]~input .bus_hold = "false";
defparam \B[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y2_N20
dffeas \B_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_reg[0]),
	.prn(vcc));
// synopsys translate_off
defparam \B_reg[0] .is_wysiwyg = "true";
defparam \B_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N15
cyclonev_lcell_comb \nate[0].r0|S (
// Equation(s):
// \nate[0].r0|S~combout  = ( B_reg[0] & ( !\Cin_reg~q  $ (A_reg[0]) ) ) # ( !B_reg[0] & ( !\Cin_reg~q  $ (!A_reg[0]) ) )

	.dataa(!\Cin_reg~q ),
	.datab(gnd),
	.datac(!A_reg[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!B_reg[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nate[0].r0|S~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nate[0].r0|S .extended_lut = "off";
defparam \nate[0].r0|S .lut_mask = 64'h5A5A5A5AA5A5A5A5;
defparam \nate[0].r0|S .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N24
cyclonev_lcell_comb \S_reg[0]~reg0feeder (
// Equation(s):
// \S_reg[0]~reg0feeder_combout  = ( \nate[0].r0|S~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nate[0].r0|S~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\S_reg[0]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \S_reg[0]~reg0feeder .extended_lut = "off";
defparam \S_reg[0]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \S_reg[0]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N25
dffeas \S_reg[0]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\S_reg[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_reg[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \S_reg[0]~reg0 .is_wysiwyg = "true";
defparam \S_reg[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N35
cyclonev_io_ibuf \A[1]~input (
	.i(A[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[1]~input_o ));
// synopsys translate_off
defparam \A[1]~input .bus_hold = "false";
defparam \A[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y2_N56
dffeas \A_reg[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_reg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \A_reg[1] .is_wysiwyg = "true";
defparam \A_reg[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cyclonev_io_ibuf \B[1]~input (
	.i(B[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[1]~input_o ));
// synopsys translate_off
defparam \B[1]~input .bus_hold = "false";
defparam \B[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y2_N2
dffeas \B_reg[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_reg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \B_reg[1] .is_wysiwyg = "true";
defparam \B_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N6
cyclonev_lcell_comb \nate[1].r0|S (
// Equation(s):
// \nate[1].r0|S~combout  = ( B_reg[0] & ( \Cin_reg~q  & ( !A_reg[1] $ (B_reg[1]) ) ) ) # ( !B_reg[0] & ( \Cin_reg~q  & ( !A_reg[1] $ (!A_reg[0] $ (B_reg[1])) ) ) ) # ( B_reg[0] & ( !\Cin_reg~q  & ( !A_reg[1] $ (!A_reg[0] $ (B_reg[1])) ) ) ) # ( !B_reg[0] & 
// ( !\Cin_reg~q  & ( !A_reg[1] $ (!B_reg[1]) ) ) )

	.dataa(!A_reg[1]),
	.datab(!A_reg[0]),
	.datac(!B_reg[1]),
	.datad(gnd),
	.datae(!B_reg[0]),
	.dataf(!\Cin_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nate[1].r0|S~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nate[1].r0|S .extended_lut = "off";
defparam \nate[1].r0|S .lut_mask = 64'h5A5A69696969A5A5;
defparam \nate[1].r0|S .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N24
cyclonev_lcell_comb \S_reg[1]~reg0feeder (
// Equation(s):
// \S_reg[1]~reg0feeder_combout  = ( \nate[1].r0|S~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nate[1].r0|S~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\S_reg[1]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \S_reg[1]~reg0feeder .extended_lut = "off";
defparam \S_reg[1]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \S_reg[1]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N25
dffeas \S_reg[1]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\S_reg[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_reg[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \S_reg[1]~reg0 .is_wysiwyg = "true";
defparam \S_reg[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N52
cyclonev_io_ibuf \B[2]~input (
	.i(B[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[2]~input_o ));
// synopsys translate_off
defparam \B[2]~input .bus_hold = "false";
defparam \B[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y2_N29
dffeas \B_reg[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_reg[2]),
	.prn(vcc));
// synopsys translate_off
defparam \B_reg[2] .is_wysiwyg = "true";
defparam \B_reg[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N35
cyclonev_io_ibuf \A[2]~input (
	.i(A[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[2]~input_o ));
// synopsys translate_off
defparam \A[2]~input .bus_hold = "false";
defparam \A[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y2_N38
dffeas \A_reg[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_reg[2]),
	.prn(vcc));
// synopsys translate_off
defparam \A_reg[2] .is_wysiwyg = "true";
defparam \A_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N42
cyclonev_lcell_comb \nate[1].r0|Cout (
// Equation(s):
// \nate[1].r0|Cout~combout  = ( A_reg[1] & ( \Cin_reg~q  & ( ((A_reg[0]) # (B_reg[1])) # (B_reg[0]) ) ) ) # ( !A_reg[1] & ( \Cin_reg~q  & ( (B_reg[1] & ((A_reg[0]) # (B_reg[0]))) ) ) ) # ( A_reg[1] & ( !\Cin_reg~q  & ( ((B_reg[0] & A_reg[0])) # (B_reg[1]) ) 
// ) ) # ( !A_reg[1] & ( !\Cin_reg~q  & ( (B_reg[0] & (B_reg[1] & A_reg[0])) ) ) )

	.dataa(!B_reg[0]),
	.datab(gnd),
	.datac(!B_reg[1]),
	.datad(!A_reg[0]),
	.datae(!A_reg[1]),
	.dataf(!\Cin_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nate[1].r0|Cout~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nate[1].r0|Cout .extended_lut = "off";
defparam \nate[1].r0|Cout .lut_mask = 64'h00050F5F050F5FFF;
defparam \nate[1].r0|Cout .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N0
cyclonev_lcell_comb \nate[2].r0|S (
// Equation(s):
// \nate[2].r0|S~combout  = ( A_reg[2] & ( \nate[1].r0|Cout~combout  & ( B_reg[2] ) ) ) # ( !A_reg[2] & ( \nate[1].r0|Cout~combout  & ( !B_reg[2] ) ) ) # ( A_reg[2] & ( !\nate[1].r0|Cout~combout  & ( !B_reg[2] ) ) ) # ( !A_reg[2] & ( 
// !\nate[1].r0|Cout~combout  & ( B_reg[2] ) ) )

	.dataa(gnd),
	.datab(!B_reg[2]),
	.datac(gnd),
	.datad(gnd),
	.datae(!A_reg[2]),
	.dataf(!\nate[1].r0|Cout~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nate[2].r0|S~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nate[2].r0|S .extended_lut = "off";
defparam \nate[2].r0|S .lut_mask = 64'h3333CCCCCCCC3333;
defparam \nate[2].r0|S .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y2_N1
dffeas \S_reg[2]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\nate[2].r0|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_reg[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \S_reg[2]~reg0 .is_wysiwyg = "true";
defparam \S_reg[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
cyclonev_io_ibuf \B[3]~input (
	.i(B[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[3]~input_o ));
// synopsys translate_off
defparam \B[3]~input .bus_hold = "false";
defparam \B[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y2_N47
dffeas \B_reg[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_reg[3]),
	.prn(vcc));
// synopsys translate_off
defparam \B_reg[3] .is_wysiwyg = "true";
defparam \B_reg[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N52
cyclonev_io_ibuf \A[3]~input (
	.i(A[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[3]~input_o ));
// synopsys translate_off
defparam \A[3]~input .bus_hold = "false";
defparam \A[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y2_N32
dffeas \A_reg[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_reg[3]),
	.prn(vcc));
// synopsys translate_off
defparam \A_reg[3] .is_wysiwyg = "true";
defparam \A_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N21
cyclonev_lcell_comb \nate[3].r0|S (
// Equation(s):
// \nate[3].r0|S~combout  = ( A_reg[2] & ( A_reg[3] & ( !B_reg[3] $ (((B_reg[2]) # (\nate[1].r0|Cout~combout ))) ) ) ) # ( !A_reg[2] & ( A_reg[3] & ( !B_reg[3] $ (((\nate[1].r0|Cout~combout  & B_reg[2]))) ) ) ) # ( A_reg[2] & ( !A_reg[3] & ( !B_reg[3] $ 
// (((!\nate[1].r0|Cout~combout  & !B_reg[2]))) ) ) ) # ( !A_reg[2] & ( !A_reg[3] & ( !B_reg[3] $ (((!\nate[1].r0|Cout~combout ) # (!B_reg[2]))) ) ) )

	.dataa(!\nate[1].r0|Cout~combout ),
	.datab(gnd),
	.datac(!B_reg[2]),
	.datad(!B_reg[3]),
	.datae(!A_reg[2]),
	.dataf(!A_reg[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nate[3].r0|S~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nate[3].r0|S .extended_lut = "off";
defparam \nate[3].r0|S .lut_mask = 64'h05FA5FA0FA05A05F;
defparam \nate[3].r0|S .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y2_N22
dffeas \S_reg[3]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\nate[3].r0|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_reg[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \S_reg[3]~reg0 .is_wysiwyg = "true";
defparam \S_reg[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N58
cyclonev_io_ibuf \B[4]~input (
	.i(B[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[4]~input_o ));
// synopsys translate_off
defparam \B[4]~input .bus_hold = "false";
defparam \B[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y2_N17
dffeas \B_reg[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_reg[4]),
	.prn(vcc));
// synopsys translate_off
defparam \B_reg[4] .is_wysiwyg = "true";
defparam \B_reg[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \A[4]~input (
	.i(A[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[4]~input_o ));
// synopsys translate_off
defparam \A[4]~input .bus_hold = "false";
defparam \A[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y2_N11
dffeas \A_reg[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_reg[4]),
	.prn(vcc));
// synopsys translate_off
defparam \A_reg[4] .is_wysiwyg = "true";
defparam \A_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N51
cyclonev_lcell_comb \nate[4].r0|A_B_XOR (
// Equation(s):
// \nate[4].r0|A_B_XOR~combout  = ( A_reg[4] & ( !B_reg[4] ) ) # ( !A_reg[4] & ( B_reg[4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!B_reg[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!A_reg[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nate[4].r0|A_B_XOR~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nate[4].r0|A_B_XOR .extended_lut = "off";
defparam \nate[4].r0|A_B_XOR .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \nate[4].r0|A_B_XOR .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N27
cyclonev_lcell_comb \nate[4].r0|S (
// Equation(s):
// \nate[4].r0|S~combout  = ( A_reg[2] & ( A_reg[3] & ( !\nate[4].r0|A_B_XOR~combout  $ (((!B_reg[3] & (!B_reg[2] & !\nate[1].r0|Cout~combout )))) ) ) ) # ( !A_reg[2] & ( A_reg[3] & ( !\nate[4].r0|A_B_XOR~combout  $ (((!B_reg[3] & ((!B_reg[2]) # 
// (!\nate[1].r0|Cout~combout ))))) ) ) ) # ( A_reg[2] & ( !A_reg[3] & ( !\nate[4].r0|A_B_XOR~combout  $ (((!B_reg[3]) # ((!B_reg[2] & !\nate[1].r0|Cout~combout )))) ) ) ) # ( !A_reg[2] & ( !A_reg[3] & ( !\nate[4].r0|A_B_XOR~combout  $ (((!B_reg[3]) # 
// ((!B_reg[2]) # (!\nate[1].r0|Cout~combout )))) ) ) )

	.dataa(!B_reg[3]),
	.datab(!\nate[4].r0|A_B_XOR~combout ),
	.datac(!B_reg[2]),
	.datad(!\nate[1].r0|Cout~combout ),
	.datae(!A_reg[2]),
	.dataf(!A_reg[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nate[4].r0|S~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nate[4].r0|S .extended_lut = "off";
defparam \nate[4].r0|S .lut_mask = 64'h33363666666C6CCC;
defparam \nate[4].r0|S .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y2_N28
dffeas \S_reg[4]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\nate[4].r0|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_reg[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \S_reg[4]~reg0 .is_wysiwyg = "true";
defparam \S_reg[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N1
cyclonev_io_ibuf \B[5]~input (
	.i(B[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[5]~input_o ));
// synopsys translate_off
defparam \B[5]~input .bus_hold = "false";
defparam \B[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y2_N35
dffeas \B_reg[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_reg[5]),
	.prn(vcc));
// synopsys translate_off
defparam \B_reg[5] .is_wysiwyg = "true";
defparam \B_reg[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N35
cyclonev_io_ibuf \A[5]~input (
	.i(A[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[5]~input_o ));
// synopsys translate_off
defparam \A[5]~input .bus_hold = "false";
defparam \A[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y2_N50
dffeas \A_reg[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_reg[5]),
	.prn(vcc));
// synopsys translate_off
defparam \A_reg[5] .is_wysiwyg = "true";
defparam \A_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N24
cyclonev_lcell_comb \nate[4].r0|A_B_AND (
// Equation(s):
// \nate[4].r0|A_B_AND~combout  = ( A_reg[4] & ( B_reg[4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!B_reg[4]),
	.datae(gnd),
	.dataf(!A_reg[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nate[4].r0|A_B_AND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nate[4].r0|A_B_AND .extended_lut = "off";
defparam \nate[4].r0|A_B_AND .lut_mask = 64'h0000000000FF00FF;
defparam \nate[4].r0|A_B_AND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N33
cyclonev_lcell_comb \nate[4].r0|A_B_XOR_Cin_AND (
// Equation(s):
// \nate[4].r0|A_B_XOR_Cin_AND~combout  = ( B_reg[2] & ( \nate[1].r0|Cout~combout  & ( (\nate[4].r0|A_B_XOR~combout  & ((B_reg[3]) # (A_reg[3]))) ) ) ) # ( !B_reg[2] & ( \nate[1].r0|Cout~combout  & ( (\nate[4].r0|A_B_XOR~combout  & ((!A_reg[2] & (A_reg[3] & 
// B_reg[3])) # (A_reg[2] & ((B_reg[3]) # (A_reg[3]))))) ) ) ) # ( B_reg[2] & ( !\nate[1].r0|Cout~combout  & ( (\nate[4].r0|A_B_XOR~combout  & ((!A_reg[2] & (A_reg[3] & B_reg[3])) # (A_reg[2] & ((B_reg[3]) # (A_reg[3]))))) ) ) ) # ( !B_reg[2] & ( 
// !\nate[1].r0|Cout~combout  & ( (A_reg[3] & (B_reg[3] & \nate[4].r0|A_B_XOR~combout )) ) ) )

	.dataa(!A_reg[2]),
	.datab(!A_reg[3]),
	.datac(!B_reg[3]),
	.datad(!\nate[4].r0|A_B_XOR~combout ),
	.datae(!B_reg[2]),
	.dataf(!\nate[1].r0|Cout~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nate[4].r0|A_B_XOR_Cin_AND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nate[4].r0|A_B_XOR_Cin_AND .extended_lut = "off";
defparam \nate[4].r0|A_B_XOR_Cin_AND .lut_mask = 64'h000300170017003F;
defparam \nate[4].r0|A_B_XOR_Cin_AND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N33
cyclonev_lcell_comb \nate[5].r0|S (
// Equation(s):
// \nate[5].r0|S~combout  = ( \nate[4].r0|A_B_AND~combout  & ( \nate[4].r0|A_B_XOR_Cin_AND~combout  & ( !B_reg[5] $ (A_reg[5]) ) ) ) # ( !\nate[4].r0|A_B_AND~combout  & ( \nate[4].r0|A_B_XOR_Cin_AND~combout  & ( !B_reg[5] $ (A_reg[5]) ) ) ) # ( 
// \nate[4].r0|A_B_AND~combout  & ( !\nate[4].r0|A_B_XOR_Cin_AND~combout  & ( !B_reg[5] $ (A_reg[5]) ) ) ) # ( !\nate[4].r0|A_B_AND~combout  & ( !\nate[4].r0|A_B_XOR_Cin_AND~combout  & ( !B_reg[5] $ (!A_reg[5]) ) ) )

	.dataa(!B_reg[5]),
	.datab(!A_reg[5]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\nate[4].r0|A_B_AND~combout ),
	.dataf(!\nate[4].r0|A_B_XOR_Cin_AND~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nate[5].r0|S~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nate[5].r0|S .extended_lut = "off";
defparam \nate[5].r0|S .lut_mask = 64'h6666999999999999;
defparam \nate[5].r0|S .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y2_N34
dffeas \S_reg[5]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\nate[5].r0|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_reg[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \S_reg[5]~reg0 .is_wysiwyg = "true";
defparam \S_reg[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N1
cyclonev_io_ibuf \A[6]~input (
	.i(A[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[6]~input_o ));
// synopsys translate_off
defparam \A[6]~input .bus_hold = "false";
defparam \A[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y2_N7
dffeas \A_reg[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_reg[6]),
	.prn(vcc));
// synopsys translate_off
defparam \A_reg[6] .is_wysiwyg = "true";
defparam \A_reg[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N75
cyclonev_io_ibuf \B[6]~input (
	.i(B[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[6]~input_o ));
// synopsys translate_off
defparam \B[6]~input .bus_hold = "false";
defparam \B[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y2_N56
dffeas \B_reg[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_reg[6]),
	.prn(vcc));
// synopsys translate_off
defparam \B_reg[6] .is_wysiwyg = "true";
defparam \B_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N36
cyclonev_lcell_comb \nate[6].r0|S (
// Equation(s):
// \nate[6].r0|S~combout  = ( \nate[4].r0|A_B_XOR_Cin_AND~combout  & ( B_reg[5] & ( !A_reg[6] $ (B_reg[6]) ) ) ) # ( !\nate[4].r0|A_B_XOR_Cin_AND~combout  & ( B_reg[5] & ( !A_reg[6] $ (!B_reg[6] $ (((A_reg[5]) # (\nate[4].r0|A_B_AND~combout )))) ) ) ) # ( 
// \nate[4].r0|A_B_XOR_Cin_AND~combout  & ( !B_reg[5] & ( !A_reg[5] $ (!A_reg[6] $ (B_reg[6])) ) ) ) # ( !\nate[4].r0|A_B_XOR_Cin_AND~combout  & ( !B_reg[5] & ( !A_reg[6] $ (!B_reg[6] $ (((\nate[4].r0|A_B_AND~combout  & A_reg[5])))) ) ) )

	.dataa(!\nate[4].r0|A_B_AND~combout ),
	.datab(!A_reg[5]),
	.datac(!A_reg[6]),
	.datad(!B_reg[6]),
	.datae(!\nate[4].r0|A_B_XOR_Cin_AND~combout ),
	.dataf(!B_reg[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nate[6].r0|S~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nate[6].r0|S .extended_lut = "off";
defparam \nate[6].r0|S .lut_mask = 64'h1EE13CC37887F00F;
defparam \nate[6].r0|S .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y2_N37
dffeas \S_reg[6]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\nate[6].r0|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_reg[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \S_reg[6]~reg0 .is_wysiwyg = "true";
defparam \S_reg[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \A[7]~input (
	.i(A[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[7]~input_o ));
// synopsys translate_off
defparam \A[7]~input .bus_hold = "false";
defparam \A[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y2_N11
dffeas \A_reg[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_reg[7]),
	.prn(vcc));
// synopsys translate_off
defparam \A_reg[7] .is_wysiwyg = "true";
defparam \A_reg[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \B[7]~input (
	.i(B[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[7]~input_o ));
// synopsys translate_off
defparam \B[7]~input .bus_hold = "false";
defparam \B[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y2_N41
dffeas \B_reg[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_reg[7]),
	.prn(vcc));
// synopsys translate_off
defparam \B_reg[7] .is_wysiwyg = "true";
defparam \B_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N6
cyclonev_lcell_comb \nate[6].r0|Cout (
// Equation(s):
// \nate[6].r0|Cout~combout  = ( A_reg[6] & ( \nate[4].r0|A_B_XOR_Cin_AND~combout  & ( (!B_reg[6] & (!B_reg[5] & !A_reg[5])) ) ) ) # ( !A_reg[6] & ( \nate[4].r0|A_B_XOR_Cin_AND~combout  & ( (!B_reg[6]) # ((!B_reg[5] & !A_reg[5])) ) ) ) # ( A_reg[6] & ( 
// !\nate[4].r0|A_B_XOR_Cin_AND~combout  & ( (!B_reg[6] & ((!B_reg[5] & ((!A_reg[5]) # (!\nate[4].r0|A_B_AND~combout ))) # (B_reg[5] & (!A_reg[5] & !\nate[4].r0|A_B_AND~combout )))) ) ) ) # ( !A_reg[6] & ( !\nate[4].r0|A_B_XOR_Cin_AND~combout  & ( 
// (!B_reg[6]) # ((!B_reg[5] & ((!A_reg[5]) # (!\nate[4].r0|A_B_AND~combout ))) # (B_reg[5] & (!A_reg[5] & !\nate[4].r0|A_B_AND~combout ))) ) ) )

	.dataa(!B_reg[6]),
	.datab(!B_reg[5]),
	.datac(!A_reg[5]),
	.datad(!\nate[4].r0|A_B_AND~combout ),
	.datae(!A_reg[6]),
	.dataf(!\nate[4].r0|A_B_XOR_Cin_AND~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nate[6].r0|Cout~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nate[6].r0|Cout .extended_lut = "off";
defparam \nate[6].r0|Cout .lut_mask = 64'hFEEAA880EAEA8080;
defparam \nate[6].r0|Cout .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N48
cyclonev_lcell_comb \nate[7].r0|S (
// Equation(s):
// \nate[7].r0|S~combout  = ( \nate[6].r0|Cout~combout  & ( !A_reg[7] $ (!B_reg[7]) ) ) # ( !\nate[6].r0|Cout~combout  & ( !A_reg[7] $ (B_reg[7]) ) )

	.dataa(gnd),
	.datab(!A_reg[7]),
	.datac(!B_reg[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nate[6].r0|Cout~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nate[7].r0|S~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nate[7].r0|S .extended_lut = "off";
defparam \nate[7].r0|S .lut_mask = 64'hC3C3C3C33C3C3C3C;
defparam \nate[7].r0|S .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N49
dffeas \S_reg[7]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\nate[7].r0|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_reg[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \S_reg[7]~reg0 .is_wysiwyg = "true";
defparam \S_reg[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \B[8]~input (
	.i(B[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[8]~input_o ));
// synopsys translate_off
defparam \B[8]~input .bus_hold = "false";
defparam \B[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y2_N32
dffeas \B_reg[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_reg[8]),
	.prn(vcc));
// synopsys translate_off
defparam \B_reg[8] .is_wysiwyg = "true";
defparam \B_reg[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \A[8]~input (
	.i(A[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[8]~input_o ));
// synopsys translate_off
defparam \A[8]~input .bus_hold = "false";
defparam \A[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y2_N47
dffeas \A_reg[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_reg[8]),
	.prn(vcc));
// synopsys translate_off
defparam \A_reg[8] .is_wysiwyg = "true";
defparam \A_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N12
cyclonev_lcell_comb \nate[7].r0|Cout (
// Equation(s):
// \nate[7].r0|Cout~combout  = ( \nate[6].r0|Cout~combout  & ( (A_reg[7] & B_reg[7]) ) ) # ( !\nate[6].r0|Cout~combout  & ( (B_reg[7]) # (A_reg[7]) ) )

	.dataa(gnd),
	.datab(!A_reg[7]),
	.datac(!B_reg[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nate[6].r0|Cout~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nate[7].r0|Cout~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nate[7].r0|Cout .extended_lut = "off";
defparam \nate[7].r0|Cout .lut_mask = 64'h3F3F3F3F03030303;
defparam \nate[7].r0|Cout .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N12
cyclonev_lcell_comb \nate[8].r0|S (
// Equation(s):
// \nate[8].r0|S~combout  = ( \nate[7].r0|Cout~combout  & ( !B_reg[8] $ (A_reg[8]) ) ) # ( !\nate[7].r0|Cout~combout  & ( !B_reg[8] $ (!A_reg[8]) ) )

	.dataa(!B_reg[8]),
	.datab(gnd),
	.datac(!A_reg[8]),
	.datad(gnd),
	.datae(!\nate[7].r0|Cout~combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nate[8].r0|S~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nate[8].r0|S .extended_lut = "off";
defparam \nate[8].r0|S .lut_mask = 64'h5A5AA5A55A5AA5A5;
defparam \nate[8].r0|S .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N13
dffeas \S_reg[8]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\nate[8].r0|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_reg[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \S_reg[8]~reg0 .is_wysiwyg = "true";
defparam \S_reg[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N58
cyclonev_io_ibuf \B[9]~input (
	.i(B[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[9]~input_o ));
// synopsys translate_off
defparam \B[9]~input .bus_hold = "false";
defparam \B[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y2_N23
dffeas \B_reg[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_reg[9]),
	.prn(vcc));
// synopsys translate_off
defparam \B_reg[9] .is_wysiwyg = "true";
defparam \B_reg[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N18
cyclonev_io_ibuf \A[9]~input (
	.i(A[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[9]~input_o ));
// synopsys translate_off
defparam \A[9]~input .bus_hold = "false";
defparam \A[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y2_N17
dffeas \A_reg[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_reg[9]),
	.prn(vcc));
// synopsys translate_off
defparam \A_reg[9] .is_wysiwyg = "true";
defparam \A_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N27
cyclonev_lcell_comb \nate[9].r0|A_B_XOR (
// Equation(s):
// \nate[9].r0|A_B_XOR~combout  = ( A_reg[9] & ( !B_reg[9] ) ) # ( !A_reg[9] & ( B_reg[9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!B_reg[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!A_reg[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nate[9].r0|A_B_XOR~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nate[9].r0|A_B_XOR .extended_lut = "off";
defparam \nate[9].r0|A_B_XOR .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \nate[9].r0|A_B_XOR .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N45
cyclonev_lcell_comb \nate[9].r0|S (
// Equation(s):
// \nate[9].r0|S~combout  = ( \nate[7].r0|Cout~combout  & ( A_reg[8] & ( !\nate[9].r0|A_B_XOR~combout  ) ) ) # ( !\nate[7].r0|Cout~combout  & ( A_reg[8] & ( !B_reg[8] $ (!\nate[9].r0|A_B_XOR~combout ) ) ) ) # ( \nate[7].r0|Cout~combout  & ( !A_reg[8] & ( 
// !B_reg[8] $ (!\nate[9].r0|A_B_XOR~combout ) ) ) ) # ( !\nate[7].r0|Cout~combout  & ( !A_reg[8] & ( \nate[9].r0|A_B_XOR~combout  ) ) )

	.dataa(!B_reg[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nate[9].r0|A_B_XOR~combout ),
	.datae(!\nate[7].r0|Cout~combout ),
	.dataf(!A_reg[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nate[9].r0|S~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nate[9].r0|S .extended_lut = "off";
defparam \nate[9].r0|S .lut_mask = 64'h00FF55AA55AAFF00;
defparam \nate[9].r0|S .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N46
dffeas \S_reg[9]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\nate[9].r0|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_reg[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \S_reg[9]~reg0 .is_wysiwyg = "true";
defparam \S_reg[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N35
cyclonev_io_ibuf \A[10]~input (
	.i(A[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[10]~input_o ));
// synopsys translate_off
defparam \A[10]~input .bus_hold = "false";
defparam \A[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y2_N59
dffeas \A_reg[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_reg[10]),
	.prn(vcc));
// synopsys translate_off
defparam \A_reg[10] .is_wysiwyg = "true";
defparam \A_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N0
cyclonev_lcell_comb \nate[9].r0|A_B_AND (
// Equation(s):
// \nate[9].r0|A_B_AND~combout  = ( A_reg[9] & ( B_reg[9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!B_reg[9]),
	.datae(gnd),
	.dataf(!A_reg[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nate[9].r0|A_B_AND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nate[9].r0|A_B_AND .extended_lut = "off";
defparam \nate[9].r0|A_B_AND .lut_mask = 64'h0000000000FF00FF;
defparam \nate[9].r0|A_B_AND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N30
cyclonev_lcell_comb \nate[9].r0|A_B_XOR_Cin_AND (
// Equation(s):
// \nate[9].r0|A_B_XOR_Cin_AND~combout  = ( B_reg[8] & ( \nate[6].r0|Cout~combout  & ( (\nate[9].r0|A_B_XOR~combout  & (((B_reg[7] & A_reg[7])) # (A_reg[8]))) ) ) ) # ( !B_reg[8] & ( \nate[6].r0|Cout~combout  & ( (\nate[9].r0|A_B_XOR~combout  & (B_reg[7] & 
// (A_reg[7] & A_reg[8]))) ) ) ) # ( B_reg[8] & ( !\nate[6].r0|Cout~combout  & ( (\nate[9].r0|A_B_XOR~combout  & (((A_reg[8]) # (A_reg[7])) # (B_reg[7]))) ) ) ) # ( !B_reg[8] & ( !\nate[6].r0|Cout~combout  & ( (\nate[9].r0|A_B_XOR~combout  & (A_reg[8] & 
// ((A_reg[7]) # (B_reg[7])))) ) ) )

	.dataa(!\nate[9].r0|A_B_XOR~combout ),
	.datab(!B_reg[7]),
	.datac(!A_reg[7]),
	.datad(!A_reg[8]),
	.datae(!B_reg[8]),
	.dataf(!\nate[6].r0|Cout~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nate[9].r0|A_B_XOR_Cin_AND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nate[9].r0|A_B_XOR_Cin_AND .extended_lut = "off";
defparam \nate[9].r0|A_B_XOR_Cin_AND .lut_mask = 64'h0015155500010155;
defparam \nate[9].r0|A_B_XOR_Cin_AND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N54
cyclonev_lcell_comb \nate[9].r0|Cout (
// Equation(s):
// \nate[9].r0|Cout~combout  = ( !\nate[9].r0|A_B_XOR_Cin_AND~combout  & ( !\nate[9].r0|A_B_AND~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nate[9].r0|A_B_AND~combout ),
	.datae(gnd),
	.dataf(!\nate[9].r0|A_B_XOR_Cin_AND~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nate[9].r0|Cout~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nate[9].r0|Cout .extended_lut = "off";
defparam \nate[9].r0|Cout .lut_mask = 64'hFF00FF0000000000;
defparam \nate[9].r0|Cout .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \B[10]~input (
	.i(B[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[10]~input_o ));
// synopsys translate_off
defparam \B[10]~input .bus_hold = "false";
defparam \B[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y2_N35
dffeas \B_reg[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_reg[10]),
	.prn(vcc));
// synopsys translate_off
defparam \B_reg[10] .is_wysiwyg = "true";
defparam \B_reg[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N51
cyclonev_lcell_comb \nate[10].r0|S (
// Equation(s):
// \nate[10].r0|S~combout  = ( B_reg[10] & ( !A_reg[10] $ (!\nate[9].r0|Cout~combout ) ) ) # ( !B_reg[10] & ( !A_reg[10] $ (\nate[9].r0|Cout~combout ) ) )

	.dataa(gnd),
	.datab(!A_reg[10]),
	.datac(!\nate[9].r0|Cout~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!B_reg[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nate[10].r0|S~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nate[10].r0|S .extended_lut = "off";
defparam \nate[10].r0|S .lut_mask = 64'hC3C3C3C33C3C3C3C;
defparam \nate[10].r0|S .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N52
dffeas \S_reg[10]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\nate[10].r0|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_reg[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \S_reg[10]~reg0 .is_wysiwyg = "true";
defparam \S_reg[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N52
cyclonev_io_ibuf \B[11]~input (
	.i(B[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[11]~input_o ));
// synopsys translate_off
defparam \B[11]~input .bus_hold = "false";
defparam \B[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N3
cyclonev_lcell_comb \B_reg[11]~feeder (
// Equation(s):
// \B_reg[11]~feeder_combout  = ( \B[11]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B_reg[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B_reg[11]~feeder .extended_lut = "off";
defparam \B_reg[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \B_reg[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N5
dffeas \B_reg[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\B_reg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_reg[11]),
	.prn(vcc));
// synopsys translate_off
defparam \B_reg[11] .is_wysiwyg = "true";
defparam \B_reg[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N52
cyclonev_io_ibuf \A[11]~input (
	.i(A[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[11]~input_o ));
// synopsys translate_off
defparam \A[11]~input .bus_hold = "false";
defparam \A[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y2_N5
dffeas \A_reg[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_reg[11]),
	.prn(vcc));
// synopsys translate_off
defparam \A_reg[11] .is_wysiwyg = "true";
defparam \A_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N24
cyclonev_lcell_comb \nate[11].r0|S (
// Equation(s):
// \nate[11].r0|S~combout  = ( \nate[9].r0|Cout~combout  & ( !B_reg[11] $ (!A_reg[11] $ (((B_reg[10] & A_reg[10])))) ) ) # ( !\nate[9].r0|Cout~combout  & ( !B_reg[11] $ (!A_reg[11] $ (((A_reg[10]) # (B_reg[10])))) ) )

	.dataa(!B_reg[10]),
	.datab(!A_reg[10]),
	.datac(!B_reg[11]),
	.datad(!A_reg[11]),
	.datae(gnd),
	.dataf(!\nate[9].r0|Cout~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nate[11].r0|S~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nate[11].r0|S .extended_lut = "off";
defparam \nate[11].r0|S .lut_mask = 64'h788778871EE11EE1;
defparam \nate[11].r0|S .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y2_N25
dffeas \S_reg[11]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\nate[11].r0|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_reg[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \S_reg[11]~reg0 .is_wysiwyg = "true";
defparam \S_reg[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N18
cyclonev_io_ibuf \A[12]~input (
	.i(A[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[12]~input_o ));
// synopsys translate_off
defparam \A[12]~input .bus_hold = "false";
defparam \A[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y2_N53
dffeas \A_reg[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_reg[12]),
	.prn(vcc));
// synopsys translate_off
defparam \A_reg[12] .is_wysiwyg = "true";
defparam \A_reg[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N1
cyclonev_io_ibuf \B[12]~input (
	.i(B[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[12]~input_o ));
// synopsys translate_off
defparam \B[12]~input .bus_hold = "false";
defparam \B[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y2_N44
dffeas \B_reg[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_reg[12]),
	.prn(vcc));
// synopsys translate_off
defparam \B_reg[12] .is_wysiwyg = "true";
defparam \B_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N51
cyclonev_lcell_comb \nate[11].r0|Cout (
// Equation(s):
// \nate[11].r0|Cout~combout  = ( \nate[9].r0|A_B_AND~combout  & ( \nate[9].r0|A_B_XOR_Cin_AND~combout  & ( (!B_reg[11] & ((!A_reg[11]) # ((!A_reg[10] & !B_reg[10])))) # (B_reg[11] & (!A_reg[10] & (!A_reg[11] & !B_reg[10]))) ) ) ) # ( 
// !\nate[9].r0|A_B_AND~combout  & ( \nate[9].r0|A_B_XOR_Cin_AND~combout  & ( (!B_reg[11] & ((!A_reg[11]) # ((!A_reg[10] & !B_reg[10])))) # (B_reg[11] & (!A_reg[10] & (!A_reg[11] & !B_reg[10]))) ) ) ) # ( \nate[9].r0|A_B_AND~combout  & ( 
// !\nate[9].r0|A_B_XOR_Cin_AND~combout  & ( (!B_reg[11] & ((!A_reg[11]) # ((!A_reg[10] & !B_reg[10])))) # (B_reg[11] & (!A_reg[10] & (!A_reg[11] & !B_reg[10]))) ) ) ) # ( !\nate[9].r0|A_B_AND~combout  & ( !\nate[9].r0|A_B_XOR_Cin_AND~combout  & ( 
// (!B_reg[11] & ((!A_reg[10]) # ((!A_reg[11]) # (!B_reg[10])))) # (B_reg[11] & (!A_reg[11] & ((!A_reg[10]) # (!B_reg[10])))) ) ) )

	.dataa(!B_reg[11]),
	.datab(!A_reg[10]),
	.datac(!A_reg[11]),
	.datad(!B_reg[10]),
	.datae(!\nate[9].r0|A_B_AND~combout ),
	.dataf(!\nate[9].r0|A_B_XOR_Cin_AND~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nate[11].r0|Cout~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nate[11].r0|Cout .extended_lut = "off";
defparam \nate[11].r0|Cout .lut_mask = 64'hFAE8E8A0E8A0E8A0;
defparam \nate[11].r0|Cout .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N39
cyclonev_lcell_comb \nate[12].r0|S (
// Equation(s):
// \nate[12].r0|S~combout  = ( B_reg[12] & ( \nate[11].r0|Cout~combout  & ( !A_reg[12] ) ) ) # ( !B_reg[12] & ( \nate[11].r0|Cout~combout  & ( A_reg[12] ) ) ) # ( B_reg[12] & ( !\nate[11].r0|Cout~combout  & ( A_reg[12] ) ) ) # ( !B_reg[12] & ( 
// !\nate[11].r0|Cout~combout  & ( !A_reg[12] ) ) )

	.dataa(!A_reg[12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!B_reg[12]),
	.dataf(!\nate[11].r0|Cout~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nate[12].r0|S~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nate[12].r0|S .extended_lut = "off";
defparam \nate[12].r0|S .lut_mask = 64'hAAAA55555555AAAA;
defparam \nate[12].r0|S .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N40
dffeas \S_reg[12]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\nate[12].r0|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_reg[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \S_reg[12]~reg0 .is_wysiwyg = "true";
defparam \S_reg[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N92
cyclonev_io_ibuf \A[13]~input (
	.i(A[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[13]~input_o ));
// synopsys translate_off
defparam \A[13]~input .bus_hold = "false";
defparam \A[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N18
cyclonev_lcell_comb \A_reg[13]~feeder (
// Equation(s):
// \A_reg[13]~feeder_combout  = ( \A[13]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A_reg[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A_reg[13]~feeder .extended_lut = "off";
defparam \A_reg[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \A_reg[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N20
dffeas \A_reg[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\A_reg[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_reg[13]),
	.prn(vcc));
// synopsys translate_off
defparam \A_reg[13] .is_wysiwyg = "true";
defparam \A_reg[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N52
cyclonev_io_ibuf \B[13]~input (
	.i(B[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[13]~input_o ));
// synopsys translate_off
defparam \B[13]~input .bus_hold = "false";
defparam \B[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y2_N23
dffeas \B_reg[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_reg[13]),
	.prn(vcc));
// synopsys translate_off
defparam \B_reg[13] .is_wysiwyg = "true";
defparam \B_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N48
cyclonev_lcell_comb \nate[12].r0|Cout (
// Equation(s):
// \nate[12].r0|Cout~combout  = ( B_reg[12] & ( \nate[11].r0|Cout~combout  & ( A_reg[12] ) ) ) # ( B_reg[12] & ( !\nate[11].r0|Cout~combout  ) ) # ( !B_reg[12] & ( !\nate[11].r0|Cout~combout  & ( A_reg[12] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!A_reg[12]),
	.datad(gnd),
	.datae(!B_reg[12]),
	.dataf(!\nate[11].r0|Cout~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nate[12].r0|Cout~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nate[12].r0|Cout .extended_lut = "off";
defparam \nate[12].r0|Cout .lut_mask = 64'h0F0FFFFF00000F0F;
defparam \nate[12].r0|Cout .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N33
cyclonev_lcell_comb \nate[13].r0|S (
// Equation(s):
// \nate[13].r0|S~combout  = ( \nate[12].r0|Cout~combout  & ( !A_reg[13] $ (B_reg[13]) ) ) # ( !\nate[12].r0|Cout~combout  & ( !A_reg[13] $ (!B_reg[13]) ) )

	.dataa(!A_reg[13]),
	.datab(!B_reg[13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nate[12].r0|Cout~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nate[13].r0|S~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nate[13].r0|S .extended_lut = "off";
defparam \nate[13].r0|S .lut_mask = 64'h6666666699999999;
defparam \nate[13].r0|S .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N34
dffeas \S_reg[13]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\nate[13].r0|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_reg[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \S_reg[13]~reg0 .is_wysiwyg = "true";
defparam \S_reg[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N41
cyclonev_io_ibuf \A[14]~input (
	.i(A[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[14]~input_o ));
// synopsys translate_off
defparam \A[14]~input .bus_hold = "false";
defparam \A[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y2_N38
dffeas \A_reg[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_reg[14]),
	.prn(vcc));
// synopsys translate_off
defparam \A_reg[14] .is_wysiwyg = "true";
defparam \A_reg[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N92
cyclonev_io_ibuf \B[14]~input (
	.i(B[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[14]~input_o ));
// synopsys translate_off
defparam \B[14]~input .bus_hold = "false";
defparam \B[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y2_N8
dffeas \B_reg[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_reg[14]),
	.prn(vcc));
// synopsys translate_off
defparam \B_reg[14] .is_wysiwyg = "true";
defparam \B_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N3
cyclonev_lcell_comb \nate[14].r0|A_B_XOR (
// Equation(s):
// \nate[14].r0|A_B_XOR~combout  = ( B_reg[14] & ( !A_reg[14] ) ) # ( !B_reg[14] & ( A_reg[14] ) )

	.dataa(!A_reg[14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!B_reg[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nate[14].r0|A_B_XOR~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nate[14].r0|A_B_XOR .extended_lut = "off";
defparam \nate[14].r0|A_B_XOR .lut_mask = 64'h55555555AAAAAAAA;
defparam \nate[14].r0|A_B_XOR .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N30
cyclonev_lcell_comb \nate[14].r0|S (
// Equation(s):
// \nate[14].r0|S~combout  = ( \nate[12].r0|Cout~combout  & ( !\nate[14].r0|A_B_XOR~combout  $ (((!B_reg[13] & !A_reg[13]))) ) ) # ( !\nate[12].r0|Cout~combout  & ( !\nate[14].r0|A_B_XOR~combout  $ (((!B_reg[13]) # (!A_reg[13]))) ) )

	.dataa(gnd),
	.datab(!B_reg[13]),
	.datac(!A_reg[13]),
	.datad(!\nate[14].r0|A_B_XOR~combout ),
	.datae(gnd),
	.dataf(!\nate[12].r0|Cout~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nate[14].r0|S~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nate[14].r0|S .extended_lut = "off";
defparam \nate[14].r0|S .lut_mask = 64'h03FC03FC3FC03FC0;
defparam \nate[14].r0|S .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N31
dffeas \S_reg[14]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\nate[14].r0|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_reg[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \S_reg[14]~reg0 .is_wysiwyg = "true";
defparam \S_reg[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N21
cyclonev_lcell_comb \nate[14].r0|A_B_AND (
// Equation(s):
// \nate[14].r0|A_B_AND~combout  = ( B_reg[14] & ( A_reg[14] ) )

	.dataa(!A_reg[14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!B_reg[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nate[14].r0|A_B_AND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nate[14].r0|A_B_AND .extended_lut = "off";
defparam \nate[14].r0|A_B_AND .lut_mask = 64'h0000000055555555;
defparam \nate[14].r0|A_B_AND .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N75
cyclonev_io_ibuf \A[15]~input (
	.i(A[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[15]~input_o ));
// synopsys translate_off
defparam \A[15]~input .bus_hold = "false";
defparam \A[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y2_N26
dffeas \A_reg[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_reg[15]),
	.prn(vcc));
// synopsys translate_off
defparam \A_reg[15] .is_wysiwyg = "true";
defparam \A_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N42
cyclonev_lcell_comb \nate[14].r0|A_B_XOR_Cin_AND (
// Equation(s):
// \nate[14].r0|A_B_XOR_Cin_AND~combout  = ( B_reg[12] & ( \nate[11].r0|Cout~combout  & ( (\nate[14].r0|A_B_XOR~combout  & ((!B_reg[13] & (A_reg[13] & A_reg[12])) # (B_reg[13] & ((A_reg[12]) # (A_reg[13]))))) ) ) ) # ( !B_reg[12] & ( 
// \nate[11].r0|Cout~combout  & ( (B_reg[13] & (A_reg[13] & \nate[14].r0|A_B_XOR~combout )) ) ) ) # ( B_reg[12] & ( !\nate[11].r0|Cout~combout  & ( (\nate[14].r0|A_B_XOR~combout  & ((A_reg[13]) # (B_reg[13]))) ) ) ) # ( !B_reg[12] & ( 
// !\nate[11].r0|Cout~combout  & ( (\nate[14].r0|A_B_XOR~combout  & ((!B_reg[13] & (A_reg[13] & A_reg[12])) # (B_reg[13] & ((A_reg[12]) # (A_reg[13]))))) ) ) )

	.dataa(!B_reg[13]),
	.datab(!A_reg[13]),
	.datac(!\nate[14].r0|A_B_XOR~combout ),
	.datad(!A_reg[12]),
	.datae(!B_reg[12]),
	.dataf(!\nate[11].r0|Cout~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nate[14].r0|A_B_XOR_Cin_AND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nate[14].r0|A_B_XOR_Cin_AND .extended_lut = "off";
defparam \nate[14].r0|A_B_XOR_Cin_AND .lut_mask = 64'h0107070701010107;
defparam \nate[14].r0|A_B_XOR_Cin_AND .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N52
cyclonev_io_ibuf \B[15]~input (
	.i(B[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[15]~input_o ));
// synopsys translate_off
defparam \B[15]~input .bus_hold = "false";
defparam \B[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y2_N53
dffeas \B_reg[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_reg[15]),
	.prn(vcc));
// synopsys translate_off
defparam \B_reg[15] .is_wysiwyg = "true";
defparam \B_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N21
cyclonev_lcell_comb \nate[15].r0|S (
// Equation(s):
// \nate[15].r0|S~combout  = ( \nate[14].r0|A_B_XOR_Cin_AND~combout  & ( B_reg[15] & ( A_reg[15] ) ) ) # ( !\nate[14].r0|A_B_XOR_Cin_AND~combout  & ( B_reg[15] & ( !\nate[14].r0|A_B_AND~combout  $ (A_reg[15]) ) ) ) # ( \nate[14].r0|A_B_XOR_Cin_AND~combout  & 
// ( !B_reg[15] & ( !A_reg[15] ) ) ) # ( !\nate[14].r0|A_B_XOR_Cin_AND~combout  & ( !B_reg[15] & ( !\nate[14].r0|A_B_AND~combout  $ (!A_reg[15]) ) ) )

	.dataa(!\nate[14].r0|A_B_AND~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!A_reg[15]),
	.datae(!\nate[14].r0|A_B_XOR_Cin_AND~combout ),
	.dataf(!B_reg[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nate[15].r0|S~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nate[15].r0|S .extended_lut = "off";
defparam \nate[15].r0|S .lut_mask = 64'h55AAFF00AA5500FF;
defparam \nate[15].r0|S .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N22
dffeas \S_reg[15]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\nate[15].r0|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_reg[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \S_reg[15]~reg0 .is_wysiwyg = "true";
defparam \S_reg[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \B[16]~input (
	.i(B[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[16]~input_o ));
// synopsys translate_off
defparam \B[16]~input .bus_hold = "false";
defparam \B[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y2_N35
dffeas \B_reg[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_reg[16]),
	.prn(vcc));
// synopsys translate_off
defparam \B_reg[16] .is_wysiwyg = "true";
defparam \B_reg[16] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N58
cyclonev_io_ibuf \A[16]~input (
	.i(A[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[16]~input_o ));
// synopsys translate_off
defparam \A[16]~input .bus_hold = "false";
defparam \A[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y2_N44
dffeas \A_reg[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_reg[16]),
	.prn(vcc));
// synopsys translate_off
defparam \A_reg[16] .is_wysiwyg = "true";
defparam \A_reg[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N57
cyclonev_lcell_comb \nate[16].r0|S (
// Equation(s):
// \nate[16].r0|S~combout  = ( \nate[14].r0|A_B_XOR_Cin_AND~combout  & ( B_reg[15] & ( !B_reg[16] $ (A_reg[16]) ) ) ) # ( !\nate[14].r0|A_B_XOR_Cin_AND~combout  & ( B_reg[15] & ( !B_reg[16] $ (!A_reg[16] $ (((A_reg[15]) # (\nate[14].r0|A_B_AND~combout )))) ) 
// ) ) # ( \nate[14].r0|A_B_XOR_Cin_AND~combout  & ( !B_reg[15] & ( !B_reg[16] $ (!A_reg[16] $ (A_reg[15])) ) ) ) # ( !\nate[14].r0|A_B_XOR_Cin_AND~combout  & ( !B_reg[15] & ( !B_reg[16] $ (!A_reg[16] $ (((\nate[14].r0|A_B_AND~combout  & A_reg[15])))) ) ) )

	.dataa(!\nate[14].r0|A_B_AND~combout ),
	.datab(!B_reg[16]),
	.datac(!A_reg[16]),
	.datad(!A_reg[15]),
	.datae(!\nate[14].r0|A_B_XOR_Cin_AND~combout ),
	.dataf(!B_reg[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nate[16].r0|S~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nate[16].r0|S .extended_lut = "off";
defparam \nate[16].r0|S .lut_mask = 64'h3C693CC369C3C3C3;
defparam \nate[16].r0|S .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N58
dffeas \S_reg[16]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\nate[16].r0|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_reg[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \S_reg[16]~reg0 .is_wysiwyg = "true";
defparam \S_reg[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \B[17]~input (
	.i(B[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[17]~input_o ));
// synopsys translate_off
defparam \B[17]~input .bus_hold = "false";
defparam \B[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X27_Y2_N26
dffeas \B_reg[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_reg[17]),
	.prn(vcc));
// synopsys translate_off
defparam \B_reg[17] .is_wysiwyg = "true";
defparam \B_reg[17] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N18
cyclonev_io_ibuf \A[17]~input (
	.i(A[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[17]~input_o ));
// synopsys translate_off
defparam \A[17]~input .bus_hold = "false";
defparam \A[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X34_Y2_N41
dffeas \A_reg[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_reg[17]),
	.prn(vcc));
// synopsys translate_off
defparam \A_reg[17] .is_wysiwyg = "true";
defparam \A_reg[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N39
cyclonev_lcell_comb \nate[16].r0|Cout (
// Equation(s):
// \nate[16].r0|Cout~combout  = ( A_reg[15] & ( \nate[14].r0|A_B_XOR_Cin_AND~combout  & ( (!B_reg[16] & !A_reg[16]) ) ) ) # ( !A_reg[15] & ( \nate[14].r0|A_B_XOR_Cin_AND~combout  & ( (!B_reg[16] & ((!A_reg[16]) # (!B_reg[15]))) # (B_reg[16] & (!A_reg[16] & 
// !B_reg[15])) ) ) ) # ( A_reg[15] & ( !\nate[14].r0|A_B_XOR_Cin_AND~combout  & ( (!B_reg[16] & ((!A_reg[16]) # ((!\nate[14].r0|A_B_AND~combout  & !B_reg[15])))) # (B_reg[16] & (!A_reg[16] & (!\nate[14].r0|A_B_AND~combout  & !B_reg[15]))) ) ) ) # ( 
// !A_reg[15] & ( !\nate[14].r0|A_B_XOR_Cin_AND~combout  & ( (!B_reg[16] & ((!A_reg[16]) # ((!\nate[14].r0|A_B_AND~combout ) # (!B_reg[15])))) # (B_reg[16] & (!A_reg[16] & ((!\nate[14].r0|A_B_AND~combout ) # (!B_reg[15])))) ) ) )

	.dataa(!B_reg[16]),
	.datab(!A_reg[16]),
	.datac(!\nate[14].r0|A_B_AND~combout ),
	.datad(!B_reg[15]),
	.datae(!A_reg[15]),
	.dataf(!\nate[14].r0|A_B_XOR_Cin_AND~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nate[16].r0|Cout~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nate[16].r0|Cout .extended_lut = "off";
defparam \nate[16].r0|Cout .lut_mask = 64'hEEE8E888EE888888;
defparam \nate[16].r0|Cout .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N18
cyclonev_lcell_comb \nate[17].r0|S (
// Equation(s):
// \nate[17].r0|S~combout  = ( \nate[16].r0|Cout~combout  & ( !B_reg[17] $ (!A_reg[17]) ) ) # ( !\nate[16].r0|Cout~combout  & ( !B_reg[17] $ (A_reg[17]) ) )

	.dataa(gnd),
	.datab(!B_reg[17]),
	.datac(!A_reg[17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nate[16].r0|Cout~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nate[17].r0|S~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nate[17].r0|S .extended_lut = "off";
defparam \nate[17].r0|S .lut_mask = 64'hC3C3C3C33C3C3C3C;
defparam \nate[17].r0|S .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y2_N19
dffeas \S_reg[17]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\nate[17].r0|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_reg[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \S_reg[17]~reg0 .is_wysiwyg = "true";
defparam \S_reg[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N15
cyclonev_lcell_comb \nate[17].r0|Cout (
// Equation(s):
// \nate[17].r0|Cout~combout  = ( \nate[16].r0|Cout~combout  & ( (A_reg[17] & B_reg[17]) ) ) # ( !\nate[16].r0|Cout~combout  & ( (B_reg[17]) # (A_reg[17]) ) )

	.dataa(!A_reg[17]),
	.datab(gnd),
	.datac(!B_reg[17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nate[16].r0|Cout~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nate[17].r0|Cout~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nate[17].r0|Cout .extended_lut = "off";
defparam \nate[17].r0|Cout .lut_mask = 64'h5F5F5F5F05050505;
defparam \nate[17].r0|Cout .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \B[18]~input (
	.i(B[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[18]~input_o ));
// synopsys translate_off
defparam \B[18]~input .bus_hold = "false";
defparam \B[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y2_N53
dffeas \B_reg[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_reg[18]),
	.prn(vcc));
// synopsys translate_off
defparam \B_reg[18] .is_wysiwyg = "true";
defparam \B_reg[18] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N18
cyclonev_io_ibuf \A[18]~input (
	.i(A[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[18]~input_o ));
// synopsys translate_off
defparam \A[18]~input .bus_hold = "false";
defparam \A[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y2_N29
dffeas \A_reg[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_reg[18]),
	.prn(vcc));
// synopsys translate_off
defparam \A_reg[18] .is_wysiwyg = "true";
defparam \A_reg[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N12
cyclonev_lcell_comb \nate[18].r0|S (
// Equation(s):
// \nate[18].r0|S~combout  = ( A_reg[18] & ( !\nate[17].r0|Cout~combout  $ (B_reg[18]) ) ) # ( !A_reg[18] & ( !\nate[17].r0|Cout~combout  $ (!B_reg[18]) ) )

	.dataa(gnd),
	.datab(!\nate[17].r0|Cout~combout ),
	.datac(!B_reg[18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!A_reg[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nate[18].r0|S~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nate[18].r0|S .extended_lut = "off";
defparam \nate[18].r0|S .lut_mask = 64'h3C3C3C3CC3C3C3C3;
defparam \nate[18].r0|S .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y2_N13
dffeas \S_reg[18]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\nate[18].r0|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_reg[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \S_reg[18]~reg0 .is_wysiwyg = "true";
defparam \S_reg[18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N52
cyclonev_io_ibuf \B[19]~input (
	.i(B[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[19]~input_o ));
// synopsys translate_off
defparam \B[19]~input .bus_hold = "false";
defparam \B[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X28_Y2_N50
dffeas \B_reg[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_reg[19]),
	.prn(vcc));
// synopsys translate_off
defparam \B_reg[19] .is_wysiwyg = "true";
defparam \B_reg[19] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N1
cyclonev_io_ibuf \A[19]~input (
	.i(A[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[19]~input_o ));
// synopsys translate_off
defparam \A[19]~input .bus_hold = "false";
defparam \A[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X28_Y2_N58
dffeas \A_reg[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_reg[19]),
	.prn(vcc));
// synopsys translate_off
defparam \A_reg[19] .is_wysiwyg = "true";
defparam \A_reg[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N57
cyclonev_lcell_comb \nate[19].r0|A_B_XOR (
// Equation(s):
// \nate[19].r0|A_B_XOR~combout  = ( A_reg[19] & ( !B_reg[19] ) ) # ( !A_reg[19] & ( B_reg[19] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!B_reg[19]),
	.datad(gnd),
	.datae(!A_reg[19]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nate[19].r0|A_B_XOR~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nate[19].r0|A_B_XOR .extended_lut = "off";
defparam \nate[19].r0|A_B_XOR .lut_mask = 64'h0F0FF0F00F0FF0F0;
defparam \nate[19].r0|A_B_XOR .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N57
cyclonev_lcell_comb \nate[19].r0|S (
// Equation(s):
// \nate[19].r0|S~combout  = !\nate[19].r0|A_B_XOR~combout  $ (((!B_reg[18] & ((!\nate[17].r0|Cout~combout ) # (!A_reg[18]))) # (B_reg[18] & (!\nate[17].r0|Cout~combout  & !A_reg[18]))))

	.dataa(!B_reg[18]),
	.datab(!\nate[17].r0|Cout~combout ),
	.datac(!A_reg[18]),
	.datad(!\nate[19].r0|A_B_XOR~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nate[19].r0|S~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nate[19].r0|S .extended_lut = "off";
defparam \nate[19].r0|S .lut_mask = 64'h17E817E817E817E8;
defparam \nate[19].r0|S .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y2_N58
dffeas \S_reg[19]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\nate[19].r0|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_reg[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \S_reg[19]~reg0 .is_wysiwyg = "true";
defparam \S_reg[19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N18
cyclonev_io_ibuf \A[20]~input (
	.i(A[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[20]~input_o ));
// synopsys translate_off
defparam \A[20]~input .bus_hold = "false";
defparam \A[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y2_N38
dffeas \A_reg[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_reg[20]),
	.prn(vcc));
// synopsys translate_off
defparam \A_reg[20] .is_wysiwyg = "true";
defparam \A_reg[20] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N52
cyclonev_io_ibuf \B[20]~input (
	.i(B[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[20]~input_o ));
// synopsys translate_off
defparam \B[20]~input .bus_hold = "false";
defparam \B[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X28_Y2_N56
dffeas \B_reg[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_reg[20]),
	.prn(vcc));
// synopsys translate_off
defparam \B_reg[20] .is_wysiwyg = "true";
defparam \B_reg[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N6
cyclonev_lcell_comb \nate[19].r0|A_B_XOR_Cin_AND (
// Equation(s):
// \nate[19].r0|A_B_XOR_Cin_AND~combout  = ( A_reg[18] & ( \nate[16].r0|Cout~combout  & ( (\nate[19].r0|A_B_XOR~combout  & (((A_reg[17] & B_reg[17])) # (B_reg[18]))) ) ) ) # ( !A_reg[18] & ( \nate[16].r0|Cout~combout  & ( (A_reg[17] & (B_reg[17] & (B_reg[18] 
// & \nate[19].r0|A_B_XOR~combout ))) ) ) ) # ( A_reg[18] & ( !\nate[16].r0|Cout~combout  & ( (\nate[19].r0|A_B_XOR~combout  & (((B_reg[18]) # (B_reg[17])) # (A_reg[17]))) ) ) ) # ( !A_reg[18] & ( !\nate[16].r0|Cout~combout  & ( (B_reg[18] & 
// (\nate[19].r0|A_B_XOR~combout  & ((B_reg[17]) # (A_reg[17])))) ) ) )

	.dataa(!A_reg[17]),
	.datab(!B_reg[17]),
	.datac(!B_reg[18]),
	.datad(!\nate[19].r0|A_B_XOR~combout ),
	.datae(!A_reg[18]),
	.dataf(!\nate[16].r0|Cout~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nate[19].r0|A_B_XOR_Cin_AND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nate[19].r0|A_B_XOR_Cin_AND .extended_lut = "off";
defparam \nate[19].r0|A_B_XOR_Cin_AND .lut_mask = 64'h0007007F0001001F;
defparam \nate[19].r0|A_B_XOR_Cin_AND .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N48
cyclonev_lcell_comb \nate[19].r0|A_B_AND (
// Equation(s):
// \nate[19].r0|A_B_AND~combout  = ( A_reg[19] & ( B_reg[19] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!B_reg[19]),
	.datae(gnd),
	.dataf(!A_reg[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nate[19].r0|A_B_AND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nate[19].r0|A_B_AND .extended_lut = "off";
defparam \nate[19].r0|A_B_AND .lut_mask = 64'h0000000000FF00FF;
defparam \nate[19].r0|A_B_AND .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N45
cyclonev_lcell_comb \nate[19].r0|Cout (
// Equation(s):
// \nate[19].r0|Cout~combout  = ( !\nate[19].r0|A_B_AND~combout  & ( !\nate[19].r0|A_B_XOR_Cin_AND~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nate[19].r0|A_B_XOR_Cin_AND~combout ),
	.datae(gnd),
	.dataf(!\nate[19].r0|A_B_AND~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nate[19].r0|Cout~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nate[19].r0|Cout .extended_lut = "off";
defparam \nate[19].r0|Cout .lut_mask = 64'hFF00FF0000000000;
defparam \nate[19].r0|Cout .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N42
cyclonev_lcell_comb \nate[20].r0|S (
// Equation(s):
// \nate[20].r0|S~combout  = !A_reg[20] $ (!B_reg[20] $ (!\nate[19].r0|Cout~combout ))

	.dataa(gnd),
	.datab(!A_reg[20]),
	.datac(!B_reg[20]),
	.datad(!\nate[19].r0|Cout~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nate[20].r0|S~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nate[20].r0|S .extended_lut = "off";
defparam \nate[20].r0|S .lut_mask = 64'hC33CC33CC33CC33C;
defparam \nate[20].r0|S .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N43
dffeas \S_reg[20]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\nate[20].r0|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_reg[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \S_reg[20]~reg0 .is_wysiwyg = "true";
defparam \S_reg[20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N18
cyclonev_io_ibuf \A[21]~input (
	.i(A[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[21]~input_o ));
// synopsys translate_off
defparam \A[21]~input .bus_hold = "false";
defparam \A[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X28_Y2_N47
dffeas \A_reg[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_reg[21]),
	.prn(vcc));
// synopsys translate_off
defparam \A_reg[21] .is_wysiwyg = "true";
defparam \A_reg[21] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N18
cyclonev_io_ibuf \B[21]~input (
	.i(B[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[21]~input_o ));
// synopsys translate_off
defparam \B[21]~input .bus_hold = "false";
defparam \B[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N24
cyclonev_lcell_comb \B_reg[21]~feeder (
// Equation(s):
// \B_reg[21]~feeder_combout  = ( \B[21]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[21]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B_reg[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B_reg[21]~feeder .extended_lut = "off";
defparam \B_reg[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \B_reg[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N26
dffeas \B_reg[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\B_reg[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_reg[21]),
	.prn(vcc));
// synopsys translate_off
defparam \B_reg[21] .is_wysiwyg = "true";
defparam \B_reg[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N15
cyclonev_lcell_comb \nate[21].r0|S (
// Equation(s):
// \nate[21].r0|S~combout  = ( A_reg[20] & ( B_reg[20] & ( !A_reg[21] $ (B_reg[21]) ) ) ) # ( !A_reg[20] & ( B_reg[20] & ( !A_reg[21] $ (!\nate[19].r0|Cout~combout  $ (!B_reg[21])) ) ) ) # ( A_reg[20] & ( !B_reg[20] & ( !A_reg[21] $ 
// (!\nate[19].r0|Cout~combout  $ (!B_reg[21])) ) ) ) # ( !A_reg[20] & ( !B_reg[20] & ( !A_reg[21] $ (!B_reg[21]) ) ) )

	.dataa(!A_reg[21]),
	.datab(gnd),
	.datac(!\nate[19].r0|Cout~combout ),
	.datad(!B_reg[21]),
	.datae(!A_reg[20]),
	.dataf(!B_reg[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nate[21].r0|S~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nate[21].r0|S .extended_lut = "off";
defparam \nate[21].r0|S .lut_mask = 64'h55AAA55AA55AAA55;
defparam \nate[21].r0|S .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N16
dffeas \S_reg[21]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\nate[21].r0|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_reg[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \S_reg[21]~reg0 .is_wysiwyg = "true";
defparam \S_reg[21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N52
cyclonev_io_ibuf \A[22]~input (
	.i(A[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[22]~input_o ));
// synopsys translate_off
defparam \A[22]~input .bus_hold = "false";
defparam \A[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N30
cyclonev_lcell_comb \A_reg[22]~feeder (
// Equation(s):
// \A_reg[22]~feeder_combout  = ( \A[22]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[22]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A_reg[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A_reg[22]~feeder .extended_lut = "off";
defparam \A_reg[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \A_reg[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N32
dffeas \A_reg[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\A_reg[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_reg[22]),
	.prn(vcc));
// synopsys translate_off
defparam \A_reg[22] .is_wysiwyg = "true";
defparam \A_reg[22] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N41
cyclonev_io_ibuf \B[22]~input (
	.i(B[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[22]~input_o ));
// synopsys translate_off
defparam \B[22]~input .bus_hold = "false";
defparam \B[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X28_Y2_N41
dffeas \B_reg[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_reg[22]),
	.prn(vcc));
// synopsys translate_off
defparam \B_reg[22] .is_wysiwyg = "true";
defparam \B_reg[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N39
cyclonev_lcell_comb \nate[21].r0|Cout (
// Equation(s):
// \nate[21].r0|Cout~combout  = ( A_reg[20] & ( \nate[19].r0|A_B_XOR_Cin_AND~combout  & ( (!A_reg[21] & !B_reg[21]) ) ) ) # ( !A_reg[20] & ( \nate[19].r0|A_B_XOR_Cin_AND~combout  & ( (!A_reg[21] & ((!B_reg[21]) # (!B_reg[20]))) # (A_reg[21] & (!B_reg[21] & 
// !B_reg[20])) ) ) ) # ( A_reg[20] & ( !\nate[19].r0|A_B_XOR_Cin_AND~combout  & ( (!A_reg[21] & ((!B_reg[21]) # ((!\nate[19].r0|A_B_AND~combout  & !B_reg[20])))) # (A_reg[21] & (!B_reg[21] & (!\nate[19].r0|A_B_AND~combout  & !B_reg[20]))) ) ) ) # ( 
// !A_reg[20] & ( !\nate[19].r0|A_B_XOR_Cin_AND~combout  & ( (!A_reg[21] & ((!B_reg[21]) # ((!\nate[19].r0|A_B_AND~combout ) # (!B_reg[20])))) # (A_reg[21] & (!B_reg[21] & ((!\nate[19].r0|A_B_AND~combout ) # (!B_reg[20])))) ) ) )

	.dataa(!A_reg[21]),
	.datab(!B_reg[21]),
	.datac(!\nate[19].r0|A_B_AND~combout ),
	.datad(!B_reg[20]),
	.datae(!A_reg[20]),
	.dataf(!\nate[19].r0|A_B_XOR_Cin_AND~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nate[21].r0|Cout~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nate[21].r0|Cout .extended_lut = "off";
defparam \nate[21].r0|Cout .lut_mask = 64'hEEE8E888EE888888;
defparam \nate[21].r0|Cout .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N3
cyclonev_lcell_comb \nate[22].r0|S (
// Equation(s):
// \nate[22].r0|S~combout  = ( \nate[21].r0|Cout~combout  & ( !A_reg[22] $ (!B_reg[22]) ) ) # ( !\nate[21].r0|Cout~combout  & ( !A_reg[22] $ (B_reg[22]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!A_reg[22]),
	.datad(!B_reg[22]),
	.datae(gnd),
	.dataf(!\nate[21].r0|Cout~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nate[22].r0|S~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nate[22].r0|S .extended_lut = "off";
defparam \nate[22].r0|S .lut_mask = 64'hF00FF00F0FF00FF0;
defparam \nate[22].r0|S .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N4
dffeas \S_reg[22]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\nate[22].r0|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_reg[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \S_reg[22]~reg0 .is_wysiwyg = "true";
defparam \S_reg[22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N35
cyclonev_io_ibuf \A[23]~input (
	.i(A[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[23]~input_o ));
// synopsys translate_off
defparam \A[23]~input .bus_hold = "false";
defparam \A[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X28_Y2_N5
dffeas \A_reg[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_reg[23]),
	.prn(vcc));
// synopsys translate_off
defparam \A_reg[23] .is_wysiwyg = "true";
defparam \A_reg[23] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N35
cyclonev_io_ibuf \B[23]~input (
	.i(B[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[23]~input_o ));
// synopsys translate_off
defparam \B[23]~input .bus_hold = "false";
defparam \B[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X28_Y2_N14
dffeas \B_reg[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_reg[23]),
	.prn(vcc));
// synopsys translate_off
defparam \B_reg[23] .is_wysiwyg = "true";
defparam \B_reg[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N21
cyclonev_lcell_comb \nate[23].r0|S (
// Equation(s):
// \nate[23].r0|S~combout  = ( B_reg[22] & ( !A_reg[23] $ (!B_reg[23] $ (((!\nate[21].r0|Cout~combout ) # (A_reg[22])))) ) ) # ( !B_reg[22] & ( !A_reg[23] $ (!B_reg[23] $ (((A_reg[22] & !\nate[21].r0|Cout~combout )))) ) )

	.dataa(!A_reg[23]),
	.datab(!B_reg[23]),
	.datac(!A_reg[22]),
	.datad(!\nate[21].r0|Cout~combout ),
	.datae(gnd),
	.dataf(!B_reg[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nate[23].r0|S~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nate[23].r0|S .extended_lut = "off";
defparam \nate[23].r0|S .lut_mask = 64'h6966696699699969;
defparam \nate[23].r0|S .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N22
dffeas \S_reg[23]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\nate[23].r0|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_reg[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \S_reg[23]~reg0 .is_wysiwyg = "true";
defparam \S_reg[23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N18
cyclonev_io_ibuf \A[24]~input (
	.i(A[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[24]~input_o ));
// synopsys translate_off
defparam \A[24]~input .bus_hold = "false";
defparam \A[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X28_Y2_N20
dffeas \A_reg[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_reg[24]),
	.prn(vcc));
// synopsys translate_off
defparam \A_reg[24] .is_wysiwyg = "true";
defparam \A_reg[24] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N35
cyclonev_io_ibuf \B[24]~input (
	.i(B[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[24]~input_o ));
// synopsys translate_off
defparam \B[24]~input .bus_hold = "false";
defparam \B[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X28_Y2_N11
dffeas \B_reg[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_reg[24]),
	.prn(vcc));
// synopsys translate_off
defparam \B_reg[24] .is_wysiwyg = "true";
defparam \B_reg[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N18
cyclonev_lcell_comb \nate[24].r0|A_B_XOR (
// Equation(s):
// \nate[24].r0|A_B_XOR~combout  = ( B_reg[24] & ( !A_reg[24] ) ) # ( !B_reg[24] & ( A_reg[24] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!A_reg[24]),
	.datae(gnd),
	.dataf(!B_reg[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nate[24].r0|A_B_XOR~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nate[24].r0|A_B_XOR .extended_lut = "off";
defparam \nate[24].r0|A_B_XOR .lut_mask = 64'h00FF00FFFF00FF00;
defparam \nate[24].r0|A_B_XOR .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N36
cyclonev_lcell_comb \nate[24].r0|S (
// Equation(s):
// \nate[24].r0|S~combout  = ( \nate[21].r0|Cout~combout  & ( B_reg[22] & ( !\nate[24].r0|A_B_XOR~combout  $ (((!A_reg[22] & ((!A_reg[23]) # (!B_reg[23]))) # (A_reg[22] & (!A_reg[23] & !B_reg[23])))) ) ) ) # ( !\nate[21].r0|Cout~combout  & ( B_reg[22] & ( 
// !\nate[24].r0|A_B_XOR~combout  $ (((!A_reg[23] & !B_reg[23]))) ) ) ) # ( \nate[21].r0|Cout~combout  & ( !B_reg[22] & ( !\nate[24].r0|A_B_XOR~combout  $ (((!A_reg[23]) # (!B_reg[23]))) ) ) ) # ( !\nate[21].r0|Cout~combout  & ( !B_reg[22] & ( 
// !\nate[24].r0|A_B_XOR~combout  $ (((!A_reg[22] & ((!A_reg[23]) # (!B_reg[23]))) # (A_reg[22] & (!A_reg[23] & !B_reg[23])))) ) ) )

	.dataa(!\nate[24].r0|A_B_XOR~combout ),
	.datab(!A_reg[22]),
	.datac(!A_reg[23]),
	.datad(!B_reg[23]),
	.datae(!\nate[21].r0|Cout~combout ),
	.dataf(!B_reg[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nate[24].r0|S~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nate[24].r0|S .extended_lut = "off";
defparam \nate[24].r0|S .lut_mask = 64'h566A555A5AAA566A;
defparam \nate[24].r0|S .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N37
dffeas \S_reg[24]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\nate[24].r0|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_reg[24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \S_reg[24]~reg0 .is_wysiwyg = "true";
defparam \S_reg[24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N9
cyclonev_lcell_comb \nate[24].r0|A_B_AND (
// Equation(s):
// \nate[24].r0|A_B_AND~combout  = ( A_reg[24] & ( B_reg[24] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!B_reg[24]),
	.datae(gnd),
	.dataf(!A_reg[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nate[24].r0|A_B_AND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nate[24].r0|A_B_AND .extended_lut = "off";
defparam \nate[24].r0|A_B_AND .lut_mask = 64'h0000000000FF00FF;
defparam \nate[24].r0|A_B_AND .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \A[25]~input (
	.i(A[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[25]~input_o ));
// synopsys translate_off
defparam \A[25]~input .bus_hold = "false";
defparam \A[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y2_N14
dffeas \A_reg[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_reg[25]),
	.prn(vcc));
// synopsys translate_off
defparam \A_reg[25] .is_wysiwyg = "true";
defparam \A_reg[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N42
cyclonev_lcell_comb \nate[24].r0|A_B_XOR_Cin_AND (
// Equation(s):
// \nate[24].r0|A_B_XOR_Cin_AND~combout  = ( A_reg[22] & ( \nate[21].r0|Cout~combout  & ( (\nate[24].r0|A_B_XOR~combout  & ((!B_reg[23] & (B_reg[22] & A_reg[23])) # (B_reg[23] & ((A_reg[23]) # (B_reg[22]))))) ) ) ) # ( !A_reg[22] & ( 
// \nate[21].r0|Cout~combout  & ( (B_reg[23] & (\nate[24].r0|A_B_XOR~combout  & A_reg[23])) ) ) ) # ( A_reg[22] & ( !\nate[21].r0|Cout~combout  & ( (\nate[24].r0|A_B_XOR~combout  & ((A_reg[23]) # (B_reg[23]))) ) ) ) # ( !A_reg[22] & ( 
// !\nate[21].r0|Cout~combout  & ( (\nate[24].r0|A_B_XOR~combout  & ((!B_reg[23] & (B_reg[22] & A_reg[23])) # (B_reg[23] & ((A_reg[23]) # (B_reg[22]))))) ) ) )

	.dataa(!B_reg[23]),
	.datab(!B_reg[22]),
	.datac(!\nate[24].r0|A_B_XOR~combout ),
	.datad(!A_reg[23]),
	.datae(!A_reg[22]),
	.dataf(!\nate[21].r0|Cout~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nate[24].r0|A_B_XOR_Cin_AND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nate[24].r0|A_B_XOR_Cin_AND .extended_lut = "off";
defparam \nate[24].r0|A_B_XOR_Cin_AND .lut_mask = 64'h0107050F00050107;
defparam \nate[24].r0|A_B_XOR_Cin_AND .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \B[25]~input (
	.i(B[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[25]~input_o ));
// synopsys translate_off
defparam \B[25]~input .bus_hold = "false";
defparam \B[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N33
cyclonev_lcell_comb \B_reg[25]~feeder (
// Equation(s):
// \B_reg[25]~feeder_combout  = ( \B[25]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B_reg[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B_reg[25]~feeder .extended_lut = "off";
defparam \B_reg[25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \B_reg[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N35
dffeas \B_reg[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\B_reg[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_reg[25]),
	.prn(vcc));
// synopsys translate_off
defparam \B_reg[25] .is_wysiwyg = "true";
defparam \B_reg[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N6
cyclonev_lcell_comb \nate[25].r0|S (
// Equation(s):
// \nate[25].r0|S~combout  = ( B_reg[25] & ( !A_reg[25] $ (((\nate[24].r0|A_B_XOR_Cin_AND~combout ) # (\nate[24].r0|A_B_AND~combout ))) ) ) # ( !B_reg[25] & ( !A_reg[25] $ (((!\nate[24].r0|A_B_AND~combout  & !\nate[24].r0|A_B_XOR_Cin_AND~combout ))) ) )

	.dataa(gnd),
	.datab(!\nate[24].r0|A_B_AND~combout ),
	.datac(!A_reg[25]),
	.datad(!\nate[24].r0|A_B_XOR_Cin_AND~combout ),
	.datae(gnd),
	.dataf(!B_reg[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nate[25].r0|S~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nate[25].r0|S .extended_lut = "off";
defparam \nate[25].r0|S .lut_mask = 64'h3CF03CF0C30FC30F;
defparam \nate[25].r0|S .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N7
dffeas \S_reg[25]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\nate[25].r0|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_reg[25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \S_reg[25]~reg0 .is_wysiwyg = "true";
defparam \S_reg[25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \B[26]~input (
	.i(B[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[26]~input_o ));
// synopsys translate_off
defparam \B[26]~input .bus_hold = "false";
defparam \B[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X28_Y2_N29
dffeas \B_reg[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_reg[26]),
	.prn(vcc));
// synopsys translate_off
defparam \B_reg[26] .is_wysiwyg = "true";
defparam \B_reg[26] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N1
cyclonev_io_ibuf \A[26]~input (
	.i(A[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[26]~input_o ));
// synopsys translate_off
defparam \A[26]~input .bus_hold = "false";
defparam \A[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y2_N49
dffeas \A_reg[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_reg[26]),
	.prn(vcc));
// synopsys translate_off
defparam \A_reg[26] .is_wysiwyg = "true";
defparam \A_reg[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N0
cyclonev_lcell_comb \nate[26].r0|S (
// Equation(s):
// \nate[26].r0|S~combout  = ( \nate[24].r0|A_B_XOR_Cin_AND~combout  & ( B_reg[25] & ( !B_reg[26] $ (A_reg[26]) ) ) ) # ( !\nate[24].r0|A_B_XOR_Cin_AND~combout  & ( B_reg[25] & ( !B_reg[26] $ (!A_reg[26] $ (((A_reg[25]) # (\nate[24].r0|A_B_AND~combout )))) ) 
// ) ) # ( \nate[24].r0|A_B_XOR_Cin_AND~combout  & ( !B_reg[25] & ( !B_reg[26] $ (!A_reg[25] $ (A_reg[26])) ) ) ) # ( !\nate[24].r0|A_B_XOR_Cin_AND~combout  & ( !B_reg[25] & ( !B_reg[26] $ (!A_reg[26] $ (((\nate[24].r0|A_B_AND~combout  & A_reg[25])))) ) ) )

	.dataa(!B_reg[26]),
	.datab(!\nate[24].r0|A_B_AND~combout ),
	.datac(!A_reg[25]),
	.datad(!A_reg[26]),
	.datae(!\nate[24].r0|A_B_XOR_Cin_AND~combout ),
	.dataf(!B_reg[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nate[26].r0|S~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nate[26].r0|S .extended_lut = "off";
defparam \nate[26].r0|S .lut_mask = 64'h56A95AA56A95AA55;
defparam \nate[26].r0|S .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N1
dffeas \S_reg[26]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\nate[26].r0|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_reg[26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \S_reg[26]~reg0 .is_wysiwyg = "true";
defparam \S_reg[26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N58
cyclonev_io_ibuf \A[27]~input (
	.i(A[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[27]~input_o ));
// synopsys translate_off
defparam \A[27]~input .bus_hold = "false";
defparam \A[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y2_N41
dffeas \A_reg[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_reg[27]),
	.prn(vcc));
// synopsys translate_off
defparam \A_reg[27] .is_wysiwyg = "true";
defparam \A_reg[27] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N58
cyclonev_io_ibuf \B[27]~input (
	.i(B[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[27]~input_o ));
// synopsys translate_off
defparam \B[27]~input .bus_hold = "false";
defparam \B[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y2_N26
dffeas \B_reg[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_reg[27]),
	.prn(vcc));
// synopsys translate_off
defparam \B_reg[27] .is_wysiwyg = "true";
defparam \B_reg[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N48
cyclonev_lcell_comb \nate[26].r0|Cout (
// Equation(s):
// \nate[26].r0|Cout~combout  = ( A_reg[26] & ( \nate[24].r0|A_B_XOR_Cin_AND~combout  & ( (!A_reg[25] & (!B_reg[26] & !B_reg[25])) ) ) ) # ( !A_reg[26] & ( \nate[24].r0|A_B_XOR_Cin_AND~combout  & ( (!B_reg[26]) # ((!A_reg[25] & !B_reg[25])) ) ) ) # ( 
// A_reg[26] & ( !\nate[24].r0|A_B_XOR_Cin_AND~combout  & ( (!B_reg[26] & ((!\nate[24].r0|A_B_AND~combout  & ((!A_reg[25]) # (!B_reg[25]))) # (\nate[24].r0|A_B_AND~combout  & (!A_reg[25] & !B_reg[25])))) ) ) ) # ( !A_reg[26] & ( 
// !\nate[24].r0|A_B_XOR_Cin_AND~combout  & ( (!B_reg[26]) # ((!\nate[24].r0|A_B_AND~combout  & ((!A_reg[25]) # (!B_reg[25]))) # (\nate[24].r0|A_B_AND~combout  & (!A_reg[25] & !B_reg[25]))) ) ) )

	.dataa(!\nate[24].r0|A_B_AND~combout ),
	.datab(!A_reg[25]),
	.datac(!B_reg[26]),
	.datad(!B_reg[25]),
	.datae(!A_reg[26]),
	.dataf(!\nate[24].r0|A_B_XOR_Cin_AND~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nate[26].r0|Cout~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nate[26].r0|Cout .extended_lut = "off";
defparam \nate[26].r0|Cout .lut_mask = 64'hFEF8E080FCF0C000;
defparam \nate[26].r0|Cout .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N15
cyclonev_lcell_comb \nate[27].r0|S (
// Equation(s):
// \nate[27].r0|S~combout  = ( \nate[26].r0|Cout~combout  & ( !A_reg[27] $ (!B_reg[27]) ) ) # ( !\nate[26].r0|Cout~combout  & ( !A_reg[27] $ (B_reg[27]) ) )

	.dataa(!A_reg[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(!B_reg[27]),
	.datae(gnd),
	.dataf(!\nate[26].r0|Cout~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nate[27].r0|S~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nate[27].r0|S .extended_lut = "off";
defparam \nate[27].r0|S .lut_mask = 64'hAA55AA5555AA55AA;
defparam \nate[27].r0|S .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N16
dffeas \S_reg[27]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\nate[27].r0|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_reg[27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \S_reg[27]~reg0 .is_wysiwyg = "true";
defparam \S_reg[27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N41
cyclonev_io_ibuf \B[28]~input (
	.i(B[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[28]~input_o ));
// synopsys translate_off
defparam \B[28]~input .bus_hold = "false";
defparam \B[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y2_N29
dffeas \B_reg[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_reg[28]),
	.prn(vcc));
// synopsys translate_off
defparam \B_reg[28] .is_wysiwyg = "true";
defparam \B_reg[28] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N1
cyclonev_io_ibuf \A[28]~input (
	.i(A[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[28]~input_o ));
// synopsys translate_off
defparam \A[28]~input .bus_hold = "false";
defparam \A[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X17_Y2_N26
dffeas \A_reg[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_reg[28]),
	.prn(vcc));
// synopsys translate_off
defparam \A_reg[28] .is_wysiwyg = "true";
defparam \A_reg[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N0
cyclonev_lcell_comb \nate[28].r0|S (
// Equation(s):
// \nate[28].r0|S~combout  = ( \nate[26].r0|Cout~combout  & ( !B_reg[28] $ (!A_reg[28] $ (((A_reg[27] & B_reg[27])))) ) ) # ( !\nate[26].r0|Cout~combout  & ( !B_reg[28] $ (!A_reg[28] $ (((B_reg[27]) # (A_reg[27])))) ) )

	.dataa(!B_reg[28]),
	.datab(!A_reg[28]),
	.datac(!A_reg[27]),
	.datad(!B_reg[27]),
	.datae(gnd),
	.dataf(!\nate[26].r0|Cout~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nate[28].r0|S~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nate[28].r0|S .extended_lut = "off";
defparam \nate[28].r0|S .lut_mask = 64'h6999699966696669;
defparam \nate[28].r0|S .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N1
dffeas \S_reg[28]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\nate[28].r0|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_reg[28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \S_reg[28]~reg0 .is_wysiwyg = "true";
defparam \S_reg[28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \A[29]~input (
	.i(A[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[29]~input_o ));
// synopsys translate_off
defparam \A[29]~input .bus_hold = "false";
defparam \A[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X18_Y2_N26
dffeas \A_reg[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_reg[29]),
	.prn(vcc));
// synopsys translate_off
defparam \A_reg[29] .is_wysiwyg = "true";
defparam \A_reg[29] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N52
cyclonev_io_ibuf \B[29]~input (
	.i(B[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[29]~input_o ));
// synopsys translate_off
defparam \B[29]~input .bus_hold = "false";
defparam \B[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X18_Y2_N28
dffeas \B_reg[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_reg[29]),
	.prn(vcc));
// synopsys translate_off
defparam \B_reg[29] .is_wysiwyg = "true";
defparam \B_reg[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N24
cyclonev_lcell_comb \nate[29].r0|A_B_XOR (
// Equation(s):
// \nate[29].r0|A_B_XOR~combout  = ( B_reg[29] & ( !A_reg[29] ) ) # ( !B_reg[29] & ( A_reg[29] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!A_reg[29]),
	.datae(gnd),
	.dataf(!B_reg[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nate[29].r0|A_B_XOR~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nate[29].r0|A_B_XOR .extended_lut = "off";
defparam \nate[29].r0|A_B_XOR .lut_mask = 64'h00FF00FFFF00FF00;
defparam \nate[29].r0|A_B_XOR .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N54
cyclonev_lcell_comb \nate[29].r0|S (
// Equation(s):
// \nate[29].r0|S~combout  = ( B_reg[27] & ( \nate[26].r0|Cout~combout  & ( !\nate[29].r0|A_B_XOR~combout  $ (((!B_reg[28] & ((!A_reg[27]) # (!A_reg[28]))) # (B_reg[28] & (!A_reg[27] & !A_reg[28])))) ) ) ) # ( !B_reg[27] & ( \nate[26].r0|Cout~combout  & ( 
// !\nate[29].r0|A_B_XOR~combout  $ (((!B_reg[28]) # (!A_reg[28]))) ) ) ) # ( B_reg[27] & ( !\nate[26].r0|Cout~combout  & ( !\nate[29].r0|A_B_XOR~combout  $ (((!B_reg[28] & !A_reg[28]))) ) ) ) # ( !B_reg[27] & ( !\nate[26].r0|Cout~combout  & ( 
// !\nate[29].r0|A_B_XOR~combout  $ (((!B_reg[28] & ((!A_reg[27]) # (!A_reg[28]))) # (B_reg[28] & (!A_reg[27] & !A_reg[28])))) ) ) )

	.dataa(!B_reg[28]),
	.datab(!\nate[29].r0|A_B_XOR~combout ),
	.datac(!A_reg[27]),
	.datad(!A_reg[28]),
	.datae(!B_reg[27]),
	.dataf(!\nate[26].r0|Cout~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nate[29].r0|S~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nate[29].r0|S .extended_lut = "off";
defparam \nate[29].r0|S .lut_mask = 64'h366C66CC3366366C;
defparam \nate[29].r0|S .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N56
dffeas \S_reg[29]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\nate[29].r0|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_reg[29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \S_reg[29]~reg0 .is_wysiwyg = "true";
defparam \S_reg[29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N35
cyclonev_io_ibuf \B[30]~input (
	.i(B[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[30]~input_o ));
// synopsys translate_off
defparam \B[30]~input .bus_hold = "false";
defparam \B[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N30
cyclonev_lcell_comb \B_reg[30]~feeder (
// Equation(s):
// \B_reg[30]~feeder_combout  = ( \B[30]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B_reg[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B_reg[30]~feeder .extended_lut = "off";
defparam \B_reg[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \B_reg[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N32
dffeas \B_reg[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\B_reg[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_reg[30]),
	.prn(vcc));
// synopsys translate_off
defparam \B_reg[30] .is_wysiwyg = "true";
defparam \B_reg[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N27
cyclonev_lcell_comb \nate[29].r0|A_B_AND (
// Equation(s):
// \nate[29].r0|A_B_AND~combout  = ( A_reg[29] & ( B_reg[29] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!B_reg[29]),
	.datae(gnd),
	.dataf(!A_reg[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nate[29].r0|A_B_AND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nate[29].r0|A_B_AND .extended_lut = "off";
defparam \nate[29].r0|A_B_AND .lut_mask = 64'h0000000000FF00FF;
defparam \nate[29].r0|A_B_AND .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N52
cyclonev_io_ibuf \A[30]~input (
	.i(A[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[30]~input_o ));
// synopsys translate_off
defparam \A[30]~input .bus_hold = "false";
defparam \A[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y2_N47
dffeas \A_reg[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_reg[30]),
	.prn(vcc));
// synopsys translate_off
defparam \A_reg[30] .is_wysiwyg = "true";
defparam \A_reg[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N24
cyclonev_lcell_comb \nate[29].r0|A_B_XOR_Cin_AND (
// Equation(s):
// \nate[29].r0|A_B_XOR_Cin_AND~combout  = ( B_reg[27] & ( \nate[26].r0|Cout~combout  & ( (\nate[29].r0|A_B_XOR~combout  & ((!B_reg[28] & (A_reg[28] & A_reg[27])) # (B_reg[28] & ((A_reg[27]) # (A_reg[28]))))) ) ) ) # ( !B_reg[27] & ( 
// \nate[26].r0|Cout~combout  & ( (B_reg[28] & (A_reg[28] & \nate[29].r0|A_B_XOR~combout )) ) ) ) # ( B_reg[27] & ( !\nate[26].r0|Cout~combout  & ( (\nate[29].r0|A_B_XOR~combout  & ((A_reg[28]) # (B_reg[28]))) ) ) ) # ( !B_reg[27] & ( 
// !\nate[26].r0|Cout~combout  & ( (\nate[29].r0|A_B_XOR~combout  & ((!B_reg[28] & (A_reg[28] & A_reg[27])) # (B_reg[28] & ((A_reg[27]) # (A_reg[28]))))) ) ) )

	.dataa(!B_reg[28]),
	.datab(!A_reg[28]),
	.datac(!A_reg[27]),
	.datad(!\nate[29].r0|A_B_XOR~combout ),
	.datae(!B_reg[27]),
	.dataf(!\nate[26].r0|Cout~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nate[29].r0|A_B_XOR_Cin_AND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nate[29].r0|A_B_XOR_Cin_AND .extended_lut = "off";
defparam \nate[29].r0|A_B_XOR_Cin_AND .lut_mask = 64'h0017007700110017;
defparam \nate[29].r0|A_B_XOR_Cin_AND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N12
cyclonev_lcell_comb \nate[30].r0|S (
// Equation(s):
// \nate[30].r0|S~combout  = ( \nate[29].r0|A_B_XOR_Cin_AND~combout  & ( !B_reg[30] $ (A_reg[30]) ) ) # ( !\nate[29].r0|A_B_XOR_Cin_AND~combout  & ( !B_reg[30] $ (!\nate[29].r0|A_B_AND~combout  $ (A_reg[30])) ) )

	.dataa(gnd),
	.datab(!B_reg[30]),
	.datac(!\nate[29].r0|A_B_AND~combout ),
	.datad(!A_reg[30]),
	.datae(gnd),
	.dataf(!\nate[29].r0|A_B_XOR_Cin_AND~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nate[30].r0|S~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nate[30].r0|S .extended_lut = "off";
defparam \nate[30].r0|S .lut_mask = 64'h3CC33CC3CC33CC33;
defparam \nate[30].r0|S .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N13
dffeas \S_reg[30]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\nate[30].r0|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_reg[30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \S_reg[30]~reg0 .is_wysiwyg = "true";
defparam \S_reg[30]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N92
cyclonev_io_ibuf \A[31]~input (
	.i(A[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[31]~input_o ));
// synopsys translate_off
defparam \A[31]~input .bus_hold = "false";
defparam \A[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y2_N11
dffeas \A_reg[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_reg[31]),
	.prn(vcc));
// synopsys translate_off
defparam \A_reg[31] .is_wysiwyg = "true";
defparam \A_reg[31] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \B[31]~input (
	.i(B[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[31]~input_o ));
// synopsys translate_off
defparam \B[31]~input .bus_hold = "false";
defparam \B[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X27_Y2_N59
dffeas \B_reg[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_reg[31]),
	.prn(vcc));
// synopsys translate_off
defparam \B_reg[31] .is_wysiwyg = "true";
defparam \B_reg[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N30
cyclonev_lcell_comb \nate[31].r0|S (
// Equation(s):
// \nate[31].r0|S~combout  = ( B_reg[30] & ( \nate[29].r0|A_B_XOR_Cin_AND~combout  & ( !A_reg[31] $ (B_reg[31]) ) ) ) # ( !B_reg[30] & ( \nate[29].r0|A_B_XOR_Cin_AND~combout  & ( !A_reg[31] $ (!B_reg[31] $ (A_reg[30])) ) ) ) # ( B_reg[30] & ( 
// !\nate[29].r0|A_B_XOR_Cin_AND~combout  & ( !A_reg[31] $ (!B_reg[31] $ (((A_reg[30]) # (\nate[29].r0|A_B_AND~combout )))) ) ) ) # ( !B_reg[30] & ( !\nate[29].r0|A_B_XOR_Cin_AND~combout  & ( !A_reg[31] $ (!B_reg[31] $ (((\nate[29].r0|A_B_AND~combout  & 
// A_reg[30])))) ) ) )

	.dataa(!\nate[29].r0|A_B_AND~combout ),
	.datab(!A_reg[31]),
	.datac(!B_reg[31]),
	.datad(!A_reg[30]),
	.datae(!B_reg[30]),
	.dataf(!\nate[29].r0|A_B_XOR_Cin_AND~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nate[31].r0|S~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nate[31].r0|S .extended_lut = "off";
defparam \nate[31].r0|S .lut_mask = 64'h3C6969C33CC3C3C3;
defparam \nate[31].r0|S .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N31
dffeas \S_reg[31]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\nate[31].r0|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_reg[31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \S_reg[31]~reg0 .is_wysiwyg = "true";
defparam \S_reg[31]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N18
cyclonev_lcell_comb \nate[31].r0|Cout (
// Equation(s):
// \nate[31].r0|Cout~combout  = ( B_reg[30] & ( \nate[29].r0|A_B_XOR_Cin_AND~combout  & ( (B_reg[31]) # (A_reg[31]) ) ) ) # ( !B_reg[30] & ( \nate[29].r0|A_B_XOR_Cin_AND~combout  & ( (!A_reg[31] & (B_reg[31] & A_reg[30])) # (A_reg[31] & ((A_reg[30]) # 
// (B_reg[31]))) ) ) ) # ( B_reg[30] & ( !\nate[29].r0|A_B_XOR_Cin_AND~combout  & ( (!A_reg[31] & (B_reg[31] & ((A_reg[30]) # (\nate[29].r0|A_B_AND~combout )))) # (A_reg[31] & (((A_reg[30]) # (B_reg[31])) # (\nate[29].r0|A_B_AND~combout ))) ) ) ) # ( 
// !B_reg[30] & ( !\nate[29].r0|A_B_XOR_Cin_AND~combout  & ( (!A_reg[31] & (\nate[29].r0|A_B_AND~combout  & (B_reg[31] & A_reg[30]))) # (A_reg[31] & (((\nate[29].r0|A_B_AND~combout  & A_reg[30])) # (B_reg[31]))) ) ) )

	.dataa(!\nate[29].r0|A_B_AND~combout ),
	.datab(!A_reg[31]),
	.datac(!B_reg[31]),
	.datad(!A_reg[30]),
	.datae(!B_reg[30]),
	.dataf(!\nate[29].r0|A_B_XOR_Cin_AND~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nate[31].r0|Cout~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nate[31].r0|Cout .extended_lut = "off";
defparam \nate[31].r0|Cout .lut_mask = 64'h0317173F033F3F3F;
defparam \nate[31].r0|Cout .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N19
dffeas \Cout_reg~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\nate[31].r0|Cout~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Cout_reg~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Cout_reg~reg0 .is_wysiwyg = "true";
defparam \Cout_reg~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y24_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
