// Seed: 1776846583
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  id_4(
      .id_0(1), .id_1(), .id_2(id_1), .id_3(1), .id_4(id_2)
  );
  assign id_2 = 1 !== 1 ? id_1 ^ 1 : 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4;
  module_0(
      id_4, id_1, id_4
  );
endmodule
