$date
	Sun Oct 27 17:17:56 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module xnor_tb_32bit $end
$var wire 32 ! Y [31:0] $end
$var reg 32 " A [31:0] $end
$var reg 32 # B [31:0] $end
$scope module uut $end
$var wire 32 $ A [31:0] $end
$var wire 32 % B [31:0] $end
$var wire 32 & Y [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b11111111111111111111111111111111 &
b0 %
b0 $
b0 #
b0 "
b11111111111111111111111111111111 !
$end
#10
b11111111111111111111111111111111 #
b11111111111111111111111111111111 %
b11111111111111111111111111111111 "
b11111111111111111111111111111111 $
#20
b0 !
b0 &
b1010101010101010101010101010101 #
b1010101010101010101010101010101 %
b10101010101010101010101010101010 "
b10101010101010101010101010101010 $
#30
b11111111111111111111111111111111 !
b11111111111111111111111111111111 &
b11110000111100001111000011110000 #
b11110000111100001111000011110000 %
b11110000111100001111000011110000 "
b11110000111100001111000011110000 $
#40
b0 !
b0 &
b1111000011110000111100001111 "
b1111000011110000111100001111 $
#50
b11111111111111111111111111111111 !
b11111111111111111111111111111111 &
b110011001100110011001100110011 #
b110011001100110011001100110011 %
b110011001100110011001100110011 "
b110011001100110011001100110011 $
#60
b0 !
b0 &
b11000011110000111100001111000011 #
b11000011110000111100001111000011 %
b111100001111000011110000111100 "
b111100001111000011110000111100 $
#70
b1101010101011101110101010100110 !
b1101010101011101110101010100110 &
b10000111011001010100001100100001 #
b10000111011001010100001100100001 %
b10010001101000101011001111000 "
b10010001101000101011001111000 $
#80
