{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 23 13:29:32 2013 " "Info: Processing started: Thu May 23 13:29:32 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MARC3 -c MARC3 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MARC3 -c MARC3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "x16bit_4_to_1_mux.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file x16bit_4_to_1_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 X16bit_4_to_1_mux-X16bit_4_to_1_mux " "Info (12022): Found design unit 1: X16bit_4_to_1_mux-X16bit_4_to_1_mux" {  } { { "X16bit_4_to_1_mux.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/X16bit_4_to_1_mux.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 X16bit_4_to_1_mux " "Info (12023): Found entity 1: X16bit_4_to_1_mux" {  } { { "X16bit_4_to_1_mux.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/X16bit_4_to_1_mux.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "marc3.bdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file marc3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MARC3 " "Info (12023): Found entity 1: MARC3" {  } { { "MARC3.bdf" "" { Schematic "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/MARC3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DP_MARC1-dataflow " "Info (12022): Found design unit 1: DP_MARC1-dataflow" {  } { { "datapath.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/datapath.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DP_MARC1 " "Info (12023): Found entity 1: DP_MARC1" {  } { { "datapath.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/datapath.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg16bit.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file reg16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg16bit-reg16bit " "Info (12022): Found design unit 1: reg16bit-reg16bit" {  } { { "reg16bit.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/reg16bit.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg16bit " "Info (12023): Found entity 1: reg16bit" {  } { { "reg16bit.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/reg16bit.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "function_unit.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file function_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 function_unit-function_unit " "Info (12022): Found design unit 1: function_unit-function_unit" {  } { { "function_unit.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/function_unit.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 function_unit " "Info (12023): Found entity 1: function_unit" {  } { { "function_unit.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/function_unit.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_mem_reg.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file ex_mem_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex_mem_reg-ex_mem_reg " "Info (12022): Found design unit 1: ex_mem_reg-ex_mem_reg" {  } { { "ex_mem_reg.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/ex_mem_reg.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ex_mem_reg " "Info (12023): Found entity 1: ex_mem_reg" {  } { { "ex_mem_reg.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/ex_mem_reg.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wb_reg.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file mem_wb_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_wb_reg-mem_wb_reg " "Info (12022): Found design unit 1: mem_wb_reg-mem_wb_reg" {  } { { "mem_wb_reg.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/mem_wb_reg.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mem_wb_reg " "Info (12023): Found entity 1: mem_wb_reg" {  } { { "mem_wb_reg.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/mem_wb_reg.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forward_control.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file forward_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 forward_control-forward_control " "Info (12022): Found design unit 1: forward_control-forward_control" {  } { { "forward_control.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/forward_control.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 forward_control " "Info (12023): Found entity 1: forward_control" {  } { { "forward_control.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/forward_control.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_detect.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file hazard_detect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hazard_detect-hazard_detect " "Info (12022): Found design unit 1: hazard_detect-hazard_detect" {  } { { "hazard_detect.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/hazard_detect.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 hazard_detect " "Info (12023): Found entity 1: hazard_detect" {  } { { "hazard_detect.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/hazard_detect.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ex_reg.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file id_ex_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 id_ex_reg-id_ex_reg " "Info (12022): Found design unit 1: id_ex_reg-id_ex_reg" {  } { { "id_ex_reg.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/id_ex_reg.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 id_ex_reg " "Info (12023): Found entity 1: id_ex_reg" {  } { { "id_ex_reg.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/id_ex_reg.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id_reg.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file if_id_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 if_id_reg-if_id_reg " "Info (12022): Found design unit 1: if_id_reg-if_id_reg" {  } { { "if_id_reg.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/if_id_reg.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 if_id_reg " "Info (12023): Found entity 1: if_id_reg" {  } { { "if_id_reg.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/if_id_reg.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_clock.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file de2_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE2_CLOCK-a " "Info (12022): Found design unit 1: DE2_CLOCK-a" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/DE2_CLOCK.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DE2_CLOCK " "Info (12023): Found entity 1: DE2_CLOCK" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/DE2_CLOCK.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_chip.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file cpu_chip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_chip-Behavioral " "Info (12022): Found design unit 1: CPU_chip-Behavioral" {  } { { "CPU_chip.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/CPU_chip.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CPU_chip " "Info (12023): Found entity 1: CPU_chip" {  } { { "CPU_chip.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/CPU_chip.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_MARC1-it " "Info (12022): Found design unit 1: CPU_MARC1-it" {  } { { "CPU.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/CPU.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CPU_MARC1 " "Info (12023): Found entity 1: CPU_MARC1" {  } { { "CPU.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/CPU.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlunit-controlunit " "Info (12022): Found design unit 1: controlunit-controlunit" {  } { { "controlunit.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/controlunit.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 controlunit " "Info (12023): Found entity 1: controlunit" {  } { { "controlunit.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/controlunit.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "systemrom.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file systemrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 systemrom-SYN " "Info (12022): Found design unit 1: systemrom-SYN" {  } { { "systemrom.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/systemrom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 systemrom " "Info (12023): Found entity 1: systemrom" {  } { { "systemrom.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/systemrom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "systemram.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file systemram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 systemram-SYN " "Info (12022): Found design unit 1: systemram-SYN" {  } { { "systemram.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/systemram.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 systemram " "Info (12023): Found entity 1: systemram" {  } { { "systemram.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/systemram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refreshcounter.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file refreshcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 refreshcounter-SYN " "Info (12022): Found design unit 1: refreshcounter-SYN" {  } { { "refreshcounter.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/refreshcounter.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 refreshcounter " "Info (12023): Found entity 1: refreshcounter" {  } { { "refreshcounter.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/refreshcounter.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_adder.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file pc_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_adder-SYN " "Info (12022): Found design unit 1: pc_adder-SYN" {  } { { "PC_adder.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/PC_adder.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PC_adder " "Info (12023): Found entity 1: PC_adder" {  } { { "PC_adder.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/PC_adder.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_mux.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file pc_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_mux-SYN " "Info (12022): Found design unit 1: pc_mux-SYN" {  } { { "PC_mux.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/PC_mux.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PC_mux " "Info (12023): Found entity 1: PC_mux" {  } { { "PC_mux.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/PC_mux.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit16_2_to_1_mux.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file bit16_2_to_1_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit16_2_to_1_mux-SYN " "Info (12022): Found design unit 1: bit16_2_to_1_mux-SYN" {  } { { "bit16_2_to_1_mux.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/bit16_2_to_1_mux.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bit16_2_to_1_mux " "Info (12023): Found entity 1: bit16_2_to_1_mux" {  } { { "bit16_2_to_1_mux.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/bit16_2_to_1_mux.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_displ_adder.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file pc_displ_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_displ_adder-SYN " "Info (12022): Found design unit 1: pc_displ_adder-SYN" {  } { { "PC_displ_adder.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/PC_displ_adder.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PC_displ_adder " "Info (12023): Found entity 1: PC_displ_adder" {  } { { "PC_displ_adder.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/PC_displ_adder.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_sel_control.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file pc_sel_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_sel_control-pc_sel " "Info (12022): Found design unit 1: pc_sel_control-pc_sel" {  } { { "pc_sel_control.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/pc_sel_control.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pc_sel_control " "Info (12023): Found entity 1: pc_sel_control" {  } { { "pc_sel_control.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/pc_sel_control.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_sel_control.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file wb_sel_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_sel_control-wb_sel " "Info (12022): Found design unit 1: wb_sel_control-wb_sel" {  } { { "wb_sel_control.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/wb_sel_control.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 wb_sel_control " "Info (12023): Found entity 1: wb_sel_control" {  } { { "wb_sel_control.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/wb_sel_control.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3bit_2_to_1.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file mux3bit_2_to_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3bit_2_to_1-SYN " "Info (12022): Found design unit 1: mux3bit_2_to_1-SYN" {  } { { "mux3bit_2_to_1.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/mux3bit_2_to_1.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux3bit_2_to_1 " "Info (12023): Found entity 1: mux3bit_2_to_1" {  } { { "mux3bit_2_to_1.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/mux3bit_2_to_1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp_sub.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file sp_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sp_sub-SYN " "Info (12022): Found design unit 1: sp_sub-SYN" {  } { { "sp_sub.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/sp_sub.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sp_sub " "Info (12023): Found entity 1: sp_sub" {  } { { "sp_sub.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/sp_sub.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_mux.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file lcd_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_mux-SYN " "Info (12022): Found design unit 1: lcd_mux-SYN" {  } { { "LCD_mux.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/LCD_mux.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LCD_mux " "Info (12023): Found entity 1: LCD_mux" {  } { { "LCD_mux.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/LCD_mux.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constant0.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file constant0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constant0-SYN " "Info (12022): Found design unit 1: constant0-SYN" {  } { { "constant0.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/constant0.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 constant0 " "Info (12023): Found entity 1: constant0" {  } { { "constant0.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/constant0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constant1.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file constant1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constant1-SYN " "Info (12022): Found design unit 1: constant1-SYN" {  } { { "constant1.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/constant1.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 constant1 " "Info (12023): Found entity 1: constant1" {  } { { "constant1.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/constant1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_1.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file bit_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit_1-SYN " "Info (12022): Found design unit 1: bit_1-SYN" {  } { { "bit_1.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/bit_1.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bit_1 " "Info (12023): Found entity 1: bit_1" {  } { { "bit_1.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/bit_1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_vector1.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file reset_vector1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reset_vector1-rvector " "Info (12022): Found design unit 1: reset_vector1-rvector" {  } { { "reset_vector1.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/reset_vector1.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reset_vector1 " "Info (12023): Found entity 1: reset_vector1" {  } { { "reset_vector1.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/reset_vector1.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_reg.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file pc_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC_reg-pc16bit " "Info (12022): Found design unit 1: PC_reg-pc16bit" {  } { { "PC_reg.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/PC_reg.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PC_reg " "Info (12023): Found entity 1: PC_reg" {  } { { "PC_reg.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/PC_reg.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp_reg.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file sp_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sp_reg-sp16bit " "Info (12022): Found design unit 1: sp_reg-sp16bit" {  } { { "sp_reg.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/sp_reg.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sp_reg " "Info (12023): Found entity 1: sp_reg" {  } { { "sp_reg.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/sp_reg.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "MARC3 " "Info (12127): Elaborating entity \"MARC3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_CLOCK DE2_CLOCK:inst26 " "Info (12128): Elaborating entity \"DE2_CLOCK\" for hierarchy \"DE2_CLOCK:inst26\"" {  } { { "MARC3.bdf" "inst26" { Schematic "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/MARC3.bdf" { { 776 344 632 936 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_mux LCD_mux:inst27 " "Info (12128): Elaborating entity \"LCD_mux\" for hierarchy \"LCD_mux:inst27\"" {  } { { "MARC3.bdf" "inst27" { Schematic "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/MARC3.bdf" { { 784 0 144 944 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX LCD_mux:inst27\|LPM_MUX:LPM_MUX_component " "Info (12128): Elaborating entity \"LPM_MUX\" for hierarchy \"LCD_mux:inst27\|LPM_MUX:LPM_MUX_component\"" {  } { { "LCD_mux.vhd" "LPM_MUX_component" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/LCD_mux.vhd" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "LCD_mux:inst27\|LPM_MUX:LPM_MUX_component " "Info (12130): Elaborated megafunction instantiation \"LCD_mux:inst27\|LPM_MUX:LPM_MUX_component\"" {  } { { "LCD_mux.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/LCD_mux.vhd" 194 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LCD_mux:inst27\|LPM_MUX:LPM_MUX_component " "Info (12133): Instantiated megafunction \"LCD_mux:inst27\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info (12134): Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 7 " "Info (12134): Parameter \"LPM_SIZE\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info (12134): Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info (12134): Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info (12134): Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info (12134): Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "LCD_mux.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/LCD_mux.vhd" 194 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_f9e.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mux_f9e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_f9e " "Info (12023): Found entity 1: mux_f9e" {  } { { "db/mux_f9e.tdf" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/db/mux_f9e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_f9e LCD_mux:inst27\|LPM_MUX:LPM_MUX_component\|mux_f9e:auto_generated " "Info (12128): Elaborating entity \"mux_f9e\" for hierarchy \"LCD_mux:inst27\|LPM_MUX:LPM_MUX_component\|mux_f9e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DP_MARC1 DP_MARC1:RegisterFile " "Info (12128): Elaborating entity \"DP_MARC1\" for hierarchy \"DP_MARC1:RegisterFile\"" {  } { { "MARC3.bdf" "RegisterFile" { Schematic "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/MARC3.bdf" { { 408 -48 304 600 "RegisterFile" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16bit DP_MARC1:RegisterFile\|reg16bit:R1 " "Info (12128): Elaborating entity \"reg16bit\" for hierarchy \"DP_MARC1:RegisterFile\|reg16bit:R1\"" {  } { { "datapath.vhd" "R1" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/datapath.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_wb_reg mem_wb_reg:inst6 " "Info (12128): Elaborating entity \"mem_wb_reg\" for hierarchy \"mem_wb_reg:inst6\"" {  } { { "MARC3.bdf" "inst6" { Schematic "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/MARC3.bdf" { { 208 2416 2728 400 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_mem_reg ex_mem_reg:inst1 " "Info (12128): Elaborating entity \"ex_mem_reg\" for hierarchy \"ex_mem_reg:inst1\"" {  } { { "MARC3.bdf" "inst1" { Schematic "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/MARC3.bdf" { { 240 1584 1856 432 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "function_unit function_unit:inst3 " "Info (12128): Elaborating entity \"function_unit\" for hierarchy \"function_unit:inst3\"" {  } { { "MARC3.bdf" "inst3" { Schematic "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/MARC3.bdf" { { 248 1208 1432 344 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit16_2_to_1_mux bit16_2_to_1_mux:inst8 " "Info (12128): Elaborating entity \"bit16_2_to_1_mux\" for hierarchy \"bit16_2_to_1_mux:inst8\"" {  } { { "MARC3.bdf" "inst8" { Schematic "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/MARC3.bdf" { { 240 984 1128 320 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX bit16_2_to_1_mux:inst8\|LPM_MUX:LPM_MUX_component " "Info (12128): Elaborating entity \"LPM_MUX\" for hierarchy \"bit16_2_to_1_mux:inst8\|LPM_MUX:LPM_MUX_component\"" {  } { { "bit16_2_to_1_mux.vhd" "LPM_MUX_component" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/bit16_2_to_1_mux.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "bit16_2_to_1_mux:inst8\|LPM_MUX:LPM_MUX_component " "Info (12130): Elaborated megafunction instantiation \"bit16_2_to_1_mux:inst8\|LPM_MUX:LPM_MUX_component\"" {  } { { "bit16_2_to_1_mux.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/bit16_2_to_1_mux.vhd" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bit16_2_to_1_mux:inst8\|LPM_MUX:LPM_MUX_component " "Info (12133): Instantiated megafunction \"bit16_2_to_1_mux:inst8\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info (12134): Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info (12134): Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info (12134): Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info (12134): Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info (12134): Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info (12134): Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "bit16_2_to_1_mux.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/bit16_2_to_1_mux.vhd" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_89e.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mux_89e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_89e " "Info (12023): Found entity 1: mux_89e" {  } { { "db/mux_89e.tdf" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/db/mux_89e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_89e bit16_2_to_1_mux:inst8\|LPM_MUX:LPM_MUX_component\|mux_89e:auto_generated " "Info (12128): Elaborating entity \"mux_89e\" for hierarchy \"bit16_2_to_1_mux:inst8\|LPM_MUX:LPM_MUX_component\|mux_89e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_ex_reg id_ex_reg:inst4 " "Info (12128): Elaborating entity \"id_ex_reg\" for hierarchy \"id_ex_reg:inst4\"" {  } { { "MARC3.bdf" "inst4" { Schematic "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/MARC3.bdf" { { 240 400 704 464 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlunit controlunit:inst16 " "Info (12128): Elaborating entity \"controlunit\" for hierarchy \"controlunit:inst16\"" {  } { { "MARC3.bdf" "inst16" { Schematic "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/MARC3.bdf" { { 16 -24 192 176 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_id_reg if_id_reg:inst " "Info (12128): Elaborating entity \"if_id_reg\" for hierarchy \"if_id_reg:inst\"" {  } { { "MARC3.bdf" "inst" { Schematic "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/MARC3.bdf" { { 112 -552 -256 240 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_adder PC_adder:inst11 " "Info (12128): Elaborating entity \"PC_adder\" for hierarchy \"PC_adder:inst11\"" {  } { { "MARC3.bdf" "inst11" { Schematic "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/MARC3.bdf" { { 48 -912 -752 144 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub PC_adder:inst11\|lpm_add_sub:LPM_ADD_SUB_component " "Info (12128): Elaborating entity \"lpm_add_sub\" for hierarchy \"PC_adder:inst11\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "PC_adder.vhd" "LPM_ADD_SUB_component" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/PC_adder.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PC_adder:inst11\|lpm_add_sub:LPM_ADD_SUB_component " "Info (12130): Elaborated megafunction instantiation \"PC_adder:inst11\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "PC_adder.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/PC_adder.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PC_adder:inst11\|lpm_add_sub:LPM_ADD_SUB_component " "Info (12133): Instantiated megafunction \"PC_adder:inst11\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Info (12134): Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO " "Info (12134): Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info (12134): Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Info (12134): Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info (12134): Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "PC_adder.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/PC_adder.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1uh.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_1uh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1uh " "Info (12023): Found entity 1: add_sub_1uh" {  } { { "db/add_sub_1uh.tdf" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/db/add_sub_1uh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_1uh PC_adder:inst11\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_1uh:auto_generated " "Info (12128): Elaborating entity \"add_sub_1uh\" for hierarchy \"PC_adder:inst11\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_1uh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_reg PC_reg:PC " "Info (12128): Elaborating entity \"PC_reg\" for hierarchy \"PC_reg:PC\"" {  } { { "MARC3.bdf" "PC" { Schematic "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/MARC3.bdf" { { 328 -1392 -1136 424 "PC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "X16bit_4_to_1_mux X16bit_4_to_1_mux:pc_sel_mux " "Info (12128): Elaborating entity \"X16bit_4_to_1_mux\" for hierarchy \"X16bit_4_to_1_mux:pc_sel_mux\"" {  } { { "MARC3.bdf" "pc_sel_mux" { Schematic "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/MARC3.bdf" { { 224 -1648 -1416 352 "pc_sel_mux" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_sel_control wb_sel_control:inst17 " "Info (12128): Elaborating entity \"wb_sel_control\" for hierarchy \"wb_sel_control:inst17\"" {  } { { "MARC3.bdf" "inst17" { Schematic "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/MARC3.bdf" { { 472 2776 2968 568 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_vector1 reset_vector1:inst10 " "Info (12128): Elaborating entity \"reset_vector1\" for hierarchy \"reset_vector1:inst10\"" {  } { { "MARC3.bdf" "inst10" { Schematic "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/MARC3.bdf" { { 488 -1816 -1664 584 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_sel_control pc_sel_control:inst5 " "Info (12128): Elaborating entity \"pc_sel_control\" for hierarchy \"pc_sel_control:inst5\"" {  } { { "MARC3.bdf" "inst5" { Schematic "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/MARC3.bdf" { { 64 2016 2256 192 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemrom systemrom:inst9 " "Info (12128): Elaborating entity \"systemrom\" for hierarchy \"systemrom:inst9\"" {  } { { "MARC3.bdf" "inst9" { Schematic "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/MARC3.bdf" { { 360 -936 -720 488 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram systemrom:inst9\|altsyncram:altsyncram_component " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"systemrom:inst9\|altsyncram:altsyncram_component\"" {  } { { "systemrom.vhd" "altsyncram_component" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/systemrom.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "systemrom:inst9\|altsyncram:altsyncram_component " "Info (12130): Elaborated megafunction instantiation \"systemrom:inst9\|altsyncram:altsyncram_component\"" {  } { { "systemrom.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/systemrom.vhd" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "systemrom:inst9\|altsyncram:altsyncram_component " "Info (12133): Instantiated megafunction \"systemrom:inst9\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info (12134): Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info (12134): Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info (12134): Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file marc_test_no_haz.mif " "Info (12134): Parameter \"init_file\" = \"marc_test_no_haz.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE " "Info (12134): Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Info (12134): Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info (12134): Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info (12134): Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info (12134): Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Info (12134): Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info (12134): Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info (12134): Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "systemrom.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/systemrom.vhd" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p6d1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p6d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p6d1 " "Info (12023): Found entity 1: altsyncram_p6d1" {  } { { "db/altsyncram_p6d1.tdf" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/db/altsyncram_p6d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p6d1 systemrom:inst9\|altsyncram:altsyncram_component\|altsyncram_p6d1:auto_generated " "Info (12128): Elaborating entity \"altsyncram_p6d1\" for hierarchy \"systemrom:inst9\|altsyncram:altsyncram_component\|altsyncram_p6d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vpe2.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vpe2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vpe2 " "Info (12023): Found entity 1: altsyncram_vpe2" {  } { { "db/altsyncram_vpe2.tdf" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/db/altsyncram_vpe2.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vpe2 systemrom:inst9\|altsyncram:altsyncram_component\|altsyncram_p6d1:auto_generated\|altsyncram_vpe2:altsyncram1 " "Info (12128): Elaborating entity \"altsyncram_vpe2\" for hierarchy \"systemrom:inst9\|altsyncram:altsyncram_component\|altsyncram_p6d1:auto_generated\|altsyncram_vpe2:altsyncram1\"" {  } { { "db/altsyncram_p6d1.tdf" "altsyncram1" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/db/altsyncram_p6d1.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_msa.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/decode_msa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_msa " "Info (12023): Found entity 1: decode_msa" {  } { { "db/decode_msa.tdf" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/db/decode_msa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_msa systemrom:inst9\|altsyncram:altsyncram_component\|altsyncram_p6d1:auto_generated\|altsyncram_vpe2:altsyncram1\|decode_msa:decode4 " "Info (12128): Elaborating entity \"decode_msa\" for hierarchy \"systemrom:inst9\|altsyncram:altsyncram_component\|altsyncram_p6d1:auto_generated\|altsyncram_vpe2:altsyncram1\|decode_msa:decode4\"" {  } { { "db/altsyncram_vpe2.tdf" "decode4" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/db/altsyncram_vpe2.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_f8a.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/decode_f8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_f8a " "Info (12023): Found entity 1: decode_f8a" {  } { { "db/decode_f8a.tdf" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/db/decode_f8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_f8a systemrom:inst9\|altsyncram:altsyncram_component\|altsyncram_p6d1:auto_generated\|altsyncram_vpe2:altsyncram1\|decode_f8a:rden_decode_a " "Info (12128): Elaborating entity \"decode_f8a\" for hierarchy \"systemrom:inst9\|altsyncram:altsyncram_component\|altsyncram_p6d1:auto_generated\|altsyncram_vpe2:altsyncram1\|decode_f8a:rden_decode_a\"" {  } { { "db/altsyncram_vpe2.tdf" "rden_decode_a" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/db/altsyncram_vpe2.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lob.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mux_lob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lob " "Info (12023): Found entity 1: mux_lob" {  } { { "db/mux_lob.tdf" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/db/mux_lob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_lob systemrom:inst9\|altsyncram:altsyncram_component\|altsyncram_p6d1:auto_generated\|altsyncram_vpe2:altsyncram1\|mux_lob:mux6 " "Info (12128): Elaborating entity \"mux_lob\" for hierarchy \"systemrom:inst9\|altsyncram:altsyncram_component\|altsyncram_p6d1:auto_generated\|altsyncram_vpe2:altsyncram1\|mux_lob:mux6\"" {  } { { "db/altsyncram_vpe2.tdf" "mux6" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/db/altsyncram_vpe2.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom systemrom:inst9\|altsyncram:altsyncram_component\|altsyncram_p6d1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Info (12128): Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"systemrom:inst9\|altsyncram:altsyncram_component\|altsyncram_p6d1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_p6d1.tdf" "mgl_prim2" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/db/altsyncram_p6d1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "systemrom:inst9\|altsyncram:altsyncram_component\|altsyncram_p6d1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Info (12130): Elaborated megafunction instantiation \"systemrom:inst9\|altsyncram:altsyncram_component\|altsyncram_p6d1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_p6d1.tdf" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/db/altsyncram_p6d1.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "systemrom:inst9\|altsyncram:altsyncram_component\|altsyncram_p6d1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Info (12133): Instantiated megafunction \"systemrom:inst9\|altsyncram:altsyncram_component\|altsyncram_p6d1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Info (12134): Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Info (12134): Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Info (12134): Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Info (12134): Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 32768 " "Info (12134): Parameter \"NUMWORDS\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Info (12134): Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Info (12134): Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 15 " "Info (12134): Parameter \"WIDTHAD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "db/altsyncram_p6d1.tdf" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/db/altsyncram_p6d1.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr systemrom:inst9\|altsyncram:altsyncram_component\|altsyncram_p6d1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr " "Info (12128): Elaborating entity \"sld_rom_sr\" for hierarchy \"systemrom:inst9\|altsyncram:altsyncram_component\|altsyncram_p6d1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:no_name_gen:info_rom_sr" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sp_reg sp_reg:SP " "Info (12128): Elaborating entity \"sp_reg\" for hierarchy \"sp_reg:SP\"" {  } { { "MARC3.bdf" "SP" { Schematic "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/MARC3.bdf" { { 552 752 1008 680 "SP" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constant0 constant0:inst18 " "Info (12128): Elaborating entity \"constant0\" for hierarchy \"constant0:inst18\"" {  } { { "MARC3.bdf" "inst18" { Schematic "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/MARC3.bdf" { { 472 544 656 520 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant constant0:inst18\|lpm_constant:LPM_CONSTANT_component " "Info (12128): Elaborating entity \"lpm_constant\" for hierarchy \"constant0:inst18\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "constant0.vhd" "LPM_CONSTANT_component" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/constant0.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "constant0:inst18\|lpm_constant:LPM_CONSTANT_component " "Info (12130): Elaborated megafunction instantiation \"constant0:inst18\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "constant0.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/constant0.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "constant0:inst18\|lpm_constant:LPM_CONSTANT_component " "Info (12133): Instantiated megafunction \"constant0:inst18\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 0 " "Info (12134): Parameter \"lpm_cvalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info (12134): Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Info (12134): Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info (12134): Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "constant0.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/constant0.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constant1 constant1:inst22 " "Info (12128): Elaborating entity \"constant1\" for hierarchy \"constant1:inst22\"" {  } { { "MARC3.bdf" "inst22" { Schematic "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/MARC3.bdf" { { 536 544 656 584 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant constant1:inst22\|lpm_constant:LPM_CONSTANT_component " "Info (12128): Elaborating entity \"lpm_constant\" for hierarchy \"constant1:inst22\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "constant1.vhd" "LPM_CONSTANT_component" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/constant1.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "constant1:inst22\|lpm_constant:LPM_CONSTANT_component " "Info (12130): Elaborated megafunction instantiation \"constant1:inst22\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "constant1.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/constant1.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "constant1:inst22\|lpm_constant:LPM_CONSTANT_component " "Info (12133): Instantiated megafunction \"constant1:inst22\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 1 " "Info (12134): Parameter \"lpm_cvalue\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info (12134): Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Info (12134): Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info (12134): Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "constant1.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/constant1.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_displ_adder PC_displ_adder:inst7 " "Info (12128): Elaborating entity \"PC_displ_adder\" for hierarchy \"PC_displ_adder:inst7\"" {  } { { "MARC3.bdf" "inst7" { Schematic "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/MARC3.bdf" { { 56 872 1032 152 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub PC_displ_adder:inst7\|lpm_add_sub:LPM_ADD_SUB_component " "Info (12128): Elaborating entity \"lpm_add_sub\" for hierarchy \"PC_displ_adder:inst7\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "PC_displ_adder.vhd" "LPM_ADD_SUB_component" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/PC_displ_adder.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PC_displ_adder:inst7\|lpm_add_sub:LPM_ADD_SUB_component " "Info (12130): Elaborated megafunction instantiation \"PC_displ_adder:inst7\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "PC_displ_adder.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/PC_displ_adder.vhd" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PC_displ_adder:inst7\|lpm_add_sub:LPM_ADD_SUB_component " "Info (12133): Instantiated megafunction \"PC_displ_adder:inst7\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Info (12134): Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Info (12134): Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Info (12134): Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Info (12134): Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info (12134): Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "PC_displ_adder.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/PC_displ_adder.vhd" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ajh.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ajh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ajh " "Info (12023): Found entity 1: add_sub_ajh" {  } { { "db/add_sub_ajh.tdf" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/db/add_sub_ajh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ajh PC_displ_adder:inst7\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_ajh:auto_generated " "Info (12128): Elaborating entity \"add_sub_ajh\" for hierarchy \"PC_displ_adder:inst7\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_ajh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemram systemram:inst2 " "Info (12128): Elaborating entity \"systemram\" for hierarchy \"systemram:inst2\"" {  } { { "MARC3.bdf" "inst2" { Schematic "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/MARC3.bdf" { { 272 2096 2312 400 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram systemram:inst2\|altsyncram:altsyncram_component " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"systemram:inst2\|altsyncram:altsyncram_component\"" {  } { { "systemram.vhd" "altsyncram_component" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/systemram.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "systemram:inst2\|altsyncram:altsyncram_component " "Info (12130): Elaborated megafunction instantiation \"systemram:inst2\|altsyncram:altsyncram_component\"" {  } { { "systemram.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/systemram.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "systemram:inst2\|altsyncram:altsyncram_component " "Info (12133): Instantiated megafunction \"systemram:inst2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info (12134): Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info (12134): Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=data " "Info (12134): Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=data\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Info (12134): Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info (12134): Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info (12134): Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info (12134): Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info (12134): Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Info (12134): Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Info (12134): Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info (12134): Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info (12134): Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "systemram.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/systemram.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lbi1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lbi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lbi1 " "Info (12023): Found entity 1: altsyncram_lbi1" {  } { { "db/altsyncram_lbi1.tdf" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/db/altsyncram_lbi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lbi1 systemram:inst2\|altsyncram:altsyncram_component\|altsyncram_lbi1:auto_generated " "Info (12128): Elaborating entity \"altsyncram_lbi1\" for hierarchy \"systemram:inst2\|altsyncram:altsyncram_component\|altsyncram_lbi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3o82.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3o82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3o82 " "Info (12023): Found entity 1: altsyncram_3o82" {  } { { "db/altsyncram_3o82.tdf" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/db/altsyncram_3o82.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3o82 systemram:inst2\|altsyncram:altsyncram_component\|altsyncram_lbi1:auto_generated\|altsyncram_3o82:altsyncram1 " "Info (12128): Elaborating entity \"altsyncram_3o82\" for hierarchy \"systemram:inst2\|altsyncram:altsyncram_component\|altsyncram_lbi1:auto_generated\|altsyncram_3o82:altsyncram1\"" {  } { { "db/altsyncram_lbi1.tdf" "altsyncram1" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/db/altsyncram_lbi1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom systemram:inst2\|altsyncram:altsyncram_component\|altsyncram_lbi1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Info (12128): Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"systemram:inst2\|altsyncram:altsyncram_component\|altsyncram_lbi1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_lbi1.tdf" "mgl_prim2" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/db/altsyncram_lbi1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "systemram:inst2\|altsyncram:altsyncram_component\|altsyncram_lbi1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Info (12130): Elaborated megafunction instantiation \"systemram:inst2\|altsyncram:altsyncram_component\|altsyncram_lbi1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_lbi1.tdf" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/db/altsyncram_lbi1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "systemram:inst2\|altsyncram:altsyncram_component\|altsyncram_lbi1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Info (12133): Instantiated megafunction \"systemram:inst2\|altsyncram:altsyncram_component\|altsyncram_lbi1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Info (12134): Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Info (12134): Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Info (12134): Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1684108385 " "Info (12134): Parameter \"NODE_NAME\" = \"1684108385\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 32768 " "Info (12134): Parameter \"NUMWORDS\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Info (12134): Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Info (12134): Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 15 " "Info (12134): Parameter \"WIDTHAD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "db/altsyncram_lbi1.tdf" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/db/altsyncram_lbi1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr systemram:inst2\|altsyncram:altsyncram_component\|altsyncram_lbi1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Info (12128): Elaborating entity \"sld_rom_sr\" for hierarchy \"systemram:inst2\|altsyncram:altsyncram_component\|altsyncram_lbi1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3bit_2_to_1 mux3bit_2_to_1:inst19 " "Info (12128): Elaborating entity \"mux3bit_2_to_1\" for hierarchy \"mux3bit_2_to_1:inst19\"" {  } { { "MARC3.bdf" "inst19" { Schematic "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/MARC3.bdf" { { 248 -176 -32 328 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX mux3bit_2_to_1:inst19\|LPM_MUX:LPM_MUX_component " "Info (12128): Elaborating entity \"LPM_MUX\" for hierarchy \"mux3bit_2_to_1:inst19\|LPM_MUX:LPM_MUX_component\"" {  } { { "mux3bit_2_to_1.vhd" "LPM_MUX_component" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/mux3bit_2_to_1.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mux3bit_2_to_1:inst19\|LPM_MUX:LPM_MUX_component " "Info (12130): Elaborated megafunction instantiation \"mux3bit_2_to_1:inst19\|LPM_MUX:LPM_MUX_component\"" {  } { { "mux3bit_2_to_1.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/mux3bit_2_to_1.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mux3bit_2_to_1:inst19\|LPM_MUX:LPM_MUX_component " "Info (12133): Instantiated megafunction \"mux3bit_2_to_1:inst19\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Info (12134): Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info (12134): Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info (12134): Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info (12134): Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info (12134): Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info (12134): Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "mux3bit_2_to_1.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/mux3bit_2_to_1.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_k7e.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mux_k7e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_k7e " "Info (12023): Found entity 1: mux_k7e" {  } { { "db/mux_k7e.tdf" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/db/mux_k7e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_k7e mux3bit_2_to_1:inst19\|LPM_MUX:LPM_MUX_component\|mux_k7e:auto_generated " "Info (12128): Elaborating entity \"mux_k7e\" for hierarchy \"mux3bit_2_to_1:inst19\|LPM_MUX:LPM_MUX_component\|mux_k7e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Warning (13044): Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DE2_CLOCK:inst26\|DATA_BUS\[7\] LCD_DATA_BUS\[7\] " "Warning (13045): Converted the fanout from the always-enabled tri-state buffer \"DE2_CLOCK:inst26\|DATA_BUS\[7\]\" to the node \"LCD_DATA_BUS\[7\]\" into a wire" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/DE2_CLOCK.vhd" 12 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DE2_CLOCK:inst26\|DATA_BUS\[6\] LCD_DATA_BUS\[6\] " "Warning (13045): Converted the fanout from the always-enabled tri-state buffer \"DE2_CLOCK:inst26\|DATA_BUS\[6\]\" to the node \"LCD_DATA_BUS\[6\]\" into a wire" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/DE2_CLOCK.vhd" 12 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DE2_CLOCK:inst26\|DATA_BUS\[5\] LCD_DATA_BUS\[5\] " "Warning (13045): Converted the fanout from the always-enabled tri-state buffer \"DE2_CLOCK:inst26\|DATA_BUS\[5\]\" to the node \"LCD_DATA_BUS\[5\]\" into a wire" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/DE2_CLOCK.vhd" 12 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DE2_CLOCK:inst26\|DATA_BUS\[4\] LCD_DATA_BUS\[4\] " "Warning (13045): Converted the fanout from the always-enabled tri-state buffer \"DE2_CLOCK:inst26\|DATA_BUS\[4\]\" to the node \"LCD_DATA_BUS\[4\]\" into a wire" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/DE2_CLOCK.vhd" 12 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DE2_CLOCK:inst26\|DATA_BUS\[3\] LCD_DATA_BUS\[3\] " "Warning (13045): Converted the fanout from the always-enabled tri-state buffer \"DE2_CLOCK:inst26\|DATA_BUS\[3\]\" to the node \"LCD_DATA_BUS\[3\]\" into a wire" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/DE2_CLOCK.vhd" 12 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DE2_CLOCK:inst26\|DATA_BUS\[2\] LCD_DATA_BUS\[2\] " "Warning (13045): Converted the fanout from the always-enabled tri-state buffer \"DE2_CLOCK:inst26\|DATA_BUS\[2\]\" to the node \"LCD_DATA_BUS\[2\]\" into a wire" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/DE2_CLOCK.vhd" 12 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DE2_CLOCK:inst26\|DATA_BUS\[1\] LCD_DATA_BUS\[1\] " "Warning (13045): Converted the fanout from the always-enabled tri-state buffer \"DE2_CLOCK:inst26\|DATA_BUS\[1\]\" to the node \"LCD_DATA_BUS\[1\]\" into a wire" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/DE2_CLOCK.vhd" 12 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DE2_CLOCK:inst26\|DATA_BUS\[0\] LCD_DATA_BUS\[0\] " "Warning (13045): Converted the fanout from the always-enabled tri-state buffer \"DE2_CLOCK:inst26\|DATA_BUS\[0\]\" to the node \"LCD_DATA_BUS\[0\]\" into a wire" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/DE2_CLOCK.vhd" 12 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Info (13000): Registers with preset signals will power-up high" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/DE2_CLOCK.vhd" 9 -1 0 } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/DE2_CLOCK.vhd" 49 -1 0 } } { "PC_reg.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/PC_reg.vhd" 40 -1 0 } } { "sp_reg.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/sp_reg.vhd" 38 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning (13024): Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Warning (13410): Pin \"LCD_RW\" is stuck at GND" {  } { { "MARC3.bdf" "" { Schematic "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/MARC3.bdf" { { 872 888 1064 888 "LCD_RW" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Warning (13410): Pin \"LCD_ON\" is stuck at VCC" {  } { { "MARC3.bdf" "" { Schematic "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/MARC3.bdf" { { 936 904 1080 952 "LCD_ON" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Info (286031): Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1622 " "Info (21057): Implemented 1622 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Info (21058): Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Info (21059): Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1471 " "Info (21061): Implemented 1471 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Info (21064): Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "339 " "Info: Peak virtual memory: 339 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 23 13:29:53 2013 " "Info: Processing ended: Thu May 23 13:29:53 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Info: Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Info: Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Info: Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 23 13:29:54 2013 " "Info: Processing started: Thu May 23 13:29:54 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MARC3 -c MARC3 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off MARC3 -c MARC3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "MARC3 EP4CE115F29C7 " "Info (119006): Selected device EP4CE115F29C7 for design \"MARC3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info (21077): Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Info (176445): Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Info (176445): Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Info (176445): Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Info (176445): Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Info (176445): Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Info (176445): Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Info (176445): Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Info (176445): Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Info (176445): Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info (169124): Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/" { { 0 { 0 ""} 0 7262 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/" { { 0 { 0 ""} 0 7264 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Info (169125): Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/" { { 0 { 0 ""} 0 7266 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Info (169125): Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/" { { 0 { 0 ""} 0 7268 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Info (169125): Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/" { { 0 { 0 ""} 0 7270 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info (332164): Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info (332165): Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info (332166): create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info (332166): set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MARC3.sdc " "Critical Warning (332012): Synopsys Design Constraints File file not found: 'MARC3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Warning (332060): Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE2_CLOCK:inst26\|CLK_400HZ " "Warning (332060): Node: DE2_CLOCK:inst26\|CLK_400HZ was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Info (332111): Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info (332111):   Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info (332111): ======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " "Info (332111):  100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Info (176353): Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "MARC3.bdf" "" { Schematic "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/MARC3.bdf" { { 640 -1752 -1584 656 "clk" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/" { { 0 { 0 ""} 0 7253 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/" { { 0 { 0 ""} 0 1371 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_CLOCK:inst26\|CLK_400HZ  " "Info (176353): Automatically promoted node DE2_CLOCK:inst26\|CLK_400HZ " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_CLOCK:inst26\|CLK_400HZ~0 " "Info (176357): Destination node DE2_CLOCK:inst26\|CLK_400HZ~0" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/DE2_CLOCK.vhd" 24 -1 0 } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_CLOCK:inst26|CLK_400HZ~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/" { { 0 { 0 ""} 0 1596 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/DE2_CLOCK.vhd" 24 -1 0 } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_CLOCK:inst26|CLK_400HZ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/" { { 0 { 0 ""} 0 1038 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info (176233): Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info (176273): Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info (176274): Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info (176236): Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info (176237): Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info (176248): Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info (176249): Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info (176235): Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info (176219): No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Info (171121): Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info (170189): Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info (170191): Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info (170137): Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info (170192): Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info (170193): Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info (170195): Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "21 X46_Y37 X57_Y48 " "Info (170196): Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48" {  } {  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:09 " "Info (170194): Fitter routing operations ending: elapsed time is 00:00:09" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info (170201): Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info (170200): Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/MARC3.fit.smsg " "Info (144001): Generated suppressed messages file C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/MARC3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 32-bit " "Info: Quartus II 32-bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "578 " "Info: Peak virtual memory: 578 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 23 13:30:21 2013 " "Info: Processing ended: Thu May 23 13:30:21 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Info: Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Info: Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Info: Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 23 13:30:22 2013 " "Info: Processing started: Thu May 23 13:30:22 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MARC3 -c MARC3 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off MARC3 -c MARC3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Info: Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 23 13:30:22 2013 " "Info: Processing started: Thu May 23 13:30:22 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MARC3 -c MARC3 " "Info: Command: quartus_sta MARC3 -c MARC3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info (21077): Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info (332164): Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info (332165): Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info (332166): create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info (332166): set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MARC3.sdc " "Critical Warning (332012): Synopsys Design Constraints File file not found: 'MARC3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Warning (332060): Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE2_CLOCK:inst26\|CLK_400HZ " "Warning (332060): Node: DE2_CLOCK:inst26\|CLK_400HZ was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.725 " "Info (332146): Worst-case setup slack is 44.725" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.725         0.000 altera_reserved_tck  " "Info (332119):    44.725         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.403 " "Info (332146): Worst-case hold slack is 0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403         0.000 altera_reserved_tck  " "Info (332119):     0.403         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.691 " "Info (332146): Worst-case recovery slack is 48.691" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.691         0.000 altera_reserved_tck  " "Info (332119):    48.691         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.002 " "Info (332146): Worst-case removal slack is 1.002" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.002         0.000 altera_reserved_tck  " "Info (332119):     1.002         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.570 " "Info (332146): Worst-case minimum pulse width slack is 49.570" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.570         0.000 altera_reserved_tck  " "Info (332119):    49.570         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Warning (332060): Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE2_CLOCK:inst26\|CLK_400HZ " "Warning (332060): Node: DE2_CLOCK:inst26\|CLK_400HZ was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.285 " "Info (332146): Worst-case setup slack is 45.285" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.285         0.000 altera_reserved_tck  " "Info (332119):    45.285         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.355 " "Info (332146): Worst-case hold slack is 0.355" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355         0.000 altera_reserved_tck  " "Info (332119):     0.355         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.893 " "Info (332146): Worst-case recovery slack is 48.893" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.893         0.000 altera_reserved_tck  " "Info (332119):    48.893         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.907 " "Info (332146): Worst-case removal slack is 0.907" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.907         0.000 altera_reserved_tck  " "Info (332119):     0.907         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.496 " "Info (332146): Worst-case minimum pulse width slack is 49.496" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.496         0.000 altera_reserved_tck  " "Info (332119):    49.496         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info (115031): Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info (115030): Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Warning (332060): Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE2_CLOCK:inst26\|CLK_400HZ " "Warning (332060): Node: DE2_CLOCK:inst26\|CLK_400HZ was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.568 " "Info (332146): Worst-case setup slack is 47.568" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.568         0.000 altera_reserved_tck  " "Info (332119):    47.568         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.180 " "Info (332146): Worst-case hold slack is 0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180         0.000 altera_reserved_tck  " "Info (332119):     0.180         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.594 " "Info (332146): Worst-case recovery slack is 49.594" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.594         0.000 altera_reserved_tck  " "Info (332119):    49.594         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.489 " "Info (332146): Worst-case removal slack is 0.489" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.489         0.000 altera_reserved_tck  " "Info (332119):     0.489         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.455 " "Info (332146): Worst-case minimum pulse width slack is 49.455" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.455         0.000 altera_reserved_tck  " "Info (332119):    49.455         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info (332102): Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info (332102): Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 19 s Quartus II 32-bit " "Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "366 " "Info: Peak virtual memory: 366 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 23 13:30:31 2013 " "Info: Processing ended: Thu May 23 13:30:31 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Info: Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "507 " "Info: Peak virtual memory: 507 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 23 13:30:31 2013 " "Info: Processing ended: Thu May 23 13:30:31 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Info: Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 23 13:30:33 2013 " "Info: Processing started: Thu May 23 13:30:33 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MARC3 -c MARC3 " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off MARC3 -c MARC3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MARC3_7_1200mv_85c_slow.vho C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/simulation/modelsim/ simulation " "Info (204019): Generated file MARC3_7_1200mv_85c_slow.vho in folder \"C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MARC3_7_1200mv_0c_slow.vho C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/simulation/modelsim/ simulation " "Info (204019): Generated file MARC3_7_1200mv_0c_slow.vho in folder \"C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MARC3_min_1200mv_0c_fast.vho C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/simulation/modelsim/ simulation " "Info (204019): Generated file MARC3_min_1200mv_0c_fast.vho in folder \"C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MARC3.vho C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/simulation/modelsim/ simulation " "Info (204019): Generated file MARC3.vho in folder \"C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MARC3_7_1200mv_85c_vhd_slow.sdo C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/simulation/modelsim/ simulation " "Info (204019): Generated file MARC3_7_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MARC3_7_1200mv_0c_vhd_slow.sdo C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/simulation/modelsim/ simulation " "Info (204019): Generated file MARC3_7_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MARC3_min_1200mv_0c_vhd_fast.sdo C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/simulation/modelsim/ simulation " "Info (204019): Generated file MARC3_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MARC3_vhd.sdo C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/simulation/modelsim/ simulation " "Info (204019): Generated file MARC3_vhd.sdo in folder \"C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "290 " "Info: Peak virtual memory: 290 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 23 13:30:37 2013 " "Info: Processing ended: Thu May 23 13:30:37 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Info (293026): Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 39 s " "Info (293000): Quartus II Full Compilation was successful. 0 errors, 39 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
