<?xml version="1.0" encoding="utf-8"?>
<device schemaVersion="1.1" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" 
xs:noNamespaceSchemaLocation="CMSIS-SVD_Schema_1_1.xsd" >
	<name>RS14100</name>
	<version>1.0</version>
	<!--Content based on v1.0 of the RS9116 user manual-->
	<description>RS1xxxx Cortex-M4 MCU</description>
	<cpu>
    <name>CM4</name>
		<!-- revision and core config (mpu, fpu,  systick are present) nvic prio = 3 -->
		<revision>r0p1</revision>
        <endian>little</endian>
		<mpuPresent>1</mpuPresent>
		<fpuPresent>1</fpuPresent>
		<nvicPrioBits>4</nvicPrioBits>
		<vendorSystickConfig>0</vendorSystickConfig>
  </cpu>
	<headerDefinitionsPrefix>RSI_</headerDefinitionsPrefix>
	<addressUnitBits>8</addressUnitBits>
	<width>32</width>
	<size>32</size>
  
   <peripherals>
   
    <!-- I2C0 -->
    <peripheral>
      <name>I2C0</name>
      <version>1.0</version>
      <description>Inter Integrated Circuit(I2C) is programmable control bus that provides support for the communications 
				   link between integrated circuits in a system
	  </description>
      <groupName>I2C</groupName>
      <baseAddress>0x44010000</baseAddress>
      <size>32</size>
      <access>read-write</access>

      <addressBlock>
        <offset>0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>

      <interrupt>
        <name>I2C0</name>
        <value>42</value>
      </interrupt>

      <registers>
      <!-- I2C_CON: I2C Control Register -->									<!-- REGISTER 1 -->
        <register>
          <name>IC_CON</name>
          <description>I2C Control Register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x007F</resetValue>
          <resetMask>0xFFFF</resetMask>

          <fields>
            <!-- Master Mode -->
            <field>
              <name>MASTER_MODE</name>
              <description>This bit controls whether the DW_apb_i2c master is enabled</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>master disabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>master enabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- Speed -->
            <field>
              <name>SPEED</name>
              <description>These bits control at which speed the DW_apb_i2c operates</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Standard Mode</name>
                  <description>standard mode (0 to 100 kbit/s)</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Fast Mode</name>
                  <description>fast mode (less than or equal 400 kbit/s)</description>
                  <value>2</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>High Speed Mode</name>
                  <description>high speed mode (less than or equal 3.4 Mbit/s)</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- IC_10BITADDR_SLAVE -->
            <field>
              <name>IC_10BITADDR_SLAVE</name>
              <description>This bit controls whether the DW_apb_i2c responds to 7-bit or 10-bit addresses.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>7-bit addressing. The DW_apb_i2c ignores transactions that involve 10-bit addressing; 
							   for 7-bit addressing, only the lower 7 bits of the IC_SAR register are compared
				  </description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>10-bit addressing. The DW_apb_i2c responds to only 10-bit addressing transfers that match 
							   the full 10 bits of the IC_SAR register.
				  </description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- IC_10BITADDR_MASTER -->
            <field>
              <name>IC_10BITADDR_MASTER</name>
              <description>This bit controls whether the DW_apb_i2c responds to 7- or 10-bit addresses</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>7-bit addressing</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>10-bit addressing</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- IC_RESTART_EN -->
            <field>
              <name>IC_RESTART_EN</name>
              <description>Determines whether RESTART conditions may be sent when acting as a master</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- IC_SLAVE_DISABLE -->
            <field>
              <name>IC_SLAVE_DISABLE</name>
              <description>This bit controls whether I2C has its slave disabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>slave is enabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>slave is disabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
								
			<!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[31:7]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
          

        <!-- IC_TAR: I2C Target Address Register -->								<!-- REGISTER 2 -->
        <register>
          <name>IC_TAR</name>
          <description>I2C Target Address Register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x10A0</resetValue>
          <resetMask>0xFFFF</resetMask>

          <fields>
            <!-- IC_TAR -->
            <field>
              <name>IC_TAR</name>
              <description>This is the target address for any master transaction</description>
              <bitRange>[9:0]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- GC_OR_START -->
			<field>
              <name>GC_OR_START</name>
              <description> If bit 11 (SPECIAL) is set to 1, then this bit indicates whether a General Call or START byte command 
							is to be performed by the DW_apb_i2c
			  </description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>General Call Address</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>START BYTE</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- SPECIAL-->
			<field>
              <name>SPECIAL</name>
              <description> This bit indicates whether software performs a General Call or START BYTE command</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>ignore bit 10 GC_OR_START and use IC_TAR normally</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>perform special I2C command as specified in GC_OR_START bit</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- IC_10BITADDR_MASTER-->
			<field>
              <name>IC_10BITADDR_MASTER</name>
              <description> This bit controls whether the DW_apb_i2c starts its transfers in 7-or 10-bit addressing mode when acting as a master</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>7-bit addressing</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>10-bit addressing</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			
			<!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[31:13]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
         
		<!-- IC_SAR: I2C Slave Address Register -->													<!-- REGISTER 3 -->
        <register>
          <name>IC_SAR</name>
          <description>I2C Slave Address Register</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x55</resetValue>
          <resetMask>0xFFFF</resetMask>
		  
		  <fields>
            <!-- IC_SAR -->
            <field>
              <name>IC_SAR</name>
              <description>The IC_SAR holds the slave address when the I2C is operating as a slave. For 7-bit
							addressing, only IC_SAR[6:0] is used.</description>
              <bitRange>[9:0]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[31:10]</bitRange>
              <access>read-only</access>
            </field>
		 </fields>
		</register>
		
		<!-- IC_HS_MADDR: I2C High Speed Master Mode Code Address Register -->						<!-- REGISTER 4 -->
        <register>
          <name>IC_HS_MADDR</name>
          <description>I2C High Speed Master Mode Code Address Register</description>
          <addressOffset>0x0C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0001</resetValue>
          <resetMask>0xF</resetMask>

          <fields>
            <!-- IC_HS_MAR -->
            <field>
              <name>IC_HS_MAR</name>
              <description> This bit field holds the value of the I2C HS mode master code</description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[31:3]</bitRange>
              <access>read-only</access>
            </field>
		  
		  </fields>
		</register>

        <!-- IC_DATA_CMD:I2C Rx/Tx Data Buffer and Command Register -->										<!-- REGISTER 5 -->
        <register>
          <name>IC_DATA_CMD</name>
          <description>I2C Rx/Tx Data Buffer and Command Register</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
		  
		  <fields>
		    <!-- DAT -->
            <field>
              <name>DAT</name>
              <description>This register contains the data to be transmitted or received on the I2C bus</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- CMD -->
            <field>
              <name>CMD</name>
              <description>This bit controls whether a read or a write is performed</description>
              <bitRange>[8:8]</bitRange>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>write</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Read</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- STOP -->
            <field>
              <name>STOP</name>
              <description>This bit controls whether a STOP is issued after the byte is sent or received</description>
              <bitRange>[9:9]</bitRange>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>STOP is not issued after this byte, regardless of whether or not the Tx FIFO is empty</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>STOP is issued after this byte, regardless of whether or not the Tx FIFO is empty</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- RESTART -->
            <field>
              <name>RESTART</name>
              <description>This bit controls whether a RESTART is issued before the byte is sent or received</description>
              <bitRange>[10:10]</bitRange>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>If IC_RESTART_EN is 1, a RESTART is issued only if the transfer direction is changing from the previous command</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>If IC_RESTART_EN is 1, a RESTART is issued before the data is sent/received</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- FIRST_DATA_BYTE -->
            <field>
              <name>FIRST_DATA_BYTE</name>
              <description>Indicates the first data byte received after the address phase for receive
						   transfer in Master receiver or Slave receiver mode</description>
              <bitRange>[11:11]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>If IC_RESTART_EN is 1, a RESTART is issued only if the transfer direction is changing from the previous command</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>If IC_RESTART_EN is 1, a RESTART is issued before the data is sent/received</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			<!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[31:12]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		  
		</register>
		  		    		
		<!-- IC_SS_SCL_HCNT: Standard Speed I2C Clock SCL High Count Register -->						<!-- REGISTER 6 -->
        <register>
          <name>IC_SS_SCL_HCNT</name>
          <description>Standard Speed I2C Clock SCL High Count Register</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x01F4</resetValue>
          <resetMask>0xFFFF</resetMask>
		  
		  <fields>
		    <!-- IC_SS_SCL_HCNT -->
            <field>
              <name>IC_SS_SCL_HCNT</name>
              <description>This register must be set before any I2C bus transaction can take place to ensure proper I/O timing</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[31:16]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
					
		<!-- IC_SS_SCL_LCNT: Standard Speed I2C Clock SCL Low Count Register -->						<!-- REGISTER 7 -->
        <register>
          <name>IC_SS_SCL_LCNT</name>
          <description>Standard Speed I2C Clock SCL Low Count Register</description>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x024C</resetValue>
          <resetMask>0xFFFF</resetMask>	
		  
		  <fields>
		    <!-- IC_SS_SCL_LCNT -->
            <field>
              <name>IC_SS_SCL_LCNT</name>
              <description>This register must be set before any I2C bus transaction can take place to ensure proper I/O timing</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
			<!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[31:16]</bitRange>
              <access>read-only</access>
            </field>		  
		  </fields>
		</register>
			
		<!-- IC_FS_SCL_HCNT: Fast Speed I2C Clock SCL High Count Register -->  								<!-- REGISTER 8 -->
        <register>
          <name>IC_FS_SCL_HCNT</name>
          <description>Fast Speed I2C Clock SCL High Count Register</description>
          <addressOffset>0x1C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x004b</resetValue>
          <resetMask>0xFFFF</resetMask>

		  <fields>
		    <!-- IC_FS_SCL_HCNT -->
            <field>
              <name>IC_FS_SCL_HCNT</name>
              <description>This register must be set before any I2C bus transaction can take place to ensure proper I/O timing</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
			<!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[31:16]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
		<!-- IC_FS_SCL_LCNT: Fast Speed I2C Clock SCL Low Count Register -->  								<!-- REGISTER 9 -->
        <register>
          <name>IC_FS_SCL_LCNT</name>
          <description>Fast Speed I2C Clock SCL Low Count Register</description>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00a3</resetValue>
          <resetMask>0xFFFF</resetMask>

		  <fields>
		    <!-- IC_FS_SCL_LCNT -->
            <field>
              <name>IC_FS_SCL_LCNT</name>
              <description>This register must be set before any I2C bus transaction can take place to ensure proper I/O timing</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[31:16]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
		<!-- IC_HS_SCL_HCNT: High Speed I2C Clock SCL High Count Register -->  								<!-- REGISTER 10 -->
        <register>
          <name>IC_HS_SCL_HCNT</name>
          <description>High Speed I2C Clock SCL High Count Register</description>
          <addressOffset>0x24</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x000f</resetValue>
          <resetMask>0xFFFF</resetMask>

		  <fields>
		    <!-- IC_HS_SCL_HCNT -->
            <field>
              <name>IC_HS_SCL_HCNT</name>
              <description>This register must be set before any I2C bus transaction can take place to ensure proper I/O timing</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
			<!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[31:16]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
		<!-- IC_HS_SCL_LCNT: High Speed I2C Clock SCL Low Count Register -->  								<!-- REGISTER 11 -->
        <register>
          <name>IC_HS_SCL_LCNT</name>
          <description>High Speed I2C Clock SCL Low Count Register</description>
          <addressOffset>0x28</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0028</resetValue>
          <resetMask>0xFFFF</resetMask>

		  <fields>
		    <!-- IC_HS_SCL_LCNT -->
            <field>
              <name>IC_HS_SCL_LCNT</name>
              <description>This register must be set before any I2C bus transaction can take place to ensure proper I/O timing</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
			<!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[31:16]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
		<!-- IC_INTR_STAT: I2C Interrupt Status Register -->											   <!-- REGISTER 12 -->
        <register>
          <name>IC_INTR_STAT</name>
          <description>I2C Interrupt Status Register</description>
          <addressOffset>0x2C</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>

		  <fields>
			<!-- R_RX_UNDER  -->
            <field>
              <name>R_RX_UNDER</name>
              <description>Set if the processor attempts to read the receive buffer when it is empty by reading from the IC_DATA_CMD register</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
			
			<!-- R_RX_OVER -->
            <field>
              <name>R_RX_OVER</name>
              <description>Set if the receive buffer is completely filled to IC_RX_BUFFER_DEPTH and an additional byte is received from an external I2C device</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
            </field>
			
			<!-- R_RX_FULL  -->
            <field>
              <name>R_RX_FULL</name>
              <description>Set when the receive buffer reaches or goes above the RX_TL threshold in the IC_RX_TL register.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
            </field>
			
			<!-- R_TX_OVER   -->
            <field>
              <name>R_TX_OVER</name>
              <description>Set during transmit if the transmit buffer is filled to IC_TX_BUFFER_DEPTH and the processor attempts to issue another I2C command by writing to the
						   IC_DATA_CMD register.
			  </description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
            </field>
			
			<!-- R_TX_EMPTY   -->
            <field>
              <name>R_TX_EMPTY</name>
              <description>This bit is set to 1 when the transmit buffer is at or below the threshold value set in the IC_TX_TL register.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
            </field>
			
			<!-- R_RD_REQ   -->
            <field>
              <name>R_RD_REQ</name>
              <description>This bit is set to 1 when DW_apb_i2c is acting as a slave and another I2C master is attempting to read data from DW_apb_i2c.</description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
            </field>
			
			<!-- R_TX_ABRT  -->
            <field>
              <name>R_TX_ABRT</name>
              <description>This bit indicates if DW_apb_i2c, as an I2C transmitter, is unable to complete the intended actions on the contents of the transmit FIFO</description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
            </field>
			
			<!-- R_RX_DONE  -->
            <field>
              <name>R_RX_DONE</name>
              <description>When the DW_apb_i2c is acting as a slave-transmitter, this bit is set to 1 if the master does not acknowledge a transmitted byte</description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
            </field>
			
			<!-- R_ACTIVITY  -->
            <field>
              <name>R_ACTIVITY</name>
              <description>This bit captures DW_apb_i2c activity and stays set until it is cleared</description>
              <bitRange>[8:8]</bitRange>
              <access>read-only</access>
            </field>
			
			<!-- R_STOP_DET -->
            <field>
              <name>R_STOP_DET</name>
              <description>Indicates whether a STOP condition has occurred on the I2C interface regardless of whether DW_apb_i2c is operating in slave or master mode.</description>
              <bitRange>[9:9]</bitRange>
              <access>read-only</access>
            </field>
			
			<!-- R_START_DET -->
            <field>
              <name>R_START_DET</name>
              <description>Indicates whether a START or RESTART condition has occurred on the I2C interface regardless of 
						   whether DW_apb_i2c is operating in slave or master mode.
			  </description>
              <bitRange>[10:10]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--R_GEN_CALL-->
            <field>
              <name>R_GEN_CALL</name>
              <description>Set only when a General Call address is received and it is acknowledged</description>
              <bitRange>[11:11]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--R_RESTART_DET-->
            <field>
              <name>M_RESTART_DET</name>
              <description>Indicates whether a RESTART condition has occurred on the I2C interface
						   when DW_apb_i2c is operating in slave mode and the slave is the addressed slave</description>
              <bitRange>[12:12]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--MST_ON_HOLD-->
            <field>
              <name>R_MST_ON_HOLD</name>
              <description>Indicates whether a master is holding the bus and the Tx FIFO is empty.</description>
              <bitRange>[13:13]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--SCL_STUCK_AT_LOW-->
            <field>
              <name>R_SCL_STUCK_AT_LOW</name>
              <description>Indicates whether the SCL Line is stuck at low for the IC_SCL_STUCK_LOW_TIMOUT number of ic_clk periods</description>
              <bitRange>[14:14]</bitRange>
              <access>read-only</access>
            </field>
			<!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[31:15]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
		<!-- IC_INTR_MASK: I2C Interrupt Mask Register -->											<!-- REGISTER 13 -->
        <register>
          <name>IC_INTR_MASK</name>
          <description>I2C Interrupt Mask Register</description>
          <addressOffset>0x30</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x08FF</resetValue>
          <resetMask>0xFFFF</resetMask>

		  <fields>
			<!-- M_RX_UNDER  -->
            <field>
              <name>M_RX_UNDER</name>
              <description>This bit mask their corresponding interrupt status bits in the IC_INTR_STAT register.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- M_RX_OVER -->
            <field>
              <name>M_RX_OVER</name>
              <description>This bit mask their corresponding interrupt status bits in the IC_INTR_STAT register.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- M_RX_FULL  -->
            <field>
              <name>M_RX_FULL</name>
              <description>This bit mask their corresponding interrupt status bits in the IC_INTR_STAT register.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- M_TX_OVER   -->
            <field>
              <name>M_TX_OVER</name>
              <description>This bit mask their corresponding interrupt status bits in the IC_INTR_STAT register</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- M_TX_EMPTY   -->
            <field>
              <name>M_TX_EMPTY</name>
              <description>This bit mask their corresponding interrupt status bits in the IC_INTR_STAT register.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- M_RD_REQ   -->
            <field>
              <name>M_RD_REQ</name>
              <description>This bit mask their corresponding interrupt status bits in the IC_INTR_STAT register.</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
			 
			<!-- M_TX_ABRT  -->
            <field>
              <name>M_TX_ABRT</name>
              <description>This bit mask their corresponding interrupt status bits in the IC_INTR_STAT register.</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- M_RX_DONE  -->
            <field>
              <name>M_RX_DONE</name>
              <description>This bit mask their corresponding interrupt status bits in the IC_INTR_STAT register.</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- M_ACTIVITY  -->
            <field>
              <name>M_ACTIVITY</name>
              <description>This bit mask their corresponding interrupt status bits in the IC_INTR_STAT register.</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- M_STOP_DET -->
            <field>
              <name>M_STOP_DET</name>
              <description>This bit mask their corresponding interrupt status bits in the IC_INTR_STAT register.</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- M_START_DET -->
            <field>
              <name>M_START_DET</name>
              <description>This bit mask their corresponding interrupt status bits in the IC_INTR_STAT register.
			  </description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--M_GEN_CALL-->
            <field>
              <name>M_GEN_CALL</name>
              <description>This bit mask their corresponding interrupt status bits in the IC_INTR_STAT register.</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--M_RESTART_DET-->
            <field>
              <name>M_RESTART_DET</name>
              <description>Indicates whether a RESTART condition has occurred on the I2C interface
						   when DW_apb_i2c is operating in slave mode and the slave is the addressed slave</description>
              <bitRange>[12:12]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--MST_ON_HOLD-->
            <field>
              <name>M_MST_ON_HOLD</name>
              <description>Indicates whether a master is holding the bus and the Tx FIFO is empty.</description>
              <bitRange>[13:13]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--SCL_STUCK_AT_LOW-->
            <field>
              <name>M_SCL_STUCK_AT_LOW</name>
              <description>Indicates whether the SCL Line is stuck at low for the IC_SCL_STUCK_LOW_TIMOUT number of ic_clk periods</description>
              <bitRange>[14:14]</bitRange>
              <access>read-only</access>
            </field>
			<!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[31:15]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
		<!-- IC_RAW_INTR_STAT: I2C Raw Interrupt Status Register -->										<!-- REGISTER 14 -->
        <register>
          <name>IC_RAW_INTR_STAT</name>
          <description>I2C Raw Interrupt Status Register</description>
          <addressOffset>0x34</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>

		  <fields>
			<!-- RX_UNDER  -->
            <field>
              <name>RX_UNDER</name>
              <description>Set if the processor attempts to read the receive buffer when it is empty by reading from the IC_DATA_CMD register</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
			
			<!-- RX_OVER -->
            <field>
              <name>RX_OVER</name>
              <description>Set if the receive buffer is completely filled to IC_RX_BUFFER_DEPTH and an additional byte is received from an external I2C device</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
            </field>
			
			<!-- RX_FULL  -->
            <field>
              <name>RX_FULL</name>
              <description>Set when the receive buffer reaches or goes above the RX_TL threshold in the IC_RX_TL register.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
            </field>
			
			<!-- TX_OVER   -->
            <field>
              <name>TX_OVER</name>
              <description>Set during transmit if the transmit buffer is filled to IC_TX_BUFFER_DEPTH and the processor attempts to issue another I2C command by writing to the
						   IC_DATA_CMD register.
			  </description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
            </field>
			
			<!-- TX_EMPTY   -->
            <field>
              <name>TX_EMPTY</name>
              <description>This bit is set to 1 when the transmit buffer is at or below the threshold value set in the IC_TX_TL register.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
            </field>
			
			<!-- RD_REQ   -->
            <field>
              <name>RD_REQ</name>
              <description>This bit is set to 1 when DW_apb_i2c is acting as a slave and another I2C master is attempting to read data from DW_apb_i2c.</description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
            </field>
			
			<!-- TX_ABRT  -->
            <field>
              <name>TX_ABRT</name>
              <description>This bit indicates if DW_apb_i2c, as an I2C transmitter, is unable to complete the intended actions on the contents of the transmit FIFO</description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
            </field>
			
			<!-- RX_DONE  -->
            <field>
              <name>RX_DONE</name>
              <description>When the DW_apb_i2c is acting as a slave-transmitter, this bit is set to 1 if the master does not acknowledge a transmitted byte</description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
            </field>
			
			<!-- ACTIVITY  -->
            <field>
              <name>ACTIVITY</name>
              <description>This bit captures DW_apb_i2c activity and stays set until it is cleared</description>
              <bitRange>[8:8]</bitRange>
              <access>read-only</access>
            </field>
			
			<!-- STOP_DET -->
            <field>
              <name>STOP_DET</name>
              <description>Indicates whether a STOP condition has occurred on the I2C interface regardless of whether DW_apb_i2c is operating in slave or master mode.</description>
              <bitRange>[9:9]</bitRange>
              <access>read-only</access>
            </field>
			
			<!-- START_DET -->
            <field>
              <name>START_DET</name>
              <description>Indicates whether a START or RESTART condition has occurred on the I2C interface regardless of 
						   whether DW_apb_i2c is operating in slave or master mode.
			  </description>
              <bitRange>[10:10]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--GEN_CALL-->
            <field>
              <name>GEN_CALL</name>
              <description>Set only when a General Call address is received and it is acknowledged</description>
              <bitRange>[11:11]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--RESTART_DET-->
            <field>
              <name>RESTART_DET</name>
              <description>Indicates whether a RESTART condition has occurred on the I2C interface
						   when DW_apb_i2c is operating in slave mode and the slave is the addressed slave</description>
              <bitRange>[12:12]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--MST_ON_HOLD-->
            <field>
              <name>MST_ON_HOLD</name>
              <description>Indicates whether a master is holding the bus and the Tx FIFO is empty.</description>
              <bitRange>[13:13]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--SCL_STUCK_AT_LOW-->
            <field>
              <name>SCL_STUCK_AT_LOW</name>
              <description>Indicates whether the SCL Line is stuck at low for the IC_SCL_STUCK_LOW_TIMOUT number of ic_clk periods</description>
              <bitRange>[14:14]</bitRange>
              <access>read-only</access>
            </field>
			<!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[31:15]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
		<!-- IC_RX_TL: I2C Receive FIFO Threshold Register -->											<!-- REGISTER 15 -->
        <register>
          <name>IC_RX_TL</name>
          <description>I2C Receive FIFO Threshold Register</description>
          <addressOffset>0x38</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0008</resetValue>
          <resetMask>0xFF</resetMask>
		  
		  <fields>
			<!-- RX_TL -->
            <field>
              <name>RX_TL</name>
              <description>Receive FIFO Threshold Level</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
			<!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[31:8]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
		<!-- IC_TX_TL: I2C Transmit FIFO Threshold Register -->											<!-- REGISTER 16 -->
        <register>
          <name>IC_TX_TL</name>
          <description>I2C Transmit FIFO Threshold Register</description>
          <addressOffset>0x3C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0008</resetValue>
          <resetMask>0xFF</resetMask>
		  
		  <fields>
			<!-- TX_TL -->
            <field>
              <name>TX_TL</name>
              <description>Transmit FIFO Threshold Level</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[31:8]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
		<!-- IC_CLR_INTR: Clear Combined and Individual Interrupt Register -->							<!-- REGISTER 17 -->
        <register>
          <name>IC_CLR_INTR</name>
          <description>Clear Combined and Individual Interrupt Register</description>
          <addressOffset>0x40</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0x01</resetMask>
		  
		  <fields>
			<!-- CLR_INTR -->
            <field>
              <name>CLR_INTR</name>
              <description>Read this register to clear the combined interrupt, all individual interrupts, and the IC_TXABRT_SOURCE register</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
			<!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[31:1]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
		<!-- IC_CLR_RX_UNDER: Clear RX_UNDER Interrupt Register -->							           <!-- REGISTER 18 -->
        <register>
          <name>IC_CLR_RX_UNDER</name>
          <description>Clear RX_UNDER Interrupt Register</description>
          <addressOffset>0x44</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x01</resetMask>
		  
		  <fields>
			<!-- CLR_RX_UNDER -->
            <field>
              <name>CLR_RX_UNDER</name>
              <description>Read this register to clear the RX_UNDER interrupt (bit 0) of the IC_RAW_INTR_STAT register.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
			<!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[31:1]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
		<!-- IC_CLR_RX_OVER: Clear RX_OVER Interrupt Register -->							           <!-- REGISTER 19 -->
        <register>
          <name>IC_CLR_RX_OVER</name>
          <description>Clear RX_OVER Interrupt Register</description>
          <addressOffset>0x48</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0x01</resetMask>
		  
		  <fields>
			<!-- CLR_RX_OVER -->
            <field>
              <name>CLR_RX_OVER</name>
              <description>Read this register to clear the RX_OVER interrupt (bit 1) of the IC_RAW_INTR_STAT register</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
			<!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[31:1]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
		<!-- IC_CLR_TX_OVER: Clear TX_OVER Interrupt Register -->							           <!-- REGISTER 20 -->
        <register>
          <name>IC_CLR_TX_OVER</name>
          <description>Clear TX_OVER Interrupt Register</description>
          <addressOffset>0x4C</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x01</resetMask>
		  
		  <fields>
			<!-- CLR_TX_OVER -->
            <field>
              <name>CLR_TX_OVER</name>
              <description>Read this register to clear the TX_OVER interrupt (bit 3) of the IC_RAW_INTR_STAT register.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
			<!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[31:1]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
		<!-- IC_CLR_RD_REQ:Clear RD_REQ Interrupt Register -->							           <!-- REGISTER 21 -->
        <register>
          <name>IC_CLR_RD_REQ</name>
          <description>Clear RD_REQ Interrupt Register</description>
          <addressOffset>0x50</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0x01</resetMask>
		  
		  <fields>
			<!-- CLR_RD_REQ -->
            <field>
              <name>CLR_RD_REQ</name>
              <description>Read this register to clear the RD_REQ interrupt (bit 5) of the IC_RAW_INTR_STAT register.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
			<!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[31:1]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
		<!-- IC_CLR_TX_ABRT:Clear TX_ABRT Interrupt Register -->							           <!-- REGISTER 22 -->
        <register>
          <name>IC_CLR_TX_ABRT</name>
          <description>Clear TX_ABRT Interrupt Register</description>
          <addressOffset>0x54</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0x01</resetMask>
		  
		  <fields>
			<!-- CLR_TX_ABRT -->
            <field>
              <name>CLR_TX_ABRT</name>
              <description>Read this register to clear the TX_ABRT interrupt (bit 6) of the C_RAW_INTR_STAT register, and the IC_TX_ABRT_SOURCE register</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
			<!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[31:1]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>	
		
		<!-- IC_CLR_RX_DONE:Clear RX_DONE Interrupt Register -->							           <!-- REGISTER 23 -->
        <register>
          <name>IC_CLR_RX_DONE</name>
          <description>Clear RX_DONE Interrupt Register</description>
          <addressOffset>0x58</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0x01</resetMask>
		  
		  <fields>
			<!-- CLR_RX_DONE -->
            <field>
              <name>CLR_RX_DONE</name>
              <description>Read this register to clear the RX_DONE interrupt (bit 7) of the IC_RAW_INTR_STAT register</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
			<!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[31:1]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>	
		
		<!-- IC_CLR_ACTIVITY:Clear ACTIVITY Interrupt Register -->							           <!-- REGISTER 24 -->
        <register>
          <name>IC_CLR_ACTIVITY</name>
          <description>Clear ACTIVITY Interrupt Register</description>
          <addressOffset>0x5C</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0x01</resetMask>
		  
		  <fields>
			<!-- CLR_ACTIVITY -->
            <field>
              <name>CLR_ACTIVITY</name>
              <description>Reading this register clears the ACTIVITY interrupt if the I2C is not active any more</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
			<!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[31:1]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>	
		
		<!-- IC_CLR_STOP_DET:Clear STOP_DET Interrupt Register -->							           <!-- REGISTER 25 -->
        <register>
          <name>IC_CLR_STOP_DET</name>
          <description>Clear STOP_DET Interrupt Register</description>
          <addressOffset>0x60</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0x01</resetMask>
		  
		  <fields>
			<!-- CLR_STOP_DET -->
            <field>
              <name>CLR_STOP_DET</name>
              <description>Read this register to clear the STOP_DET interrupt (bit 9) of the IC_RAW_INTR_STAT register.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
			<!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[31:1]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>	
		
		<!-- IC_CLR_START_DET:Clear START_DET Interrupt Register -->							           <!-- REGISTER 26 -->
        <register>
          <name>IC_CLR_START_DET</name>
          <description>Clear START_DET Interrupt Register</description>
          <addressOffset>0x64</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0x01</resetMask>
		  
		  <fields>
			<!-- CLR_START_DET -->
            <field>
              <name>CLR_START_DET</name>
              <description>Read this register to clear the START_DET interrupt (bit 10) of the IC_RAW_INTR_STAT register</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
			<!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[31:1]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
		<!-- IC_CLR_GEN_CALL:Clear GEN_CALL Interrupt Register -->							           <!-- REGISTER 27 -->
        <register>
          <name>IC_CLR_GEN_CALL</name>
          <description>Clear GEN_CALL Interrupt Register</description>
          <addressOffset>0x68</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0x01</resetMask>
		  
		  <fields>
			<!-- CLR_GEN_CALL -->
            <field>
              <name>CLR_GEN_CALL</name>
              <description>Read this register to clear the GEN_CALL interrupt (bit 11) of IC_RAW_INTR_STAT register</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
			<!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[31:1]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
		<!-- IC_ENABLE:I2C Enable Register -->							                                  <!-- REGISTER 28 -->
        <register>
          <name>IC_ENABLE</name>
          <description>Clear GEN_CALL Interrupt Register</description>
          <addressOffset>0x6C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0x01</resetMask>
		  
		  <fields>
			<!-- ENABLE -->
            <field>
              <name>EN</name>
              <description>Controls whether the DW_apb_i2c is enabled</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disables DW_apb_i2c (TX and RX FIFOs are held in an erased state)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enables DW_apb_i2c</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- ABORT -->
            <field>
              <name>ABORT</name>
              <description>When set, the controller initiates the transfer abort</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>ABORT not initiated or ABORT done</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>ABORT operation in progress</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- TX_CMD_BLOCK -->
            <field>
              <name>TX_CMD_BLOCK</name>
              <description>none</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>The transmission of data starts on I2C bus automatically, 
								as soon as the first data is available in the Tx FIFO</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Blocks the transmission of data on I2C bus even if Tx FIFO has data to transmit</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			<!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[31:3]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
		<!-- IC_STATUS:I2C Status Register -->							                                  <!-- REGISTER 29-->
        <register>
          <name>IC_STATUS</name>
          <description>I2C Status Register</description>
          <addressOffset>0x70</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000006</resetValue>
          <resetMask>0x0F</resetMask>
		  
		  <fields>
			<!-- ACTIVITY -->
            <field>
              <name>ACTIVITY</name>
              <description>I2C Activity Status</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
			
			<!-- TFNF -->
            <field>
              <name>TFNF</name>
              <description>Transmit FIFO Not Full</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Transmit FIFO is full</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Transmit FIFO is not full</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- TFE -->
            <field>
              <name>TFE</name>
              <description>Transmit FIFO Completely Empty</description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Transmit FIFO is not empty</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Transmit FIFO is empty</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- RFNE -->
            <field>
              <name>RFNE</name>
              <description>Receive FIFO Not Empty</description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Receive FIFO is not empty</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Receive FIFO is not empty</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>

		    <!-- RFF -->
            <field>
              <name>RFF</name>
              <description>Receive FIFO Completely Full</description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Receive FIFO is not full</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Receive FIFO is full</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- MST_ACTIVITY -->
            <field>
              <name>MST_ACTIVITY</name>
              <description>Master FSM Activity Status</description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Master FSM is in IDLE state so the Master part of DW_apb_i2c is not Active</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Master FSM is not in IDLE state so the Master part of DW_apb_i2c is Active</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- SLV_ACTIVITY -->
            <field>
              <name>SLV_ACTIVITY</name>
              <description>Slave FSM Activity Status</description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Slave FSM is in IDLE state so the Slave part of DW_apb_i2c is not Active</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Slave FSM is not in IDLE state so the Slave part of DW_apb_i2c is Active</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>		
				<!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[31:7]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
		<!-- IC_TXFLR:I2C Transmit FIFO Level Register -->							                       <!-- REGISTER 30 -->
        <register>
          <name>IC_TXFLR</name>
          <description>I2C Transmit FIFO Level Register</description>
          <addressOffset>0x74</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0000</resetValue>
		  <resetMask>0xF</resetMask>
         
		  
		  <fields>
			<!-- TXFLR -->
            <field>
              <name>TXFLR</name>
              <description>Contains the number of valid data entries in the transmit FIFO.</description>
              <bitRange>[3:0]</bitRange>
              <access>read-only</access>
            </field>
			<!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[31:4]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
		<!-- IC_RXFLR:I2C Receive FIFO Level Register -->							                       <!-- REGISTER 31 -->
        <register>
          <name>IC_RXFLR</name>
          <description>I2C Receive FIFO Level Register</description>
          <addressOffset>0x78</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0000</resetValue>
		  <resetMask>0xF</resetMask>
         
		  <fields>
			<!-- RXFLR -->
            <field>
              <name>RXFLR</name>
              <description>Receive FIFO Level. Contains the number of valid data entries in the receive FIFO</description>
              <bitRange>[3:0]</bitRange>
              <access>read-only</access>
            </field>
			<!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[31:4]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
		<!-- IC_SDA_HOLD:I2C SDA Hold Time Length Register -->							                       <!-- REGISTER 32 -->
        <register>
          <name>IC_SDA_HOLD</name>
          <description>I2C SDA Hold Time Length Register</description>
          <addressOffset>0x7C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0001</resetValue>
		  <resetMask>0xF</resetMask>
         
		  <fields>
			<!--IC_SDA_HOLD -->
            <field>
              <name>IC_SDA_HOLD</name>
              <description>Sets the required SDA hold time in units of ic_clk period</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
			<!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[31:16]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
		<!-- IC_TX_ABRT_SOURCE:I2C Transmit Abort Source Register -->							                   <!-- REGISTER 33 -->
        <register>
          <name>IC_TX_ABRT_SOURCE</name>
          <description>I2C Transmit Abort Source Register</description>
          <addressOffset>0x80</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
		  <resetMask>0xFFFF</resetMask>
		  
		  <fields>
			<!--ABRT_7B_ADDR_NOACK -->
            <field>
              <name>ABRT_7B_ADDR_NOACK</name>
              <description>1: Master is in 7-bit addressing mode and the address sent was not acknowledged by any slave</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--ABRT_10ADDR1_NOACK -->
            <field>
              <name>ABRT_10ADDR1_NOACK</name>
              <description>1: Master is in 10-bit address mode and the first 10-bit address byte was not acknowledged by any slave</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--ABRT_10ADDR2_NOACK -->
            <field>
              <name>ABRT_10ADDR2_NOACK</name>
              <description>1: Master is in 10-bit address mode and the second address byte of the 10-bit address was not acknowledged by any slave</description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--ABRT_TXDATA_NOACK -->
            <field>
              <name>ABRT_TXDATA_NOACK</name>
              <description>1: This is a master-mode only bit. Master has received an acknowledgement for the address, but when it sent data byte(s)
						   following the address, it did not receive an acknowledge from the remote slave(s)
			  </description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--ABRT_GCALL_NOACK -->
            <field>
              <name>ABRT_GCALL_NOACK</name>
              <description>1: DW_apb_i2c in master mode sent a General Call and no slave on the bus acknowledged the General Call
			  </description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--ABRT_GCALL_READ -->
            <field>
              <name>ABRT_GCALL_READ</name>
              <description>1: DW_apb_i2c in master mode sent a General Call but the user programmed the byte following the 
						   General Call to be a read from the bus (IC_DATA_CMD[9] is set to 1)
			  </description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--ABRT_HS_ACKDET -->
            <field>
              <name>ABRT_HS_ACKDET</name>
              <description>1: Master is in High Speed mode and the High Speed Master code was acknowledged</description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--ABRT_SBYTE_ACKDET -->
            <field>
              <name>ABRT_SBYTE_ACKDET</name>
              <description>1: Master has sent a START Byte and the START Byte was acknowledged (wrong behavior)</description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--ABRT_HS_NORSTRT -->
            <field>
              <name>ABRT_HS_NORSTRT</name>
              <description>1: The restart is disabled (IC_RESTART_EN bit (IC_CON[5]) = 0) and the user is trying to
						   use the master to transfer data in High Speed mode</description>
              <bitRange>[8:8]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--ABRT_SBYTE_NORSTRT -->
            <field>
              <name>ABRT_SBYTE_NORSTRT</name>
              <description>1: The restart is disabled (IC_RESTART_EN bit (IC_CON[5]) = 0) and the user is trying to
						   send a START Byte</description>
              <bitRange>[9:9]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--ABRT_10B_RD_NORSTRT -->
            <field>
              <name>ABRT_10B_RD_NORSTRT</name>
              <description>1: The restart is disabled (IC_RESTART_EN bit (IC_CON[5]) = 0) and the master sends a
						   read command in 10-bit addressing mode</description>
              <bitRange>[10:10]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--ABRT_MASTER_DIS -->
            <field>
              <name>ABRT_MASTER_DIS</name>
              <description>1: User tries to initiate a Master operation with the Master mode disabled</description>
              <bitRange>[11:11]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--ARB_LOST -->
            <field>
              <name>ARB_LOST</name>
              <description>1: Master has lost arbitration, or if IC_TX_ABRT_SOURCE[14] is also set, then
						   the slave transmitter has lost arbitration</description>
              <bitRange>[12:12]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--ABRT_SLVFLUSH_TXFIFO -->
            <field>
              <name>ABRT_SLVFLUSH_TXFIFO</name>
              <description>1: Slave has received a read command and some data exists in the TX FIFO so the slave
						   issues a TX_ABRT interrupt to flush old data in TX FIFO</description>
              <bitRange>[13:13]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--ABRT_SLV_ARBLOST -->
            <field>
              <name>ABRT_SLV_ARBLOST</name>
              <description>1: Slave lost the bus while transmitting data to a remote master. IC_TX_ABRT_SOURCE[12]
						   is set at the same time</description>
              <bitRange>[14:14]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--ABRT_SLVRD_INTX -->
            <field>
              <name>ABRT_SLVRD_INTX</name>
              <description>1: When the processor side responds to a slave mode request for data to be transmitted
						   to a remote master and user writes a 1 in CMD (bit 8) of IC_DATA_CMD register
			  </description>
              <bitRange>[15:15]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--ABRT_USER_ABRT -->
            <field>
              <name>ABRT_USER_ABRT</name>
              <description>This is a master-mode-only bit. Master has detected the transfer abort (IC_ENABLE[1]).
			  </description>
              <bitRange>[16:16]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--ABRT_SDA_STUCK_AT_LOW -->
            <field>
              <name>ABRT_SDA_STUCK_AT_LOW</name>
              <description>Master detects the SDA is Stuck at low for the IC_SDA_STUCK_AT_LOW_TIMEOUT value of ic_clks
			  </description>
              <bitRange>[17:17]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--ABRT_DEVICE_NOACK -->
            <field>
              <name>ABRT_DEVICE_NOACK</name>
              <description>Master initiates the DEVICE_ID transfer and the device ID sent is not acknowledged by any slave
			  </description>
              <bitRange>[18:18]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--ABRT_DEVICE_SLVADDR_NOACK -->
            <field>
              <name>ABRT_DEVICE_SLVADDR_NOACK</name>
              <description>Master is initiating the DEVICE_ID transfer and the slave address 
						   sent was not acknowledged by any slave
			  </description>
              <bitRange>[19:19]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--ABRT_DEVICE_WRITE -->
            <field>
              <name>ABRT_DEVICE_WRITE</name>
              <description>Master is initiating the DEVICE_ID transfer and the Tx-
						   FIFO consists of write commands.
			  </description>
              <bitRange>[20:20]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--TX_FLUSH_CNT -->
            <field>
              <name>TX_FLUSH_CNT</name>
              <description>This field indicates the number of Tx FIFO data commands that are flushed due to TX_ABRT interrupt
			  </description>
              <bitRange>[31:23]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
		<!-- IC_SLV_DATA_NACK_ONLY:Generate Slave Data NACK Register -->							                   <!-- REGISTER 33 -->
        <register>
          <name>IC_SLV_DATA_NACK_ONLY</name>
          <description>Generate Slave Data NACK Register</description>
          <addressOffset>0x84</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
		  <resetMask>0xFFFF</resetMask>
		  
		  <fields>
		    <!--NACK -->
            <field>
              <name>NACK</name>
              <description>Generate NACK. This NACK generation only occurs when DW_apb_i2c is a slave receiver.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
			<!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[31:1]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
	   
	
		  
		<!-- IC_DMA_CR:DMA Control Register -->							                   <!-- REGISTER 34 -->
        <register>
          <name>IC_DMA_CR</name>
          <description>DMA Control Register</description>
          <addressOffset>0x88</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
		  <resetMask>0xF</resetMask>
		  
		  <fields>
		    <!--RDMAE -->
            <field>
              <name>RDMAE</name>
              <description>Receive DMA Enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Receive DMA disabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Receive DMA enabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!--TDMAE -->
            <field>
              <name>TDMAE</name>
              <description>Transmit DMA Enable.This bit enables/disables the transmit FIFO DMA channel</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Transmit DMA disabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Transmit DMA enabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			<!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[31:2]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
		<!-- IC_DMA_TDLR:DMA Transmit Data Level Register -->							                  <!-- REGISTER 35 -->
        <register>
          <name>IC_DMA_TDLR</name>
          <description>DMA Transmit Data Level Register</description>
          <addressOffset>0x8C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
		  <resetMask>0xF</resetMask>
		  
		  <fields>
		    <!--DMATDL:Transmit Data Level -->
            <field>
              <name>DMATDL</name>
              <description>This bit field controls the level at which a DMA request is made by the transmit logic</description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
            </field>
			<!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[31:3]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
		<!--IC_DMA_RDLR:I2C Receive Data Level Register -->												<!-- REGISTER 36 -->
		<register>
          <name>IC_DMA_RDLR</name>
          <description>I2C Receive Data Level Register</description>
          <addressOffset>0x90</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
		  <resetMask>0x7</resetMask>
		  
		  <fields>
		    <!--DMATDL:Transmit Data Level -->
            <field>
              <name>DMARDL</name>
              <description>This bit field controls the level at which a DMA request is made by the receive logic</description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
            </field>
			<!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[31:3]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
		<!-- IC_SDA_SETUP:I2C SDA Setup Register -->							                   <!-- REGISTER 33 -->
        <register>
          <name>IC_SDA_SETUP</name>
          <description>I2C SDA Setup Register</description>
          <addressOffset>0x94</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
		  <resetMask>0xFFFF</resetMask>
		  
		  <fields>
		    <!--SDA_SETUP-->
            <field>
              <name>SDA_SETUP</name>
              <description>This register controls the amount of time delay (in terms of number of ic_clk clock periods)</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
			<!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[31:8]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
		<!--IC_ACK_GENERAL_CALL:I2C ACK General Call Register -->									       <!-- REGISTER 37 -->
		<register>
          <name>IC_ACK_GENERAL_CALL</name>
          <description>I2C ACK General Call Register</description>
          <addressOffset>0x98</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000001</resetValue>
		  <resetMask>0xF</resetMask>
		  
		  <fields>
		    <!--ACK_GEN_CALL:ACK General Call -->
            <field>
              <name>ACK_GEN_CALL</name>
              <description>ACK General Call</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>DW_apb_i2c does not generate General Call interrupts</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>DW_apb_i2c responds with a ACK (by asserting ic_data_oe) when it receives a General Call.</description>
                  <value>1</value>
                </enumeratedValue>
			  </enumeratedValues>
            </field>
			<!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[31:1]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		  
		<!--IC_ENABLE_STATUS:I2C Enable Status Register -->									       <!-- REGISTER 38 -->
		<register>
          <name>IC_ENABLE_STATUS</name>
          <description>I2C Enable Status Register</description>
          <addressOffset>0x9C</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
		  <resetMask>0xF</resetMask>
		  
		  <fields>
		    <!--IC_EN:ic_en Status -->
            <field>
              <name>IC_EN</name>
              <description>This bit always reflects the value driven on the output port ic_en.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>DW_apb_i2c is deemed completely inactive</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>DW_apb_i2c is deemed to be in an enabled state</description>
                  <value>1</value>
                </enumeratedValue>
			  </enumeratedValues>
            </field>
			
			<!--SLV_DISABLED_WHILE_BUSY:Slave Disabled While Busy (Transmit, Receive) -->
            <field>
              <name>SLV_DISABLED_WHILE_BUSY</name>
              <description>This bit indicates if a potential or active Slave operation has been aborted due to the setting of
							the IC_ENABLE register from 1 to 0</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>DW_apb_i2c is deemed to have been disabled when there is master activity, or when the I2C bus is idle.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>DW_apb_i2c is deemed to have forced a NACK during any part of an I2C transfer</description>
                  <value>1</value>
                </enumeratedValue>
			  </enumeratedValues>
            </field>
			
			<!--SLV_RX_DATA_LOST: Slave Received Data Lost -->
            <field>
              <name>SLV_RX_DATA_LOST</name>
              <description>Slave Received Data Lost</description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>DW_apb_i2c is deemed to have been actively engaged in an aborted I2C transfer (with matching address) and the data phase of the
							   I2C transfer has been entered, even though a data byte has been responded with a NACK</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>DW_apb_i2c is deemed to have been disabled without being actively involved in the data phase of a Slave-Receiver transfer</description>
                  <value>1</value>
                </enumeratedValue>
			  </enumeratedValues>
            </field>
			<!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[31:3]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register> 
		  
		<!--IC_FS_SPKLEN:I2C SS and FS Spike Suppression Limit Register -->									<!-- REGISTER 39 -->
		<register>
          <name>IC_FS_SPKLEN</name>
          <description>I2C SS and FS Spike Suppression Limit Register</description>
		  <alternateRegister>IC_UFM_SPKLEN</alternateRegister>
          <addressOffset>0xA0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000006</resetValue>
		  <resetMask>0x000000FF</resetMask>
		    
		  <fields>
		    <!--IC_FS_SPKLEN:ic_en Status -->
            <field>
              <name>IC_FS_SPKLEN</name>
              <description> This register sets the duration, measured in ic_clk cycles, of the longest spike in the SCL or SDA lines that are filtered out by
							the spike suppression logic</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
			<!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[31:8]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		  
		<!--IC_HS_SPKLEN:I2C HS Spike Suppression Limit Register -->									       <!-- REGISTER 40 -->
		<register>
          <name>IC_HS_SPKLEN</name>
          <description>I2C HS Spike Suppression Limit Register</description>
          <addressOffset>0xA4</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000002</resetValue>
		  <resetMask>0x000000FF</resetMask>
		    
		  <fields>
		    <!--IC_HS_SPKLEN:ic_en Status -->
            <field>
              <name>IC_HS_SPKLEN</name>
              <description> This register sets the duration, measured in ic_clk cycles, of the longest spike in the SCL or SDA lines that are filtered out by
							the spike suppression logic</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
			<!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[31:8]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
		<!--IC_CLR_RESTART_DET:Clear RESTART_DET Interrupt Register -->									       <!-- REGISTER 40 -->
		<register>
          <name>IC_CLR_RESTART_DET</name>
          <description>Clear RESTART_DET Interrupt Register</description>
          <addressOffset>0xA8</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0000</resetValue>
		    
		  <fields>
		    <!--CLR_RESTART_DET -->
            <field>
              <name>CLR_RESTART_DET</name>
              <description> Read this register to clear the RESTART_DET interrupt (bit 12) of
							the IC_RAW_INTR_STAT registe</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
			
			<!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[31:1]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
		<!--IC_COMP_PARAM_1:Component Parameter Register 1 -->									       <!-- REGISTER 41 -->
		<register>
          <name>IC_COMP_PARAM_1</name>
          <description>I2C HS Spike Suppression Limit Register</description>
          <addressOffset>0xF4</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x000909ED</resetValue>
		  
		  <fields>
		    <!--APB_DATA_WIDTH -->
            <field>
              <name>APB_DATA_WIDTH</name>
              <description>APB Data Width </description>
              <bitRange>[1:0]</bitRange>
              <access>read-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>0</name>
                  <description>8 bits</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1</name>
                  <description>16 bits</description>
                  <value>0x1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>2</name>
                  <description>32 bits</description>
                  <value>0x2</value>
                </enumeratedValue>
			  </enumeratedValues>
            </field>
			
			<!--MAX_SPEED_MODE -->
            <field>
              <name>MAX_SPEED_MODE</name>
              <description>Maximum Speed Mode</description>
              <bitRange>[3:2]</bitRange>
              <access>read-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>0</name>
                  <description>none</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1</name>
                  <description>Standard</description>
                  <value>0x1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>2</name>
                  <description>Fast</description>
                  <value>0x2</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>3</name>
                  <description>High</description>
                  <value>0x3</value>
                </enumeratedValue>
			  </enumeratedValues>
            </field>
			
			<!--HC_COUNT_VALUES -->
            <field>
              <name>HC_COUNT_VALUES</name>
              <description>Hard Code the count values</description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>0</name>
                  <description>False</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1</name>
                  <description>True</description>
                  <value>0x1</value>
                </enumeratedValue>
			  </enumeratedValues>
            </field>
			
			<!--INTR_IO -->
            <field>
              <name>INTR_IO</name>
              <description>Single Interrupt Output port </description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>0</name>
                  <description>Individual</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1</name>
                  <description>Combined</description>
                  <value>0x1</value>
                </enumeratedValue>
			  </enumeratedValues>
            </field>
			
			<!--HAS_DMA -->
            <field>
              <name>HAS_DMA</name>
              <description>DMA Handshake Interface signal</description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>0</name>
                  <description>False</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1</name>
                  <description>True</description>
                  <value>0x1</value>
                </enumeratedValue>
			  </enumeratedValues>
            </field>
			
			<!--ADD_ENCODED_PARAMS -->
            <field>
              <name>ADD_ENCODED_PARAMS</name>
              <description>Add Encoded Parameters</description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>0</name>
                  <description>False</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1</name>
                  <description>True</description>
                  <value>0x1</value>
                </enumeratedValue>
			  </enumeratedValues>
            </field>
			
			<!--RX_BUFFER_DEPTH-->
            <field>
              <name>RX_BUFFER_DEPTH</name>
              <description>Depth of receive buffer;the buffer is 8 bits wide;2 to 256</description>
              <bitRange>[15:8]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--TX_BUFFER_DEPTH-->
            <field>
              <name>TX_BUFFER_DEPTH</name>
              <description>Depth of Transmit buffer;the buffer is 8 bits wide;2 to 256</description>
              <bitRange>[23:16]</bitRange>
              <access>read-only</access>
            </field>
			<!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[31:24]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
		<!--IC_COMP_VERSION:I2C Component Version Register -->									       <!-- REGISTER 42 -->
		<register>
          <name>IC_COMP_VERSION</name>
          <description>I2C Component Version Register</description>
          <addressOffset>0xF8</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
		   
		  <fields>
			<!-- IC_COMP_VERSION -->
            <field>
              <name>IC_COMP_VERSION</name>
              <description>Signifies the component version</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
		<!--IC_COMP_TYPE:I2C Component Type Register -->									       <!-- REGISTER 43 -->
		<register>
          <name>IC_COMP_TYPE</name>
          <description>I2C Component Type Register</description>
          <addressOffset>0xFC</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
		   
		  <fields>
			<!-- IC_COMP_TYPE -->
            <field>
              <name>IC_COMP_TYPE</name>
              <description>Design ware Component Type number = 0x44_57_01_40</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
		<!--IC_SCL_STUCK_AT_LOW_TIMEOUT -->									       <!-- REGISTER 43 -->
		<register>
          <name>IC_SCL_STUCK_AT_LOW_TIMEOUT</name>
          <description>I2C SCL Stuck at Low Timeout</description>
          <addressOffset>0xAC</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0xFFFFFFFF</resetValue>
		   
		  <fields>
			<!-- IC_SCL_STUCK_LOW_TIMEOUT -->
            <field>
              <name>IC_SCL_STUCK_LOW_TIMEOUT</name>
              <description>Generates the interrupt to indicate SCL stuck at low if it
						   detects the SCL stuck at low for the IC_SCL_STUCK_LOW_TIMEOUT in units of ic_clk period</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
		<!--IC_SDA_STUCK_AT_LOW_TIMEOUT -->									       <!-- REGISTER 43 -->
		<register>
          <name>IC_SDA_STUCK_AT_LOW_TIMEOUT</name>
          <description>I2C SDA Stuck at Low Timeout</description>
          <addressOffset>0xB0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0xFFFFFFFF</resetValue>
		   
		  <fields>
			<!-- IC_SDA_STUCK_LOW_TIMEOUT -->
            <field>
              <name>IC_SDA_STUCK_LOW_TIMEOUT</name>
              <description>Initiates the recovery of SDA line , if it
						   detects the SDA stuck at low for the IC_SDA_STUCK_LOW_TIMEOUT in units of ic_clk period.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
		<!--IC_CLR_SCL_STUCK_DET -->									       <!-- REGISTER 43 -->
		<register>
          <name>IC_CLR_SCL_STUCK_DET</name>
          <description>Clear SCL Stuck at Low Detect Interrupt Register</description>
          <addressOffset>0xB4</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
		   
		  <fields>
			<!-- CLR_SCL_STUCK -->
            <field>
              <name>CLR_SCL_STUCK</name>
              <description>Read this register to clear the SCL_STUCK_DET interrupt</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
			<!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[31:1]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
		<!--IC_DEVICE_ID -->									       <!-- REGISTER 43 -->
		<register>
          <name>IC_DEVICE_ID</name>
          <description>I2C Device ID</description>
          <addressOffset>0xB8</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0</resetValue>
		   
		  <fields>
			<!-- DEVICE_ID -->
            <field>
              <name>DEVICE_ID</name>
              <description>Contains the Device-ID of the component assigned through the
						   configuration parameter</description>
              <bitRange>[23:0]</bitRange>
              <access>read-only</access>
            </field>
			<!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[31:24]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
		<!--IC_UFM_SCL_HCNT -->									       <!-- REGISTER 43 -->
		<register>
          <name>IC_UFM_SCL_HCNT</name>
          <description>Ultra-Fast mode I2C Clock High Count Register</description>
		  <alternateRegister>IC_SS_SCL_HCNT</alternateRegister>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0007</resetValue>
		  <resetMask>0xFFFF</resetMask>
		   
		  <fields>
			<!-- IC_UFM_SCL_HCNT -->
            <field>
              <name>IC_UFM_SCL_HCNT</name>
              <description>This register must be set before any I2C bus transaction can take
						   place to ensure proper I/O timing. This register sets the SCL clock
						   high-period count for Ultra-Fast speed</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
			<!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[31:16]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
		<!--IC_UFM_SCL_LCNT -->									       <!-- REGISTER 43 -->
		<register>
          <name>IC_UFM_SCL_LCNT</name>
          <description>Ultra Fast mode I2C Clock High Count Register</description>
		  <alternateRegister>IC_SS_SCL_LCNT</alternateRegister>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0007</resetValue>
		  <resetMask>0xFFFF</resetMask>
		   
		  <fields>
			<!-- IC_UFM_SCL_LCNT -->
            <field>
              <name>IC_UFM_SCL_LCNT</name>
              <description>This register must be set before any I2C bus transaction can take
						   place to ensure proper I/O timing. This register sets the SCL clock
						   low-period count for Ultra-Fast speed</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
			<!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[31:16]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
		<!--IC_UFM_SPKLEN -->									       <!-- REGISTER 43 -->
		<register>
          <name>IC_UFM_SPKLEN</name>
          <description>I2C Ultra Fast mode Spike suppression Register</description>
		  <alternateRegister>IC_FS_SPKLEN</alternateRegister>
          <addressOffset>0xA0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x2</resetValue>
		  <resetMask>0xFFFF</resetMask>
		   
		  <fields>
			<!-- IC_UFM_SPKLEN -->
            <field>
              <name>IC_UFM_SPKLEN</name>
              <description>This register is used to store the duration, measured in ic_clk cycles, 
						   of the longest spike that is filtered out by the spike suppression logic 
						   when the component is operating in Ultra-Fast mode</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
			<!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[31:8]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
		<!--IC_UFM_TBUF_CNT -->									       <!-- REGISTER 43 -->
		<register>
          <name>IC_UFM_TBUF_CNT</name>
          <description>Ultra Fast mode TBuf Idle Count Register</description>
		  <alternateRegister>IC_FS_SCL_HCNT</alternateRegister>
          <addressOffset>0x1C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0xA</resetValue>
		  <resetMask>0xFFFF</resetMask>
		   
		  <fields>
			<!-- IC_UFM_TBUF_CNT -->
            <field>
              <name>IC_UFM_SPKLEN</name>
              <description>none</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
			<!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[31:16]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
	  </registers>	
	</peripheral>
	
	<!-- I2C1 -->
    <peripheral derivedFrom ="I2C0">
      <name>I2C1</name>
      <baseAddress>0x47040000</baseAddress>
      <interrupt>
        <name>I2C1</name>
        <value>61</value>
      </interrupt>
    </peripheral>

	<!-- I2C2 -->
    <peripheral derivedFrom ="I2C0">
      <name>I2C2</name>
      <baseAddress>0x24040000</baseAddress>
      <interrupt>
        <name>I2C2</name>
        <value>13</value>
      </interrupt>
    </peripheral>
	
    <peripheral>
      <name>USART0</name>
      <version>1.0</version>
      <description>Universal Asynchronous Receiver/Transmitter is for serial communication with peripherals,
					modems and datasets</description>
      <groupName>UART</groupName>
      <baseAddress>0x44000000</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
	  <interrupt>
        <name>USART0</name>
        <value>38</value>
      </interrupt>
	<registers>  
	    <!-- DLL: Divisor Latch Low Register -->								<!-- REGISTER 1 -->
        <register>
          <name>DLL</name>
          <description>Divisor Latch Low</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <!-- DL(H): Divisor Latch(Low) -->
            <field>
              <name>DLL</name>
              <description> Lower 8-bits of a 16-bit, read/write, Divisor Latch register that contains the baud rate
							divisor for the UART.
			  </description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
			<!-- Reserved -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
			  <bitRange>[31:8]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
	    </register>
        <!-- THR: Transmit Holding Register -->								<!-- REGISTER 2 -->
        <register>
          <name>THR</name>
          <description>Transmit Holding Register</description>
		  <alternateRegister>DLL</alternateRegister>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <!-- THR: Data to be transmitted on serial output port -->
            <field>
              <name>THR</name>
              <description>Data to be transmitted on serial output port </description>
              <bitRange>[7:0]</bitRange>
              <access>write-only</access>
            </field>
			
			<!-- Reserved -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
			  <bitRange>[31:8]</bitRange>
              <access>write-only</access>
            </field>
		  </fields>
		</register>		
        <!-- RBR: Receive Buffer Register -->									<!-- REGISTER 3 -->
        <register>
          <name>RBR</name>
          <description>Receive Buffer Register</description>
		  <alternateRegister>DLL</alternateRegister>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <!-- RBR: Receive Buffer -->
            <field>
              <name>RBR</name>
              <description>Receive Buffer Field</description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
			<!-- Reserved -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
			  <bitRange>[31:8]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
        <!-- IER: Interrupt Enable Register -->										<!-- REGISTER 4 -->
        <register>
          <name>IER</name>
          <description>Interrupt Enable Register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x8F</resetMask>
		  <fields>
		    <!-- ERBFI: Enable Received Data Available Interrupt -->
            <field>
              <name>ERBFI</name>
              <description>Enable Received Data Available Interrupt</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Received Data Available Interrupt is disabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Received Data Available Interrupt is enabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			<!-- ETBEI: Enable Transmit Holding Register Empty Interrupt -->
            <field>
              <name>ETBEI</name>
              <description>Enable Transmit Holding Register Empty Interrupt</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Transmit Holding Register Empty Interrupt is disabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Transmit Holding Register Empty Interrupt is enabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			<!-- ELSI: Enable Receiver Line Status Interrupt -->
            <field>
              <name>ELSI</name>
              <description>Enable Receiver Line Status Interrupt</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Receiver Line Status Interrupt is disabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Receiver Line Status Interrupt is enabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			<!-- EDSSI: Enable Modem Status Interrupt -->
            <field>
              <name>EDSSI</name>
              <description>Enable Modem Status Interrupt</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Modem Status Interrupt is disabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Modem Status Interrupt is enabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		    <!-- PTIME: Programmable THRE Interrupt Mode Enable -->
            <field>
              <name>PTIME</name>
              <description>Programmable THRE Interrupt Mode Enable</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>generation of THRE Interrupt is disabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>generation of THRE Interrupt is enabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			<!-- Reserved -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
			  <bitRange>[31:8]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>		
		<!-- DLH: Divisor Latch High Register -->							<!-- REGISTER 5 -->
        <register>
          <name>DLH</name>
          <description>Divisor Latch High</description>
		  <alternateRegister>IER</alternateRegister>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <!-- DL(H): Divisor Latch(High) -->
            <field>
              <name>DLH</name>
              <description> Upper 8-bits of a 16-bit, read/write, Divisor Latch register that contains the baud rate
							divisor for the UART
			  </description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
			<!-- Reserved -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
			  <bitRange>[31:8]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		<!-- FCR: FIFO Control Register -->												<!-- REGISTER 6 -->
        <register>
          <name>FCR</name>
          <description>FIFO Control Register</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFF</resetMask>	
		  <fields>
		    <!-- FIFOE: FIFO Enable -->
            <field>
              <name>FIFOE</name>
              <description>This enables/disables the transmit (XMIT) and receive (RCVR) FIFOs</description>
              <bitRange>[0:0]</bitRange>
              <access>write-only</access>
            </field>
			<!-- RFIFOR: RCVR FIFO Reset -->
            <field>
              <name>RFIFOR</name>
              <description>RCVR FIFO Reset</description>
              <bitRange>[1:1]</bitRange>
              <access>write-only</access>
            </field>
			<!-- XFIFOR: XMIT FIFO Reset-->
            <field>
              <name>XFIFOR</name>
              <description>XMIT FIFO Reset</description>
              <bitRange>[2:2]</bitRange>
              <access>write-only</access>
            </field>
			<!-- DMAM: DMA Mode -->
            <field>
              <name>DMAM</name>
              <description>DMA signalling mode</description>
              <bitRange>[3:3]</bitRange>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mode0</name>
                  <description> DMA Signalling mode0</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Mode1</name>
                  <description>DMA Signalling mode1</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			<!-- TET: TX Empty Trigger -->
            <field>
              <name>TET</name>
              <description>TX Empty Trigger</description>
              <bitRange>[5:4]</bitRange>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>0</name>
                  <description> FIFO Empty</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1</name>
                  <description>2 characters in the FIFO</description>
                  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>2</name>
                  <description>FIFO 1/4 full</description>
                  <value>2</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>3</name>
                  <description>FIFO 1/2 full</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			<!-- RT: RCVR Trigger -->
            <field>
              <name>RT</name>
              <description>This is used to select the trigger level in the receiver FIFO at which
						   the Received Data Available Interrupt is generated
			  </description>
              <bitRange>[7:6]</bitRange>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>0</name>
                  <description> 1 character in the FIFO</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1</name>
                  <description>FIFO 1/4 full</description>
                  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>2</name>
                  <description>FIFO 1/2 full</description>
                  <value>2</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>3</name>
                  <description>FIFO 2 less than full</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			<!-- Reserved -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
			  <bitRange>[31:8]</bitRange>
              <access>write-only</access>
            </field>
		  </fields>
		</register>
        <!-- IIR: Interrupt Identity Register -->										<!-- REGISTER 7 -->
        <register>
          <name>IIR</name>
          <description>Interrupt Identity Register</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000001</resetValue>
          <fields>
		    <!-- IID: Interrupt ID -->
            <field>
              <name>IID</name>
              <description>Interrupt ID</description>
              <bitRange>[3:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>0000</name>
                  <description>modem status pending pending interrupt</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0001</name>
                  <description>This field indicates no interrupt pending status</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0010</name>
                  <description>Transmit Holding Register Empty pending interrupt</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0100</name>
                  <description>Received Data Available pending interrupt</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0110</name>
                  <description>Receive line status pending interrupt</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0111</name>
                  <description>Busy detect pending interrupt</description>
                  <value>7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1100</name>
                  <description>Character Timeout pending interrupt</description>
                  <value>12</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			<!-- FIFOSE: FIFOs Enabled -->
            <field>
              <name>FIFOSE</name>
              <description>This is used to indicate whether the FIFOs are enabled or
						   disabled.
			  </description>
              <bitRange>[7:6]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>FIFO is disabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>FIFO is enabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			<!-- Reserved -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
			  <bitRange>[31:8]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		<!-- LCR: Line Control Register -->											<!-- REGISTER 8 -->
        <register>
          <name>LCR</name>
          <description>Line Control Register</description>
          <addressOffset>0x0C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFF</resetMask>
		  <fields>
			<!-- DLS: Data Length Select -->
            <field>
              <name>DLS</name>
              <description>Data Length Select,This is used to select the number of data bits per character that the peripheral transmits
						   and receives
			  </description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>0</name>
                  <description> 5 bits per character </description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1</name>
                  <description>6 bits per character</description>
                  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>2</name>
                  <description>7 bits per character</description>
                  <value>2</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>3</name>
                  <description>8 bits per character</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		    <!-- STOP: Number of stop bits -->
            <field>
              <name>STOP</name>
              <description>This is used to select the number of stop bits per character that the peripheral transmits and receives</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>0</name>
                  <description> 1 stop bit per character </description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1</name>
                  <description>1.5 or 2 stop bits per character</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			<!-- PEN: Parity Enable -->
            <field>
              <name>PEN</name>
              <description>This bit is used to enable and disable parity generation and detection in transmitted and received serial character</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description> Parity disabled </description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description> Parity Enabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			<!-- EPS:Even Parity Select -->
            <field>
              <name>EPS</name>
              <description>This is used to select between even and odd parity</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Set to 0</name>
                  <description> An odd number of logic 1s is transmitted or checked</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Set to 1</name>
                  <description> An even number of logic 1s is transmitted or checked</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			<!-- Stick Parity  -->
            <field>
              <name>STICK_PARITY</name>
              <description>This bit is used to force parity value</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LOGIC0</name>
                  <description> When PEN, EPS, and Stick Parity are set to 1, the parity bit is transmitted and checked as logic 0</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LOGIC1</name>
                  <description> If PEN and Stick Parity are set to 1 and EPS is a logic 0,then parity bit is transmitted and checked as a logic 1</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			<!-- BC : Break Control-->
            <field>
              <name>BC</name>
              <description>This is used to cause a break condition to be transmitted to the receiving device</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LOGIC0</name>
                  <description> If set to 1, the serial output is forced to the spacing (logic 0) state</description>
                  <value>0</value>
                </enumeratedValue>			
              </enumeratedValues>
            </field>
			<!-- DLAB : Divisor Latch Access Bit-->
            <field>
              <name>DLAB</name>
              <description>This bit is used to enable reading and writing of the Divisor Latch register to set the baud rate of the UART</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>0</name>
                  <description> This bit must be cleared after initial baud rate set up </description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			<!-- Reserved -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
			  <bitRange>[31:8]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		<!-- MCR: Modem Control Register -->											<!-- REGISTER 9 -->
        <register>
          <name>MCR</name>
          <description>Modem Control Register</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x7F</resetMask>
		  <fields>
			<!-- DTR: Data Terminal Ready -->
            <field>
              <name>DTR</name>
              <description>This is used to directly control the Data Terminal Ready (dtr_n) output</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>0</name>
                  <description> dtr_n de-asserted (logic 1)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1</name>
                  <description>dtr_n asserted (logic 0)</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			<!-- RTS: Request to Send -->
            <field>
              <name>RTS</name>
              <description>This is used to directly control the Request to Send (rts_n) output</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
			<!-- OUT1:  -->
            <field>
              <name>OUT1</name>
              <description>This is used to directly control the user-designated Output1 (out1_n) output</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>0</name>
                  <description> out1_n de-asserted (logic 1)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1</name>
                  <description>out1_n asserted (logic 0)</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			<!-- OUT2:   -->
            <field>
              <name>OUT2</name>
              <description>This is used to directly control the user-designated Output2 (out2_n) output</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>0</name>
                  <description> out2_n de-asserted (logic 1)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1</name>
                  <description>out2_n asserted (logic 0)</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			<!-- LB: Loop Back   -->
            <field>
              <name>LB</name>
              <description>This is used to put the UART into a diagnostic mode for test purposes</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
			<!-- AFCE: Auto Flow Control Enable  -->
            <field>
              <name>AFCE</name>
              <description>This is used to directly control the user-designated Output2 (out2_n) output</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description> Auto Flow Control Mode disabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Auto Flow Control Mode enabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			<!-- SIRE: Serial Mode Enable  -->
            <field>
              <name>SIRE</name>
              <description>This is used to enable/disable the IrDA SIR Mode features</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description> IrDA SIR Mode disabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>IrDA SIR Mode enabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			<!-- Reserved -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
			  <bitRange>[31:7]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		<!-- LSR: Line Status Register -->											<!-- REGISTER 10 -->
        <register>
          <name>LSR</name>
          <description>Line Status Register</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000060</resetValue>
		  <fields>
			<!-- DR: Data Ready -->
            <field>
              <name>DR</name>
              <description>This is used to indicate that the receiver contains at least one character in the RBR or the receiver FIFO
			  </description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>No data Ready</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Data Ready</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			<!-- OE: Overrun Error  -->
            <field>
              <name>OE</name>
              <description>This is used to indicate the occurrence of an overrun error</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>no overrun error</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>overrun error</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			<!-- PE: Parity Error  -->
            <field>
              <name>PE</name>
              <description>This is used to indicate the occurrence of a parity error in the receiver 
						   if the Parity Enable (PEN) bit (LCR[3]) is set
			  </description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>no parity error</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>parity error</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			<!-- FE: Framing Error  -->
            <field>
              <name>FE</name>
              <description>This is used to indicate the occurrence of a framing error in the receiver</description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>no framing error</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>framing error</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			<!-- BI: Break Interrupt  -->
            <field>
              <name>BI</name>
              <description>his is used to indicate the detection of a break sequence on the serial input data</description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
            </field>
			<!-- THRE: Transmit Holding Register Empty  -->
            <field>
              <name>THRE</name>
              <description>Transmit Holding Register Empty bit</description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
            </field>
			<!-- TEMT: Transmitter Empty -->
            <field>
              <name>TEMT</name>
              <description>Transmitter Empty bit</description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
            </field>
			<!-- RFE: Receiver FIFO Error  -->
            <field>
              <name>RFE</name>
              <description>This is used to indicate if there is at least one parity error,framing error, or break indication in the FIFO
			  </description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>no error in RX FIFO</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>error in RX FIFO</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		    <!--ADDR RCVD:Address Received bit -->
            <field>
              <name>ADDRRCVD</name>
              <description>Address Received bit</description>
              <bitRange>[8:8]</bitRange>
              <access>read-only</access>
            </field>
			<!-- Reserved -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
			  <bitRange>[31:9]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		<!-- MSR: Modem Status Register -->											<!-- REGISTER 11 -->
        <register>
          <name>MSR</name>
          <description>Modem Status Register</description>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFF</resetMask>
		  <fields>
			<!-- DCTS: Delta Clear to Send -->
            <field>
              <name>DCTS</name>
              <description>This is used to indicate that the modem control line cts_n has changed since the last time the MSR was read
			  </description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>no change on cts_n since last read of MSR</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>change on cts_n since last read of MSR</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			<!-- DDSR: Delta Data Set Ready-->
            <field>
              <name>DDSR</name>
              <description>This is used to indicate that the modem control line dsr_n has changed since the last time the MSR was read
			  </description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>no change on dsr_n since last read of MSR</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>change on dsr_n since last read of MSR</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			<!-- TERI: Trailing Edge of Ring Indicator-->
            <field>
              <name>TERI</name>
              <description>This is used to indicate that a change on the input ri_n(from an active-low to an inactive-high state) 
						   has occurred since the last time the MSR was read
			  </description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>no change on ri_n since last read of MSR</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>change on ri_n since last read of MSR</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			<!-- DDCD: Delta Data Carrier Detect-->
            <field>
              <name>DDCD</name>
              <description>This is used to indicate that the modem control line dcd_n has 
			               changed since the last time the MSR was read
			  </description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>no change on dcd_n since last read of MSR</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>change on dcd_n since last read of MSR</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			<!-- CTS: Clear to Send -->
            <field>
              <name>CTS</name>
              <description>This is used to indicate the current state of the modem control line cts_n</description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>cts_n input is de-asserted (logic 1)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>cts_n input is asserted (logic 0)</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			<!-- DSR: Data Set Ready -->
            <field>
              <name>DSR</name>
              <description>This is used to indicate the current state of the modem control line dsr_n</description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>dsr_n input is de-asserted (logic 1)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>dsr_n input is asserted (logic 0)</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			<!-- RI: Ring Indicator -->
            <field>
              <name>RI</name>
              <description>This is used to indicate the current state of the modem control line ri_n</description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>ri_n input is de-asserted (logic 1)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>ri_n input is asserted (logic 0)</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			<!-- DCD: Data Carrier Detect -->
            <field>
              <name>DCD</name>
              <description>This is used to indicate the current state of the modem control line dcd_n</description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>dcd_n input is de-asserted (logic 1)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>dcd_n input is asserted (logic 0)</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			<!-- Reserved -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
			  <bitRange>[31:8]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		<!-- SCR: Scratch pad Register -->											<!-- REGISTER 12 -->
        <register>
          <name>SCR</name>
          <description>Scratch pad Register</description>
          <addressOffset>0x1C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFF</resetMask>
		  <fields>
			<!-- Scratch pad -->
            <field>
              <name>SCRATCH_PAD</name>
              <description>This register is for programmers to use as a temporary storage space. It has no defined purpose</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
			<!-- Reserved -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
			  <bitRange>[31:8]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		<!-- LPDLL: Low Power Divisor Latch Low Register -->								<!-- REGISTER 13 -->
        <register>
          <name>LPDLL</name>
          <description>Low Power Divisor Latch Low Register</description>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFF</resetMask>
		  <fields>
			<!-- Low Power Divisor Latch Low -->
            <field>
              <name>LOW_POWER_DLL</name>
              <description>This register makes up the lower 8-bits of a 16-bit, read/write, Low Power Divisor 
						   Latch register that contains the baud rate divisor for the UART, which must give a
						   baud rate of 115.2K
			  </description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
			<!-- Reserved -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
			  <bitRange>[31:8]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		<!-- LPDLH: Low Power Divisor Latch High Register -->								<!-- REGISTER 14 -->
        <register>
          <name>LPDLH</name>
          <description>Low Power Divisor Latch High Register</description>
          <addressOffset>0x24</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFF</resetMask>
		  <fields>
			<!-- Low Power Divisor Latch Low -->
            <field>
              <name>LOW_POWER_DLH</name>
              <description>This register makes up the upper 8-bits of a 16-bit, read/write, Low Power Divisor 
						   Latch register that contains the baud rate divisor for the UART, which must give a baud rate of 115200
			  </description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
			<!-- Reserved -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
			  <bitRange>[31:8]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
	   <!-- HDEN -->																				<!-- REGISTER 15 -->
        <register>
          <name>HDEN</name>
          <description>none</description>
          <addressOffset>0x40</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFF</resetMask>
		  <fields>
			<!-- full_duplex_mode -->
            <field>
              <name>FULL_DUPLEX_MODE</name>
              <description>none
			  </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Full duplex mode enable</description>
				  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>DISABLE</name>
                  <description>Full duplex mode disable</description>
				  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			<!-- tx_mode/rx_mode  -->
            <field>
              <name>TX_MODE_RX_MODE</name>
              <description>This signal is valid when full_duplex_mode is disabled</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>tx_mode</name>
                  <description>tx_mode</description>
				  <value>0</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>rx_mode</name>
                  <description>rx_mode</description>
				  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			<!-- Reserved -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
			  <bitRange>[31:2]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		<!-- SMCR -->																				<!-- REGISTER 16 -->
        <register>
          <name>SMCR</name>
          <description>none</description>
          <addressOffset>0x58</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFF</resetMask>
		  <fields>
			<!-- sync_mode -->
            <field>
              <name>SYNC_MODE</name>
              <description>none
			  </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>Sync mode</description>
				  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>0</name>
                  <description>Non-Sync mode</description>
				  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			<!-- mst_mode -->
            <field>
              <name>MST_MODE</name>
              <description>none
			  </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>MST mode</description>
				  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>0</name>
                  <description>Non-MST mode</description>
				  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			<!-- conti_clk_mode -->
            <field>
              <name>CONTI_CLK_MODE</name>
              <description>none
			  </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>Continuous clock mode</description>
				  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>0</name>
                  <description>Non-continuous clock mode</description>
				  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			<!-- start_stop_en -->
            <field>
              <name>START_STOP_EN</name>
              <description>none
			  </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>enable</name>
                  <description>Enable start stop</description>
				  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>disable</name>
                  <description>Disable start stop</description>
				  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			<!-- Reserved -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
			  <bitRange>[31:6]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
	    <!-- FIFO Access Register-->																				<!-- REGISTER 17 -->
        <register>
          <name>FAR</name>
          <description>none</description>
          <addressOffset>0x70</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFF</resetMask>
		  <fields>
			<!-- FIFO Access Register -->
            <field>
              <name>SYNC_MODE</name>
              <description>none
			  </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <description>FIFO access mode disabled</description>
				  <value>0</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>enable</name>
                  <description>FIFO access mode enabled</description>
				  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			<!-- Reserved -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
			  <bitRange>[31:1]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>	
   		<!-- Transmit FIFO Read -->																				<!-- REGISTER 18 -->
        <register>
          <name>TFR</name>
          <description>none</description>
          <addressOffset>0x74</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
		  <fields>
			<!-- Transmit FIFO Read -->
            <field>
              <name>TX_FIFO_RD</name>
              <description>Transmit FIFO Read
			  </description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
			<!-- Reserved -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
			  <bitRange>[31:8]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>	
		
    	<!-- Receive FIFO Write -->																				<!-- REGISTER 18 -->
        <register>
          <name>RFW</name>
          <description>none</description>
          <addressOffset>0x78</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
		  <fields>
		  
			<!-- RFWD -->
            <field>
              <name>RFWD</name>
              <description>Receive FIFO Write Data
			  </description>
              <bitRange>[7:0]</bitRange>
              <access>write-only</access>
            </field>
			
			<!-- RFPE -->
            <field>
              <name>RFPE</name>
              <description>Receive FIFO Parity Error
			  </description>
              <bitRange>[8:8]</bitRange>
              <access>write-only</access>
            </field>
			
			<!-- RFFE -->
            <field>
              <name>RFFE</name>
              <description>Receive FIFO Framing Error
			  </description>
              <bitRange>[9:9]</bitRange>
              <access>write-only</access>
            </field>
			
            <!-- Reserved -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
			  <bitRange>[31:10]</bitRange>
              <access>write-only</access>
            </field>			
		  </fields>
		</register>	
		
	    <!-- USR: UART Status Register -->											<!-- REGISTER 19 -->
        <register>
          <name>USR</name>
          <description>UART Status Register</description>
          <addressOffset>0x7C</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000006</resetValue>
		  <fields>
			<!-- BUSY : UART Busy -->
            <field>
              <name>BUSY</name>
              <description>Indicates that a serial transfer is in progress</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>UART is idle or inactive</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>UART is busy (actively transferring data)</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			<!-- TFNF : Transmit FIFO Not Full -->
            <field>
              <name>TFNF</name>
              <description>To Indicate that the transmit FIFO is not full</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Transmit FIFO is full</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Transmit FIFO is not full</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			<!-- TFE : Transmit FIFO Empty -->
            <field>
              <name>TFE</name>
              <description>To Indicate that the transmit FIFO is completely empty</description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Transmit FIFO is not empty</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Transmit FIFO is empty</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			<!-- RFNE : Receive FIFO Not Empty -->
            <field>
              <name>RFNE</name>
              <description>To Indicate that the receive FIFO contains one or more entries</description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Receive FIFO is empty</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Receive FIFO is not empty</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			<!-- RFE : Receive FIFO Full -->
            <field>
              <name>RFE</name>
              <description>To Indicate that the receive FIFO is completely full</description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Receive FIFO not full</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Receive FIFO Full</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			<!-- Reserved -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
			  <bitRange>[31:5]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		<!-- TFL: Transmit FIFO Level -->											<!-- REGISTER 20 -->
        <register>
          <name>TFL</name>
          <description>Transmit FIFO Level</description>
          <addressOffset>0x80</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
   		 <fields>
			<!-- FIFO Address Width -->
            <field>
              <name>FIFO_ADDR_WIDTH</name>
              <description>Transmit FIFO Level. This is indicates the number of data entries in the transmit FIFO.</description>
              <bitRange>[29:0]</bitRange>
              <access>read-only</access>
            </field>
			<!-- Reserved -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
			  <bitRange>[31:30]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		<!-- RFL: Receive FIFO Level -->											<!-- REGISTER 21 -->
        <register>
          <name>RFL</name>
          <description>Receive FIFO Level</description>
          <addressOffset>0x84</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
		  <fields>
			<!-- FIFO Address Width -->
            <field>
              <name>FIFO_ADDR_WIDTH</name>
              <description>Receive FIFO Level. This is indicates the number of data entries in the receive FIFO.</description>
              <bitRange>[29:0]</bitRange>
              <access>read-only</access>
            </field>
			<!-- Reserved -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
			  <bitRange>[31:30]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		<!-- SRR: Software Reset Register -->											<!-- REGISTER 22 -->
        <register>
          <name>SRR</name>
          <description>Software Reset Register</description>
          <addressOffset>0x88</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
		  <fields>
			<!-- UR -->
            <field>
              <name>UR</name>
              <description>UART Reset</description>
              <bitRange>[0:0]</bitRange>
              <access>write-only</access>
            </field>
			<!-- RFR -->
            <field>
              <name>RFR</name>
              <description>RCVR FIFO Reset</description>
              <bitRange>[1:1]</bitRange>
              <access>write-only</access>
            </field>
			<!-- XFR -->
            <field>
              <name>XFR</name>
              <description>XMIT FIFO Reset</description>
              <bitRange>[2:2]</bitRange>
              <access>write-only</access>
            </field>
			<!-- Reserved -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
			  <bitRange>[31:3]</bitRange>
              <access>write-only</access>
            </field>
		  </fields>
		</register>
		<!-- SRTS: Shadow Request to Send -->											<!-- REGISTER 23 -->
        <register>
          <name>SRTS</name>
          <description>Shadow Request to Send</description>
          <addressOffset>0x8C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
		  <resetMask>0xF</resetMask>
		  <fields>
			<!-- Shadow Request to Send -->
            <field>
              <name>SRTS</name>
              <description>Shadow Request to Send.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
			<!-- Reserved -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
			  <bitRange>[31:1]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		<!-- SBCR: Shadow Break Control Register -->											<!-- REGISTER 24 -->
        <register>
          <name>SBCR</name>
          <description>Shadow Break Control Register</description>
          <addressOffset>0x90</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
		  <resetMask>0xF</resetMask>
		  <fields>
			<!-- Shadow Break Control Register -->
            <field>
              <name>SBCR</name>
              <description>Shadow Break Control Bit</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
			<!-- Reserved -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
			  <bitRange>[31:1]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		<!-- SDMAM:Shadow DMA Mode -->											<!-- REGISTER 25 -->
        <register>
          <name>SDMAM</name>
          <description>Shadow DMA Mode</description>
          <addressOffset>0x94</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
		  <resetMask>0xF</resetMask>
		  <fields>
			<!-- Shadow DMA Mode -->
            <field>
              <name>SDMAM</name>
              <description>Shadow DMA Mode</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>MODE0</name>
                  <description>mode 0</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MODE1</name>
                  <description>mode 1</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			<!-- Reserved -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
			  <bitRange>[31:1]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		<!-- SFE:Shadow FIFO Enable -->											<!-- REGISTER 26 -->
        <register>
          <name>SFE</name>
          <description>Shadow FIFO Enable</description>
          <addressOffset>0x98</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
		  <resetMask>0xF</resetMask>
		  <fields>
			<!-- Shadow FIFO Enable -->
            <field>
              <name>SFE</name>
              <description>Shadow FIFO Enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
			<!-- Reserved -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
			  <bitRange>[31:1]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		<!-- SRT:Shadow RCVR Trigger -->											<!-- REGISTER 27 -->
        <register>
          <name>SRT</name>
          <description>Shadow RCVR Trigger</description>
          <addressOffset>0x9C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
		  <resetMask>0xF</resetMask>
		  <fields>
			<!-- Shadow RCVR Trigger -->
            <field>
              <name>SRT</name>
              <description>Shadow RCVR Trigger</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
			<!-- Reserved -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
			  <bitRange>[31:2]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		<!-- STET:Shadow TX Empty Trigger-->											<!-- REGISTER 28 -->
        <register>
          <name>STET</name>
          <description>Shadow TX Empty Trigger</description>
          <addressOffset>0xA0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
		  <resetMask>0xF</resetMask>
		  <fields>
			<!-- Shadow TX Empty Trigger -->
            <field>
              <name>STET</name>
              <description>Shadow TX Empty Trigger</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
			<!-- Reserved -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
			  <bitRange>[31:2]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		<!-- HTX: Halt transmit -->											<!-- REGISTER 29 -->
        <register>
          <name>HTX</name>
          <description>Halt Transmit</description>
          <addressOffset>0xA4</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x01</resetMask>
		  <fields>
		    <!--  Halt TX -->
            <field>
              <name>HALT_TX</name>
              <description>This register is use to halt transmissions for testing</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Halt TX disabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Halt TX enabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			<!-- Reserved -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
			  <bitRange>[31:1]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		<!-- DMASA: DMA Software Acknowledge -->								<!-- REGISTER 30 -->
        <register>
          <name>DMASA</name>
          <description>DMA Software Acknowledge</description>
          <addressOffset>0xA8</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x01</resetMask>
		  <fields>
		    <!--  DMA Software Acknowledge -->
            <field>
              <name>DMA_SOFTWARE_ACK</name>
              <description>This register is use to perform a DMA software acknowledge if a transfer needs
						   to be terminated due to an error condition
			  </description>
              <bitRange>[0:0]</bitRange>
              <access>write-only</access>
            </field>
			<!-- Reserved -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
			  <bitRange>[31:1]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		<!-- TCR:Transceiver Control Register-->								<!-- REGISTER 31 -->
        <register>
          <name>TCR</name>
          <description>Transceiver Control Register.</description>
          <addressOffset>0xAC</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
		  <fields>
		    <!--RS485 EN-->
            <field>
              <name>RS485_EN</name>
              <description>RS485 Transfer Enable.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
			<!--RE POL-->
            <field>
              <name>RE_POL</name>
              <description>Receiver Enable Polarity.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
			<!--DE POL-->
            <field>
              <name>DE_POL</name>
              <description>Driver Enable Polarity.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
			<!--XFER MODE-->
            <field>
              <name>XFER_MODE</name>
              <description>Transfer Mode.</description>
              <bitRange>[4:3]</bitRange>
              <access>read-write</access>
            </field>
			<!-- Reserved -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
			  <bitRange>[31:5]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		<!--DE_EN-->								<!-- REGISTER 32-->
        <register>
          <name>DE_EN</name>
          <description>Driver Output Enable Register.</description>
          <addressOffset>0xB0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
		  <fields>
		    <!--DE EN -->
            <field>
              <name>DE_EN</name>
              <description>DE Enable control.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
			<!-- Reserved -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
			  <bitRange>[31:1]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		<!--RE_EN-->								<!-- REGISTER 33-->
        <register>
          <name>RE_EN</name>
          <description>Receiver Output Enable Register.</description>
          <addressOffset>0xB4</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
		  <fields>
		    <!--RE EN-->
            <field>
              <name>RE_EN</name>
              <description>RE Enable control.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
			<!-- Reserved -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
			  <bitRange>[31:1]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		<!--DTE-->								<!-- REGISTER 34-->
        <register>
          <name>DTE</name>
          <description>Driver Output Enable Timing Register.</description>
          <addressOffset>0xB8</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
		  <fields>
		    <!--DE ASSERT TIME-->
            <field>
              <name>DE_ASSERT_TIME</name>
              <description>Driver enable assertion time.</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
		    <!--reserved-->
            <field>
              <name>RES</name>
              <description>reserved.</description>
              <bitRange>[15:8]</bitRange>
            </field>
		    <!--DE DE ASSERT TIME-->
        	<field>
              <name>DE_DE_ASSERT_TIME</name>
              <description>Driver enable de-assertion time.</description>
              <bitRange>[23:16]</bitRange>
              <access>read-write</access>
            </field>
            <!-- Reserved -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
			  <bitRange>[31:24]</bitRange>
              <access>read-only</access>
            </field>			
		  </fields>
		</register>
		<!--TAT-->								<!-- REGISTER 35-->
        <register>
          <name>TAT</name>
          <description>TurnAround Timing Register</description>
          <addressOffset>0xBC</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
		  <fields>
		    <!--DE RE-->
            <field>
              <name>DE_RE</name>
              <description>Driver Enable to Receiver Enable TurnAround time.</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
		    <!--RE DE-->
            <field>
              <name>RE_DE</name>
              <description>Receiver Enable to Driver Enable TurnAround time.</description>
              <bitRange>[31:16]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		<!--DLF-->								<!-- REGISTER 36-->
        <register>
          <name>DLF</name>
          <description>Divisor Latch Fraction Register.</description>
          <addressOffset>0xC0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
		  <fields>
		    <!--DLF-->
            <field>
              <name>DLF</name>
              <description>Fractional part of divisor.</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
			<!-- Reserved -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
			  <bitRange>[31:4]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		<!--RAR-->								<!-- REGISTER 37-->
        <register>
          <name>RAR</name>
          <description>Receive Address Register.</description>
          <addressOffset>0xC4</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
		  <fields>
		    <!--RAR-->
            <field>
              <name>RAR</name>
              <description>This is an address matching register during receive mode.</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
			<!-- Reserved -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
			  <bitRange>[31:8]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		<!--TAR-->								<!-- REGISTER 38-->
        <register>
          <name>TAR</name>
          <description>Transmit Address Register.</description>
          <addressOffset>0xC8</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
		  <fields>
		    <!--RAR-->
            <field>
              <name>RAR</name>
              <description>This is an address matching register during receive mode.</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
			<!-- Reserved -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
			  <bitRange>[31:8]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		<!--LCR EXT-->								<!-- REGISTER 39-->
        <register>
          <name>LCR_EXT</name>
          <description>Line Extended Control Register</description>
          <addressOffset>0xCC</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
		  <fields>
		    <!--DLS E-->
            <field>
              <name>DLS_E</name>
              <description>Extension for DLS.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
			<!--ADDR MATCH-->
            <field>
              <name>ADDR_MATCH</name>
              <description>Address Match Mode.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
			<!--SEND ADDR-->
            <field>
              <name>SEND_ADDR</name>
              <description>Send address control bit.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
		    <!--TRANSMIT MODE-->
            <field>
              <name>TRANSMIT_MODE</name>
              <description>Transmit mode control bit.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
			<!-- Reserved -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
			  <bitRange>[31:4]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		<!-- CPR:Component Parameter Register-->								<!-- REGISTER 40 -->
        <register>
          <name>CPR</name>
          <description>Component Parameter Register</description>
          <addressOffset>0xF4</addressOffset>
          <size>32</size>
          <access>read-write</access>
		  <fields>
		    <!--  APB DATA WIDTH -->
            <field>
              <name>APB_DATA_WIDTH</name>
              <description>APB data width register.</description>
              <bitRange>[1:0]</bitRange>
              <access>read-only</access>
            </field>
			<!--Reserved-->
            <field>
              <name>reserved1</name>
              <description>reserved1</description>
              <bitRange>[3:2]</bitRange>
              <access>read-only</access>
            </field>
			<!--AFCE MODE-->
            <field>
              <name>AFCE_MODE</name>
              <description>none</description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
            </field>
			<!--THRE MODE-->
            <field>
              <name>THRE_MODE</name>
              <description>none</description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
            </field>
			<!--SIR MODE-->
            <field>
              <name>SIR_MODE</name>
              <description>none</description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
            </field>
			<!--SIR LP MODE-->
            <field>
              <name>SIR_LP_MODE</name>
              <description>none</description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
            </field>
			<!--ADDITIONAL FEAT-->
            <field>
              <name>ADDITIONAL_FEAT</name>
              <description>none</description>
              <bitRange>[8:8]</bitRange>
              <access>read-only</access>
            </field>
			<!--FIFO ACCESS-->
            <field>
              <name>FIFO_ACCESS</name>
              <description>none</description>
              <bitRange>[9:9]</bitRange>
              <access>read-only</access>
            </field>
			<!--FIFO STAT-->
            <field>
              <name>FIFO_STAT</name>
			  <description>none</description>
              <bitRange>[10:10]</bitRange>
              <access>read-only</access>
            </field>
			<!--SHADOW-->
            <field>
              <name>SHADOW</name>
			  <description>none</description>
              <bitRange>[11:11]</bitRange>
              <access>read-only</access>
            </field>
			<!--UART ADD ENCODED PARAMS-->
            <field>
              <name>UART_ADD_ENCODED_PARAMS</name>
			  <description>none</description>
              <bitRange>[12:12]</bitRange>
              <access>read-only</access>
            </field>
			<!--DMA EXTRA-->
            <field>
              <name>DMA_EXTRA</name>
			  <description>none</description>
              <bitRange>[13:13]</bitRange>
              <access>read-only</access>
            </field>
			<!--Reserved1-->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[15:14]</bitRange>
              <access>read-only</access>
            </field>
			<!--FIFO MODE-->
            <field>
              <name>FIFO_MODE</name>
			  <description>none</description>
              <bitRange>[23:16]</bitRange>
              <access>read-only</access>
            </field>
			<!--Reserved2-->
            <field>
              <name>RESERVED2</name>
              <description>reserved2</description>
              <bitRange>[31:24]</bitRange>
              <access>read-only</access>
            </field>
		 </fields>
		</register>
		<!-- UCV: UART Component Version -->											<!-- REGISTER 41 -->
        <register>
          <name>UCV</name>
          <description>UART Component Version</description>
          <addressOffset>0xF8</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
		  <fields>
		    <!--  UART Component Version -->
            <field>
              <name>UART_COMP_VER</name>
              <description>ASCII value for each number in the version, followed by *</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		<!-- CTR: Component Type Register -->											<!-- REGISTER 42 -->
        <register>
          <name>CTR</name>
          <description>Component Type Register</description>
          <addressOffset>0xFC</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x44570110</resetValue>
		  <fields>
		    <!--  UART Component Version -->
            <field>
              <name>UART_COMP_VER</name>
              <description>This register contains the peripherals identification code.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
	  </registers>
    </peripheral>
		
    <peripheral derivedFrom ="USART0">
      <name>UART0</name>
      <baseAddress>0x44000100</baseAddress>
    </peripheral>
	
    <peripheral derivedFrom ="USART0">
      <name>UART1</name>
      <baseAddress>0x45020000</baseAddress>
	  <interrupt>
        <name>UART1</name>
        <value>39</value>
      </interrupt>
	</peripheral>
	
	<peripheral derivedFrom ="USART0">
      <name>ULP_UART</name>
      <baseAddress>0x24041800</baseAddress>
	  <interrupt>
        <name>ULP_UART</name>
        <value>12</value>
      </interrupt>
	</peripheral>
	
	<!-- Motor Control PWM -->
    <peripheral>
      <name>MCPWM</name>
      <version>1.0</version>
      <description>The Motor Control PWM (MCPWM) controller is used to generate a periodic pulse waveform, 
				   which is useful in motor control and power control applications</description>
      <groupName>MCPWM</groupName>
      <baseAddress>0x47070000</baseAddress>
      <size>32</size>
      <access>read-write</access>

      <addressBlock>
        <offset>0x00</offset>
        <size>0x14C</size>
        <usage>registers</usage>
      </addressBlock>

      <interrupt>
        <name>MCPWM</name>
        <value>48</value>
      </interrupt>

      <registers>
      <!-- PWM_INTR_STS: PWM Interrupt Status Register -->									<!-- REGISTER 1 -->
        <register>
          <name>PWM_INTR_STS</name>
          <description>PWM Interrupt Status Register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
           

          <fields>
            <!-- rise_pwm_time_period_match_intr_ch0 -->
            <field>
              <name>RISE_PWM_TIME_PERIOD_MATCH_INTR_CH0</name>
              <description>This time base interrupt for 0th channel without considering postscaler</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
			
			<!-- pwm_time_prd_match_intr_ch0 -->
            <field>
              <name>PWM_TIME_PRD_MATCH_INTR_CH0</name>
              <description>This time base interrupt for 0th channel, which considers postscaler value</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
            </field>
			
			<!-- flt_A_intr -->
            <field>
              <name>FLT_A_INTR</name>
              <description>When the fault A pin is driven low, this interrupt is raised.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
            </field>
			
			<!-- flt_B_intr -->
            <field>
              <name>FLT_B_INTR</name>
              <description>When the fault B pin is driven low, this interrupt is raised.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
            </field>
			
			<!-- rise_pwm_time_period_match_intr_ch1 -->
            <field>
              <name>RISE_PWM_TIME_PERIOD_MATCH_INTR_CH1</name>
              <description>This time base interrupt for 1st channel without considering postscaler value</description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
            </field>
			
			<!-- pwm_time_prd_match_intr_ch1 -->
            <field>
              <name>PWM_TIME_PRD_MATCH_INTR_CH1</name>
              <description>This time base interrupt for 1st channel, which considers postscaler value.</description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
            </field>
			
			<!-- rise_pwm_time_period_match_intr_ch2 -->
            <field>
              <name>RISE_PWM_TIME_PERIOD_MATCH_INTR_CH2</name>
              <description>This time base interrupt for 2nd channel without considering postscaler value.</description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
            </field>
			
			<!-- pwm_time_prd_match_intr_ch2 -->
            <field>
              <name>PWM_TIME_PRD_MATCH_INTR_CH2</name>
              <description>This time base interrupt for 2nd channel, which considers postscaler value</description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
            </field>
			
			<!-- rise_pwm_time_period_match_intr_ch3 -->
            <field>
              <name>RISE_PWM_TIME_PERIOD_MATCH_INTR_CH3</name>
              <description>This time base interrupt for 3rd channel without considering postscaler value.</description>
              <bitRange>[8:8]</bitRange>
              <access>read-only</access>
            </field>
			
			<!-- pwm_time_prd_match_intr_ch3 -->
            <field>
              <name>PWM_TIME_PRD_MATCH_INTR_CH3</name>
              <description>This time base interrupt for 3rd channel, which considers postscaler value.</description>
              <bitRange>[9:9]</bitRange>
              <access>read-only</access>
            </field>
			<!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[31:11]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
						
	  <!-- PWM_INTR_UNMASK : PWM Interrupt Unmask Register -->									            <!-- REGISTER 2 -->
		<register>
          <name>PWM_INTR_UNMASK</name>
          <description> PWM Interrupt Unmask Register </description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFF</resetMask>
		  
		  <fields>
			<!-- pwm_intr_unmask-->
            <field>
              <name>PWM_INTR_UNMASK</name>
              <description>NONE</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
			<!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[31:16]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
	  <!-- PWM_INTR_MASK : PWM Interrupt mask Register -->									            <!-- REGISTER 3 -->
		<register>
          <name>PWM_INTR_MASK</name>
          <description> PWM Interrupt mask Register </description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFF</resetMask>
		  
		  <fields>
			<!-- pwm_intr_unmask-->
            <field>
              <name>PWM_INTR_UNMASK</name>
              <description>NONE</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
			<!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[31:16]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
			
	  <!-- PWM_INTR_ACK : PWM Interrupt Acknowledgement Register -->									<!-- REGISTER 4 -->
		<register>
          <name>PWM_INTR_ACK</name>
          <description> PWM Interrupt Acknowledgement Register </description>
          <addressOffset>0x0C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFF</resetMask>
		
		  <fields>
		    <!-- rise_pwm_time_period_match_ch0_ack-->
            <field>
              <name>RISE_PWM_TIME_PERIOD_MATCH_CH0_ACK</name>
              <description>NONE</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>No effect.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>PWM time period match interrupt for 0th channel will be cleared.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- pwm_time_prd_match_intr_ch0_ack-->
            <field>
              <name>PWM_TIME_PRD_MATCH_INTR_CH0_ACK</name>
              <description>NONE</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>No effect</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>pwm time period match interrupt for 0th channel will be cleared</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- flt_A_intr_ack-->
            <field>
              <name>FLT_A_INTR_ACK</name>
              <description>NONE</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>No effect</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>pwm faultA interrupt will be cleared</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- flt_B_intr_ack-->
            <field>
              <name>FLT_B_INTR_ACK</name>
              <description>NONE</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>No effect</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>pwm faultB interrupt will be cleared.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- rise_pwm_time_period_match_ch1_ack-->
            <field>
              <name>RISE_PWM_TIME_PERIOD_MATCH_CH1_ACK</name>
              <description>NONE</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>No effect</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>pwm time period match interrupt for 1st channel will be cleared</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- pwm_time_prd_match_intr_ch1_ack-->
            <field>
              <name>PWM_TIME_PRD_MATCH_INTR_CH1_ACK</name>
              <description>NONE</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>No effect</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>pwm time period match interrupt for 1st channel will be cleared.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- rise_pwm_time_period_match_ch2_ack-->
            <field>
              <name>RISE_PWM_TIME_PERIOD_MATCH_CH2_ACK</name>
              <description>NONE</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>No effect</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>pwm time period match interrupt for 2nd channel will be cleared</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- pwm_time_prd_match_intr_ch2_ack-->
            <field>
              <name>PWM_TIME_PRD_MATCH_INTR_CH2_ACK</name>
              <description>NONE</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>No effect</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>pwm time period match interrupt for 2nd channel will be cleared.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- rise_pwm_time_period_match_ch3_ack-->
            <field>
              <name>RISE_PWM_TIME_PERIOD_MATCH_CH3_ACK</name>
              <description>NONE</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>No effect</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>pwm time period match interrupt for 3rd channel will be cleared</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!--pwm_time_prd_match_intr_ch3_ack-->
            <field>
              <name>PWM_TIME_PRD_MATCH_INTR_CH3_ACK</name>
              <description>NONE</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>No effect</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>pwm time period match interrupt for 3rd channel will be cleared</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[31:10]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
          

      <!-- PWM_TIME_PRD_WR_REG_CH0  -->									                               <!-- REGISTER 5 -->
		<register>
          <name>PWM_TIME_PRD_WR_REG_CH0</name>
          <description>NONE</description>
          <addressOffset>0x28</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFF</resetMask>
		  
		  <fields>
			<!-- pwm_time_prd_reg_wr_value_ch0-->
            <field>
              <name>WR_VALUE_CH0</name>
              <description>Value to update the base timer period register of channel 0</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
			<!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[31:16]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
			
	  <!-- PWM_TIME_PRD_CNTR_WR_REG_ch0  -->									                        <!-- REGISTER 6 -->
		<register>
          <name>PWM_TIME_PRD_CNTR_WR_REG_CH0</name>
          <description>NONE</description>
          <addressOffset>0x2C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFF</resetMask>
		  
		  <fields>
			<!--pwm_time_prd_cntr_wr_reg_ch0-->
            <field>
              <name>WR_REG_CH0</name>
              <description>To update the base time counter initial value for channel 0</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
			<!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[31:16]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
	  <!-- PWM_TIME_PRD_PARAM_REG_ch0 -->									                          <!-- REGISTER 7 -->
		<register>
          <name>PWM_TIME_PRD_PARAM_REG_CH0</name>
          <description>NONE</description>
          <addressOffset>0x30</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFF</resetMask>
		
		  <fields>
		    <!-- tmr_opearating_mode_ch0-->
            <field>
              <name>TMR_OPEARATING_MODE_CH0</name>
              <description>Base timer operating mode for channel0</description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FREE_RUNNING</name>
                  <description>free running mode</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SINGLE_EVENT</name>
                  <description>single event mode</description>
                  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>DOWN_COUNT</name>
                  <description>down count mode</description>
                  <value>2</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>NONE</name>
                  <description>none</description>
                  <value>3</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>UP_DOWN</name>
                  <description>up/down mode</description>
                  <value>4</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>UP_DOWN_DOUBLE</name>
                  <description>up/down mode with interrupts for double PWM updates</description>
                  <value>5</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>NONE1</name>
                  <description>none</description>
                  <value>6</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>NONE2</name>
                  <description>none</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			
			<!-- Pwm_time_prd_pre_scalar_value_ch0-->
            <field>
              <name>PWM_TIME_PRD_PRE_SCALAR_VALUE_CH0</name>
              <description>Base timer input clock pre scale select value for channel0.</description>
              <bitRange>[6:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1X_INPUT_CLOCK</name>
                  <description>1x input clock period</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>2X_INPUT_CLOCK</name>
                  <description>2x input clock period</description>
                  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>4X_INPUT_CLOCK</name>
                  <description>4x input clock period</description>
                  <value>2</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>16X_INPUT_CLOCK</name>
                  <description>16x input clock period</description>
                  <value>3</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>32X_INPUT_CLOCK</name>
                  <description>32x input clock period</description>
                  <value>4</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>NONE1</name>
                  <description>none</description>
                  <value>5</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>64X_INPUT_CLOCK</name>
                  <description>64x input clock period</description>
                  <value>6</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>NONE2</name>
                  <description>none</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			
			<!-- pwm_time_prd_post_scalar_value_ch0-->
            <field>
              <name>PWM_TIME_PRD_POST_SCALAR_VALUE_CH0</name>
              <description>Time base output post scale bits for channel0</description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>POST_SCALE1</name>
                  <description>0000  1 to 1 post scale</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>POST_SCALE2</name>
                  <description>0001  1 to 2</description>
                  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>POST_SCALE3</name>
                  <description>0010  1 to 3</description>
                  <value>2</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>POST_SCALE4</name>
                  <description>0011  1 to 4</description>
                  <value>3</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>POST_SCALE5</name>
                  <description>0100  1 to 5</description>
                  <value>4</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>POST_SCALE6</name>
                  <description>0101  1 to 6</description>
                  <value>5</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>POST_SCALE7</name>
                  <description>0110  1 to 7</description>
                  <value>6</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>POST_SCALE8</name>
                  <description>0111  1 to 8</description>
                  <value>7</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>POST_SCALE9</name>
                  <description>1000  1 to 9</description>
                  <value>8</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>POST_SCALE10</name>
                  <description>1001  1 to 10</description>
                  <value>9</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>POST_SCALE11</name>
                  <description>1010  1 to 11</description>
                  <value>10</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>POST_SCALE12</name>
                  <description>1011  1:12</description>
                  <value>11</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>POST_SCALE13</name>
                  <description>1100  1:13</description>
                  <value>12</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>POST_SCALE14</name>
                  <description>1101  1 to 14</description>
                  <value>13</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>POST_SCALE15</name>
                  <description>1110  1 to 15</description>
                  <value>14</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>POST_SCALE16</name>
                  <description>1111  1 to 16</description>
                  <value>15</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			<!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[31:12]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
	  <!-- PWM_TIME_PRD_CTRL_REG_ch0-->									                         <!-- REGISTER 8 -->
		<register>
          <name>PWM_TIME_PRD_CTRL_REG_CH0</name>
          <description>NONE</description>
          <addressOffset>0x34</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x7</resetMask>
			
		  <fields>
			<!--pwm_time_prd_cntr_rst_frm_reg-->
            <field>
              <name>RST_FRM_REG</name>
              <description>Time period counter soft reset</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--pwm_time_base_en_frm_reg_ch0-->
            <field>
              <name>EN_FRM_REG_CH0</name>
              <description>Base timer enable for channnel0</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>tiemr is disabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>timer is enabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!--pwm_sft_rst-->
            <field>
              <name>PWM_SFT_RST</name>
              <description>MC PWM soft reset</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
			<!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[31:3]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
			
	  <!-- PWM_TIME_PRD_STS_REG_ch0-->									                             <!-- REGISTER 9 -->
		<register>
          <name>PWM_TIME_PRD_STS_REG_CH0</name>
          <description>NONE</description>
          <addressOffset>0x38</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x1</resetMask>
			
		  <fields>
			<!--pwm_time_prd_dir_sts_ch0-->
            <field>
              <name>DIR_STS_CH0</name>
              <description>Time period counter direction status for channel0</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>	
			<!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[31:1]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
			
	  <!-- PWM_TIME_PRD_CNTR_VALUE_ch0-->									                          <!-- REGISTER 10 -->
		<register>
          <name>PWM_TIME_PRD_CNTR_VALUE_CH0</name>
          <description>NONE</description>
          <addressOffset>0x3C</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFF</resetMask>
			
		  <fields>
			<!--pwm_time_prd_cntr_value_ch0-->
            <field>
              <name>CNTR_VALUE_CH0</name>
              <description>Time period counter current value for channel0</description>
              <bitRange>[15:0]</bitRange>
              <access>read-only</access>
            </field>	
			<!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[31:16]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
			
	  <!-- PWM_DUTYCYCLE_CTRL_SET_REG-->									                          <!-- REGISTER 11 -->
		<register>
          <name>PWM_DT_CTRL_SET_REG</name>
          <description>NONE</description>
          <addressOffset>0x50</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000000F</resetValue>
          <resetMask>0xFFFF</resetMask>
			
		  <fields>
			<!--imdt_dutycycle_update_en-->
            <field>
              <name>IMDT_DT_UPDATE_EN</name>
              <description>Enable to update the duty cycle immediately</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>	
			
			<!--dutycycle_update_disable-->
            <field>
              <name>DT_UPDATE_DISABLE</name>
              <description>Duty cycle register updation disable. There is a separate bit for each channel</description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
            </field>
			<!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[31:8]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
			
	  <!-- PWM_DUTYCYCLE_CTRL_RESET_REG-->									                          <!-- REGISTER 12 -->
		<register>
          <name>PWM_DT_CTRL_RESET_REG</name>
          <description>NONE</description>
          <addressOffset>0x54</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000000F</resetValue>
          <resetMask>0xFFFF</resetMask>
			
		  <fields>
			<!--imdt_dutycycle_update_en-->
            <field>
              <name>IMDT_DT_UPDATE_EN</name>
              <description>Enable to update the duty cycle immediately</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>	
			
			<!--dutycycle_update_disable-->
            <field>
              <name>DT_UPDATE_DISABLE</name>
              <description>Duty cycle register updation disable. There is a separate bit for each channel.</description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
            </field>
			<!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[31:8]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
	  <!-- PWM_DUTYCYCLE_REG_WIRE_VALUE_0-->									                          <!-- REGISTER 13 -->
		<register>
		  <dim>4</dim>
		  <dimIncrement>0x4</dimIncrement>
		  <dimIndex>0-3</dimIndex>
          <name>DUTYCYCLE[%s]</name>
          <description>NONE</description>
          <addressOffset>0x58</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFF</resetMask>
			
		  <fields>
			<!--pwm_dutycycle_reg_wr_value_ch0-->
            <field>
              <name>PWM_DC_REG_WR_VALUE_CH0</name>
              <description>Duty cycle value for channel0</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>	
			<!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[31:16]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
	  
			
	  <!-- PWM_DEADTIME_CTRL_SET_REG-->									                              <!-- REGISTER 17 -->
		<register>
          <name>PWM_DEADTIME_CTRL_SET_REG</name>
          <description>NONE</description>
          <addressOffset>0x78</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFF</resetMask>
				
		  <fields>
			<!--deadtime_select_active-->
            <field>
              <name>DEADTIME_SELECT_ACTIVE</name>
              <description>Dead time select bits for PWM going active</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
			   <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>means use counter A</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>means use counter B</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>	
			
		    <!--deadtime_select_inactive-->
            <field>
              <name>DEADTIME_SELECT_INACTIVE</name>
              <description>Dead time select bits for PWM going inactive</description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
			   <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>means use counter A</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>means use counter B</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>	
			
			<!--deadtime_disable_frm_reg-->
            <field>
              <name>DEADTIME_DISABLE_FRM_REG</name>
              <description>Dead time counter soft reset for each channel.</description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
            </field>	
			<!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[31:12]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>	
			
	  <!-- PWM_DEADTIME_CTRL_RESET_REG-->									                              <!-- REGISTER 18 -->
		<register>
          <name>PWM_DEADTIME_CTRL_RESET_REG</name>
          <description>NONE</description>
          <addressOffset>0x7C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFF</resetMask>
				
		  <fields>
			<!--deadtime_select_active-->
            <field>
              <name>DEADTIME_SELECT_ACTIVE</name>
              <description>Dead time select bits for PWM going active</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
			   <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>means use counter A</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>means use counter B</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>	
			
		    <!--deadtime_select_inactive-->
            <field>
              <name>DEADTIME_SELECT_INACTIVE</name>
              <description>Dead time select bits for PWM going inactive</description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
			   <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>means use counter A</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>means use counter B</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>	
			
			<!--deadtime_disable_frm_reg-->
            <field>
              <name>DEADTIME_DISABLE_FRM_REG</name>
              <description>Dead time counter soft reset for each channel.</description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
            </field>	
			<!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[31:12]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>		
			
	  <!-- PWM_DEADTIME_PRESCALE_SELECT_A-->									                          <!-- REGISTER 19 -->
		<register>
          <name>PWM_DEADTIME_PRESCALE_SELECT_A</name>
          <description>NONE</description>
          <addressOffset>0x80</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xF</resetMask>
				
		  <fields>
			<!--deadtime_prescale_select_A-->
            <field>
              <name>DEADTIME_PRESCALE_SELECT_A</name>
              <description>Dead time prescale selection bits for unit A.</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
			   <enumeratedValues>
                <enumeratedValue>
                  <name>00</name>
                  <description>clock period for dead time unit A is 1x input clock period</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>01</name>
                  <description>clock period for dead time unit A is 2x input clock period</description>
                  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>10</name>
                  <description>means clock period for dead time unit A is 4x input clock period</description>
                  <value>2</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>11</name>
                  <description>clock period for dead time unit A is 8x input clock period</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>	
			<!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[31:4]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
			
	  <!-- PWM_DEADTIME_PRESCALE_SELECT_B-->									                          <!-- REGISTER 20-->
		<register>
          <name>PWM_DEADTIME_PRESCALE_SELECT_B</name>
          <description>NONE</description>
          <addressOffset>0x84</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xF</resetMask>
				
		  <fields>
			<!--deadtime_prescale_select_B-->
            <field>
              <name>DEADTIME_PRESCALE_SELECT_B</name>
              <description>Dead time prescale selection bits for unit B</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
			   <enumeratedValues>
                <enumeratedValue>
                  <name>00</name>
                  <description>clock period for dead time unit B is 1x input clock period</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>01</name>
                  <description>clock period for dead time unit B is 2x input clock period</description>
                  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>10</name>
                  <description>means clock period for dead time unit B is 4x input clock period</description>
                  <value>2</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>11</name>
                  <description>clock period for dead time unit B is 8x input clock period</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			<!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[31:4]</bitRange>
              <access>read-only</access>
            </field>			
		  </fields>
		</register>
			
	  <!-- DEADTIME : deadtime -->									                                     <!-- REGISTER 21 -->
		<cluster>
	      <dim>4</dim>
		  <dimIncrement>0x4</dimIncrement>
		  <dimIndex>0,1,2,3</dimIndex>
          <name>DEADTIME[%s]</name>
		  <addressOffset>0x88</addressOffset>
		  
		<register>
          <name>PWM_DEADTIME_A_0</name>
          <description>NONE</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x3F</resetMask>	
		  
		  <fields>
		    <!--deadtime_A_ch0-->
            <field>
              <name>DEADTIME_A_CH0</name>
              <description>Dead time A value to load into dead time counter A of channel0</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>	
			<!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[31:6]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		  
		 
	  <!-- PWM_DEADTIME_B_0-->									                                       <!-- REGISTER 22 -->
		<register>
          <name>PWM_DEADTIME_B_0</name>
          <description>NONE</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x3F</resetMask>	
		  
		  <fields>
		    <!--deadtime_B_ch0-->
            <field>
              <name>DEADTIME_B_CH0</name>
              <description>Dead time B value to load into deadtime counter B of channel0</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>	
			<!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[31:6]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
	  </cluster>
              
      <!-- PWM_OP_OVERRIDE_CTRL_SET_REG-->									                        <!-- REGISTER 29 -->
		<register>
          <name>PWM_OP_OVERRIDE_CTRL_SET_REG</name>
          <description>NONE</description>
          <addressOffset>0xC8</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x1</resetMask>	
		  
		  <fields>
		    <!--op_override_sync-->
            <field>
              <name>OP_OVERRIDE_SYNC</name>
              <description>Output override is synced with pwm time period depending on operating mode</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>	
			<!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[31:1]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>         
                 
	  <!-- PWM_OP_OVERRIDE_CTRL_RESET_REG-->									                        <!-- REGISTER 30 -->
		<register>
          <name>PWM_OP_OVERRIDE_CTRL_RESET_REG</name>
          <description>NONE</description>
          <addressOffset>0xCC</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFF</resetMask>	
		  
		  <fields>
		    <!--op_override_sync-->
            <field>
              <name>OP_OVERRIDE_SYNC</name>
              <description>Output override is synced with pwm time period depending on operating mode</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>	
			<!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[31:1]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>         

	  <!-- PWM_OP_OVERRIDE_ENABLE_SET_REG-->									                        <!-- REGISTER 31 -->
		<register>
          <name>PWM_OP_OVERRIDE_ENABLE_SET_REG</name>
          <description>NONE</description>
          <addressOffset>0xD0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFF</resetMask>	
		  
		  <fields>
		    <!--pwm_op_override_enable_reg-->
            <field>
              <name>PWM_OP_OVERRIDE_ENABLE_REG</name>
              <description>Pwm output over ride enable</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>L0</name>
                  <description>0 bit for L0</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L1</name>
                  <description>1 bit for L1</description>
                  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>L2</name>
                  <description>2 bit for L2</description>
                  <value>2</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>L3</name>
                  <description>3 bit for L3</description>
                  <value>3</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>L4</name>
                  <description>4 bit for H0</description>
                  <value>4</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>L5</name>
                  <description>5 bit for H1</description>
                  <value>5</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>L6</name>
                  <description>6 bit for H2</description>
                  <value>6</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>L7</name>
                  <description>7 bit for H3</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			<!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[31:8]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>      

	  <!-- PWM_OP_OVERRIDE_ENABLE_RESET_REG-->									                        <!-- REGISTER 32 -->
		<register>
          <name>PWM_OP_OVERRIDE_ENABLE_RESET_REG</name>
          <description>NONE</description>
          <addressOffset>0xD4</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFF</resetMask>	
		  
		  <fields>
		    <!--pwm_op_override_enable_reg-->
            <field>
              <name>PWM_OP_OVERRIDE_ENABLE_REG</name>
              <description>Pwm output over ride enable</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>L0</name>
                  <description>0 bit for L0</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L1</name>
                  <description>1 bit for L1</description>
                  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>L2</name>
                  <description>2 bit for L2</description>
                  <value>2</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>L3</name>
                  <description>3 bit for L3</description>
                  <value>3</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>L4</name>
                  <description>4 bit for H0</description>
                  <value>4</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>L5</name>
                  <description>5 bit for H1</description>
                  <value>5</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>L6</name>
                  <description>6 bit for H2</description>
                  <value>6</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>L7</name>
                  <description>7 bit for H3</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>	
			<!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[31:8]</bitRange>
              <access>read-write</access>
            </field>		
		  </fields>
		</register>      

	
	  <!-- PWM_OP_OVERRIDE_VALUE_SET_REG-->									                        <!-- REGISTER 33 -->
		<register>
          <name>PWM_OP_OVERRIDE_VALUE_SET_REG</name>
          <description>NONE</description>
          <addressOffset>0xD8</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFF</resetMask>	
		  
		  <fields>
		    <!--op_override_value-->
            <field>
              <name>OP_OVERRIDE_VALUE</name>
              <description>Pwm output over ride value.</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>L0</name>
                  <description>0 bit for L0</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L1</name>
                  <description>1 bit for L1</description>
                  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>L2</name>
                  <description>2 bit for L2</description>
                  <value>2</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>L3</name>
                  <description>3 bit for L3</description>
                  <value>3</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>L4</name>
                  <description>4 bit for H0</description>
                  <value>4</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>L5</name>
                  <description>5 bit for H1</description>
                  <value>5</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>L6</name>
                  <description>6 bit for H2</description>
                  <value>6</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>L7</name>
                  <description>7 bit for H3</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>	
			<!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[31:8]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>      

	  <!-- PWM_OP_OVERRIDE_VALUE_RESET_REG-->									                        <!-- REGISTER 34 -->
		<register>
          <name>PWM_OP_OVERRIDE_VALUE_RESET_REG</name>
          <description>NONE</description>
          <addressOffset>0xDC</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFF</resetMask>	
		  
		  <fields>
		    <!--op_override_value-->
            <field>
              <name>OP_OVERRIDE_VALUE</name>
              <description>Pwm output over ride value.</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>L0</name>
                  <description>0 bit for L0</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L1</name>
                  <description>1 bit for L1</description>
                  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>L2</name>
                  <description>2 bit for L2</description>
                  <value>2</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>L3</name>
                  <description>3 bit for L3</description>
                  <value>3</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>L4</name>
                  <description>4 bit for H0</description>
                  <value>4</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>L5</name>
                  <description>5 bit for H1</description>
                  <value>5</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>L6</name>
                  <description>6 bit for H2</description>
                  <value>6</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>L7</name>
                  <description>7 bit for H3</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>	
			<!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[31:8]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>      
	
	  <!-- PWM_FLT_OVERRIDE_CTRL_SET_REG -->									                        <!-- REGISTER 35 -->
		<register>
          <name>PWM_FLT_OVERRIDE_CTRL_SET_REG</name>
          <description>NONE</description>
          <addressOffset>0xE0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFF</resetMask>	

		  <fields>
		    <!--flt_A_mode-->
            <field>
              <name>FLT_A_MODE</name>
              <description>Fault A mode</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
			    <enumeratedValue>
                  <name>Disable</name>
                  <description>latched mode</description>
                  <value>0</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>Enable</name>
                  <description>cycle by cycle by mode</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>	

			<field>
              <name>FLT_B_MODE</name>
              <description>Fault B mode</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
			    <enumeratedValue>
                  <name>Disable</name>
                  <description>latched mode</description>
                  <value>0</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>Enable</name>
                  <description>cycle by cycle by mode</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>	

			<field>
              <name>OP_POLARITY_H</name>
              <description>Ouput polarity for high (H3, H2, H1, H0) side signals</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
			    <enumeratedValue>
                  <name>Disable</name>
                  <description>means active low mode</description>
                  <value>0</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>Enable</name>
                  <description>means active high mode</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>	
		
			<field>
              <name>OP_POLARITY_L</name>
              <description>Ouput polarity for low (L3, L2, L1, L0) side signals.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
			    <enumeratedValue>
                  <name>Disable</name>
                  <description>means active low mode</description>
                  <value>0</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>Enable</name>
                  <description>means active high mode</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>	
			
			<field>
              <name>FLT_A_ENABLE</name>
              <description>Fault A enable. Separate enable bit is present for channel</description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
            </field>	
			
			<field>
              <name>FLT_B_ENABLE</name>
              <description>Fault B enable. Separate enable bit is present for channel</description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
            </field>	
			
			<field>
              <name>complementary_mode</name>
              <description>PWM I/O pair mode</description>
              <bitRange>[15:12]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
			    <enumeratedValue>
                  <name>Disable</name>
                  <description>PWM I/O pin pair is in the independent output mode</description>
                  <value>0</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>Enable</name>
                  <description>PWM I/O pin pair is in the complementary output mode</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  </fields>
		</register>      
			
	  <!-- PWM_FLT_OVERRIDE_CTRL_RESET_REG-->									                        <!-- REGISTER 36 -->
		<register>
          <name>PWM_FLT_OVERRIDE_CTRL_RESET_REG</name>
          <description>NONE</description>
          <addressOffset>0xE4</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFF</resetMask>	

		  <fields>
		    <!--flt_A_mode-->
            <field>
              <name>FLT_A_MODE</name>
              <description>Fault B mode</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
			    <enumeratedValue>
                  <name>Disable</name>
                  <description>latched mode</description>
                  <value>0</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>Enable</name>
                  <description>cycle by cycle by mode</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>	

			<field>
              <name>FLT_B_MODE</name>
              <description>Fault B mode</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
			    <enumeratedValue>
                  <name>Disable</name>
                  <description>latched mode</description>
                  <value>0</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>Enable</name>
                  <description>cycle by cycle by mode</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>	

			<field>
              <name>OP_POLARITY_H</name>
              <description>Ouput polarity for high (H3, H2, H1, H0) side signals</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
			    <enumeratedValue>
                  <name>Disable</name>
                  <description>means active low mode</description>
                  <value>0</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>Enable</name>
                  <description>means active high mode</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>	
		
			<field>
              <name>OP_POLARITY_L</name>
              <description>Ouput polarity for low (L3, L2, L1, L0) side signals.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
			    <enumeratedValue>
                  <name>Disable</name>
                  <description>means active low mode</description>
                  <value>0</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>Enable</name>
                  <description>means active high mode</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>	
			
			<field>
              <name>FLT_A_ENABLE</name>
              <description>Fault A enable. Separate enable bit is present for channel</description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
            </field>	
			
			<field>
              <name>FLT_B_ENABLE</name>
              <description>Fault B enable. Separate enable bit is present for channel</description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
            </field>	
			
			<field>
              <name>COMPLEMENTARY_MODE</name>
              <description>PWM I/O pair mode</description>
              <bitRange>[15:12]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
			    <enumeratedValue>
                  <name>Disable</name>
                  <description>PWM I/O pin pair is in the independent output mode</description>
                  <value>0</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>Enable</name>
                  <description>PWM I/O pin pair is in the complementary output mode</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  </fields>
		</register>      
			
	 <!-- PWM_FLT_A_OVERRIDE_VALUE_REG-->									                        <!-- REGISTER 37 -->
		<register>
          <name>PWM_FLT_A_OVERRIDE_VALUE_REG</name>
          <description>Fault input A PWM override value</description>
          <addressOffset>0xE8</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFF</resetMask>	
		  
		  <fields>
		    <!--pwm_flt_A_override_value_reg-->
            <field>
              <name>PWM_FLT_A_OVERRIDE_VALUE_L0</name>
              <description>0 bit for L0</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>inactive_A_L0</name>
                  <description>0 means PWM output pin is driven inactive on an external fault input A event</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>active_A_L0</name>
                  <description>1 means PWM output pin is driven active on an external fault input A event.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>	
		  
			<!--pwm_flt_A_override_value_reg-->
            <field>
              <name>PWM_FLT_A_OVERRIDE_VALUE_L1</name>
              <description>1 bit for L1</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>inactive_A_L1</name>
                  <description>0 means PWM output pin is driven inactive on an external fault input A event</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>active_A_L1</name>
                  <description>1 means PWM output pin is driven active on an external fault input A event.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>	
			
			<!--pwm_flt_A_override_value_reg-->
            <field>
              <name>PWM_FLT_A_OVERRIDE_VALUE_L2</name>
              <description>2 bit for L2</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>inactive_A_L2</name>
                  <description>0 means PWM output pin is driven inactive on an external fault input A event</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>active_A_L2</name>
                  <description>1 means PWM output pin is driven active on an external fault input A event.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>	
			
			<!--pwm_flt_A_override_value_reg-->
            <field>
              <name>PWM_FLT_A_OVERRIDE_VALUE_L3</name>
              <description>3 bit for L3</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>inactive_A_L3</name>
                  <description>0 means PWM output pin is driven inactive on an external fault input A event</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>active_A_L3</name>
                  <description>1 means PWM output pin is driven active on an external fault input A event.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>	
			
			<!--pwm_flt_A_override_value_reg-->
            <field>
              <name>PWM_FLT_A_OVERRIDE_VALUE_H0</name>
              <description>4 bit for H0</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>inactive_A_H0</name>
                  <description>0 means PWM output pin is driven inactive on an external fault input A event</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>active_A_H0</name>
                  <description>1 means PWM output pin is driven active on an external fault input A event.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>	
			
			<!--pwm_flt_A_override_value_reg-->
            <field>
              <name>PWM_FLT_A_OVERRIDE_VALUE_H1</name>
              <description>5 bit for H1</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>inactive_A_H1</name>
                  <description>0 means PWM output pin is driven inactive on an external fault input A event</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>active_A_H1</name>
                  <description>1 means PWM output pin is driven active on an external fault input A event.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>	
			
			<!--pwm_flt_A_override_value_reg-->
            <field>
              <name>PWM_FLT_A_OVERRIDE_VALUE_H2</name>
              <description>6 bit for H2</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>inactive_A_H2</name>
                  <description>0 means PWM output pin is driven inactive on an external fault input A event</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>active_A_H2</name>
                  <description>1 means PWM output pin is driven active on an external fault input A event.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>	
			
			<!--pwm_flt_A_override_value_reg-->
            <field>
              <name>PWM_FLT_A_OVERRIDE_VALUE_REG_H3</name>
              <description>7 bit for H3</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>inactive_A_H3</name>
                  <description>0 means PWM output pin is driven inactive on an external fault input A event</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>active_A_H3</name>
                  <description>1 means PWM output pin is driven active on an external fault input A event.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>	
		  </fields>
		</register>      	
			
	  <!-- PWM_FLT_B_OVERRIDE_VALUE_REG-->									                        <!-- REGISTER 38 -->
		<register>
          <name>PWM_FLT_B_OVERRIDE_VALUE_REG</name>
          <description>Fault input B PWM override value</description>
          <addressOffset>0xEC</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFF</resetMask>	
		  
		  <fields>
		    <!--pwm_flt_B_override_value_reg-->
            <field>
              <name>PWM_FLT_B_OVERRIDE_VALUE_L0</name>
              <description>0 bit for L0 </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>inactive_B_L0</name>
                  <description>0 means PWM output pin is driven inactive on an external fault input B event</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>active_B_L0</name>
                  <description>1 means PWM output pin is driven active on an external fault input B event.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>	
		  
			<!--pwm_flt_B_override_value_reg-->
            <field>
              <name>PWM_FLT_B_OVERRIDE_VALUE_L1</name>
              <description>1 bit for L1</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>inactive_B_L1</name>
                  <description>0 means PWM output pin is driven inactive on an external fault input A event</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>active_B_L1</name>
                  <description>1 means PWM output pin is driven active on an external fault input A event.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>	
			
			<!--pwm_flt_B_override_value_reg-->
            <field>
              <name>PWM_FLT_B_OVERRIDE_VALUE_L2</name>
              <description>2 bit for L2</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>inactive_B_L2</name>
                  <description>0 means PWM output pin is driven inactive on an external fault input A event</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>active_B_L2</name>
                  <description>1 means PWM output pin is driven active on an external fault input A event.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>	
			
			<!--pwm_flt_B_override_value_reg-->
            <field>
              <name>PWM_FLT_B_OVERRIDE_VALUE_L3</name>
              <description>3 bit for L3</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>inactive_B_L3</name>
                  <description>0 means PWM output pin is driven inactive on an external fault input A event</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>active_B_L3</name>
                  <description>1 means PWM output pin is driven active on an external fault input A event.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>	
			
			<!--pwm_flt_B_override_value_reg-->
            <field>
              <name>PWM_FLT_B_OVERRIDE_VALUE_H0</name>
              <description>4 bit for H0</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>inactive_B_H0</name>
                  <description>0 means PWM output pin is driven inactive on an external fault input A event</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>active_B_H0</name>
                  <description>1 means PWM output pin is driven active on an external fault input A event.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>	
			
			<!--pwm_flt_B_override_value_reg-->
            <field>
              <name>PWM_FLT_B_OVERRIDE_VALUE_H1</name>
              <description>5 bit for H1</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>inactive_B_H1</name>
                  <description>0 means PWM output pin is driven inactive on an external fault input A event</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>active_B_H1</name>
                  <description>1 means PWM output pin is driven active on an external fault input A event.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>	
			
			<!--pwm_flt_B_override_value_reg-->
            <field>
              <name>PWM_FLT_B_OVERRIDE_VALUE_H2</name>
              <description>6 bit for H2</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>inactive_B_H2</name>
                  <description>0 means PWM output pin is driven inactive on an external fault input A event</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>active_B_H2</name>
                  <description>1 means PWM output pin is driven active on an external fault input A event.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>	
			
			<!--pwm_flt_B_override_value_reg-->
            <field>
              <name>PWM_FLT_B_OVERRIDE_VALUE_H3</name>
              <description>7 bit for H3</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>inactive_B_H3</name>
                  <description>0 means PWM output pin is driven inactive on an external fault input A event</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>active_B_H3</name>
                  <description>1 means PWM output pin is driven active on an external fault input A event.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>	
		  </fields>
		</register>      	
			
	  <!-- PWM_SVT_CTRL_SET_REG-->									                        <!-- REGISTER 39 -->
		<register>
          <name>PWM_SVT_CTRL_SET_REG</name>
          <description>NONE</description>
          <addressOffset>0xF0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x3</resetMask>		
               
          <fields>
		    <!--svt_enable_frm_reg-->
            <field>
              <name>SVT_ENABLE_FRM</name>
              <description>Special event trigger enable. This is used to enable generation special event trigger</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>	

			<!--svt_direction_frm_reg-->
            <field>
              <name>SVT_DIRECTION_FRM</name>
              <description>Special event trigger for time base direction</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>COUNTING_UP</name>
                  <description>A special event trigger will occur when PWM time base is counting up</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>COUNTING_DOWN</name>
                  <description>A special event trigger will occur when PWM time base is counting down</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  </fields>
		</register>      
             
      <!-- PWM_SVT_CTRL_RESET_REG-->									                        <!-- REGISTER 40-->
		<register>
          <name>PWM_SVT_CTRL_RESET_REG</name>
          <description>NONE</description>
          <addressOffset>0xF4</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x3</resetMask>		
               
          <fields>
		    <!--svt_enable_frm_reg-->
            <field>
              <name>SVT_ENABLE_FRM</name>
              <description>Special event trigger enable. This is used to enable generation special event trigger</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>	

			<!--svt_direction_frm_reg-->
            <field>
              <name>SVT_DIRECTION_FRM</name>
              <description>Special event trigger for time base direction</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>COUNTING_UP</name>
                  <description>A special event trigger will occur when PWM time base is counting up</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>COUNTING_DOWN</name>
                  <description>A special event trigger will occur when PWM time base is counting down</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  </fields>
		</register>      
                    
      <!-- PWM_SVT_PARAM_REG-->									                        <!--REGISTER 41 -->
		<register>
          <name>PWM_SVT_PARAM_REG</name>
          <description>NONE</description>
          <addressOffset>0xF8</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xF</resetMask>		
               
          <fields>
		    <!--svt_enable_frm_reg-->
            <field>
              <name>SVT_ENABLE_FRM</name>
              <description>Special event trigger enable. This is used to enable generation special event trigger</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>         
               
	  <!-- PWM_SVT_COMPARE_VALUE_REG-->									                        <!-- REGISTER 42 -->
		<register>
          <name>PWM_SVT_COMPARE_VALUE_REG</name>
          <description>NONE</description>
          <addressOffset>0xFC</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFF</resetMask>		
               
          <fields>
		    <!--pwm_svt_compare_value-->
            <field>
              <name>PWM_SVT_COMPARE_VALUE</name>
              <description>Special event compare value. This is used to compare with pwm time period counter to generate special event trigger</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>	
		  </fields>
		</register>          
		      
      <!-- PWM_TIME_PRD_WR_REG_ch1-->									                        <!-- REGISTER 43 -->
		<register>
          <name>PWM_TIME_PRD_WR_REG_CH1</name>
          <description>NONE</description>
          <addressOffset>0x100</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFF</resetMask>		
               
          <fields>
		    <!--pwm_time_prd_reg_wr_value_ch1-->
            <field>
              <name>WR_VALUE_CH1</name>
              <description>Value to update the base timer period register of channel 1</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>	
		  </fields>
		</register>            
                
	  <!-- PWM_TIME_PRD_CNTR_WR_REG_ch1-->									                        <!-- REGISTER 44 -->
		<register>
          <name>PWM_TIME_PRD_CNTR_WR_REG_CH1</name>
          <description>NONE</description>
          <addressOffset>0x104</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFF</resetMask>		
               
          <fields>
		    <!--pwm_time_prd_cntr_wr_reg_ch1-->
            <field>
              <name>WR_REG_CH1</name>
              <description>To update the base time counter initial value for channel 1</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>	
		  </fields>
		</register>   

	  <!-- PWM_TIME_PRD_PARAM_REG_ch1 -->									            <!-- REGISTER 45 -->
		<register>
          <name>PWM_TIME_PRD_PARAM_REG_CH1</name>
          <description>NONE</description>
          <addressOffset>0x108</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFF</resetMask>
		
		  <fields>
		    <!-- tmr_opearating_mode_ch1-->
            <field>
              <name>TMR_OPEARATING_MODE_CH1</name>
              <description>Base timer operating mode for channel1</description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FREE_RUNNING</name>
                  <description>free running mode</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SINGLE_EVENT</name>
                  <description>single event mode</description>
                  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>DOWN_COUNT</name>
                  <description>down count mode</description>
                  <value>2</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>NONE</name>
                  <description>none</description>
                  <value>3</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>UP_DOWN</name>
                  <description>up/down mode</description>
                  <value>4</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>UP_DOWN_DOUBLE</name>
                  <description>up/dowm mode with interrupts for double PWM updates</description>
                  <value>5</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>NONE1</name>
                  <description>none</description>
                  <value>6</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>NONE2</name>
                  <description>none</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			
			<!-- Pwm_time_prd_pre_scalar_value_ch1-->
            <field>
              <name>PRE_SCALAR_VALUE_CH1</name>
              <description>Base timer input clock prescale select value for channel1.</description>
              <bitRange>[6:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1X_INPUT_CLOCK</name>
                  <description>1x input clock period</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>2X_INPUT_CLOCK</name>
                  <description>2x input clock period</description>
                  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>4X_INPUT_CLOCK</name>
                  <description>4x input clock period</description>
                  <value>2</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>16X_INPUT_CLOCK</name>
                  <description>16x input clock period</description>
                  <value>3</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>32X_INPUT_CLOCK</name>
                  <description>32x input clock period</description>
                  <value>4</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>NONE1</name>
                  <description>none</description>
                  <value>5</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>64X_INPUT_CLOCK</name>
                  <description>64x input clock period</description>
                  <value>6</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>NONE2</name>
                  <description>none</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
						
			<!-- pwm_time_prd_post_scalar_value_ch1-->
            <field>
              <name>POST_SCALAR_VALUE_CH1</name>
              <description>Time base output post scale bits for channel1</description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>POST_SCALE_1</name>
                  <description>0000  1:1 post scale</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>POST_SCALE_2</name>
                  <description>0001  1:2</description>
                  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>POST_SCALE_3</name>
                  <description>0010  1:3</description>
                  <value>2</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>POST_SCALE_4</name>
                  <description>0011  1:4</description>
                  <value>3</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>POST_SCALE_5</name>
                  <description>0100  1:5</description>
                  <value>4</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>POST_SCALE_6</name>
                  <description>0101  1:6</description>
                  <value>5</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>POST_SCALE_7</name>
                  <description>0110  1:7</description>
                  <value>6</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>POST_SCALE_8</name>
                  <description>0111  1:8</description>
                  <value>7</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>POST_SCALE_9</name>
                  <description>1000  1:9</description>
                  <value>8</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>POST_SCALE_10</name>
                  <description>1001  1:10</description>
                  <value>9</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>POST_SCALE_11</name>
                  <description>1010  1:11</description>
                  <value>10</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>POST_SCALE_12</name>
                  <description>1011  1:12</description>
                  <value>11</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>POST_SCALE_13</name>
                  <description>1100  1:13</description>
                  <value>12</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>POST_SCALE_14</name>
                  <description>1101  1:14</description>
                  <value>13</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>POST_SCALE_15</name>
                  <description>1110  1:15</description>
                  <value>14</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>POST_SCALE_16</name>
                  <description>1111  1:16</description>
                  <value>15</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>			
		  </fields>
		</register>	

	  <!-- PWM_TIME_PRD_CTRL_REG_ch1 -->									            <!-- REGISTER 46 -->
		<register>
          <name>PWM_TIME_PRD_CTRL_REG_CH1</name>
          <description>NONE</description>
          <addressOffset>0x10C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x7</resetMask>

		  <fields>
		    <!--pwm_time_prd_cntr_rst_frm_reg-->
            <field>
              <name>CNTR_RST_FRM</name>
              <description>Time period counter soft reset</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>

			<!--pwm_time_base_en_frm_reg_ch1-->
            <field>
              <name>EN_FRM_CH1</name>
              <description>Base timer enable for channnel1</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <description>timer is disabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <description>timer is enabled</description>
                  <value>1</value>
                </enumeratedValue>
			  </enumeratedValues>
            </field>

		    <!--pwm_sft_rst-->
            <field>
              <name>PWM_SFT_RST</name>
              <description>MC PWM soft reset</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>	

	  <!-- PWM_TIME_PRD_STS_REG_ch1 -->									            <!--REGISTER 47-->
		<register>
          <name>PWM_TIME_PRD_STS_REG_CH1</name>
          <description>NONE</description>
          <addressOffset>0x110</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x1</resetMask>

		  <fields>
		    <!--pwm_time_prd_dir_sts_ch1-->
            <field>
              <name>DIR_STS_CH1</name>
              <description>Time period counter direction status for channel1.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>downword</name>
                  <description>downward</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>upword</name>
                  <description>upward</description>
                  <value>1</value>
                </enumeratedValue>
			  </enumeratedValues>
            </field>
		  </fields>
		</register>

	  <!-- PWM_TIME_PRD_CNTR_VALUE_ch1 -->									            <!--REGISTER 48-->
		<register>
          <name>PWM_TIME_PRD_CNTR_VALUE_CH1</name>
          <description>NONE</description>
          <addressOffset>0x114</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFF</resetMask>

		  <fields>
		    <!--pwm_time_prd_cntr_value_ch1-->
            <field>
              <name>PWM_TIME_PRD_CNTR_VALUE_CH1</name>
              <description>Time period counter current value for channel1</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>

	  <!-- PWM_TIME_PRD_WR_REG_ch2 -->									                          <!--REGISTER 49-->
		<register>
          <name>PWM_TIME_PRD_WR_REG_CH2</name>
          <description>NONE</description>
          <addressOffset>0x118</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFF</resetMask>

		  <fields>
		    <!--pwm_time_prd_reg_wr_value_ch2-->
            <field>
              <name>WR_VALUE_CH2</name>
              <description>Value to update the base timer period register of channel 2</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
		<!-- PWM_TIME_PRD_WR_REG_ch2 -->									            <!--REGISTER 50-->
		<register>
          <name>PWM_TIME_PRD_CNTR_WR_REG_CH2</name>
          <description>NONE</description>
          <addressOffset>0x11C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFF</resetMask>

		  <fields>
		    <!--pwm_time_prd_cntr_wr_reg_ch2-->
            <field>
              <name>CNTR_WR_REG_CH2</name>
              <description>To update the base time counter initial value for channel 2</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>

	  <!-- PWM_TIME_PRD_PARAM_REG_ch2 -->									            <!--REGISTER 51-->
		<register>
          <name>PWM_TIME_PRD_PARAM_REG_CH2</name>
          <description>NONE</description>
          <addressOffset>0x120</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFF</resetMask>
		
		  <fields>
		    <!-- tmr_opearating_mode_ch2-->
            <field>
              <name>TMR_OPEARATING_MODE_CH2</name>
              <description>Base timer operating mode for channel2</description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FREE_RUNNING</name>
                  <description>free running mode</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SINGLE_EVENT</name>
                  <description>single event mode</description>
                  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>DOWN_COUNT</name>
                  <description>down count mode</description>
                  <value>2</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>NONE</name>
                  <description>none</description>
                  <value>3</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>UP_DOWN</name>
                  <description>up/down mode</description>
                  <value>4</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>UP_DOWN_DOUBLE</name>
                  <description>up/down mode with interrupts for double PWM updates</description>
                  <value>5</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>NONE1</name>
                  <description>none</description>
                  <value>6</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>NONE2</name>
                  <description>none</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- Pwm_time_prd_pre_scalar_value_ch2-->
            <field>
              <name>PRE_SCALAR_VALUE_CH2</name>
              <description>Base timer input clock pre scale select value for channel2.</description>
              <bitRange>[6:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1X_INPUT_CLOCK</name>
                  <description>1x input clock period</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>2X_INPUT_CLOCK</name>
                  <description>2x input clock period</description>
                  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>4X_INPUT_CLOCK</name>
                  <description>4x input clock period</description>
                  <value>2</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>16X_INPUT_CLOCK</name>
                  <description>16x input clock period</description>
                  <value>3</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>32X_INPUT_CLOCK</name>
                  <description>32x input clock period</description>
                  <value>4</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>NONE</name>
                  <description>none</description>
                  <value>5</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>64X_INPUT_CLOCK</name>
                  <description>64x input clock period</description>
                  <value>6</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>NONE1</name>
                  <description>none</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		
			
			<!-- pwm_time_prd_post_scalar_value_ch2-->
            <field>
              <name>POST_SCALAR_VALUE_CH2</name>
              <description>Time base output post scale bits for channel2</description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>POST_SCALE1</name>
                  <description>0000  1:1 post scale</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>POST_SCALE2</name>
                  <description>0001  1:2</description>
                  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>POST_SCALE3</name>
                  <description>0010  1:3</description>
                  <value>2</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>POST_SCALE4</name>
                  <description>0011  1:4</description>
                  <value>3</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>POST_SCALE5</name>
                  <description>0100  1:5</description>
                  <value>4</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>POST_SCALE6</name>
                  <description>0101  1:6</description>
                  <value>5</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>POST_SCALE7</name>
                  <description>0110  1:7</description>
                  <value>6</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>POST_SCALE8</name>
                  <description>0111  1:8</description>
                  <value>7</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>POST_SCALE9</name>
                  <description>1000  1:9</description>
                  <value>8</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>POST_SCALE10</name>
                  <description>1001  1:10</description>
                  <value>9</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>POST_SCALE11</name>
                  <description>1010  1:11</description>
                  <value>10</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>POST_SCALE12</name>
                  <description>1011  1:12</description>
                  <value>11</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>POST_SCALE13</name>
                  <description>1100  1:13</description>
                  <value>12</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>POST_SCALE14</name>
                  <description>1101  1:14</description>
                  <value>13</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>POST_SCALE15</name>
                  <description>1110  1:15</description>
                  <value>14</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>POST_SCALE16</name>
                  <description>1111  1:16</description>
                  <value>15</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  </fields>
		</register>	

	  <!-- PWM_TIME_PRD_CTRL_REG_ch2 -->									            <!--REGISTER 52-->
		<register>
          <name>PWM_TIME_PRD_CTRL_REG_CH2</name>
          <description>NONE</description>
          <addressOffset>0x124</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x7</resetMask>

		  <fields>
		    <!--pwm_time_prd_cntr_rst_frm_reg-->
            <field>
              <name>PWM_TIME_PRD_CNTR_RST_FRM</name>
              <description>Time period counter soft reset</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>

			<!--pwm_time_base_en_frm_reg_ch2-->
            <field>
              <name>EN_FRM_CH2</name>
              <description>Base timer enable for channnel2</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <description>timer is disabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <description>timer is enabled</description>
                  <value>1</value>
                </enumeratedValue>
			  </enumeratedValues>
            </field>

		    <!--pwm_sft_rst-->
            <field>
              <name>PWM_SFT_RST</name>
              <description>MC PWM soft reset</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>	

	  <!-- PWM_TIME_PRD_STS_REG_ch2 -->									            <!--REGISTER 53-->
		<register>
          <name>PWM_TIME_PRD_STS_REG_CH2</name>
          <description>NONE</description>
          <addressOffset>0x128</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x1</resetMask>

		  <fields>
		    <!--pwm_time_prd_dir_sts_ch2-->
            <field>
              <name>DIR_STS_CH2</name>
              <description>Time period counter direction status for channel2.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>downward</name>
                  <description>downward</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>upward</name>
                  <description>upward</description>
                  <value>1</value>
                </enumeratedValue>
			  </enumeratedValues>
            </field>
		  </fields>
		</register>

	  <!--PWM_TIME_PRD_CNTR_VALUE_ch2 -->									            <!--REGISTER 54-->
		<register>
          <name>PWM_TIME_PRD_CNTR_VALUE_CH2</name>
          <description>NONE</description>
          <addressOffset>0x12C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x1</resetMask>

		  <fields>
		    <!--pwm_time_prd_cntr_value_ch2-->
            <field>
              <name>CNTR_VALUE_CH2</name>
              <description>Time period counter current value for channel3</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>

	  <!--PWM_TIME_PRD_WR_REG_ch3 -->									            <!--REGISTER 55-->
		<register>
          <name>PWM_TIME_PRD_WR_REG_CH3</name>
          <description>NONE</description>
          <addressOffset>0x130</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFF</resetMask>

		  <fields>
		    <!--pwm_time_prd_reg_wr_value_ch3-->
            <field>
              <name>WR_VALUE_CH3</name>
              <description>To update the base time counter initial value for channel 3</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
	  <!--PWM_TIME_PRD_CNTR_WR_REG_ch3-->									                             <!--REGISTER 56-->
		<register>
          <name>PWM_TIME_PRD_CNTR_WR_REG_CH3</name>
          <description>NONE</description>
          <addressOffset>0x134</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFF</resetMask>

		  <fields>
		    <!--pwm_time_prd_reg_wr_value_ch3-->
            <field>
              <name>WR_VALUE_CH3</name>
              <description>Value to update the base timer period register of channel 3</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
	  <!-- PWM_TIME_PRD_PARAM_REG_ch3 -->									            <!--REGISTER 57-->
		<register>
          <name>PWM_TIME_PRD_PARAM_REG_CH3</name>
          <description>NONE</description>
          <addressOffset>0x138</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFF</resetMask>
		
		  <fields>
		    <!-- tmr_opearating_mode_ch3-->
            <field>
              <name>TMR_OPEARATING_MODE_CH3</name>
              <description>Base timer operating mode for channel3</description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FREE_RUNNING</name>
                  <description>free running mode</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SINGLE_EVENT</name>
                  <description>single event mode</description>
                  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>DOWN_COUNT</name>
                  <description>down count mode</description>
                  <value>2</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>NONE</name>
                  <description>none</description>
                  <value>3</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>UP_DOWN</name>
                  <description>up/down mode</description>
                  <value>4</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>UP_DOWN_DOUBLE</name>
                  <description>up/down mode with interrupts for double PWM updates</description>
                  <value>5</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>NONE1</name>
                  <description>none</description>
                  <value>6</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>NONE2</name>
                  <description>none</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			
			<!-- Pwm_time_prd_pre_scalar_value_ch3-->
            <field>
              <name>PRE_SCALAR_VALUE_CH3</name>
              <description>Base timer input clock pre scale select value for channel2.</description>
              <bitRange>[6:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1X_INPUT_CLOCK</name>
                  <description>1x input clock period</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>2X_INPUT_CLOCK</name>
                  <description>2x input clock period</description>
                  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>4X_INPUT_CLOCK</name>
                  <description>4x input clock period</description>
                  <value>2</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>16X_INPUT_CLOCK</name>
                  <description>16x input clock period</description>
                  <value>3</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>32X_INPUT_CLOCK</name>
                  <description>32x input clock period</description>
                  <value>4</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>NONE</name>
                  <description>none</description>
                  <value>5</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>64X_INPUT_CLOCK</name>
                  <description>64x input clock period</description>
                  <value>6</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>NONE2</name>
                  <description>none</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			
			<!-- pwm_time_prd_post_scalar_value_ch3-->
            <field>
              <name>POST_SCALAR_VALUE_CH3</name>
              <description>Time base output post scale bits for channel3</description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>POST_SCALE1</name>
                  <description>0000  1:1 post scale</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>POST_SCALE2</name>
                  <description>0001  1:2</description>
                  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>POST_SCALE3</name>
                  <description>0010  1:3</description>
                  <value>2</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>POST_SCALE4</name>
                  <description>0011  1:4</description>
                  <value>3</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>POST_SCALE5</name>
                  <description>0100  1:5</description>
                  <value>4</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>POST_SCALE6</name>
                  <description>0101  1:6</description>
                  <value>5</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>POST_SCALE7</name>
                  <description>0110  1:7</description>
                  <value>6</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>POST_SCALE8</name>
                  <description>0111  1:8</description>
                  <value>7</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>POST_SCALE9</name>
                  <description>1000  1:9</description>
                  <value>8</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>POST_SCALE10</name>
                  <description>1001  1:10</description>
                  <value>9</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>POST_SCALE11</name>
                  <description>1010  1:11</description>
                  <value>10</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>POST_SCALE12</name>
                  <description>1011  1:12</description>
                  <value>11</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>POST_SCALE13</name>
                  <description>1100  1:13</description>
                  <value>12</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>POST_SCALE14</name>
                  <description>1101  1:14</description>
                  <value>13</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>POST_SCALE15</name>
                  <description>1110  1:15</description>
                  <value>14</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>POST_SCALE16</name>
                  <description>1111  1:16</description>
                  <value>15</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  </fields>
		</register>	

	  <!-- PWM_TIME_PRD_CTRL_REG_ch3 -->									            <!--REGISTER 58-->
		<register>
          <name>PWM_TIME_PRD_CTRL_REG_CH3</name>
          <description>NONE</description>
          <addressOffset>0x13C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x7</resetMask>

		  <fields>
		    <!--pwm_time_prd_cntr_rst_frm_reg-->
            <field>
              <name>PWM_TIME_PRD_CNTR_RST_FRM</name>
              <description>Time period counter soft reset</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>

			<!--pwm_time_base_en_frm_reg_ch3-->
            <field>
              <name>EN_FRM_CH3</name>
              <description>Base timer enable for channnel3</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <description>timer is disabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <description>timer is enabled</description>
                  <value>1</value>
                </enumeratedValue>
			  </enumeratedValues>
            </field>

		    <!--pwm_sft_rst-->
            <field>
              <name>PWM_SFT_RST</name>
              <description>MC PWM soft reset</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>	

	  <!-- PWM_TIME_PRD_STS_REG_ch3 -->									            <!--REGISTER 59-->
		<register>
          <name>PWM_TIME_PRD_STS_REG_CH3</name>
          <description>NONE</description>
          <addressOffset>0x140</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x1</resetMask>

		  <fields>
		    <!--pwm_time_prd_dir_sts_ch3-->
            <field>
              <name>DIR_STS_CH3</name>
              <description>Time period counter direction status for channel3.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>downword</name>
                  <description>downward</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>upward</name>
                  <description>upward</description>
                  <value>1</value>
                </enumeratedValue>
			  </enumeratedValues>
            </field>
		  </fields>
		</register>

	  <!-- PWM_TIME_PRD_CNTR_VALUE_ch3 -->									            <!--REGISTER 60-->
		<register>
          <name>PWM_TIME_PRD_CNTR_VALUE_CH3</name>
          <description>NONE</description>
          <addressOffset>0x144</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x1</resetMask>

		  <fields>
		    <!--pwm_time_prd_cntr_value_ch3-->
            <field>
              <name>CNTR_VALUE_CH3</name>
              <description>Time period counter current value for channe3</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>

	  <!-- PWM_TIME_PRD_COMMON_REG -->									            <!--REGISTER 61-->
		<register>
          <name>PWM_TIME_PRD_COMMON_REG</name>
          <description>NONE</description>
          <addressOffset>0x148</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x1</resetMask>

		  <fields>
		    <!--pwm_time_prd_use_0th_timer_only-->
            <field>
              <name>USE_0TH_TIMER_ONLY</name>
              <description>Instead of use four base timers for four channels, use only one base timer for all channels.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>ONE_FOR_ONE_CHANNEL</name>
                  <description>one base timer for each channel</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ONE_FOR_ALL_CHANNEL</name>
                  <description>only one base timer for all channels</description>
                  <value>1</value>
                </enumeratedValue>
			  </enumeratedValues>
            </field>

			<!--pwm_time_prd_common_timer_value-->
            <field>
              <name>PWM_TIME_PRD_COMMON_TIMER_VALUE</name>
              <description>Base timers select to generate special event trigger</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--use_ext_timer_trig_frm_reg-->
            <field>
              <name>USE_EXT_TIMER_TRIG_FRM_REG</name>
              <description>Enable to use external trigger for base time counter increment or decrement.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
	  </registers>
	</peripheral>
	
	
	 <!-- MICRO_DMA  -->
    <peripheral>
      <name>UDMA0</name>
      <version>1.0</version>
      <description>DMA Performs data transfers along with Addresses and control information</description>
      <groupName>UDMA</groupName>
      <baseAddress>0x44030000</baseAddress>
      <size>32</size>
      <access>read-write</access>

      <addressBlock>
        <offset>0</offset>
        <size>0x82C</size>
        <usage>registers</usage>
      </addressBlock>

      <interrupt>
        <name>UDMA0</name>
        <value>33</value>
      </interrupt>

      <registers>
       <!--Dma_status: UDMA Status Register -->									<!-- REGISTER 1 -->
        <register>
          <name>DMA_STATUS</name>
          <description>UDMA Status Register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          
          <fields>
            <!-- master_enable -->
            <field>
              <name>MASTER_ENABLE</name>
              <description>Enable status of controller</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>controller is disable</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>controller is enable</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- state -->
            <field>
              <name>STATE</name>
              <description>Current state of the control state machine</description>
              <bitRange>[7:4]</bitRange>
              <access>read-only</access>
			  <writeConstraint>
			    <range>
				  <minimum>0</minimum>
				  <maximum>15</maximum>
				</range>
			  </writeConstraint>
            </field>
			
			
			<!-- chnls_minus1 -->
            <field>
              <name>CHNLS_MINUS1</name>
              <description>Number of available DMA channels minus one</description>
              <bitRange>[20:16]</bitRange>
              <access>read-only</access>
			  <writeConstraint>
			    <range>
				  <minimum>0</minimum>
				  <maximum>31</maximum>
				</range>
			  </writeConstraint>
			</field>
			
			
			<!-- test_status -->
            <field>
              <name>TEST_STATUS</name>
              <description>To reduce the gate count you can configure the controller</description>
              <bitRange>[31:28]</bitRange>
              <access>read-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>0x0</name>
                  <description>Controller does not includes integration test logic</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0x1</name>
                  <description>Controller does not includes integration test logic</description>
                  <value>1</value>
                </enumeratedValue>
			  </enumeratedValues>
			</field>
		  </fields>
		</register>
		
        <!-- Dma_cfg: DMA Configuration -->								      <!-- REGISTER 2 -->
        <register>
          <name>DMA_CFG</name>
          <description>DMA Configuration</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>write-only</access>
         
          <fields>
            <!-- master_enable -->
            <field>
              <name>MASTER_EN</name>
              <description> Enable for the controller</description>
              <bitRange>[0:0]</bitRange>
              <access>write-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>controller is disable</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>controller is enable</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>		
		
            <!-- chnl_prot_ctrl  -->
            <field>
              <name>CHNL_PROT_CTRL</name>
              <description>Sets the AHB-Lite protection  by controlling the HPROT[3:1]] signal levels as follows
			               Bit[7]-Controls HPROT[3] to indicate if cacheable access is occurring
                           Bit[6]-Controls HPROT[2] to indicate if cacheable access is occurring
                           Bit[5]-Controls HPROT[1] to indicate if cacheable access is occurring						   
			  </description>
              <bitRange>[7:5]</bitRange>
              <access>write-only</access>
            </field>
		  </fields>
		</register>
   
        <!-- ctrl_base_ptr: Channel Control Data Base Pointer -->						       	 <!-- REGISTER 3 -->
        <register>
          <name>CTRL_BASE_PTR</name>
          <description>Channel Control Data Base Pointer</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFC00</resetMask>

          <fields>
            <!--ctrl_base_ptr-->
            <field>
              <name>CTRL_BASE_PTR</name>
              <description> Pointer to the base address of the primary data structure</description>
              <bitRange>[31:10]</bitRange>
              <access>read-write</access>
            </field>
		 </fields>
		</register>

		<!-- Alt_ctrl_base_ptr: Channel Alternate Control Data Base Pointer-->								      <!-- REGISTER 4 -->
        <register>
          <name>ALT_CTRL_BASE_PTR</name>
          <description>Channel Alternate Control Data Base Pointer</description>
          <addressOffset>0x0C</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
           
          <fields>
            <!--Alt_ctrl_base_ptr -->
            <field>
              <name>ALT_CTRL_BASE_PTR</name>
              <description> Base address of the alternative data structure</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>

        <!-- Dma_waitonrequest_status: Channel Wait on request status register -->									           <!-- REGISTER 5 -->
        <register>
          <name>DMA_WAITONREQUEST_STATUS</name>
          <description>Channel Wait on request status register</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          
		  <fields>
		    <!-- dma_waitonreq_status -->
            <field>
              <name>DMA_WAITONREQ_STATUS</name>
              <description>Per Channel wait on request status</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>	Bit [C] = 0 dma_waitonreq[C] is LOW (where C specifies channel number)</description>
				  <value>0</value>
                </enumeratedValue>
	            <enumeratedValue>
                  <name>enabled</name>
                  <description>Bit [C] = 1 dma_waitonreq[C] is HIGH(where C specifies channel number)</description>
				  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>	
        </register>		  
		
		<!-- Chnl_sw_request: Channel Software Request -->										<!-- REGISTER 6 -->
	    <register>
          <name>CHNL_SW_REQUEST</name>
          <description>Channel Software Request</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>write-only</access>
         
		  <fields>
		    <!-- chnl_sw_request -->
            <field>
              <name>CHNL_SW_REQUEST</name>
              <description>Set the appropriate bit to generate a software DMA request on the corresponding DMA channel</description>
              <bitRange>[31:0]</bitRange>
              <access>write-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>Bit [C] = 0 Does not create a DMA request for channel C</description>
				  <value>0</value>
                </enumeratedValue>
	            <enumeratedValue>
                  <name>enabled</name>
                  <description>Bit [C] = 1 Creates a DMA request for channel C</description>
				  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>  
            </field>
          </fields>	
        </register>		 
		
		<!-- Chnl_useburst_set: UDMA Channel use burst set -->												<!-- REGISTER 7 -->
	    <register>
          <name>CHNL_USEBURST_SET</name>
          <description> UDMA Channel use burst set</description>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
		  
		  <fields>
		    <!-- Chnl_useburst_set -->
            <field>
              <name>CHNL_USEBURST_SET</name>
              <description>The use burst status, or disables dma_sreq[C] from generating DMA requests.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>Read as:Bit [C] = 0 DMA channel C responds to requests that it receives on dma_req[C] or
                                       dma_sreq[C]. The controller performs 2R, or single, bus transfer
				               Write as:Bit [C] = 0 No effect. Use the chnl_useburst_clr Register to set bit [C] to 0
				  </description>
				  <value>0</value>
                </enumeratedValue>
	            <enumeratedValue>
                  <name>enabled</name>
                  <description>Read as:Bit [C] = 1 DMA channel C does not respond to requests that it receives ondma_sreq[C]
                                				The controller only responds to dma_req[C] requests and performs 2R transfers
							    Write as:Bit [C] = 1 Disables dma_sreq[C] from generating DMA requests. The controller
                                                 performs 2R transfers
                  </description>
				  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>  
            </field>
          </fields>	
        </register>	
		
		<!-- Chnl_useburst_clr: UDMA Channel use burst clear -->											<!-- REGISTER 8 -->
	    <register>
          <name>CHNL_USEBURST_CLR</name>
          <description>UDMA Channel use burst clear</description>
          <addressOffset>0x1C</addressOffset>
          <size>32</size>
          <access>write-only</access>
          
		  <fields>
		    <!-- chnl_useburst_clr -->
            <field>
              <name>CHNL_USEBURST_CLR</name>
              <description>Set the appropriate bit to enable dma_sreq[] to generate requests</description>
              <bitRange>[31:0]</bitRange>
              <access>write-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>Bit [C] = 0 No effect. Use the chnl_useburst_set Register to disable 
				               dma_sreq[] from generating requests
				  </description>
				  <value>0</value>
                </enumeratedValue>
	            <enumeratedValue>
                  <name>enabled</name>
                  <description>Bit [C] = 1 Enables dma_sreq[C] to generate DMA requests
                  </description>
				  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>  
            </field>
          </fields>	
        </register>		
		
		<!-- Chnl_req_mask_set: UDMA Channel request mask set Register -->											<!-- REGISTER 9 -->
	    <register>
          <name>CHNL_REQ_MASK_SET</name>
          <description>UDMA Channel request mask set Register</description>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
		  
		  <fields>
		    <!-- Chnl_req_mask_set -->
            <field>
              <name>CHNL_REQ_MASK_SET</name>
              <description>Returns the request mask status of dma_req[] and dma_sreq[], or disables the
                           corresponding channel from generating DMA requests</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>Read as:Bit [C] = 0 External requests are enabled for channel C
				               Write as:Bit [C] = 0 No effect. Use the chnl_req_mask_clr Register to enable DMA requests
				  </description>
				  <value>0</value>
                </enumeratedValue>
	            <enumeratedValue>
                  <name>enabled</name>
                  <description>Read as:Bit [C] = Bit [C] = 1 External requests are disabled for channel C
							    Write as:Bit [C] =Bit [C] = 1 Disables dma_req[C] and dma_sreq[C] from generating DMA requests
                  </description>
				  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>  
            </field>
          </fields>	
        </register>	

		
		<!-- Chnl_req_mask_clr: UDMA Channel request mask clear -->											<!-- REGISTER 10 -->	
	    <register>
          <name>CHNL_REQ_MASK_CLR</name>
          <description>UDMA Channel request mask clear</description>
          <addressOffset>0x24</addressOffset>
          <size>32</size>
          <access>write-only</access>
          
		  <fields>
		    <!-- Chnl_req_mask_clr -->
            <field>
              <name>CHNL_REQ_MASK_CLR</name>
              <description>Set the appropriate bit to enable DMA requests for the channel corresponding to
                           dma_req[] and dma_sreq[]
			  </description>
              <bitRange>[31:0]</bitRange>
              <access>write-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>Bit [C] = 0 No effect Use the chnl_req_mask_set Register
               		 		   to disable dma_req[] and dma_sreq[] from generating requests
				  </description>
				  <value>0</value>
                </enumeratedValue>
	            <enumeratedValue>
                  <name>enabled</name>
                  <description>Bit [C] = 1 Enables dma_req[C] or dma_sreq[C] to generate DMA requests
                  </description>
				  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>  
            </field>
          </fields>	
        </register>
		
		<!-- Chnl_enable_set: UDMA Channel enable register -->											<!-- REGISTER 11 -->	
		<register>
          <name>CHNL_ENABLE_SET</name>
          <description>UDMA Channel enable register</description>
          <addressOffset>0x28</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

          <fields>
            <!--Chnl_enable_set-->
            <field>
              <name>CHNL_ENABLE_SET</name>
              <description> This Bits are Used to Load the 16bits of Source address
			  </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>Read as:Bit [C] = 0 Channel C is disabled
				               Write as:Bit [C] = 0 No effect. Use the chnl_enable_clr Register to disable a channel
				  </description>
				  <value>0</value>
                </enumeratedValue>
	            <enumeratedValue>
                  <name>enabled</name>
                  <description>Read as:Bit [C] = 1 Channel C is enabled
							    Write as:Bit [C] = 1 Enables channel C
                  </description>
				  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>  
            </field>
		  </fields>
		</register>
		
		<!-- Chnl_enable_clr:UDMA Channel enable clear register -->											<!-- REGISTER 12 -->	
		<register>
          <name>CHNL_ENABLE_CLR</name>
          <description>UDMA Channel enable clear register</description>
          <addressOffset>0x2C</addressOffset>
          <size>32</size>
          <access>write-only</access>
          
          <fields>
            <!--Chnl_enable_clr-->
            <field>
              <name>CHNL_ENABLE_CLR</name>
              <description>Set the appropriate bit to disable the corresponding DMA channel</description>
              <bitRange>[31:0]</bitRange>
              <access>write-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>Bit [C] = 0 No effect</description>
				  <value>0</value>
                </enumeratedValue>
	            <enumeratedValue>
                  <name>enabled</name>
                  <description>Bit [C] = 1 Disables channel C</description>
				  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>  
            </field>
		  </fields>
		</register>
		
		<!-- Chnl_pri_alt_set: UDMA Channel primary alternate set -->								<!-- REGISTER 13 -->	
		<register>
          <name>CHNL_PRI_ALT_SET</name>
          <description>UDMA Channel primary or alternate set</description>
          <addressOffset>0x30</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

          <fields>
            <!--Chnl_pri_alt_set-->
            <field>
              <name>CHNL_PRI_ALT_SET</name>
              <description> Returns the channel control data structure status or selects the 
			                alternate data structure for the corresponding DMA channel
			  </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>Read as:Bit [C] = 0 DMA channel C is using the primary data structure
				               Write as:Bit [C] = 0 No effect. Use the chnl_pri_alt_clr Register to set bit [C] to 0
				  </description>
				  <value>0</value>
                </enumeratedValue>
	            <enumeratedValue>
                  <name>enabled</name>
                  <description>Read as:Bit [C] = 1 DMA channel C is using the alternate data structure
							    Write as:Bit [C] = 1 Selects the alternate data structure for channel C
                  </description>
				  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>  
            </field>
		  </fields>
		</register>
		
		<!-- Chnl_pri_alt_clr:  UDMA Channel primary alternate clear -->								<!-- REGISTER 14 -->
		<register>
          <name>CHNL_PRI_ALT_CLR</name>
          <description>UDMA Channel primary alternate clear</description>
          <addressOffset>0x34</addressOffset>
          <size>32</size>
          <access>write-only</access>
         
          <fields>
            <!--Chnl_pri_alt_clr-->
            <field>
              <name>CHNL_PRI_ALT_CLR</name>
              <description>Set the appropriate bit to select the primary data structure for the corresponding DMA
                           channel
		      </description>
              <bitRange>[31:0]</bitRange>
              <access>write-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>Bit [C] = 0 No effect</description>
				  <value>0</value>
                </enumeratedValue>
	            <enumeratedValue>
                  <name>enabled</name>
                  <description>Bit [C] = 1 Selects the primary data structure for channel C</description>
				  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>  
            </field>
		  </fields>
		</register>
		
		<!-- Chnl_priority_set: UDMA Channel Priority Set -->											<!-- REGISTER 15 -->
        <register>
          <name>CHNL_PRIORITY_SET</name>
          <description>UDMA Channel Priority Set</description>
          <addressOffset>0x38</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
		  
		  <fields>
		    <!-- Chnl_priority_set -->
            <field>
              <name>CHNL_PRIORITY_SET</name>
              <description>Set the appropriate bit to select the primary data structure for 
			               the corresponding DMA channel
			  </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>Bit [C] = 0 No effect</description>
				  <value>0</value>
                </enumeratedValue>
	            <enumeratedValue>
                  <name>enabled</name>
                  <description>Bit [C] = 1 Selects the primary data structure for channel C</description>
				  <value>1</value>
                </enumeratedValue>
              </enumeratedValues> 
            </field>	
          </fields>	
        </register>		
		
		<!-- Chnl_priority_clr: UDMA Channel Priority Clear -->											<!-- REGISTER 16 -->
        <register>
          <name>CHNL_PRIORITY_CLR</name>
          <description>UDMA Channel Priority Clear</description>
          <addressOffset>0x3C</addressOffset>
          <size>32</size>
          <access>write-only</access>
           
          <fields>
            <!-- Chnl_priority_clr -->
            <field>
              <name>CHNL_PRIORITY_CLR</name>
              <description>Set the appropriate bit to select the default priority level for the specified DMA channel</description>
              <bitRange>[31:0]</bitRange>
              <access>write-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>Bit [C] = 0 No effect</description>
				  <value>0</value>
                </enumeratedValue>
	            <enumeratedValue>
                  <name>enabled</name>
                  <description>Bit [C] = 1 Channel C uses the default priority level</description>
				  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  </fields>
		</register>
		
		<!-- Err_clr: UDMA Bus Error Clear Register -->											<!-- REGISTER 17 -->
		<register>
          <name>ERR_CLR</name>
          <description> UDMA Bus Error Clear Register</description>
          <addressOffset>0x4C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x1</resetMask>

          <fields>
            <!--Err_clr-->
            <field>
              <name>ERR_CLR</name>
              <description> Returns the status of dma_err</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>Read as:0 = dma_err is LOW
				               Write as:0 = No effect, status of dma_err is unchanged
				  </description>
				  <value>0</value>
                </enumeratedValue>
	            <enumeratedValue>
                  <name>enabled</name>
                  <description>Read as:1 = dma_err is HIGH
							    Write as:1 = Sets dma_err LOW
                  </description>
				  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>  
            </field>
		  </fields>
		</register>
		
		<!-- UDMA_DONE_STATUS register: UDMA Done status Register -->								<!-- REGISTER 18 -->
		<register>
          <name>UDMA_DONE_STATUS_REG</name>
          <description>UDMA Done status Register</description>
          <addressOffset>0x800</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x000000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

          <fields>
            <!--Done_status_channel_0 -->
            <field>
              <name>DONE_STATUS_CHANNEL_0</name>
              <description>UDMA done Status of the channel 0</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
			    <enumeratedValue>
                  <name>disabled</name>
                  <description>Write as:0 will have no effect
				  </description>
				  <value>0</value>
                </enumeratedValue>
	            <enumeratedValue>
                  <name>enabled</name>
                  <description>Read as:1 indicates the transfer is completed for channel 0th
							    Write as:1 will clear the bit 
                  </description>
				  <value>1</value>
                </enumeratedValue>
              </enumeratedValues> 
            </field>
			
			<!--Done_status_channel_1 -->
            <field>
              <name>DONE_STATUS_CHANNEL_1</name>
              <description>UDMA done Status of the channel 1</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
			    <enumeratedValue>
                  <name>disabled</name>
                  <description>Write as:0 will have no effect
				  </description>
				  <value>0</value>
                </enumeratedValue>
	            <enumeratedValue>
                  <name>enabled</name>
                  <description>Read as:1 indicates the transfer is completed for channel 1st
							    Write as:1 will clear the bit 
                  </description>
				  <value>1</value>
                </enumeratedValue>
              </enumeratedValues> 
            </field>
			
			<!--Done_status_channel_2 -->
            <field>
              <name>DONE_STATUS_CHANNEL_2</name>
              <description>UDMA done Status of the channel 2</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
			    <enumeratedValue>
                  <name>disabled</name>
                  <description>Write as:0 will have no effect
				  </description>
				  <value>0</value>
                </enumeratedValue>
	            <enumeratedValue>
                  <name>enabled</name>
                  <description>Read as:1 indicates the transfer is completed for channel 2nd
							    Write as:1 will clear the bit 
                  </description>
				  <value>1</value>
                </enumeratedValue>
              </enumeratedValues> 
            </field>
			
			<!--Done_status_channel_3 -->
            <field>
              <name>DONE_STATUS_CHANNEL_3</name>
              <description>UDMA done Status of the channel 3</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
			    <enumeratedValue>
                  <name>disabled</name>
                  <description>Write as:0 will have no effect
				  </description>
				  <value>0</value>
                </enumeratedValue>
	            <enumeratedValue>
                  <name>enabled</name>
                  <description>Read as:1 indicates the transfer is completed for channel 3rd
							    Write as:1 will clear the bit 
                  </description>
				  <value>1</value>
                </enumeratedValue>
              </enumeratedValues> 
            </field>
			
		    <!--Done_status_channel_4 -->
            <field>
              <name>DONE_STATUS_CHANNEL_4</name>
              <description>UDMA done Status of the channel 4</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
			    <enumeratedValue>
                  <name>disabled</name>
                  <description>Write as:0 will have no effect
				  </description>
				  <value>0</value>
                </enumeratedValue>
	            <enumeratedValue>
                  <name>enabled</name>
                  <description>Read as:1 indicates the transfer is completed for channel 4th
							    Write as:1 will clear the bit 
                  </description>
				  <value>1</value>
                </enumeratedValue>
              </enumeratedValues> 
            </field>
			
			<!--Done_status_channel_5 -->
            <field>
              <name>DONE_STATUS_CHANNEL_5</name>
              <description>UDMA done Status of the channel 5</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
			    <enumeratedValue>
                  <name>disabled</name>
                  <description>Write as:0 will have no effect
				  </description>
				  <value>0</value>
                </enumeratedValue>
	            <enumeratedValue>
                  <name>enabled</name>
                  <description>Read as:1 indicates the transfer is completed for channel 5th
							    Write as:1 will clear the bit 
                  </description>
				  <value>1</value>
                </enumeratedValue>
              </enumeratedValues> 
            </field>
			
			<!--Done_status_channel_6 -->
            <field>
              <name>DONE_STATUS_CHANNEL_6</name>
              <description>UDMA done Status of the channel 6</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
			    <enumeratedValue>
                  <name>disabled</name>
                  <description>Write as:0 will have no effect
				  </description>
				  <value>0</value>
                </enumeratedValue>
	            <enumeratedValue>
                  <name>enabled</name>
                  <description>Read as:1 indicates the transfer is completed for channel 6th
							    Write as:1 will clear the bit 
                  </description>
				  <value>1</value>
                </enumeratedValue>
              </enumeratedValues> 
            </field>
			
			<!--Done_status_channel_7 -->
            <field>
              <name>DONE_STATUS_CHANNEL_7</name>
              <description>UDMA done Status of the channel 7</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
			    <enumeratedValue>
                  <name>disabled</name>
                  <description>Write as:0 will have no effect
				  </description>
				  <value>0</value>
                </enumeratedValue>
	            <enumeratedValue>
                  <name>enabled</name>
                  <description>Read as:1 indicates the transfer is completed for channel 7th
							    Write as:1 will clear the bit 
                  </description>
				  <value>1</value>
                </enumeratedValue>
              </enumeratedValues> 
            </field>
			
			<!--Done_status_channel_8 -->
            <field>
              <name>DONE_STATUS_CHANNEL_8</name>
              <description>UDMA done Status of the channel 8</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
			    <enumeratedValue>
                  <name>disabled</name>
                  <description>Write as:0 will have no effect
				  </description>
				  <value>0</value>
                </enumeratedValue>
	            <enumeratedValue>
                  <name>enabled</name>
                  <description>Read as:1 indicates the transfer is completed for channel 8th
							    Write as:1 will clear the bit 
                  </description>
				  <value>1</value>
                </enumeratedValue>
              </enumeratedValues> 
            </field>
						
			<!--Done_status_channel_9 -->
            <field>
              <name>DONE_STATUS_CHANNEL_9</name>
              <description>UDMA done Status of the channel 9</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
			    <enumeratedValue>
                  <name>disabled</name>
                  <description>Write as:0 will have no effect
				  </description>
				  <value>0</value>
                </enumeratedValue>
	            <enumeratedValue>
                  <name>enabled</name>
                  <description>Read as:1 indicates the transfer is completed for channel 9th
							    Write as:1 will clear the bit 
                  </description>
				  <value>1</value>
                </enumeratedValue>
              </enumeratedValues> 
            </field>
			
			<!--Done_status_channel_10 -->
            <field>
              <name>DONE_STATUS_CHANNEL_10</name>
              <description>UDMA done Status of the channel 10</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
			    <enumeratedValue>
                  <name>disabled</name>
                  <description>Write as:0 will have no effect
				  </description>
				  <value>0</value>
                </enumeratedValue>
	            <enumeratedValue>
                  <name>enabled</name>
                  <description>Read as:1 indicates the transfer is completed for channel 10th
							    Write as:1 will clear the bit 
                  </description>
				  <value>1</value>
                </enumeratedValue>
              </enumeratedValues> 
            </field>
			
			<!--Done_status_channel_11 -->
            <field>
              <name>DONE_STATUS_CHANNEL_11</name>
              <description>UDMA done Status of the channel 3</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
			    <enumeratedValue>
                  <name>disabled</name>
                  <description>Write as:0 will have no effect
				  </description>
				  <value>0</value>
                </enumeratedValue>
	            <enumeratedValue>
                  <name>enabled</name>
                  <description>Read as:1 indicates the transfer is completed for channel 11th
							    Write as:1 will clear the bit 
                  </description>
				  <value>1</value>
                </enumeratedValue>
              </enumeratedValues> 
            </field>
			
			<!--Done_status_channel_12 -->
            <field>
              <name>DONE_STATUS_CHANNEL_12</name>
              <description>UDMA done Status of the channel 12</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
			    <enumeratedValue>
                  <name>disabled</name>
                  <description>Write as:0 will have no effect
				  </description>
				  <value>0</value>
                </enumeratedValue>
	            <enumeratedValue>
                  <name>enabled</name>
                  <description>Read as:1 indicates the transfer is completed for channel 12th
							    Write as:1 will clear the bit 
                  </description>
				  <value>1</value>
                </enumeratedValue>
              </enumeratedValues> 
            </field>
			
			<!--Done_status_channel_13 -->
            <field>
              <name>DONE_STATUS_CHANNEL_13</name>
              <description>UDMA done Status of the channel 13</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
			    <enumeratedValue>
                  <name>disabled</name>
                  <description>Write as:0 will have no effect
				  </description>
				  <value>0</value>
                </enumeratedValue>
	            <enumeratedValue>
                  <name>enabled</name>
                  <description>Read as:1 indicates the transfer is completed for channel 13th
							    Write as:1 will clear the bit 
                  </description>
				  <value>1</value>
                </enumeratedValue>
              </enumeratedValues> 
            </field>
			
			<!--Done_status_channel_14 -->
            <field>
              <name>DONE_STATUS_CHANNEL_14</name>
              <description>UDMA done Status of the channel 14</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
			    <enumeratedValue>
                  <name>disabled</name>
                  <description>Write as:0 will have no effect
				  </description>
				  <value>0</value>
                </enumeratedValue>
	            <enumeratedValue>
                  <name>enabled</name>
                  <description>Read as:1 indicates the transfer is completed for channel 14th
							    Write as:1 will clear the bit 
                  </description>
				  <value>1</value>
                </enumeratedValue>
              </enumeratedValues> 
            </field>
			
		    <!--Done_status_channel_15 -->
            <field>
              <name>DONE_STATUS_CHANNEL_15</name>
              <description>UDMA done Status of the channel 15</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
			    <enumeratedValue>
                  <name>disabled</name>
                  <description>Write as:0 will have no effect
				  </description>
				  <value>0</value>
                </enumeratedValue>
	            <enumeratedValue>
                  <name>enabled</name>
                  <description>Read as:1 indicates the transfer is completed for channel 15th
							    Write as:1 will clear the bit 
                  </description>
				  <value>1</value>
                </enumeratedValue>
              </enumeratedValues> 
            </field>
			
			<!--Done_status_channel_16 -->
            <field>
              <name>DONE_STATUS_CHANNEL_16</name>
              <description>UDMA done Status of the channel 16</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
			    <enumeratedValue>
                  <name>disabled</name>
                  <description>Write as:0 will have no effect
				  </description>
				  <value>0</value>
                </enumeratedValue>
	            <enumeratedValue>
                  <name>enabled</name>
                  <description>Read as:1 indicates the transfer is completed for channel 16th
							    Write as:1 will clear the bit 
                  </description>
				  <value>1</value>
                </enumeratedValue>
              </enumeratedValues> 
            </field>
			
			<!--Done_status_channel_17 -->
            <field>
              <name>DONE_STATUS_CHANNEL_17</name>
              <description>UDMA done Status of the channel 17</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
			    <enumeratedValue>
                  <name>disabled</name>
                  <description>Write as:0 will have no effect
				  </description>
				  <value>0</value>
                </enumeratedValue>
	            <enumeratedValue>
                  <name>enabled</name>
                  <description>Read as:1 indicates the transfer is completed for channel 17th
							    Write as:1 will clear the bit 
                  </description>
				  <value>1</value>
                </enumeratedValue>
              </enumeratedValues> 
            </field>
			
			<!--Done_status_channel_18 -->
            <field>
              <name>DONE_STATUS_CHANNEL_18</name>
              <description>UDMA done Status of the channel 18</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
			    <enumeratedValue>
                  <name>disabled</name>
                  <description>Write as:0 will have no effect
				  </description>
				  <value>0</value>
                </enumeratedValue>
	            <enumeratedValue>
                  <name>enabled</name>
                  <description>Read as:1 indicates the transfer is completed for channel 18th
							    Write as:1 will clear the bit 
                  </description>
				  <value>1</value>
                </enumeratedValue>
              </enumeratedValues> 
            </field>
			
		    <!--Done_status_channel_19 -->
            <field>
              <name>DONE_STATUS_CHANNEL_19</name>
              <description>UDMA done Status of the channel 19</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
			    <enumeratedValue>
                  <name>disabled</name>
                  <description>Write as:0 will have no effect
				  </description>
				  <value>0</value>
                </enumeratedValue>
	            <enumeratedValue>
                  <name>enabled</name>
                  <description>Read as:1 indicates the transfer is completed for channel 19th
							    Write as:1 will clear the bit 
                  </description>
				  <value>1</value>
                </enumeratedValue>
              </enumeratedValues> 
            </field>
			
			<!--Done_status_channel_20 -->
            <field>
              <name>DONE_STATUS_CHANNEL_20</name>
              <description>UDMA done Status of the channel 3</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
			    <enumeratedValue>
                  <name>disabled</name>
                  <description>Write as:0 will have no effect
				  </description>
				  <value>0</value>
                </enumeratedValue>
	            <enumeratedValue>
                  <name>enabled</name>
                  <description>Read as:1 indicates the transfer is completed for channel 20th
							    Write as:1 will clear the bit 
                  </description>
				  <value>1</value>
                </enumeratedValue>
              </enumeratedValues> 
            </field>
			
			<!--Done_status_channel_21 -->
            <field>
              <name>DONE_STATUS_CHANNEL_21</name>
              <description>UDMA done Status of the channel 21</description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
			    <enumeratedValue>
                  <name>disabled</name>
                  <description>Write as:0 will have no effect
				  </description>
				  <value>0</value>
                </enumeratedValue>
	            <enumeratedValue>
                  <name>enabled</name>
                  <description>Read as:1 indicates the transfer is completed for channel 21th
							    Write as:1 will clear the bit 
                  </description>
				  <value>1</value>
                </enumeratedValue>
              </enumeratedValues> 
            </field>
			
			<!--Done_status_channel_22 -->
            <field>
              <name>DONE_STATUS_CHANNEL_22</name>
              <description>UDMA done Status of the channel 22</description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
			    <enumeratedValue>
                  <name>disabled</name>
                  <description>Write as:0 will have no effect
				  </description>
				  <value>0</value>
                </enumeratedValue>
	            <enumeratedValue>
                  <name>enabled</name>
                  <description>Read as:1 indicates the transfer is completed for channel 22th
							    Write as:1 will clear the bit 
                  </description>
				  <value>1</value>
                </enumeratedValue>
              </enumeratedValues> 
            </field>
			
			<!--Done_status_channel_23 -->
            <field>
              <name>DONE_STATUS_CHANNEL_23</name>
              <description>UDMA done Status of the channel 23</description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
			    <enumeratedValue>
                  <name>disabled</name>
                  <description>Write as:0 will have no effect
				  </description>
				  <value>0</value>
                </enumeratedValue>
	            <enumeratedValue>
                  <name>enabled</name>
                  <description>Read as:1 indicates the transfer is completed for channel 23rd
							    Write as:1 will clear the bit 
                  </description>
				  <value>1</value>
                </enumeratedValue>
              </enumeratedValues> 
            </field>
			
			<!--Done_status_channel_24-->
            <field>
              <name>DONE_STATUS_CHANNEL_24</name>
              <description>UDMA done Status of the channel 24</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
			    <enumeratedValue>
                  <name>disabled</name>
                  <description>Write as:0 will have no effect
				  </description>
				  <value>0</value>
                </enumeratedValue>
	            <enumeratedValue>
                  <name>enabled</name>
                  <description>Read as:1 indicates the transfer is completed for channel 24th
							    Write as:1 will clear the bit 
                  </description>
				  <value>1</value>
                </enumeratedValue>
              </enumeratedValues> 
            </field>
			
			<!--Done_status_channel_25 -->
            <field>
              <name>DONE_STATUS_CHANNEL_25</name>
              <description>UDMA done Status of the channel 25</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
			    <enumeratedValue>
                  <name>disabled</name>
                  <description>Write as:0 will have no effect
				  </description>
				  <value>0</value>
                </enumeratedValue>
	            <enumeratedValue>
                  <name>enabled</name>
                  <description>Read as:1 indicates the transfer is completed for channel 25th
							    Write as:1 will clear the bit 
                  </description>
				  <value>1</value>
                </enumeratedValue>
              </enumeratedValues> 
            </field>
			
		    <!--Done_status_channel_26 -->
            <field>
              <name>DONE_STATUS_CHANNEL_26</name>
              <description>UDMA done Status of the channel 26</description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
			    <enumeratedValue>
                  <name>disabled</name>
                  <description>Write as:0 will have no effect
				  </description>
				  <value>0</value>
                </enumeratedValue>
	            <enumeratedValue>
                  <name>enabled</name>
                  <description>Read as:1 indicates the transfer is completed for channel 26th
							    Write as:1 will clear the bit 
                  </description>
				  <value>1</value>
                </enumeratedValue>
              </enumeratedValues> 
            </field>
			
			<!--Done_status_channel_27-->
            <field>
              <name>DONE_STATUS_CHANNEL_27</name>
              <description>UDMA done Status of the channel 27</description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
			    <enumeratedValue>
                  <name>disabled</name>
                  <description>Write as:0 will have no effect
				  </description>
				  <value>0</value>
                </enumeratedValue>
	            <enumeratedValue>
                  <name>enabled</name>
                  <description>Read as:1 indicates the transfer is completed for channel 27th
							    Write as:1 will clear the bit 
                  </description>
				  <value>1</value>
                </enumeratedValue>
              </enumeratedValues> 
            </field>
			
			<!--Done_status_channel_28 -->
            <field>
              <name>DONE_STATUS_CHANNEL_28</name>
              <description>UDMA done Status of the channel 28</description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
			    <enumeratedValue>
                  <name>disabled</name>
                  <description>Write as:0 will have no effect
				  </description>
				  <value>0</value>
                </enumeratedValue>
	            <enumeratedValue>
                  <name>enabled</name>
                  <description>Read as:1 indicates the transfer is completed for channel 28th
							    Write as:1 will clear the bit 
                  </description>
				  <value>1</value>
                </enumeratedValue>
              </enumeratedValues> 
            </field>
			
		    <!--Done_status_channel_29 -->
            <field>
              <name>DONE_STATUS_CHANNEL_29</name>
              <description>UDMA done Status of the channel 29</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
			    <enumeratedValue>
                  <name>disabled</name>
                  <description>Write as:0 will have no effect
				  </description>
				  <value>0</value>
                </enumeratedValue>
	            <enumeratedValue>
                  <name>enabled</name>
                  <description>Read as:1 indicates the transfer is completed for channel 29th
							    Write as:1 will clear the bit 
                  </description>
				  <value>1</value>
                </enumeratedValue>
              </enumeratedValues> 
            </field>
			
			<!--Done_status_channel_30 -->
            <field>
              <name>DONE_STATUS_CHANNEL_30</name>
              <description>UDMA done Status of the channel 30</description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
			    <enumeratedValue>
                  <name>disabled</name>
                  <description>Write as:0 will have no effect
				  </description>
				  <value>0</value>
                </enumeratedValue>
	            <enumeratedValue>
                  <name>enabled</name>
                  <description>Read as:1 indicates the transfer is completed for channel 30th
							    Write as:1 will clear the bit 
                  </description>
				  <value>1</value>
                </enumeratedValue>
              </enumeratedValues> 
            </field>
			
			<!--Done_status_channel_31 -->
            <field>
              <name>DONE_STATUS_CHANNEL_31</name>
              <description>UDMA done Status of the channel 31</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
			    <enumeratedValue>
                  <name>disabled</name>
                  <description>Write as:0 will have no effect
				  </description>
				  <value>0</value>
                </enumeratedValue>
	            <enumeratedValue>
                  <name>enabled</name>
                  <description>Read as:1 indicates the transfer is completed for channel 31st
							    Write as:1 will clear the bit 
                  </description>
				  <value>1</value>
                </enumeratedValue>
              </enumeratedValues> 
            </field>
		  </fields>
		</register>
		
		<!-- CHANNEL_STATUS register: Channel status Register -->											<!-- REGISTER 19 -->
		<register>
          <name>CHANNEL_STATUS_REG</name>
          <description>Channel status Register</description>
          <addressOffset>0x804</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

          <fields>
            <!--Busy or ideal status_channel_0 -->
            <field>
              <name>BUSY_OR_IDEAL_STATUS_CHANNEL_0</name>
              <description> Reading 1 indicates that the channel 0  is busy</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--Busy or ideal status_channel_1 -->
            <field>
              <name>BUSY_OR_IDEAL_STATUS_CHANNEL_1</name>
              <description>Reading 1 indicates that the channel 1  is busy</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>

            <!--Busy or ideal status_channe_2 -->
            <field>
              <name>BUSY_OR_IDEAL_STATUS_CHANNEL_2</name>
              <description> Reading 1 indicates that the channel 2 is busy</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>

            <!--Busy or ideal status_channe_3 -->
            <field>
              <name>BUSY_OR_IDEAL_STATUS_CHANNEL_3</name>
              <description>Reading 1 indicates that the channel 3  is busy</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
			
            <!--Busy or ideal status_channe_4 -->
            <field>
              <name>BUSY_OR_IDEAL_STATUS_CHANNEL_4</name>
              <description>Reading 1 indicates that the channel 4  is busy</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
			
            <!--Busy or ideal status_channe_5 -->
            <field>
              <name>BUSY_OR_IDEAL_STATUS_CHANNEL_5</name>
              <description> Reading 1 indicates that the channel 5  is busy</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
			
            <!--Busy or ideal status_channe_6 -->
            <field>
              <name>BUSY_OR_IDEAL_STATUS_CHANNEL_6</name>
              <description> Reading 1 indicates that the channel 6  is busy</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
			
            <!--Busy or ideal status_channe_7 -->
            <field>
              <name>BUSY_OR_IDEAL_STATUS_CHANNEL_7</name>
              <description>Reading 1 indicates that the channel 7  is busy</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
			
            <!--Busy or ideal status_channe_8 -->
            <field>
              <name>BUSY_OR_IDEAL_STATUS_CHANNEL_8</name>
              <description>Reading 1 indicates that the channel 8  is busy</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
			
            <!--Busy or ideal status_channe_9 -->
            <field>
              <name>BUSY_OR_IDEAL_STATUS_CHANNEL_9</name>
              <description> Reading 1 indicates that the channel 9  is busy</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
			
            <!--Busy or ideal status_channe_10 -->
            <field>
              <name>BUSY_OR_IDEAL_STATUS_CHANNEL_10</name>
              <description> Reading 1 indicates that the channel 10  is busy</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
            </field>
			
            <!--Busy or ideal status_channe_11 -->
            <field>
              <name>BUSY_OR_IDEAL_STATUS_CHANNEL_11</name>
              <description> Reading 1 indicates that the channel 11  is busy</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
			
            <!--Busy or ideal status_channe_12 -->
            <field>
              <name>BUSY_OR_IDEAL_STATUS_CHANNEL_12</name>
              <description>Reading 1 indicates that the channel 12 is busy</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>
			
            <!--Busy or ideal status_channe_13 -->
            <field>
              <name>BUSY_OR_IDEAL_STATUS_CHANNEL_13</name>
              <description> Reading 1 indicates that the channel 13 is busy</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
            </field>
			
            <!--Busy or ideal status_channe_14 -->
            <field>
              <name>BUSY_OR_IDEAL_STATUS_CHANNEL_14</name>
              <description> Reading 1 indicates that the channel 14  is busy</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
            </field>
			
            <!--Busy or ideal status_channe_15 -->
            <field>
              <name>BUSY_OR_IDEAL_STATUS_CHANNEL_15</name>
              <description>Reading 1 indicates that the channel 15 is busy</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
			
            <!--Busy or ideal status_channe_16-->
            <field>
              <name>BUSY_OR_IDEAL_STATUS_CHANNEL_16</name>
              <description>Reading 1 indicates that the channel 16 is busy</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
			
            <!--Busy or ideal status_channe_17 -->
            <field>
              <name>BUSY_OR_IDEAL_STATUS_CHANNEL_17</name>
              <description> Reading 1 indicates that the channel 17  is busy</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
            </field>
			
            <!--Busy or ideal status_channe_18 -->
            <field>
              <name>BUSY_OR_IDEAL_STATUS_CHANNEL_18</name>
              <description> Reading 1 indicates that the channel 18 is busy</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
            </field>
			
            <!--Busy or ideal status_channe_19 -->
            <field>
              <name>BUSY_OR_IDEAL_STATUS_CHANNEL_19</name>
              <description> Reading 1 indicates that the channel 19  is busy</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
            </field>
			
            <!--Busy or ideal status_channe_20 -->
            <field>
              <name>BUSY_OR_IDEAL_STATUS_CHANNEL_20</name>
              <description> Reading 1 indicates that the channel 20  is busy</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
            </field>
			
            <!--Busy or ideal status_channe_21-->
            <field>
              <name>BUSY_OR_IDEAL_STATUS_CHANNEL_21</name>
              <description> Reading 1 indicates that the channel 21  is busy</description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
            </field>
			
            <!--Busy or ideal status_channe_22 -->
            <field>
              <name>BUSY_OR_IDEAL_STATUS_CHANNEL_22</name>
              <description> Reading 1 indicates that the channel 22  is busy</description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
            </field>
			
            <!--Busy or ideal status_channe_23 -->
            <field>
              <name>BUSY_OR_IDEAL_STATUS_CHANNEL_23</name>
              <description>Reading 1 indicates that the channel 23  is busy</description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
            </field>
			
            <!--Busy or ideal status_channe_24 -->
            <field>
              <name>BUSY_OR_IDEAL_STATUS_CHANNEL_24</name>
              <description> Reading 1 indicates that the channel 24  is busy</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
            </field>
			
            <!--Busy or ideal status_channe_25 -->
            <field>
              <name>BUSY_OR_IDEAL_STATUS_CHANNEL_25</name>
              <description> Reading 1 indicates that the channel 25  is busy</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
            </field>
			
            <!--Busy or ideal status_channe_26 -->
            <field>
              <name>BUSY_OR_IDEAL_STATUS_CHANNEL_26</name>
              <description>Reading 1 indicates that the channel 26  is busy</description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
            </field>
			
            <!--Busy or ideal status_channe_27 -->
            <field>
              <name>BUSY_OR_IDEAL_STATUS_CHANNEL_27</name>
              <description>Reading 1 indicates that the channel 27  is busy</description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
            </field>
			
            <!--Busy or ideal status_channe_28 -->
            <field>
              <name>BUSY_OR_IDEAL_STATUS_CHANNEL_28</name>
              <description> Reading 1 indicates that the channel 28  is busy</description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
            </field>
			
            <!--Busy or ideal status_channe_29 -->
            <field>
              <name>BUSY_OR_IDEAL_STATUS_CHANNEL_29</name>
              <description> Reading 1 indicates that the channel 29  is busy</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
            </field>
			
            <!--Busy or ideal status_channe_30 -->
            <field>
              <name>BUSY_OR_IDEAL_STATUS_CHANNEL_30</name>
              <description> Reading 1 indicates that the channel 30  is busy</description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
            </field>
            <!--Busy or ideal status_channe_31 -->
            <field>
              <name>BUSY_OR_IDEAL_STATUS_CHANNEL_31</name>
              <description> Reading 1 indicates that the channel 31  is busy</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>			
		  </fields>
		</register>
		
		<!-- Peripheral_select_channel0_reg: Peripheral Select Channel0 register -->											<!-- REGISTER 20 -->
        <register>
          <name>PERIPHERAL_SELECT_CHANNEL0_REG</name>
          <description>Peripheral Select Channel0 register</description>
          <addressOffset>0x808</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x1F</resetMask>
		  
		  <fields>
		    <!-- peripheral_select_channel0 -->
            <field>
              <name>PERIPHERAL_SELECT_CHANNEL0</name>
              <description>Selects which peripheral will be selected for the channel 0</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>	
        </register>
		
	    <!-- peripheral_select_channel1: Peripheral Select Channel1 register -->											<!-- REGISTER 21 -->
        <register>
          <name>PERIPHERAL_SELECT_CHANNEL1</name>
          <description>Peripheral Select Channel1 register</description>
          <addressOffset>0x80C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x1F</resetMask>
		  
		  <fields>
		    <!-- peripheral_select_channel1 -->
            <field>
              <name>PERIPHERAL_SELECT_CHANNEL1</name>
              <description>Selects which peripheral will be selected for the channel 1</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>	
        </register>
		
        <!-- peripheral_select_channel2: Peripheral Select Channel2 register -->											<!-- REGISTER 22 -->
        <register>
          <name>PERIPHERAL_SELECT_CHANNEL2</name>
          <description>Peripheral Select Channel2 register</description>
          <addressOffset>0x810</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x01F</resetMask>
		  
		  <fields>
		    <!-- peripheral_select_channel2 -->
            <field>
              <name>PERIPHERAL_SELECT_CHANNEL2</name>
              <description>Selects which peripheral will be selected for the channel 2</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>	
        </register>
		
		<!-- peripheral_select_channel3: Peripheral Select Channel3 register -->								<!-- REGISTER 23 -->
        <register>
          <name>PERIPHERAL_SELECT_CHANNEL3</name>
          <description>Peripheral Select Channel3 register</description>
          <addressOffset>0x814</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x01F</resetMask>
		  
		  <fields>
		    <!-- peripheral_select_channel3 -->
            <field>
              <name>PERIPHERAL_SELECT_CHANNEL2</name>
              <description>Selects which peripheral will be selected for the channel 3</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>	
        </register>
		
	    <!-- peripheral_select_channel4: peripheral_select_channel4 -->								<!-- REGISTER 24 -->
        <register>
          <name>PERIPHERAL_SELECT_CHANNEL4</name>
          <description>Peripheral Select Channel4 register</description>
          <addressOffset>0x818</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x01F</resetMask>
		  
		  <fields>
		    <!-- peripheral_select_channel4 -->
            <field>
              <name>PERIPHERAL_SELECT_CHANNEL4</name>
              <description>Selects which peripheral will be selected for the channel 4</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>	
        </register>

		<!-- peripheral_select_channel5: Peripheral Select Channel5 register -->								<!-- REGISTER 25 -->
        <register>
          <name>PERIPHERAL_SELECT_CHANNEL5</name>
          <description>Peripheral Select Channel5 register</description>
          <addressOffset>0x81C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x01F</resetMask>
		  
		  <fields>
		    <!-- peripheral_select_channel5 -->
            <field>
              <name>PERIPHERAL_SELECT_CHANNEL5</name>
              <description>Selects which peripheral will be selected for the channel 3</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>	
        </register>

		<!-- peripheral_select_channel6: Peripheral Select Channel6 register -->								 <!-- REGISTER 26 -->
        <register>
          <name>PERIPHERAL_SELECT_CHANNEL6</name>
          <description>Peripheral Select Channel6 register</description>
          <addressOffset>0x820</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x01F</resetMask>
		  
		  <fields>
		    <!-- peripheral_select_channel6 -->
            <field>
              <name>PERIPHERAL_SELECT_CHANNEL6</name>
              <description>Selects which peripheral will be selected for the channel 6</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>	
        </register>
		
	    <!-- peripheral_select_channel7: Peripheral Select Channel7 register -->								 <!-- REGISTER 27 -->
        <register>
          <name>PERIPHERAL_SELECT_CHANNEL7</name>
          <description>Peripheral Select Channel7 register</description>
          <addressOffset>0x824</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x01F</resetMask>
		  
		  <fields>
		    <!-- peripheral_select_channel7 -->
            <field>
              <name>PERIPHERAL_SELECT_CHANNEL7</name>
              <description>Selects which peripheral will be selected for the channel 7</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>	
        </register>
		
	    <!-- UDMA_config_ctrl_register: DMA Controller Transfer Length Register -->								 <!-- REGISTER 28 -->	          
	    <register>
          <name>UDMA_CONFIG_CTRL_REG</name>
          <description>DMA Controller Transfer Length Register</description>
          <addressOffset>0x828</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x000000000</resetValue>
          <resetMask>0x1</resetMask>
		  
		  <fields>
		    <!-- Single_request_enable -->
            <field>
              <name>SINGLE_REQUEST_ENABLE</name>
              <description>Enabled signal for single request</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>	Single request will be disabled</description>
				  <value>0</value>
                </enumeratedValue>
	            <enumeratedValue>
                  <name>enabled</name>
                  <description>Single request will be enabled</description>
				  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>	
        </register>	
	  </registers>
    </peripheral>
	
	<!-- ULP_UDMA -->
    <peripheral derivedFrom ="UDMA0">
      <name>UDMA1</name>
      <baseAddress>0x24043000</baseAddress>
      <interrupt>
        <name>UDMA1</name>
        <value>10</value>
      </interrupt>
    </peripheral>
	
	
	<!-- HARDWARE RANDOM NUMBER GENERATOR-->
    <peripheral>
      <name>HWRNG</name>
      <version>1.0</version>
      <description>Random numbers generated are 16-bit random numbers and are generated using either 
					the True random number generator or the Pseudo random number generator.</description>
      <groupName>HWRNG</groupName>
      <baseAddress>0x45090000</baseAddress>
      <size>32</size>
      <access>read-write</access>

      <addressBlock>
        <offset>0x00</offset>
        <size>0x8</size>
        <usage>registers</usage>
      </addressBlock>

      <registers>
      <!-- HWRNG_CTRL  Register -->														<!--- Register 1 -->
	 
        <register>
          <name>HWRNG_CTRL_REG</name>
          <description>Random Number Generator Control Register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

          <fields>
            <!-- HWRNG_RNG_ST-->
            <field>
              <name>HWRNG_RNG_ST</name>
              <description>This bit is used to start the true number generation.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enables true random number generation</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disables true random number generation</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>

            <!-- HWRNG_PRBS_ST-->
            <field>
              <name>HWRNG_PRBS_ST</name>
              <description>This bit is used to start the pseudo random number generation</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description> Enables pseudo random number generation</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Disable</name>
                  <description> Disables pseudo random number generation</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			 <!-- soft reset-->
            <field>
              <name>SOFT_RESET</name>
              <description>This bit is used to start the pseudo random number generation</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Reset the scrambled data</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Not resetted</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			 <!-- RESERVED-->
            <field>
              <name>RESERVED1</name>
              <description>RESERVED1</description>
              <bitRange>[31:3]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>

		<!-- HWRNG_RAND_NUM  Register -->														<!--- Register 1 -->	 
        <register>
          <name>HWRNG_RAND_NUM_REG</name>
          <description>Hardware Random Number Register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

          <fields>
            <!-- HWRNG_RAND_NUM-->
            <field>
              <name>HWRNG_RAND_NUM</name>
              <description>Generated random number can be read from this register.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>	
       </registers>
     </peripheral>
	 
	 <!-- GENERAL PURPOSE TIMER -->  
    <peripheral>
      <name>TIMERS</name>
      <version>1.0</version>
      <description>TIMER can be used to generate various timing events for the software</description>
      <groupName>TIMERS</groupName>
      <baseAddress>0x24042000</baseAddress>
      <size>32</size>
      <access>read-write</access>

      <addressBlock>
        <offset>0</offset>
        <size>0x94</size>
        <usage>registers</usage>
      </addressBlock>

      <interrupt>
        <name>TIMER0</name>
        <value>2</value>
      </interrupt>
	  
	  <interrupt>
        <name>TIMER1</name>
        <value>3</value>
      </interrupt>
	
	  <interrupt>
        <name>TIMER2</name>
        <value>4</value>
      </interrupt>
	  
	  <interrupt>
        <name>TIMER3</name>
        <value>5</value>
      </interrupt>
	
     		
	  <registers>
	  
      <!-- TMR0_MATCH: Timer 0 Match Register -->									 <!-- REGISTER 1 -->
	    <cluster>
	      <dim>4</dim>
		  <dimIncrement>0x4</dimIncrement>
		  <dimIndex>0-3</dimIndex>
          <name>MATCH_CTRL[%s]</name>
		  <addressOffset>0x0000</addressOffset>
		  
        <register>
          <name>TMR_MATCH</name>
          <description>Timer Match Register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0xFFFF</resetValue>
          <resetMask>0xFFFF</resetMask>

		  <fields>
            <!-- TMR_MATCH -->
            <field>
              <name>TMR_MATCH</name>
              <description> This bits are used to program the lower significant 16-bits of 
			                timer time out value in millisecond or number of system clocks
			  </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
	
		
      <!-- TMR_CNTRL: Timer Control Register -->						       	 <!-- REGISTER 3 -->
        <register>
          <name>TMR_CNTRL</name>
          <description>Timer Control Register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFF</resetMask>

          <fields>
            <!-- TMR_START : Timer start -->
            <field>
              <name>TMR_START</name>
              <description> This Bit are Used to start the timer timer gets reset upon setting this bit
			  </description>
              <bitRange>[0:0]</bitRange>
              <access>write-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>None</name>
                  <description>Timer start</description>
				   <value>1</value>
                </enumeratedValue>
  			  </enumeratedValues>
            </field>
			
		    <!-- TMR_INTR_CLR : Timer interrupt clear -->
            <field>
              <name>TMR_INTR_CLR</name>
              <description> This Bit are Used to clear the timer</description>
              <bitRange>[1:1]</bitRange>
              <access>write-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>None</name>
                  <description>Clear interrupt</description>
				   <value>1</value>
                </enumeratedValue>
  			  </enumeratedValues>
            </field>
			
		    <!-- TMR_INTR_ENABLE : Timer interrupt enable -->
            <field>
              <name>TMR_INTR_ENABLE</name>
              <description> This Bit are Used to enable the time out interrupt</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>enable</name>
                  <description>Interrupt enable</description>
				   <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>disable</name>
                  <description>Interrupt disable</description>
				   <value>0</value>
                </enumeratedValue>
  			  </enumeratedValues>
            </field>
			
		    <!-- TMR_TYPE : Timer type -->
            <field>
              <name>TMR_TYPE</name>
              <description>This Bit are Used to select the type of timer</description>
              <bitRange>[4:3]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>256_MICRO_SECOND</name>
                  <description>256 Micro second mode</description>
				  <value>2</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>1_MICRO_SECOND</name>
                  <description>1 Micro second mode</description>
				  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>COUNT_DOWN_TIMER</name>
                  <description>Count down timer</description>
				  <value>0</value>
                </enumeratedValue>
  			  </enumeratedValues>
            </field>
			
		    <!-- TMR_MODE : Timer mode -->
            <field>
              <name>TMR_MODE</name>
              <description> This Bit are Used to select the mode working of timer</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Periodic timer</description>
				  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>Disable</name>
                  <description>One shot timer</description>
				  <value>0</value>
                </enumeratedValue>
  			  </enumeratedValues>
            </field>
			
		    <!-- TMR_STOP : Timer stop -->
            <field>
              <name>TMR_STOP</name>
              <description> This Bit are Used to stop the timer</description>
              <bitRange>[6:6]</bitRange>
              <access>write-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>None</name>
                  <description>Stops the timer</description>
				  <value>1</value>
                </enumeratedValue>
  			  </enumeratedValues>
            </field>
			
            <!-- COUNTER_UP -->
            <field>
              <name>COUNTER_UP</name>
              <description>For reading/tracking counter in up counting this bit has to be set
			  </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
		 
		 
		 <!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1  		           
			  </description>
              <bitRange>[31:8]</bitRange>
              <access>read-only</access>
            </field>
		 </fields>
		
		</register>
	  </cluster>
     	 		
      <!-- TMR_STAT: Timer Status Register -->									 <!-- REGISTER 25 -->
        <register>
          <name>TMR_STAT</name>
          <description>Timer Status Register</description>
          <addressOffset>0x80</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>

		  <fields>
            <!-- TMR0_INTR_STATUS: Timer 0 Interrupt Status -->
            <field>
              <name>TMR0_INTR_STATUS</name>
              <description>This bit indicates status of the interrupt generated by timer 0
			  </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>INTERRUPT_PRESENT</name>
                  <description>Interrupt present</description>
				   <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>INTERRUPT_ABSENT</name>
                  <description>No Interrupt present</description>
				   <value>0</value>
                </enumeratedValue>
  			  </enumeratedValues>
            </field>
			
		    <!-- TMR1_INTR_STATUS: Timer 1 Interrupt Status -->
            <field>
              <name>TMR1_INTR_STATUS</name>
              <description>This bit indicates status of the interrupt generated by timer 1
			  </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>INTERRUPT_PRESENT</name>
                  <description>Interrupt present</description>
				   <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>INTERRUPT_ABSENT</name>
                  <description>No Interrupt present</description>
				   <value>0</value>
                </enumeratedValue>
  			  </enumeratedValues>
            </field>
			
	        <!-- TMR2_INTR_STATUS: Timer 2 Interrupt Status -->
            <field>
              <name>TMR2_INTR_STATUS</name>
              <description>This bit indicates status of the interrupt generated by timer 2
			  </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>INTERRUPT_PRESENT</name>
                  <description>Interrupt present</description>
				   <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>INTERRUPT_ABSENT</name>
                  <description>No Interrupt present</description>
				   <value>0</value>
                </enumeratedValue>
  			  </enumeratedValues>
            </field>
			
		    <!-- TMR3_INTR_STATUS: Timer 3 Interrupt Status -->
            <field>
              <name>TMR3_INTR_STATUS</name>
              <description>This bit indicates status of the interrupt generated by timer 3
			  </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>INTERRUPT_PRESENT</name>
                  <description>Interrupt present</description>
				   <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>INTERRUPT_ABSENT</name>
                  <description>No Interrupt present</description>
				   <value>0</value>
                </enumeratedValue>
  			  </enumeratedValues>
            </field>
			
			<!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1  		           
			  </description>
              <bitRange>[31:4]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
      <!-- TMR_US_PERIOD_INT: Timer micro second period Integral Part Register -->						 <!-- REGISTER 26 -->
        <register>
          <name>TMR_US_PERIOD_INT</name>
          <description>Timer micro second period Integral Part Register</description>
          <addressOffset>0x84</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0xFFFF</resetValue>
          <resetMask>0xFFFF</resetMask>

		  <fields>
            <!-- TMR_US_PERIOD_INT -->
            <field>
              <name>TMR_US_PERIOD_INT</name>
              <description> This bits are used to program the integer part of number of clock cycles
                            per microseconds of the system clock used			  
			           
			  </description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>		
			<!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1  		           
			  </description>
              <bitRange>[31:16]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
	  <!-- TMR_US_PERIOD_FRAC: Timer microsecond period Fractional Part Register -->						 <!-- REGISTER 27 -->
        <register>
          <name>TMR_US_PERIOD_FRAC</name>
          <description>Timer microsecond period Fractional Part Register</description>
          <addressOffset>0x88</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0xFF</resetValue>
          <resetMask>0xFF</resetMask>

		  <fields>
            <!-- TMR_US_PERIOD_FRAC -->
            <field>
              <name>TMR_US_PERIOD_FRAC</name>
              <description> This bits are used to program the fractional part of number of clock cycles
                            per microseconds of the system clock used		  
			           
			  </description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1  		           
			  </description>
              <bitRange>[31:8]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
	  <!-- TMR_MS_PERIOD_INT: Timer 256 microsecond period Integral Part Register -->						 <!-- REGISTER 28 -->
        <register>
          <name>TMR_MS_PERIOD_INT</name>
          <description>Timer 256 microsecond period Integral Part Register</description>
          <addressOffset>0x8C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0xFFFF</resetValue>
          <resetMask>0xFFFF</resetMask>

		  <fields>
            <!-- TMR_MS_PERIOD_INT -->
            <field>
              <name>TMR_MS_PERIOD_INT</name>
              <description> This bits are used to program the integer part of number of clock cycles
                            per 256 microseconds of the system clock used			  
			           
			  </description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>

				<!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1  		           
			  </description>
              <bitRange>[31:16]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
	  <!-- TMR_MS_PERIOD_FRAC: Timer 256 microsecond period Fractional Part Register -->						 <!-- REGISTER 29 -->
        <register>
          <name>TMR_MS_PERIOD_FRAC</name>
          <description>Timer 256 microsecond period Fractional Part Register</description>
          <addressOffset>0x90</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0xFF</resetValue>
          <resetMask>0xFF</resetMask>

		  <fields>
            <!-- TMR_MS_PERIOD_FRAC_ -->
            <field>
              <name>TMR_MS_PERIOD_FRAC_</name>
              <description> This bits are used to program the fractional part of number of clock cycles
                            per 256 microseconds of the system clock used		  		           
			  </description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
	
		    <!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reserved1  		           
			  </description>
              <bitRange>[31:8]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
	  </registers>
    </peripheral>
    
	<!-- CAN PERIPHERAL -->
    <peripheral>
      <name>CAN0</name>
      <version>1.0</version>
      <description>The DCAN is a standalone CAN (Controller Area Network) controller widely used in automotive and industrial applications.</description>
      <groupName>CAN</groupName>
      <baseAddress>0x45070000</baseAddress>
      <size>32</size>
      <access>read-write</access>

      <addressBlock>
        <offset>0x00</offset>
        <size>0x1F</size>
        <usage>registers</usage>
      </addressBlock>

      <interrupt>
        <name>CAN0</name>
        <value>40</value>
      </interrupt>

      <registers>
      <!-- MR : Mode Register-->									                                      <!-- REGISTER 1 -->
        <register>
          <name>MR</name>
          <description>Mode Register</description>
          <addressOffset>0x00</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x04</resetValue>
          <resetMask>0x7</resetMask>

          <fields>
			<!--AFM-->
            <field>
              <name>AFM</name>
              <description>hardware acceptance filter scheme</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>dual filter is used</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>single filter is used</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>	
			
			<!--LOM-->
            <field>
              <name>LOM</name>
              <description>Listen Only Mode</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Normal mode is set by writing 0 to LOM and 0to RM while in reset mode</description>
                  <value>00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Listen only mode is set by writing 1 to LOM bit and 0 to RM bit while in reset mode</description>							    
                  <value>01</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>	
			
			<!--RM : Reset Mode-->
            <field>
              <name>RM</name>
              <description>Reset Mode</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Normal mode or Listen only mode depending on LOM value</description>
                  <value>00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>DCAN works in reset mode</description>							    
                  <value>01</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>	
		  </fields>
		</register>
						
	  <!-- CMR: Command register -->									                                   <!-- REGISTER 2 -->
        <register>
          <name>CMR</name>
          <description>Command Register</description>
          <addressOffset>0x01</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0x6</resetMask>

          <fields>
			<!--AT-->
            <field>
              <name>AT</name>
              <description>Abort Transmission</description>
              <bitRange>[1:1]</bitRange>
              <access>write-only</access>
            </field>	
			
			<!--TR-->
            <field>
              <name>TR</name>
              <description>Transmit Request</description>
              <bitRange>[2:2]</bitRange>
              <access>write-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>NONE</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>initiates frame transmission by Bit Stream Processor</description>							    
                  <value>01</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  </fields>
		</register>
		
	   <!-- SR: Status register -->									                                     <!-- REGISTER 3 -->
        <register>
          <name>SR</name>
          <description>Status register</description>
          <addressOffset>0x02</addressOffset>
          <size>8</size>
          <access>read-only</access>
          <resetValue>0x20</resetValue>
     
		  <fields>
			<!--BS-->
            <field>
              <name>BS</name>
              <description>Bus Off Status</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>frame reception and transmission is possible</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>node is in bus off state and cannot transmit and receive frames</description>							    
                  <value>01</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          
			<!--ES-->
            <field>
              <name>ES</name>
              <description>Error Status</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>NONE</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>At least one of CAN error counters reached error warning limit (96).</description>							    
                  <value>01</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!--TS-->
            <field>
              <name>TS</name>
              <description>Transmit Status</description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>NONE</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>DCAN core is transmitting a message</description>							    
                  <value>01</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!--RS-->
            <field>
              <name>RS</name>
              <description>Receive Status</description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>NONE</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>DCAN core is receiving a message.</description>							    
                  <value>01</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!--TBS-->
            <field>
              <name>TBS</name>
              <description>Transmit Buffer Status</description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>transmit buffer is locked for CPU (ie. message is being transmitted or transmission pending).</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>transmit buffer is released for CPU (ie. CPU may write new message into TX buffer).</description>							    
                  <value>01</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!--DSO-->
            <field>
              <name>DSO</name>
              <description>Data Overrun Status</description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>no overrun occurred since last clear data overrun command.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>RX FIFO encounters overrun</description>							    
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!--RBS-->
            <field>
              <name>RBS</name>
              <description>Data Overrun Status</description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>no messages are in FIFO</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>at least one message is in FIFO</description>							    
                  <value>01</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  </fields>
		</register>
          

      <!--ISR/IACK  INTERRUPT STATUS / ACKNOWLEDGE REGISTER -->									     <!-- REGISTER 4 -->
		<register>
          <name>ISR_IACK</name>
          <description>Interrupt Status/Acknowledge Register</description>
          <addressOffset>0x03</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0x7F</resetMask>
		  
		  <fields>
			<!--DOI-->
            <field>
              <name>DOI</name>
              <description>Data Overrun Interrupt</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>DOI interrupt write this bit with 1.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>receive FIFO overrun occurred</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>	
			
			<!--BEI :Buss Error Interrupt-->
            <field>
              <name>BEI</name>
              <description>Bus Error Interrupt</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>BEI interrupt write 1 to this bit.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>DCAN encounters bus error while transmitting or receiving message</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>	
			
			<!--TI : Transmission Interrupt-->
            <field>
              <name>TI</name>
              <description>Transmission Interrupt</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>TI bit must be cleared by CPU by writing 1 to it to reset write pointer to TX RAM before next frame data will be written.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>bit is set high after successful transmission</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>	
			
			<!--RI : Receive Interrupt-->
            <field>
              <name>RI</name>
              <description>Receive Interrupt</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>CPU must write RI bit with 1 (message read acknowledge), to decrement RX message counter (RMC)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>there is at least one message in the receive FIFO.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>	
			
			<!--EPI : Error Passive Interrupt-->
            <field>
              <name>EPI</name>
              <description>Error Passive Interrupt</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Write 1 to EPI clears the Error Passive Interrupt</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>CAN bus controller reached or exit error passive level (i.e. on state change active-to-passive or passive-to-active).</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>	
			
			<!--EWI : Error Warning Interrupt-->
            <field>
              <name>EWI</name>
              <description>Error Warning Interrupt</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Write 1 to EWI to clear interrupt</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>CAN bus controller reached or exit error passive level (i.e. on state change active-to-passive or passive-to-active).</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>	
			
			<!--ALI :Arbitration Lost Interrupt-->
            <field>
              <name>ALI</name>
              <description>Arbitration Lost Interrupt</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Write 1 to ALI clears this interrupt</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>ALI (Arbitration Lost Interrupt) is activated when DCAN core lost arbitration during transmission of its own
							   message and became a receiver.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>	
		  </fields>
		</register>
		
	  <!-- IMR : Interrupt Mask register  -->									                           <!-- REGISTER 5 -->
		<register>
          <name>IMR</name>
          <description>Interrupt Mask register.Setting appropriate bit in IMR register enables interrupt assigned to
					   it, clearing disables this interrupt </description>
          <addressOffset>0x04</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0x7F</resetMask>
		  
		  <fields>
			<!--DOIM-->
            <field>
              <name>DOIM</name>
              <description>mask for DOI interrupt</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>	
			
			<!--BEIM-->
            <field>
              <name>BEIM</name>
              <description>mask for BEI interrupt</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--TIM-->
            <field>
              <name>TIM</name>
              <description>mask for TI interrupt</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--RIM-->
            <field>
              <name>RIM</name>
              <description>mask for RI interrupt</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--EPIM-->
            <field>
              <name>EPIM</name>
              <description>mask for EPI interrupt</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--EWIM-->
            <field>
              <name>EWIM</name>
              <description>mask for EWI interrupt</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--ALIM-->
            <field>
              <name>ALIM</name>
              <description>mask for ALI interrupt</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
	
	  <!--RMC : Receive Message Counter-->									                             <!-- REGISTER 6 -->
		<register>
          <name>RMC</name>
          <description>Receive Message Counter</description>
          <addressOffset>0x05</addressOffset>
          <size>8</size>
          <access>read-only</access>
          <resetValue>0x00</resetValue>
          <resetMask>0x3</resetMask>
			
		  <fields>
			<!--RMC-->
            <field>
              <name>RMC</name>
              <description>number of stored message frames</description>
              <bitRange>[4:0]</bitRange>
              <access>read-only</access>
            </field>	
		  </fields>
		</register>
			
	  <!--BTR0  BUS TIMING REGISTER 0-->									                          <!-- REGISTER 7 -->
		<register>
          <name>BTR0</name>
          <description>BUS TIMING REGISTER 0</description>
          <addressOffset>0x06</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
			
		  <fields>
			<!--BRP-->
            <field>
              <name>BRP</name>
              <description>Baud Rate Pre scaler</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>	
			
			<!--SJW-->
            <field>
              <name>SJW</name>
              <description>Synchronization Jump Width</description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
		 <!--BTR1  BUS TIMING REGISTER 1-->									                          <!-- REGISTER 8 -->
		<register>
          <name>BTR1</name>
          <description>BUS TIMING REGISTER 1.define the length of bit period, location of the sample point and
					   number of samples to be taken at each sample point</description>
          <addressOffset>0x07</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
			
		  <fields>
			<!--TSEG1-->
            <field>
              <name>TSEG1</name>
              <description>Number of clock cycles per Time Segment 1</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>	
			
			<!--TSEG2-->
			
            <field>
              <name>TSEG_2</name>
              <description>Number of clock cycles per Time Segment 1</description>
              <bitRange>[6:4]</bitRange>
              <access>read-write</access>
            </field>	
			
			<!--SAM-->
            <field>
              <name>SAM</name>
              <description>Number of bus level samples</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>bus level is sampled once</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>bus level is sampled three times</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>			  
            </field>
		  </fields>
		</register>
		
	   <!--TXBUF  TRANSMIT BUFFER REGISTER-->									                          <!-- REGISTER 9 -->
		<register>
          <name>TXBUF</name>
          <description>TRANSMIT BUFFER REGISTER</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
			
		  <fields>
			<!--TXBUF0-->
            <field>
              <name>TXBUF0</name>
              <description>Transmit Buffer Register is used to write CAN frame destined to send over CAN network.</description>
              <bitRange>[7:0]</bitRange>
              <access>write-only</access>
            </field>	
			
			<!--TXBUF1-->
            <field>
              <name>TXBUF1</name>
              <description>Transmit Buffer Register is used to write CAN frame destined to send over CAN network.</description>
              <bitRange>[15:8]</bitRange>
              <access>write-only</access>
            </field>
			
			<!--TXBUF2-->
            <field>
              <name>TXBUF2</name>
              <description>Transmit Buffer Register is used to write CAN frame destined to send over CAN network.</description>
              <bitRange>[23:16]</bitRange>
              <access>write-only</access>
            </field>
			
			<!--TXBUF3-->
            <field>
              <name>TXBUF3</name>
              <description>Transmit Buffer Register is used to write CAN frame destined to send over CAN network.</description>
              <bitRange>[31:24]</bitRange>
              <access>write-only</access>
            </field>
		  </fields>
		</register>
			
	  <!--RXBUF  RECEIVE BUFFER REGISTER-->									                          <!-- REGISTER 10 -->
		<register>
          <name>RXBUF</name>
          <description>RECEIVE BUFFER REGISTER</description>
          <addressOffset>0x0C</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
			
		  <fields>
			<!--RXBUF0-->
            <field>
              <name>RXBUF0</name>
              <description>Receive Buffer Register is used to read CAN frames received by the DCAN core from CAN network</description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>	
			
			<!--RXBUF1-->
            <field>
              <name>RXBUF1</name>
              <description>Receive Buffer Register is used to read CAN frames received by the DCAN core from CAN network</description>
              <bitRange>[15:8]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--RXBUF2-->
            <field>
              <name>RXBUF2</name>
              <description>Receive Buffer Register is used to read CAN frames received by the DCAN core from CAN network</description>
              <bitRange>[23:16]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--RXBUF3-->
            <field>
              <name>RXBUF3</name>
              <description>Receive Buffer Register is used to read CAN frames received by the DCAN core from CAN network</description>
              <bitRange>[31:24]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
			
	  <!--ACR  ACCEPTANCE CODE REGISTER-->									                          <!-- REGISTER 11 -->
		<register>
          <name>ACR</name>
          <description>ACCEPTANCE CODE REGISTER</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
			
		  <fields>
			<!--ACR0-->
            <field>
              <name>ACR0</name>
              <description>The acceptance code registers contains bit patterns of messages to be received</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>		
			
			<!--ACR1-->
            <field>
              <name>ACR1</name>
              <description>The acceptance code registers contains bit patterns of messages to be received</description>
              <bitRange>[15:8]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--ACR2-->
            <field>
              <name>ACR2</name>
              <description>The acceptance code registers contains bit patterns of messages to be received</description>
              <bitRange>[23:16]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--ACR3-->
            <field>
              <name>ACR3</name>
              <description>The acceptance code registers contains bit patterns of messages to be received</description>
              <bitRange>[31:24]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
      <!--AMR  ACCEPTANCE MASK REGISTER-->									                          <!-- REGISTER 12 -->
		<register>
          <name>AMR</name>
          <description>ACCEPTANCE MASK REGISTER</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
			
		  <fields>
			<!--AMR0-->
            <field>
              <name>AMR0</name>
              <description>Acceptance mask registers defines which bit positions will be compared and which ones
						   are do not care. Setting certain AMR bit define corresponding bit in ACR as do not care.</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>		
			
			<!--AMR1-->
            <field>
              <name>AMR1</name>
              <description>acceptance mask registers defines which bit positions will be compared and which ones
							are do not care. Setting certain AMR bit define corresponding bit in ACR as do not care.</description>
              <bitRange>[15:8]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--AMR2-->
            <field>
              <name>AMR2</name>
              <description>acceptance mask registers defines which bit positions will be compared and which ones
							are do not care. Setting certain AMR bit define corresponding bit in ACR as do not care.</description>
              <bitRange>[23:16]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--AMR3-->
            <field>
              <name>AMR3</name>
              <description>acceptance mask registers defines which bit positions will be compared and which ones
							are do not care. Setting certain AMR bit define corresponding bit in ACR as do not care.</description>
              <bitRange>[31:24]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
	  <!-- RXERR  RECEIVE ERROR COUNTER REGISTER-->									                 <!-- REGISTER 13-->
		<register>
          <name>RXERR</name>
          <description>RECEIVE ERROR COUNTER REGISTER</description>
          <addressOffset>0x19</addressOffset>
          <size>8</size>
          <access>read-only</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
			
		  <fields>
			<!--RXERR-->
            <field>
              <name>RXERR</name>
              <description>The RXERR register reflects current value of the receive error counter</description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>	
		  </fields>
		</register>	
			
		 <!-- TXERR  TRANSMIT ERROR COUNTER REGISTER-->									            <!-- REGISTER 14 -->
		<register>
          <name>TXERR</name>
          <description>RECEIVE ERROR COUNTER REGISTER</description>
          <addressOffset>0x1A</addressOffset>
          <size>8</size>
          <access>read-only</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
			
		  <fields>
			<!--TXERR-->
            <field>
              <name>TXERR</name>
              <description>The TXERR register reflects current value of the transmit error counter</description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>	
		  </fields>
		</register>	
		
	  <!--ECC  ERROR CODE CAPTURE REGISTER-->									                   <!-- REGISTER 15 -->
		<register>
          <name>ECC</name>
          <description> ERROR CODE CAPTURE REGISTER</description>
          <addressOffset>0x18</addressOffset>
          <size>8</size>
          <access>read-only</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
			
		  <fields>
			<!--BER-->
            <field>
              <name>BER</name>
              <description>Bit Error occurred</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>	
			
			<!--STFER-->
            <field>
              <name>STFER</name>
              <description>stuff error occurred</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
            </field>	
			
			<!--CRCER-->
            <field>
              <name>CRCER</name>
              <description>CRC error occurred</description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
            </field>	
			
			<!--FRMER-->
            <field>
              <name>FRMER</name>
              <description>Frame error occurred</description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--ACKER-->
            <field>
              <name>ACKER</name>
              <description>Acknowledgement error occurred</description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--EDIR-->
            <field>
              <name>EDIR</name>
              <description>direction of transfer while error occurred</description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Transmission</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Reception</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>		
            </field>
			
			<!--TXWRN-->
            <field>
              <name>TXWRN</name>
              <description>set when TXERR counter is greater than or equal to 96</description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--RXWRN-->
            <field>
              <name>RXWRN</name>
              <description>set when RXERR counter is greater than or equal to 96</description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>	

	  <!--ALC  ARBITRATION LOST CODE CAPTURE REGISTER-->									          <!-- REGISTER 16 -->
		<register>
          <name>ALC</name>
          <description>ARBITRATION LOST CODE CAPTURE REGISTER</description>
          <addressOffset>0x1B</addressOffset>
          <size>8</size>
          <access>read-only</access>
          <resetValue>0x00</resetValue>
          <resetMask>0x1F</resetMask>
			
		  <fields>
			<!--ALC-->
            <field>
              <name>ALC</name>
              <description>Arbitration Lost Capture</description>
              <bitRange>[4:0]</bitRange>
              <access>read-only</access>
            </field>	
          </fields>	
		</register>
	  </registers>
	</peripheral>
	
	<!-- Quadrature Encoder Interface -->
    <peripheral>
      <name>QEI</name>
      <version>1.0</version>
      <description>The Quadrature Encoder Interface (QEI) module provides the interface to incremental encoders
				   for obtaining mechanical position data</description>
      <groupName>QEI</groupName>
      <baseAddress>0x47060000</baseAddress>
      <size>32</size>
      <access>read-write</access>

      <addressBlock>
        <offset>0x00</offset>
        <size>0x50</size>
        <usage>registers</usage>
      </addressBlock>

      <interrupt>
        <name>QEI</name>
        <value>49</value>
      </interrupt>

      <registers>
      <!-- QEI_STATUS_REG: QEI Status Register -->									<!-- REGISTER 1 -->
        <register>
          <name>QEI_STATUS_REG</name>
          <description>QEI Status Register </description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFF</resetMask>

          <fields>
            <!-- Qei_index -->
            <field>
              <name>QEI_INDEX</name>
              <description>This is a direct value from the position signal generator</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
			
			<!-- Qei_position_B -->
            <field>
              <name>QEI_POSITION_B</name>
              <description>This is a direct value from the position signal generator.Value refers to the signal Position_B from the generator.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
            </field>
			
			<!-- Qei_position_A -->
            <field>
              <name>QEI_POSITION_A</name>
              <description>This is a direct value from the position signal generator.Value refers to the signal Position_A from the generator.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
            </field>
			
			<!-- Position_cntr_err -->
            <field>
              <name>POSITION_CNTR_ERR</name>
              <description>Count Error Status Flag bit</description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
            </field>
			
			<!-- Position_cntr_direction-->
            <field>
              <name>POSITION_CNTR_DIRECTION</name>
              <description>Position Counter Direction Status bit</description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Position counter direction is negative (-)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Position counter direction is positive (+)</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  </fields>
		</register>
						
	  <!-- QEI_CTRL_REG_SET Register -->									            <!-- REGISTER 2 -->
		<register>
          <name>QEI_CTRL_REG_SET</name>
          <description> QEI Control Set Register </description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFF</resetMask>
		  
		  <fields>
			<!-- Qei_sft_rst-->
            <field>
              <name>QEI_SFT_RST</name>
              <description>Quadrature encoder soft reset. It is self reset signal.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
			
			<!-- Qei_swap_phase_AB-->
            <field>
              <name>QEI_SWAP_PHASE_AB</name>
              <description>Phase A and Phase B Input Swap Select bit</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Phase A and Phase B inputs are not swapped</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Phase A and Phase B inputs are swapped</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- Pos_cnt_rst_with_index_en-->
            <field>
              <name>POS_CNT_RST_WITH_INDEX_EN</name>
              <description>Phase A and Phase B Input Swap Select bit</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>position counter is getting reset after reaching max count, which is mentioned in position_max_cnt</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>position counter is getting reset for every index pulse</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			
			<!-- Pos_cnt_direction_ctrl-->
            <field>
              <name>POS_CNT_DIRECTION_CTRL</name>
              <description>NONE</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>position B pin defines the direction of position counter</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>pos_cnt_dir_frm_reg defines the position counter direction</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- Pos_cnt_dir_frm_reg-->
            <field>
              <name>POS_CNT_DIR_FRM_REG</name>
              <description>Position Counter Direction indication from user</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Position counter direction is negative (-)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Position counter direction is positive (+)</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		
			
			<!-- Index_cnt_rst_en-->
            <field>
              <name>INDEX_CNT_RST_EN</name>
              <description>NONE</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>NONE</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>index counter is going to reset after reaching max count, which is mentioned in qei_index_max_cnt register.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- Digital_filter_bypass-->
            <field>
              <name>DIGITAL_FILTER_BYPASS</name>
              <description>NONE</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>digital filter is in-path for all input signals</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>digital filter is bypassed for all input signals (position A, position B and Index)</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- Timer_mode-->
            <field>
              <name>TIMER_MODE</name>
              <description>NONE</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Quadrature encoder mode</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>timer mode. In this mode, decoded timer pulse and direction are taken from position A and position B pins respectively.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- Start_velocity_cntr -->
            <field>
              <name>START_VELOCITY_CNTR</name>
              <description>Starting the velocity counter. It is self reset bit.</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--Qei_stop_in_idle-->
            <field>
              <name>QEI_STOP_IN_IDLE</name>
              <description>NONE</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>QEI position status counter is working as 32 bit counter.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>QEI position status counter is working as 16 bit counter</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!--Qei_pos_cnt_16_bit_mode-->
            <field>
              <name>QEI_POS_CNT_16_BIT_MODE</name>
              <description>Qei position counter 16 bit mode enable</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>No effect</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>QEI position status counter will be working as a 16 bit counter</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!--Pos_cnt_rst-->
            <field>
              <name>POS_CNT_RST</name>
              <description>1=position counter is going to reset</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
			</field>
			
			<!--Index_cnt_rst-->
            <field>
              <name>INDEX_CNT_RST</name>
              <description>1= index counter is going to reset.</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
			</field>
		  </fields>
		</register>
		
	  <!-- QEI_CTRL_REG_RESET Register -->									            			<!-- REGISTER 3 -->
		<register>
          <name>QEI_CTRL_REG_RESET_REg</name>
          <description>PWM Interrupt mask Register</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFF</resetMask>
		  
		  <fields>
			<!-- Qei_sft_rst-->
            <field>
              <name>QEI_SFT_RST</name>
              <description>Quadrature encoder soft reset. It is self reset signal</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
			
			<!-- Qei_swap_phase_AB-->
            <field>
              <name>QEI_SWAP_PHASE_AB</name>
              <description>Phase A and Phase B Input Swap Select bit</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Phase A and Phase B inputs are not swapped</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Phase A and Phase B inputs are swapped</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- Pos_cnt_rst_with_index_en-->
            <field>
              <name>POS_CNT_RST_WITH_INDEX_EN</name>
              <description>Phase A and Phase B Input Swap Select bit</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>position counter is getting reset after reaching max count, which is mentioned in position_max_cnt</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>position counter is getting reset for every index pulse</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- Pos_cnt_direction_ctrl-->
            <field>
              <name>POS_CNT_DIRECTION_CTRL</name>
              <description>NONE</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>position B pin defines the direction of position counter</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>pos_cnt_dir_frm_reg defines the position counter direction</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- Pos_cnt_dir_frm_reg-->
            <field>
              <name>POS_CNT_DIR_FRM_REG</name>
              <description>Position Counter Direction indication from user</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Position counter direction is negative (-)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Position counter direction is positive (+)</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- Index_cnt_rst_en-->
            <field>
              <name>INDEX_CNT_RST_EN</name>
              <description>NONE</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>NONE</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>index counter is going to reset after reaching max count, which is mentioned in qei_index_max_cnt register.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- Digital_filter_bypass-->
            <field>
              <name>DIGITAL_FILTER_BYPASS</name>
              <description>NONE</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>digital filter is in-path for all input signals</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>digital filter is bypassed for all input signals (position A, position B and Index)</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- Timer_mode-->
            <field>
              <name>TIMER_MODE</name>
              <description>NONE</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Quadrature encoder mode</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>timer mode. In this mode, decoded timer pulse and direction are taken from position A and position B pins respectively</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- Start_velocity_cntr -->
            <field>
              <name>START_VELOCITY_CNTR</name>
              <description>Starting the velocity counter. It is self reset bit.</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--Qei_stop_in_idle-->
            <field>
              <name>QEI_STOP_IN_IDLE</name>
              <description>NONE</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>QEI position status counter is working as 32 bit counter.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>QEI position status counter is working as 16 bit counter</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!--Qei_pos_cnt_16_bit_mode-->
            <field>
              <name>QEI_POS_CNT_16_BIT_MODE</name>
              <description>Qei position counter 16 bit mode enable</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>No effect</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>QEI position status counter will be working as a 16 bit counter</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!--Pos_cnt_rst-->
            <field>
              <name>POS_CNT_RST</name>
              <description>1=position counter is going to reset</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
			</field>
			
			<!--Index_cnt_rst-->
            <field>
              <name>INDEX_CNT_RST</name>
              <description>1= index counter is going to reset.</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
			</field>
		  </fields>
		</register>
          

      <!-- QEI_CNTLR_INIT Register  -->									                               <!-- REGISTER 4 -->
		<register>
          <name>QEI_CNTLR_INIT_REG</name>
          <description>NONE</description>
          <addressOffset>0x0C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFF</resetMask>
		  
		  <fields>
			<!-- Qei_encoding_mode-->
            <field>
              <name>QEI_ENCODING_MODE</name>
              <description>NONE</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>00</name>
                  <description>1x mode</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>01</name>
                  <description>2x mode</description>
                  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>10</name>
                  <description>4x mode</description>
                  <value>2</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>11</name>
                  <description>NONE</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!--Index_match_value-->
            <field>
              <name>INDEX_MATCH_VALUE</name>
              <description>These bits allow user to specify the state of position A and B during index pulse generation.</description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
			</field>
			
			<!-- Df_clk_divide_slt-->
            <field>
              <name>DF_CLK_DIVIDE_SLT</name>
              <description>Digital Filter Clock Divide Select bits</description>
              <bitRange>[9:6]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>0000</name>
                  <description>0000 = 1:1 Clock divide for Index, position A and B</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0001</name>
                  <description>0001 = 1:2 Clock divide for Index, position A and B</description>
                  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>0010</name>
                  <description>0010 = 1:4 Clock divide for Index, position A and B</description>
                  <value>2</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>0011</name>
                  <description>0011 = 1:8 Clock divide for Index, position A and B</description>
                  <value>3</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>0100</name>
                  <description>0100 = 1:16 Clock divide for Index, position A and B</description>
                  <value>4</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>0101</name>
                  <description>0101 = 1:32 Clock divide for Index, position A and B</description>
                  <value>5</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>0110</name>
                  <description>0110 = 1:64 Clock divide for Index, position A and B</description>
                  <value>6</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>0111</name>
                  <description>0111 = 1:128 Clock divide for Index, position A and B</description>
                  <value>7</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>1000</name>
                  <description>1000 = 1:256 Clock divide for Index, position A and B</description>
                  <value>8</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>1001</name>
                  <description>1001 = 1:512 Clock divide for Index, position A and B</description>
                  <value>9</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>1010</name>
                  <description>1010 = 1:1024 Clock divide for Index, position A and B</description>
                  <value>10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!--Unidirectional_velocity-->
            <field>
              <name>UNIDIRECTIONAL_VELOCITY</name>
              <description>Uni directional velocity enable.</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
			   <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>NONE</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>1 means direction change in position counter resets velocity counter</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
			</field>
			
			<!--Unidirectional_Index-->
            <field>
              <name>UNIDIRECTIONAL_INDEX</name>
              <description>Uni directional index enable.</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
			   <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>NONE</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>1 means direction change in position counter resets index counter</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
			</field>
			
			<!--Index_cnt_init-->
            <field>
              <name>INDEX_CNT_INIT</name>
              <description>Index counter initial value in unidirectional index enable mode.</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
			</field>
		  </fields>
		</register>
		
	  <!-- QEI_INDEX_CNT Register  -->									                                 <!-- REGISTER 5 -->
		<register>
          <name>QEI_INDEX_CNT_REG</name>
          <description>NONE</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFF</resetMask>
		  
		  <fields>
			<!--Qei_index_cnt-->
            <field>
              <name>QEI_INDEX_CNT</name>
              <description>Index counter value.User can initialize/change the index counter using this register</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
	  <!-- QEI_INDEX_MAX_CNT Register -->									                          <!-- REGISTER 6 -->
		<register>
          <name>QEI_INDEX_MAX_CNT_REG</name>
          <description>NONE</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0xFFFF</resetValue>
          <resetMask>0xFFFF</resetMask>
		
		  <fields>
		    <!-- Qei_index_max_cnt-->
            <field>
              <name>QEI_INDEX_MAX_CNT</name>
              <description>Qei index maximum count.</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
	  <!-- QEI_POSITION_CNT Register-->									                                   <!-- REGISTER 7 -->
		<register>
          <name>QEI_POSITION_CNT_REG</name>
          <description>NONE</description>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
			
		  <fields> 
			<!--Qei_position_cnt_wr_value-->
            <field>
              <name>QEI_POSITION_CNT_WR_VALUE_L</name>
              <description>This is used to program/change the value of position counter status[15:0]</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--Qei_position_cnt_wr_value-->
            <field>
              <name>QEI_POSITION_CNT_WR_VALUE_H</name>
              <description>This is used to program/change the value of position counter status[31:16].</description>
              <bitRange>[31:16]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
	  <!-- QEI_POSITION_MAX_CNT_LSW Register-->									                           <!-- REGISTER 8 -->
		<register>
          <name>QEI_POSITION_MAX_CNT_LSW_REG</name>
          <description>NONE</description>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000FFFF</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
			
		  <fields>
			<!--Qei_position_max_cnt[15:0]-->
            <field>
              <name>QEI_POSITION_MAX_CNT_L</name>
              <description>Qei position maximum count [15:0].This is a maximum count value that is allowed to increment in the position counter</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--Qei_position_max_cnt[31:16]-->
            <field>
              <name>QEI_POSITION_MAX_CNT_H</name>
              <description>Qei position maximum count [31:16].This is a maximum count value that is allowed to increment in the position counter</description>
              <bitRange>[31:16]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
	  <!-- QEI_INTR_STS Register-->									                                     <!-- REGISTER 9 -->
		<register>
          <name>QEI_INTR_STS_REG</name>
          <description>NONE</description>
          <addressOffset>0x28</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0000FFFF</resetValue>
          <resetMask>0x1F</resetMask>
			
		  <fields>
			<!--Qei_position_cnt_reset_intr_lev-->
            <field>
              <name>QEI_POSITION_CNT_RESET_INTR_LEV</name>
              <description>This is raised when the position counter reaches it's extremes</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--Qei_index_cnt_match_intr_lev-->
            <field>
              <name>QEI_INDEX_CNT_MATCH_INTR_LEV</name>
              <description>This is raised when index counter reaches max value loaded in to index_max_cnt register.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--Position_cntr_err_intr_lev-->
            <field>
              <name>POSITION_CNTR_ERR_INTR_LEV</name>
              <description>Whenever number of possible positions are mismatched with actual positions are received 
						   between two index pulses this will raised</description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--Velocity_less_than_intr_lev-->
            <field>
              <name>VELOCITY_LESS_THAN_INTR_LEV</name>
              <description>When velocity count is less than the value given in velocity_value_to_compare register, interrupt is raised</description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--Qei_position_cnt_match_intr_lev-->
            <field>
              <name>QEI_POSITION_CNT_MATCH_INTR_LEV</name>
              <description>This is raised when the position counter reaches position match value, which is programmable.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
	
	  <!--QEI_INTR_ACK Register-->									                             <!-- REGISTER 10 -->
		<register>
          <name>QEI_INTR_ACK_REG</name>
          <description>NONE</description>
          <addressOffset>0x2C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x1F</resetMask>
			
		  <fields>
			<!--Qei_position_cnt_reset_intr_lev-->
            <field>
              <name>QEI_POSITION_CNT_RESET_INTR_LEV</name>
              <description>Qei_position_cnt_reset_intr_ack</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
			   <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>No effect.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Qei position cnt reset intr will be cleared.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>	
			
			<!--Qei_index_cnt_match_intr_lev-->
            <field>
              <name>QEI_INDEX_CNT_MATCH_INTR_LEV</name>
              <description>NONE</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
			   <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>No effect.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Qei index cnt match intr will be cleared.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>	
			
			<!--Position_cntr_err_intr_lev-->
            <field>
              <name>POSITION_CNTR_ERR_INTR_LEV</name>
              <description>Position_cntr_err_intr_ack</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
			   <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>No effect.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Position cntr err intr will be cleared.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>	
			
			<!--Velocity_less_than_intr_lev-->
            <field>
              <name>VELOCITY_LESS_THAN_INTR_LEV</name>
              <description>Velocity_less_than_intr_ack</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
			   <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>No effect.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Velocity less than intr will be cleared</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>	
			
			<!--Qei_position_cnt_match_intr_lev-->
            <field>
              <name>QEI_POSITION_CNT_MATCH_INTR_LEV</name>
              <description>Qei_position_cnt_match_intr_ack</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
			   <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>No effect.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Qei position cnt match intr will be cleared.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>	
		  </fields>
		</register>
			
	  <!--QEI_INTR_MASK Register-->									                          <!-- REGISTER 11 -->
		<register>
          <name>QEI_INTR_MASK_REG</name>
          <description>NONE</description>
          <addressOffset>0x30</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x1F</resetMask>
			
		  <fields>
			<!--Qei_position_cnt_reset_intr_mask-->
            <field>
              <name>QEI_POSITION_CNT_RESET_INTR_MASK</name>
              <description>Qei_position_cnt_reset_intr_mask</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>If read : Qei position cnt reset intr is not given on qei_intr pin.
							   If write: No effect</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>If read : Qei position cnt reset intr is given on qei_intr pin
							   If write: Qei position cnt reset intr will not be given on qei_intr pin</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>	
			
			<!--Qei_index_cnt_match_intr_mask-->
            <field>
              <name>QEI_INDEX_CNT_MATCH_INTR_MASK</name>
              <description>Qei_index_cnt_match_intr_mask</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>If read : Qei index cnt match intr is not given on qei_intr pin
							   If write: No effect</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>If read : Qei index cnt match intr is given on qei_intr pin.
							   If write: Qei index cnt match intr will not be given on qei_intr pin.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>	
			
			<!--Position_cntr_err_intr_mask-->
            <field>
              <name>POSITION_CNTR_ERR_INTR_MASK</name>
              <description>Position_cntr_err_intr_mask</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>If read : Position cntr err intr is not given on qei_intr pin.
							   If write: No effect</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>If read : Position cntr err intr is given on qei_intr pin.
							   If write: Position cntr err intr will not be given on qei_intr pin</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>	
			
			<!--Velocity_less_than_intr_mask-->
            <field>
              <name>VELOCITY_LESS_THAN_INTR_MASK</name>
              <description>Velocity_less_than_intr_mask</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>If read : Velocity less than intr is not given on qei_intr pin.
							   If write: No effect</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>If read :Velocity less than intr is given on qei_intr pin.
							   If write: Velocity less than intr will not be given on qei_intr pin.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>	
			
			<!--Qei_position_cnt_match_intr_mask-->
            <field>
              <name>QEI_POSITION_CNT_MATCH_INTR_MASK</name>
              <description>Qei_position_cnt_match_intr_mask</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>If read :Qei position cnt match intr is given on qei_intr pin
							   If write: No effect</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>If read :Qei position cnt match intr is given on qei_intr pin.
							   If write:Qei position cnt match intr will not be given on qei_intr pin</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  </fields>
		</register>
			
	   <!--QEI_INTR_UNMASK Register-->									                          <!-- REGISTER 12 -->
		<register>
          <name>QEI_INTR_UNMASK_REg</name>
          <description>NONE</description>
          <addressOffset>0x34</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x1F</resetMask>
			
		  <fields>
			<!--Qei_position_cnt_reset_intr_unmask-->
            <field>
              <name>QEI_POSITION_CNT_RESET_INTR_UNMASK</name>
              <description>Qei_position_cnt_reset_intr_unmask</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>If read : Qei position cnt reset intr is not given on qei_intr pin.
							   If write: No effect</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>If read : Qei position cnt reset intr is given on qei_intr pin
							   If write: Qei position cnt reset intr will not be given on qei_intr pin</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>	
			
			<!--Qei_index_cnt_match_intr_unmask-->
            <field>
              <name>QEI_INDEX_CNT_MATCH_INTR_UNMASK</name>
              <description>Qei_index_cnt_match_intr_unmask</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>If read : Qei index cnt match intr is not given on qei_intr pin
							   If write: No effect</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>If read : Qei index cnt match intr is given on qei_intr pin.
							   If write: Qei index cnt match intr will not be given on qei_intr pin.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>	
			
			<!--Position_cntr_err_intr_unmask-->
            <field>
              <name>POSITION_CNTR_ERR_INTR_UNMASK</name>
              <description>Position_cntr_err_intr_unmask</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>If read : Position cntr err intr is not given on qei_intr pin.
							   If write: No effect</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>If read : Position cntr err intr is given on qei_intr pin.
							   If write: Position cntr err intr will not be given on qei_intr pin</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>	
			
			<!--Velocity_less_than_intr_unmask-->
            <field>
              <name>VELOCITY_LESS_THAN_INTR_UNMASK</name>
              <description>Velocity_less_than_intr_unmask</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>If read : Velocity less than intr is not given on qei_intr pin.
							   If write: No effect</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>If read :Velocity less than intr is given on qei_intr pin.
							   If write: Velocity less than intr will not be given on qei_intr pin.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>	
			
			<!--Qei_position_cnt_match_intr_unmask-->
            <field>
              <name>QEI_POSITION_CNT_MATCH_INTR_UNMASK</name>
              <description>Qei_position_cnt_match_intr_unmask</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>If read :Qei position cnt match intr is given on qei_intr pin
							   If write: No effect</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>If read :Qei position cnt match intr is given on qei_intr pin.
							   If write:Qei position cnt match intr will not be given on qei_intr pin</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  </fields>
		</register>
			
	  <!-- QEI_CLK_FREQ Register-->									                          <!-- REGISTER 13 -->
		<register>
          <name>QEI_CLK_FREQ_REG</name>
          <description>NONE</description>
          <addressOffset>0x38</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000027</resetValue>
          <resetMask>0xFF</resetMask>
			
		  <fields>
			<!--Qei_clk_freq-->
            <field>
              <name>QEI_CLK_FREQ</name>
              <description>Indication of clock frequency on which QEI controller is running.</description>
              <bitRange>[8:0]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
			
	  <!--QEI_DELTA_TIME Register-->									                          <!-- REGISTER 14 -->
		<register>
          <name>QEI_DELTA_TIME_REG</name>
          <description>NONE</description>
          <addressOffset>0x3C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x000006E7</resetValue>
          <resetMask>0xFFFFF</resetMask>
			
		  <fields>
			<!--Delta_time_for_velocity[19:0]-->
            <field>
              <name>DELTA_TIME_FOR_VELOCITY</name>
              <description>Delta time LSW to compute velocity</description>
              <bitRange>[19:0]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
							
	  <!-- QEI_VELOCITY Register-->									                          <!-- REGISTER 15 -->
		<register>
          <name>QEI_VELOCITY_REG</name>
          <description>NONE</description>
          <addressOffset>0x44</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
			
		  <fields>
			<!--Velocity_value_to_compare[15:0]-->
            <field>
              <name>VELOCITY_VALUE_TO_COMPARE_L</name>
              <description>If read :Velocity value to compare with velocity count LSW
						   If write :Velocity LSW count to compare using TA firmware</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>	
			
			<!--Velocity_value_to_compare[31:16]-->
            <field>
              <name>VELOCITY_VALUE_TO_COMPARE_H</name>
              <description>If write :Velocity value to compare with velocity count MSW.
						   If read :Velocity MSW count to compare using TA firmware</description>
              <bitRange>[31:16]</bitRange>
              <access>write-only</access>
            </field>	
		  </fields>
		</register>	
			
	  <!-- QEI_POSITION_MATCH Register-->									                          <!-- REGISTER 16 -->
		<register>
          <name>QEI_POSITION_MATCH_REG</name>
          <description>NONE</description>
          <addressOffset>0x4C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
			
		  <fields>
			<!--postion_match_value[15:0]-->
            <field>
              <name>POSTION_MATCH_VALUE_L</name>
              <description>Position match value to compare the position counter.</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>	
			
			<!--postion_match_value[31:16]-->
            <field>
              <name>POSTION_MATCH_VALUE_H</name>
              <description>Position match value to compare the position counter.</description>
              <bitRange>[31:16]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>		
	  </registers>
	</peripheral>
	
	<!-- GSPI Master1 -->
    <peripheral>
      <name>GSPI0</name>
      <version>1.0</version>
      <description>GSPI, or Generic SPI, is a module which has been derived from QSPI. GSPI can act only as a master
	  </description>
      <groupName>GSPI</groupName>
      <baseAddress>0x45030000</baseAddress>
      <size>32</size>
      <access>read-write</access>

      <addressBlock>
        <offset>0</offset>
        <size>0x40</size>
        <usage>registers</usage>
      </addressBlock>

      <interrupt>
        <name>GSPI0</name>
        <value>46</value>
      </interrupt>

      <registers>
      <!-- GSPI_CLK_CONFIG : GSPI Clock Configuration Register -->									<!-- REGISTER 1 -->
        <register>
          <name>GSPI_CLK_CONFIG</name>
          <description>GSPI Clock Configuration Register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0xFFFFFFF2</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

          <fields>
            <!-- GSPI_CLK_SYNC -->
            <field>
              <name>GSPI_CLK_SYNC</name>
              <description>If the clock frequency to FLASH (spi_clk) and SOC clk is same.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Divided SOC clock is connected SCLK. Division value is programmable</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name> Enable</name>
                  <description>SCLK clock and SOC clock are same</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- GSPI_CLK_EN -->
            <field>
              <name>GSPI_CLK_EN</name>
              <description>GSPI clock enable</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Dynamic clock gating is enabled in side GSPI controller</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Full time clock is enabled for GSPI controller.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  </fields>
		</register>
			
			
	  <!-- GSPI_BUS_MODE : GSPI Bus Mode Register -->									            <!-- REGISTER 2 -->
		<register>
          <name>GSPI_BUS_MODE</name>
          <description>GSPI Bus Mode Register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x7FF</resetMask>
		  
		  <fields>
			<!-- GSPI_DATA_SAMPLE_EDGE-->
            <field>
              <name>GSPI_DATA_SAMPLE_EDGE</name>
              <description>Samples MISO data on clock edges. This should be ZERO for mode3 clock</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Pos edge of loop back spi_pad_clk</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Neg edge of loop back spi_pad_clk</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- GSPI_CLK_MODE_CSN0-->
            <field>
              <name>GSPI_CLK_MODE_CSN0</name>
              <description>NONE</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Mode 0, GSPI_CLK is low when GSPI_CS is high for chip select0 (csn0)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Mode 3, GSPI_CLK is high when GSPI_CS is high for chip select0 (csn0)</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- GSPI_CLK_MODE_CSN1-->
            <field>
              <name>GSPI_CLK_MODE_CSN1</name>
              <description>NONE</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Mode 0, GSPI_CLK is low when GSPI_CS is high for chip select1 (csn1)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Mode 3, GSPI_CLK is high when GSPI_CS is high for chip select1 (csn1)</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- GSPI_CLK_MODE_CSN2-->
            <field>
              <name>GSPI_CLK_MODE_CSN2</name>
              <description>NONE</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Mode 0, GSPI_CLK is low when GSPI_CS is high for chip select2 (csn2)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Mode 3, GSPI_CLK is high when GSPI_CS is high for chip select2 (csn2)</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- GSPI_CLK_MODE_CSN3-->
            <field>
              <name>GSPI_CLK_MODE_CSN3</name>
              <description>NONE</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Mode 0, GSPI_CLK is low when GSPI_CS is high for chip select3 (csn3)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Mode 3, GSPI_CLK is high when GSPI_CS is high for chip select3 (csn3)</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- GSPI_GPIO_MODE_ENABLES-->
            <field>
              <name>GSPI_GPIO_MODE_ENABLES</name>
              <description>These bits are used to map GSPI on GPIO pins</description>
              <bitRange>[10:5]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- SPI_9115_FEATURE_EN-->
            <field>
              <name>SPI_9115_FEATURE_EN</name>
              <description>9115 specific features are enabled with this enable</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
          

        <!-- GSPI_MANUAL_CONFIG1 : GSPI Manual Configuration 1 Register  -->						<!-- REGISTER 3 -->
        <register>
          <name>GSPI_MANUAL_CONFIG1</name>
          <description>GSPI Manual Configuration 1 Register</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000001</resetValue>
          <resetMask>0xFFFF</resetMask>

          <fields>
			<!-- GSPI_MANUAL_CSN -->
			<field>
              <name>GSPI_MANUAL_CSN</name>
              <description> SPI CS in manual mode</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- GSPI_MANUAL_WR -->
			<field>
              <name>GSPI_MANUAL_WR</name>
              <description>Write enable for manual mode when CS is low.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- GSPI_MANUAL_RD -->
			<field>
              <name>GSPI_MANUAL_RD</name>
              <description>Read enable for manual mode when CS is low</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- GSPI_MANUAL_RD_CNT -->
			<field>
              <name>GSPI_MANUAL_RD_CNT</name>
              <description>Indicates total number of bytes to be read</description>
              <bitRange>[12:3]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- GSPI_MANUAL_CSN_SELECT -->
			<field>
              <name>GSPI_MANUAL_CSN_SELECT</name>
              <description>Indicates which CSn is valid. Can be programmable in manual mode</description>
              <bitRange>[14:13]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- SPI_FULL_DUPLEX_EN -->
			<field>
              <name>SPI_FULL_DUPLEX_EN</name>
              <description>Full duplex mode enable</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Full duplex mode disabled.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Full duplex mode enabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  </fields>
		</register>
		
		<!-- GSPI_MANUAL_CONFIG2 : GSPI Manual Configuration 2 Register  -->						<!-- REGISTER 4 -->
        <register>
          <name>GSPI_MANUAL_CONFIG2</name>
          <description>GSPI Manual Configuration 2 Register</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x000001F0</resetValue>
          <resetMask>0xFFF</resetMask>
		  
		  <fields>
			<!-- GSPI_WR_DATA_SWAP_MNL_CSN0-->
			<field>
              <name>GSPI_WR_DATA_SWAP_MNL_CSN0</name>
              <description>Swap the write data inside the GSPI controller it-self.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Manual write data swap is disabled for csn0.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Manual write data swap is enabled for csn0.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
             
			<!-- GSPI_WR_DATA_SWAP_MNL_CSN1-->
			<field>
              <name>GSPI_WR_DATA_SWAP_MNL_CSN1</name>
              <description>Swap the write data inside the GSPI controller it-self.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Manual write data swap is disabled for csn1</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Manual write data swap is enabled for csn1</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- GSPI_WR_DATA_SWAP_MNL_CSN2-->
			<field>
              <name>GSPI_WR_DATA_SWAP_MNL_CSN2</name>
              <description>Swap the write data inside the GSPI controller it-self.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Manual write data swap is disabled for csn2</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Manual write data swap is enabled for csn2</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- GSPI_WR_DATA_SWAP_MNL_CSN3-->
			<field>
              <name>GSPI_WR_DATA_SWAP_MNL_CSN3</name>
              <description>Swap the write data inside the GSPI controller it-self.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Manual write data swap is disabled for csn3</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Manual write data swap is enabled for csn3</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- GSPI_RD_DATA_SWAP_MNL_CSN0-->
			<field>
              <name>GSPI_RD_DATA_SWAP_MNL_CSN0</name>
              <description>Swap the read data inside the GSPI controller it-self.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Manual read data swap is disabled for csn0</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Manual read data swap is enabled for csn0</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- GSPI_RD_DATA_SWAP_MNL_CSN1-->
			<field>
              <name>GSPI_RD_DATA_SWAP_MNL_CSN1</name>
              <description>Swap the read data inside the GSPI controller it-self.</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Manual read data swap is disabled for csn1</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Manual read data swap is enabled for csn1</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- GSPI_RD_DATA_SWAP_MNL_CSN2-->
			<field>
              <name>GSPI_RD_DATA_SWAP_MNL_CSN2</name>
              <description>Swap the read data inside the GSPI controller it-self.</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Manual read data swap is disabled for csn2</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Manual read data swap is enabled for csn2</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- GSPI_RD_DATA_SWAP_MNL_CSN3-->
			<field>
              <name>GSPI_RD_DATA_SWAP_MNL_CSN3</name>
              <description>Swap the read data inside the GSPI controller it-self.</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Manual read data swap is disabled for csn3</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Manual read data swap is enabled for csn3</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- GSPI_MANUAL_SIZE_FRM_REG-->
			<field>
              <name>GSPI_MANUAL_SIZE_FRM_REG</name>
              <description>Manual reads and manual writes</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>1 Byte  8 bit mode </description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>2 Bytes  16 bit mode </description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- TAKE_GSPI_MANUAL_WR_SIZE_FRM_REG-->
			<field>
              <name>TAKE_GSPI_MANUAL_WR_SIZE_FRM_REG</name>
              <description>NONE</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Take write size from Manual config register1[20:19]</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>No action</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- MANUAL_GSPI_MODE-->
			<field>
              <name>MANUAL_GSPI_MODE</name>
              <description>Internally the priority is given to manual mode</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>SPI mode</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Host SPI mode</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  </fields>
		</register>
		
		<!-- GSPI_MANUAL_WRITE_DATA2 : GSPI Manual Write Data 2 Register  -->						    <!-- REGISTER 5 -->
        <register>
          <name>GSPI_MANUAL_WRITE_DATA2</name>
          <description>GSPI Manual Write Data 2 Register</description>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x8F</resetMask>
		  
		  <fields>
		    <!-- GSPI_MANUAL_WRITE_DATA2-->
			<field>
              <name>GSPI_MANUAL_WRITE_DATA2</name>
              <description>Number of bits to be written in write mode</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
		  
		   	  
			<!-- Use_prev_length-->
			<field>
              <name>USE_PREV_LENGTH</name>
              <description>Use previous length</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>No action</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Uses previously programmed length in [3:0] of this register for next writes</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  </fields>
		</register>
		
		<!-- GSPI_FIFO_THRLD : GSPI FIFO Threshold Register  -->						                       <!-- REGISTER 6 -->
        <register>
          <name>GSPI_FIFO_THRLD</name>
          <description>GSPI FIFO Threshold Register</description>
          <addressOffset>0x1C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x000000C7</resetValue>
          <resetMask>0x3FF</resetMask>
		  
		  <fields>
		    <!-- FIFO_AEMPTY_THRLD-->
			<field>
              <name>FIFO_AEMPTY_THRLD</name>
              <description>FIFO almost empty threshold</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
		    
			<!-- FIFO_AFULL_THRLD-->
			<field>
              <name>FIFO_AFULL_THRLD</name>
              <description>FIFO almost full threshold</description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
            </field>
		  
			<!-- WFIFO_RESET-->
			<field>
              <name>WFIFO_RESET</name>
              <description>Write FIFO reset</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- RFIFO_RESET-->
			<field>
              <name>RFIFO_RESET</name>
              <description>read FIFO reset</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		  
		<!-- GSPI_MANUAL_STATUS : GSPI Manual Status Register  -->						                               <!-- REGISTER 7 -->
        <register>
          <name>GSPI_MANUAL_STATUS</name>
          <description>GSPI Manual Status Register</description>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000588</resetValue>
          <resetMask>0x7FF</resetMask>
		  
		  <fields>
		    <!-- GSPI_busy-->
			<field>
              <name>GSPI_BUSY</name>
              <description>State of Manual mode</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>GSPI controller is IDLE in Manual mode.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>A read, write or dummy cycle operation is in process in manual mode</description>
                  <value>1</value>
                </enumeratedValue>
			  </enumeratedValues>
            </field>
		  
		    <!-- fifo_full_wfifo_s-->
			<field>
              <name>FIFO_FULL_WFIFO_S</name>
              <description>Full status indication for Wfifo in manual mode</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
            </field>
		  	  
			<!-- fifo_afull_wfifo_s-->
			<field>
              <name>FIFO_AFULL_WFIFO_S</name>
              <description>Almost full status indication for Wfifo in manual mode</description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
            </field>
		  
			<!-- fifo_empty_wfifo-->
			<field>
              <name>FIFO_EMPTY_WFIFO</name>
              <description>Empty status indication for Wfifo in manual mode</description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
            </field>
			
			
			<!-- fifo_full_rfifo-->
			<field>
              <name>FIFO_FULL_RFIFO</name>
              <description>Full status indication for Rfifo in manual mode</description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
            </field>
		  
			<!-- fifo_empty_rfifo_s-->
			<field>
              <name>FIFO_EMPTY_RFIFO_S</name>
              <description>Empty status indication for Rfifo in manual mode</description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
            </field>
		  
			<!-- fifo_aempty_rfifo_s-->
			<field>
              <name>FIFO_AEMPTY_RFIFO_S</name>
              <description>Empty status indication for Rfifo in manual mode</description>
              <bitRange>[8:8]</bitRange>
              <access>read-only</access>
            </field>
		  
			<!-- GSPI_manual_rd_cnt-->
			<field>
              <name>GSPI_MANUAL_RD_CNT</name>
              <description>This is a result of 10 bits ORing counter</description>
              <bitRange>[9:9]</bitRange>
              <access>read-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>No read transactions are in pending</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Read transactions are in pending ( to be done)</description>
                  <value>1</value>
                </enumeratedValue>
			  </enumeratedValues>
            </field>
			
			<!-- GSPI_MANUAL_CSN-->
			<field>
              <name>GSPI_MANUAL_CSN</name>
              <description>Provide the status of chip select signal</description>
              <bitRange>[10:10]</bitRange>
              <access>read-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Active</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Inactive</description>
                  <value>1</value>
                </enumeratedValue>
			  </enumeratedValues>
            </field>
		  </fields>
		</register>
		
		<!-- GSPI_INTR_MASK : GSPI Interrupt Mask Register  -->						                   <!-- REGISTER 8 -->
        <register>
          <name>GSPI_INTR_MASK</name>
          <description>GSPI Interrupt Mask Register</description>
          <addressOffset>0x24</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x7F</resetMask>
		  
		  <fields>
		    <!-- GSPI_INTR_MASK-->
			<field>
              <name>GSPI_INTR_MASK</name>
              <description>GSPI Interrupt mask bit</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Do not touch</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>mask the GSPI intr</description>
                  <value>1</value>
                </enumeratedValue>
			  </enumeratedValues>
            </field>
		  
			<!-- Fifo_aempty_rfifo_mask-->
			<field>
              <name>FIFO_AEMPTY_RFIFO_MASK</name>
              <description>NONE</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Do not touch</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Read fifo almost empty intr mask.</description>
                  <value>1</value>
                </enumeratedValue>
			  </enumeratedValues>
            </field>
			
			<!-- Fifo_afull_rfifo_mask-->
			<field>
              <name>FIFO_AFULL_RFIFO_MASK</name>
              <description>NONE</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Do not touch</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>read fifo almost full intr mask.</description>
                  <value>1</value>
                </enumeratedValue>
			  </enumeratedValues>
            </field>
            
			<!-- Fifo_aempty_wfifo_mask-->
			<field>
              <name>FIFO_AEMPTY_WFIFO_MASK</name>
              <description>NONE</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Do not touch</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>write fifo almost empty intr mask</description>
                  <value>1</value>
                </enumeratedValue>
			  </enumeratedValues>
            </field>
			
			<!-- Fifo_afull_wfifo_mask-->
			<field>
              <name>FIFO_AFULL_WFIFO_MASK</name>
              <description>NONE</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Do not touch</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Write fifo almost full intr mask.</description>
                  <value>1</value>
                </enumeratedValue>
			  </enumeratedValues>
            </field>
			
			<!-- Fifo_full_wfifo_mask-->
			<field>
              <name>FIFO_FULL_WFIFO_MASK</name>
              <description>NONE</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Do not touch</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>write fifo full intr mask.</description>
                  <value>1</value>
                </enumeratedValue>
			  </enumeratedValues>
            </field>
			
			<!-- Fifo_empty_rfifo_mask-->
			<field>
              <name>FIFO_EMPTY_RFIFO_MASK</name>
              <description>NONE</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Do not touch</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Read fifo is empty intr mask</description>
                  <value>1</value>
                </enumeratedValue>
			  </enumeratedValues>
            </field>
		  </fields>
		</register>
		
		<!-- GSPI_INTR_UNMASK : GSPI Interrupt Unmask Register  -->						                       <!-- REGISTER 9 -->
        <register>
          <name>GSPI_INTR_UNMASK</name>
          <description>GSPI Interrupt Unmask Register</description>
          <addressOffset>0x28</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x7F</resetMask>
		  
		   <fields>
		    <!-- GSPI_INTR_UNMASK-->
			<field>
              <name>GSPI_INTR_UNMASK</name>
              <description>GSPI Interrupt unmask bit</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Do not touch</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>unmask the GSPI intr</description>
                  <value>1</value>
                </enumeratedValue>
			  </enumeratedValues>
            </field>
		  
			<!-- Fifo_aempty_rfifo_unmask-->
			<field>
              <name>FIFO_AEMPTY_RFIFO_UNMASK</name>
              <description>NONE</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Do not touch</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Read fifo almost empty intr unmask.</description>
                  <value>1</value>
                </enumeratedValue>
			  </enumeratedValues>
            </field>
			
			<!-- Fifo_afull_rfifo_unmask-->
			<field>
              <name>FIFO_AFULL_RFIFO_UNMASK</name>
              <description>NONE</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Do not touch</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>read fifo almost full intr unmask.</description>
                  <value>1</value>
                </enumeratedValue>
			  </enumeratedValues>
            </field>
            
			<!-- Fifo_aempty_wfifo_unmask-->
			<field>
              <name>FIFO_AEMPTY_WFIFO_UNMASK</name>
              <description>NONE</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Do not touch</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>write fifo almost empty intr unmask</description>
                  <value>1</value>
                </enumeratedValue>
			  </enumeratedValues>
            </field>
			
			<!-- Fifo_afull_wfifo_unmask-->
			<field>
              <name>FIFO_AFULL_WFIFO_UNMASK</name>
              <description>NONE</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Do not touch</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Write fifo almost full intr unmask.</description>
                  <value>1</value>
                </enumeratedValue>
			  </enumeratedValues>
            </field>
			
			<!-- Fifo_full_wfifo_unmask-->
			<field>
              <name>FIFO_FULL_WFIFO_UNMASK</name>
              <description>NONE</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Do not touch</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>write fifo full intr unmask.</description>
                  <value>1</value>
                </enumeratedValue>
			  </enumeratedValues>
            </field>
			
			<!-- Fifo_empty_rfifo_unmask-->
			<field>
              <name>FIFO_EMPTY_RFIFO_UNMASK</name>
              <description>NONE</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Do not touch</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Read fifo is empty intr unmask</description>
                  <value>1</value>
                </enumeratedValue>
			  </enumeratedValues>
            </field>
		  </fields>
		</register>
		
		<!-- GSPI_INTR_STS : GSPI Interrupt Status Register  -->						    <!-- REGISTER 10 -->
        <register>
          <name>GSPI_INTR_STS</name>
          <description>GSPI Interrupt Status Register</description>
          <addressOffset>0x2C</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0000004A</resetValue>
          <resetMask>0x7F</resetMask>
		  
		   <fields>
		    <!-- GSPI_INTR_LVL-->
			<field>
              <name>GSPI_INTR_LVL</name>
              <description>GSPI Interrupt status bit</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>no interrupt</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>GSPI raised a interrupt</description>
                  <value>1</value>
                </enumeratedValue>
			  </enumeratedValues>
            </field>
		  
			<!-- Fifo_aempty_rfifo_lvl-->
			<field>
              <name>FIFO_AEMPTY_RFIFO_LVL</name>
              <description>NONE</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Read fifo does not reach almost empty threshold.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Read fifo reached almost empty threshold</description>
                  <value>1</value>
                </enumeratedValue>
			  </enumeratedValues>
            </field>
			
			<!-- Fifo_afull_rfifo_lvl-->
			<field>
              <name>FIFO_AFULL_RFIFO_LVL</name>
              <description>NONE</description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>read fifo do not reach almost full threshold. </description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>read fifo reached almost full threshold.</description>
                  <value>1</value>
                </enumeratedValue>
			  </enumeratedValues>
            </field>
            
			<!-- Fifo_aempty_wfifo_lvl-->
			<field>
              <name>FIFO_AEMPTY_WFIFO_LVL</name>
              <description>NONE</description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>write fifo not reached almost full threshold.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>write fifo reached almost empty threshold.</description>
                  <value>1</value>
                </enumeratedValue>
			  </enumeratedValues>
            </field>
			
			<!-- Fifo_afull_wfifo_lvl-->
			<field>
              <name>FIFO_AFULL_WFIFO_LVL</name>
              <description>NONE</description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Wite fifo not reached almost full threshold</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Write fifo almost full threshold</description>
                  <value>1</value>
                </enumeratedValue>
			  </enumeratedValues>
            </field>
			
			<!-- Fifo_full_wfifo_lvl-->
			<field>
              <name>FIFO_FULL_WFIFO_LVL</name>
              <description>NONE</description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>write fifo not full</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>write fifo full</description>
                  <value>1</value>
                </enumeratedValue>
			  </enumeratedValues>
            </field>
			
			<!-- Fifo_empty_rfifo_lvl-->
			<field>
              <name>FIFO_EMPTY_RFIFO_LVL</name>
              <description>NONE</description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Read fifo is not empty.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Read fifo is empty.</description>
                  <value>1</value>
                </enumeratedValue>
			  </enumeratedValues>
            </field>
		  </fields>
		</register>
		
		<!-- GSPI_INTR_ACK : GSPI Interrupt Acknowledge Register  -->						    <!-- REGISTER 11 -->
        <register>
          <name>GSPI_INTR_ACK</name>
          <description>GSPI Interrupt Acknowledge Register</description>
          <addressOffset>0x30</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x7F</resetMask>
		  
		   <fields>
		    <!--GSPI_INTR_ACK-->
			<field>
              <name>GSPI_INTR_ACK</name>
              <description>GSPI Interrupt status bit</description>
              <bitRange>[0:0]</bitRange>
              <access>write-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Do not touch</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>GSPI intr ack.</description>
                  <value>1</value>
                </enumeratedValue>
			  </enumeratedValues>
            </field>
		  
			<!-- Fifo_aempty_rfifo_ack-->
			<field>
              <name>FIFO_AEMPTY_RFIFO_ACK</name>
              <description>NONE</description>
              <bitRange>[1:1]</bitRange>
              <access>write-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Do not touch</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Read fifo almost empty intr ack</description>
                  <value>1</value>
                </enumeratedValue>
			  </enumeratedValues>
            </field>
			
			<!-- Fifo_afull_rfifo_ack-->
			<field>
              <name>FIFO_AFULL_RFIFO_ACK</name>
              <description>NONE</description>
              <bitRange>[2:2]</bitRange>
              <access>write-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Do not touch</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>read fifo reached almost full intr ack</description>
                  <value>1</value>
                </enumeratedValue>
			  </enumeratedValues>
            </field>
            
			<!-- Fifo_aempty_wfifo_ack-->
			<field>
              <name>FIFO_AEMPTY_WFIFO_ACK</name>
              <description>NONE</description>
              <bitRange>[3:3]</bitRange>
              <access>write-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Do not touch</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>write fifo reached almost empty intr ack</description>
                  <value>1</value>
                </enumeratedValue>
			  </enumeratedValues>
            </field>
			
			<!-- Fifo_afull_wfifo_ack-->
			<field>
              <name>FIFO_AFULL_WFIFO_ACK</name>
              <description>NONE</description>
              <bitRange>[4:4]</bitRange>
              <access>write-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Do not touch</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Write fifo almost full intr ack</description>
                  <value>1</value>
                </enumeratedValue>
			  </enumeratedValues>
            </field>
			
			<!-- Fifo_full_wfifo_ack-->
			<field>
              <name>FIFO_FULL_WFIFO_ACK</name>
              <description>NONE</description>
              <bitRange>[5:5]</bitRange>
              <access>write-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Do not touch</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>write fifo full intr ack</description>
                  <value>1</value>
                </enumeratedValue>
			  </enumeratedValues>
            </field>
			
			<!-- Fifo_empty_rfifo_ack-->
			<field>
              <name>FIFO_EMPTY_RFIFO_ACK</name>
              <description>NONE</description>
              <bitRange>[6:6]</bitRange>
              <access>write-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Do not touch</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Read fifo is empty intr ack</description>
                  <value>1</value>
                </enumeratedValue>
			  </enumeratedValues>
            </field>
		  </fields>
		</register>
		
		<!-- GSPI_STS_MC : GSPI State Machine Monitor Register -->						    <!-- REGISTER 12 -->
        <register>
          <name>GSPI_STS_MC</name>
          <description>GSPI State Machine Monitor Register</description>
          <addressOffset>0x34</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xF</resetMask>
		  
		  <fields>
		    <!--Bus_ctrl_pstate-->
			<field>
              <name>BUS_CTRL_PSTATE</name>
              <description>Provides SPI bus controller present state</description>
              <bitRange>[3:0]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
		<!-- GSPI_CLK_DIV : GSPI Clock Division Factor Register -->						    <!-- REGISTER 13 -->
        <register>
          <name>GSPI_CLK_DIV</name>
          <description>GSPI Clock Division Factor Register</description>
          <addressOffset>0x38</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFF</resetMask>
		  
		  <fields>
		    <!--GSPI_CLK_DIV_FACTOR-->
			<field>
              <name>GSPI_CLK_DIV_FACTOR</name>
              <description>Provides GSPI clock division factor to the clock divider, 
						   which takes SOC clock as input clock and generates required clock according to division factor</description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>DIVIDER_OUTPUT_CLOCK</name>
                  <description>divider output clock is gated</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIVIDED_2_CLOCK</name>
                  <description>provides divided by 2 clock</description>
                  <value>2</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>DIVIDED_4_CLOCK</name>
                  <description>provides divided by 4 clock</description>
                  <value>3</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>DIVIDED_6_CLOCK</name>
                  <description>provides divided by 6 clock</description>
                  <value>4</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>DIVIDED_8_CLOCK</name>
                  <description>provides divided by 8 clock</description>
                  <value>5</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>DIVIDED_10_CLOCK</name>
                  <description>provides divided by 10 clock</description>
                  <value>6</value>
                </enumeratedValue>
			  </enumeratedValues>
            </field>
		  </fields>
		</register>
		
		<!-- GSPI_MANUAL_CONFIG3 : GSPI Manual Configuration 3 Register -->						    <!-- REGISTER 14 -->
        <register>
          <name>GSPI_MANUAL_CONFIG3</name>
          <description>GSPI Manual Configuration 3 Register</description>
          <addressOffset>0x3C</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
           
		  
		  <fields>
		    <!--SPI_MANUAL_RD_LNTHTO_BC-->
			<field>
              <name>SPI_MANUAL_RD_LNTHTO_BC</name>
              <description>Bits are used to indicate the total number of bytes to read from flash during read operation</description>
              <bitRange>[14:0]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
	  </registers>
	</peripheral>
	
	<!-- Synchronous Serial Interface(SSI) Master -->
    <peripheral>
      <name>SSI0</name>
      <version>1.0</version>
      <description>Synchronous Serial Interface(SSI)</description>
      <groupName>SSI</groupName>
      <baseAddress>0x44020000</baseAddress>
      <size>32</size>
      <access>read-write</access>

      <addressBlock>
        <offset>0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>

      <interrupt>
        <name>SSI0</name>
        <value>47</value>
      </interrupt>

      <registers>
      <!-- CTRLR0: Control Register 0 -->									 <!-- REGISTER 1 -->
        <register>
          <name>CTRLR0</name>
          <description>Control Register 0 </description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000007</resetValue>
          <resetMask>0xFFFF</resetMask>

          <fields>
            <!-- DFS: Data Frame Size  -->
            <field>
              <name>DFS</name>
              <description>Select the data frame length (4-bit to 16-bit serial data transfers)</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
			    <writeConstraint>
				  <range>
					<minimum>0</minimum>
					<maximum>16</maximum>
				  </range>
			    </writeConstraint>
            </field>
			
			<!-- FRF: Frame Format  -->
            <field>
              <name>FRF</name>
              <description>Frame Format. Selects which serial protocol transfers the data.</description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>00</name>
                  <description>Motorola SPI</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>01</name>
                  <description>Texas Instruments SSP</description>
                  <value>1</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>10</name>
                  <description>National Semiconductors Micro wire</description>
                  <value>2</value>
                </enumeratedValue>
		        <enumeratedValue>
                  <name>11</name>
                  <description>none</description>
                  <value>3</value>
                </enumeratedValue>
			  </enumeratedValues>
            </field>
			
		    <!-- SCPH: Serial Clock Phase  -->
            <field>
              <name>SCPH</name>
              <description>The serial clock phase selects the relationship of the serial 
			                 clock with the slave select signal
			  </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <description>Serial clock toggles in middle of first data bit</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <description>Serial clock toggles at start of first data bit</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
		    <!-- SCPOL: Serial Clock Polarity  -->
            <field>
              <name>SCPOL</name>
              <description>Used to select the polarity of the inactive serial clock, which is held 
			               inactive when the DW_apb_ssimaster is not actively transferring data on the serial bus
			  </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <description>Inactive state of serial clock is low</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <description>Inactive state of serial clock is high</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
		    <!-- TMOD: Transfer Mode -->
            <field>
              <name>TMOD</name>
              <description>Selects the mode of transfer for serial communication</description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>00</name>
                  <description>Transmit and Receive</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>01</name>
                  <description>Transmit Only</description>
                  <value>1</value>
                </enumeratedValue>
				  <enumeratedValue>
                  <name>10</name>
                  <description>Receive Only</description>
                  <value>2</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
		    <!-- SLV_OE: Slave Output Enable  -->
            <field>
              <name>SLV_OE</name>
              <description>DW_apb_ssi is configured as a serial-slave device</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>enable</name>
                  <description>Slave txd is enabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>disable</name>
                  <description>Slave txd is disabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
		    <!-- SRL: Shift Register Loop  -->
            <field>
              <name>SRL</name>
              <description>Shift Register Loop Used for testing purposes only</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>NORMAL_MODE</name>
                  <description>Normal Mode Operation</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TEST_MODE</name>
                  <description>Test Mode Operation</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
		    <!-- CFS: Control Frame Size -->
            <field>
              <name>CFS</name>
              <description>Control Frame Size Selects the length of the control word for the Micro wire frame format</description>
              <bitRange>[15:12]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>RANGE_1BIT</name>
                  <description>Range -> 1 bit</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RANGE_16BIT</name>
                  <description>Range -> 16 bit</description>
                  <value>15</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>	
		  </fields>
		</register>
		
		<!-- CTRLR1: Control Register 1 -->									 <!-- REGISTER 1 -->
        <register>
          <name>CTRLR1</name>
          <description>Control Register 1</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFF</resetMask>

          <fields>
            <!-- NDF: Number of Data Frames  -->
            <field>
              <name>NDF</name>
              <description>Number of Data Frames.When TMOD = 10 or TMOD = 11, this register field sets the
						   number of data frames to be continuously received by the DW_apb_ssi</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
			
        <!-- SSIENR: SSI Enable Register -->								     <!-- REGISTER 2 -->
        <register>
          <name>SSIENR</name>
          <description>SSI Enable Register</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x1</resetMask>

          <fields>
            <!-- SSI_EN: SSI Enable -->
            <field>
              <name>SSI_EN</name>
              <description>Enables and disables all DW_apb_ssi operations</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
      <!-- MWCR: Micro wire Control Register -->						       	 <!-- REGISTER 3 -->
        <register>
          <name>MWCR</name>
          <description>Micro wire Control Register</description>
          <addressOffset>0x0C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xF</resetMask>

          <fields>
            <!--MWMOD: Micro wire Transfer Mode-->
            <field>
              <name>MWMOD</name>
              <description>The Micro wire transfer is sequential or non-sequential</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <description>non-sequential transfer</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <description>sequential transfer</description>
                  <value>1</value>
                </enumeratedValue> 
              </enumeratedValues>
            </field>
			
	        <!--MDD: Micro wire Control-->
            <field>
              <name>MDD</name>
              <description>The direction of the data word when the Micro wire serial
                           protocol is used
			  </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
		<!-- BAUDR: Baud Rate Select Register -->						       	 <!-- REGISTER 3 -->
        <register>
          <name>BAUDR</name>
          <description>Baud Rate Select Register</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFF</resetMask>

          <fields>
            <!--SCKDV: SSI Clock Divider-->
            <field>
              <name>SCKDV</name>
              <description>SSI Clock Divider.The LSB for this field is always set to 0 and is unaffected by a write
							operation, which ensures an even value is held in this register</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
	
			
	  <!-- TXFTLR: Transmit FIFO Threshold Level Register-->								      <!-- REGISTER 4 -->
        <register>
          <name>TXFTLR</name>
          <description>Transmit FIFO Threshold Level Register</description>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xF</resetMask>

          <fields>
            <!--TFT: Transmit FIFO Threshold-->
            <field>
              <name>TFT</name>
              <description>Controls the level of entries (or below) at which the transmit 
			               FIFO controller triggers an interrupt
			  </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>

      <!-- RXFTLR: Receive FIFO Threshold Level -->									           	<!-- REGISTER 5 -->
        <register>
          <name>RXFTLR</name>
          <description>Receive FIFO Threshold Level</description>
          <addressOffset>0x1C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xF</resetMask>
		  
          <fields>
            <!--RFT: Receive FIFO Threshold-->
            <field>
              <name>RFT</name>
              <description>Controls the level of entries (or above) at which the 
			               receive FIFO controller triggers an interrupt
			  </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>	
		</register>
		
	  <!-- TXFLR: Transmit FIFO Level Register -->										<!-- REGISTER 6 -->
        <register>
          <name>TXFLR</name>
          <description>Transmit FIFO Level Register</description>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
           
          <fields>
            <!-- TXTFL: Transmit FIFO Level -->
            <field>
              <name>TXTFL</name>
              <description>Contains the number of valid data entries in the transmit FIFO
			  </description>
              <bitRange>[4:0]</bitRange>
              <access>read-only</access>			  
            </field>
		  </fields>
		</register>
		
	  <!-- RXFLR: Receive FIFO Level Register -->												<!-- REGISTER 7 -->
        <register>
          <name>RXFLR</name>
          <description>Receive FIFO Level Register</description>
          <addressOffset>0x24</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
           

          <fields>
            <!-- RXTFL:Receive FIFO Level -->
            <field>
              <name>RXTFL</name>
              <description>Contains the number of valid data entries in the receive FIFO
			  </description>
              <bitRange>[4:0]</bitRange>
              <access>read-only</access>			  
            </field>
		  </fields>
		</register>
		
	  <!-- SR: Status Register -->											<!-- REGISTER 8 -->
        <register>
          <name>SR</name>
          <description>Status Register</description>
          <addressOffset>0x28</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000006</resetValue>
           
		  <fields>
			<!-- BUSY: SSI Busy Flag -->
            <field>
              <name>BUSY</name>
              <description>indicates that a serial transfer is in progress
			  </description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <description>SSI is idle or disabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <description>SSI is actively transferring data</description>
                  <value>1</value>
                </enumeratedValue> 
              </enumeratedValues>
            </field>
			
		    <!-- TFNF: Transmit FIFO Not Full -->
            <field>
              <name>TFNF</name>
              <description>Set when the transmit FIFO contains one or more empty locations
                           and is cleared when the FIFO is full
			  </description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <description>Transmit FIFO is full</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <description>Transmit FIFO is not full</description>
                  <value>1</value>
                </enumeratedValue> 
              </enumeratedValues>
            </field>

		    <!-- TFE: Transmit FIFO Empty -->
            <field>
              <name>TFE</name>
              <description>When the transmit FIFO is completely empty this bit is set
			  </description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <description>Transmit FIFO is not empty</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <description>Transmit FIFO is empty</description>
                  <value>1</value>
                </enumeratedValue> 
              </enumeratedValues>
            </field>
			
		    <!-- RFNE: Receive FIFO Not Empty -->
            <field>
              <name>RFNE</name>
              <description>Set when the receive FIFO contains one or more entries and is 
			               cleared when the receive FIFO is empty
			  </description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <description>Receive FIFO is empty</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <description>Receive FIFO is not empty</description>
                  <value>1</value>
                </enumeratedValue> 
              </enumeratedValues>
            </field>
			
		    <!-- RFF: Receive FIFO Full -->
            <field>
              <name>RFF</name>
              <description>When the receive FIFO is completely full this bit is set
			  </description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <description>Receive FIFO is not full</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <description>Receive FIFO is full</description>
                  <value>1</value>
                </enumeratedValue> 
              </enumeratedValues>
            </field>
			
		    <!-- TXE: Transmission Error -->
            <field>
              <name>TXE</name>
              <description>Set if the transmit FIFO is empty when a transfer is started
			  </description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <description>No error</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <description>Transmission error</description>
                  <value>1</value>
                </enumeratedValue> 
              </enumeratedValues>
            </field>
		  </fields>
		</register>
		
	  <!-- IMR: Interrupt Mask Register -->											<!-- REGISTER 9 -->
        <register>
          <name>IMR</name>
          <description>Interrupt Mask Register</description>
          <addressOffset>0x2C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000001F</resetValue>
          <resetMask>0x1F</resetMask>

		  <fields>
			<!-- TXEIM:Transmit FIFO Empty Interrupt Mask -->
            <field>
              <name>TXEIM</name>
              <description>Transmit FIFO Empty Interrupt Mask</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <description> ssi_txe_intr interrupt is masked</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <description>ssi_txe_intr interrupt is not masked</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- TXOIM:Transmit FIFO Overflow Interrupt Mask -->
            <field>
              <name>TXOIM</name>
              <description>Transmit FIFO Overflow Interrupt Mask</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <description> ssi_txo_intr interrupt is masked</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <description>ssi_txo_intr interrupt is not masked</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>	
			
	    	<!-- RXUIM:Receive FIFO Underflow Interrupt Mask -->
            <field>
              <name>RXUIM</name>
              <description>Receive FIFO Underflow Interrupt Mask</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <description> ssi_rxu_intr interrupt is masked</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <description>ssi_rxu_intr interrupt is not masked</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>	
			
		    <!-- RXOIM: Receive FIFO Overflow Interrupt Mask -->
            <field>
              <name>RXOIM</name>
              <description>Receive FIFO Overflow Interrupt Mask</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <description>ssi_rxo_intr interrupt is masked</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <description>ssi_rxo_intr interrupt is not masked</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- RXFIM: Receive FIFO Full Interrupt Mask -->
            <field>
              <name>RXFIM</name>
              <description>Receive FIFO Full Interrupt Mask</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <description>ssi_rxf_intr interrupt is masked</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <description>ssi_rxf_intr interrupt is not masked</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  </fields>
		</register>
		
	  <!-- ISR: Interrupt Status Register -->											<!-- REGISTER 10 -->
        <register>
          <name>ISR</name>
          <description>Interrupt Status Register</description>
          <addressOffset>0x30</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
           
		  
		  <fields>
			<!-- TXEIS:Transmit FIFO Empty Interrupt Status-->
            <field>
              <name>TXEIS</name>
              <description>Transmit FIFO Empty Interrupt Status</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <description>ssi_txe_intr interrupt is not active after masking</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <description>ssi_txe_intr interrupt is active after masking</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- TXOIS: Transmit FIFO Overflow Interrupt Status -->
            <field>
              <name>TXOIS</name>
              <description>Transmit FIFO Overflow Interrupt Status</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <description>ssi_txo_intr interrupt is not active after masking</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <description>ssi_txo_intr interrupt is active after masking</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>	
			
	    	<!-- RXUIS: Receive FIFO Underflow Interrupt Status -->
            <field>
              <name>RXUIS</name>
              <description>Receive FIFO Underflow Interrupt Status</description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <description>ssi_rxu_intr interrupt is not active after masking</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <description>ssi_rxu_intr interrupt is not active after masking</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>	
			
		    <!-- RXOIS: Receive FIFO Overflow Interrupt Status -->
            <field>
              <name>RXOIS</name>
              <description>Receive FIFO Overflow Interrupt Status</description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <description>ssi_rxo_intr interrupt is not active after masking</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <description>ssi_rxo_intr interrupt is active after masking</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- RXFIS: Receive FIFO Full Interrupt Status -->
            <field>
              <name>RXFIS</name>
              <description>Receive FIFO Full Interrupt Status</description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <description>ssi_rxf_intr interrupt is not active after masking</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <description>ssi_rxf_intr interrupt is full after masking</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  </fields>
		</register>
		
	  <!-- RISR: Raw Interrupt Status Register -->									<!-- REGISTER 11 -->
        <register>
          <name>RISR</name>
          <description>Raw Interrupt Status Register</description>
          <addressOffset>0x34</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
           
		  
		  <fields>
			<!-- TXEIR: Transmit FIFO Empty Raw Interrupt Status -->
            <field>
              <name>TXEIR</name>
              <description>Transmit FIFO Empty Raw Interrupt Status</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <description>ssi_txe_intr interrupt is not active prior to masking</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <description>ssi_txe_intr interrupt is active prior masking</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- TXOIR: Transmit FIFO Overflow Raw Interrupt Status -->
            <field>
              <name>TXOIR</name>
              <description>Transmit FIFO Overflow Raw Interrupt Status</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <description>ssi_txo_intr interrupt is not active prior to masking</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <description>1 = ssi_txo_intr interrupt is active prior masking</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>	
			
	    	<!-- RXUIR: Receive FIFO Underflow Raw Interrupt Status -->
            <field>
              <name>RXUIR</name>
              <description>Receive FIFO Underflow Raw Interrupt Status</description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <description>ssi_rxu_intr interrupt is not active prior to masking</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <description>ssi_rxu_intr interrupt is active prior to masking</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>	
			
		    <!-- RXOIR: Receive FIFO Overflow Raw Interrupt Status -->
            <field>
              <name>RXOIR</name>
              <description>Receive FIFO Overflow Raw Interrupt Status</description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <description>ssi_rxo_intr interrupt is not active prior to masking</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <description>ssi_rxo_intr interrupt is active prior masking</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- RXFIR: Receive FIFO Full Raw Interrupt Status -->
            <field>
              <name>RXFIR</name>
              <description>Receive FIFO Full Raw Interrupt Status</description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <description>ssi_rxf_intr interrupt is not active prior to masking</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <description>ssi_rxf_intr interrupt is active prior to masking</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  </fields>		  
		</register>	
		
	  <!-- TXOICR: Transmit FIFO Overflow Interrupt Clear Register -->							<!-- REGISTER 12 --> 
        <register>
          <name>TXOICR</name>
          <description>Transmit FIFO Overflow Interrupt Clear Register</description>
          <addressOffset>0x38</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
           
		  
		  <fields>
			<!-- TXOICR: Transmit FIFO Overflow Interrupt Clear Register -->
            <field>
              <name>TXOICR</name>
              <description>Clear Transmit FIFO Overflow Interrupt This register reflects the status of the interrupt
              </description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
	  <!-- RXOICR: Receive FIFO Overflow Interrupt Clear Register -->							<!-- REGISTER 13 -->
        <register>
          <name>RXOICR</name>
          <description>Receive FIFO Overflow Interrupt Clear Register</description>
          <addressOffset>0x3C</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          
		  
		  <fields>
			<!-- RXOICR: Receive FIFO Overflow Interrupt Clear Register -->
            <field>
              <name>RXOICR</name>
              <description>This register reflects the status of the interrupt A read from this 
			               register clears the ssi_rxo_intr interrupt
              </description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
	  <!-- RXUICR: Receive FIFO Underflow Interrupt Clear Register -->					<!-- REGISTER 14 -->
        <register>
          <name>RXUICR</name>
          <description>Receive FIFO Underflow Interrupt Clear Register</description>
          <addressOffset>0x40</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x1</resetMask>
		  
		  <fields>
			<!-- RXUICR:Receive FIFO Underflow Interrupt Clear Register -->
            <field>
              <name>RXUICR</name>
              <description>This register reflects the status of the interrupt A read from this 
			               register clears the ssi_rxu_intr interrupt
              </description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
	  <!-- MSTICR: Multi-Master Interrupt Clear Register -->								<!-- REGISTER 15 -->
        <register>
          <name>MSTICR</name>
          <description>Multi-Master Interrupt Clear Register</description>
          <addressOffset>0x44</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
           
		  
		  <fields>
			<!-- MSTICR: Multi-Master Interrupt Clear Register -->
            <field>
              <name>RXCHDT</name>
              <description>This register reflects the status of the interrupt A read from this 
			               register clears the ssi_mst_intr interrupt 
			  </description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
	  <!-- ICR: Interrupt Clear Register -->											 <!-- REGISTER 16 -->
        <register>
          <name>ICR</name>
          <description>Interrupt Clear Register</description>
          <addressOffset>0x48</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
           
		  
		  <fields>
			<!-- ICR: Interrupt Clear Register -->
            <field>
              <name>ICR</name>
              <description>This register is set if any of the interrupts below are active A read clears
                           the ssi_txo_intr, ssi_rxu_intr, ssi_rxo_intr, and the ssi_mst_intr interrupts
			  </description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
	  <!-- DMACR: DMA Control Register -->											<!-- REGISTER 17 -->
        <register>
          <name>DMACR</name>
          <description>DMA Control Register</description>
          <addressOffset>0x4C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x3</resetMask>
		  
		  <fields>
		    <!--  RDMAE: Receive DMA Enable -->
            <field>
              <name>RDMAE</name>
              <description>This bit enables/disables the receive FIFO DMA channel		  
			  </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>	Receive DMA disabled</description>
				  <value>0</value>
                </enumeratedValue>
	            <enumeratedValue>
                  <name>enabled</name>
                  <description>Receive DMA enabled</description>
				  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
		    <!--  TDMAE: Transmit DMA Enable -->
            <field>
              <name>TDMAE</name>
              <description>This bit enables/disables the transmit FIFO DMA channel		  
			  </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>	Transmit DMA disabled</description>
				  <value>0</value>
                </enumeratedValue>
	            <enumeratedValue>
                  <name>enabled</name>
                  <description>Transmit DMA enabled</description>
				  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  </fields>
		</register>
		
	  <!-- DMATDLR: DMA Transmit Data Level Register -->					    	<!-- REGISTER 18 -->
        <register>
          <name>DMATDLR</name>
          <description>DMA Transmit Data Level</description>
          <addressOffset>0x50</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xF</resetMask>
		  
		  <fields>
		    <!--  DMATDL: DMA Transmit Data Level -->
            <field>
              <name>DMATDL</name>
              <description>This bit field controls the level at which a DMA
                           request is made by the transmit logic</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
	  <!-- DMARDLR: DMA Receive Data Level Register -->								<!-- REGISTER 19 -->
        <register>
          <name>DMARDLR</name>
          <description>DMA Receive Data Level Register</description>
          <addressOffset>0x54</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xF</resetMask>
		  
		  <fields>
		    <!--  DMARDL: Receive Data Level -->
            <field>
              <name>DMARDL</name>
              <description>This bit field controls the level at which a DMA request
                           is made by the receive logic
			  </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
	  <!-- IDR: Identification Register -->											<!-- REGISTER 20 -->
        <register>
          <name>IDR</name>
          <description>Identification Register</description>
          <addressOffset>0x58</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
		  
		  <fields>
		    <!--  IDCODE: Identification Code. -->
            <field>
              <name>IDCODE</name>
              <description>This register contains the peripherals identification code
			  </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
	  <!-- SSI_COMP_VERSION: coreKit version ID register -->							<!-- REGISTER 21 -->
        <register>
          <name>SSI_COMP_VERSION</name>
          <description>coreKit version ID register</description>
          <addressOffset>0x5C</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x3332322a</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
		  
		  <fields>
		    <!--  SSI_COMP_VERSION -->
            <field>
              <name>SSI_COMP_VERSION</name>
              <description>Contains the hex representation of the Synopsys component version
			  </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
      <!-- DR: Data Register -->										             	<!-- REGISTER 22 -->
        <register>
          <name>DR</name>
          <description>Data Register</description>
          <addressOffset>0x60</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFF</resetMask>
		  
	      <fields>
		    <!-- DR: Data Register -->
            <field>
              <name>DR</name>
              <description>When writing to this register must right-justify the data</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
		<!-- RX_SAMPLE_DLY: Rx Sample Delay Register -->										             	<!-- REGISTER 22 -->
        <register>
          <name>RX_SAMPLE_DLY</name>
          <description>Rx Sample Delay Register</description>
          <addressOffset>0xFC</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFF</resetMask>
		  
	      <fields>
		    <!-- RSD: Receive Data (rxd) Sample Delay -->
            <field>
              <name>RSD</name>
              <description>Receive Data (rxd) Sample Delay. This register is used to delay the sample of the rxd
							input signal.</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
	  </registers>
    </peripheral>
	
	<!-- SSI1 -->
    <peripheral derivedFrom ="SSI0">
      <name>SSI1</name>
      <baseAddress>0x45010000</baseAddress>
	   <interrupt>
        <name>SSI1</name>
        <value>44</value>
      </interrupt>
    </peripheral>
	
	
	<!-- ULP_SSIMaster2 -->
    <peripheral derivedFrom ="SSI0">
      <name>SSI2</name>
      <baseAddress>0x24040800</baseAddress>
	   <interrupt>
        <name>SSI2</name>
        <value>16</value>
      </interrupt>
    </peripheral>
	
	 <!-- SERIAL GENERAL PERPOSE INPUT/OUTPUT(SGPIO) -->
    <peripheral>
      <name>SIO</name>
      <version>1.0</version>
      <description>SERIAL GENERAL PERPOSE INPUT/OUTPUT</description>
      <groupName>SGPIO</groupName>
      <baseAddress>0x47000000</baseAddress>
      <size>32</size>
      <access>read-write</access>

      <addressBlock>
        <offset>0</offset>
        <size>0x2B0</size>
        <usage>registers</usage>
      </addressBlock>

      <interrupt>
        <name>SIO</name>
        <value>37</value>
      </interrupt>

      <registers>
      <!-- ENABLE_REG :ENABLE REGISTER -->									 <!-- REGISTER 1 -->
        <register>
          <name>ENABLE_REG</name>
          <description>ENABLE REGISTER</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFF</resetMask>

          <fields>
            <!-- sio operation enable  -->
            <field>
              <name>SIO_OPERATION_ENABLE</name>
              <description>Contains the Enables for all SIO</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>SIO is disable</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>SIO is enable</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>	
		  </fields>
		</register>
		
      <!-- PAUSE_REG: PAUSE REGISTER -->								     <!-- REGISTER 2 -->
        <register>
          <name>PAUSE_REG</name>
          <description>PAUSE REGISTER</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFF</resetMask>

          <fields>
            <!-- SIO position counter disable -->
            <field>
              <name>SIO_POSITION_COUNTER_DISABLE</name>
              <description> Contains sio position counter disable for all SIOs</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Counter in the corresponding SIO is enable</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Counter in the corresponding SIO is disable</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  </fields>
		</register>

      <!-- OUT_MUX_REG: Output muxing Register -->						       	 <!-- REGISTER 3 -->
        <register>
		  <dim>16</dim>
		  <dimIncrement>0x4</dimIncrement>
		  <dimIndex>0-15</dimIndex>
          <name>OUT_MUX_REG[%s]</name>
          <description>Output muxing Register </description>
          <addressOffset>0x230</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x3F</resetMask>

          <fields>
            <!--dout oen sel-->
            <field>
              <name>DOUT_OEN_SEL</name>
              <description>OEN select for GPIO pin 0</description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
            </field>
			
	        <!--dout sel-->
            <field>
              <name>DOUT_SEL</name>
              <description>Output mux select for GPIO pin 0</description>
              <bitRange>[5:3]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>

      
		
	  <!-- INPUT_MUX_REG: Input muxing Register  -->											<!-- REGISTER 19 -->
        <register>
		  <dim>16</dim>
		  <dimIncrement>0x4</dimIncrement>
		  <dimIndex>0-15</dimIndex>
          <name>INPUT_MUX_REG[%s]</name>
          <description>Input muxing Register </description>
          <addressOffset>0x270</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x3FF</resetMask>

          <fields>
            <!--clk sel-->
            <field>
              <name>CLK_SEL</name>
              <description>Input clock select for SIO 0</description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
            </field>
			
	        <!--qualifier select-->
            <field>
              <name>QUALIFIER_SELECT</name>
              <description>qualifier select</description>
              <bitRange>[4:3]</bitRange>
              <access>read-write</access>
            </field>
			
		    <!--qualifier mode-->
            <field>
              <name>QUALIFIER_MODE</name>
              <description>qualifier mode</description>
              <bitRange>[6:5]</bitRange>
              <access>read-write</access>
            </field>
			
		    <!--din sel-->
            <field>
              <name>DIN_SEL</name>
              <description>Data in mux select</description>
              <bitRange>[9:7]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
	 
		
	    <!-- SHIFT_COUNTER_0: Shift counter register 0-->										             	<!-- REGISTER 35 -->       
	    <register>
		  <dim>16</dim>
		  <dimIncrement>0x4</dimIncrement>
		  <dimIndex>0-15</dimIndex>
          <name>SHIFT_COUNTER[%s]</name>
          <description>Shift counter register </description>
          <addressOffset>0x28</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x3FFF</resetMask>

          <fields>
            <!--shift counter-->
            <field>
              <name>SHIFT_COUNTER</name>
              <description>shift counter current value</description>
              <bitRange>[13:0]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
	  
		
	  <!-- BUFFER_REG_0: Buffer Register 0 -->										             	<!-- REGISTER 51 -->       
	    <register>
		  <dim>16</dim>
		  <dimIncrement>0x4</dimIncrement>
		  <dimIndex>0-15</dimIndex>
          <name>BUFFER_REG[%s]</name>
          <description>Buffer Register </description>
          <addressOffset>0x68</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

          <fields>
            <!--Data-->
            <field>
              <name>DATA</name>
              <description>Data to load into the shift register</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
	 
		
		
	  <!-- SHIFT_COUNT_PRELOAD_REG_0: Shift counter Reload Register 0 -->										             	<!-- REGISTER 67 -->       
	    <register>
		  <dim>16</dim>
		  <dimIncrement>0x4</dimIncrement>
		  <dimIndex>0-15</dimIndex>
          <name>SHIFT_COUNT_PRELOAD_REG[%s]</name>
          <description>Shift counter Reload Register </description>
          <addressOffset>0xA8</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xBFFF</resetMask>

          <fields>
            <!--reload value-->
            <field>
              <name>RELOAD_VALUE</name>
              <description>division factor required to generate shift clock</description>
              <bitRange>[13:0]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--reverse_load-->
            <field>
              <name>REVERSE_LOAD</name>
              <description>When set, the data on APB is loaded to buffer is reverse order</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
	 
		
		
	  <!-- DATA_POS_COUNT_REG: Data Position Counter Register  -->										             	<!-- REGISTER 83 -->       
	    <register>
		  <dim>16</dim>
		  <dimIncrement>0x4</dimIncrement>
		  <dimIndex>0-15</dimIndex>
          <name>DATA_POS_COUNT_REG[%s]</name>
          <description>Data Position Counter Register </description>
          <addressOffset>0xE8</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFF</resetMask>

          <fields>
            <!--reload value-->
            <field>
              <name>RELOAD_VALUE</name>
              <description>No. of shifts to happen before reloading the shift register with data/ pausing the operation</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--position counter-->
            <field>
              <name>POSITION_COUNTER</name>
              <description>The position counter can be loaded via AHB</description>
              <bitRange>[15:8]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
	 
		
        <!-- CONFIG_REG_0: Configuration Register 0 -->										             	<!-- REGISTER 99 -->       
	    <register>
		  <dim>16</dim>
		  <dimIncrement>0x4</dimIncrement>
		  <dimIndex>0-15</dimIndex>
          <name>CONFIG_REG[%s]</name>
          <description>Configuration Register </description>
          <addressOffset>0x128</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x1FFFF</resetMask>

          <fields>
            <!-- full enable -->
            <field>
              <name>FULL_ENABLE</name>
              <description>When set, fifo full indication would be asserted when internal buffer is full</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- empty enable -->
            <field>
              <name>EMPTY_ENABLE</name>
              <description>When set, fifo full indication would be asserted when internal buffer is empty</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- edge sel -->
            <field>
              <name>EDGE_SEL</name>
              <description>edge selection</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>pos edge</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>neg edge</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- clk sel -->
            <field>
              <name>CLK_SEL</name>
              <description>clock selection</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>internal counter clock is used for shift operations and sent out</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>external clock is used for shift operations and is sent out</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
		    <!-- ignore first shift condition -->
            <field>
              <name>IGNORE_FIRST_SHIFT_CONDITION</name>
              <description>data shift condition</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>at a shift/capture happens at the first clock edge</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
		    <!-- flow control enabled -->
            <field>
              <name>FLOW_CONTROL_ENABLED</name>
              <description>flow control</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>flow control disable</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>flow control enable</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
		    <!-- pattern match enable -->
            <field>
              <name>PATTERN_MATCH_ENABLE</name>
              <description>pattern match</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>pattern match disable</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>pattern match enable</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
		    <!-- qualifier mode -->
            <field>
              <name>QUALIFIER_MODE</name>
              <description>qualifier mode</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>DIRECT_QUALIFIER</name>
                  <description>Use direct qualifier input</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INVERTED_QUALIFIER</name>
                  <description>Use inverted qualifier</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
		    <!-- qualify clock -->
            <field>
              <name>QUALIFY_CLOCK</name>
              <description>qualify clock</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>OUTPUT_QUALIFIED</name>
                  <description>output clock is not qualified </description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT_NOT_QUALIFIED</name>
                  <description>output clock is qualified with qualifier</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
		    <!-- invert clock -->
            <field>
              <name>INVERT_CLOCK</name>
              <description>invert clock</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>DIRECT</name>
                  <description>direct version of shift clock is provided out </description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INVERTED</name>
                  <description>inverted version of the clock is provided out</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
		    <!-- parallel mode -->
            <field>
              <name>PARALLEL_MODE</name>
              <description>No. of bits to shift/capture at valid clk edge</description>
              <bitRange>[11:10]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>00</name>
                  <description>1 bit</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>01</name>
                  <description>2 bits</description>
                  <value>1</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>10</name>
                  <description>4 bits</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>11</name>
                  <description>8 bits</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
		    <!-- pin detection mode -->
            <field>
              <name>PIN_DETECTION_MODE</name>
              <description>Pin mode to be considered for gpio interrupt</description>
              <bitRange>[13:12]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>00</name>
                  <description>rise edge</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>01</name>
                  <description>fall edge</description>
                  <value>1</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>10</name>
                  <description> level zero</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>11</name>
                  <description>level one</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- set_clk_out -->
            <field>
              <name>SET_CLK_OUT</name>
              <description>When high sets the sio clock_out port. This is used only when sio is not enabled</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- reset_clk_out -->
            <field>
              <name>RESET_CLK_OUT</name>
              <description>When high resets the sio clock_out port. This is used only when sio is not enabled</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- Load_data_pos_cntr_via_apb -->
            <field>
              <name>LOAD_DATA_POS_CNTR_VIA_APB</name>
              <description>When set, data position counter can be loaded via APB</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
	
		
      <!-- PATTERN_MATCH_MASK_REG_slice_0: Pattern Match Mask Register 0 -->										             	<!-- REGISTER 115 -->       
	    <register>
          <name>PATTERN_MATCH_MASK_REG_SLICE_0</name>
          <description>Pattern Match Mask Register 0</description>
          <addressOffset>0x168</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

          <fields>
            <!--Match mask lower 16 bits-->
            <field>
              <name>MATCH_MASK_LOWER16_BITS</name>
              <description>Enable for lower 16 bits</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>When bit is zero, it is considered as dont care</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>When any bit is set, it is considered in pattern match</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  </fields>
		</register>
		
	  <!-- PATTERN_MATCH_MASK_REG_slice_1: Pattern Match Mask Register Slice 1 -->										             	<!-- REGISTER 116 -->       
	    <register>
          <name>PATTERN_MATCH_MASK_REG_slice_1</name>
          <description>Pattern Match Mask Register Slice 1</description>
          <addressOffset>0x16C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

          <fields>
            <!--Match mask lower 16 bits-->
            <field>
              <name>MATCH_MASK_LOWER16_BITS</name>
              <description>Enable for lower 16 bits</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>When bit is zero, it is considered as dont care</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>When any bit is set, it is considered in pattern match</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  </fields>
		</register>
		
	  <!-- PATTERN_MATCH_MASK_REG_slice_2: Pattern Match Mask Register Slice 2 -->										             	<!-- REGISTER 117 -->       
	    <register>
          <name>PATTERN_MATCH_MASK_REG_SLICE_2</name>
          <description>Pattern Match Mask Register Slice 2</description>
          <addressOffset>0x170</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

          <fields>
            <!--Match mask lower 16 bits-->
            <field>
              <name>MATCH_MASK_LOWER16_BITS</name>
              <description>Enable for lower 16 bits</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>When bit is zero, it is considered as dont care</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>When any bit is set, it is considered in pattern match</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  </fields>
		</register>
		
      <!-- PATTERN_MATCH_MASK_REG_slice_8: Pattern Match Mask Register Slice 8 -->										             	<!-- REGISTER 118 -->       
	    <register>
          <name>PATTERN_MATCH_MASK_REG_SLICE_8</name>
          <description>Pattern Match Mask Register Slice 8</description>
          <addressOffset>0x188</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

          <fields>
            <!--Match mask lower 16 bits-->
            <field>
              <name>MATCH_MASK_LOWER16_BITS</name>
              <description>Enable for lower 16 bits</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>When bit is zero, it is considered as dont care</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>When any bit is set, it is considered in pattern match</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  </fields>
		</register>
		
	  <!-- PATTERN_MATCH_MASK_REG_slice_9: Pattern Match Mask Register Slice 9 -->										             	<!-- REGISTER 119 -->       
	    <register>
          <name>PATTERN_MATCH_MASK_REG_SLICE_9</name>
          <description>Pattern Match Mask Register Slice 9</description>
          <addressOffset>0x18C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

          <fields>
            <!--Match mask lower 16 bits-->
            <field>
              <name>MATCH_MASK_LOWER16_BITS</name>
              <description>Enable for lower 16 bits</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>When bit is zero, it is considered as dont care</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>When any bit is set, it is considered in pattern match</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  </fields>
		</register>
		
		
      <!-- PATTERN_MATCH_MASK_REG_slice_10: Pattern Match Mask Register Slice 10 -->										             	<!-- REGISTER 120 -->       
	    <register>
          <name>PATTERN_MATCH_MASK_REG_SLICE_10</name>
          <description>Pattern Match Mask Register Slice 10</description>
          <addressOffset>0x190</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

          <fields>
            <!--Match mask lower 16 bits-->
            <field>
              <name>MATCH_MASK_LOWER16_BITS</name>
              <description>Enable for lower 16 bits</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>When bit is zero, it is considered as dont care</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>When any bit is set, it is considered in pattern match</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  </fields>
		</register>
		
	  <!--  PATTERN_MATCH_REG_slice_0: Pattern Match Register Slice 0 -->										             	<!-- REGISTER 121 -->       
	    <register>
          <name>PATTERN_MATCH_REG_SLICE_0</name>
          <description>Pattern Match Mask Register Slice 0</description>
          <addressOffset>0x1A8</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

          <fields>
            <!--Pattern match lower 16 bits-->
            <field>
              <name>PATTERN_MATCH_LOWER16_BITS</name>
              <description>Lower 16-bits of pattern to be detected</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
      <!--  PATTERN_MATCH_REG_slice_1: Pattern Match Register Slice 1 -->										             	<!-- REGISTER 122 -->       
	    <register>
          <name>PATTERN_MATCH_REG_SLICE_1</name>
          <description>Pattern Match Mask Register Slice 1</description>
          <addressOffset>0x1AC</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

          <fields>
            <!--Pattern match lower 16 bits-->
            <field>
              <name>PATTERN_MATCH_LOWER16_BITS</name>
              <description>Lower 16-bits of pattern to be detected</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
      <!--  PATTERN_MATCH_REG_slice_2: Pattern Match Register Slice 2 -->										             	<!-- REGISTER 123 -->       
	    <register>
          <name>PATTERN_MATCH_REG_SLICE_2</name>
          <description>Pattern Match Mask Register Slice 2</description>
          <addressOffset>0x1B0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

          <fields>
            <!--Pattern match lower 16 bits-->
            <field>
              <name>PATTERN_MATCH_LOWER16_BITS</name>
              <description>Lower 16-bits of pattern to be detected</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
      <!--  PATTERN_MATCH_REG_slice_8: Pattern Match Register Slice 8 -->										             	<!-- REGISTER 124 -->       
	    <register>
          <name>PATTERN_MATCH_REG_SLICE_8</name>
          <description>Pattern Match Mask Register Slice 8</description>
          <addressOffset>0x1C8</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

          <fields>
            <!--Pattern match lower 16 bits-->
            <field>
              <name>PATTERN_MATCH_LOWER16_BITS</name>
              <description>Lower 16 bits of pattern to be detected</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
	  <!--  PATTERN_MATCH_REG_slice_9: Pattern Match Register Slice 9 -->										             	<!-- REGISTER 125 -->       
	    <register>
          <name>PATTERN_MATCH_REG_SLICE_9</name>
          <description>Pattern Match Mask Register Slice 9</description>
          <addressOffset>0x1CC</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

          <fields>
            <!--Pattern match lower 16 bits-->
            <field>
              <name>PATTERN_MATCH_LOWER16_BITS</name>
              <description>Lower 16 bits of pattern to be detected</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
	  <!--  PATTERN_MATCH_REG_slice_10: Pattern Match Register Slice 10 -->										             	<!-- REGISTER 126 -->       
	    <register>
          <name>PATTERN_MATCH_REG_SLICE_10</name>
          <description>Pattern Match Mask Register Slice 10</description>
          <addressOffset>0x1D0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

          <fields>
            <!--Pattern match lower 16 bits-->
            <field>
              <name>PATTERN_MATCH_LOWER16_BITS</name>
              <description>Lower 16 bits of pattern to be detected</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>

	  <!-- PATTERN_MATCH_INTR_EN_SET_REG: Pattern Match Interrupt Enable Set Register-->										             	<!-- REGISTER 127 -->       
	    <register>
          <name>PATTERN_MATCH_INTR_EN_SET_REG</name>
          <description>Pattern Match Interrupt Enable Set Register</description>
          <addressOffset>0x218</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFF</resetMask>

          <fields>
            <!-- intr enable set -->
            <field>
              <name>INTR_ENABLE_SET</name>
              <description>Common pattern or buffer under run interrupt enable set register for all SIOs. Each bit corresponds to one SIO</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Read as: No effect
				               Write as: Interrupt disable
				  </description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Read as: Interrupt enable
				               Write as: Interrupt enable
				  </description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  </fields>
		</register>
		
	  <!-- PATTERN_MATCH_INTR_EN_CLEAR_REG: Pattern Match Interrupt Enable Clear Register-->										             	<!-- REGISTER 128 -->       
	    <register>
          <name>PATTERN_MATCH_INTR_EN_CLEAR_REG</name>
          <description>Pattern Match Interrupt Enable Clear Register</description>
          <addressOffset>0x21C</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFF</resetMask>

          <fields>
            <!-- inrt enable clear -->
            <field>
              <name>INRT_ENABLE_CLEAR</name>
              <description>Common pattern or buffer under run interrupt enable clear register for all SIOs</description>
              <bitRange>[15:0]</bitRange>
              <access>write-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Read as: No effect
				               Write as: Interrupt disable
				  </description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Read as: Interrupt enable
				               Write as: Interrupt enable
				  </description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  </fields>
		</register>
		
      <!-- PATTERN_MATCH_INTR_MASK_SET_REG: Pattern Match Interrupt Mask Set Register-->										             	<!-- REGISTER 129 -->       
	    <register>
          <name>PATTERN_MATCH_INTR_MASK_SET_REG</name>
          <description>Pattern Match Interrupt Mask Set Register</description>
          <addressOffset>0x220</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0xFFFF</resetValue>
          <resetMask>0xFFFF</resetMask>

          <fields>
            <!-- intr mask set -->
            <field>
              <name>INTR_MASK_SET</name>
              <description>Common pattern or buffer under run interrupt mask set register for all SIOs</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Read as:  interrupt mask is not present
				               Write as: No effect
				  </description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Read as: interrupt mask is set
				               Write as: pattern interrupt mask gets set
				  </description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  </fields>
		</register>
		
	  <!-- PATTERN_MATCH_INTR_MASK_CLEAR_REG: Pattern Match Interrupt Mask Clear Register-->										             	<!-- REGISTER 130 -->       
	    <register>
          <name>PATTERN_MATCH_INTR_MASK_CLEAR_REG</name>
          <description>Pattern Match Interrupt Mask Clear Register</description>
          <addressOffset>0x224</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0xFFFF</resetValue>
          <resetMask>0xFFFF</resetMask>

          <fields>
            <!-- intr mask Clear -->
            <field>
              <name>INTR_MASK_CLEAR</name>
              <description>Common pattern or buffer under run interrupt mask clear register for all SIOs</description>
              <bitRange>[15:0]</bitRange>
              <access>write-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Read as:  interrupt mask is not present
				               Write as: No effect
				  </description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Read as: interrupt mask is set
				               Write as: pattern interrupt mask gets cleared
				  </description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  </fields>
		</register>
		
	  <!-- PATTERN_MATCH_INTR_STATUS_REG: Pattern Match Interrupt Status Register-->										             	<!-- REGISTER 131 -->       
	    <register>
          <name>PATTERN_MATCH_INTR_STATUS_REG</name>
          <description>Pattern Match Interrupt Status Register</description>
          <addressOffset>0x228</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFF</resetMask>

          <fields>
            <!-- intr Status -->
            <field>
              <name>INTR_STATUS</name>
              <description>Common pattern interrupt status register for all SIOs</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Read as:  intr not present/not enabled
				               Write as: No effect
				  </description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Read as: intr present
				               Write as: clears the corresponding bit
				  </description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  </fields>
		</register>
		
	  <!-- BUFFER_INTR_STATUS_REG: Buffer Interrupt Status Register-->										             	<!-- REGISTER 132 -->       
	    <register>
          <name>BUFFER_INTR_STATUS_REG</name>
          <description>Buffer Interrupt Status Register</description>
          <addressOffset>0x22C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFF</resetMask>

          <fields>
            <!-- intr status -->
            <field>
              <name>INTR_STATUS</name>
              <description>Common pattern interrupt status register for all SIOs</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Read as:  intr not present/not enabled
				               Write as: No effect
				  </description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Read as: intr present
				               Write as: clears the corresponding bit
				  </description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  </fields>
		</register>
		
	  <!-- SHIFT_INTR_EN_SET_REG: Shift Interrupt Enable Set Register-->										             	<!-- REGISTER 133 -->       
	    <register>
          <name>SHIFT_INTR_EN_SET_REG</name>
          <description>Shift Interrupt Enable Set Register</description>
          <addressOffset>0x1F0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFF</resetMask>

          <fields>
            <!-- intr enable set -->
            <field>
              <name>INTR_ENABLE_SET</name>
              <description>Common shift interrupt enable set register for all SIOs</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Read as:   interrupt is disabled
				               Write as: No effect
				  </description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Read as: interrupt is enabled
				               Write as: shift interrupt enable gets set
				  </description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  </fields>
		</register>
		
	  <!-- SHIFT_INTR_EN_CLEAR_REG: Shift Interrupt Enable Clear Register-->										             	<!-- REGISTER 134 -->       
	    <register>
          <name>SHIFT_INTR_EN_CLEAR_REG</name>
          <description>Shift Interrupt Enable Clear Register</description>
          <addressOffset>0x1F4</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFF</resetMask>

          <fields>
            <!-- inrt enable clear -->
            <field>
              <name>INRT_ENABLE_CLEAR</name>
              <description>Common shift interrupt enable Clear register for all SIOs</description>
              <bitRange>[15:0]</bitRange>
              <access>write-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Read as:   interrupt is disabled
				               Write as: No effect
				  </description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Read as: interrupt is enabled
				               Write as: shift interrupt enable gets cleared
				  </description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  </fields>
		</register>
		
		
	  <!-- SHIFT_INTR_MASK_SET_REG: Shift Interrupt Mask Set Register-->										             	<!-- REGISTER 135 -->       
	    <register>
          <name>SHIFT_INTR_MASK_SET_REG</name>
          <description>Shift Interrupt Mask Set Register</description>
          <addressOffset>0x1F8</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0xFFFF</resetValue>
          <resetMask>0xFFFF</resetMask>

          <fields>
            <!-- inrt enable clear -->
            <field>
              <name>INRT_ENABLE_CLEAR</name>
              <description>Common shift interrupt enable Set register for all SIOs</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Read as:   interrupt mask is not present
				               Write as: No effect
				  </description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Read as: interrupt mask is set
				               Write as: shift interrupt mask gets set
				  </description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  </fields>
		</register>
		
	  <!-- SHIFT_INTR_MASK_CLEAR_REG: Shift Interrupt Mask Clear Register-->										             	<!-- REGISTER 136 -->       
	    <register>
          <name>SHIFT_INTR_MASK_CLEAR_REG</name>
          <description>Shift Interrupt Mask Clear Register</description>
          <addressOffset>0x1FC</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0xFFFF</resetValue>
          <resetMask>0xFFFF</resetMask>

          <fields>
            <!-- intr mask clear -->
            <field>
              <name>INTR_MASK_CLEAR</name>
              <description>Common shift interrupt mask clear register for all SIOs</description>
              <bitRange>[15:0]</bitRange>
              <access>write-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Read as:   interrupt mask is not present
				               Write as: No effect
				  </description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Read as: interrupt mask is set
				               Write as: shift interrupt mask gets cleared
				  </description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  </fields>
		</register>
		
	  <!-- SHIFT_INTR_STATUS_REG: Shift Interrupt Status Register-->										             	<!-- REGISTER 137 -->       
	    <register>
          <name>SHIFT_INTR_STATUS_REG</name>
          <description>Shift Interrupt Status Register</description>
          <addressOffset>0x200</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFF</resetMask>

          <fields>
            <!-- intr enable set -->
            <field>
              <name>INTR_ENABLE_SET</name>
              <description>Common shift interrupt mask clear register for all SIOs</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Read as:   interrupt is not present
				               Write as: No effect
				  </description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Read as: interrupt is present
				               Write as: clears the corresponding bit 
				  </description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  </fields>
		</register>
		
	  <!-- SWAP_INTR_EN_SET_REG: Swap Interrupt Enable Set Register-->										             	<!-- REGISTER 138 -->       
	    <register>
          <name>SWAP_INTR_EN_SET_REG</name>
          <description>Swap Interrupt Enable Set Register</description>
          <addressOffset>0x204</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFF</resetMask>

          <fields>
            <!-- intr enable set -->
            <field>
              <name>INTR_ENABLE_SET</name>
              <description>Swap interrupt enable set register for all SIOs</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Read as:   interrupt disable
				               Write as: No effect
				  </description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Read as: interrupt is enabled
				               Write as: swap interrupt enable gets set 
				  </description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  </fields>
		</register>
		
	  <!--  SWAP_INTR_EN_CLEAR_REG: Swap Interrupt Enable Clear Register-->										             	<!-- REGISTER 139 -->       
	    <register>
          <name> SWAP_INTR_EN_CLEAR_REG</name>
          <description>Swap Interrupt Enable Clear Register</description>
          <addressOffset>0x208</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFF</resetMask>

          <fields>
            <!-- intr enable Clear -->
            <field>
              <name>INTR_ENABLE_CLEAR</name>
              <description>Swap interrupt enable Clear register for all SIOs</description>
              <bitRange>[15:0]</bitRange>
              <access>write-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Read as: interrupt is disable
				               Write as: No effect
				  </description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Read as: interrupt is enabled
				               Write as: swap interrupt enable gets Cleared 
				  </description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  </fields>
		</register>
		
	  <!--  SWAP_INTR_MASK_SET_REG: Swap Interrupt Mask Set Register-->										             	<!-- REGISTER 140 -->       
	    <register>
          <name>SWAP_INTR_MASK_SET_REG</name>
          <description>Swap Interrupt Mask Set Register</description>
          <addressOffset>0x20C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0xFFFF</resetValue>
          <resetMask>0xFFFF</resetMask>

          <fields>
            <!-- intr mask set -->
            <field>
              <name>INTR_MASK_SET</name>
              <description>Common swap interrupt mask set register for all SIOs</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Read as: interrupt mask is not present
				               Write as: No effect
				  </description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Read as: interrupt mask is set
				               Write as: swap interrupt mask gets set
				  </description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  </fields>
		</register>
		
	  <!--  SWAP_INTR_MASK_CLEAR_REG: Swap Interrupt Mask Clear Register-->										             	<!-- REGISTER 141 -->       
	    <register>
          <name>SWAP_INTR_MASK_CLEAR_REG</name>
          <description>Swap Interrupt Mask Clear Register</description>
          <addressOffset>0x210</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0xFFFF</resetValue>
          <resetMask>0xFFFF</resetMask>

          <fields>
            <!-- intr mask Clear -->
            <field>
              <name>INTR_MASK_CLEAR</name>
              <description>Common swap interrupt mask Clear register for all SIOs</description>
              <bitRange>[15:0]</bitRange>
              <access>write-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Read as: interrupt mask is not present
				               Write as: No effect
				  </description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Read as: interrupt mask is set
				               Write as:swap interrupt mask gets cleared
				  </description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  </fields>
		</register>
		
	  <!--  SWAP_INTR_STATUS_REG: Swap Interrupt Status Register-->										             	<!-- REGISTER 142 -->       
	    <register>
          <name>SWAP_INTR_STATUS_REG</name>
          <description>Swap Interrupt Statusr Register</description>
          <addressOffset>0x214</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFF</resetMask>

          <fields>
            <!-- intr enable set -->
            <field>
              <name>INTR_ENABLE_SET</name>
              <description>Common swap interrupt status register for all SIOs</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Read as: interrupt mask is not present
				               Write as: No effect
				  </description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Read as: interrupt is present
				               Write as:clear the corresponding bit
				  </description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  </fields>
		</register>
		
	  <!--  GPIO_INTR_EN_SET_REG: GPIO Interrupt Enable Set Register-->										             	<!-- REGISTER 143 -->       
	    <register>
          <name>GPIO_INTR_EN_SET_REG</name>
          <description> GPIO Interrupt Enable Set Register</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFF</resetMask>

          <fields>
            <!-- intr enable set-->
            <field>
              <name>INTR_ENABLE_SET</name>
              <description>gpio interrupt enable set register for all SIOs</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Read as: interrupt is disabled
				               Write as: No effect
				  </description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Read as: interrupt is enabled
				               Write as:gpio interrupt enable gets set
				  </description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  </fields>
		</register>
		
	  <!--  GPIO_INTR_EN_CLEAR_REG: GPIO Interrupt Enable Clear Register-->										             	<!-- REGISTER 144 -->       
	    <register>
          <name>GPIO_INTR_EN_CLEAR_REG</name>
          <description> GPIO Interrupt Enable Clear Register</description>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFF</resetMask>

          <fields>
            <!-- intr enable Clear-->
            <field>
              <name>INTR_ENABLE_CLEAR</name>
              <description>gpio interrupt enable Clear register for all SIOs</description>
              <bitRange>[15:0]</bitRange>
              <access>write-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Read as: interrupt is disabled
				               Write as: No effect
				  </description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Read as: interrupt is enabled
				               Write as:gpio interrupt enable gets cleared</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  </fields>
		</register>
		
	  <!--  GPIO_INTR_MASK_SET_REG: GPIO Interrupt Mask Set Clear Register-->										             	<!-- REGISTER 145 -->       
	    <register>
          <name>GPIO_INTR_MASK_SET_REG</name>
          <description> GPIO Interrupt Enable Clear Register</description>
          <addressOffset>0x1C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0xFFFF</resetValue>
          <resetMask>0xFFFF</resetMask>

          <fields>
            <!-- intr mask set-->
            <field>
              <name>INTR_MASK_SET</name>
              <description>Common gpio interrupt mask set register for all SIOs</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Read as: interrupt is not present
				               Write as: No effect
				  </description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Read as: interrupt mask is set
				               Write as:gpio interrupt mask gets set</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  </fields>
		</register>
		
	  <!--   GPIO_INTR_MASK_CLEAR_REG: GPIO Interrupt Mask Set Clear Register-->										             	<!-- REGISTER 146 -->       
	    <register>
          <name>GPIO_INTR_MASK_CLEAR_REG</name>
          <description> GPIO Interrupt Enable Clear Register</description>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0xFFFF</resetValue>
          <resetMask>0xFFFF</resetMask>

          <fields>
            <!-- intr mask clear-->
            <field>
              <name>INTR_MASK_CLEAR</name>
              <description>gpio interrupt mask clear register for all SIOs</description>
              <bitRange>[15:0]</bitRange>
              <access>write-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Read as: interrupt is not present
				               Write as: No effect
				  </description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Read as: interrupt mask is set
				               Write as:gpio interrupt mask gets cleared</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  </fields>
		</register>
		
	  <!--   GPIO_INTR_STATUS_REG: GPIO Interrupt Status Register-->										             	<!-- REGISTER 147-->       
	    <register>
          <name>GPIO_INTR_STATUS_REG</name>
          <description> GPIO Interrupt Status Register</description>
          <addressOffset>0x24</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0xFFFF</resetValue>
          <resetMask>0xFFFF</resetMask>

          <fields>
            <!-- intr mask clear-->
            <field>
              <name>INTR_MASK_CLEAR</name>
              <description>gpio interrupt mask clear register for all SIOs</description>
              <bitRange>[15:0]</bitRange>
              <access>write-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Read as: interrupt is not present
				               Write as: No effect
				  </description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Read as: interrupt is present
				               Write as:clears the corresponding bit</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  </fields>
		</register>
		
	  <!-- GPIO_IN_REG:GPIO Input Register-->										             	<!-- REGISTER 148 -->       
	    <register>
          <name>GPIO_IN_REG</name>
          <description>GPIO Input Register</description>
          <addressOffset>0x8</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

          <fields>
            <!--Data-->
            <field>
              <name>DATA</name>
              <description>GPIO input pin status</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
	  <!-- GPIO_OUT_REG:GPIO Output Register-->										             	<!-- REGISTER 149-->       
	    <register>
          <name>GPIO_OUT_REG</name>
          <description>GPIO Output Register</description>
          <addressOffset>0xC</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

          <fields>
            <!--Data-->
            <field>
              <name>DATA</name>
              <description>Value to be loaded on GPIO out pins</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
	  <!-- GPIO_OEN_REG:GPIO Output enable Register-->										             	<!-- REGISTER 150 -->       
	    <register>
          <name>GPIO_OEN_REG</name>
          <description>GPIO Output enable Register</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0xFFFF</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

          <fields>
            <!--Data-->
            <field>
              <name>DATA</name>
              <description>OEN for the GPIO pins</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
	  </registers>
    </peripheral>
	
	<!-- QSPI -->
    <peripheral>
      <name>QSPI</name>
      <version>1.0</version>
      <description>The queued serial peripheral interface module provides a serial peripheral interface with queued transfer capability
	  </description>
      <groupName>QSPI</groupName>
      <baseAddress>0x12000000</baseAddress>
      <size>32</size>
      <access>read-write</access>

      <addressBlock>
        <offset>0</offset>
        <size>0x128</size>
        <usage>registers</usage>
      </addressBlock>

      <interrupt>
        <name>QSPI</name>
        <value>60</value>
      </interrupt>

      <registers>
      <!-- QSPI_CLK_CONFIG : QSPI Clock Configuration Register -->									<!-- REGISTER 1 -->
        <register>
          <name>QSPI_CLK_CONFIG</name>
          <description>QSPI Clock Configuration Register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x11F</resetValue>
          <resetMask>0xFFF</resetMask>

          <fields>
            <!-- QSPI_auto_csn_high_cnt -->
            <field>
              <name>QSPI_AUTO_CSN_HIGH_CNT</name>
              <description>Minimum SOC clock cycles, during which QSPI auto csn should be high between consecutive CSN assertions</description>
              <bitRange>[4:0]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- QSPI_CLK_SYNC -->
            <field>
              <name>QSPI_CLK_SYNC</name>
              <description>If the clock frequency to FLASH(spi_clk) and QSPI(hclk) controller is same, 
			               this bit can be set to one to by-pass the syncros results in time consumption</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Sync logic is enabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name> Enable</name>
                  <description>Sync (synchros) logic is bypassed</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- QSPI_CLK_EN -->
            <field>
              <name>QSPI_CLK_EN</name>
              <description>QSPI clock enable</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Dynamic clock gating is enabled in side QSPI controller</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Full time clock is enabled for QSPI controller.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  </fields>
		</register>
          

        <!-- QSPI_BUS_MODE : QSPI Bus Mode Register  -->								<!-- REGISTER 2 -->
        <register>
          <name>QSPI_BUS_MODE</name>
          <description>QSPI Bus Mode Register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

          <fields>
            <!-- QSPI_9115_FEATURE_EN -->
            <field>
              <name>QSPI_9116_FEATURE_EN</name>
              <description>9115 specific features are enabled with this enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- QSPI_MAN_MODE_CONF_CSN0 -->
			<field>
              <name>QSPI_MAN_MODE_CONF_CSN0</name>
              <description>Configures the QSPI flash for Single/Dual/Quad mode operation in manual mode</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>00</name>
                  <description>Single Mode</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>01</name>
                  <description>Dual Mode</description>
                  <value>1</value>
                </enumeratedValue>
				 <enumeratedValue>
                  <name>10</name>
                  <description>Quad Mode</description>
                  <value>2</value>
                </enumeratedValue>
				 <enumeratedValue>
                  <name>11</name>
                  <description>none</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!--AUTO_MODE_RESET-->
			<field>
              <name>AUTO_MODE_RESET</name>
              <description>QSPI Auto controller reset. This is not a Self clearing bit</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Auto mode is active</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Auto mode is inactive</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- QSPI_PREFETCH_EN-->
			<field>
              <name>QSPI_PREFETCH_EN</name>
              <description>Pre-fetch of data from the model which is connected to QSPI, automatically with out reading on AHB and is supplied to AHB, 
							when address is matched with AHB read transaction address
			  </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Pre-fetch mode is disabled.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Pre-fetch mode is enabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- QSPI_WRAP_EN-->
			<field>
              <name>QSPI_WRAP_EN</name>
              <description> Model wrap is considered with this bit and uses wrap instruction to read from FLASH</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Wrap mode is disabled (AHB WRAP can be used).</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Wrap mode is enabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- QSPI_AUTO_MODE_FRM_REG-->
			<field>
              <name>QSPI_AUTO_MODE_FRM_REG</name>
              <description>QSPI Mode of Operation</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Manual Mode is selected</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Auto Mode is selected.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- QSPI_D2_OEN_CSN0-->
			<field>
              <name>QSPI_D2_OEN_CSN0</name>
              <description>Direction Control for SPI_IO2 in case of dual/single mode for chip select0 csn0.
						   It is used both in Auto and Manual Mode</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
             
			<!-- QSPI_D3_OEN_CSN0-->
			<field>
              <name>QSPI_D3_OEN_CSN0</name>
              <description>Direction Control for SPI_IO3 in case of dual/single mode for chip select0 csn0.
						   It is used both in Auto and Manual Mode.</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
			 
			<!-- QSPI_D2_DATA_CSN0-->
			<field>
              <name>QSPI_D2_DATA_CSN0</name>
              <description>Value of SPI_IO2 in case of dual/single mode for chip select0 csn0.
						   It is used both in Auto and Manual Mode.</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
            </field>
			 			 
			<!-- QSPI_D3_DATA_CSN0-->
			<field>
              <name>QSPI_D3_DATA_CSN0</name>
              <description>Value of SPI_IO3 in case of dual/single mode for chip select0 csn0.
						   It is used both in Auto and Manual Mode</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- QSPI_D2_OEN_CSN1-->
			<field>
              <name>QSPI_D2_OEN_CSN1</name>
              <description>Direction Control for SPI_IO2 in case of dual/single mode for chip select1 csn1</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- QSPI_D3_OEN_CSN1-->
			<field>
              <name>QSPI_D3_OEN_CSN1</name>
              <description>Direction Control for SPI_IO3 in case of dual/single mode for chip select1 csn1</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- QSPI_D2_DATA_CSN1-->
			<field>
              <name>QSPI_D2_DATA_CSN1</name>
              <description>Direction Control for SPI_IO3 in case of dual/single mode for chip select1 csn1</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- QSPI_D3_DATA_CSN1-->
			<field>
              <name>QSPI_D3_DATA_CSN1</name>
              <description>Value of SPI_IO3 in case of dual/single mode for chip select1 csn1</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- QSPI_DATA_SAMPLE_EDGE-->
			<field>
              <name>QSPI_DATA_SAMPLE_EDGE</name>
              <description>Samples MISO data on clock edges</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Pos edge of loop back spi_pad_clk</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Neg edge of loop back spi_pad_clk</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- QSPI_CLK_MODE_CSN0-->
			<field>
              <name>QSPI_CLK_MODE_CSN0</name>
              <description>QSPI Clock Mode</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>MOde0</name>
                  <description>Mode 0, QSPI_CLK is low when QSPI_CS is high for chip select0 csn0</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Mode3</name>
                  <description>Mode 3, QSPI_CLK is high when QSPI_CS is high for chip select0 csn0</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- QSPI_CLK_MODE_CSN1-->
			<field>
              <name>QSPI_CLK_MODE_CSN1</name>
              <description>QSPI Clock Mode</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>MOde0</name>
                  <description>Mode 0, QSPI_CLK is low when QSPI_CS is high for chip select1 csn1</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Mode3</name>
                  <description>Mode 3, QSPI_CLK is high when QSPI_CS is high for chip select1 csn1</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- QSPI_CLK_MODE_CSN2-->
			<field>
              <name>QSPI_CLK_MODE_CSN2</name>
              <description>QSPI Clock Mode</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>MOde0</name>
                  <description>Mode 0 QSPI_CLK is low when QSPI_CS is high for chip select2 csn2</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Mode3</name>
                  <description>Mode 3 QSPI_CLK is high when QSPI_CS is high for chip select2 csn2</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- QSPI_CLK_MODE_CSN3-->
			<field>
              <name>QSPI_CLK_MODE_CSN3</name>
              <description>QSPI Clock Mode</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>MOde0</name>
                  <description>Mode 0, QSPI_CLK is low when QSPI_CS is high for chip select3 csn3</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Mode3</name>
                  <description>Mode 3, QSPI_CLK is high when QSPI_CS is high for chip select3 csn3</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			
			<!-- QSPI_D2_OEN_CSN2-->
			<field>
              <name>QSPI_D2_OEN_CSN2</name>
              <description>Direction Control for SPI_IO2 in case of dual/single mode for chip select2 csn2</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- QSPI_D3_OEN_CSN2-->
			<field>
              <name>QSPI_D3_OEN_CSN2</name>
              <description>Direction Control for SPI_IO3 in case of dual/single mode for chip select2 csn2</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- QSPI_D2_DATA_CSN2-->
			<field>
              <name>QSPI_D2_DATA_CSN2</name>
              <description>Value of SPI_IO2 in case of dual/single mode for chip select2 csn2</description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--QSPI_D3_DATA_CSN2-->
			<field>
              <name>QSPI_D3_DATA_CSN2</name>
              <description>Value of SPI_IO3 in case of dual/single mode for chip select2 csn2</description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--QSPI_D2_OEN_CSN3-->
			<field>
              <name>QSPI_D2_OEN_CSN3</name>
              <description>Direction Control for SPI_IO2 in case of dual/single mode for chip select3 csn3</description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--QSPI_D3_OEN_CSN3-->
			<field>
              <name>QSPI_D3_OEN_CSN3</name>
              <description>Direction Control for SPI_IO3 in case of dual/single mode for chip select3 csn3</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--QSPI_D2_DATA_CSN3-->
			<field>
              <name>QSPI_D2_DATA_CSN3</name>
              <description>Value of SPI_IO2 in case of dual/single mode for chip select3 csn3</description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--QSPI_D3_DATA_CSN3-->
			<field>
              <name>QSPI_D3_DATA_CSN3</name>
              <description>Value of SPI_IO3 in case of dual/single mode for chip select3 csn3</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
          
		<!-- QSPI_AUTO_CONFIG_1: QSPI Auto Controller Configuration 1 Register -->						<!-- REGISTER 3 -->
        <register>
          <name>QSPI_AUTO_CONFIG_1</name>
          <description>QSPI Auto Controller Configuration 1 Register</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFF8FFFFF</resetMask>

          <fields>
            <!-- QSPI_EXT_BYTE_MODE_CSN0 -->
            <field>
              <name>QSPI_EXT_BYTE_MODE_CSN0</name>
              <description> Mode of operation of QSPI in the extra byte phase</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>00</name>
                  <description>SPI</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>01</name>
                  <description>Dual SPI</description>
                  <value>1</value>
                </enumeratedValue>
				 <enumeratedValue>
                  <name>10</name>
                  <description>Quad SPI</description>
                  <value>2</value>
                </enumeratedValue>
				 <enumeratedValue>
                  <name>11</name>
                  <description>none</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- QSPI_DUMMY_MODE_CSN0 -->
            <field>
              <name>QSPI_DUMMY_MODE_CSN0</name>
              <description>Mode of operation of QSPI in instruction phase</description>
              <bitRange>[3:2]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>00</name>
                  <description>SPI</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>01</name>
                  <description>Dual SPI</description>
                  <value>1</value>
                </enumeratedValue>
				 <enumeratedValue>
                  <name>10</name>
                  <description>Quad SPI</description>
                  <value>2</value>
                </enumeratedValue>
				 <enumeratedValue>
                  <name>11</name>
                  <description>none</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- QSPI_ADDR_MODE_CSN0 -->
            <field>
              <name>QSPI_ADDR_MODE_CSN0</name>
              <description>Mode of operation of QSPI in instruction phase</description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>00</name>
                  <description>SPI</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>01</name>
                  <description>Dual SPI</description>
                  <value>1</value>
                </enumeratedValue>
				 <enumeratedValue>
                  <name>10</name>
                  <description>Quad SPI</description>
                  <value>2</value>
                </enumeratedValue>
				 <enumeratedValue>
                  <name>11</name>
                  <description>none</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- QSPI_CMD_MODE_CSN0 -->
            <field>
              <name>QSPI_CMD_MODE_CSN0</name>
              <description>Mode of operation of QSPI in instruction phase</description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>00</name>
                  <description>SPI</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>01</name>
                  <description>Dual SPI</description>
                  <value>1</value>
                </enumeratedValue>
				 <enumeratedValue>
                  <name>10</name>
                  <description>Quad SPI</description>
                  <value>2</value>
                </enumeratedValue>
				 <enumeratedValue>
                  <name>11</name>
                  <description>none</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- QSPI_DATA_MODE_CSN0 -->
            <field>
              <name>QSPI_DATA_MODE_CSN0</name>
              <description>Mode of operation of QSPI in DATA phase</description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>00</name>
                  <description>SPI</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>01</name>
                  <description>Dual SPI</description>
                  <value>1</value>
                </enumeratedValue>
				 <enumeratedValue>
                  <name>10</name>
                  <description>Quad SPI</description>
                  <value>2</value>
                </enumeratedValue>
				 <enumeratedValue>
                  <name>11</name>
                  <description>none</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- QSPI_EXTRA_BYTE_CSN0 -->
            <field>
              <name>QSPI_EXTRA_BYTE_CSN0</name>
              <description>Value of the extra byte to be transmitted, if the extra byte mode is enabled</description>
              <bitRange>[17:10]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- QSPI_EXTRA_BYTE_EN_CSN0 -->
            <field>
              <name>QSPI_EXTRA_BYTE_EN_CSN0</name>
              <description>Value of the extra byte to be transmitted, if the extra byte mode is enabled</description>
              <bitRange>[19:18]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>00</name>
                  <description>Do not transmit extra byte.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>01</name>
                  <description>Transmit Extra byte after address phase</description>
                  <value>1</value>
                </enumeratedValue>
				 <enumeratedValue>
                  <name>10</name>
                  <description>Transmit only first nibble of the byte and maintain Hi-Z on the IO bus for next nibble</description>
                  <value>2</value>
                </enumeratedValue>
				 <enumeratedValue>
                  <name>11</name>
                  <description>none</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		
			
			<!-- QSPI_PG_JUMP_CSN0 -->
            <field>
              <name>QSPI_PG_JUMP_CSN0</name>
              <description>NONE</description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NOT_INDEX_JUMP_INSTRUCTION</name>
                  <description>Do not use Index jump instruction</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INDEX_JUMP_INSTRUCTION</name>
                  <description>Use Index jump instruction specified by QSPI_PG_JUMP_INST</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- QSPI_DUMMY_BYTES_INCR_CSN0 -->
            <field>
              <name>QSPI_DUMMY_BYTES_INCR_CSN0</name>
              <description>Specifies the number of dummy bytes 0 to 7 for the selected SPI mode</description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- QSPI_DUMMY_BYTES_WRAP_CSN0 -->
            <field>
              <name>QSPI_DUMMY_BYTES_WRAP_CSN0</name>
              <description>Specifies the number of dummy bytes 0  to 7 for the selected SPI mode in case of wrap instruction</description>
              <bitRange>[31:28]</bitRange>
              <access>read-write</access>
            </field>		
		  </fields>
		</register>

        <!-- QSPI_AUTO_CONFIG_2: QSPI Auto Controller Configuration 2 Register -->						<!-- REGISTER 4 -->
        <register>
          <name>QSPI_AUTO_CONFIG_2</name>
          <description>QSPI Auto Controller Configuration 2 Register</description>
          <addressOffset>0x0C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
		  
		  <fields>
		    <!-- QSPI_RD_DATA_SWAP_AUTO_CSN0 -->
            <field>
              <name>QSPI_RD_DATA_SWAP_AUTO_CSN0</name>
              <description>NONE</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Do not swap the read data in auto mode</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Swap the auto read data in auto mode</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- QSPI_ADR_SIZE_16_BIT_AUTO_MODE_CSN0 -->
            <field>
              <name>QSPI_ADR_SIZE_16_BIT_AUTO_MODE_CSN0</name>
              <description>NONE</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>24 bit address is sent to model</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>16 Bit address is sent to model</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- QSPI_CONTI_RD_EN_CSN0 -->
            <field>
              <name>QSPI_CONTI_RD_EN_CSN0</name>
              <description>NONE </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Continuous read disabled.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Continuous read enabled.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- DUMMY_BYTES_WR_RD_CSN0 -->
            <field>
              <name>DUMMY_BYTES_WR_RD_CSN0</name>
              <description>Dummy bytes to the model to be read or to be write</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Dummy bytes will be read</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Dummy bytes to be write.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- QSPI_DUMMY_BYTES_JMP_CSN-->
            <field>
              <name>QSPI_DUMMY_BYTES_JMP_CSN</name>
              <description>Dummy cycles to be selected in case of JUMP</description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- QSPI_RD_INST_CSN0-->
            <field>
              <name>QSPI_RD_INST_CSN0</name>
              <description>Read instruction to be used for the selected SPI modes and when wrap</description>
              <bitRange>[15:8]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- QSPI_RD_WRAP_INT_CSN0-->
            <field>
              <name>QSPI_RD_WRAP_INT_CSN0</name>
              <description>Read instruction to be used, when wrap mode is supported by QSPI flash</description>
              <bitRange>[23:16]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- QSPI_PG_JUMP_INST_CSN0-->
            <field>
              <name>QSPI_PG_JUMP_INST_CSN0</name>
              <description>Read instruction to be used, when Page jump is to be used</description>
              <bitRange>[31:24]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		  		    		
		<!-- QSPI_MANUAL_CONFIG1: QSPI Manual Configuration 1 Register-->						<!-- REGISTER 5 -->
        <register>
          <name>QSPI_MANUAL_CONFIG1</name>
          <description>QSPI Manual Configuration 1 Register</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x000C0001</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
		  
		  <fields>
		    <!-- QSPI_MANUAL_CSN -->
            <field>
              <name>QSPI_MANUAL_CSN</name>
              <description>SPI CS in manual mode</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- QSPI_MANUAL_WR -->
            <field>
              <name>QSPI_MANUAL_WR</name>
              <description>Write enable for manual mode when CS is low</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- QSPI_MANUAL_RD -->
            <field>
              <name>QSPI_MANUAL_RD</name>
              <description>Read enable for manual mode when CS is low</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- QSPI_MANUAL_RD_CNT[9:0]-->
            <field>
              <name>QSPI_MANUAL_RD_CNT</name>
              <description>Indicates total number of bytes to be read along with 31:27 bits of this register.
							Maximum length supported is 32k bytes</description>
              <bitRange>[12:3]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- QSPI_MANUAL_CSN_SELECT-->
            <field>
              <name>QSPI_MANUAL_CSN_SELECT</name>
              <description>Indicates which CSn is valid</description>
              <bitRange>[14:13]</bitRange>
              <access>read-write</access>
            </field>
			
			
			<!--QSPI_MANUAL_SIZE_FRM -->
            <field>
              <name>QSPI_MANUAL_SIZE_FRM_REG</name>
              <description>Manual reads and manual writes follow this size</description>
              <bitRange>[20:19]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1BYTE_MODE</name>
                  <description>1 Byte  8  bit mode </description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>2BYTE_MODE</name>
                  <description>2 Bytes  16  bit mode </description>
                  <value>1</value>
                </enumeratedValue>
				 <enumeratedValue>
                  <name>3BYTE_MODE</name>
                  <description>3 Bytes  24  bit mode </description>
                  <value>2</value>
                </enumeratedValue>
				 <enumeratedValue>
                  <name>4BYTE_MODE</name>
                  <description>4 Bytes  32  bit mode </description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- TAKE_QSPI_MANUAL_WR_SIZE_FRM_REG -->
            <field>
              <name>TAKE_QSPI_MANUAL_WR_SIZE_FRM_REG</name>
              <description>NONE</description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>No action. Takes write size from fifo </description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Take write size from Manual config register1 </description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- QSPI_FULL_DUPLEX_EN-->
            <field>
              <name>QSPI_FULL_DUPLEX_EN</name>
              <description>Full duplex mode enable.</description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Full duplex mode disabled.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Full duplex mode enabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			
			<!-- HW_CTRLD_QSPI_MODE_CTRL-->
            <field>
              <name>HW_CTRLD_QSPI_MODE_CTRL</name>
              <description>Hardware controlled qspi mode in between AUTO and manual</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Hardware control is disabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Hardware control is enabled.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- QSPI_MANUAL_QSPI_MODE-->
            <field>
              <name>QSPI_MANUAL_QSPI_MODE</name>
              <description>Internally the priority is given to manual mode</description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>SPI mode</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Host SPI mode.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  </fields>
		</register>
					
		<!-- QSPI_MANUAL_CONFIG2: QSPI Manual Configuration 2 Register-->						<!-- REGISTER 6 -->
        <register>
          <name>QSPI_MANUAL_CONFIG2</name>
          <description>QSPI Manual Configuration 2 Register</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x000000F0</resetValue>
          <resetMask>0xFFF</resetMask>
		  
		  <fields>
		    <!-- QSPI_WR_DATA_SWAP_MNL_CSN0-->
            <field>
              <name>QSPI_WR_DATA_SWAP_MNL_CSN0</name>
              <description>Swap the write data inside the QSPI controller it-self</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Manual write data swap is disabled for csn0.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Manual write data swap is enabled for csn0.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- QSPI_WR_DATA_SWAP_MNL_CSN1-->
            <field>
              <name>QSPI_WR_DATA_SWAP_MNL_CSN1</name>
              <description>Swap the write data inside the QSPI controller it-self.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Manual write data swap is disabled for csn1.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Manual write data swap is enabled for csn1.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- QSPI_WR_DATA_SWAP_MNL_CSN2-->
            <field>
              <name>QSPI_WR_DATA_SWAP_MNL_CSN2</name>
              <description>Swap the write data inside the QSPI controller itself.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Manual write data swap is disabled for csn2.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Manual write data swap is enabled for csn2.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- QSPI_WR_DATA_SWAP_MNL_CSN3-->
            <field>
              <name>QSPI_WR_DATA_SWAP_MNL_CSN3</name>
              <description>Swap the write data inside the QSPI controller itself.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Manual write data swap is disabled for csn3.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Manual write data swap is enabled for csn3.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- QSPI_RD_DATA_SWAP_MNL_CSN0-->
            <field>
              <name>QSPI_RD_DATA_SWAP_MNL_CSN0</name>
              <description>Swap the read data inside the QSPIcontroller it self.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Manual read data swap is disabled for csn0.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Manual read data swap is enabled for csn0.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- QSPI_RD_DATA_SWAP_MNL_CSN1-->
            <field>
              <name>QSPI_RD_DATA_SWAP_MNL_CSN1</name>
              <description>Swap the read data inside the QSPIcontroller itself.</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Manual read data swap is disabled for csn1</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Manual read data swap is enabled for csn1</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- QSPI_RD_DATA_SWAP_MNL_CSN2-->
            <field>
              <name>QSPI_RD_DATA_SWAP_MNL_CSN2</name>
              <description>Swap the read data inside the QSPIcontroller it-self</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Manual read data swap is disabled for csn2</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Manual read data swap is enabled for csn2</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- QSPI_RD_DATA_SWAP_MNL_CSN3-->
            <field>
              <name>QSPI_RD_DATA_SWAP_MNL_CSN3</name>
              <description>Swap the read data inside the QSPIcontroller itself</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Manual read data swap is disabled for csn3</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Manual read data swap is enabled for csn3</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!--QSPI_MAN_MODE_CONF_CSN1 -->
            <field>
              <name>QSPI_MAN_MODE_CONF_CSN1</name>
              <description>Configures the QSPI flash for Single/Dual/Quad mode operation in manual mode for chip select1 csn1</description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>00</name>
                  <description>Single</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>01</name>
                  <description> Dual</description>
                  <value>1</value>
                </enumeratedValue>
				 <enumeratedValue>
                  <name>10</name>
                  <description> Quad</description>
                  <value>2</value>
                </enumeratedValue>
				 <enumeratedValue>
                  <name>11</name>
                  <description>none</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!--QSPI_MAN_MODE_CONF_CSN2 -->
            <field>
              <name>QSPI_MAN_MODE_CONF_CSN2</name>
              <description>Configures the QSPI flash for Single or Dual or Quad mode operation in manual mode for chip select2 csn2</description>
              <bitRange>[11:10]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>00</name>
                  <description>Single</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>01</name>
                  <description> Dual</description>
                  <value>1</value>
                </enumeratedValue>
				 <enumeratedValue>
                  <name>10</name>
                  <description> Quad</description>
                  <value>2</value>
                </enumeratedValue>
				 <enumeratedValue>
                  <name>11</name>
                  <description>none</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!--QSPI_MAN_MODE_CONF_CSN3 -->
            <field>
              <name>QSPI_MAN_MODE_CONF_CSN3</name>
              <description>Configures the QSPI flash for Single or Dual or Quad mode operation in manual mode for chip select3 csn3</description>
              <bitRange>[13:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>00</name>
                  <description>Single</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>01</name>
                  <description> Dual</description>
                  <value>1</value>
                </enumeratedValue>
				 <enumeratedValue>
                  <name>10</name>
                  <description> Quad</description>
                  <value>2</value>
                </enumeratedValue>
				 <enumeratedValue>
                  <name>11</name>
                  <description>none</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- loop_back_mode_en  -->
            <field>
              <name>LOOP_BACK_EN</name>
              <description>Internal loop back test mode.</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- QSPI_manual_ddr_phasse  -->
            <field>
              <name>QSPI_MANUAL_DDR_PHASE</name>
              <description>DDR operations can be performed even in manual mode</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- Qspi_ddr_clk_en  -->
            <field>
              <name>QSPI_DDR_CLK_EN</name>
              <description>DDR operations can be performed even in manual mode</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
				<enumeratedValue>
                  <name>0</name>
                  <description>Use SDR mode clk</description>
                  <value>0</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>1</name>
                  <description>Use DDR mode clk</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  </fields>
		</register>
			
		<!-- QSPI_MANUAL_WRITE_DATA2: QSPI Manual Write Data 2 Register -->  						<!-- REGISTER 7 -->
        <register>
          <name>QSPI_MANUAL_WRITE_DATA2</name>
          <description>QSPI Manual Write Data 2 Register</description>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFF</resetMask>

		  <fields>
		    <!-- QSPI_MANUAL_WRITE_DATA2 -->
            <field>
              <name>QSPI_MANUAL_WRITE_DATA2</name>
              <description>Number of bits to be written in write mode</description>
              <bitRange>[4:0]</bitRange>
              <access>read-write</access>
            </field>
			
			
	  	    <!-- USE_PREV_LENGTH-->
            <field>
              <name>USE_PREV_LENGTH</name>
              <description>Use previous length.</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>No action</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Uses previously programmed length in 4:0 of this register for next writes</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  </fields>
		</register>
		
		<!-- QSPI_FIFO_THRLD: QSPI FIFO Threshold Register -->  						                    <!-- REGISTER 8 -->
        <register>
          <name>QSPI_FIFO_THRLD</name>
          <description>QSPI FIFO Threshold Register</description>
          <addressOffset>0x1C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000C7</resetValue>
          <resetMask>0x1FF</resetMask>

		  <fields>
		    <!-- FIFO_AEMPTY_THRLD -->
            <field>
              <name>FIFO_AEMPTY_THRLD</name>
              <description>FIFO almost empty threshold</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- FIFO_AFULL_THRLD -->
            <field>
              <name>FIFO_AFULL_THRLD</name>
              <description>FIFO almost full threshold</description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- WFIFO_RESET -->
            <field>
              <name>WFIFO_RESET</name>
              <description>Write fifo reset</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- RFIFO_RESET -->
            <field>
              <name>RFIFO_RESET</name>
              <description>Read fifo reset</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
		<!-- QSPI_MANUAL_STATUS: QSPI Manual Status Register -->  								<!-- REGISTER 9 -->
        <register>
          <name>QSPI_MANUAL_STATUS</name>
          <description>QSPI Manual Status Register</description>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000591</resetValue>
          <resetMask>0x7FFF</resetMask>

		  <fields>
		    <!-- QSPI_BUSY-->
            <field>
              <name>QSPI_BUSY</name>
              <description>State of Manual mode.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>QSPI controller is IDLE in Manual mode.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>A read, write or dummy cycle operation is in process in manual mode.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- FIFO_FULL_WFIFO_S-->
            <field>
              <name>FIFO_FULL_WFIFO_S</name>
              <description>Status indication for Wfifo in manual mode</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
            </field>
			
			<!-- FIFO_AFULL_WFIFO_S-->
            <field>
              <name>FIFO_AFULL_WFIFO_S</name>
              <description>Status indication for Wfifo in manual mode</description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
            </field>
				
			<!-- FIFO_EMPTY_WFIFO-->
            <field>
              <name>FIFO_EMPTY_WFIFO</name>
              <description>Status indication for Wfifo in manual mode</description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
            </field>
			
			<!-- FIFO_AEMPTY_WFIFO-->
            <field>
              <name>FIFO_AEMPTY_WFIFO</name>
              <description>Status indication for Wfifo in manual mode</description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
            </field>
			
			<!-- FIFO_FULL_RFIFO-->
            <field>
              <name>FIFO_FULL_RFIFO</name>
              <description>Status indication for Rfifo in manual mode</description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
            </field>
	
			<!-- FIFO_AFULL_RFIFO-->
            <field>
              <name>FIFO_AFULL_RFIFO</name>
              <description>Status indication for Rfifo in manual mode</description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
            </field>
			
			<!-- FIFO_EMPTY_RFIFO_S-->
            <field>
              <name>FIFO_EMPTY_RFIFO_S</name>
              <description>Status indication for Rfifo in manual mode</description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
            </field>
			
			<!-- FIFO_AEMPTY_RFIFO_S-->
            <field>
              <name>FIFO_AEMPTY_RFIFO_S</name>
              <description>Status indication for Rfifo in manual mode</description>
              <bitRange>[8:8]</bitRange>
              <access>read-only</access>
            </field>
			
			<!-- GSPI_MANUAL_RD_CNT-->
            <field>
              <name>GSPI_MANUAL_RD_CNT</name>
              <description>This is a result of 10 bits ORing counter</description>
              <bitRange>[9:9]</bitRange>
              <access>read-only</access>
			   <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>No read transactions are in pending</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Read transactions are in pending ( to be done)</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- AUTO_MODE_FSM_IDLE_SCLK-->
            <field>
              <name>AUTO_MODE_FSM_IDLE_SCLK</name>
              <description>Auto mode idle signal to track auto controller is busy or idle.</description>
              <bitRange>[10:10]</bitRange>
              <access>read-only</access>
			   <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Auto mode is busy  </description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Auto mode is idle</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- QSPI_AUTO_MODE-->
            <field>
              <name>QSPI_AUTO_MODE</name>
              <description>QSPI controller status.</description>
              <bitRange>[11:11]</bitRange>
              <access>read-only</access>
			   <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>QSPI controller is in manual mode.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>QSPI controller is in auto mode.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- QSPI_AUTO_MODE_FRM_REG_SCLK-->
            <field>
              <name>QSPI_AUTO_MODE_FRM_REG_SCLK</name>
              <description>QSPI auto mode status. Valid only when HW_CTRLD_QSPI_MODE_CTRL is zero.</description>
              <bitRange>[12:12]</bitRange>
              <access>read-only</access>
			   <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>QSPI controller is hot coded to manual mode operations.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>QSPI controller is hot coded to AUTO mode operations</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- HW_CTRLD_MODE_SCLK-->
            <field>
              <name>HW_CTRLD_MODE_SCLK</name>
              <description>QSPI mode status in HW_CTRLD_MODE</description>
              <bitRange>[13:13]</bitRange>
              <access>read-only</access>
			   <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>QSPI controller is in MANUAL mode.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>QSPI controller is working in AUTO MODE.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- HW_CTRLD_MODE_CTRL_SCLK-->
            <field>
              <name>HW_CTRLD_MODE_CTRL_SCLK</name>
              <description>HW_CTRLD_MODE status</description>
              <bitRange>[14:14]</bitRange>
              <access>read-only</access>
			   <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>HW_CTRL_MODE is disabled.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>HW_CTRL_MODE is enabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  </fields>
		</register>
		
		<!-- QSPI_INTR_MASK: QSPI Interrupt Mask Register -->  								<!-- REGISTER 10 -->
        <register>
          <name>QSPI_INTR_MASK</name>
          <description>QSPI Interrupt Mask Register</description>
          <addressOffset>0x24</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x6F</resetMask>
         
		  <fields>
		    <!-- QSPI_INTR_MASK-->
            <field>
              <name>QSPI_INTR_MASK</name>
              <description>Interrupt Status bit</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Do not touch</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>mask the qspi intr</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- FIFO_AEMPTY_RFIFO_MASK-->
            <field>
              <name>FIFO_AEMPTY_RFIFO_MASK</name>
              <description>NONE </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Do not touch</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Read fifo almost empty intr mask.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
                 
			<!--FIFO_AFULL_RFIFO_MASK-->
            <field>
              <name>FIFO_AFULL_RFIFO_MASK</name>
              <description>NONE </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Do not touch</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>read fifo almost full intr mask</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            
			<!--FIFO_AEMPTY_WFIFO_MASK-->
            <field>
              <name>FIFO_AEMPTY_WFIFO_MASK</name>
              <description>NONE </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Do not touch</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>write fifo almost empty intr mask.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!--FIFO_AFULL_WFIFO_MASK-->
            <field>
              <name>FIFO_AFULL_WFIFO_MASK</name>
              <description>NONE </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Do not touch</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Write fifo almost full intr mask</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!--FIFO_FULL_WFIFO_MASK-->
            <field>
              <name>FIFO_FULL_WFIFO_MASK</name>
              <description>NONE </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Do not touch</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>write fifo full intr mask</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!--FIFO_EMPTY_RFIFO_MASK-->
            <field>
              <name>FIFO_EMPTY_RFIFO_MASK</name>
              <description>NONE </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Do not touch</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Read fifo is empty intr mask</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  </fields>
		</register>
		
		<!-- QSPI_INTR_UNMASK: QSPI Interrupt Unmask Register -->  								<!-- REGISTER 11 -->
        <register>
          <name>QSPI_INTR_UNMASK</name>
          <description>QSPI Interrupt Unmask Register</description>
          <addressOffset>0x28</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x7F</resetMask>
		  
		  <fields>
		    <!-- QSPI_INTR_UNMASK-->
            <field>
              <name>QSPI_INTR_UNMASK</name>
              <description>Interrupt Status bit</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Do not touch</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>unmask the qspi intr</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  
			<!-- FIFO_AEMPTY_RFIFO_UN-->
            <field>
              <name>FIFO_AEMPTY_RFIFO_UN</name>
              <description>NONE</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Do not touch</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Read fifo almost empty intr unmask</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  
			<!-- FIFO_AFULL_RFIFO_UNMASK-->
            <field>
              <name>FIFO_AFULL_RFIFO_UNMASK</name>
              <description>NONE</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Do not touch</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>read fifo almost full intr unmask.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		    
			<!-- FIFO_AEMPTY_WFIFO_UNMASK-->
            <field>
              <name>FIFO_AEMPTY_WFIFO_UNMASK</name>
              <description>NONE</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Do not touch</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>write fifo almost empty intr unmask</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		    
			<!-- FIFO_AFULL_WFIFO_UNMASK-->
            <field>
              <name>FIFO_AFULL_WFIFO_UNMASK</name>
              <description>NONE</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Do not touch</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Write fifo almost full intr unmask.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- FIFO_FULL_WFIFO_UNMASK-->
            <field>
              <name>FIFO_FULL_WFIFO_UNMASK</name>
              <description>NONE</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Do not touch</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>write fifo full intr unmask</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- FIFO_EMPTY_RFIFO_UNMASK-->
            <field>
              <name>FIFO_EMPTY_RFIFO_UNMASK</name>
              <description>NONE</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Do not touch</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Read fifo is empty intr unmask</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  </fields>
		</register>
		
		<!-- QSPI_INTR_STS: QSPI Interrupt Status Register -->  								<!-- REGISTER 12 -->
        <register>
          <name>QSPI_INTR_STS</name>
          <description>QSPI Interrupt Status Register</description>
          <addressOffset>0x2C</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0000004A</resetValue>
          <resetMask>0x7F</resetMask>
		  
		  <fields>
		    <!-- QSPI_INTR_LVL-->
            <field>
              <name>QSPI_INTR_LVL</name>
              <description>Interrupt Status bit</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>no interrupt</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>qspi raised a interrupt</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  
			<!-- FIFO_AEMPTY_RFIFO_LVL-->
            <field>
              <name>FIFO_AEMPTY_RFIFO_LVL</name>
              <description>NONE</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Read fifo does not reached almost empty threshold</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Read fifo reached almost empty threshold</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  
			<!-- FIFO_AFULL_RFIFO_LVL-->
            <field>
              <name>FIFO_AFULL_RFIFO_LVL</name>
              <description>NONE</description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>read FIFO do not reached almost full threshold</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>read FIFO reached almost full threshold</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  
			<!-- FIFO_AEMPTY_WFIFO_LVL-->
            <field>
              <name>FIFO_AEMPTY_WFIFO_LVL</name>
              <description>NONE</description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>write FIFO not reached almost full threshold.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>write FIFO reached almost empty threshold.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
				
			<!-- FIFO_AFULL_WFIFO_LVL-->
            <field>
              <name>FIFO_AFULL_WFIFO_LVL</name>
              <description>NONE</description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>write FIFO not reached almost full threshold</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Write FIFO reached almost full threshold</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- FIFO_FULL_WFIFO_LVL-->
            <field>
              <name>FIFO_FULL_WFIFO_LVL</name>
              <description>NONE</description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Write fifo not got full</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>write fifo got full.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!--FIFO_EMPTY_RFIFO_LVL-->
            <field>
              <name>FIFO_EMPTY_RFIFO_LVL</name>
              <description>NONE</description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Read FIFO is not empty</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Read FIFO is empty</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  </fields>
		</register>
		  
		  
		<!-- QSPI_INTR_ACK: QSPI Interrupt Acknowledge Register -->  								<!-- REGISTER 13 -->
        <register>
          <name>QSPI_INTR_ACK</name>
          <description>QSPI Interrupt Acknowledge Register</description>
          <addressOffset>0x30</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x7F</resetMask>
		   
		  <fields>
		    <!-- QSPI_INTR_ACK-->
            <field>
              <name>QSPI_INTR_ACK</name>
              <description>Interrupt Status bit</description>
              <bitRange>[0:0]</bitRange>
              <access>write-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Do not touch</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>unmask the qspi intr.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- FIFO_AEMPTY_RFIFO_ACK-->
            <field>
              <name>FIFO_AEMPTY_RFIFO_ACK</name>
              <description>NONE</description>
              <bitRange>[1:1]</bitRange>
              <access>write-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Do not touch</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Read fifo almost empty intr unmask</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  
			<!-- FIFO_AFULL_RFIFO_ACK-->
            <field>
              <name>FIFO_AFULL_RFIFO_ACK</name>
              <description>NONE</description>
              <bitRange>[2:2]</bitRange>
              <access>write-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Do not touch</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>read fifo almost full intr unmask.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  
			<!-- FIFO_AEMPTY_WFIFO_ACK-->
            <field>
              <name>FIFO_AEMPTY_WFIFO_ACK</name>
              <description>NONE</description>
              <bitRange>[3:3]</bitRange>
              <access>write-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Do not touch</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>write fifo almost empty intr unmask.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  
			<!-- FIFO_AFULL_WFIFO_ACK-->
            <field>
              <name>FIFO_AFULL_WFIFO_ACK</name>
              <description>NONE</description>
              <bitRange>[4:4]</bitRange>
              <access>write-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Do not touch</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Write fifo almost full intr unmask.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- FIFO_FULL_WFIFO_ACK-->
            <field>
              <name>FIFO_FULL_WFIFO_ACK</name>
              <description>NONE</description>
              <bitRange>[5:5]</bitRange>
              <access>write-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Do not touch</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>write fifo full intr unmask</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  
			<!-- FIFO_EMPTY_RFIFO_ACK-->
            <field>
              <name>FIFO_EMPTY_RFIFO_ACK</name>
              <description>NONE</description>
              <bitRange>[6:6]</bitRange>
              <access>write-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Do not touch</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Read fifo is empty intr unmask</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  </fields>
		</register>
		
		<!-- QSPI_STS_MC: QSPI State Machine Monitor Register -->  								<!-- REGISTER 14 -->
        <register>
          <name>QSPI_STS_MC</name>
          <description>QSPI State Machine Monitor Register</description>
          <addressOffset>0x34</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x6FF</resetMask>
		  
		  <fields>
		    <!-- BUS_CTRL_PSTATE-->
            <field>
              <name>BUS_CTRL_PSTATE</name>
              <description>Bus controller present state</description>
              <bitRange>[3:0]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--AUTO_CTRL_PSTATE-->
            <field>
              <name>AUTO_CTRL_PSTATE</name>
              <description>Auto controller present state</description>
              <bitRange>[6:4]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--QSPI_MASTER_PSTATE-->
            <field>
              <name>QSPI_MASTER_PSTATE</name>
              <description>Qspi master present state</description>
              <bitRange>[9:7]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
		<!-- QSPI_AUTO_CONFIG_1_CSN1: QSPI Auto Controller Configuration 1 CSN1 Register -->  			   <!-- REGISTER 15 -->
        <register>
          <name>QSPI_AUTO_CONFIG_1_CSN1</name>
          <description>QSPI Auto Controller Configuration 1 CSN1 Register</description>
          <addressOffset>0x38</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x87FFFF</resetMask>
		  
		  <fields>
		    <!-- QSPI_EXT_BYTE_MODE_CSN1-->
            <field>
              <name>QSPI_EXT_BYTE_MODE_CSN1</name>
              <description>Mode of operation of QSPI in instruction phase.</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>00</name>
                  <description>SPI</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>01</name>
                  <description>Dual SPI</description>
                  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>10</name>
                  <description>Quad SPI</description>
                  <value>2</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>11</name>
                  <description>none</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  
			<!-- QSPI_DUMMY_MODE_CSN1-->
            <field>
              <name>QSPI_DUMMY_MODE_CSN1</name>
              <description>Mode of operation of QSPI in instruction phase</description>
              <bitRange>[3:2]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>00</name>
                  <description>SPI</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>01</name>
                  <description>Dual SPI</description>
                  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>10</name>
                  <description>Quad SPI</description>
                  <value>2</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>11</name>
                  <description>none</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- QSPI_ADDR_MODE_CSN1-->
            <field>
              <name>QSPI_ADDR_MODE_CSN1</name>
              <description>Mode of operation of QSPI in instruction phase.</description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>00</name>
                  <description>SPI</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>01</name>
                  <description>Dual SPI</description>
                  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>10</name>
                  <description>Quad SPI</description>
                  <value>2</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>11</name>
                  <description>none</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- QSPI_CMD_MODE_CSN1-->
            <field>
              <name>QSPI_CMD_MODE_CSN1</name>
              <description>Mode of operation of QSPI in instruction phase.</description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>00</name>
                  <description>SPI</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>01</name>
                  <description>Dual SPI</description>
                  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>10</name>
                  <description>Quad SPI</description>
                  <value>2</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>11</name>
                  <description>none</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- QSPI_DATA_MODE_CSN1-->
            <field>
              <name>QSPI_DATA_MODE_CSN1</name>
              <description>Mode of operation of QSPI in DATA phase.</description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>00</name>
                  <description>SPI</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>01</name>
                  <description>Dual SPI</description>
                  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>10</name>
                  <description>Quad SPI</description>
                  <value>2</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>11</name>
                  <description>none</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!--QSPI_EXTRA_BYTE_CSN1-->
            <field>
              <name>QSPI_EXTRA_BYTE_CSN1</name>
              <description>Value of the extra byte to be transmitted, if the extra byte mode is enabled.</description>
              <bitRange>[17:10]</bitRange>
              <access>read-only</access>
            </field>
			
			<!-- QSPI_EXTRA_BYTE_EN_CSN1-->
            <field>
              <name>QSPI_EXTRA_BYTE_EN_CSN1</name>
              <description>Mode of operation of QSPI in DATA phase.</description>
              <bitRange>[19:18]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>00</name>
                  <description>Do not transmit extra byte.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>01</name>
                  <description>Transmit Extra byte after address phase</description>
                  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>10</name>
                  <description>Transmit only first nibble of the byte and maintain Hi-Z on the IO bus for next nibble.</description>
                  <value>2</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>11</name>
                  <description>none</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
						
			
			<!-- QSPI_PG_JUMP_CSN1-->
            <field>
              <name>QSPI_PG_JUMP_CSN1</name>
              <description>NONE</description>
              <bitRange>[23:23]</bitRange>
              <access>write-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Do not use Index jump instruction.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Use Index jump instruction specified by QSPI_PG_JUMP_INST</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!--QSPI_DUMMY_BYTES_INCR_CSN1-->
            <field>
              <name>QSPI_DUMMY_BYTES_INCR_CSN1</name>
              <description>Specifies the number of dummy bytes 0 to 7 for the selected SPI mode.</description>
              <bitRange>[27:24]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--QSPI_DUMMY_BYTES_WRAP_CSN1-->
            <field>
              <name>QSPI_DUMMY_BYTES_WRAP_CSN1</name>
              <description>Specifies the number of dummy bytes  0 to 7 for the selected SPI mode in case of wrap instruction.</description>
              <bitRange>[31:28]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
		<!-- QSPI_AUTO_CONFIG_2: QSPI Auto Controller Configuration 2 CSN1 Register -->  								<!-- REGISTER 16 -->
        <register>
          <name>QSPI_AUTO_CONFIG_2_CSN1_REG</name>
          <description>QSPI Auto Controller Configuration 2 CSN1 Register</description>
          <addressOffset>0x3C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000001</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
		  
		  <fields>
		    <!-- QSPI_RD_SWAP_AUTO_CSN1-->
            <field>
              <name>QSPI_RD_SWAP_AUTO_CSN1</name>
              <description>Swap the read data from the flash in byte order for chip select1 csn1 in auto mode.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>0</name>
                  <description>Swap is disabled.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1</name>
                  <description>Swap is enabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- QSPI_ADR_SIZE_16BIT_AUTO_MODE_CSN1-->
            <field>
              <name>QSPI_ADR_SIZE_16BIT_AUTO_MODE_CSN1</name>
              <description>NONE</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>24BIT_ADDRESS</name>
                  <description>24 bit address is sent to model</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>16BIT_ADDRESS</name>
                  <description>16 Bit address is sent to model.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- QSPI_CONTI_RD_EN_CSN1-->
            <field>
              <name>QSPI_CONTI_RD_EN_CSN1</name>
              <description>Continuous read enable bit.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <description>Continuous read disabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <description>Continuous read enabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!--DUMMY_BYTES_WR_RD-->
            <field>
              <name>DUMMY_BYTES_WR_RD</name>
              <description>Dummy bytes to the model to be read or to be write.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>READ</name>
                  <description>Dummy bytes will be read.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>WRITE</name>
                  <description>Dummy bytes to be write.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!--QSPI_DUMMY_BYTES_JMP_CSN1-->
            <field>
              <name>QSPI_DUMMY_BYTES_JMP_CSN1</name>
              <description>Dummy cycles to be selected in case of JUMP</description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--QSPI_RD_INST_CSN1-->
            <field>
              <name>QSPI_RD_INST_CSN1</name>
              <description>Read instruction to be used for the selected SPI modes and when wrap is not needed or supported</description>
              <bitRange>[15:8]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--QSPI_RD_WRAP_INST_CSN1-->
            <field>
              <name>QSPI_RD_WRAP_INST_CSN1</name>
              <description>Read instruction to be used for the selected SPI modes and when wrap is not needed or supported</description>
              <bitRange>[23:16]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--QSPI_PG_JMP_INST_CSN1-->
            <field>
              <name>QSPI_PG_JMP_INST_CSN1</name>
              <description>Read instruction to be used, when Page jump is to be used.</description>
              <bitRange>[31:24]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
		<!-- QSPI_AUTO_CONFIG_1_CSN2: QSPI Auto Controller Configuration 1 CSN2 Register -->  			   <!-- REGISTER 17 -->
        <register>
          <name>QSPI_AUTO_CONFIG_1_CSN2</name>
          <description>QSPI Auto Controller Configuration 1 CSN2 Register</description>
          <addressOffset>0x80</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x87FFFF</resetMask>
		  
		  <fields>
		    <!-- QSPI_EXT_BYTE_MODE_CSN2-->
            <field>
              <name>QSPI_EXT_BYTE_MODE_CSN2</name>
              <description>Mode of operation of QSPI in instruction phase.</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>00</name>
                  <description>SPI</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>01</name>
                  <description>Dual SPI</description>
                  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>10</name>
                  <description>Quad SPI</description>
                  <value>2</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>11</name>
                  <description>none</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  
			<!-- QSPI_DUMMY_MODE_CSN2-->
            <field>
              <name>QSPI_DUMMY_MODE_CSN2</name>
              <description>Mode of operation of QSPI in instruction phase</description>
              <bitRange>[3:2]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>00</name>
                  <description>SPI</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>01</name>
                  <description>Dual SPI</description>
                  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>10</name>
                  <description>Quad SPI</description>
                  <value>2</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>11</name>
                  <description>none</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- QSPI_ADDR_MODE_CSN2-->
            <field>
              <name>QSPI_ADDR_MODE_CSN2</name>
              <description>Mode of operation of QSPI in instruction phase.</description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>00</name>
                  <description>SPI</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>01</name>
                  <description>Dual SPI</description>
                  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>10</name>
                  <description>Quad SPI</description>
                  <value>2</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>11</name>
                  <description>none</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- QSPI_CMD_MODE_CSN2-->
            <field>
              <name>QSPI_CMD_MODE_CSN2</name>
              <description>Mode of operation of QSPI in instruction phase.</description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>00</name>
                  <description>SPI</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>01</name>
                  <description>Dual SPI</description>
                  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>10</name>
                  <description>Quad SPI</description>
                  <value>2</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>11</name>
                  <description>none</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- QSPI_DATA_MODE_CSN2-->
            <field>
              <name>QSPI_DATA_MODE_CSN2</name>
              <description>Mode of operation of QSPI in DATA phase.</description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>00</name>
                  <description>SPI</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>01</name>
                  <description>Dual SPI</description>
                  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>10</name>
                  <description>Quad SPI</description>
                  <value>2</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>11</name>
                  <description>none</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!--QSPI_EXTRA_BYTE_CSN2-->
            <field>
              <name>QSPI_EXTRA_BYTE_CSN2</name>
              <description>Value of the extra byte to be transmitted, if the extra byte mode is enabled.</description>
              <bitRange>[17:10]</bitRange>
              <access>read-only</access>
            </field>
			
			<!-- QSPI_EXTRA_BYTE_EN_CSN2-->
            <field>
              <name>QSPI_EXTRA_BYTE_EN_CSN2</name>
              <description>Mode of operation of QSPI in DATA phase.</description>
              <bitRange>[19:18]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>00</name>
                  <description>Do not transmit extra byte.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>01</name>
                  <description>Transmit Extra byte after address phase</description>
                  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>10</name>
                  <description>Transmit only first nibble of the byte and maintain Hi-Z on the IO bus for next nibble.</description>
                  <value>2</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>11</name>
                  <description>none</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- QSPI_PG_JUMP_CSN2-->
            <field>
              <name>QSPI_PG_JUMP_CSN2</name>
              <description>NONE</description>
              <bitRange>[23:23]</bitRange>
              <access>write-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Do not use Index jump instruction.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Use Index jump instruction specified by QSPI_PG_JUMP_INST</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!--QSPI_DUMMY_BYTES_INCR_CSN2-->
            <field>
              <name>QSPI_DUMMY_BYTES_INCR_CSN2</name>
              <description>Specifies the number of dummy bytes 0 to 7 for the selected SPI mode.</description>
              <bitRange>[27:24]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--QSPI_DUMMY_BYTES_WRAP_CSN2-->
            <field>
              <name>QSPI_DUMMY_BYTES_WRAP_CSN2</name>
              <description>Specifies the number of dummy bytes  0 to 7 for the selected SPI mode in case of wrap instruction.</description>
              <bitRange>[31:28]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>	

		<!-- QSPI_AUTO_CONFIG_2: QSPI Auto Controller Configuration 2 CSN2 Register -->  								<!-- REGISTER 18 -->
        <register>
          <name>QSPI_AUTO_CONFIG_2_CSN2_REG</name>
          <description>QSPI Auto Controller Configuration 2 CSN2 Register</description>
          <addressOffset>0x84</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000001</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
		  
		  <fields>
		    <!-- QSPI_RD_SWAP_AUTO_CSN2-->
            <field>
              <name>QSPI_RD_SWAP_AUTO_CSN2</name>
              <description>Swap the read data from the flash in byte order for chip select1 csn1 in auto mode.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>0</name>
                  <description>Swap is disabled.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1</name>
                  <description>Swap is enabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- QSPI_ADR_SIZE_16BIT_AUTO_MODE_CSN2-->
            <field>
              <name>QSPI_ADR_SIZE_16BIT_AUTO_MODE_CSN2</name>
              <description>NONE</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>0</name>
                  <description>24 bit address is sent to model</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1</name>
                  <description>16 Bit address is sent to model.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- QSPI_CONTI_RD_EN_CSN2-->
            <field>
              <name>QSPI_CONTI_RD_EN_CSN2</name>
              <description>Continuous read enable bit.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>0</name>
                  <description>Continuous read disabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1</name>
                  <description>Continuous read enabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!--DUMMY_BYTES_WR_RD-->
            <field>
              <name>DUMMY_BYTES_WR_RD_CSN2</name>
              <description>Dummy bytes to the model to be read or to be write.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>0</name>
                  <description>Dummy bytes will be read.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1</name>
                  <description>Dummy bytes to be write.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!--QSPI_DUMMY_BYTES_JMP_CSN2-->
            <field>
              <name>QSPI_DUMMY_BYTES_JMP_CSN2</name>
              <description>Dummy cycles to be selected in case of JUMP</description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--QSPI_RD_INST_CSN2-->
            <field>
              <name>QSPI_RD_INST_CSN2</name>
              <description>Read instruction to be used for the selected SPI modes and when wrap is not needed or supported</description>
              <bitRange>[15:8]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--QSPI_RD_WRAP_INST_CSN2-->
            <field>
              <name>QSPI_RD_WRAP_INST_CSN2</name>
              <description>Read instruction to be used for the selected SPI modes and when wrap is not needed or supported</description>
              <bitRange>[23:16]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--QSPI_PG_JMP_INST_CSN2-->
            <field>
              <name>QSPI_PG_JMP_INST_CSN2</name>
              <description>Read instruction to be used, when Page jump is to be used.</description>
              <bitRange>[31:24]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
		<!-- QSPI_AUTO_CONFIG_1_CSN3: QSPI Auto Controller Configuration 1 CSN3 Register -->  			   				<!-- REGISTER 19 -->
        <register>
          <name>QSPI_AUTO_CONFIG_1_CSN3</name>
          <description>QSPI Auto Controller Configuration 1 CSN3 Register</description>
          <addressOffset>0x88</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x87FFFF</resetMask>
		  
		  <fields>
		    <!-- QSPI_EXT_BYTE_MODE_CSN3-->
            <field>
              <name>QSPI_EXT_BYTE_MODE_CSN3</name>
              <description>Mode of operation of QSPI in instruction phase.</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>00</name>
                  <description>SPI</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>01</name>
                  <description>Dual SPI</description>
                  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>10</name>
                  <description>Quad SPI</description>
                  <value>2</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>11</name>
                  <description>none</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  
			<!-- QSPI_DUMMY_MODE_CSN3-->
            <field>
              <name>QSPI_DUMMY_MODE_CSN3</name>
              <description>Mode of operation of QSPI in instruction phase</description>
              <bitRange>[3:2]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>00</name>
                  <description>SPI</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>01</name>
                  <description>Dual SPI</description>
                  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>10</name>
                  <description>Quad SPI</description>
                  <value>2</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>11</name>
                  <description>none</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- QSPI_ADDR_MODE_CSN3-->
            <field>
              <name>QSPI_ADDR_MODE_CSN3</name>
              <description>Mode of operation of QSPI in instruction phase.</description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>00</name>
                  <description>SPI</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>01</name>
                  <description>Dual SPI</description>
                  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>10</name>
                  <description>Quad SPI</description>
                  <value>2</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>11</name>
                  <description>none</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- QSPI_CMD_MODE_CSN3-->
            <field>
              <name>QSPI_CMD_MODE_CSN3</name>
              <description>Mode of operation of QSPI in instruction phase.</description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>00</name>
                  <description>SPI</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>01</name>
                  <description>Dual SPI</description>
                  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>10</name>
                  <description>Quad SPI</description>
                  <value>2</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>11</name>
                  <description>none</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- QSPI_DATA_MODE_CSN3-->
            <field>
              <name>QSPI_DATA_MODE_CSN3</name>
              <description>Mode of operation of QSPI in DATA phase.</description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>00</name>
                  <description>SPI</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>01</name>
                  <description>Dual SPI</description>
                  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>10</name>
                  <description>Quad SPI</description>
                  <value>2</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>11</name>
                  <description>none</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!--QSPI_EXTRA_BYTE_CSN3-->
            <field>
              <name>QSPI_EXTRA_BYTE_CSN3</name>
              <description>Value of the extra byte to be transmitted, if the extra byte mode is enabled.</description>
              <bitRange>[17:10]</bitRange>
              <access>read-only</access>
            </field>
			
			<!-- QSPI_EXTRA_BYTE_EN_CSN3-->
            <field>
              <name>QSPI_EXTRA_BYTE_EN_CSN3</name>
              <description>Mode of operation of QSPI in DATA phase.</description>
              <bitRange>[19:18]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>00</name>
                  <description>Do not transmit extra byte.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>01</name>
                  <description>Transmit Extra byte after address phase</description>
                  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>10</name>
                  <description>Transmit only first nibble of the byte and maintain Hi-Z on the IO bus for next nibble.</description>
                  <value>2</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>11</name>
                  <description>none</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
						
			
			<!-- QSPI_PG_JUMP_CSN3-->
            <field>
              <name>QSPI_PG_JUMP_CSN3</name>
              <description>NONE</description>
              <bitRange>[23:23]</bitRange>
              <access>write-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Do not use Index jump instruction.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Use Index jump instruction specified by QSPI_PG_JUMP_INST</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!--QSPI_DUMMY_BYTES_INCR_CSN3-->
            <field>
              <name>QSPI_DUMMY_BYTES_INCR_CSN2</name>
              <description>Specifies the number of dummy bytes 0 to 7 for the selected SPI mode.</description>
              <bitRange>[27:24]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--QSPI_DUMMY_BYTES_WRAP_CSN3-->
            <field>
              <name>QSPI_DUMMY_BYTES_WRAP_CSN2</name>
              <description>Specifies the number of dummy bytes  0 to 7 for the selected SPI mode in case of wrap instruction.</description>
              <bitRange>[31:28]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>	
		
	<!-- QSPI_AUTO_CONFIG_2: QSPI Auto Controller Configuration 2 CSN3 Register -->  								<!-- REGISTER 20 -->
        <register>
          <name>QSPI_AUTO_CONFIG_2_CSN3_REG</name>
          <description>QSPI Auto Controller Configuration 2 CSN3 Register</description>
          <addressOffset>0x8C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000001</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
		  
		  <fields>
		    <!-- QSPI_RD_SWAP_AUTO_CSN3-->
            <field>
              <name>QSPI_RD_SWAP_AUTO_CSN3</name>
              <description>Swap the read data from the flash in byte order for chip select1 csn1 in auto mode.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>0</name>
                  <description>Swap is disabled.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1</name>
                  <description>Swap is enabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- QSPI_ADR_SIZE_16BIT_AUTO_MODE_CSN3-->
            <field>
              <name>QSPI_ADR_SIZE_16BIT_AUTO_MODE_CSN3</name>
              <description>NONE</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>0</name>
                  <description>24 bit address is sent to model</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1</name>
                  <description>16 Bit address is sent to model.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- QSPI_CONTI_RD_EN_CSN3-->
            <field>
              <name>QSPI_CONTI_RD_EN_CSN3</name>
              <description>Continuous read enable bit.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>0</name>
                  <description>Continuous read disabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1</name>
                  <description>Continuous read enabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!--DUMMY_BYTES_WR_RD-->
            <field>
              <name>DUMMY_BYTES_WR_RD_CSN3</name>
              <description>Dummy bytes to the model to be read or to be write.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>0</name>
                  <description>Dummy bytes will be read.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1</name>
                  <description>Dummy bytes to be write.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!--QSPI_DUMMY_BYTES_JMP_CSN3-->
            <field>
              <name>QSPI_DUMMY_BYTES_JMP_CSN3</name>
              <description>Dummy cycles to be selected in case of JUMP</description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--QSPI_RD_INST_CSN3-->
            <field>
              <name>QSPI_RD_INST_CSN3</name>
              <description>Read instruction to be used for the selected SPI modes and when wrap is not needed or supported</description>
              <bitRange>[15:8]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--QSPI_RD_WRAP_INST_CSN3-->
            <field>
              <name>QSPI_RD_WRAP_INST_CSN3</name>
              <description>Read instruction to be used for the selected SPI modes and when wrap is not needed or supported</description>
              <bitRange>[23:16]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--QSPI_PG_JMP_INST_CSN3-->
            <field>
              <name>QSPI_PG_JMP_INST_CSN3</name>
              <description>Read instruction to be used, when Page jump is to be used.</description>
              <bitRange>[31:24]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
		<!-- QSPI_AUTO_CONFIG_3_CSN0: QSPI Auto Controller Configuration 3 CSN0 Register -->  					<!-- REGISTER 20 -->
        <register>
          <name>QSPI_AUTO_CONFIG_3_CSN0_REG</name>
          <description>QSPI Auto Controller Configuration 3 CSN0 Register</description>
          <addressOffset>0x90</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000001</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
		  
		  <fields>
		    <!-- Qspi_ddr_cmd_mode_csn0-->
            <field>
              <name>QSPI_DDR_CMD_MODE_CSN0</name>
              <description>DDR Command mode</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>0</name>
                  <description>Command byte is driven in SDR fashion</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1</name>
                  <description>Command byte is driven in DDR fashion.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- Qspi_ddr_addr_mode_csn0-->
            <field>
              <name>QSPI_DDR_ADDR_MODE_CSN0</name>
              <description>DDR Address mode</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>0</name>
                  <description>Address bytes are driven in SDR fashion</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1</name>
                  <description>Address bytes are driven in DDR fashion</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- Qspi_ddr_dummy_mode_csn0-->
            <field>
              <name>QSPI_DDR_DUMMY_MODE_CSN0</name>
              <description>DDR Address mode</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>0</name>
                  <description>Dummy bytes are driven in SDR fashion</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1</name>
                  <description>Dummy bytes are driven in DDR fashion.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- Qspi_ddr_extra_mode_csn0-->
            <field>
              <name>QSPI_DDR_EXTRA_MODE_CSN0</name>
              <description>DDR Address mode</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>0</name>
                  <description>Extra byte is driven in SDR fashion</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1</name>
                  <description>Extra byte is driven in DDR fashion</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- Qspi_ddr_data_mode_csn0-->
            <field>
              <name>QSPI_DDR_DATA_MODE_CSN0</name>
              <description>DDR Address mode</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>0</name>
                  <description>Data are sampled in SDR fashion</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1</name>
                  <description>Data are sampled in DDR fashion</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  </fields>
		</register>
		
		<!-- QSPI_AUTO_CONFIG_3_CSN0: QSPI Auto Controller Configuration 3 CSN1 Register -->  								<!-- REGISTER 21 -->
        <register>
          <name>QSPI_AUTO_CONFIG_3_CSN1_REG</name>
          <description>QSPI Auto Controller Configuration 3 CSN1 Register</description>
          <addressOffset>0x94</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000001</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
		  
		  <fields>
		    <!-- Qspi_ddr_cmd_mode_csn1-->
            <field>
              <name>QSPI_DDR_CMD_MODE_CSN1</name>
              <description>DDR Command mode</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>0</name>
                  <description>Command byte is driven in SDR fashion</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1</name>
                  <description>Command byte is driven in DDR fashion.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- Qspi_ddr_addr_mode_csn1-->
            <field>
              <name>QSPI_DDR_ADDR_MODE_CSN1</name>
              <description>DDR Address mode</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>0</name>
                  <description>Address bytes are driven in SDR fashion</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1</name>
                  <description>Address bytes are driven in DDR fashion</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- Qspi_ddr_dummy_mode_csn1-->
            <field>
              <name>QSPI_DDR_DUMMY_MODE_CSN1</name>
              <description>DDR Address mode</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>0</name>
                  <description>Dummy bytes are driven in SDR fashion</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1</name>
                  <description>Dummy bytes are driven in DDR fashion.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- Qspi_ddr_extra_mode_csn1-->
            <field>
              <name>QSPI_DDR_EXTRA_MODE_CSN1</name>
              <description>DDR Address mode</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>0</name>
                  <description>Extra byte is driven in SDR fashion</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1</name>
                  <description>Extra byte is driven in DDR fashion</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- Qspi_ddr_data_mode_csn1-->
            <field>
              <name>QSPI_DDR_DATA_MODE_CSN1</name>
              <description>DDR Address mode</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>0</name>
                  <description>Data are sampled in SDR fashion</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1</name>
                  <description>Data are sampled in DDR fashion</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  </fields>
		</register>
		
	<!-- OCTASPI_BUS_CONTROLLER_2 -->  																					<!-- REGISTER 22 -->
        <register>
          <name>OCTASPI_BUS_CONTROLLER_2_REG</name>
          <description>none</description>
          <addressOffset>0xC4</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
		  
		  <fields>
		    <!-- SET_IP_MODE-->
            <field>
              <name>SET_IP_MODE</name>
              <description>This bit enables the qspi interface pins into HiZ mode</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- AES_NONCE_INIT-->
            <field>
              <name>AES_NONCE_INIT</name>
              <description>This bit enables the AES initialization with nonce</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- AES_SEC_ENABLE-->
            <field>
              <name>AES_SEC_ENABLE</name>
              <description>This bit enables the AES security enable or not</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- DUAL_MODE_EN-->
            <field>
              <name>DUAL_MODE_EN</name>
              <description>Dual flash mode enable control.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- Csn0_2_csn-->
            <field>
              <name>CSN0_2_CSN</name>
              <description>Map csn0 to the programmed csn. It is valid for both manual and auto modes</description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>00</name>
                  <description>Not valid</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>01</name>
                  <description>Map csn0 to csn1. Reads on csn0 will have data from csn1 also</description>
                  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>10</name>
                  <description>Map csn0 to csn2. Reads on csn0 will have data from csn2 also</description>
                  <value>2</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>11</name>
                  <description>Map csn0 to csn3. Reads on csn0 will have data from csn3 also</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- Csn1_2_csn-->
            <field>
              <name>CSN1_2_CSN</name>
              <description>Map csn1 to the programmed csn. It is valid for both manual and auto modes</description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>00</name>
                  <description>Map csn1 to csn0. Reads on csn1 will have data from csn1 also</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>01</name>
                  <description>Not valid</description>
                  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>10</name>
                  <description>Map csn1 to csn2. Reads on csn1 will have data from csn2 also</description>
                  <value>2</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>11</name>
                  <description>Map csn1 to csn3. Reads on csn1 will have data from csn3 also</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- Csn2_2_csn-->
            <field>
              <name>CSN2_2_CSN</name>
              <description>Map csn2 to the programmed csn. It is valid for both manual and auto modes</description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>00</name>
                  <description>Map csn2 to csn1. Reads on csn2 will have data from csn0 also</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>01</name>
                  <description>Map csn2 to csn1. Reads on csn2 will have data from csn1 also</description>
                  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>10</name>
                  <description>Not valid</description>
                  <value>2</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>11</name>
                  <description>Map csn2 to csn3. Reads on csn2 will have data from csn3 also.</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- Csn3_2_csn-->
            <field>
              <name>CSN3_2_CSN</name>
              <description>Map csn3 to the programmed csn. It is valid for both manual and auto modes</description>
              <bitRange>[11:10]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>00</name>
                  <description>Map csn3 to csn0. Reads on csn3 will have data from csn0 also.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>01</name>
                  <description>Map csn3 to csn1. Reads on csn3 will have data from csn0 also</description>
                  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>10</name>
                  <description>Map csn3 to csn2. Reads on csn3 will have data from csn0 also.</description>
                  <value>2</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>11</name>
                  <description>Not valid</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- AES_SEC_ENABLE_SG1-->
            <field>
              <name>AES_SEC_ENABLE_SG1</name>
              <description>This bit enables the AES security enable or not for segment 1</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- AES_SEC_ENABLE_SG2-->
            <field>
              <name>AES_SEC_ENABLE_SG2</name>
              <description>This bit enables the AES security enable or not for segment 2</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- AES_SEC_ENABLE_SG3-->
            <field>
              <name>AES_SEC_ENABLE_SG3</name>
              <description>This bit enables the AES security enable or not for segment 3</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- AES_SEC_ENABLE_SG4-->
            <field>
              <name>AES_SEC_ENABLE_SG4</name>
              <description>This bit enables the AES security enable or not for segment 4</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- Dual_mode_swap_lines-->
            <field>
              <name>DUAL_MODE_SWAP_LINES</name>
              <description>This bit controls the 8 lines of qspi with 4 bit swap manner</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- Dual_stage_en_manual-->
            <field>
              <name>DUAL_STAGE_EN_MANUAL</name>
              <description>Dual stage en for dual flash mode</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
		<!-- QSPI_SRAM_CTRL_CSNn_REG -->  																						<!-- REGISTER 23 -->
        <register>
		  <dim>4</dim>
		  <dimIncrement>0x4</dimIncrement>
		  <dimIndex>0-3</dimIndex>
          <name>QSPI_SRAM_CTRL_CSN[%s]_REG</name>
          <description>none</description>
          <addressOffset>0x104</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
		  
		  <fields>
		    <!-- bit_8_mode-->
            <field>
              <name>BIT_8_MODE</name>
              <description>Flash 8bit (1 byte) boundary mode</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>0</name>
                  <description>Flash is not with 8bit (1 byte) boundary</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1</name>
                  <description>Flash is with 8bit (1 byte) boundary</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- byte_32_mode-->
            <field>
              <name>BYTE_32_MODE</name>
              <description>Flash 32 byte boundary mode</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>0</name>
                  <description>Flash is not with 32 byte boundary</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1</name>
                  <description>Flash is with 32 byte boundary.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- addr_16bit_mode-->
            <field>
              <name>ADDR_16BIT_MODE</name>
              <description>Send only lower 16bits of Address enable.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>0</name>
                  <description>24 address bit flash is connected</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1</name>
                  <description>16 address bit flash is connected</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- cmd_mode-->
            <field>
              <name>CMD_MODE</name>
              <description>writing cmd mode</description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>00</name>
                  <description>Single SPI</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>01</name>
                  <description>Dual SPI</description>
                  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>10</name>
                  <description>Quad SPI</description>
                  <value>2</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>11</name>
                  <description>OCTA SPI</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- addr_mode-->
            <field>
              <name>ADDR_MODE</name>
              <description>writing address mode</description>
              <bitRange>[11:10]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>00</name>
                  <description>Single SPI</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>01</name>
                  <description>Dual SPI</description>
                  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>10</name>
                  <description>Quad SPI</description>
                  <value>2</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>11</name>
                  <description>OCTA SPI</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- data_mode-->
            <field>
              <name>DATA_MODE</name>
              <description>writing address mode</description>
              <bitRange>[13:12]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>00</name>
                  <description>Single SPI</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>01</name>
                  <description>Dual SPI</description>
                  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>10</name>
                  <description>Quad SPI</description>
                  <value>2</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>11</name>
                  <description>OCTA SPI</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- wr_cmd-->
            <field>
              <name>WR_CMD</name>
              <description>Command to be used for writing</description>
              <bitRange>[23:16]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
		<!-- SEMI_AUTO_MODE_ADDR_REG -->  																							<!-- REGISTER 24 -->
        <register>
          <name>SEMI_AUTO_MODE_ADDR_REG</name>
          <description>Byte address to read the data from flash in semi auto mode. 
					   It is valid only semi auto mode enable bit is asserted</description>
          <addressOffset>0x11C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
		</register>
		
	<!-- SEMI_AUTO_MODE_CONFIG_REG -->  																							<!-- REGISTER 25 -->
        <register>
          <name>SEMI_AUTO_MODE_CONFIG_REG</name>
          <description>none</description>
          <addressOffset>0x120</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
		  
		  <fields>
		    <!-- qspi_semi_auto_bsize-->
            <field>
              <name>QSPI_SEMI_AUTO_BSIZE</name>
              <description>This is burst size to read data from flash in semi auto mode</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- qspi_semi_auto_hsize-->
            <field>
              <name>QSPI_SEMI_AUTO_HSIZE</name>
              <description>Indicates number of bytes valid in each transaction</description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
			   <enumeratedValues>
                <enumeratedValue>
                  <name>00</name>
                  <description>1 byte valid</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>01</name>
                  <description>2 bytes valid</description>
                  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>10</name>
                  <description>4 bytes valid</description>
                  <value>2</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>11</name>
                  <description>none</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  </fields>
		</register>
		
		<!-- SEMI_AUTO_MODE_CONFIG2_REG -->  																							<!-- REGISTER 26 -->
        <register>
          <name>SEMI_AUTO_MODE_CONFIG2_REG</name>
          <description>none</description>
          <addressOffset>0x124</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
		  
		  <fields>
		    <!-- Qspi_semi_auto_rd_cnt-->
            <field>
              <name>QSPI_SEMI_AUTO_RD_CNT</name>
              <description>Total number of bytes to be read flash continuously from the address given by SEMI_AUTO_MODE_ADDR_REG</description>
              <bitRange>[11:0]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- qspi_semi_auto_mode_en-->
            <field>
              <name>QSPI_SEMI_AUTO_MODE_EN</name>
              <description>Enable for semi auto mode read operation. Make sure manual mode read/write operation is completed before asserting this bit</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- qspi_semi_auto_rd_busy-->
            <field>
              <name>QSPI_SEMI_AUTO_RD_BUSY</name>
              <description>Indicates status of semi auto mode read status. If it is high, semi auto mode read operation is progressing</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>	

	<!-- QSPI_MANUAL_RDWR_FIFO_REGS -->  																									<!-- REGISTER 27 -->
        <register>
		  <dim>16</dim>
		  <dimIncrement>0x4</dimIncrement>
		  <dimIndex>0-15</dimIndex>
          <name>QSPI_MANUAL_RDWR_FIFO[%s]</name>
          <description>QSPI FIFOs</description>
          <addressOffset>0x40</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>	
          <resetMask>0xFFFFFFFF</resetMask>
		</register>
	  </registers>
	</peripheral>
	
    <!-- CYCLIC REDUNDANCY CODE  -->
    <peripheral>
      <name>CRC</name>
      <version>1.0</version>
      <description>CRC is used in all wireless communication as a first data integrity check</description>
      <groupName>CRC</groupName>
      <baseAddress>0x45080000</baseAddress>
      <size>32</size>
      <access>read-write</access>

      <addressBlock>
        <offset>0</offset>
        <size>0x3C</size>
        <usage>registers</usage>
      </addressBlock>

    
      <registers>
      <!-- GEN_CTRL_SET  Register -->									 						<!-- REGISTER 1 -->
        <register>
          <name>GEN_CTRL_SET_REG</name>
          <description>General control set register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>

		  <fields>
            <!-- soft_rst -->
            <field>
              <name>SOFT_RST</name>
              <description> Soft reset. This clears the FIFO and settles all the state machines to their IDLE</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Soft reset will be triggered.</description>
				   <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>Disable</name>
                  <description>No effect</description>
				   <value>0</value>
                </enumeratedValue>
  			  </enumeratedValues>
            </field>
		  </fields>
		</register>
		
		<!-- GEN_STS_REG  Register -->									 									<!-- REGISTER 3 -->
        <register>
          <name>GEN_STS_REG</name>
          <description>General status register</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0000</resetValue>
           
		  <fields>
            <field>
              <name>CALC_DONE</name>
              <description>When the computation of final CRC with the data out of fifo, this will get set to 1 otherwise 0</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
			
			<field>
              <name>DIN_NUM_BYTES_DONE</name>
              <description>When number of bytes requested for computation of final CRC is read from fifo by internal FSM, this will get set to 1 otherwise 0.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
		<!-- POLYNOMIAL_REG  Register -->									 								<!-- REGISTER 4 -->
        <register>
          <name>POLYNOMIAL_REG</name>
          <description>General status register</description>
          <addressOffset>0x0C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>

		  <fields>
            <field>
              <name>POLYNOMIAL</name>
              <description>Polynomial register. This register holds the polynomial with which the final CRC is computed.When write
							Polynomial will be updated.When read read polynomial.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
	    <!-- POLYNOMIAL_CTRL_SET_REG  Register -->																 <!-- REGISTER 5 -->
        <register>
          <name>POLYNOMIAL_CTRL_SET_REG</name>
          <description>Polynomial control set register</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>

		  <fields>
            <field>
              <name>POLYNOMIAL_WIDTH_SET</name>
              <description>Polynomial width set. Number of bits/width of the polynomial has to be written here for the computation of final CRC. If a new width has to be configured, clear the existing length first by writing 0x1f in polynomial_ctrl_reset register.
							When read, actual polynomial width is read.</description>
              <bitRange>[4:0]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
		<!-- POLYNOMIAL_CTRL_RESET_REG  Register -->									 						<!-- REGISTER 6 -->
        <register>
          <name>POLYNOMIAL_CTRL_RESET_REG</name>
          <description>Polynomial control set register</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>

		  <fields>
            <field>
              <name>POLYNOMIAL_WIDTH_RESET</name>
              <description>Polynomial width reset. If a new width has to be configured, clear the existing length first by writing 0x1f.
						   When read, actual polynomial width is read.</description>
              <bitRange>[4:0]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
      <!-- LFSR_INIT_REG  Register -->									 									<!-- REGISTER 7 -->
        <register>
          <name>LFSR_INIT_REG</name>
          <description>Polynomial control set register</description>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>

		  <fields>
            <field>
              <name>LFSR_INIT</name>
              <description>This holds LFSR initialization value. When ever LFSR needs to be initialized, this has to be updated with the init value and trigger init_lfsr in LFSR_INIT_CTRL_SET register.
							For example, in WiFi case, 0xffffffff is used as init value of LFSR.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
	
	  <!-- LFSR_INIT_CTRL_SET  Register -->									 									<!-- REGISTER 8 -->
        <register>
          <name>LFSR_INIT_CTRL_SET_REG</name>
          <description>LFSR state initialization control set register</description>
          <addressOffset>0x1C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>

		  <fields>
            <field>
              <name>CLEAR_LFSR</name>
              <description>Clear LFSR state. When this is set, LFSR state is cleared to 0</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
			   <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>LFSR state will be cleared in next cycle</description>
				   <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>Disable</name>
                  <description>No effect</description>
				   <value>0</value>
                </enumeratedValue>
  			  </enumeratedValues>
            </field>
			
			<field>
              <name>INIT_LFSR</name>
              <description>Initialize LFSR state. When this is set LFSR state will be initialized with LFSR_INIT_VAL/bit swapped LFSR_INIT_VAL in the next cycle</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
			   <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Initialization will be done in next cycle</description>
				  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>Disable</name>
                  <description>No effect</description>
				  <value>0</value>
                </enumeratedValue>
  			  </enumeratedValues>
            </field>
			
			<field>
              <name>USE_SWAPPED_INIT_VAL</name>
              <description>Use bit swapped init value. If this is set bit swapped version of LFSR init value will be loaded / initialized to LFSR state</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
			   <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>write 1  use_swapped_init_val will be enabled
							   read  1  use_swapped_init_val is enabled </description>
				  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>Disable</name>
                  <description>write 0 No effect
				               read  0 use_swapped_init_val is disabled.</description>
				  <value>0</value>
                </enumeratedValue>
  			  </enumeratedValues>
            </field>
		  </fields>
		</register>
		
		<!-- LFSR_INIT_CTRL_RESET  Register -->									 									<!-- REGISTER 9 -->
        <register>
          <name>LFSR_INIT_CTRL_RESET_REG</name>
          <description>LFSR state initialization control reset register</description>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>

		  <fields>
			<field>
              <name>USE_SWAPPED_INIT_VAL</name>
              <description>Use bit swapped init value. If this is set bit swapped version of LFSR init value will be loaded / initialized to LFSR state</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
			   <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>write 1  use_swapped_init_val will be enabled
							   read  1  use_swapped_init_val is enabled </description>
				  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>Disable</name>
                  <description>write 0 No effect
				               read  0 use_swapped_init_val is disabled.</description>
				  <value>0</value>
                </enumeratedValue>
  			  </enumeratedValues>
            </field>
		  </fields>
		</register>
		
		<!-- DIN_FIFO_REG  Register -->									 									<!-- REGISTER 10 -->
        <register>
          <name>DIN_FIFO_REG</name>
          <description>Data input FIFO register</description>
          <addressOffset>0x24</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>

		  <fields>
            <field>
              <name>DIN_FIFO</name>
              <description>FIFO input port is mapped to this register. Data on which the final CRC has to be computed has to be loaded to this FIFO</description>
              <bitRange>[31:0]</bitRange>
              <access>write-only</access>
            </field>
		  </fields>
		</register>
		
		<!-- DIN_CTRL_SET_REG  Register -->									 								<!-- REGISTER 11 -->
        <register>
          <name>DIN_CTRL_SET_REG</name>
          <description>Input data control set register</description>
          <addressOffset>0x28</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>

		  <fields>
            <field>
              <name>DIN_WIDTH</name>
              <description>Valid number of bits in the input data in din_width_from_reg set mode. Before writing a new value into this, 
							din_ctrl_reset_reg has to be written with 0x1f to clear this field as these are set/clear bits.</description>
              <bitRange>[4:0]</bitRange>
              <access>read-write</access>
            </field>
			
			<field>
              <name>DIN_WIDTH_FROM_REG</name>
              <description>Valid number of bits in the input data. In default, number of valid bits in the input data is taken from ULI (uli_be). If this is set,
							whatever is the input size, only din_ctrl_reg[4:0] is taken as valid length/width for inout data.</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
			   <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>write 1  Din valid width will be taken from reg.
							   read  1  Din valid width is taken from reg. </description>
				  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>Disable</name>
                  <description>write 0 No effect
				               read  0 Din valid width is not taken from reg</description>
				  <value>0</value>
                </enumeratedValue>
  			  </enumeratedValues>
            </field>
			
			<field>
              <name>DIN_WIDTH_FROM_CNT</name>
              <description>Valid number of bits in the input data. In default, number of valid bits in the input data is taken from ULI (uli_be). 
							If this is set, a mix of ULI length and number of bytes remaining will form the valid bits (which ever is less that will be considered as valid bits).</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
			   <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>write 1  Din width will be taken from both apb and cnt value.
							   read  1   Din width is from ULI and cnt value.</description>
				  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>Disable</name>
                  <description>write 0 No effect
				               read  0 Din width does not consider cnt value.This overrides the din_width_from_reg</description>
				  <value>0</value>
                </enumeratedValue>
  			  </enumeratedValues>
            </field>
			
			<field>
              <name>USE_SWAPPED_DIN</name>
              <description>Use bit swapped input data. If this is set, input data will be swapped and filled in to FIFO.
							Whatever read out from FIFO will be directly fed to LFSR engine.</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
			   <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>write 1  Bit swapped data will be filled in to FIFO
							   read  1  Bit swapped data is filled in to FIFO</description>
				  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>Disable</name>
                  <description>write 0 No effect
				               read  0 Direct write data is filled in to FIFO.</description>
				  <value>0</value>
                </enumeratedValue>
  			  </enumeratedValues>
            </field>
			
			<field>
              <name>RESET_FIFO_PTRS</name>
              <description>Reset fifo pointer. This clears the FIFO.When this is set, FIFO will be cleared.</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
			   <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>write 1 FIFO will be cleared in the next cycle.
							  </description>
				  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>Disable</name>
                  <description>write 0 No effect
				             </description>
				  <value>0</value>
                </enumeratedValue>
  			  </enumeratedValues>
            </field>
			
			<field>
              <name>FIFO_AEMPTY_THRESHOLD</name>
              <description>FIFO almost empty threshold value. This has to be cleared by writing 0x0f000000 into din_ctrl_reset before updating any new value.</description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
            </field>
			
			<field>
              <name>FIFO_AFULL_THRESHOULD</name>
              <description>FIFO almost full threshold value. This has to be cleared by writing 0xf0000000 into din_ctrl_reset before updating any new value</description>
              <bitRange>[31:28]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
		<!-- DIN_CTRL_RESET_REG  Register -->									 									<!-- REGISTER 12 -->
        <register>
          <name>DIN_CTRL_RESET_REG</name>
          <description>Input data control set register</description>
          <addressOffset>0x2C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>

		  <fields>
            <field>
              <name>DIN_WIDTH</name>
              <description>Valid number of bits in the input data in din_width_from_reg set mode. Before writing a new value into this, 
							din_ctrl_reset_reg has to be written with 0x1f to clear this field as these are set/clear bits.</description>
              <bitRange>[4:0]</bitRange>
              <access>read-write</access>
            </field>
			
			<field>
              <name>DIN_WIDTH_FROM_REG</name>
              <description>Valid number of bits in the input data. In default, number of valid bits in the input data is taken from ULI (uli_be). If this is set,
							whatever is the input size, only din_ctrl_reg[4:0] is taken as valid length/width for inout data.</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
			   <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>write 1  Din valid width will be taken from reg.
							   read  1  Din valid width is taken from reg. </description>
				  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>Disable</name>
                  <description>write 0 No effect
				               read  0 Din valid width is not taken from reg</description>
				  <value>0</value>
                </enumeratedValue>
  			  </enumeratedValues>
            </field>
			
			<field>
              <name>DIN_WIDTH_FROM_CNT</name>
              <description>Valid number of bits in the input data. In default, number of valid bits in the input data is taken from ULI (uli_be). 
							If this is set, a mix of ULI length and number of bytes remaining will form the valid bits (which ever is less that will be considered as valid bits).</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
			   <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>write 1  Din width will be taken from both apb and cnt value.
							   read  1   Din width is from ULI and cnt value.</description>
				  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>Disable</name>
                  <description>write 0 No effect
				               read  0 Din width does not consider cnt value.This overrides the din_width_from_reg</description>
				  <value>0</value>
                </enumeratedValue>
  			  </enumeratedValues>
            </field>
			
			<field>
              <name>USE_SWAPPED_DIN</name>
              <description>Use bit swapped input data. If this is set input data will be swapped and filled in to FIFO.
							Whatever read out from FIFO will be directly fed to LFSR engine.</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
			   <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>write 1  Bit swapped data will be filled in to FIFO
							   read  1  Bit swapped data is filled in to FIFO</description>
				  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>Disable</name>
                  <description>write 0 No effect
				               read  0 Direct write data is filled in to FIFO.</description>
				  <value>0</value>
                </enumeratedValue>
  			  </enumeratedValues>
            </field>
			
			<field>
              <name>RESET_FIFO_PTRS</name>
              <description>Reset fifo pointer. This clears the FIFO.When this is set, FIFO will be cleared.</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
			   <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>write 1 FIFO will be cleared in the next cycle.
							  </description>
				  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>Disable</name>
                  <description>write 0 No effect
				             </description>
				  <value>0</value>
                </enumeratedValue>
  			  </enumeratedValues>
            </field>
			
			<field>
              <name>FIFO_AEMPTY_THRESHOLD</name>
              <description>FIFO almost empty threshold value. This has to be cleared by writing 0x0f000000 into din_ctrl_reset before updating any new value.</description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
            </field>
			
			<field>
              <name>FIFO_AFULL_THRESHOULD</name>
              <description>FIFO almost full threshold value. This has to be cleared by writing 0xf0000000 into din_ctrl_reset before updating any new value</description>
              <bitRange>[31:28]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
	
	   <!-- din_num_bytes  Register -->									 										<!-- REGISTER 14 -->
        <register>
          <name>DIN_NUM_BYTES_REG</name>
          <description>Data input FIFO register</description>
          <addressOffset>0x30</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>

		  <fields>
            <field>
              <name>DIN_NUM_BYTES</name>
              <description>in out data number of bytes</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
		<!-- DIN_STS  Register -->									 										<!-- REGISTER 15 -->
        <register>
          <name>DIN_STS_REG</name>
          <description>Input data status register</description>
          <addressOffset>0x34</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0003</resetValue>
          

		  <fields>
            <field>
              <name>FIFO_EMPTY</name>
              <description>FIFO empty indication status</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
			
			<field>
              <name>FIFO_AEMPTY</name>
              <description>FIFO almost empty indication status.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
            </field>
			
			<field>
              <name>FIFO_AFULL</name>
              <description>FIFO almost full indication status</description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
            </field>
			
			<field>
              <name>FIFO_FULL</name>
              <description>FIFO full indication status</description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
            </field>
			
			<field>
              <name>FIFO_OCC</name>
              <description>FIFO occupancy</description>
              <bitRange>[9:4]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
	 <!-- LFSR_STATE  Register -->									 											<!-- REGISTER 16 -->
        <register>
          <name>LFSR_STATE_REG</name>
          <description>LFSR state register</description>
          <addressOffset>0x38</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0003</resetValue>
          
		  <fields>
            <field>
              <name>LFSR_STATE</name>
              <description>If LFSR dynamic loading is required this can be used for writing the LFSR state directly.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
	  </registers>
	</peripheral>
  
   <!-- EFUSE  -->
    <peripheral>
      <name>EFUSE</name>
      <version>1.0</version>
      <description>The EFUSE controller is used to provide an interface to one time program memory (EFUSE macro) to perform write and read operations</description>
      <groupName>EFUSE</groupName>
      <baseAddress>0x4600C000</baseAddress>
      <size>32</size>
      <access>read-write</access>

      <addressBlock>
        <offset>0</offset>
        <size>0x38</size>
        <usage>registers</usage>
      </addressBlock>

      <registers>
      <!-- EFUSE_DA_ADDR_REG -->									 						<!-- REGISTER 1 -->
        <register>
          <name>EFUSE_DA_ADDR_REG</name>
          <description>Direct Access Registers</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

		  <fields>
            <!-- ADDR_BITS -->
            <field>
              <name>ADDR_BITS</name>
              <description>These bits specifies the address to write or read from EFUSE macro model 
			  </description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
		<!-- EFUSE_DA_CTRL_SET_REG -->									 					<!-- REGISTER 2 -->
        <register>
          <name>EFUSE_DA_CTRL_SET_REG</name>
          <description>Direct Access Set Registers</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000003</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

		  <fields>
            <!-- PGENB -->
            <field>
              <name>PGENB</name>
              <description>Set Program enable  
			  </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>enable</name>
                  <description> Sets EFUSE program enable (PGENB) pin when direct accessing is enabled</description>
				   <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>disable</name>
                  <description> no effect</description>
				   <value>0</value>
                </enumeratedValue>
  			  </enumeratedValues>
            </field>
			
			<!-- CSB -->
            <field>
              <name>CSB</name>
              <description>Set Chip Enable 
			  </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>enable</name>
                  <description>Sets EFUSE  Chip enable (CSB) pin when direct accessing  is enabled</description>
				   <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>disable</name>
                  <description> no effect</description>
				   <value>0</value>
                </enumeratedValue>
  			  </enumeratedValues>
            </field>
			
			<!-- STROBE -->
            <field>
              <name>STROBE</name>
              <description>Set strobe enable 
			  </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>enable</name>
                  <description> Sets EFUSE STROBE enable (STROBE) pin when direct accessing is enabled</description>
				   <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>disable</name>
                  <description> no effect</description>
				   <value>0</value>
                </enumeratedValue>
  			  </enumeratedValues>
            </field>
			
			<!-- LOAD -->
            <field>
              <name>LOAD</name>
              <description>Set Load enable 
			  </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>enable</name>
                  <description> Sets EFUSE load enable (LOAD) pin when direct accessing is enabled</description>
				   <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>disable</name>
                  <description> no effect</description>
				   <value>0</value>
                </enumeratedValue>
  			  </enumeratedValues>
            </field>
		  </fields>
		</register>
		
		<!-- EFUSE_DA_CTRL_CLEAR_REG -->									 						<!-- REGISTER 3 -->
        <register>
          <name>EFUSE_DA_CTRL_CLEAR_REG</name>
          <description>Direct Access Clear Registers</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000003</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

		  <fields>
            <!-- PGENB -->
            <field>
              <name>PGENB</name>
              <description>Set Program enable  
			  </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>enable</name>
                  <description> Clear EFUSE program enable (PGENB) pin when direct accessing is enabled</description>
				   <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>disable</name>
                  <description> no effect</description>
				   <value>0</value>
                </enumeratedValue>
  			  </enumeratedValues>
            </field>
			
			<!-- CSB -->
            <field>
              <name>CSB</name>
              <description>Set Chip Enable 
			  </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>enable</name>
                  <description>Clear EFUSE Chip enable (CSB) pin when direct accessing  is enabled</description>
				   <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>disable</name>
                  <description> no effect</description>
				   <value>0</value>
                </enumeratedValue>
  			  </enumeratedValues>
            </field>
			
			<!-- STROBE -->
            <field>
              <name>STROBE</name>
              <description>Set strobe enable 
			  </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>enable</name>
                  <description>Clear EFUSE STROBE enable (STROBE) pin when direct accessing is enabled</description>
				   <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>disable</name>
                  <description> no effect</description>
				   <value>0</value>
                </enumeratedValue>
  			  </enumeratedValues>
            </field>
			
			<!-- LOAD -->
            <field>
              <name>LOAD</name>
              <description>Set Load enable 
			  </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>enable</name>
                  <description>Clear EFUSE load enable (LOAD) pin when direct accessing is enabled</description>
				   <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>disable</name>
                  <description> no effect</description>
				   <value>0</value>
                </enumeratedValue>
  			  </enumeratedValues>
            </field>
		  </fields>
		</register>
		
		<!-- EFUSE_CTRL_REG -->									 								<!-- REGISTER 4 -->
        <register>
          <name>EFUSE_CTRL_REG</name>
          <description>Control Register</description>
          <addressOffset>0x0C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

		  <fields>
            <!-- EFUSE enable -->
            <field>
              <name>EFUSE_EN</name>
              <description>This bit specifies whether the EFUSE module is enabled or not 
			  </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>enable</name>
                  <description> EFUSE module enabled</description>
				   <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>disable</name>
                  <description>EFUSE module disabled</description>
				   <value>0</value>
                </enumeratedValue>
  			  </enumeratedValues>
            </field>
			
			<!-- EFUSE direct path enable -->
            <field>
              <name>EFUSE_DIRECT_PATH_EN</name>
              <description>This bit specifies whether the EFUSE direct path is enabled or not for direct accessing of the EFUSE pins
			  </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>enable</name>
                  <description>EFUSE direct accessing enabled</description>
				   <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>disable</name>
                  <description> EFUSE direct accessing disabled</description>
				   <value>0</value>
                </enumeratedValue>
  			  </enumeratedValues>
            </field>
		  </fields>
		</register>
		
		<!-- EFUSE_READ_ADDR_REG -->															 <!-- REGISTER 5 -->
        <register>
          <name>EFUSE_READ_ADDR_REG</name>
          <description>Read address Register</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00008000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

		  <fields>
            <!-- Read address bits -->
            <field>
              <name>READ_ADDR</name>
              <description>These bits specifies the address from which read operation has to be performed 
			  </description>
              <bitRange>[11:0]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- do_read -->
            <field>
              <name>DO_READ</name>
              <description>Enables read FSM after EFUSE is enabled
			  </description>
              <bitRange>[15:15]</bitRange>
              <access>write-only</access>
            </field>
		  </fields>
		</register>
		  
		<!-- EFUSE_READ_DATA_REG -->									 									<!-- REGISTER 6 -->
        <register>
          <name>EFUSE_READ_DATA_REG</name>
          <description>Read address Register</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

		  <fields>
            <!-- Read data bits -->
            <field>
              <name>READ_DATA</name>
              <description>These bits specifies the data bits that are read from a given address specified in the  
							EFUSE_READ_ADDRESS_REGISTER bits 8:0 
			  </description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- Read FSM done -->
            <field>
              <name>READ_FSM</name>
              <description>Indicates read fsm is done. After this read data is available in EFUSE_READ_DATA_REGISTER bits 7:0
			  </description>
              <bitRange>[15:15]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register> 
		  
		<!-- EFUSE_STATUS_REG -->									  
        <register>
          <name>EFUSE_STATUS_REG</name>
          <description>Read address Register</description>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

		  <fields>
            <!-- Read data bits -->
            <field>
              <name>EFUSE_ENABLED</name>
              <description>This bit specifies whether the EFUSE is enabled or not
			  </description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
			
			<!-- efuse_dout_sync -->
            <field>
              <name>EFUSE_DOUT_SYNC</name>
              <description>This bit specifies the 8-bit data read out from the EFUSE macro. This is synchronized with pclk
			  </description>
              <bitRange>[9:2]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register> 
		  
		<!-- EFUSE_RD_TMNG_PARAM_REG -->									  
        <register>
          <name>EFUSE_RD_TMNG_PARAM_REG</name>
          <description>none</description>
          <addressOffset>0x1C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

		  <fields>
            <!-- tSUR_CS  -->
            <field>
              <name>tSUR_CS</name>
              <description>CSB to STROBE setup time into read mode
			  </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- tSQ -->
            <field>
              <name>tSQ</name>
              <description>Q7-Q0 access time from STROBE rising edge
			  </description>
              <bitRange>[7:4]</bitRange>
              <access>read-only</access>
            </field>
			
			<!-- tHRA  -->
            <field>
              <name>tHRA</name>
              <description>for 32x8 macro: A4 A0 to STROBE hold time into Read mode
							5122x8 macro: A8 A0 to STROBE hold time into Read mode
			  </description>
              <bitRange>[11:8]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>  
		  
		<!-- EFUSE_MEM_MAP_LENGTH_REG -->									  
        <register>
          <name>EFUSE_MEM_MAP_LENGTH_REG</name>
          <description>none</description>
          <addressOffset>0x24</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

		  <fields>
            <!-- efuse_mem_map_length  -->
            <field>
              <name>EFUSE_MEM_MAP_LEN</name>
              <description>0: 8 bit read 1: 16 bit read 
			  </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
			
		<!-- EFUSE_READ_BLOCK_STARTING_LOCATION_REG -->									  
        <register>
          <name>EFUSE_READ_BLOCK_STARTING_LOCATION_REG</name>
          <description>Starting address from which the read has to be blocked. Once the end address is written,
						it cannot be changed till power on reset is given</description>
          <addressOffset>0x28</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
		</register>
		  
		  
		<!-- EFUSE_READ_BLOCK_END_LOCATION -->									  
        <register>
          <name>EFUSE_READ_BLOCK_END_LOCATION</name>
          <description>End address till which the read has to be blocked. Once the end address is written , 
						it cannot be changed till power on reset is given</description>
          <addressOffset>0x2C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
		</register> 
		  
		  		  
		<!-- EFUSE_READ_BLOCK_ENABLE_REG -->									 
        <register>
          <name>EFUSE_READ_BLOCK_ENABLE_REG</name>
          <description>The Transmit Poll Demand register enables the Transmit DMA to check whether or not the current
						descriptor is owned by DMA</description>
          <addressOffset>0x30</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

		  <fields>
            <!-- efuse_read_block_enable -->
            <field>
              <name>efuse_read_block_enable</name>
              <description>Enable for blocking the read access from a programmable memory location 
			  </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
	  
	  
	  <!-- EFUSE_DA_CLR_STROBE_REG  -->									 
        <register>
          <name>EFUSE_DA_CLR_STROBE_REG</name>
          <description>none</description>
          <addressOffset>0x34</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

		  <fields>
            <!-- Strobe_Clear_count_value -->
            <field>
              <name>STROBE_CLEAR_COUNT_VALUE</name>
              <description>none</description>
              <bitRange>[8:0]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- Strobe_en -->
            <field>
              <name>STROBE_EN</name>
              <description>none</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
	  </registers>
    </peripheral>
	
	<!-- Companion Chip Interface   -->
    <peripheral>
      <name>CCI</name>
      <version>1.0</version>
      <description>CCI module helps external memories and peripherals to communicate with internal AHB bus with less number of pins</description>
      <groupName>CCI</groupName>
      <baseAddress>0x46170000</baseAddress>
      <size>32</size>
      <access>read-write</access>

      <addressBlock>
        <offset>0</offset>
        <size>0x20C</size>
        <usage>registers</usage>
      </addressBlock>
	  
	  <interrupt>
        <name>CCI</name>
        <value>71</value>
      </interrupt>
	  
      <registers>
      <!-- CCI_CONTROL_REG -->									 						<!-- REGISTER 1 -->
        <register>
          <name>CCI_CONTROL_REG</name>
          <description>Direct Access Registers</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

		  <fields>
            <!-- reserved -->
            <field>
              <name>RES</name>
              <description>reseR
			  </description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- SLAVE_ACTIVE -->
            <field>
              <name>SLAVE_ENABLE</name>
              <description>Indicates Slaves enable
			  </description>
              <bitRange>[4:2]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- EARLY_BURST_TERMINATE_SUPRT -->
            <field>
              <name>EARLY_BURST_TERMINATE_SUPRT</name>
              <description>Support for Early Burst Termination
			  </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- addr_width_config -->
            <field>
              <name>ADDR_WIDTH_CONFIG</name>
              <description>address width configuration of slave
			  </description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- translate_enable -->
            <field>
              <name>TRANSLATE_ENABLE</name>
              <description>translation enable
			  </description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- mode -->
            <field>
              <name>MODE</name>
              <description>This bit represents mode of the interface 
			  </description>
              <bitRange>[11:9]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- prg_calib -->
            <field>
              <name>PRG_CALIB</name>
              <description>By setting this bit, calibration turn around delay value will be configured
			  </description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- slave_priority -->
            <field>
              <name>SLAVE_PRIORITY</name>
              <description>This bits will represents priority of the slaves 
			  </description>
              <bitRange>[15:13]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- time_out_prg -->
            <field>
              <name>TIME_OUT_PRG</name>
              <description>configurable time out value for slave response.  
			  </description>
              <bitRange>[25:16]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- RESERVED -->
            <field>
              <name>RESERVED1</name>
              <description>reser  
			  </description>
              <bitRange>[30:26]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- cci_ctrl_enable -->
            <field>
              <name>CCI_CTRL_ENABLE</name>
              <description>configurable time out value for slave response.  
			  </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
		<!-- CCI_LSB_A_S1 -->									 					<!-- REGISTER 2 -->
        <register>
          <name>CCI_LSB_A_S1_REG</name>
          <description>Lower Address of slave 0 supported</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
		</register>
		
		<!-- CCI_LSB_A_S2 -->									 					<!-- REGISTER 3 -->
        <register>
          <name>CCI_LSB_A_S2_REG</name>
          <description>LOWER Address of slave 0 supported</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
		</register>
		  
		<!-- CCI_LSB_A_S3 -->									 					<!-- REGISTER 4 -->
        <register>
          <name>CCI_LSB_A_S3_REG</name>
          <description>Lower Address of slave 0 supported</description>
          <addressOffset>0x0C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
		</register>
		
		<!-- CCI_MSB_A_S1 -->									 					<!-- REGISTER 5 -->
        <register>
          <name>CCI_MSB_A_S1_REG</name>
          <description>upper Address of slave 0 supported</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
		</register>
		
		<!-- CCI_MSB_A_S2 -->									 					<!-- REGISTER 6 -->
        <register>
          <name>CCI_MSB_A_S2_REG</name>
          <description>UPPER Address of slave 0 supported</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
		</register>
		
		<!-- CCI_MSB_A_S3 -->									 					<!-- REGISTER 7 -->
        <register>
          <name>CCI_MSB_A_S3_REG</name>
          <description>upper Address of slave 0 supported</description>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
		</register>
		
		
		
		<!-- CCI_LP_CONTROL1_REG -->									 					<!-- REGISTER 10 -->
        <register>
          <name>CCI_LP_CONTROL1_REG</name>
          <description>low power control - 1Configuration.It holds the lower 32 bits low power control values of the peer chip, 
						once low power mode triggered then this bits will be transferred on to the interface</description>
          <addressOffset>0x1C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
		</register>
		
		<!-- CCI_LP_CONTROL2_REG -->									 					<!-- REGISTER 11 -->
        <register>
          <name>CCI_LP_CONTROL2_REG</name>
          <description>low power control - 2 Configuration.It holds 64 to 33 bits  the low power control values of the peer chip, 
						once low power mode triggered then this bits will be transferred on to the interface</description>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
		</register>
		
		<!-- CCI_LP_CONTROL3_REG -->									 					<!-- REGISTER 12 -->
        <register>
          <name>CCI_LP_CONTROL3_REG</name>
          <description>low power control - 3 Configuration.It holds 80 to 64 bits  the low power control values of the peer chip, 
						once low power mode triggered then this bits will be transferred on to the interface</description>
          <addressOffset>0x24</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
		  
		   <fields>
            <!-- lp_control_3 -->
            <field>
              <name>LP_CONTROL_3</name>
              <description>It holds 80 to 64 bits  the low power control values of the peer chip,
            			  once low power mode triggered then this bits will be transferred on to the interface
			  </description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
			<!-- reserved -->
            <field>
              <name>RESERVED1</name>
              <description>RESERV  
			  </description>
              <bitRange>[31:16]</bitRange>
              <access>read-write</access>
            </field>
			
			</fields>
		</register>
		
		<!-- CCI_MODE_INTR_STATUS   -->									 					<!-- REGISTER 13 -->
        <register>
          <name>CCI_MODE_INTR_STATUS_REG</name>
          <description> Interrupt Status</description>
          <addressOffset>0x28</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
		  
		   <fields>
            <!-- calib_mode -->
            <field>
              <name>CALIB_MODE</name>
              <description>This bit is used to trigger the calibration mode
			  </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- low_power_mode -->
            <field>
              <name>LOW_POWER_MODE</name>
              <description>This bit is used to trigger the low power  mode
			  </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- interrupt_mode -->
            <field>
              <name>INTERRUPT_MODE</name>
              <description>This bit is used to trigger the interrupt message  mode
			  </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- intr_clear -->
            <field>
              <name>INTR_CLEAR</name>
              <description>By setting this bits will clear the interrupt status
			  </description>
              <bitRange>[6:3]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- slave_reset_mode-->
            <field>
              <name>SLAVE_RESET_MODE</name>
              <description>initiate the slave reset command from AMS
			  </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
			<!-- csn_slt_for_calib_intr_mode -->
            <field>
              <name>CSN_SLT_FOR_CALIB_INTR_MODE</name>
              <description>CSN select value from register in calibration, and low power mode.
			  </description>
              <bitRange>[10:8]</bitRange>
              <access>read-write</access>
            </field>
			<!-- intr_status -->
            <field>
              <name>INTR_STATUS</name>
              <description>These bits will represents the status of the interrupt in read mode
			  </description>
              <bitRange>[14:11]</bitRange>
              <access>read-write</access>
            </field>
			<!-- reserved -->
            <field>
              <name>RESERVED1</name>
              <description>RESER
			  </description>
              <bitRange>[31:15]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
		<!-- CCI_CALIB_DELAY_CFG      -->									 					<!-- REGISTER 14 -->
        <register>
          <name>CCI_CALIB_DELAY_CFG_REG</name>
          <description>Calibration delay Configuration</description>
          <addressOffset>0x34</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
		  
		   <fields>
            <!-- calib_delay_cfg -->
            <field>
              <name>CALIB_DELAY_CFG</name>
              <description>This register holds the turn around delays for the three ms chips
			  </description>
              <bitRange>[20:0]</bitRange>
              <access>read-write</access>
            </field>
			<!-- reserved -->
            <field>
              <name>RESERVED1</name>
              <description>RESER
			  </description>
              <bitRange>[31:21]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
		<!-- CCI_CALIB_BUF_DELAY -->									 					<!-- REGISTER 15 -->
        <register>
          <name>CCI_CALIB_BUF_DL_REG</name>
          <description>Calibration Maximum delay</description>
          <addressOffset>0x38</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
		  
		   <fields>
            <!-- calib_buf_delay -->
            <field>
              <name>CALIB_BUF_DELAY</name>
              <description>This register holds the maximum tuning delays for the three ms chips 
			  </description>
              <bitRange>[20:0]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- calibration fail -->
            <field>
              <name>CALIB_FAIL</name>
              <description>this bits will represents the status of the calibration  
			  </description>
              <bitRange>[23:21]</bitRange>
              <access>read-only</access>
            </field>
			<!-- reserved -->
            <field>
              <name>RESERVED1</name>
              <description>RESER
			  </description>
              <bitRange>[31:24]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		 
		</register>	  
		
		<!-- lp_control_4-->									 					<!-- REGISTER 16 -->
        <register>
          <name>LP_CONTROL_4</name>
          <description>low power control</description>
          <addressOffset>0x3C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
		  
		   <fields>
            <!-- lp_control_4 -->
            <field>
              <name>LP_CONTROL_4_</name>
              <description>It holds the lower 32 bits low power control values of the peer chip, 
			               once low power mode triggered then this bits will be transferred on to the interface
			  </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>	
		</fields>		 
		</register>	
		 
		<!-- lp_control_5 -->									 					<!-- REGISTER 17 -->
        <register>
          <name>LP_CONTROL_5</name>
          <description>low power control</description>
          <addressOffset>0x40</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
		  
		   <fields>
            <!-- lp_control_5 -->
            <field>
              <name>LP_CONTROL_5</name>
              <description>It holds the lower 32 bits low power control values of the peer chip, 
			                once low power mode triggered then this bits will be transferred on to the interfaces 
			  </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
			</fields>		 
		</register>
			
			<!-- CCI_FIFO_THRESHOLD  -->									 					<!-- REGISTER 17 -->
        <register>
          <name>CCI_FIFO_THRESHOLD_REG</name>
          <description>CCI fifo threshold</description>
          <addressOffset>0X200</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
		  	
			<fields>
            <!-- FIFO_AFULL_THRESHOLD -->
            <field>
              <name>FIFO_AFULL_THRESHOLD</name>
              <description>ALMOST full threshold
			  </description>
              <bitRange>[4:0]</bitRange>
              <access>read-write</access>
            </field>
			<!-- FIFO_AEMPTY_THRESHOLD -->
            <field>
              <name>FIFO_AEMPTY_THRESHOLD</name>
              <description>ALMOST empty threshold
			  </description>
              <bitRange>[9:5]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- reserved1 -->
            <field>
              <name>RESERVED1</name>
              <description>RESERVED1
			  </description>
              <bitRange>[31:10]</bitRange>
              <access>read-write</access>
            </field>		
		  </fields>			
		</register>
		
	    <!-- CCI_TRANS_ADDRESS -->									 					<!-- REGISTER 17 -->
        <register>
          <name>CCI_TRANS_ADDRESS</name>
          <description>cci trans address</description>
          <addressOffset>0X204</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
		  		   		 
		</register>	
		
		<!-- CCI_PREFETCH_CTRL -->									 					<!-- REGISTER 17 -->
        <register>
          <name>CCI_PREFETCH_CTRL</name>
          <description>CCI prefetch control register</description>
          <addressOffset>0X208</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
		  
		   <fields>
            <!-- cci_prefetch_en -->
            <field>
              <name>CCI_PREFETCH_EN</name>
              <description>cci pre-fetch enables on AHB read operation. 
			  </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- cci_2x_clk_enable_for_ddr_mode -->
            <field>
              <name>CCI_2X_CLK_ENABLE_FOR_DDR_MODE</name>
              <description>It is an enable for CCI 2x clock in DDR mode 
			  </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--interrupt_mode -->
            <field>
              <name>INTERRUPT_MODE</name>
              <description>This bit is used to trigger the interrupt message  mode. 
			  </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
			<!--reserved -->
            <field>
              <name>RESERVED1</name>
              <description>RESERV 
			  </description>
              <bitRange>[31:3]</bitRange>
              <access>read-write</access>
            </field>
			</fields>
		  		   		 
		</register>
	  </registers>
    </peripheral>

			
	<!-- I2S Master/Slave Block -->
    <peripheral>
      <name>I2S0</name>
      <version>1.0</version>
      <description>I2S(Inter-IC Sound) is transferring two-channel digital audio data from one IC device to another</description>
      <groupName>I2S</groupName>
      <baseAddress>0x47050000</baseAddress>
      <size>32</size>
      <access>read-write</access>

      <addressBlock>
        <offset>0</offset>
        <size>0x200</size>
        <usage>registers</usage>
      </addressBlock>

      <interrupt>
        <name>I2S</name>
        <value>43</value>
      </interrupt>

      <registers>
      <!-- IER: I2S Enable Register -->									<!-- REGISTER 1 -->
        <register>
          <name>IER</name>
          <description>I2S Enable Register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x1</resetMask>

          <fields>
            <!-- IEN: I2S Enable -->
            <field>
              <name>IEN</name>
              <description>Inter Block Enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable DWP_apb_i2s</description>
				  <value>0</value>
                </enumeratedValue>
	            <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable DWP_apb_i2s</description>
				  <value>1</value>
                </enumeratedValue>
              </enumeratedValues> 
            </field>
		  </fields>
		</register>

        <!-- IRER: I2S Receiver Block Enable Register -->								<!-- REGISTER 2 -->
        <register>
          <name>IRER</name>
          <description>I2S Receiver Block Enable Register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x1</resetMask>

          <fields>
            <!-- RXEN: Receiver Block Enable  -->
            <field>
              <name>RXEN</name>
              <description> Receive Block Enable, Bit Overrides any Individual Receive Channel Enables</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
		      <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable Receiver</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable Receiver</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  </fields>
		</register>

        <!-- ITER: I2S Transmitter Block Enable Register-->							<!-- REGISTER 3 -->
        <register>
          <name>ITER</name>
          <description>Transmitter Block Enable</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x1</resetMask>

          <fields>
            <!-- TXEN: Transmitter Block Enable Register-->
            <field>
              <name>TXEN</name>
              <description> Transmitter Block Enable, Bit Overrides any Individual Transmit Channel Enables
			  </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
			  <enumeratedValue>
			      <name>Disable</name>
                  <description>Transmit channel is disabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Transmit channel is enabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>			  
            </field>
		  </fields>
		</register>
		
		<!-- CER:    Clock Enable Register-->							<!-- REGISTER 3 -->
        <register>
          <name>CER</name>
          <description>Clock Enable Register</description>
          <addressOffset>0x0C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x1</resetMask>

          <fields>
            <!-- CLKEN -->
            <field>
              <name>CLKEN</name>
              <description> Clock generation enable/disable
			  </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
			  <enumeratedValue>
			      <name>Disable</name>
                  <description>none</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>none</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>			  
            </field>
		  </fields>
		</register>
		
		<!-- CCR:  Clock Configuration Register-->							<!-- REGISTER 3 -->
        <register>
          <name>CCR</name>
          <description>Clock Configuration Register</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x1</resetMask>

          <fields>
            <!-- SCLKG -->
            <field>
              <name>SCLKG</name>
              <description>These bits are used to program the gating of sclk
			  </description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
            </field>

            <field>
              <name>WSS</name>
              <description>These bits are used to program the number of sclk cycles
			  </description>
              <bitRange>[4:3]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
		<!-- RXFFR: Receiver Block FIFO Reset Register -->								<!-- REGISTER 4 -->
        <register>
          <name>RXFFR</name>
          <description>Receiver Block FIFO Reset Register</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x1</resetMask>

          <fields>
            <!-- RXFFR: Receiver FIFO Reset Register -->
            <field>
              <name>RXFFR</name>
              <description> Writing a 1 To This Register Flushes All The RX FIFO's Receiver Block 
			                Must be Disable Prior to Writing This Bit
			  </description>
              <bitRange>[0:0]</bitRange>
              <access>write-only</access>
            </field>
		  </fields>
		</register>

        <!-- TXFFR: Transmitter Block FIFO Reset Register -->										<!-- REGISTER 5 -->
        <register>
          <name>TXFFR</name>
          <description>Transmitter Block FIFO Reset Register</description>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x1</resetMask>
		  
		  <fields>
		    <!-- TXFFR: Transmitter Block FIFO Reset Register -->
            <field>
              <name>TXFFR</name>
              <description>Writing a 1 To This Register Flushes All The RX FIFO's Receiver Block 
			                Must be Disable Prior to Writing This Bit
			  </description>
              <bitRange>[0:0]</bitRange>
              <access>write-only</access>
            </field>
		  </fields>
        </register>			
		
		<!-- LRBR: Left Receive Buffer Register -->										<!-- REGISTER 6 -->
        <register>
          <name>LRBR</name>
          <description>Left Receive Buffer Register</description>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFF</resetMask>

          <fields>
            <!-- LRBR: Left Receive Buffer Register -->
            <field>
              <name>LRBR</name>
              <description>Data received serially from the received channel input
			  </description>
              <bitRange>[15:0]</bitRange>
              <access>read-only</access>			  
            </field>
		  </fields>
		</register>

		<!-- LTHR: Left Transmit Holding Register -->										
        <register>
          <name>LTHR</name>
          <description>Left Receive Buffer Register</description>
		  <alternateRegister>LRBR</alternateRegister>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFF</resetMask>

          <fields>
            <!-- LTHR: Left Transmit Holding Register -->
            <field>
              <name>LTHR</name>
              <description>The Left Stereo Data to be transmitted serially from the Transmitted channel output
			  </description>
              <bitRange>[15:0]</bitRange>
              <access>write-only</access>			  
            </field>
		  </fields>
		</register>
		
		<!-- RRBR:Right Receive Buffer Register -->												<!-- REGISTER 7 -->
        <register>
          <name>RRBR</name>
          <description>Right Receive Buffer Register</description>
          <addressOffset>0x24</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFF</resetMask>

          <fields>
            <!-- RRBR:Right Receive Buffer Register -->
            <field>
              <name>RRBR</name>
              <description>The Right Stereo Data received serially from the received channel input through this register
			  </description>
              <bitRange>[15:0]</bitRange>
              <access>read-only</access>			  
            </field>
		  </fields>
		</register>

		<!-- RTHR: Right Transmit Holding Register -->										
        <register>
          <name>RTHR</name>
          <description>Right Transmit Holding Register</description>
		  <alternateRegister>RRBR</alternateRegister>
          <addressOffset>0x24</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFF</resetMask>

          <fields>
            <!-- RTHR: Right Transmit Holding Register -->
            <field>
              <name>RTHR</name>
              <description>The Right Stereo Data to be transmitted serially from the Transmit channel output written through this register
			  </description>
              <bitRange>[15:0]</bitRange>
              <access>write-only</access>			  
            </field>
		  </fields>
		</register>
		
		<!-- RER: Receive Enable Register -->											<!-- REGISTER 8 -->
        <register>
          <name>RER</name>
          <description>Receive Enable Register</description>
          <addressOffset>0x28</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000001</resetValue>
          <resetMask>0x1</resetMask>

		  <fields>
			<!-- RXCHEN: Receive Channel Enable Register -->
            <field>
              <name>RXCHEN</name>
              <description>This Bit enables/disables a receive channel independently of all other channels 
			  </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Receive Channel is Disable</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Receive Channel is Disable</description>
                  <value>1</value>
                </enumeratedValue> 
              </enumeratedValues>
            </field>
		  </fields>
		</register>
		
		<!-- TER: Transmit Enable Register -->											<!-- REGISTER 9 -->
        <register>
          <name>TER</name>
          <description>Transmit Enable Register</description>
          <addressOffset>0x2C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000001</resetValue>
          <resetMask>0x1</resetMask>

		  <fields>
			<!-- TXCHEN: Transmit Channel Enable Register -->
            <field>
              <name>TXCHEN</name>
              <description>This Bit enables/disables a transmit channel independently of all other channels </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description> Transmit Channel is Disable</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Transmit Channel is Enable</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  </fields>
		</register>
		
		<!-- RCR: Receive Configuration Register -->											<!-- REGISTER 10 -->
        <register>
          <name>RCR</name>
          <description>Receive Configuration Register</description>
          <addressOffset>0x30</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000002</resetValue>
          <resetMask>0x7</resetMask>
		  
		  <fields>
			<!-- WLEN: -->
            <field>
              <name>WLEN</name>
              <description>This Bits are used to program the desired data resolution of the receiver
               			  and enables LSB of the incoming left or right word
			  </description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>000</name>
                  <description>Ignore Word Length</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>001</name>
                  <description>12 Bit Resolution</description>
                  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
				  <name>010</name>
                  <description>16 Bit Resolution</description>
				  <value>2</value>
				</enumeratedValue>
		        <enumeratedValue>
				  <name>011</name>
                  <description>20 Bit Resolution</description>
				  <value>3</value>
				</enumeratedValue>
				<enumeratedValue>
				  <name>100</name>
                  <description>24 Bit Resolution</description>
				  <value>4</value>
				</enumeratedValue>
				<enumeratedValue>
				  <name>101</name>
                  <description>32 Bit Resolution</description>
				  <value>5</value>
				</enumeratedValue>
              </enumeratedValues>
            </field>
		  </fields>
		</register>
		
		<!-- TCR: Transmit Configuration Register -->											<!-- REGISTER 11 -->
        <register>
          <name>TCR</name>
          <description>Transmit Configuration Register</description>
          <addressOffset>0x34</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000002</resetValue>
          <resetMask>0x7</resetMask>
		  
		  <fields>
			<!-- WLEN: Data Ready -->
            <field>
              <name>WLEN</name>
              <description>This Bits are used to program the desired data resolution of the transmitter
               			  and ensure that MSB of the data is transmitted first.
			  </description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>000</name>
                  <description>Ignore Word Length</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>001</name>
                  <description>12 Bit Resolution</description>
                  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
				  <name>010</name>
                  <description>16 Bit Resolution</description>
				  <value>2</value>
				</enumeratedValue>
		        <enumeratedValue>
				  <name>011</name>
                  <description>20 Bit Resolution</description>
				  <value>3</value>
				</enumeratedValue>
				<enumeratedValue>
				  <name>100</name>
                  <description>24 Bit Resolution</description>
				  <value>4</value>
				</enumeratedValue>
				<enumeratedValue>
				  <name>101</name>
                  <description>32 Bit Resolution</description>
				  <value>5</value>
				</enumeratedValue>
              </enumeratedValues>
            </field>
		  </fields>
		</register>
		
		<!-- ISR: Interrupt Status Register -->											<!-- REGISTER 12 -->
        <register>
          <name>ISR</name>
          <description>Interrupt Status Register</description>
          <addressOffset>0x38</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000010</resetValue>
          <resetMask>0x33</resetMask>
		  
		  <fields>
			<!-- RXDA: Receive Data Available  -->
            <field>
              <name>RXDA</name>
              <description> Receive Data Available </description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>TRIGGER_REACHED</name>
                  <description>trigger level reached</description>
				  <value>1</value>
                </enumeratedValue>
			    <enumeratedValue>
				  <name>TRIGGER_NOT_REACHED</name>
                  <description>trigger level not reached</description>
				  <value>0</value>
				</enumeratedValue>
              </enumeratedValues>
            </field>
			
		  <!-- RXFO: Receive Data FIFO  -->
            <field>
              <name>RXFO</name>
              <description>Receive Data FIFO </description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>VALID</name>
                  <description>RX FIFO Write valid</description>
				  <value>0</value>
                </enumeratedValue>
			    <enumeratedValue>
				  <name>OVERRUN</name>
                  <description>RX FIFO Write overrun</description>
				  <value>1</value>
				</enumeratedValue>
              </enumeratedValues>
            </field>
			
     	    <!-- TXFE: Transmit FIFO Empty  -->
            <field>
              <name>TXFE</name>
              <description>Transmit FIFO Empty</description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>TRIGGER_REACHED</name>
                  <description>trigger level reached</description>
				  <value>1</value>
                </enumeratedValue>
			    <enumeratedValue>
				  <name>TRIGGER_NOT_REACHED</name>
                  <description>trigger level not reached</description>
				  <value>0</value>
				</enumeratedValue>
              </enumeratedValues>
            </field>
			
	        <!-- TXFO: Transmit FIFO -->
            <field>
              <name>TXFO</name>
              <description>Transmit FIFO</description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>VALID</name>
                  <description>TX FIFO Write valid</description>
				  <value>0</value>
                </enumeratedValue>
			    <enumeratedValue>
				  <name>OVERRUN</name>
                  <description>TX FIFO Write overrun</description>
				  <value>1</value>
				</enumeratedValue>
              </enumeratedValues>
            </field>
		  </fields>
		</register>
			
		<!-- IMR: Interrupt Mask Register -->								<!-- REGISTER 13 -->
        <register>
          <name>IMR</name>
          <description>Interrupt Mask Register</description>
          <addressOffset>0x3C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000033</resetValue>
          <resetMask>0x33</resetMask>
		  
		  <fields>
			<!-- RXDAM: RX Data Available Mask Interrupt-->
            <field>
              <name>RXDAM</name>
              <description>RX Data Available Mask Interrupt</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
		   	  <enumeratedValues>
                <enumeratedValue>
                  <name>MASK_INTERRUPT</name>
                  <description>Mask Interrupt</description>
				  <value>1</value>
                </enumeratedValue>
			    <enumeratedValue>
				  <name>UNMASK_INTERRUPT</name>
                  <description>Unmask Interrupt</description>
				  <value>0</value>
				</enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- RXFOM: RX FIFO Overrun Mask Interrupt -->
            <field>
              <name>RXFOM</name>
              <description>RX FIFO Overrun Mask Interrupt</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
		   	  <enumeratedValues>
                <enumeratedValue>
                  <name>MASK_INTERRUPT</name>
                  <description>Mask Interrupt</description>
				  <value>1</value>
                </enumeratedValue>
			    <enumeratedValue>
				  <name>UNMASK_INTERRUPT</name>
                  <description>Unmask Interrupt</description>
				  <value>0</value>
				</enumeratedValue>
              </enumeratedValues>
            </field>
			
		    
			
			<!-- TXFEM: TX FIFO Empty Interrupt -->
            <field>
              <name>TXFEM</name>
              <description>TX FIFO Empty Interrupt</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
		   	  <enumeratedValues>
                <enumeratedValue>
                  <name>MASK_INTERRUPT</name>
                  <description>Mask Interrupt</description>
				  <value>1</value>
                </enumeratedValue>
			    <enumeratedValue>
				  <name>UNMASK_INTERRUPT</name>
                  <description>Unmask Interrupt</description>
				  <value>0</value>
				</enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- TXFOM: TX FIFO Overrun Interrupt -->
            <field>
              <name>TXFOM</name>
              <description>TX FIFO Overrun Interrupt</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
		   	  <enumeratedValues>
                <enumeratedValue>
                  <name>MASK_INTERRUPT</name>
                  <description>Mask Interrupt</description>
				  <value>1</value>
                </enumeratedValue>
			    <enumeratedValue>
				  <name>UNMASK_INTERRUPT</name>
                  <description>Unmask Interrupt</description>
				  <value>0</value>
				</enumeratedValue>
              </enumeratedValues>
            </field>
		  </fields>
		</register>
		
		<!-- ROR: Receive Overrun Register -->								<!-- REGISTER 14 -->
        <register>
          <name>ROR</name>
          <description>Receive Overrun Register</description>
          <addressOffset>0x40</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x1</resetMask>
		  
		  <fields>
			<!-- RXCHO: RX Channel Overrun -->
            <field>
              <name>RXCHO</name>
              <description>Read this bit to  clear the RX FIFO data overrun interrupt</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>OVERRUN</name>
                  <description>RX FIFO Write Overrun</description>
				  <value>1</value>
                </enumeratedValue>
			    <enumeratedValue>
				  <name>VALID</name>
                  <description>RX FIFO Write Valid</description>
				  <value>0</value>
				</enumeratedValue>
              </enumeratedValues>
            </field>
		  </fields>
		</register>
		
		<!-- TOR: Transmit Overrun Register -->											<!-- REGISTER 15 -->
        <register>
          <name>TOR</name>
          <description>Transmit Overrun Register</description>
          <addressOffset>0x44</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x1</resetMask>
		  
		  <fields>
			<!-- TXCHO: TX Channel Overrun -->
            <field>
              <name>RXCHO</name>
              <description>Read this bit to  clear the TX FIFO data overrun interrupt</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>OVERRUN</name>
                  <description>TX FIFO Write Overrun</description>
				  <value>1</value>
                </enumeratedValue>
			    <enumeratedValue>
				  <name>VALID</name>
                  <description>TX FIFO Write Valid</description>
				  <value>0</value>
				</enumeratedValue>
              </enumeratedValues>
            </field>
		  </fields>
		</register>
		
		<!-- RFCRx: Receive FIFO Configuration Register -->											<!-- REGISTER 16 -->	
        <register>
          <name>RFCRx</name>
          <description>Receive FIFO Configuration Register0</description>
          <addressOffset>0x48</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000003</resetValue>
          <resetMask>0xF</resetMask>
		  
		  <fields>
			<!-- RXCHDT: Receive Channel Data Trigger -->
            <field>
              <name>RXCHDT</name>
              <description>This bits program the trigger level in the RX FIFO 
			               at which the data available interrupt is generated
			  </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
		<!-- TXFCRx: Transmit FIFO Configuration Register -->											<!-- sREGISTER 17 -->	
        <register>
          <name>TXFCRx</name>
          <description>Transmit FIFO Configuration Register</description>
          <addressOffset>0x4C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000003</resetValue>
          <resetMask>0xF</resetMask>
		  
		  <fields>
			<!-- TXCHET: Transmit Channel Empty Trigger -->
            <field>
              <name>TXCHET</name>
              <description>This bits program the trigger level in the TX FIFO 
			               at which the Empty Threshold Reached interrupt is generated
			  </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
		<!-- RFF: Receive FIFO Flush -->											<!-- REGISTER 18 -->
        <register>
          <name>RFF</name>
          <description>Receive FIFO Flush</description>
          <addressOffset>0x50</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x01</resetMask>
		  
		  <fields>
		    <!--  RXCHFR: Receive Channel FIFO Reset -->
            <field>
              <name>RXCHFR</name>
              <description>Writing a 1 to this register flushes an individual RX FIFO
                           RX channel or block must be disable prior to writing to this bit	</description>
              <bitRange>[0:0]</bitRange>
              <access>write-only</access>
            </field>
		  </fields>
		</register>
		
		<!-- TFF: Transmit FIFO Flush -->								<!-- REGISTER 19 -->
        <register>
          <name>TFF</name>
          <description>Transmit FIFO Flush</description>
          <addressOffset>0x54</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x01</resetMask>
		  
		  <fields>
		    <!--  TXCHFR: Transmit Channel FIFO Reset -->
            <field>
              <name>TXCHFR</name>
              <description>Writing a 1 to this register flushes an individual TX FIFO
                           TX channel or block must be disable prior to writing to this bit			  
			  </description>
              <bitRange>[0:0]</bitRange>
              <access>write-only</access>
            </field>
		  </fields>
		</register>
		
		<!-- RXDMA: Receiver Block DMA Register -->											<!-- REGISTER 20 -->
        <register>
          <name>RXDMA</name>
          <description>Receiver Block DMA Register</description>
          <addressOffset>0x1C0</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFF</resetMask>
		  
		  <fields>
		    <!--  RXDMA: Receive DMA -->
            <field>
              <name>RXDMA</name>
              <description>Used to cycle repeatedly through the enabled receive channels 
			               Reading stereo data pairs
			  </description>
              <bitRange>[15:0]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
		<!-- RRXDMA: Reset Receiver Block DMA Register -->											<!-- REGISTER 20 -->
        <register>
          <name>RRXDMA</name>
          <description>Reset Receiver Block DMA Register</description>
          <addressOffset>0x1C4</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFF</resetMask>
		  
		  <fields>
		    <!--  RRXDMA: reset Receive DMA -->
            <field>
              <name>RRXDMA</name>
              <description>Writing a 1 to this self-clearing register resets the RXDMA register
			  </description>
              <bitRange>[0:0]</bitRange>
              <access>write-only</access>
            </field>
		  </fields>
		</register>
		
		<!-- RTXDMA: Reset Transmitter Block DMA Register -->											<!-- REGISTER 20 -->
        <register>
          <name>RTXDMA</name>
          <description>Reset Transmitter Block DMA Register</description>
          <addressOffset>0x1CC</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFF</resetMask>
		  
		  <fields>
		    <!--  RTXDMA: reset Receive DMA -->
            <field>
              <name>RTXDMA</name>
              <description>Writing a 1 to this self-clearing register resets the TXDMA register
			  </description>
              <bitRange>[0:0]</bitRange>
              <access>write-only</access>
            </field>
		  </fields>
		</register>
		
		<!-- TXDMA: Transmitter Block DMA Register -->											<!-- REGISTER 21 -->
        <register>
          <name>TXDMA</name>
          <description>Transmitter Block DMA Register</description>
          <addressOffset>0x1C8</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFF</resetMask>
		  
		  <fields>
		    <!--  TXDMA: Transmit DMA -->
            <field>
              <name>RXDMA</name>
              <description>Used to cycle repeatedly through the enabled transmit channels 
			               allow to writing of stereo data pairs
			  </description>
              <bitRange>[15:0]</bitRange>
              <access>write-only</access>
            </field>
		  </fields>
		</register>
		
	    <!-- I2S_COMP_PARAM_2: Component Parameter 2 Register -->											<!-- REGISTER 22 -->
        <register>
          <name>I2S_COMP_PARAM_2</name>
          <description>Component Parameter 2 Register</description>
          <addressOffset>0x1F0</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000489</resetValue>
          <resetMask>0x1FBF</resetMask>
		  
		  <fields>
		    <!--  I2S_RX_WORDSIZE_0 -->
            <field>
              <name>I2S_RX_WORDSIZE_0</name>
              <description>On Read returns the value of word size of receiver channel 0
			  </description>
              <bitRange>[2:0]</bitRange>
              <access>read-only</access>
            </field>
			
		    <!--  I2S_RX_WORDSIZE_1 -->
            <field>
              <name>I2S_RX_WORDSIZE_1</name>
              <description>On Read returns the value of word size of receiver channel 1
			  </description>
              <bitRange>[5:3]</bitRange>
              <access>read-only</access>
            </field>
			
		   <!--  I2S_RX_WORDSIZE_2 -->
           <field>
              <name>I2S_RX_WORDSIZE_2</name>
              <description>On Read returns the value of word size of receiver channel 2
			  </description>
              <bitRange>[9:7]</bitRange>
              <access>read-only</access>
            </field>

		   <!--  I2S_RX_WORDSIZE_3 -->
           <field>
              <name>I2S_RX_WORDSIZE_3</name>
              <description>On Read returns the value of word size of receiver channel 3
			  </description>
              <bitRange>[12:10]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>0x0</name>
                  <description>12 Bit resolution</description>
				  <value>0</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>0x1</name>
                  <description>16 Bit resolution</description>
				  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>0x2</name>
                  <description>20 Bit resolution</description>
				  <value>2</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>0x3</name>
                  <description>24 Bit resolution</description>
				  <value>3</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>0x4</name>
                  <description>32 Bit resolution</description>
				  <value>4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  </fields>
		</register>
		
        <!-- I2S_COMP_PARAM_1: Component Parameter 1 Register -->											<!-- REGISTER 23 -->
        <register>
          <name>I2S_COMP_PARAM_1</name>
          <description>Component Parameter 1 Register</description>
          <addressOffset>0x1F4</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x02490069</resetValue>
          <resetMask>0xFFF07FF</resetMask>
		  
	      <fields>
		    <!--  APB_DATA_WIDTH -->
            <field>
              <name>APB_DATA_WIDTH</name>
              <description>Width of APB data bus</description>
              <bitRange>[1:0]</bitRange>
              <access>read-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>0x0</name>
                  <description>8 Bits</description>
				  <value>0</value>
                </enumeratedValue>
	            <enumeratedValue>
                  <name>0x1</name>
                  <description>16 Bits</description>
				  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0x2</name>
                  <description>32 Bits</description>
				  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0x3</name>
                  <description>none</description>
				  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
		    <!--  I2S_FIFO_DEPTH_GLOBAL -->
            <field>
              <name>I2S_FIFO_DEPTH_GLOBAL</name>
              <description>Determines FIFO depth for all channels</description>
              <bitRange>[3:2]</bitRange>
              <access>read-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>0x0</name>
                  <description>2 Words deep</description>
				  <value>0</value>
                </enumeratedValue>
	            <enumeratedValue>
                  <name>0x1</name>
                  <description>4 Words deep</description>
				  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0x2</name>
                  <description>8 Words deep</description>
				  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0x3</name>
                  <description>16 words deep</description>
				  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		
	        <!--  I2S_FIFO_MODE_EN -->
            <field>
              <name>I2S_FIFO_MODE_EN</name>
              <description>Determines whether component act as Master or Slave </description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Slave</name>
                  <description>Mode</description>
				  <value>0</value>
                </enumeratedValue>
	            <enumeratedValue>
                  <name>Master</name>
                  <description>Mode</description>
				  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		
		    <!--  I2S_TRANSMITTER_BLOCK -->
            <field>
              <name>I2S_TRANSMITTER_BLOCK</name>
              <description>Shows the presence of the transmitter block</description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>BLOCK_ABSENT</name>
                  <description>Block not present</description>
				  <value>0</value>
                </enumeratedValue>
	            <enumeratedValue>
                  <name>BLOCK_PRESENT</name>
                  <description>Block is present</description>
				  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		
		    <!--  I2S_RECEIVER_BLOCK -->
            <field>
              <name>I2S_RECEIVER_BLOCK</name>
              <description>Shows the presence of the receiver block</description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>BLOCK_ABSENT</name>
                  <description>	Block not present</description>
				  <value>0</value>
                </enumeratedValue>
	            <enumeratedValue>
                  <name>BLOCK_PRESENT</name>
                  <description>Block is present</description>
				  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		
		    <!--  I2S_RX_CHANNELS-->
            <field>
              <name>I2S_RX_CHANNELS</name>
              <description>Returns the number of receiver channels</description>
              <bitRange>[8:7]</bitRange>
              <access>read-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>00</name>
                  <description>	1 Channel</description>
				  <value>0</value>
                </enumeratedValue>
	            <enumeratedValue>
                  <name>01</name>
                  <description>2 Channels</description>
				  <value>1</value>
                </enumeratedValue>
	            <enumeratedValue>
                  <name>10</name>
                  <description>3 Channels</description>
				  <value>2</value>
                </enumeratedValue>
	            <enumeratedValue>
                  <name>11</name>
                  <description>4 Channels</description>
				  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		    <!--  I2S_TX_CHANNELS-->
            <field>
              <name>I2S_TX_CHANNELS</name>
              <description>Returns the number of transmitter channels</description>
              <bitRange>[10:9]</bitRange>
              <access>read-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>00</name>
                  <description>	1 Channel</description>
				  <value>0</value>
                </enumeratedValue>
	            <enumeratedValue>
                  <name>01</name>
                  <description>2 Channels</description>
				  <value>1</value>
                </enumeratedValue>
	            <enumeratedValue>
                  <name>10</name>
                  <description>3 Channels</description>
				  <value>2</value>
                </enumeratedValue>
	            <enumeratedValue>
                  <name>11</name>
                  <description>4 Channels</description>
				  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			 			
			<!-- I2S_TX_WORDSIZE_0  -->
            <field>
              <name>I2S_TX_WORDSIZE_0</name>
              <description>Returns the value of word size of transmitter channel 0</description>
              <bitRange>[18:16]</bitRange>
              <access>read-only</access>
            </field>
			
			<!-- I2S_TX_WORDSIZE_1  -->
            <field>
              <name>I2S_TX_WORDSIZE_1</name>
              <description>Returns the value of word size of transmitter channel 1</description>
              <bitRange>[21:19]</bitRange>
              <access>read-only</access>
            </field>
		
			<!-- I2S_TX_WORDSIZE_2  -->
            <field>
              <name>I2S_TX_WORDSIZE_2</name>
              <description>Returns the value of word size of transmitter channel 2</description>
              <bitRange>[24:22]</bitRange>
              <access>read-only</access>
            </field>
			
		    <!--  I2S_TX_WORDSIZE_3 -->
            <field>
              <name>I2S_TX_WORDSIZE_3</name>
              <description>On Read returns the value of word size of transmitter channel 3
			  </description>
              <bitRange>[27:25]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>0x0</name>
                  <description>12 Bit resolution</description>
				  <value>0</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>0x1</name>
                  <description>16 Bit resolution</description>
				  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>0x2</name>
                  <description>20 Bit resolution</description>
				  <value>2</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>0x3</name>
                  <description>24 Bit resolution</description>
				  <value>3</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>0x4</name>
                  <description>32 Bit resolution</description>
				  <value>4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  </fields>
		</register>
		
		<!-- I2S_COMP_VERSION: Component Version ID -->								<!-- REGISTER 24 -->
        <register>
          <name>I2S_COMP_VERSION_REG</name>
          <description>Component Version ID</description>
          <addressOffset>0x1F8</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x3130362a</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
		  
		  <fields>
			<!-- I2S_COMP_VERSION -->
            <field>
              <name>I2S_COMP_VERSION</name>
              <description>Return the component version(1.02)</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
	    <!-- I2S_COMP_TYPE: Design ware Component Type -->								<!-- REGISTER 24 -->
        <register>
          <name>I2S_COMP_TYPE_REG</name>
          <description>Component Type</description>
          <addressOffset>0x1FC</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x445701a0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
		  
		  <fields>
			<!-- I2S_COMP_TYPE -->
            <field>
              <name>I2S_COMP_TYPE</name>
              <description>Return the component type</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
	  </registers>
    </peripheral>
	
	<!-- ULP_I2S  Block -->
    <peripheral derivedFrom ="I2S0">
      <name>I2S1</name>
      <baseAddress>0x24040400</baseAddress>
      <interrupt>
        <name>I2S1</name>
        <value>14</value>
      </interrupt>
    </peripheral>
	
	<!-- Intrinsic ID_AES  -->
    <peripheral>
      <name>IID_AES</name>
      <version>1.0</version>
      <description>The AES module provides AES encoding and decoding functionality. It can be used in a microprocessor based environment</description>
      <groupName>IIDEngine</groupName>
      <baseAddress>0x20480500</baseAddress>
      <size>32</size>
      <access>read-write</access>

      <addressBlock>
        <offset>0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>

      <registers>
      <!-- AES_KCR: AES Key Control register -->									 <!-- REGISTER 1 -->
        <register>
          <name>AES_KCR</name>
          <description>AES Key Control register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

		  <fields>
            <!-- aes_key_chng_req -->
            <field>
              <name>AES_KEY_CHNG_REQ</name>
              <description> Programming 1 clears the current key and starts a request a for a new key
							Auto-reverts to 0 as soon as the request is accepted
			  </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
			
		    <!-- aes_key_size -->
            <field>
              <name>AES_KEY_SIZE</name>
              <description>Size of the AES key 0: 128-bit 1: 256-bit
			  </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
			
			<field>
              <name>AES_KEY_SRC</name>
              <description>Source of the AES key 0: Interface 1: Register
			  </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
       <!-- AES_MODE: AES Mode register -->									 <!-- REGISTER 2 -->
        <register>
          <name>AES_MODE_REG</name>
          <description>AES Mode register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

		  <fields>
            <!-- aes_mode -->
            <field>
              <name>AES_MODE</name>
              <description> The AES Mode register defines which mode of AES is used.
			  </description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
		<!-- AES_ACT: AES Action register -->									 <!-- REGISTER 3 -->
        <register>
          <name>AES_ACT_REG</name>
          <description>AES Action register</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

		  <fields>
            <!-- aes_ACTION -->
            <field>
              <name>AES_ACTION</name>
              <description> The AES Mode register defines which mode of AES is used.
			  </description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>00</name>
                  <description>Idle</description>
				   <value>0</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>01</name>
                  <description>Encode</description>
				   <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>10</name>
                  <description>Decode</description>
				   <value>2</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>11</name>
                  <description>Clear</description>
				   <value>3</value>
                </enumeratedValue>
  			  </enumeratedValues>
            </field>
		  </fields>
		</register>
		
		<!-- AES_SR: AES Status register -->									 <!-- REGISTER 5 -->
        <register>
          <name>AES_SR_REG</name>
          <description>AES Status register</description>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
           
		  <fields>
            <!-- aes_busy -->
            <field>
              <name>AES_BUSY</name>
              <description>Indicates that the AES core is processing data 
			  </description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Indicates that the AES core is processing data</description>
				   <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>Disable</name>
                  <description>none</description>
				   <value>0</value>
                </enumeratedValue>
  			  </enumeratedValues>
            </field>
			
			<field>
              <name>AES_CLEAR_DONE</name>
              <description>Indicates that the Clear action is finished
			  </description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Indicates that the Clear action is finished</description>
				   <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>Disable</name>
                  <description>none</description>
				   <value>0</value>
                </enumeratedValue>
  			  </enumeratedValues>
            </field>
			
			<field>
              <name>AES_KEY_PRESENT</name>
              <description>Indicates that the Clear action is finished
			  </description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Indicates that a complete key is present</description>
				   <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>Disable</name>
                  <description>none</description>
				   <value>0</value>
                </enumeratedValue>
  			  </enumeratedValues>
            </field>
			
			<field>
              <name>AES_KEY_REQ</name>
              <description>Indicates that a key must be provided
			  </description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Indicates that a key must be provided</description>
				   <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>Disable</name>
                  <description>none</description>
				   <value>0</value>
                </enumeratedValue>
  			  </enumeratedValues>
            </field>
			
			<field>
              <name>AES_DATA_REQ</name>
              <description>Indicates that data must be provided
			  </description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Indicates that data must be provided</description>
				   <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>Disable</name>
                  <description>none</description>
				   <value>0</value>
                </enumeratedValue>
  			  </enumeratedValues>
            </field>
			
			<field>
              <name>AES_DATA_AV</name>
              <description>Indicates that data is available
			  </description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Indicates that data is available</description>
				   <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>Disable</name>
                  <description>none</description>
				   <value>0</value>
                </enumeratedValue>
  			  </enumeratedValues>
            </field>
		  </fields>
		</register>
		
		<!-- AES_KEY: AES Key register -->									 <!-- REGISTER 6 -->
        <register>
          <name>AES_KEY_REG</name>
          <description>The AES Key register is used to program a key into the AES module.</description>
          <addressOffset>0x40</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
		  
		   <fields>
            <!-- AES_KEY -->
            <field>
              <name>AES_KEY</name>
              <description>4 writes of 32 bits make up the 128-bit key for AES, 8 writes make up the 256-bit key
			  </description>
              <bitRange>[31:0]</bitRange>
              <access>write-only</access>
			</field>
		  </fields>
        </register>	

		<!-- AES_DIN: AES Data In register -->									 <!-- REGISTER 7 -->
        <register>
          <name>AES_DIN_REG</name>
          <description>AES Data In register</description>
          <addressOffset>0x044</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
		  
		   <fields>
            <!-- aes_din -->
            <field>
              <name>AES_DIN</name>
              <description>Data for encoding or decoding, 4 writes of 32 bits make up a 128-bit data word
			  </description>
              <bitRange>[31:0]</bitRange>
              <access>write-only</access>
			</field>
		  </fields>
        </register>	

		<!-- AES_DOUT: AES Data In register -->									 <!-- REGISTER 8 -->
        <register>
          <name>AES_DOUT_REG</name>
          <description>AES Data out register</description>
          <addressOffset>0x048</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
		  
		   <fields>
            <!-- AES_DOUT -->
            <field>
              <name>AES_DOUT</name>
              <description>Result from encoding or decoding, 4 reads of 32 bits make up a 128-bit data word
			  </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
			</field>
		  </fields>
        </register>	
			
		<!-- AES_IF_SR:AES Interface Status register -->									 <!-- REGISTER 9 -->
        <register>
          <name>AES_IF_SR_REG</name>
          <description>AES Interface Status register</description>
          <addressOffset>0xDC</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
		  
		   <fields>
            <!-- if_error -->
            <field>
              <name>IF_ERROR</name>
              <description>Indicates that an interface error has occurred
			  </description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
			</field>
		  </fields>
        </register>	

		<!-- AES_IF_SR_C:AES Interface Status Clear register -->									 <!-- REGISTER 10 -->
        <register>
          <name>AES_IF_SR_C_REG</name>
          <description>AES Interface Status Clear register</description>
		  <alternateRegister>AES_IF_SR_REG</alternateRegister>
          <addressOffset>0xDC</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
		  
		   <fields>
            <!-- ifb_error -->
            <field>
              <name>IFB_ERROR</name>
              <description>Clears the if_error bit
			  </description>
              <bitRange>[0:0]</bitRange>
              <access>write-only</access>
			</field>
		  </fields>
        </register>

		<!-- AES_TEST:AES Test register -->									 <!-- REGISTER 11 -->
        <register>
          <name>AES_TEST_REG</name>
          <description>AES Test register</description>
          <addressOffset>0xE0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
		  
		   <fields>
            <!-- aes_bist_enable -->
            <field>
              <name>AES_BIST_ENABLE</name>
              <description>Isolates the iid_aes module and runs a BIST
			  </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
			</field>
			
			<!-- aes_bist_running -->
            <field>
              <name>AES_BIST_RUNNING</name>
              <description>BIST is in progress or finishing up
			  </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
			</field>
			
			<field>
              <name>AES_BIST_ACTIVE</name>
              <description>Indicates that the BIST is running
			  </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
			</field>
			
			<field>
              <name>AES_BIST_OK</name>
              <description>Indicates that the BIST has passed
			  </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
			</field>
			
			<field>
              <name>AES_BIST_ERROR</name>
              <description>Indicates that the BIST has failed
			  </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
			</field>
		  </fields>
        </register>	

		<!-- AES_VER:AES Version register -->									 <!-- REGISTER 12 -->
        <register>
          <name>AES_VER_REG</name>
          <description>AES Version register</description>
          <addressOffset>0xFC</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
		  
		  <fields>
		    <field>
              <name>AES_VERSION</name>
              <description>Version of iid_aes
			  </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
			</field>
		  </fields>
        </register>	
	  </registers>
    </peripheral>
	
	<!-- Intrinsic ID_QK  -->
	 <peripheral>
      <name>IID_QK</name>
      <version>1.0</version>
      <description>The purpose of Quiddikey is to provide secure key storage without storing the key.</description>
      <groupName>IIDEngine</groupName>
      <baseAddress>0x20480600</baseAddress>
      <size>32</size>
      <access>read-write</access>

      <addressBlock>
        <offset>0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>

      <registers>
      <!-- QK_CR: Quiddikey Control register, -->									 <!-- REGISTER 1 -->
        <register>
          <name>QK_CR_REG</name>
          <description>Quiddikey Control register.The Quiddikey Control register defines which command must be executed next.</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

		  <fields>
            <!-- qk_zeroize -->
            <field>
              <name>QK_ZEROIZE</name>
              <description>Begin Zeroize operation and go to Error state
			  </description>
              <bitRange>[0:0]</bitRange>
              <access>write-only</access>
            </field>
			
		    <!-- qk_enroll -->
            <field>
              <name>QK_ENROLL</name>
              <description>Begin Enroll operation
			  </description>
              <bitRange>[1:1]</bitRange>
              <access>write-only</access>
            </field>
	
			<field>
              <name>QK_START</name>
              <description>Begin Start operation
			  </description>
              <bitRange>[2:2]</bitRange>
              <access>write-only</access>
            </field>
			
			<field>
              <name>QK_SET_IK</name>
              <description>Begin Set Intrinsic Key operation
			  </description>
              <bitRange>[3:3]</bitRange>
              <access>write-only</access>
            </field>
			
			<field>
              <name>QK_SET_UK</name>
              <description>Begin Set User Key operation
			  </description>
              <bitRange>[4:4]</bitRange>
              <access>write-only</access>
            </field>
			
			<field>
              <name>QK_SET_XK</name>
              <description>Begin Set External Key operation
			  </description>
              <bitRange>[5:5]</bitRange>
              <access>write-only</access>
            </field>
			
			<field>
              <name>QK_GET_KEY</name>
              <description>Begin Get Key operation
			  </description>
              <bitRange>[6:6]</bitRange>
              <access>write-only</access>
            </field>
		  </fields>
		</register>
		
	<!-- QK_KIDX: Quiddikey Key Index register -->									 <!-- REGISTER 2 -->
        <register>
          <name>QK_KIDX_REG</name>
          <description>The Quiddikey Key Index register defines the key index for the next set_key command</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

		  <fields>
            <!-- qk_key_index -->
            <field>
              <name>QK_KEY_INDEX</name>
              <description>Key index for Set Key operations
			  </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
		<!-- QK_KSZ: Quiddikey Key Index register -->									 <!-- REGISTER 3 -->
        <register>
          <name>QK_KSZ_REG</name>
          <description>Quiddikey Key Size register</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

		  <fields>
            <!-- qk_key_size -->
            <field>
              <name>QK_KEY_SIZE</name>
              <description>Key size for Set Key operations
			  </description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
		<!-- QK_KT: Quiddikey Key Target register -->									 <!-- REGISTER 4 -->
        <register>
          <name>QK_KT_REG</name>
          <description>Quiddikey Key Size register</description>
          <addressOffset>0x0C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

		  <fields>
            <!-- qk_key_target -->
            <field>
              <name>QK_KEY_TARGET</name>
              <description>Target of reconstructed key
			  </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
		<!-- QK_SR: Quiddikey Status register -->									 <!-- REGISTER 5 -->
        <register>
          <name>QK_SR_REG</name>
          <description>Quiddikey Status register</description>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000001</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

		  <fields>
            <!-- qk_busy -->
            <field>
              <name>QK_BUSY</name>
              <description>Indicates that operation is in progress
			  </description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
		
			<!-- qk_ok -->
            <field>
              <name>QK_OK</name>
              <description>Last operation was successful
			  </description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
            </field>
			
			<field>
              <name>QK_ERROR</name>
              <description>Quiddikey is in the Error state and no operations can be performed
			  </description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
            </field>
			
			<field>
              <name>QK_XO_AV</name>
              <description>Next part of XKPD is available
			  </description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
            </field>
			
			<field>
              <name>QK_KI_REQ</name>
              <description>Request for next part of key
			  </description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
            </field>
			
			<field>
              <name>QK_KO_AV</name>
              <description>Next part of key is available
			  </description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
            </field>
			
			<field>
              <name>QK_CI_REQ</name>
              <description>Request for next part of AC/KC
			  </description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
            </field>
			
			<field>
              <name>QK_CO_AV</name>
              <description>Next part of AC/KC is available
			  </description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
		<!-- QK_AR: Quiddikey allow register -->									 <!-- REGISTER 6 -->
        <register>
          <name>QK_AR_REG</name>
          <description>Quiddikey allow register</description>
          <addressOffset>0x28</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
         

		  <fields>
            <!-- qk_allow_enroll -->
            <field>
              <name>QK_ALLOW_ENROLL</name>
              <description>Enroll operation is allowed
			  </description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
			
			<!-- qk_allow_start -->
            <field>
              <name>QK_ALLOW_START</name>
              <description>Start operation is allowed
			  </description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
            </field>
			
			<!-- qk_allow_set_key -->
            <field>
              <name>QK_ALLOW_SET_KEY</name>
              <description>Set Key operations are allowed
			  </description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
            </field>
			
			<!-- qk_allow_get_key -->
            <field>
              <name>QK_ALLOW_GET_KEY</name>
              <description>Get Key operation is allowed
			  </description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
            </field>
			
			<!-- qk_allow_bist -->
            <field>
              <name>QK_ALLOW_BIST</name>
              <description>BIST is allowed to be started
			  </description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
		<!-- QK_KI: Quiddikey Key Input register -->									 <!-- REGISTER 7 -->
        <register>
          <name>QK_KI_REG</name>
          <description>Quiddikey Key Input register</description>
          <addressOffset>0x40</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

		  <fields>
            <!-- qk_ki -->
            <field>
              <name>QK_KI</name>
              <description>Key input data
			  </description>
              <bitRange>[31:0]</bitRange>
              <access>write-only</access>
            </field>
		  </fields>
		</register>
		
		<!-- QK_CI:Quiddikey Code Input register -->									 <!-- REGISTER 8 -->
        <register>
          <name>QK_CI_REG</name>
          <description>Quiddikey Code Input register</description>
          <addressOffset>0x44</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

		  <fields>
            <!-- qk_ci -->
            <field>
              <name>QK_CI</name>
              <description>AC/KC input data
			  </description>
              <bitRange>[31:0]</bitRange>
              <access>write-only</access>
            </field>
		  </fields>
		</register>
		
		<!-- QK_CO:Quiddikey Code ouput register -->									 <!-- REGISTER 9 -->
        <register>
          <name>QK_CO_REG</name>
          <description>Quiddikey Code Output register</description>
          <addressOffset>0x48</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

		  <fields>
            <!-- qk_co -->
            <field>
              <name>QK_CO</name>
              <description>AC/KC output data
			  </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
		<!-- QK_XO:Quiddikey XKPD Output register -->									 <!-- REGISTER 10 -->
        <register>
          <name>QK_XO_REG</name>
          <description>Quiddikey XKPD Output register</description>
          <addressOffset>0x4C</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

		  <fields>
            <!-- qk_xo -->
            <field>
              <name>QK_XO</name>
              <description>XKPD output data
			  </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
		<!-- QK_KO_IDX:Quiddikey Key Output Index register -->									 <!-- REGISTER 11 -->
        <register>
          <name>QK_KO_IDX_REG</name>
          <description>Quiddikey Key Output Index register</description>
          <addressOffset>0x60</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

		  <fields>
            <!-- qk_ko_index -->
            <field>
              <name>qk_ko_index</name>
              <description>Key index for the key that is currently output via the Key Output register
			  </description>
              <bitRange>[3:0]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
		<!-- QK_KO:Quiddikey Key Output register -->									 <!-- REGISTER 12 -->
        <register>
          <name>QK_KO_REG</name>
          <description>Quiddikey Code Output register</description>
          <addressOffset>0x64</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

		  <fields>
            <!-- qk_ko -->
            <field>
              <name>QK_KO</name>
              <description>Key output data
			  </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
		<!-- QK_IF_SR:Quiddikey Interface Status register -->									 <!-- REGISTER 13 -->
        <register>
          <name>QK_IF_SR_REG</name>
          <description>Quiddikey Interface Status register</description>
          <addressOffset>0xDC</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

		  <fields>
            <!-- if_error -->
            <field>
              <name>IF_ERROR</name>
              <description>Indicates that an interface error has occurred
			  </description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
		<!-- QK_IF_SR_C:Quiddikey Interface Status register -->									 <!-- REGISTER 14 -->
        <register>
          <name>QK_IF_SR_C_REG</name>
          <description>Quiddikey Interface Status register</description>
		  <alternateRegister>QK_IF_SR_REG</alternateRegister>
          <addressOffset>0xDC</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

		  <fields>
            <!-- if_error -->
            <field>
              <name>IF_ERROR</name>
              <description>Clears the if_error bit
			  </description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
		<!-- QK_TEST:QK Test register -->									 <!-- REGISTER 15 -->
        <register>
          <name>QK_TEST_REG</name>
          <description>QK Test register</description>
          <addressOffset>0xE0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
		  
		   <fields>
            <!-- qk_bist_enable -->
            <field>
              <name>QK_BIST_ENABLE</name>
              <description>Isolates the iid_quiddikey module and runs a BIST
			  </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
			</field>
			
			<!-- qk_bist_running -->
            <field>
              <name>QK_BIST_RUNNING</name>
              <description>BIST is in progress or finishing up
			  </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
			</field>
			
			<field>
              <name>QK_BIST_ACTIVE</name>
              <description>Indicates that the BIST is running
			  </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
			</field>
			
			<field>
              <name>QK_BIST_OK</name>
              <description>Indicates that the BIST has passed
			  </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
			</field>
			
			<field>
              <name>QK_BIST_ERROR</name>
              <description>Indicates that the BIST has failed
			  </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
			</field>
		  </fields>
        </register>	

		<!-- QK_VER:QK Version register -->									 <!-- REGISTER 16 -->
        <register>
          <name>QK_VER_REG</name>
          <description>QK Version register</description>
          <addressOffset>0xFC</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
		  
		  <fields>
		    <field>
              <name>QK_VERSION</name>
              <description>Version of iid_qk
			  </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
			</field>
		  </fields>
        </register>
	  </registers>
	</peripheral>
	
	 <!-- IID RPINE  -->
	
	 <peripheral>
      <name>IID_RPINE</name>
      <version>1.0</version>
      <description>none</description>
      <groupName>IIDEngine</groupName>
      <baseAddress>0x20480400</baseAddress>
      <size>32</size>
      <access>read-write</access>

      <addressBlock>
        <offset>0</offset>
        <size>0x2C</size>
        <usage>registers</usage>
      </addressBlock>

      <registers>
      <!-- IID_BIST_CTRL_REG  -->									 <!-- REGISTER 1 -->
        <register>
          <name>IID_BIST_CTRL_REG</name>
          <description>Quiddikey Control register.The Quiddikey Control register defines which command must be executed next.</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

		  <fields>
            <!-- qk_bist_enable -->
            <field>
              <name>QK_BIST_ENABLE</name>
              <description>none 
			  </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- aes_bist_enable -->
            <field>
              <name>AES_BIST_ENABLE</name>
              <description>none 
			  </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- kh_bist_enable -->
            <field>
              <name>KH_BIST_ENABLE</name>
              <description>none 
			  </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
	<!-- IID_BIST_STATUS_REG -->									 									<!-- REGISTER 2 -->
        <register>
          <name>IID_BIST_STATUS_REG</name>
          <description>none</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
		  
		   <fields>
            <!-- qk_bist_active -->
            <field>
              <name>QK_BIST_ACTIVE</name>
              <description>none 
			  </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
			</field>
			
			<field>
              <name>QK_BIST_ERROR</name>
              <description>Indicates that the BIST has failed
			  </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
			</field>
			
			<!-- qk_bist_running -->
            <field>
              <name>QK_BIST_RUNNING</name>
              <description>Indicates that the BIST is running
			  </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
			</field>
			
			<field>
              <name>QK_BIST_OK</name>
              <description>Indicates that the BIST has passed
			  </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
			</field>
			
			<field>
              <name>AES_BIST_ACTIVE</name>
              <description>none 
			  </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
			</field>
			
			<field>
              <name>AES_BIST_ERROR</name>
              <description>none 
			  </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
			</field>
			
			<field>
              <name>AES_BIST_OK</name>
              <description>Indicates that the BIST has passed
			  </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
			</field>
			
			<field>
              <name>AES_BIST_RUNNING</name>
              <description>Indicates that the BIST is running
			  </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
			</field>
			
			<field>
              <name>KH_BIST_STATUS</name>
              <description>none 
			  </description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
			</field>
		  </fields>
        </register>	
		
		
	<!-- IID_CTRL_REG -->									 									<!-- REGISTER 3 -->
        <register>
          <name>IID_CTRL_REG</name>
          <description>none</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
		  
		   <fields>
            <!-- aes_max_key_size -->
            <field>
              <name>AES_MAX_KEY_SIZE</name>
              <description>1  256 bit key, 0  128 bit key 
			  </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
			</field>
			
			<field>
              <name>SOURCE_KEY_KH</name>
              <description>When set KH will source the key to AES engine. When this is not QK key output is connected to AES key input
			  </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
			</field>
			
			<field>
              <name>LATCH_KEY_KH</name>
              <description>When set KH will latch the key given by QK. When this is not QK key output is connected to AES key input
			  </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
			</field>
			
			<field>
              <name>KH_RESET_N</name>
              <description>0  KH will be in reset  1  Out of reset
			  </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
			</field>
			
			<field>
              <name>KH_KEY_SIZE</name>
              <description>0  128 bit key 1  256 bit key This is used by KH
			  </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
			</field>
			
			<field>
              <name>KH_CLOCK_RATIO</name>
              <description>Indicates the division factor to be used for generating kh_clk. 
			  </description>
              <bitRange>[7:5]</bitRange>
              <access>read-write</access>
			</field>
		  </fields>
		</register>
		
		<!-- WKE_CTRL_REG -->									 									<!-- REGISTER 4 -->
        <register>
          <name>WKE_CTRL_REG</name>
          <description>none</description>
          <addressOffset>0x0c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
		  
		   <fields>
            <!-- enable_wke -->
            <field>
              <name>ENABLE_WKE</name>
              <description>When WKE will be enabled. This is a self clearing bit. Once enabled WKE can not be disabled till process is done
			  </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
			</field>
			
			<!-- wke_key_size -->
            <field>
              <name>WKE_KEY_SIZE</name>
              <description>0  128 bit size 1  256 bit size
			  </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
			</field>
			
			<!-- wke_flush -->
            <field>
              <name>WKE_FLUSH</name>
              <description>When set, WKE will flush out the data from AES. When WEK is active, 
						   firmware reads to AES engine are masked. This gets cleared once four dwords are read from AES
			  </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
			</field>
			
			<!-- wke_compare -->
            <field>
              <name>WKE_COMPARE</name>
              <description>When set, WKE will compare the data from AES engine with the data provided by firmware
			  </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
			</field>
			
			<!-- wke_set_key -->
            <field>
              <name>WKE_SET_KEY</name>
              <description>This has to be set after key available from AES
			  </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
			</field>
			
			<!-- key_code_done -->
            <field>
              <name>KEY_CODE_DONE</name>
              <description>This has to be set after reading key code
			  </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
			</field>
		  </fields>
		</register>
		
	<!-- IID_AES_CTRL_REG -->									 									<!-- REGISTER 5 -->
        <register>
          <name>IID_AES_CTRL_REG</name>
          <description>none</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000001</resetValue>
		  
		   <fields>
            <!-- Key_req_in_dma_path -->
            <field>
              <name>KEY_REQ_IN_DMA_PATH</name>
              <description>Include key req in dma path. With this KEY Also can be loaded using DMA.
			  </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
			</field>
			
			<!-- Aes_max_key_size_frm_reg -->
            <field>
              <name>AES_MAX_KEY_SIZE_FRM_REG</name>
              <description>This is valid only when aes_max_key_size_frm_reg_en is set.
			  </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
			</field>
			
			<!-- Aes_max_key_size_frm_reg_en -->
            <field>
              <name>AES_MAX_KEY_SIZE_FRM_REG_EN</name>
              <description>When set, WKE will flush out the data from AES. When WEK is active, 
						   firmware reads to AES engine are masked. This gets cleared once four dwords are read from AES
			  </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description> AES bit length prog enable.</description>
				   <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>Disable</name>
                  <description>AES bit length prog disable.</description>
				   <value>0</value>
                </enumeratedValue>
  			  </enumeratedValues>
			</field>
			
			<!-- OTP KEY Loading -->
            <field>
              <name>OTP_KEY_LOADING</name>
              <description>When set, WKE will compare the data from AES engine with the data provided by firmware
			  </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Loads the OTP Key into the AES Engine, before setting this bit, 
								key should be read from the OTP by reading the otp registers, more information please refer the otp section</description>
				   <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>Disable</name>
                  <description>OTP Key will not be loaded</description>
				   <value>0</value>
                </enumeratedValue>
  			  </enumeratedValues>
			</field>
		  </fields>
		</register>
			
			
	<!-- IID_AES_STS_REG -->									 									<!-- REGISTER 6 -->
        <register>
          <name>IID_AES_STS_REG</name>
          <description>none</description>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
		  
		   <fields>
            <!-- Din_fifo_full -->
            <field>
              <name>DIN_FIFO_FULL</name>
              <description>Input data fifo full indication
			  </description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
			</field>	
			
			<field>
              <name>DOUT_FIFO_EMPTY</name>
              <description>Output data fifo empty indication
			  </description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
			</field>
		  </fields>
		</register>
		
	<!-- WKE_STATUS_REG -->									 									<!-- REGISTER 7 -->
        <register>
          <name>WKE_STATUS_REG</name>
          <description>none</description>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
		  
		   <fields>
            <!-- wke_active -->
            <field>
              <name>WKE_ACTIVE</name>
              <description>Will be high when WKE is active 
			  </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
			</field>
			
			<field>
              <name>WKE_KEY_FEED_IN_PROGRESS</name>
              <description>Will be high when WKE is feeding key to AES engine
			  </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
			</field>
			
			<!-- wke_flush_in_progress -->
            <field>
              <name>WKE_FLUSH_IN_PROGRESS</name>
              <description>Will be high when WKE flushing out the data from AES
			  </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
			</field>
			
			<field>
              <name>WKE_COMPARE_IN_PROGRESS</name>
              <description>Will be high when WKE is comparing the data from AES
			  </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
			</field>
			
			<field>
              <name>WKE_SET_KEY_IN_PROGRESS</name>
              <description>Will be high when WKE is doing set key operation with QK 
			  </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
			</field>
			
			<field>
              <name>WKE_KEY_READY</name>
              <description>Firmware has to load the authentication, which will be compared with AES output, when this bit is low 
			  </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
			</field>
			
			<field>
              <name>WKE_CMP_DATA_READY</name>
              <description>Firmware has to load the authentication, which will be compared with AES output, when this bit is low
			  </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
			</field>
			
			<field>
              <name>WKE_COMPARE_FAIL</name>
              <description>This bit will be set when authentication data comparison fails
			  </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
			</field>
		  </fields>
        </register>
		
		<!-- WKE_DATA_REG -->									 									<!-- REGISTER 8 -->
        <register>
          <name>WKE_DATA_REG</name>
          <description>none</description>
          <addressOffset>0x28</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
		</register>
	  </registers>
	</peripheral>

	<!-- STATE CONFIGURABLE TIMERS -->
    <peripheral>
      <name>SCT0</name>
      <version>1.0</version>
      <description>Configurable timer is used in counting clocks, events and states with reference clock
               	   external clock and system clock
	  </description>
      <groupName>SCT</groupName>
      <baseAddress>0x45060000</baseAddress>
      <size>32</size>
      <access>read-write</access>

      <addressBlock>
        <offset>0</offset>
        <size>0xB0</size>
        <usage>registers</usage>
      </addressBlock>

      <interrupt>
        <name>CT</name>
        <value>34</value>
      </interrupt>
	    
      <registers>
      <!-- GEN_CTRL_SET_REG: General control set register -->									 <!-- REGISTER 1 -->
        <register>
          <name>GEN_CTRL_SET_REG</name>
          <description>General control set register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

		  <fields>
            <!-- Counter_in_32_bit_mode -->
            <field>
              <name>COUNTER_IN_32_BIT_MODE</name>
              <description> Counter_1 and Counter_0 will be merged and used as a single 32 bit counter
			  </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>If Write: Counter will be 32 bit mode
				               If Read: Counter is in two 16 bit mode</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>If Write: Counter will be 32 bit mode
				               If Read: Counter is in two 16 bit mode</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
		    <!-- Soft_reset_counter_0_frm_reg -->
            <field>
              <name>SOFT_RESET_COUNTER_0_FRM_REG</name>
              <description>This is applied to 32 bits of counter only when the counter is in 32 bit counter mode 
			               otherwise this will be applied to only lower 16 bits of counter
			  </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>If Write: No effect
				               If Read: Always should return 0</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>If Write: Counter_1 will be reset
				               If Read: Always should return 0</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
		    <!-- Periodic_en_Counter_0_frm_reg -->
            <field>
              <name>PERIODIC_EN_COUNTER_0_FRM_REG</name>
              <description>This is applied to 32 bits of counter only when the counter is in 32 bit counter mode 
			               otherwise this will be applied to only lower 16 bits of counter
			  </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>If Write: No effect
				               If Read: Counter_1 is not in periodic mode</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>If Write: Counter_1 will be in periodic mode
				               If Read: Counter_1 is in periodic mode</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
		    <!-- Counter_0_trig_frm_reg -->
            <field>
              <name>COUNTER_0_TRIG_FRM_REG</name>
              <description>This enables the counter to run/active</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>If Write: No effect
				               If Read:Read should always return 0</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>If Write:Counter_1 will be active
				               If Read:Read should always return 0</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
		    <!-- Counter_0_up -->
            <field>
              <name>COUNTER_0_UP_DOWN</name>
              <description>This enables the counter to run in up/down/up-down/down-up directions</description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>00</name>
                  <description>If Write:No effect
				               If Read:Counter_0 is in down-up counting mode</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>01</name>
                  <description>If Write:Counter_0 will be up-counting
				               If Read:Counter_0 is in up-counting mode</description>
                  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>10</name>
                  <description>If Write:Counter down direction enable
				               If Read:Counter_0 is in down counting mode</description>
                  <value>2</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>11</name>
                  <description>If Write:Both up and down directions enable.
				               If Read:Counter_0 is in up-down counting mode</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- Counter_0_sync_trig -->
            <field>
              <name>COUNTER_0_SYNC_TRIG</name>
              <description>This is applied to 32 bits of counter only when the counter is in 32 bit counter mode otherwise this will be applied to only lower 16 bits of counter.
							This enables the counter to run/active when sync is found.</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>If Write: No effect
				               If Read:Read should always return 0</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>If Write:Counter_0 will be active.
				               If Read:Read should always return 0</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- Buf_reg_0_en -->
            <field>
              <name>BUF_REG_0_EN</name>
              <description>Buffer register gets enabled for MATCH REG. MATCH_BUF_REG is always available and whenever this bit is set only, 
						   gets copied to MATCH REG.</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>If Write: No effect
				               If Read:Buffer is not enabled and not in path.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>If Write:Buffer will be enabled and in path
				               If Read:Buffer is enabled and in path</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
		    <!-- Soft_reset_Counter_1_frm_reg -->
            <field>
              <name>SOFT_RESET_COUNTER_1_FRM_REG</name>
              <description>This resets the counter on the write</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>If Write:No effect
				               If Read:Always should return 0</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>If Write:Counter_1 will be reset
				               If Read:Always should return 0</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
		    <!-- Periodic_en_Counter_1_frm_reg -->
            <field>
              <name>PERIODIC_EN_COUNTER_1_FRM_REG</name>
              <description>This resets the counter on the write</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>If Write:No effect
				               If Read:Counter_1 is not in periodic mode</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>If Write:Counter_1 will be in periodic mode
				               If Read:Counter_1 is in periodic mode</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
		    <!-- Counter_1_trig_frm_reg -->
            <field>
              <name>COUNTER_1_TRIG_FRM</name>
              <description>This enables the counter to run/active</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>If Write:No effect
				               If Read:Always should return 0</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>If Write:Counter_1 will be active
				               If Read:Always should return 0</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
		    <!-- Counter_1_up -->
            <field>
              <name>COUNTER_1_UP_DOWN</name>
              <description>This enables the counter to run in upward direction</description>
              <bitRange>[21:20]</bitRange>
              <access>read-write</access>
			 <enumeratedValues>
                <enumeratedValue>
                  <name>00</name>
                  <description>If Write:No effect
				               If Read:Counter_1 is in down-up counting mode</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>01</name>
                  <description>If Write:Counter_1 will be up-counting
				               If Read:Counter_1 is in up-counting mode</description>
                  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>10</name>
                  <description>If Write:Counter down direction enable
				               If Read:Counter_1 is in down counting mode</description>
                  <value>2</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>11</name>
                  <description>If Write:Both up and down directions enable.
				               If Read:Counter_1 is in up-down counting mode</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- Counter_1_sync_trig -->
            <field>
              <name>COUNTER_1_SYNC_TRIG</name>
              <description>This is applied to 32 bits of counter only when the counter is in 32 bit counter mode otherwise this will be applied to only lower 16 bits of counter.
							This enables the counter to run/active when sync is found.</description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>If Write: No effect
				               If Read:Read should always return 0</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>If Write:Counter_1 will be active.
				               If Read:Read should always return 0</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- Buf_reg_1_en -->
            <field>
              <name>BUF_REG_1_EN</name>
              <description>Buffer register gets enabled for MATCH REG. MATCH_BUF_REG is always available and whenever this bit is set only, 
						   gets copied to MATCH REG.</description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>If Write: No effect
				               If Read:Buffer is not enabled and not in path.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>If Write:Buffer will be enabled and in path
				               If Read:Buffer is enabled and in path</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>	
		  </fields>
		</register>
		
      <!-- GEN_CTRL_RESET_REG:General control reset register -->								     <!-- REGISTER 2 -->
        <register>
          <name>GEN_CTRL_RESET_REG</name>
          <description>General control reset register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

          <fields>
            <!-- Counter_in_32_bit_mode -->
            <field>
              <name>COUNTER_IN_32_BIT_MODE</name>
              <description> Counter_1 and Counter_0 will be merged and used as a single 32 bit counter
			  </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>If Write: Counter will be 32 bit mode
				               If Read: Counter is in two 16 bit mode</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>If Write: Counter will be 32 bit mode
				               If Read: Counter is in two 16 bit mode</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
		    <!-- Soft_reset_counter_1_frm_reg -->
            <field>
              <name>SOFT_RESET_COUNTER_0_FRM_REG</name>
              <description>This is applied to 32 bits of counter only when the counter is in 32 bit counter mode 
			               otherwise this will be applied to only lower 16 bits of counter
			  </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>If Write: No effect
				               If Read: Always should return 0</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>If Write: Counter_1 will be reset
				               If Read: Always should return 0</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
		    <!-- Periodic_en_Counter_0_frm_reg -->
            <field>
              <name>PERIODIC_EN_COUNTER_0_FRM_REG</name>
              <description>This is applied to 32 bits of counter only when the counter is in 32 bit counter mode 
			               otherwise this will be applied to only lower 16 bits of counter
			  </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>If Write: No effect
				               If Read: Counter_1 is not in periodic mode</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>If Write: Counter_1 will be in periodic mode
				               If Read: Counter_1 is in periodic mode</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
		    <!-- Counter_0_trig_frm_reg -->
            <field>
              <name>COUNTER_0_TRIG_FRM_REG</name>
              <description>This enables the counter to run/active</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>If Write: No effect
				               If Read:Read should always return 0</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>If Write:Counter_1 will be active
				               If Read:Read should always return 0</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
		    <!-- Counter_0_up -->
            <field>
              <name>COUNTER_0_UP_DOWN</name>
              <description>This enables the counter to run in up/down/up-down/down-up directions</description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>00</name>
                  <description>If Write:No effect
				               If Read:Counter_0 is in down-up counting mode</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>01</name>
                  <description>If Write:Counter_0 will be up-counting
				               If Read:Counter_0 is in up-counting mode</description>
                  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>10</name>
                  <description>If Write:Counter down direction enable
				               If Read:Counter_0 is in down counting mode</description>
                  <value>2</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>11</name>
                  <description>If Write:Both up and down directions enable.
				               If Read:Counter_0 is in up-down counting mode</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- Counter_0_sync_trig -->
            <field>
              <name>COUNTER_0_SYNC_TRIG</name>
              <description>This is applied to 32 bits of counter only when the counter is in 32 bit counter mode otherwise this will be applied to only lower 16 bits of counter.
							This enables the counter to run/active when sync is found.</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>If Write: No effect
				               If Read:Read should always return 0</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>If Write:Counter_0 will be active.
				               If Read:Read should always return 0</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- Buf_reg_0_en -->
            <field>
              <name>BUF_REG_0_EN</name>
              <description>Buffer register gets enabled for MATCH REG. MATCH_BUF_REG is always available and whenever this bit is set only, 
						   gets copied to MATCH REG.</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>If Write: No effect
				               If Read:Buffer is not enabled and not in path.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>If Write:Buffer will be enabled and in path
				               If Read:Buffer is enabled and in path</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		

		    <!-- Soft_reset_Counter_1_frm_reg -->
            <field>
              <name>SOFT_RESET_COUNTER_1_FRM_REG</name>
              <description>This resets the counter on the write</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>If Write:No effect
				               If Read:Always should return 0</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>If Write:Counter_1 will be reset
				               If Read:Always should return 0</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
		    <!-- Periodic_en_Counter_1_frm_reg -->
            <field>
              <name>PERIODIC_EN_COUNTER_1_FRM_REG</name>
              <description>This resets the counter on the write</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>If Write:No effect
				               If Read:Counter_1 is not in periodic mode</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>If Write:Counter_1 will be in periodic mode
				               If Read:Counter_1 is in periodic mode</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
		    <!-- Counter_1_trig_frm_reg -->
            <field>
              <name>COUNTER_1_TRIG_FRM</name>
              <description>This enables the counter to run/active</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>If Write:No effect
				               If Read:Always should return 0</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>If Write:Counter_1 will be active
				               If Read:Always should return 0</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
		    <!-- Counter_1_up -->
            <field>
              <name>COUNTER_1_UP_DOWN</name>
              <description>This enables the counter to run in upward direction</description>
              <bitRange>[21:20]</bitRange>
              <access>read-write</access>
			 <enumeratedValues>
                <enumeratedValue>
                  <name>00</name>
                  <description>If Write:No effect
				               If Read:Counter_1 is in down-up counting mode</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>01</name>
                  <description>If Write:Counter_1 will be up-counting
				               If Read:Counter_1 is in up-counting mode</description>
                  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>10</name>
                  <description>If Write:Counter down direction enable
				               If Read:Counter_1 is in down counting mode</description>
                  <value>2</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>11</name>
                  <description>If Write:Both up and down directions enable.
				               If Read:Counter_1 is in up-down counting mode</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- Counter_1_sync_trig -->
            <field>
              <name>COUNTER_1_SYNC_TRIG</name>
              <description>This is applied to 32 bits of counter only when the counter is in 32 bit counter mode otherwise this will be applied to only lower 16 bits of counter.
							This enables the counter to run/active when sync is found.</description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>If Write: No effect
				               If Read:Read should always return 0</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>If Write:Counter_1 will be active.
				               If Read:Read should always return 0</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- Buf_reg_1_en -->
            <field>
              <name>BUF_REG_1_EN</name>
              <description>Buffer register gets enabled for MATCH REG. MATCH_BUF_REG is always available and whenever this bit is set only, 
						   gets copied to MATCH REG.</description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>If Write: No effect
				               If Read:Buffer is not enabled and not in path.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>If Write:Buffer will be enabled and in path
				               If Read:Buffer is enabled and in path</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>			
		  </fields>
		</register>
     
      <!-- INTR_STS: Interrupt status -->						       	 <!-- REGISTER 3 -->
        <register>
          <name>INTR_STS</name>
          <description>Interrupt status</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
         
          <fields>
            <!-- intr_0_l : Indicates the FIFO full signal of channel-0 -->
            <field>
              <name>INTR_0_L</name>
              <description>Indicates the FIFO full signal of channel-0</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
			
		   
		    <!-- fifo_0_full_l : Interrupt Signal of channel-1 -->
            <field>
              <name>FIFO_0_FULL_L</name>
              <description>Indicates the FIFO full signal of channel-0</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
            </field>
			
		    <!-- Counter_0_is_zero_l : Indicates the FIFO full signal of channel-1 -->
            <field>
              <name>COUNTER_0_IS_ZERO_L</name>
              <description>Counter 0 hit zero in active mode.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
            </field>
			
			<!-- Counter_0_is_peak_l : Indicates the FIFO full signal of channel-1 -->
            <field>
              <name>COUNTER_0_IS_PEAK_L</name>
              <description>Counter 0 hit peak (MATCH) in active mode.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
            </field>
		
			<!-- intr_1_l : Indicates the FIFO full signal of channel-1 -->
            <field>
              <name>INTR_1_L</name>
              <description>Indicates the FIFO full signal of channel-1</description>
              <bitRange>[16:16]</bitRange>
              <access>read-only</access>
            </field>
			
		   
		    <!-- fifo_1_full_l : Interrupt Signal of channel-1 -->
            <field>
              <name>FIFO_1_FULL_L</name>
              <description>Indicates the FIFO full signal of channel-1</description>
              <bitRange>[17:17]</bitRange>
              <access>read-only</access>
            </field>
			
		    <!-- Counter_1_is_zero_l : Indicates the FIFO full signal of channel-1 -->
            <field>
              <name>COUNTER_1_IS_ZERO_L</name>
              <description>Counter 1 hit zero in active mode.</description>
              <bitRange>[18:18]</bitRange>
              <access>read-only</access>
            </field>
			
			<!-- Counter_1_is_peak_l : Indicates the FIFO full signal of channel-1 -->
            <field>
              <name>COUNTER_1_IS_PEAK_L</name>
              <description>Counter 1 hit peak (MATCH) in active mode.</description>
              <bitRange>[19:19]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
      
	  <!-- INTR_MASK: Interrupts mask -->								      <!-- REGISTER 4 -->
        <register>
          <name>INTR_MASK</name>
          <description>Interrupts mask</description>
          <addressOffset>0x0C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0</resetMask>
		  
           <fields>
            <!-- intr_0_l : Indicates the FIFO full signal of channel-0 -->
            <field>
              <name>INTR_0_L</name>
              <description>Interrupt mask signal.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>If Write: No effect
				               If Read:Interrupt is masked.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>If Write: Interrupt will be masked.
				               If Read: Interrupt is unmasked.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
					   
		    <!-- fifo_0_full_l : Interrupt Signal of channel-1 -->
            <field>
              <name>FIFO_0_FULL_L</name>
              <description>Interrupt mask signal.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>If Write: No effect
				               If Read:Interrupt is masked.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>If Write: Interrupt will be masked.
				               If Read: Interrupt is unmasked.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
		    <!-- Counter_0_is_zero_l : Indicates the FIFO full signal of channel-1 -->
            <field>
              <name>COUNTER_0_IS_ZERO_L</name>
              <description>Interrupt mask signal.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>If Write: No effect
				               If Read:Interrupt is masked.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>If Write: Interrupt will be masked.
				               If Read: Interrupt is unmasked.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- Counter_0_is_peak_l : Indicates the FIFO full signal of channel-1 -->
            <field>
              <name>COUNTER_0_IS_PEAK_L</name>
              <description>Interrupt mask signal.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>If Write: No effect
				               If Read:Interrupt is masked.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>If Write: Interrupt will be masked.
				               If Read: Interrupt is unmasked.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			
			<!-- intr_1_l : Indicates the FIFO full signal of channel-1 -->
            <field>
              <name>INTR_1_L</name>
              <description>Interrupt mask signal.</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>If Write: No effect
				               If Read:Interrupt is masked.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>If Write: Interrupt will be masked.
				               If Read: Interrupt is unmasked.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
		   
		    <!-- fifo_1_full_l : Interrupt Signal of channel-1 -->
            <field>
              <name>FIFO_1_FULL_L</name>
              <description>Interrupt mask signal.</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>If Write: No effect
				               If Read:Interrupt is masked.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>If Write: Interrupt will be masked.
				               If Read: Interrupt is unmasked.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
		    <!-- Counter_1_is_zero_l : Indicates the FIFO full signal of channel-1 -->
            <field>
              <name>COUNTER_1_IS_ZERO_L</name>
              <description>Interrupt mask signal.</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>If Write: No effect
				               If Read:Interrupt is masked.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>If Write: Interrupt will be masked.
				               If Read: Interrupt is unmasked.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- Counter_1_is_peak_l : Indicates the FIFO full signal of channel-1 -->
            <field>
              <name>COUNTER_1_IS_PEAK_L</name>
              <description>Interrupt mask signal.</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>If Write: No effect
				               If Read:Interrupt is masked.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>If Write: Interrupt will be masked.
				               If Read: Interrupt is unmasked.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  </fields>
		</register>
		 
		 
      <!-- INTER_UNMASK:  Interrupts unmask -->									           	<!-- REGISTER 5 -->
        <register>
          <name>INTER_UNMASK</name>
          <description>Interrupts unmask</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0</resetMask>

          <fields>
            <!-- intr_0_l : Indicates the FIFO full signal of channel-0 -->
            <field>
              <name>INTR_0_L</name>
              <description>Interrupt unmask signal.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>If Write: No effect
				               If Read:Interrupt is masked.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>If Write: Interrupt will be unmasked.
				               If Read: Interrupt is unmasked.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
					   
		    <!-- fifo_0_full_l : Interrupt Signal of channel-1 -->
            <field>
              <name>FIFO_0_FULL_L</name>
              <description>Interrupt unmask signal.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>If Write: No effect
				               If Read:Interrupt is masked.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>If Write: Interrupt will be unmasked.
				               If Read: Interrupt is unmasked.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
		    <!-- Counter_0_is_zero_l : Indicates the FIFO full signal of channel-1 -->
            <field>
              <name>COUNTER_0_IS_ZERO_L</name>
              <description>Interrupt unmask signal.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>If Write: No effect
				               If Read:Interrupt is masked.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>If Write: Interrupt will be unmasked.
				               If Read: Interrupt is unmasked.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- Counter_0_is_peak_l : Indicates the FIFO full signal of channel-1 -->
            <field>
              <name>COUNTER_0_IS_PEAK_L</name>
              <description>Interrupt unmask signal.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>If Write: No effect
				               If Read:Interrupt is masked.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>If Write: Interrupt will be unmasked.
				               If Read: Interrupt is unmasked.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
					
			<!-- intr_1_l : Indicates the FIFO full signal of channel-1 -->
            <field>
              <name>INTR_1_L</name>
              <description>Interrupt unmask signal.</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>If Write: No effect
				               If Read:Interrupt is masked.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>If Write: Interrupt will be unmasked.
				               If Read: Interrupt is unmasked.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
		   
		    <!-- fifo_1_full_l : Interrupt Signal of channel-1 -->
            <field>
              <name>FIFO_1_FULL_L</name>
              <description>Interrupt unmask signal.</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>If Write: No effect
				               If Read:Interrupt is masked.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>If Write: Interrupt will be unmasked.
				               If Read: Interrupt is unmasked.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
		    <!-- Counter_1_is_zero_l : Indicates the FIFO full signal of channel-1 -->
            <field>
              <name>COUNTER_1_IS_ZERO_L</name>
              <description>Interrupt unmask signal.</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>If Write: No effect
				               If Read:Interrupt is masked.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>If Write: Interrupt will be unmasked.
				               If Read: Interrupt is unmasked.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- Counter_1_is_peak_l : Indicates the FIFO full signal of channel-1 -->
            <field>
              <name>COUNTER_1_IS_PEAK_L</name>
              <description>Interrupt unmask signal.</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>If Write: No effect
				               If Read:Interrupt is masked.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>If Write: Interrupt will be unmasked.
				               If Read: Interrupt is unmasked.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  </fields>
		</register>
	
	  <!-- INTR_ACK: Interrupt clear/ack register -->										<!-- REGISTER 6 -->
        <register>
          <name>INTR_ACK</name>
          <description>Interrupt clear/ack register</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0</resetMask>

          <fields>
            <!-- intr_0_l : Indicates the FIFO full signal of channel-0 -->
            <field>
              <name>INTR_0_L</name>
              <description>Interrupt ack signal.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>If Write: No effect.
				               If Read: should be returned as this is self clear bit</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>If Write: Interrupt will be de asserted.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
					   
		    <!-- fifo_0_full_l : Interrupt Signal of channel-1 -->
            <field>
              <name>FIFO_0_FULL_L</name>
              <description>Interrupt ack signal.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
               <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>If Write: No effect.
				               If Read: should be returned as this is self clear bit</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>If Write: Interrupt will be de asserted.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
		    <!-- Counter_0_is_zero_l : Indicates the FIFO full signal of channel-1 -->
            <field>
              <name>COUNTER_0_IS_ZERO_L</name>
              <description>Interrupt ack signal.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
               <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>If Write: No effect.
				               If Read: should be returned as this is self clear bit</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>If Write: Interrupt will be de asserted.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- Counter_0_is_peak_l : Indicates the FIFO full signal of channel-1 -->
            <field>
              <name>COUNTER_0_IS_PEAK_L</name>
              <description>Interrupt ack signal.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>If Write: No effect.
				               If Read: should be returned as this is self clear bit</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>If Write: Interrupt will be de asserted.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- intr_1_l : Indicates the FIFO full signal of channel-1 -->
            <field>
              <name>INTR_1_L</name>
              <description>Interrupt ack signal.</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
	
               <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>If Write: No effect.
				               If Read: should be returned as this is self clear bit</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>If Write: Interrupt will be de asserted.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
		   
		    <!-- fifo_1_full_l : Interrupt Signal of channel-1 -->
            <field>
              <name>FIFO_1_FULL_L</name>
              <description>Interrupt ack signal.</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
		
               <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>If Write: No effect.
				               If Read: should be returned as this is self clear bit</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>If Write: Interrupt will be de asserted.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
		    <!-- Counter_1_is_zero_l : Indicates the FIFO full signal of channel-1 -->
            <field>
              <name>COUNTER_1_IS_ZERO_L</name>
              <description>Interrupt ack signal.</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
			
               <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>If Write: No effect.
				               If Read: should be returned as this is self clear bit</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>If Write: Interrupt will be de asserted.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- Counter_1_is_peak_l : Indicates the FIFO full signal of channel-1 -->
            <field>
              <name>COUNTER_1_IS_PEAK_L</name>
              <description>Interrupt ack signal.</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
			  
               <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>If Write: No effect.
				               If Read: should be returned as this is self clear bit</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>If Write: Interrupt will be de asserted.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  </fields>
		</register>
		
	  <!-- MATCH_REG: Match value register -->											<!-- REGISTER 7 -->
        <register>
          <name>MATCH_REG</name>
          <description>Match value register</description>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0xFFFFFFFF</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

		  <fields>
            <!-- Counter_0_match: Counter lower path match register -->
            <field>
              <name>COUNTER_0_MATCH</name>
              <description> This will be used as lower match</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
			
            <!-- Counter_1_match: Counter upper part match register -->
            <field>
              <name>COUNTER_1_MATCH</name>
              <description> This will be used as upper match</description>
              <bitRange>[31:16]</bitRange>
              <access>read-write</access>
            </field>	
		  </fields>
		</register>
		
		<!-- MATCH_BUF_REG: Match value register -->											<!-- REGISTER 7 -->
        <register>
          <name>MATCH_BUF_REG</name>
          <description>Match Buffer register</description>
          <addressOffset>0x1C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0xFFFFFFFF</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

		  <fields>
            <!-- Counter_0_match: Counter lower path match register -->
            <field>
              <name>COUNTER_0_MATCH_BUF</name>
              <description> This gets copied to MATCH register if bug_reg_0_en is set. 
							Copying is done when counter 0 is active and hits 0.</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
			
            <!-- Counter_1_match: Counter upper part match register -->
            <field>
              <name>COUNTER_1_MATCH_BUF</name>
              <description> This gets copied to MATCH register if bug_reg_1_en is set.
							Copying is done when counter 1 is active and hits 0.</description>
              <bitRange>[31:16]</bitRange>
              <access>read-write</access>
            </field>	
		  </fields>
		</register>
		
	  <!-- CAPTURE_REG: Capture Register -->											<!-- REGISTER 8 -->
        <register>
          <name>CAPTURE_REG</name>
          <description>Capture Register</description>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          

          <fields>
            <!-- Counter_0_capture -->
            <field>
              <name>COUNTER_0_CAPTURE</name>
              <description> This is a latched value of counter lower part when the selected capture_event occurs
			  </description>
              <bitRange>[15:0]</bitRange>
              <access>read-only</access>
            </field>

 			<!-- Counter_1_capture -->
            <field>
              <name>COUNTER_1_CAPTURE</name>
              <description>This is a latched value of counter upper part when the selected capture_event occurs
			  </description>
              <bitRange>[31:16]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
	  <!-- COUNTER_REG: Counter Register -->											<!-- REGISTER 9 -->
        <register>
          <name>COUNTER_REG</name>
          <description>Counter Register</description>
          <addressOffset>0x24</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
         
          <fields>
            <!--  -->
            <field>
              <name>COUNTER0</name>
              <description>This holds the value of counter-0 </description>
              <bitRange>[15:0]</bitRange>
              <access>read-only</access>
            </field>

 			<!--  -->
            <field>
              <name>COUNTER1</name>
              <description>This holds the value of counter-1</description>
              <bitRange>[31:16]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>	
        </register>		 
		
	  <!-- OCU_CTRL_REG: OCU control register -->											<!-- REGISTER 10 -->
        <register>
          <name>OCU_CTRL_REG</name>
          <description>OCU control register</description>
          <addressOffset>0x28</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x7FFFFF</resetMask>

		  <fields>
            <!-- output_is_ocu_0 -->
            <field>
              <name>OUTPUT_IS_OCU_0</name>
              <description>Indicates whether the output is in OCU mode or not for channel-0</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- sync_with_0 -->
            <field>
              <name>SYNC_WITH_0</name>
              <description>Indicates whether the other channel is in sync with this channel</description>
              <bitRange>[3:1]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- ocu_dma_mode_0 -->
            <field>
              <name>OCU_DMA_MODE_0</name>
              <description>Indicates whether the OCU  DMA mode is active or not for channel 0</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- ocu_8_16_mode_0 -->
            <field>
              <name>OCU_8_16_MODE_0</name>
              <description>Indicates whether entire 16 bits or only 8-bits of the channel 0 are used in OCU mode</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- Make_output_0_high_sel -->
            <field>
              <name>MAKE_OUTPUT_0_HIGH_SEL_0</name>
              <description>Check counter ocus for possibilities. When this is hit output will be made high.</description>
              <bitRange>[8:6]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- Make_output_0_low_sel -->
            <field>
              <name>MAKE_OUTPUT_0_LOW_SEL_0</name>
              <description>Check counter ocus for possibilities. When this is hit output will be made low.</description>
              <bitRange>[11:9]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- output_is_ocu_1 -->
            <field>
              <name>OUTPUT_IS_OCU_1</name>
              <description>Indicates whether the output is in OCU mode or not for channel 1</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- sync_with_1 -->
            <field>
              <name>SYNC_WITH_1</name>
              <description>Indicates whether the other channel is in sync with this channel</description>
              <bitRange>[19:17]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- ocu_dma_mode_1 -->
            <field>
              <name>OCU_DMA_MODE_1</name>
              <description>Indicates whether the OCU  DMA mode is active or not for channel 1</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- ocu_8_16_mode_1 -->
            <field>
              <name>OCU_8_16_MODE_1</name>
              <description>Indicates whether entire 16 bits or only 8-bits of the channel 1 are used in OCU mode</description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- Make_output_0_high_sel -->
            <field>
              <name>MAKE_OUTPUT_0_HIGH_SEL_1</name>
              <description>Check counter ocus for possibilities. When this is hit output will be made high.</description>
              <bitRange>[24:22]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- Make_output_0_low_sel -->
            <field>
              <name>MAKE_OUTPUT_0_LOW_SEL_1</name>
              <description>Check counter ocus for possibilities. When this is hit output will be made low.</description>
              <bitRange>[27:25]</bitRange>
              <access>read-write</access>
            </field>	
		  </fields>
		</register>
		
	  <!-- OCU_COMPARE_REG: OCU Compare Register -->											<!-- REGISTER 11 -->
        <register>
          <name>OCU_COMPARE_REG</name>
          <description>OCU Compare Register</description>
          <addressOffset>0x2C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFF</resetMask>

          <fields>
            <!-- ocu_compare_reg -->
            <field>
              <name>OCU_COMPARE_0</name>
              <description> Holds the threshold value of present OCU period which denotes the number of clock 
							cycles for which the OCU output should be considered (counter 0)
			  </description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
			
			 <field>
              <name>OCU_COMPARE_1</name>
              <description> Holds the threshold value of present OCU period which denotes the number of clock  
							cycles for which the OCU output should be considered (counter 1)
			  </description>
              <bitRange>[31:16]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>			
		
		
		<!-- OCU_COMPARE2_REG: OCU Compare Register -->											<!-- REGISTER 11 -->
        <register>
          <name>OCU_COMPARE2_REG</name>
          <description>OCU Compare2 Register</description>
          <addressOffset>0x30</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFF</resetMask>

          <fields>
            <!-- ocu_compare_reg -->
            <field>
              <name>OCU_COMPARE2_0</name>
              <description> Holds the threshold value of present OCU period2 which denotes the number of clock  
							cycles for which the OCU output should be considered (counter 0)
			  </description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
			
			 <field>
              <name>OCU_COMPARE2_1</name>
              <description> Holds the threshold value of present OCU period2 which denotes the number of clock  
							cycles for which the OCU output should be considered (counter 1)
			  </description>
              <bitRange>[31:16]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>			
		
	  <!-- OCU_SYNC_REG	 -->																<!-- REGISTER 12 -->
        <register>
          <name>OCU_SYNC_REG</name>
          <description>OCU Synchronization Register</description>
          <addressOffset>0x34</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFFF</resetMask>

          <fields>
            <!-- Timer start -->
            <field>
              <name>OCU_SYNC_CHANNEL0</name>
              <description>Starting point of channel 0 for synchronization purpose</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- pwm_sync_reg -->
            <field>
              <name>OCU_SYNC_CHANNEL1</name>
              <description>Starting point of channel 1 for synchronization purpose</description>
              <bitRange>[31:16]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
	  <!-- OCU_COMPARE_NXT_REG: OCU compare next register -->								<!-- REGISTER 13 -->
        <register>
          <name>OCU_COMPARE_NXT_REG</name>
          <description>PWM compare next register</description>
          <addressOffset>0x38</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFFF</resetMask>

		  <fields>
            <!-- pwm_compare_nxt_reg -->
            <field>
              <name>OCU_COMPARE_NXT_COUNTER1</name>
              <description> OCU output should be high for counter 1</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- pwm_compare_nxt_reg -->
            <field>
              <name>OCU_COMPARE_NXT_COUNTER0</name>
              <description>PWM output should be high for counter 0</description>
              <bitRange>[31:16]</bitRange>
              <access>read-write</access>
            </field>		
		  </fields>
		</register>
		
		<!-- OCU_COMPARE2_NXT_REG: OCU compare next register -->								<!-- REGISTER 13 -->
        <register>
          <name>OCU_COMPARE2_NXT_REG</name>
          <description>PWM compare next register</description>
          <addressOffset>0x40</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFFF</resetMask>

		  <fields>
            <!-- ocu_compare2_nxt_reg -->
            <field>
              <name>OCU_COMPARE2_NXT_COUNTER0</name>
              <description> OCU output should be high for counter 1</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- pwm_compare_nxt_reg -->
            <field>
              <name>OCU_COMPARE2_NXT_COUNTER1</name>
              <description>PWM output should be high for counter 0</description>
              <bitRange>[31:16]</bitRange>
              <access>read-write</access>
            </field>		
		  </fields>
		</register>
		
		<!-- WFG_CTRL_REG: WFG control register -->											<!-- REGISTER 10 -->
        <register>
          <name>WFG_CTRL_REG</name>
          <description>WFG control register</description>
          <addressOffset>0x3C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x7FFFFF</resetMask>

		  <fields>
			<!-- Make_output_0_tgl_0_sel -->
            <field>
              <name>MAKE_OUTPUT_0_TGL_0_SEL</name>
              <description>Check the counter ocus possibilities for description for channel 0.</description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- Make_output_0_tgl_1_sel -->
            <field>
              <name>MAKE_OUTPUT_0_TGL_1_SEL</name>
              <description>Check the counter ocus possibilities for description for channel 0.</description>
              <bitRange>[5:3]</bitRange>
              <access>read-write</access>
            </field>
		
			
			<!-- Wfg_tgl_cnt_0_peak -->
            <field>
              <name>WFG_TGL_CNT_0_PEAK</name>
              <description>WFG mode output toggle count clock for channel 0.</description>
              <bitRange>[15:8]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- Make_output_1_tgl_0_sel -->
            <field>
              <name>MAKE_OUTPUT_1_TGL_0_SEL</name>
              <description>Check the counter ocus possibilities for description for channel 1.</description>
              <bitRange>[18:16]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- Make_output_1_tgl_1_sel -->
            <field>
              <name>MAKE_OUTPUT_1_TGL_1_SEL</name>
              <description>Check the counter ocus possibilities for description for channel 1.</description>
              <bitRange>[21:19]</bitRange>
              <access>read-write</access>
            </field>
			
			
			<!-- Wfg_tgl_cnt_1_peak -->
            <field>
              <name>WFG_TGL_CNT_1_PEAK</name>
              <description>WFG mode output toggle count clock for channel 1</description>
              <bitRange>[31:24]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
		
	  <!-- START_COUNTER_EVENT_SEL: Start counter event select register -->											<!-- REGISTER 15 -->
        <register>
          <name>START_COUNTER_EVENT_SEL</name>
          <description>Start counter event select register</description>
          <addressOffset>0x50</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x3F003F</resetMask>

          <fields>
            <!-- Start_Counter_0_event_sel : Timer start -->
            <field>
              <name>START_COUNTER_0_EVENT_SEL</name>
              <description> For two 16 bit counters mode: Event select for starting the Counter 0 
			                For 32 bit counter mode: Event select for starting counter
			  </description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
			
		    <!-- Start_Counter_1_event_sel  -->
            <field>
              <name>START_COUNTER_1_EVENT_SEL</name>
              <description> For two 16 bit counters mode: Event select for starting the Counter 1. 
			                For 32 bit counter mode: Invalid. Please refer to events table for description
			  </description>
              <bitRange>[21:16]</bitRange>
              <access>read-write</access>
            </field>
		 </fields>
		</register>
		
	  <!-- START_COUNTER_AND_EVENT: Start counter AND event register -->								<!-- REGISTER 16 -->
        <register>
          <name>START_COUNTER_AND_EVENT</name>
          <description>Start counter AND event register</description>
          <addressOffset>0x54</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0XF000F</resetMask>

		  <fields>
            <!-- Start_Counter_0_AND_event -->
            <field>
              <name>START_COUNTER_0_AND_EVENT</name>
              <description> For two 16 bit counter mode: AND expression valids for AND event in start Counter 0 event
			                For 32 bit counter mode AND expression valids for AND event in start counter event
			  </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
			
		
			<!-- start_counter_0_and_vld -->
            <field>
              <name>START_COUNTER_0_AND_VLD</name>
              <description>none</description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
            </field>
			
		
            <!-- Start_Counter_1_AND_event -->
            <field>
              <name>START_COUNTER_1_AND_EVENT</name>
              <description> For two 16 bit counters mode: AND expression valids for AND event in start counter event
			                For 32 bit counter mode : Invalid
			  </description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- start_counter_1_and_vld -->
            <field>
              <name>START_COUNTER_1_AND_VLD</name>
              <description>none</description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
	  <!-- START_COUNTER_OR_EVENT: Start counter OR event register -->											<!-- REGISTER 17 -->
        <register>
          <name>START_COUNTER_OR_EVENT</name>
          <description>Start counter OR event register</description>
          <addressOffset>0x58</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0XF000F</resetMask>

		  <fields>
            <!-- Start_Counter_0_OR_event -->
            <field>
              <name>START_COUNTER_0_OR_EVENT</name>
              <description> For two 16 bit counter mode: OR expression valids for OR event in start Counter 0 event
               			    For 32 bit counter mode OR expression valids for OR event in start counter event
			  </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- start_counter_0_or_vld -->
            <field>
              <name>START_COUNTER_0_OR_VLD</name>
              <description>none</description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
            </field>
			
			
            <!-- Start_Counter_1_OR_event -->
            <field>
              <name>START_COUNTER_1_OR_EVENT</name>
              <description> For two 16 bit counters mode: OR expression valids for OR event in start counter event
               			    For 32 bit counter mode : Invalid.
			  </description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
            </field>
			
			
			<!-- start_counter_1_or_vld -->
            <field>
              <name>START_COUNTER_1_OR_VLD</name>
              <description>none</description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
            </field>	
		  </fields>
		</register>
		
	  <!-- CONTINUE_COUNTER_EVENT_SEL: Continue counter event select register-->											<!-- REGISTER 18 -->
        <register>
          <name>CONTINUE_COUNTER_EVENT_SEL</name>
          <description>Continue counter event select register</description>
          <addressOffset>0x5C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0X3F003F</resetMask>

		  <fields>
            <!-- Continue_Counter_0_event_sel -->
            <field>
              <name>CONTINUE_COUNTER_0_EVENT_SEL</name>
              <description> For two 16 bit counters mode: Event select for continuing the Counter 0
                			For 32 bit counter mode: Event select for continuing counter
			  </description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
		
            <!-- Continue_Counter_1_event_sel -->
            <field>
              <name>CONTINUE_COUNTER_1_EVENT_SEL</name>
              <description> For two 16 bit counters mode: Event select for continuing the Counter 1 
			                For 32 bit counter mode: Invalid.
			  </description>
              <bitRange>[21:16]</bitRange>
              <access>read-write</access>
            </field>	
		  </fields>
		</register>
		
	  <!-- CONTINUE_COUNTER_AND_EVENT: Continue counter AND event register -->											<!-- REGISTER 19 -->
        <register>
          <name>CONTINUE_COUNTER_AND_EVENT</name>
          <description>Continue counter AND event register</description>
          <addressOffset>0x60</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0XF000F</resetMask>

		  <fields>
            <!-- Continue_Counter_0_AND_event -->
            <field>
              <name>CONTINUE_COUNTER_0_AND_EVENT</name>
              <description>For two 16 bit counter mode: AND expression valids for AND event in continue Counter 0 event
			               For 32 bit counter mode AND expression valids for AND event in continue counter event.
			  </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
			
	
			<!-- Continue_Counter_0_AND_vld -->
            <field>
              <name>CONTINUE_COUNTER_0_AND_VLD</name>
              <description>none</description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
            </field>
			
            <!-- Continue_Counter_1_AND_event -->
            <field>
              <name>CONTINUE_COUNTER_1_AND_EVENT</name>
              <description> For two 16 bit counters mode: AND expression valids for AND event in continue counter event
               			    For 32 bit counter mode : Invalid
			  </description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
            </field>
			
	
			<!-- Continue_Counter_1_AND_vld -->
            <field>
              <name>CONTINUE_COUNTER_1_AND_VLD</name>
              <description>none</description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
      <!-- CONTINUE_COUNTER_OR_EVENT: Continue counter OR event register -->											<!-- REGISTER 20 -->
        <register>
          <name>CONTINUE_COUNTER_OR_EVENT</name>
          <description>Continue counter OR event register</description>
          <addressOffset>0x64</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0XF000F</resetMask>

		  <fields>
            <!-- Continue_Counter_0_OR_event -->
            <field>
              <name>CONTINUE_COUNTER_0_OR_EVENT</name>
              <description>For two 16 bit counter mode: OR expression valids for OR event in continue Counter 0 event
             			   For 32 bit counter mode OR expression valids for OR event in continue counter event
			  </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- Continue_Counter_0_OR_vld -->
            <field>
              <name>CONTINUE_COUNTER_0_OR_VLD</name>
              <description>none</description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
            </field>
			
			
            <!-- Continue_Counter_1_OR_event -->
            <field>
              <name>CONTINUE_COUNTER_1_OR_EVENT</name>
              <description> For two 16 bit counters mode: OR expression valids for OR event in continue counter event 
			                For 32 bit counter mode : Invalid
			  </description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- Continue_Counter_1_OR_vld -->
            <field>
              <name>CONTINUE_COUNTER_1_OR_VLD</name>
              <description>none</description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
      <!-- STOP_COUNTER_EVENT_SEL: Stop counter event select register -->								<!-- REGISTER 21 -->
        <register>
          <name>STOP_COUNTER_EVENT_SEL</name>
          <description>Stop counter event select register</description>
          <addressOffset>0x68</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0X3F003F</resetMask>

		  <fields>
            <!-- Stop_Counter_0_event_sel -->
            <field>
              <name>STOP_COUNTER_0_EVENT_SEL</name>
              <description>For two 16 bit counters mode: Event select for Stopping the Counter 0
			               For 32 bit counter mode: Event select for Stopping counter
			  </description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
			
		
            <!-- Stop_Counter_1_event_sel -->
            <field>
              <name>STOP_COUNTER_1_EVENT_SEL</name>
              <description> For two 16 bit counters mode: Event select for Stopping the Counter 1
                			For 32 bit counter mode: Invalid
			  </description>
              <bitRange>[21:16]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
	  <!-- STOP_COUNTER_AND_EVENT: Stop counter AND event register -->								<!-- REGISTER 22 -->
        <register>
          <name>STOP_COUNTER_AND_EVENT</name>
          <description>Stop counter AND event register</description>
          <addressOffset>0x6C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0XF000F</resetMask>

		  <fields>
            <!-- Stop_Counter_0_AND_event -->
            <field>
              <name>STOP_COUNTER_0_AND_EVENT</name>
              <description>For two 16 bit counter mode: AND expression valids for AND event in stop Counter 0 event 
			               For 32 bit counter mode AND expression valids for AND event in stop counter event
			  </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
			
			
			<!-- Stop_Counter_0_AND_vld -->
            <field>
              <name>STOP_COUNTER_0_AND_VLD</name>
              <description>none</description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
            </field>
			
			
            <!-- Stop_Counter_1_AND_event -->
            <field>
              <name>STOP_COUNTER_1_AND_EVENT</name>
              <description> For two 16 bit counters mode: AND expression valids for AND event in stop counter event
              			    For 32 bit counter mode : Invalid
			  </description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
            </field>
			
			
			<!-- Stop_Counter_1_AND_vld -->
            <field>
              <name>STOP_COUNTER_1_AND_VLD</name>
              <description>none</description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
            </field>	
		  </fields>
		</register>
		
      <!-- STOP_COUNTER_OR_EVENT: Stop counter OR event register -->								     <!-- REGISTER 23 -->
        <register>
          <name>STOP_COUNTER_OR_EVENT</name>
          <description>Stop counter OR event register</description>
          <addressOffset>0x70</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0XF000F</resetMask>

		  <fields>
            <!-- Stop_Counter_0_OR_event -->
            <field>
              <name>STOP_COUNTER_0_OR_EVENT</name>
              <description>For two 16 bit counter mode: OR expression valids for OR event in Stop Counter 0 event
			               For 32 bit counter mode OR expression valids for OR event in Stop counter event
			  </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
			
			
			<!-- Stop_Counter_0_OR_vld -->
            <field>
              <name>STOP_COUNTER_0_OR_VLD</name>
              <description>none</description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
            </field>
			
            <!-- Stop_Counter_1_OR_event -->
            <field>
              <name>STOP_COUNTER_1_OR_EVENT</name>
              <description> For two 16 bit counters mode: OR expression valids for OR event in Stop counter event
               			    For 32 bit counter mode : Invalid
			  </description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- Stop_Counter_1_OR_vld -->
            <field>
              <name>STOP_COUNTER_1_OR_VLD</name>
              <description>none</description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
	  <!-- HALT_COUNTER_EVENT_SEL: Halt counter event select register -->						       	 <!-- REGISTER 24 -->
        <register>
          <name>HALT_COUNTER_EVENT_SEL</name>
          <description>Halt counter event select register</description>
          <addressOffset>0x74</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0X3F003F</resetMask>

		  <fields>
            <!-- Halt_Counter_0_event_sel -->
            <field>
              <name>HALT_COUNTER_0_EVENT_SEL</name>
              <description>For two 16 bit counters mode: Event select for Halting the Counter 0
			               For 32 bit counter mode: Event select for Halting counter
			  </description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
			
            <!-- Halt_Counter_1_event_sel -->
            <field>
              <name>HALT_COUNTER_1_EVENT_SEL</name>
              <description>For two 16 bit counters mode: Event select for Halting the Counter 1
			               For 32 bit counter mode: Invalid
			  </description>
              <bitRange>[21:16]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
      <!-- HALT_COUNTER_AND_EVENT: Halt counter AND event register -->									 <!-- REGISTER 25 -->
        <register>
          <name>HALT_COUNTER_AND_EVENT</name>
          <description>Halt counter AND event register</description>
          <addressOffset>0x78</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0XF000F</resetMask>

		  <fields>
            <!-- Halt_Counter_0_AND_event -->
            <field>
              <name>HALT_COUNTER_0_AND_EVENT</name>
              <description>For two 16 bit counter mode: AND expression valids for AND event in stop Counter 0 event
                  		   For 32 bit counter mode AND expression valids for AND event in stop counter event
			  </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- Halt_Counter_0_AND_vld -->
            <field>
              <name>HALT_COUNTER_0_AND_VLD</name>
              <description>none</description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
            </field>
						
            <!-- Halt_Counter_1_AND_event -->
            <field>
              <name>HALT_COUNTER_1_AND_EVENT</name>
              <description>For two 16 bit counters mode: AND expression valids for AND event in stop counter event
                		   For 32 bit counter mode : Invalid
			  </description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- Halt_Counter_1_AND_vld -->
            <field>
              <name>HALT_COUNTER_1_AND_VLD</name>
              <description>none</description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
      <!-- HALT_COUNTER_OR_EVENT: Halt counter OR event register -->						 <!-- REGISTER 26 -->
        <register>
          <name>HALT_COUNTER_OR_EVENT</name>
          <description>Halt counter OR event register</description>
          <addressOffset>0x7C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0XF000F</resetMask>

		  <fields>
            <!-- Halt_Counter_0_OR_event -->
            <field>
              <name>HALT_COUNTER_0_OR_EVENT</name>
              <description>For two 16 bit counter mode: OR expression valids for OR event in Halt Counter 0 event
			               For 32 bit counter mode OR expression valids for OR event in Halt counter event
			  </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
			
			
			<!-- Halt_Counter_0_OR_vld -->
            <field>
              <name>HALT_COUNTER_0_OR_VLD</name>
              <description>none</description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
            </field>
		
			
            <!-- Halt_Counter_1_OR_event -->
            <field>
              <name>HALT_COUNTER_1_OR_EVENT</name>
              <description>For two 16 bit counters mode: OR expression valids for OR event in Halt counter event
            			   For 32 bit counter mode : Invalid
			  </description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- Halt_Counter_1_OR_vld -->
            <field>
              <name>HALT_COUNTER_1_OR_VLD</name>
              <description>none</description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
	  <!-- INCREMENT_COUNTER_EVENT_SEL: Increment counter event select register -->						 <!-- REGISTER 27 -->
        <register>
          <name>INCREMENT_COUNTER_EVENT_SEL</name>
          <description>Increment counter event select register</description>
          <addressOffset>0x80</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0X3F003F</resetMask>

		  <fields>
            <!-- Increment_Counter_0_event_sel -->
            <field>
              <name>INCREMENT_COUNTER_0_EVENT_SEL</name>
              <description>For two 16 bit counters mode: Event select for Incrementing the Counter 0
               			   For 32 bit counter mode: Event select for Incrementing counter
			  </description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
		
            <!-- Increment_Counter_1_even -->
            <field>
              <name>INCREMENT_COUNTER_1_EVENT_SEL</name>
              <description>For two 16 bit counters mode: Event select for Incrementing the Counter 1
            			   For 32 bit counter mode: Invalid
		      </description>
              <bitRange>[21:16]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
	  <!-- INCREMENT_COUNTER_AND_EVENT: Increment counter AND event register -->						 <!-- REGISTER 28 -->
        <register>
          <name>INCREMENT_COUNTER_AND_EVENT</name>
          <description>Increment counter AND event register</description>
          <addressOffset>0x84</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0XF000F</resetMask>

		  <fields>
            <!-- Increment_Counter_0_AND_event -->
            <field>
              <name>INCREMENT_COUNTER_0_AND_EVENT</name>
              <description>For two 16 bit counter mode: AND expression valids for AND event in stop Counter 0 event
			               For 32 bit counter mode AND expression valids for AND event in stop counter event
			  </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
			
			
			<!-- Increment_Counter_0_AND_vld -->
            <field>
              <name>INCREMENT_COUNTER_0_AND_VLD</name>
              <description>none</description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
            </field>
	
            <!-- Increment_Counter_1_AND_event -->
            <field>
              <name>INCREMENT_COUNTER_1_AND_EVENT</name>
              <description>For two 16 bit counters mode: AND expression valids for AND event in stop counter event
            			   For 32 bit counter mode : Invalid
			  </description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
            </field>
		
			<!-- Increment_Counter_1_AND_vld -->
            <field>
              <name>INCREMENT_COUNTER_1_AND_VLD</name>
              <description>none</description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
            </field>	
		  </fields>
		</register>
		
	  <!-- INCREMENT_COUNTER_OR_EVENT: Increment counter OR event register -->						 <!-- REGISTER 29 -->
        <register>
          <name>INCREMENT_COUNTER_OR_EVENT</name>
          <description>Increment counter OR event register</description>
          <addressOffset>0x88</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0XF000F</resetMask>

		  <fields>
            <!-- Increment_Counter_0_OR_event -->
            <field>
              <name>INCREMENT_COUNTER_0_OR_EVENT</name>
              <description>For two 16 bit counter mode: OR expression valids for OR event in Increment Counter 0 event
			               For 32 bit counter mode OR expression valids for OR event in Increment counter event
			  </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- Increment_Counter_0_OR_vld -->
            <field>
              <name>INCREMENT_COUNTER_0_OR_VLD</name>
              <description>none</description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
            </field>
			
            <!-- Increment_Counter_1_OR_event -->
            <field>
              <name>INCREMENT_COUNTER_1_OR_EVENT</name>
              <description>For two 16 bit counters mode: OR expression valids for OR event in Increment counter event
            			   For 32 bit counter mode : Invalid
			  </description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- Increment_Counter_1_OR_vld -->
            <field>
              <name>INCREMENT_COUNTER_1_OR_VLD</name>
              <description>none</description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>

      <!-- CAPTURE_COUNTER_EVENT_SEL:Capture counter event select register -->									 <!-- REGISTER 30 -->
        <register>
          <name>CAPTURE_COUNTER_EVENT_SEL</name>
          <description>Capture counter event select register</description>
          <addressOffset>0x8C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0X3F003F</resetMask>

		  <fields>
            <!-- Capture_Counter_0_event_sel -->
            <field>
              <name>CAPTURE_COUNTER_0_EVENT_SEL</name>
              <description>For two 16 bit counters mode: Event select for Capturing the Counter 0
                		   For 32 bit counter mode: Event select for Capturing counter
		      </description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
	
            <!-- Capture_Counter_1_event_sel -->
            <field>
              <name>CAPTURE_COUNTER_1_EVENT_SEL</name>
              <description>For two 16 bit counters mode: Event select for Capturing the Counter 1
            			   For 32 bit counter mode : Invalid
			  </description>
              <bitRange>[21:16]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
	  <!-- CAPTURE_COUNTER_AND_EVENT: Capture counter AND event register -->								     <!-- REGISTER 31 -->
        <register>
          <name>CAPTURE_COUNTER_AND_EVENT</name>
          <description>Capture counter AND event register</description>
          <addressOffset>0x90</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0XF000F</resetMask>

		  <fields>
            <!-- Capture_Counter_0_AND_event -->
            <field>
              <name>CAPTURE_COUNTER_0_AND_EVENT</name>
              <description>For two 16 bit counter mode: AND expression valids for AND event in stop Counter 0 event
          			       For 32 bit counter mode AND expression valids for AND event in stop counter event
			  </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
	
			<!-- Capture_Counter_0_AND_vld -->
            <field>
              <name>CAPTURE_COUNTER_0_AND_VLD</name>
              <description>none</description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
            </field>
		
            <!-- Capture_Counter_1_AND_event -->
            <field>
              <name>CAPTURE_COUNTER_1_AND_EVENT</name>
              <description>For two 16 bit counters mode: AND expression valids for AND event in stop counter event
            			   For 32 bit counter mode : Invalid
			  </description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
            </field>
	
			<!-- Capture_Counter_1_AND_vld -->
            <field>
              <name>CAPTURE_COUNTER_1_AND_VLD</name>
              <description>none</description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
      <!-- CAPTURE_COUNTER_OR_EVENT: Capture counter OR event register -->						                   	 <!-- REGISTER 32 -->
        <register>
          <name>CAPTURE_COUNTER_OR_EVENT</name>
          <description>Capture counter OR event register</description>
          <addressOffset>0x94</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0XF000F</resetMask>

		  <fields>
            <!-- Capture_Counter_0_OR_event -->
            <field>
              <name>CAPTURE_COUNTER_0_OR_EVENT</name>
              <description>For two 16 bit counter mode: OR expression valids for OR event in Capture Counter 0 event
     			           For 32 bit counter mode OR expression valids for OR event in Capture counter event
			  </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
		
			<!-- Capture_Counter_0_OR_vld -->
            <field>
              <name>CAPTURE_COUNTER_0_OR_VLD</name>
              <description>none</description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
            </field>
	
            <!-- Capture_Counter_1_OR_event -->
            <field>
              <name>CAPTURE_COUNTER_1_OR_EVENT</name>
              <description>For two 16 bit counters mode: OR expression valids for OR event in Capture counter event
            			   For 32 bit counter mode : Invalid
			  </description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
            </field>
			
	
			<!-- Capture_Counter_1_OR_vld -->
            <field>
              <name>CAPTURE_COUNTER_1_OR_VLD</name>
              <description>none</description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
	  <!-- OUTPUT_EVENT_SEL: Output event select register -->									 <!-- REGISTER 33 -->
        <register>
          <name>OUTPUT_EVENT_SEL</name>
          <description>Output event select register</description>
          <addressOffset>0x98</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0X3F003F</resetMask>

		  <fields>
            <!-- output_event_sel -->
            <field>
              <name>OUTPUT_EVENT_SEL_0</name>
              <description>For two 16 bit counters mode: Event select for output event from Counter 0
			               For 32 bit counter mode: Event select for output event
			  </description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
	
            <!-- output_event_sel -->
            <field>
              <name>OUTPUT_EVENT_SEL_1</name>
              <description>For two 16 bit counters mode: Event select for output event from counter 1
            			   For 32 bit counter mode : Invalid
			  </description>
              <bitRange>[21:16]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
      <!-- OUTPUT_AND_EVENT:Output AND event Register-->								     <!-- REGISTER 34 -->
         <register>
          <name>OUTPUT_AND_EVENT_REG</name>
          <description>Output AND event Register</description>
          <addressOffset>0x9C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

          <fields>
            <!-- output_0_AND_event -->
            <field>
              <name>OUTPUT_0_AND_EVENT</name>
              <description>AND expression for AND event in output Counter_0 event.</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- output_0_and_vld -->
            <field>
              <name>OUTPUT_0_AND_VLD</name>
              <description>AND expression for AND event in output Counter_0 event.</description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
            </field>
			
			
			<!-- output_1_AND_event -->
            <field>
              <name>OUTPUT_1_AND_EVENT</name>
              <description>AND expression for AND event in output Counter_1 event.</description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- output_1_and_vld -->
            <field>
              <name>OUTPUT_1_AND_VLD</name>
              <description>AND expression for AND event in output Counter_1 event.</description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
      <!-- OUTPUT_OR_EVENT: Output OR event Register -->						       	 <!-- REGISTER 35 -->
        <register>
          <name>OUTPUT_OR_EVENT</name>
          <description>Output OR event Register</description>
          <addressOffset>0xA0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

          <fields>
            <!-- output_0_OR_event -->
            <field>
              <name>OUTPUT_0_OR_EVENT</name>
              <description>OR expression for OR event in output Counter_0 event</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
		
			<!-- output_0_or_vld -->
            <field>
              <name>OUTPUT_0_OR_VLD</name>
              <description>Indicates which bits in 3:0 are valid for considering OR event</description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
            </field>
			
		
			<!-- output_1_OR_event -->
            <field>
              <name>OUTPUT_1_OR_EVENT</name>
              <description>OR expression for OR event in output Counter_0 event</description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
            </field>
		
			<!-- output_1_or_vld -->
            <field>
              <name>OUTPUT_1_OR_VLD</name>
              <description>Indicates which bits in 3:0 are valid for considering OR event</description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
	  <!-- INTR_EVENT_SEL: Interrupt Event Select Register -->									 <!-- REGISTER 36 -->
        <register>
          <name>INTR_EVENT_SEL</name>
          <description>Interrupt Event Select Register</description>
          <addressOffset>0xA4</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0X3F003F</resetMask>

		  <fields>
            <!-- intr_event_sel -->
            <field>
              <name>INTR_EVENT_SEL_0</name>
              <description>For two 16 bit counters mode: Event select for interrupt event from Counter 0
              			   For 32 bit counter mode: Event select for output event
			  </description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
		
            <!-- intr_event_sel -->
            <field>
              <name>INTR_EVENT_SEL_1</name>
              <description>For two 16 bit counters mode: Event select for interrupt event from counter 1
            			   For 32 bit counter mode : Invalid
			  </description>
              <bitRange>[21:16]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
          

      <!-- INTR_AND_EVENT: Interrupt AND Event Register -->								     <!-- REGISTER 37 -->
        <register>
          <name>INTR_AND_EVENT</name>
          <description>Interrupt AND Event Register</description>
          <addressOffset>0xA8</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0X3F003F</resetMask>

		  <fields>
            <!-- Intr_0_and_event -->
            <field>
              <name>INTR_0_AND_EVENT</name>
              <description>None</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
	
			<!-- intr_0_and_vld -->
            <field>
              <name>INTR_0_AND_VLD</name>
              <description>None</description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
            </field>
			
            <!-- intr_1_and_event -->
            <field>
              <name>INTR_1_AND_EVENT</name>
              <description>None</description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- intr_1_and_vld -->
            <field>
              <name>INTR_1_AND_VLD</name>
              <description>None</description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
      <!-- INTR_OR_EVENT: Interrupt OR Event Register-->						       	                    <!-- REGISTER 38 -->
        <register>
          <name>INTR_OR_EVENT_REG</name>
          <description>Interrupt OR Event Register</description>
          <addressOffset>0xAC</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0X3F003F</resetMask>

		  <fields>
            <!-- Intr_0_OR_event -->
            <field>
              <name>INTR_0_OR_EVENT</name>
              <description>None</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
		
			<!-- intr_0_OR_vld -->
            <field>
              <name>INTR_0_OR_VLD</name>
              <description>None</description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
            </field>
			
		
            <!-- intr_1_or_event -->
            <field>
              <name>INTR_1_OR_EVENT</name>
              <description>None</description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
            </field>
				
			<!-- intr_1_or_vld -->
            <field>
              <name>INTR_1_OR_VLD</name>
              <description>None</description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
	  </registers>
    </peripheral>

    <peripheral derivedFrom ="SCT0">
      <name>SCT1</name>
      <baseAddress>0x45060100</baseAddress>
    </peripheral>
	
	<peripheral derivedFrom ="SCT0">
      <name>SCT2</name>
      <baseAddress>0x45060200</baseAddress>
    </peripheral>
	
	<peripheral derivedFrom ="SCT0">
      <name>SCT3</name>
      <baseAddress>0x45060300</baseAddress>
    </peripheral>


	<!-- SCT MUX SELECT REGISTERS -->
    <peripheral>
      <name>SCT_MUX_REG</name>
      <version>1.0</version>
      <description>Configurable timer is used in counting clocks, events and states with reference clock
               	   external clock and system clock
	  </description>
      <groupName>SCT</groupName>
      <baseAddress>0x4506F000</baseAddress>
      <size>32</size>
      <access>read-write</access>

      <addressBlock>
        <offset>0</offset>
        <size>0x20</size>
        <usage>registers</usage>
      </addressBlock>
	 
	  
	   <!-- MUX_SEL_0_REG: MUX_SEL_0_REG Register -->									 <!-- REGISTER 39 -->
	   <registers>
        <register>
          <name>SCT_MUX_SEL_0_REG</name>
          <description>MUX_SEL_0_REG Register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xF</resetMask>

		  <fields>
            <!-- mux_sel_0 -->
            <field>
              <name>MUX_SEL_0</name>
              <description>Select value to select first output value fifo_0_full[0] 
			               out of all the fifo_0_full_muxed signals of counter 0
			  </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
          

      <!-- MUX_SEL_1_REG: MUX_SEL_1_REG Register -->								     <!-- REGISTER 40 -->
        <register>
          <name>SCT_MUX_SEL_1_REG</name>
          <description>MUX_SEL_1_REG Register</description>
          <addressOffset>0x004</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xF</resetMask>

		  <fields>
            <!-- mux_sel_1 -->
            <field>
              <name>MUX_SEL_1</name>
              <description>Select value to select first output value fifo_0_full[1] 
			               out of all the fifo_0_full_muxed signals of counter 0
			  </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
      <!-- MUX_SEL_2_REG: MUX_SEL_2_REG Register -->						                     	 <!-- REGISTER 41 -->
        <register>
          <name>SCT_MUX_SEL_2_REG</name>
          <description>MUX_SEL_2_REG Register</description>
          <addressOffset>0x008</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xF</resetMask>

		  <fields>
            <!-- mux_sel_2 -->
            <field>
              <name>MUX_SEL_2</name>
              <description>Select value to select first output value fifo_1_full[0] 
			               out of all the fifo_1_full_muxed signals of counter 1
			  </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
        </register>
		
      <!-- MUX_SEL_3_REG: MUX_SEL_3_REG Register -->									 <!-- REGISTER 42 -->
        <register>
          <name>SCT_MUX_SEL_3_REG</name>
          <description>MUX_SEL_3_REG Register</description>
          <addressOffset>0x00C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000FFFF</resetValue>
          <resetMask>0xF</resetMask>

		  <fields>
            <!-- mux_sel_3 -->
            <field>
              <name>MUX_SEL_3</name>
              <description>Select value to select first output value fifo_1_full[1] 
			               out of all the fifo_1_full_muxed signals of counter 1
			  </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
          
		<!-- OUTPUT_EVENT1_ADC_SEL Register -->								     <!-- REGISTER 43 -->
        <register>
          <name>OUTPUT_EVENT1_ADC_SEL</name>
          <description>OUTPUT_EVENT_ADC_SEL Register</description>
          <addressOffset>0x018</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000FFFF</resetValue>
          <resetMask>0xF</resetMask>

		  <fields>
            <!-- output_event_adc_sel -->
            <field>
              <name>OUTPUT_EVENT_ADC_SEL</name>
              <description>Select signals to select one output event out of all the output events output_event_0
			               output_event_1, output_event_2, output_event_3 to enable ADC module
			  </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
		<!-- OUTPUT_EVENT2_ADC_SEL Register -->								     				<!-- REGISTER 43 -->
        <register>
          <name>OUTPUT_EVENT2_ADC_SEL</name>
          <description>OUTPUT_EVENT_ADC_SEL Register</description>
          <addressOffset>0x01C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000FFFF</resetValue>
          <resetMask>0xF</resetMask>

		  <fields>
            <!-- output_event_adc_sel -->
            <field>
              <name>OUTPUT_EVENT_ADC_SEL</name>
              <description>Select signals to select one output event out of all the output events output_event_0
			               output_event_1, output_event_2, output_event_3 to enable ADC module
			  </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
	  </registers>
	</peripheral>

    <!-- ETHERNET PERIPHERAL -->
    <peripheral>
      <name>ETHERNET</name>
      <version>1.0</version>
      <description>Ether MAC 10/100/1000 Universal enables a host to transmit and receive data over Ethernet in compliance with the IEEE 802.3-2002
					standard</description>
      <groupName>ETHERNET</groupName>
      <baseAddress>0x20240000</baseAddress>
      <size>32</size>
      <access>read-write</access>

      <addressBlock>
        <offset>0</offset>
        <size>0x1058</size>
        <usage>registers</usage>
      </addressBlock>

      <interrupt>
        <name>ETHERNET</name>
        <value>62</value>
      </interrupt>
	 
      <registers>
      <!-- Register0 (Bus Mode Register) -->									 <!-- REGISTER 1 -->
        <register>
          <name>BUS_MODE_REG0</name>
          <description>The Bus Mode register establishes the bus operating modes for the DMA.</description>
          <addressOffset>0x1000</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000101</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

		  <fields>
            <!-- SWR -->
            <field>
              <name>SWR</name>
              <description>Software Reset
			  </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- DA -->
            <field>
              <name>DA</name>
              <description>DMA Arbitration scheme
			  </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>enable</name>
                  <description>Rx has priority over Tx</description>
				   <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>disable</name>
                  <description>Round-robin with Rx:Tx priority given in bits 15:14</description>
				   <value>0</value>
                </enumeratedValue>
  			  </enumeratedValues>
            </field>
			
			<!-- DSL -->
            <field>
              <name>DSL</name>
              <description>Descriptor Skip Length
			  </description>
              <bitRange>[6:2]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- PBL -->
            <field>
              <name>PBL</name>
              <description>Programmable Burst Length.These bits indicate the maximum number of beats to be transferred in one DMA
							transaction</description>
              <bitRange>[13:8]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- PR -->
            <field>
              <name>PR</name>
              <description>Rx:Tx priority ratio</description>
              <bitRange>[15:14]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>00</name>
                  <description>1:1</description>
				   <value>0</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>01</name>
                  <description>2:1</description>
				   <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>10</name>
                  <description>3:1</description>
				   <value>2</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>11</name>
                  <description>4:1</description>
				   <value>3</value>
                </enumeratedValue>
  			  </enumeratedValues>
            </field>
			
			<!-- FB -->
            <field>
              <name>FB</name>
              <description>Fixed Burst</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- RPBL -->
            <field>
              <name>RPBL</name>
              <description>RxDMA PBL</description>
              <bitRange>[22:17]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- USP -->
            <field>
              <name>USP</name>
              <description>Use Separate PBL</description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- 4xPBL Mode -->
            <field>
              <name>PBL_MODE</name>
              <description>When set high, this bit multiplies the PBL value programmed four times</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- AAL -->
            <field>
              <name>AAL</name>
              <description>Address-Aligned Beats</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
		<!-- Register1 (Transmit Poll Demand Register) -->									 <!-- REGISTER 1 -->
        <register>
          <name>TX_POLL_DEMAND_REG1</name>
          <description>The Transmit Poll Demand register enables the Transmit DMA to check whether or not the current
						descriptor is owned by DMA</description>
          <addressOffset>0x1004</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

		  <fields>
            <!-- TPD -->
            <field>
              <name>TPD</name>
              <description>Transmit Poll Demand
			  </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
		<!-- Register2 (Receive Poll Demand Register) -->									 <!-- REGISTER 1 -->
        <register>
          <name>RX_POLL_DEMAND_REG</name>
          <description>The Receive Poll Demand register enables the receive DMA to check for new descriptors</description>
          <addressOffset>0x1008</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

		  <fields>
            <!-- RPD -->
            <field>
              <name>RPD</name>
              <description>Receive Poll Demand
			  </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
		<!-- Register3 (Receive Descriptor List Address Register) -->									 <!-- REGISTER 1 -->
        <register>
          <name>RC_DESC_LIST_ADDR_REG3</name>
          <description>The Receive Descriptor List Address register points to the start of the Receive Descriptor List</description>
          <addressOffset>0x100C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

		  <fields>
            <!-- Start of Receive List -->
            <field>
              <name>START_RX_LIST</name>
              <description>This field contains the base address of the First Descriptor in the Receive Descriptor list.
			  </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write </access>
            </field>
		  </fields>
		</register>
		
		<!-- Register4 (Transmit Descriptor List Address Register) -->									 <!-- REGISTER 1 -->
        <register>
          <name>TX_DESC_LIST_ADDR_REG4</name>
          <description>The Receive Descriptor List Address register points to the start of the Receive Descriptor List</description>
          <addressOffset>0x1010</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

		  <fields>
            <!-- Start of Receive List -->
            <field>
              <name>START_TX_LIST</name>
              <description>This field contains the base address of the First Descriptor in the Transmit Descriptor list.
			  </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write </access>
            </field>
		  </fields>
		</register>
		
		<!-- Register5 (Status Register) -->									 <!-- REGISTER 1 -->
        <register>
          <name>STATUS_REG5</name>
          <description>The Status register contains all the status bits that the DMA reports to the host</description>
          <addressOffset>0x1014</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

		  <fields>
            <!--  TI -->
            <field>
              <name>TI</name>
              <description>Transmit Interrupt.This bit indicates that frame transmission is finished and TDES1 31 is set in
							the First Descriptor.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write </access>
            </field>
			
			<!-- TPS -->
            <field>
              <name>TPS</name>
              <description>Transmit Process Stopped</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write </access>
            </field>
			
			<!--TU -->
            <field>
              <name>TU</name>
              <description>Transmit Buffer Unavailable</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write </access>
            </field>
			
			<!--TJT -->
            <field>
              <name>TJT</name>
              <description>Transmit Jabber Time out</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write </access>
            </field>
			
			<!--OVF -->
            <field>
              <name>OVF</name>
              <description>Receive Overflow</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write </access>
            </field>
			
			<!--UNF -->
            <field>
              <name>UNF</name>
              <description>Transmit Underflow</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write </access>
            </field>
			
			<!--RI -->
            <field>
              <name>RI</name>
              <description>Receive Interrupt</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write </access>
            </field>
			
			<!--RU -->
            <field>
              <name>RU</name>
              <description>Receive Buffer Unavailable</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write </access>
            </field>
							
			<!--RPS -->
            <field>
              <name>RPS</name>
              <description>Receive Process Stopped</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write </access>
            </field>
			
			<!--RWT -->
            <field>
              <name>RWT</name>
              <description>Receive Watchdog Time out</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write </access>
            </field>
			
			<!--ETI -->
            <field>
              <name>ETI</name>
              <description>Early Transmit Interrupt</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write </access>
            </field>
			
			<!--FBI -->
            <field>
              <name>FBI</name>
              <description>Fatal Bus Error Interrupt</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write </access>
            </field>
			
			<!--ERI -->
            <field>
              <name>ERI</name>
              <description>Early Receive Interrupt</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write </access>
            </field>
			
			<!--AIS -->
            <field>
              <name>AIS</name>
              <description>Abnormal Interrupt Summary</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write </access>
            </field>
			
			<!--NIS -->
            <field>
              <name>NIS</name>
              <description>Normal Interrupt Summary</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write </access>
            </field>
							
			<!--RS -->
            <field>
              <name>RS</name>
              <description>Receive Process State</description>
              <bitRange>[19:17]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--TS -->
            <field>
              <name>TS</name>
              <description>Transmit Process State</description>
              <bitRange>[22:20]</bitRange>
              <access>read-only</access>
			    <writeConstraint>
				  <range>
					<minimum>0</minimum>
					<maximum>7</maximum>
				  </range>
				</writeConstraint>
            </field>
			
			<!--EB -->
            <field>
              <name>EB_23</name>
              <description>Error Bits.These bits indicate the type of error that caused a Bus Error</description>
              <bitRange>[23:23]</bitRange>
              <access>read-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>enable</name>
                  <description>Error during data transfer by TxDMA</description>
				   <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>disable</name>
                  <description>Error during data transfer by RxDMA</description>
				   <value>0</value>
                </enumeratedValue>
  			  </enumeratedValues>
            </field>
			
			<field>
              <name>EB_24</name>
              <description>Error Bits.These bits indicate the type of error that caused a Bus Error</description>
              <bitRange>[24:24]</bitRange>
              <access>read-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>enable</name>
                  <description>Error during read transfer</description>
				   <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>disable</name>
                  <description>Error during write transfer</description>
				   <value>0</value>
                </enumeratedValue>
  			  </enumeratedValues>
            </field>
			
			<field>
              <name>EB_25</name>
              <description>Error Bits.These bits indicate the type of error that caused a Bus Error</description>
              <bitRange>[25:25]</bitRange>
              <access>read-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>enable</name>
                  <description>Error during descriptor access</description>
				   <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>disable</name>
                  <description>Error during data buffer access</description>
				   <value>0</value>
                </enumeratedValue>
  			  </enumeratedValues>
            </field>
			
			<!--GLI -->
            <field>
              <name>GLI</name>
              <description>GMAC Line interface Interrupt</description>
              <bitRange>[26:26]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--GPI -->
            <field>
              <name>GPI</name>
              <description>GMAC PMT Interrupt</description>
              <bitRange>[28:28]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--GMI -->
            <field>
              <name>GMI</name>
              <description>GMAC MMC Interrupt</description>
              <bitRange>[27:27]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
		<!-- Register6 (Operation Mode Register) -->									 <!-- REGISTER 1 -->
        <register>
          <name>OPR_MODE_REG6</name>
          <description>The Operation Mode register establishes the Transmit and Receive operating modes and commands</description>
          <addressOffset>0x1018</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

		  <fields>
            <!--  SR -->
            <field>
              <name>SR</name>
              <description>Start/Stop Receive</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--  OSF -->
            <field>
              <name>OSF</name>
              <description>Operate on Second Frame</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--  RTC -->
            <field>
              <name>RTC</name>
              <description>Receive Threshold Control.These two bits control the threshold level of the MTL Receive FIFO.</description>
              <bitRange>[4:3]</bitRange>
              <access>read-only</access>
			   <enumeratedValues>
                <enumeratedValue>
                  <name>00</name>
                  <description>64</description>
				   <value>0</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>01</name>
                  <description>32</description>
				   <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>10</name>
                  <description>96</description>
				   <value>2</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>11</name>
                  <description>128</description>
				   <value>3</value>
                </enumeratedValue>
  			  </enumeratedValues>
            </field>
			
			<!--  FUF -->
            <field>
              <name>FUF</name>
              <description>Forward Undersized Good Frames</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--  FEF -->
            <field>
              <name>FEF</name>
              <description>Forward Error Frames</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--  EFC -->
            <field>
              <name>EFC</name>
              <description>Enable HW flow control</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--  RFA -->
            <field>
              <name>RFA</name>
              <description>Threshold for activating flow control</description>
              <bitRange>[10:9]</bitRange>
              <access>read-write</access>
			   <enumeratedValues>
                <enumeratedValue>
                  <name>00</name>
                  <description>Full  1 KB</description>
				   <value>0</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>01</name>
                  <description>Full  2 KB</description>
				   <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>10</name>
                  <description>Full  3 KB</description>
				   <value>2</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>11</name>
                  <description>Full  4 KB</description>
				   <value>3</value>
                </enumeratedValue>
  			  </enumeratedValues>
            </field>
			
			<!--  RFD -->
            <field>
              <name>RFD</name>
              <description>Threshold for deactivating flow control</description>
              <bitRange>[12:11]</bitRange>
              <access>read-write</access>
			   <enumeratedValues>
                <enumeratedValue>
                  <name>00</name>
                  <description>Full  1 KB</description>
				   <value>0</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>01</name>
                  <description>Full  2 KB</description>
				   <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>10</name>
                  <description>Full  3 KB</description>
				   <value>2</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>11</name>
                  <description>Full  4 KB</description>
				   <value>3</value>
                </enumeratedValue>
  			  </enumeratedValues>
            </field>
			
			<!--  ST -->
            <field>
              <name>ST</name>
              <description>Start/Stop Transmission Command</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--TTC -->
            <field>
              <name>TTC</name>
              <description>Transmit Threshold Control</description>
              <bitRange>[16:14]</bitRange>
              <access>read-write</access>
			    <writeConstraint>
				  <range>
					<minimum>0</minimum>
					<maximum>7</maximum>
				  </range>
				</writeConstraint>
            </field>
			
			<!--  FTF -->
            <field>
              <name>FTF</name>
              <description>When this bit is set, the transmit FIFO controller logic is reset to its default
							values and thus all data in the Tx FIFO is lost/flushed</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--  TSF -->
            <field>
              <name>TSF</name>
              <description>Transmit Store and Forward</description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--  RFD_2 -->
            <field>
              <name>RFD_2</name>
              <description>MSB of Threshold for Deactivating Flow Control</description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--  RFA_2 -->
            <field>
              <name>RFA_2</name>
              <description>MSB of Threshold for Activating Flow Control</description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--  DFF -->
            <field>
              <name>DFF</name>
              <description>Disable Flushing of Received Frames</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
            </field>
			
			
			<!--  RSF -->
            <field>
              <name>RSF</name>
              <description>Receive Store and Forward</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--  DT -->
            <field>
              <name>DT</name>
              <description>Disable Dropping of TCP/IP Checksum Error Frames</description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
		<!-- Register7 (Interrupt Enable Register) -->									 <!-- REGISTER 1 -->
        <register>
          <name>IER_REG7</name>
          <description>The Interrupt Enable register enables the interrupts reported by Register5</description>
          <addressOffset>0x101C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

		  <fields>
            <!--  TIE -->
            <field>
              <name>TIE</name>
              <description>Transmit Interrupt Enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--  TSE -->
            <field>
              <name>TSE</name>
              <description>Transmit Stopped Enable</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--  TUE -->
            <field>
              <name>TUE</name>
              <description>Transmit Buffer Unavailable Enable</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--  TJE -->
            <field>
              <name>TJE</name>
              <description>Transmit Jabber Time out Enable</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--  OVE -->
            <field>
              <name>OVE</name>
              <description>Overflow Interrupt Enable</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--  UNE -->
            <field>
              <name>UNE</name>
              <description>Underflow Interrupt Enable</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--  RIE -->
            <field>
              <name>RIE</name>
              <description>Receive Interrupt Enable</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--  RUE -->
            <field>
              <name>RUE</name>
              <description>Receive Buffer Unavailable Enable</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--  RSE -->
            <field>
              <name>RSE</name>
              <description>Receive Stopped Enable</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--  RWE -->
            <field>
              <name>RWE</name>
              <description>Receive Watchdog Time out Enable</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--  ETE -->
            <field>
              <name>ETE</name>
              <description>Early Transmit Interrupt Enable</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--  FBE -->
            <field>
              <name>FBE</name>
              <description>Fatal Bus Error Enable</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--  ERE -->
            <field>
              <name>ERE</name>
              <description>Early Receive Interrupt Enable</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--  AIE -->
            <field>
              <name>AIE</name>
              <description>Abnormal Interrupt Summary Enable</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--  NIE -->
            <field>
              <name>NIE</name>
              <description>Normal Interrupt Summary Enable</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
		<!-- Register8 (Missed Frame and Buffer Overflow Counter Register) -->									 <!-- REGISTER 1 -->
        <register>
          <name>MFBOC_REG8</name>
          <description>The Interrupt Enable register enables the interrupts reported by Register5</description>
          <addressOffset>0x1020</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

		  <fields>
            <!--  TIE -->
            <field>
              <name>TIE</name>
              <description>Indicates the number of frames missed by the controller due to the Host Receive
							Buffer being unavailable</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--  Overflow bit -->
            <field>
              <name>OVERFLOW_BIT_M</name>
              <description>Overflow bit for Missed Frame Counter</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--  No of Missed frames -->
            <field>
              <name>MISSEED_FRAMES</name>
              <description>Indicates the number of frames missed by the application</description>
              <bitRange>[27:17]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--  Overflow bit -->
            <field>
              <name>OVERFLOW_BIT_FIFO</name>
              <description>Overflow bit for Missed Frame Counter</description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
		<!-- Register18 (Current Host Transmit Descriptor Register) -->									 <!-- REGISTER 1 -->
        <register>
          <name>CHTX_DESC_REG18</name>
          <description>Host Transmit Descriptor Address Pointer Cleared on Reset. Pointer updated by DMA during operation
						Buffer being unavailable</description>
          <addressOffset>0x1048</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
		</register>
		
		<!-- Register19 (Current Host Receive Descriptor Register) -->									 <!-- REGISTER 1 -->
        <register>
          <name>CHRX_DESC_REG19</name>
          <description>Host Receive Descriptor Address Pointer
						Cleared on Reset. Pointer updated by DMA during operation</description>
          <addressOffset>0x104C</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
		</register>
		
		<!-- Register20 (Current Host Receive Descriptor Register) -->									 <!-- REGISTER 1 -->
        <register>
          <name>CHRX_DESC_REG20</name>
          <description>Host Transmit Buffer Address Pointer
						Cleared on Reset. Pointer updated by DMA during operation</description>
          <addressOffset>0x1050</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
		</register>
		
		<!-- Register21 (Current Host Receive Buffer Address Register) -->									 <!-- REGISTER 1 -->
        <register>
          <name>CHRX_BUF_ADDR_REG21</name>
          <description>Host Receive Buffer Address Pointer
						Cleared on Reset. Pointer updated by DMA during operation</description>
          <addressOffset>0x1054</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
		</register>
		
		<!-- Register0 (MAC Configuration Register) -->									 <!-- REGISTER 1 -->
        <register>
          <name>MAC_CONFIG_REG0</name>
          <description>This is the operation mode register for the MAC.</description>
          <addressOffset>0x0000</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

		  <fields>
            <!--  RE -->
            <field>
              <name>RE</name>
              <description>Receiver Enable</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--  TE -->
            <field>
              <name>TE</name>
              <description>Transmitter Enable</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--  DC -->
            <field>
              <name>DC</name>
              <description>Deferral Check</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--  BL -->
            <field>
              <name>BL</name>
              <description>Back-Off Limit</description>
              <bitRange>[6:5]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--  ACS -->
            <field>
              <name>ACS</name>
              <description>Automatic Pad/CRC Stripping</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--  LUD -->
            <field>
              <name>LUD</name>
              <description>Link Up/Down</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
			   <enumeratedValues>
                <enumeratedValue>
                  <name>enable</name>
                  <description>Link Up</description>
				   <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>disable</name>
                  <description>Link Down</description>
				   <value>0</value>
                </enumeratedValue>
  			  </enumeratedValues>
            </field>
			
			<!--  DR -->
            <field>
              <name>DR</name>
              <description>Disable Retry</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--  IPC -->
            <field>
              <name>IPC</name>
              <description>Checksum Offload</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--  DM -->
            <field>
              <name>DM</name>
              <description>Duplex Mode</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--  LM -->
            <field>
              <name>LM</name>
              <description>Loop-back Mode</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--  DO -->
            <field>
              <name>DO</name>
              <description>Disable Receive Own</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--  FES -->
            <field>
              <name>FES</name>
              <description>Indicates the speed in Fast Ethernet (MII) mode:</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
			   <enumeratedValues>
                <enumeratedValue>
                  <name>enable</name>
                  <description>100Mbps</description>
				   <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>disable</name>
                  <description>10Mbps</description>
				   <value>0</value>
                </enumeratedValue>
  			  </enumeratedValues>
            </field>
			
			<!--  PS -->
            <field>
              <name>PS</name>
              <description>Selects between GMII and MII:</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
			   <enumeratedValues>
                <enumeratedValue>
                  <name>enable</name>
                  <description>1: MII (10/100 Mbps)</description>
				   <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>disable</name>
                  <description>0: GMII (1000 Mbps)</description>
				   <value>0</value>
                </enumeratedValue>
  			  </enumeratedValues>
            </field>
			
			<!--  DCRS -->
            <field>
              <name>DCRS</name>
              <description>Disable Carrier Sense During Transmission</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--IFG -->
            <field>
              <name>IFG</name>
              <description>Inter-Frame Gap These bits control the minimum IFG between frames during transmission</description>
              <bitRange>[19:17]</bitRange>
              <access>read-write</access>
			    <writeConstraint>
				  <range>
					<minimum>0</minimum>
					<maximum>7</maximum>
				  </range>
				</writeConstraint>
            </field>
			
			<!--  JE -->
            <field>
              <name>JE</name>
              <description>Jumbo Frame Enable</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--  BE -->
            <field>
              <name>BE</name>
              <description>Frame Burst Enable</description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--  JD -->
            <field>
              <name>JD</name>
              <description>Jabber Disable</description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--  WD -->
            <field>
              <name>WD</name>
              <description>Watchdog Disable When this bit is set, the GMAC disables the watchdog timer on the receiver, and
							can receive frames of up to 16,384 bytes</description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--  TC -->
            <field>
              <name>TC</name>
              <description>Transmit Configuration in RGMII/SGMII</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
		<!-- Register1 (MAC Frame Filter) -->									 <!-- REGISTER 1 -->
        <register>
          <name>MAC_FRAME_FILTER_REG1</name>
          <description>This is the operation mode register for the MAC.</description>
          <addressOffset>0x0004</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

		  <fields>
            <!--  PR -->
            <field>
              <name>PR</name>
              <description>Promiscuous Mode</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
			
			<field>
              <name>HUC</name>
              <description>Hash Unicast</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
			
			<field>
              <name>HMC</name>
              <description>Hash Multicast</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
			
			<field>
              <name>DAIF</name>
              <description>DA Inverse Filtering</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
			
			<field>
              <name>PM</name>
              <description>Pass All Multicast</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
			
			<field>
              <name>DBF</name>
              <description>Disable Broadcast Frames</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
			
			<field>
              <name>PCF</name>
              <description>Pass Control Frames</description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
            </field>
			
			<field>
              <name>SAIF</name>
              <description>SA Inverse Filtering</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
			
			<field>
              <name>SAF</name>
              <description>Source Address Filter Enable</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
			
			<field>
              <name>HPF</name>
              <description>Hash or Perfect Filter</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
            </field>
			
			<field>
              <name>RA</name>
              <description>Receive All</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
		<!-- Register2 (Hash Table High Register) -->									 <!-- REGISTER 1 -->
        <register>
          <name>HASH_TABLE_HIGH_REG2</name>
          <description>This is the operation mode register for the MAC.</description>
          <addressOffset>0x0008</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

		  <fields>
            <!--  HTH -->
            <field>
              <name>HTH</name>
              <description>Hash Table High
							This field contains the upper 32 bits of Hash table.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
		<!-- Register3 (Hash Table Low Register) -->									 <!-- REGISTER 1 -->
        <register>
          <name>HASH_TABLE_LOW_REG3</name>
          <description>This is the operation mode register for the MAC.</description>
          <addressOffset>0x000C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

		  <fields>
            <!--  HTL -->
            <field>
              <name>HTL</name>
              <description>Hash Table Low
							This field contains the lower 32 bits of Hash table.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
		<!-- Register4 (GMII Address Register) -->									 <!-- REGISTER 1 -->
        <register>
          <name>GMII_ADDR_REG4</name>
          <description>This is the operation mode register for the MAC.</description>
          <addressOffset>0x0010</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

		  <fields>
            <!--  GB -->
            <field>
              <name>GB</name>
              <description>GMII Busy</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--  GW -->
            <field>
              <name>GW</name>
              <description>GMII Write. When set this bit tells the PHY that this will be a Write operation using the GMII
							Data register</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--  CR -->
            <field>
              <name>CR</name>
              <description>CSR Clock Range. The CSR Clock Range selection determines the clk_csr_i frequency and is
							used to decide the frequency of the MDC clock</description>
              <bitRange>[4:2]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--  GR -->
            <field>
              <name>GR</name>
              <description>GMII Register
							These bits select the desired GMII register in the selected PHY device</description>
              <bitRange>[10:6]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--  PR -->
            <field>
              <name>PR</name>
              <description>Physical Layer Address
							This field tells which of the 32 possible PHY devices are being accessed</description>
              <bitRange>[15:11]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
		<!-- Register5 (GMII Address Register) -->									 <!-- REGISTER 1 -->
        <register>
          <name>GMII_DATA_REG5</name>
          <description>This is the operation mode register for the MAC.</description>
          <addressOffset>0x0014</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

		  <fields>
            <!--  GD -->
            <field>
              <name>GD</name>
              <description>GMII Data.This contains the 16-bit data value read from the PHY after a Management Read
						  operation or the 16-bit data value to be written to the PHY before a Management
							Write operation</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
		<!-- Register6 (Flow Control Register) -->									 <!-- REGISTER 1 -->
        <register>
          <name>FLOW_CTRL_REG6</name>
          <description>The Flow Control register controls the generation and reception of the Control (Pause Command)
						frames by the GMAC's Flow control module.</description>
          <addressOffset>0x0018</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

		  <fields>
            <!--  FCB/BPA -->
            <field>
              <name>FCB_BPA</name>
              <description>Flow Control Busy/Back pressure Activate</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--  TFE -->
            <field>
              <name>TFE</name>
              <description>Transmit Flow Control Enable</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--  RFE -->
            <field>
              <name>RFE</name>
              <description>Receive Flow Control Enable</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--  UP -->
            <field>
              <name>UP</name>
              <description>Unicast Pause Frame Detect</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--  PLT -->
            <field>
              <name>PLT</name>
              <description>Pause Low Threshold</description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>00</name>
                  <description>Pause time  4 slot times</description>
				   <value>0</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>01</name>
                  <description>Pause time  28 slot times</description>
				   <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>10</name>
                  <description>Pause time  144 slot times</description>
				   <value>2</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>11</name>
                  <description>Pause time  256 slot times</description>
				   <value>3</value>
                </enumeratedValue>
  			  </enumeratedValues>
            </field>
			
			<!--  DZPQ -->
            <field>
              <name>DZPQ</name>
              <description>Disable Zero-Quanta Pause</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--  PT -->
            <field>
              <name>PT</name>
              <description>Pause Time</description>
              <bitRange>[31:16]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
		<!-- Register7 (VLAN Tag Register) -->									 <!-- REGISTER 1 -->
        <register>
          <name>VLAN_TAG_REG7</name>
          <description>The Flow Control register controls the generation and reception of the Control (Pause Command)
						frames by the GMAC's Flow control module.</description>
          <addressOffset>0x001C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

		  <fields>
            <!--  VL -->
            <field>
              <name>VL</name>
              <description>VLAN Tag Identifier.This contains the 802.1Q VLAN Tag to identify the VLAN frames, and is used to
							compare with the 15th and 16th bytes of the receiving frames for VLAN frames</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
		<!-- Register8 (Version Register) -->									 <!-- REGISTER 1 -->
        <register>
          <name>VERSION_REG8</name>
          <description>The Version register s contents identify the version of the core.</description>
          <addressOffset>0x0020</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x33</resetValue>
		</register>
		
		<!-- Register14 (Interrupt Status Register) -->									 <!-- REGISTER 1 -->
        <register>
          <name>INTR_STS_REG14</name>
          <description>The Interrupt Status register contents identify the events in the GMAC-CORE that can generate
						interrupt</description>
          <addressOffset>0x0038</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

		  <fields>
            <!--  RGMII Interrupt Status -->
            <field>
              <name>RGMII_INTR_STS</name>
              <description>This bit is set due to any change in value of the Link Status of RGMII interface</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--  PCS Link Status Changed -->
            <field>
              <name>PCS_LINK_STATUS_CHANGED</name>
              <description>This bit is set due to any change in Link Status in the TBI/RTBI/SGMII PHY
							interface</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
            </field>
			
			<!-- PCS Auto-Negotiation Complete -->
            <field>
              <name>PCS_AUTO_NEGOTIATION_COMPLETE</name>
              <description>This bit is set when the Auto-negotiation is completed in the TBI/RTBI/SGMII PHY
							interface</description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
            </field>
			
			<!-- PMT Interrupt Status -->
            <field>
              <name>PMT_INTR_STS</name>
              <description>This bit is set when the Auto-negotiation is completed in the TBI/RTBI/SGMII PHY
							interface</description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
            </field>
			
			<!-- MMC Interrupt Status -->
            <field>
              <name>MMC_INTR_STS</name>
              <description>This bit is set high whenever any of bits 7:5 is set high and cleared only when all of
							these bits are low.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
            </field>
			
			<!-- MMC Interrupt Status -->
            <field>
              <name>MMC_RX_INTR_STS</name>
              <description>MMC Receive Interrupt Status</description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
            </field>
			
			<!-- MMC Transmit Interrupt Status -->
            <field>
              <name>MMC_TX_INTR_STS</name>
              <description>MMC Transmit Interrupt Status</description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
            </field>
			
			<!-- MMC Receive Checksum Offload Interrupt Status -->
            <field>
              <name>MMC_RX_CH_OFF_INTR_STS</name>
              <description>MMC Receive Checksum Offload Interrupt Status</description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
		<!-- Register15 (Interrupt Mask Register) -->									 <!-- REGISTER 1 -->
        <register>
          <name>INTR_STS_REG15</name>
          <description>The Interrupt Mask Register bits enables the user to mask the interrupt signal due to the corresponding
						event in the Interrupt Status Register</description>
          <addressOffset>0x003C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

		  <fields>
            <!--  RGMII Interrupt mask -->
            <field>
              <name>RGMII_M</name>
              <description>This bit when set, will disable the assertion of the interrupt signal due to the setting
							of RGMII Interrupt Status bit in Register14.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--  PCS Link Status Interrupt Mask -->
            <field>
              <name>PCS_LINK_M</name>
              <description>This bit when set, will disable the assertion of the interrupt signal due to the setting
							of RGMII Interrupt Status bit in Register14.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--  PCS Link Status Interrupt Mask -->
            <field>
              <name>PCS_AN_COMPLETION_M</name>
              <description>This bit when set, will disable the assertion of the interrupt signal due to the setting
							of RGMII Interrupt Status bit in Register14.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--  PMT Interrupt Mask -->
            <field>
              <name>PMT_M</name>
              <description>This bit when set, will disable the assertion of the interrupt signal due to the setting
							of PMT Interrupt Status bit in Register14</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
		<!-- Register16 (MAC Address0 High Register) -->									 <!-- REGISTER 1 -->
        <register>
          <name>MAC_ADDR0_HIGH_REG16</name>
          <description>The MAC Address0 High register holds the upper 16 bits of the 6-byte first MAC address of the station</description>
          <addressOffset>0x0040</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

		  <fields>
            <!--  A[47:32]: MAC Address0 [47:32] -->
            <field>
              <name>MAC_ADDR0_HIGH</name>
              <description>This field contains the upper 16 bits (47:32) of the 6-byte first MAC address</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--   -->
            <field>
              <name>MO</name>
              <description>Always 1</description>
              <bitRange>[31:31]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
		<!-- Register17 (MAC Address0 Low Register) -->									 <!-- REGISTER 1 -->
        <register>
          <name>MAC_ADDR0_LOW_REG17</name>
          <description>The MAC Address0 Low register holds the lower 32 bits of the 6-byte first MAC address of the station</description>
          <addressOffset>0x0044</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
		</register>
		
		<!-- Register18 (MAC Address1 High Register) -->									 <!-- REGISTER 1 -->
        <register>
          <name>MAC_ADDR0_HIGH_REG18</name>
          <description>The MAC Address1 High register holds the upper 16 bits of the 6-byte second MAC address of the
						station.</description>
          <addressOffset>0x0048</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000FFFF</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
		  
		  <fields>
            <!--  A[47:32]: MAC Address1 [47:32] -->
            <field>
              <name>MAC_ADDR1_HIGH</name>
              <description>This field contains the upper 16 bits (47:32) of the 6-byte second MAC address.</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--  MBC -->
            <field>
              <name>MBC_ADDR1_HIGH</name>
              <description>Mask Byte Control</description>
              <bitRange>[29:24]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--  SA -->
            <field>
              <name>SA</name>
              <description>When this bit is set, the MAC Address1[47:0] is used to compare with the SA
							fields of the received frame</description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--  AE -->
            <field>
              <name>AE</name>
              <description>When this bit is set, the Address filter module uses the second MAC address for
							perfect filtering</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
		<!-- Register19 (MAC Address1 Low Register) -->									 <!-- REGISTER 1 -->
        <register>
          <name>MAC_ADDR0_LOW_REG19</name>
          <description>The MAC Address1 Low register holds the lower 32 bits of the 6-byte second MAC address of the
						station</description>
          <addressOffset>0x004C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0xFFFFFFFF</resetValue>
          
		  <fields>
            <!--  A[47:32]: MAC Address1 [47:32] -->
            <field>
              <name>MAC_ADDR1_LOW</name>
              <description>This field contains the upper 16 bits (47:32) of the 6-byte second MAC address.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
		<!-- Register48 (AN Control Register) -->									 <!-- REGISTER 1 -->
        <register>
          <name>AN_CTRL_REG48</name>
          <description>The AN Control register enables and/or restarts auto-negotiation.</description>
          <addressOffset>0x00C0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
		  
		  <fields>
            <!--  RAN -->
            <field>
              <name>RAN</name>
              <description>Restart Auto-Negotiation</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--  ANE -->
            <field>
              <name>ANE</name>
              <description>Auto-Negotiation Enable</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- ELE: External Loopback Enable -->
            <field>
              <name>ELE</name>
              <description>External Loopback Enable</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- ECD: Enable Comma Detect -->
            <field>
              <name>ECD</name>
              <description>Enable Comma Detect</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- LR: Lock to Reference -->
            <field>
              <name>LR</name>
              <description>Enable Comma Detect</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
            </field>
			
			
			<!-- SGMII RAL Control -->
            <field>
              <name>SGMII_RAL</name>
              <description>SGMII RAL Control</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
		<!-- Register49 (AN Status Register) -->									 <!-- REGISTER 1 -->
        <register>
          <name>AN_CTRL_REG49</name>
          <description>The AN Status register indicates the link and the auto-negotiation status</description>
          <addressOffset>0x00C4</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000104</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
		  
		  <fields>
            <!--  LS -->
            <field>
              <name>LS</name>
              <description>Link Status</description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--  ANA -->
            <field>
              <name>ANA</name>
              <description>Auto-Negotiation Ability</description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--  ANC -->
            <field>
              <name>ANC</name>
              <description>Auto-Negotiation Complete</description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--  ES -->
            <field>
              <name>ES</name>
              <description>Extended Status</description>
              <bitRange>[8:8]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
		<!-- Register50 (Auto-Negotiation Advertisement Register) -->									 <!-- REGISTER 1 -->
        <register>
          <name>ANA_ADV_REG50</name>
          <description>The Auto-Negotiation Advertisement register indicates the link and the auto-negotiation status.</description>
          <addressOffset>0x00C8</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x000001E0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
		  
		  <fields>
            <!--  FD -->
            <field>
              <name>FD</name>
              <description>Full-Duplex.This bit, when set high, indicates that the GMAC supports Full-Duplex.</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--  HD -->
            <field>
              <name>HD</name>
              <description>Half-Duplex</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--  PSE -->
            <field>
              <name>PSE</name>
              <description>Pause Encoding</description>
              <bitRange>[8:7]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--  RFE -->
            <field>
              <name>RFE</name>
              <description>Remote Fault Encoding</description>
              <bitRange>[13:12]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--  NP -->
            <field>
              <name>NP</name>
              <description>Next Page Support</description>
              <bitRange>[15:15]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
		<!-- Register51 (Auto-Negotiation Link Partner Ability Register) -->									 <!-- REGISTER 1 -->
        <register>
          <name>ANL_PA_REG51</name>
          <description>The Auto-Negotiation Link Partner Ability register contains the advertised ability of the link partner</description>
          <addressOffset>0x00CC</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x000001E0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
		  
		  <fields>
            <!--  FD -->
            <field>
              <name>FD</name>
              <description>Full-Duplex.This bit, when set high, indicates that the GMAC supports Full-Duplex.</description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--  HD -->
            <field>
              <name>HD</name>
              <description>Half-Duplex</description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--  PSE -->
            <field>
              <name>PSE</name>
              <description>Pause Encoding</description>
              <bitRange>[8:7]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--  RFE -->
            <field>
              <name>RFE</name>
              <description>Remote Fault Encoding</description>
              <bitRange>[13:12]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--  ACK -->
            <field>
              <name>ACK</name>
              <description>Acknowledge</description>
              <bitRange>[14:14]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--  NP -->
            <field>
              <name>NP</name>
              <description>Next Page Support</description>
              <bitRange>[15:15]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
		<!-- Register52 (Auto-Negotiation Expansion Register) -->									 <!-- REGISTER 1 -->
        <register>
          <name>ANE_REG52</name>
          <description>The Auto-Negotiation Expansion register indicates whether a new base page from the link partner has
						been received</description>
          <addressOffset>0x00D0</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
		  
		  <fields>
            <!--  NPR -->
            <field>
              <name>NPR</name>
              <description>New Page Received</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--  NPA -->
            <field>
              <name>NPA</name>
              <description>Next Page Ability</description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
		<!-- Register53 (TBI Extended Status Register) -->									 <!-- REGISTER 1 -->
        <register>
          <name>TBI_EXT_STS_REG53</name>
          <description>The TBI Extended Status Register register indicates all modes of operation of the GMAC.</description>
          <addressOffset>0x00D4</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0000C000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
		  
		  <fields>
            <!--  GHD -->
            <field>
              <name>GHD</name>
              <description>1000BASE-X Half-Duplex Capable</description>
              <bitRange>[14:14]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--  GFD -->
            <field>
              <name>GFD</name>
              <description>1000BASE-X Full-Duplex Capable</description>
              <bitRange>[15:15]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
		<!-- Register54 (SGMII/RGMII Status Register) -->									 <!-- REGISTER 1 -->
        <register>
          <name>TBI_EXT_STS_REG54</name>
          <description>The SGMII/RGMII Status register indicates the status signals received by the SGMII/RGMII from the PHY</description>
          <addressOffset>0x00D8</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
		  
		  <fields>
            <!-- Link Mode -->
            <field>
              <name>LINK_MODE</name>
              <description>Indicates the current mode of operation of the link</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
			
			<!-- Link Speed -->
            <field>
              <name>LINK_SPEED</name>
              <description>Indicates the current speed of the link:</description>
              <bitRange>[2:1]</bitRange>
              <access>read-only</access>
            </field>
			
			<!-- Link Status -->
            <field>
              <name>LINK_STATUS</name>
              <description>Indicates whether the link is up 1 or down 0.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
		<!-- MMC Control Register -->									 <!-- REGISTER 1 -->
        <register>
          <name>MMC_CTRL_REG</name>
          <description>The MMC Control register establishes the operating mode of the management counters.</description>
          <addressOffset>0x0100</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
		  
		  <fields>
            <!-- Counters Reset -->
            <field>
              <name>MMC_CR</name>
              <description>Counters Reset.When set, all counters will be reset. This bit will be cleared automatically
							after 1 clock cycle</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- Counter Stop Roll over -->
            <field>
              <name>MMC_CSR</name>
              <description>Counter Stop Roll over.When set, counter after reaching maximum value will not roll over to zero.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- Reset on Read -->
            <field>
              <name>MMC_RR</name>
              <description>Reset on Read. When set, counter after reaching maximum value will not roll over to zero.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- Reset on Read -->
            <field>
              <name>MMC_CF</name>
              <description>MMC Counter Freeze.When set, this bit freezes all the MMC counters to their current value.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
		<!-- MMC Receive Interrupt Register -->									 <!-- REGISTER 1 -->
        <register>
          <name>MMC_RX_INTR_REG</name>
          <description>The MMC Receive Interrupt register maintains the interrupts generated when receive statistic counters
						reach half their maximum values</description>
          <addressOffset>0x0104</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
		  
		  <fields>
            <!--   -->
            <field>
              <name>BIT_0</name>
              <description>The bit is set when the rx framecount_gb counter reaches half the
							maximum value</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_1</name>
              <description>The bit is set when the rxoctetcount_gb counter reaches half the maximum
							value.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_2</name>
              <description>The bit is set when the rxoctetcount_g counter reaches half the maximum
							value.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_3</name>
              <description>The bit is set when the rxbroadcastframes_g counter reaches half the
							maximum value</description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_4</name>
              <description>The bit is set when the rxmulticastframes_g counter reaches half the
							maximum value.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_5</name>
              <description>The bit is set when the rxcrcerror counter reaches half the maximum
							value.</description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_6</name>
              <description>The bit is set when the rxalignmenterror counter reaches half the
							maximum value</description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_7</name>
              <description>The bit is set when the rxrunterror counter reaches half the maximum
							value.</description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_8</name>
              <description>The bit is set when the rxjabbererror counter reaches half the maximum
							value.</description>
              <bitRange>[8:8]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_9</name>
              <description>The bit is set when the rxundersize_g counter reaches half the maximum
								value.</description>
              <bitRange>[9:9]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_10</name>
              <description>The bit is set when the rxoversize_g counter reaches half the maximum
								value.</description>
              <bitRange>[10:10]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_11</name>
              <description>The bit is set when the rx64octets_gb counter reaches half the maximum
							value.</description>
              <bitRange>[11:11]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_12</name>
              <description>The bit is set when the rx65to127octets_gb counter reaches half the
										maximum value.</description>
              <bitRange>[12:12]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_13</name>
              <description>The bit is set when the rx128to255octets_gb counter reaches half the
							maximum value.</description>
              <bitRange>[13:13]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_14</name>
              <description>The bit is set when the rx256to511octets_gb counter reaches half the
									maximum value</description>
              <bitRange>[14:14]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_15</name>
              <description>The bit is set when the rx512to1023octets_gb counter reaches half the
							maximum value.</description>
              <bitRange>[15:15]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_16</name>
              <description>The bit is set when the rx1024tomaxoctets_gb counter reaches half the
								maximum value.</description>
              <bitRange>[16:16]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_17</name>
              <description>The bit is set when the rxunicastframes_gb counter reaches half the
								maximum value.</description>
              <bitRange>[17:17]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_18</name>
              <description>The bit is set when the rx length error counter reaches half the maximum
										value.</description>
              <bitRange>[18:18]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_19</name>
              <description>The bit is set when the rx out of range type counter reaches half the
							maximum value</description>
              <bitRange>[19:19]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_20</name>
              <description>The bit is set when the rx pause frames counter reaches half the maximum value</description>
              <bitRange>[20:20]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_21</name>
              <description>The bit is set when the rx fifo overflow counter reaches half the maximum
							value.</description>
              <bitRange>[21:21]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_22</name>
              <description>The bit is set when the rxvlanframes_gb counter reaches half the
							maximum value.</description>
              <bitRange>[22:22]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_23</name>
              <description>The bit is set when the rx watchdog error counter reaches half the
							maximum value.</description>
              <bitRange>[23:23]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
		<!-- MMC Transmit Interrupt Register -->									 <!-- REGISTER 1 -->
        <register>
          <name>MMC_TX_INTR_REG</name>
          <description>The MMC Transmit Interrupt register maintains the interrupts generated when transmit statistic
						counters reach half their maximum values</description>
          <addressOffset>0x0108</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
		  
		  <fields>
            <!--   -->
            <field>
              <name>BIT_0</name>
              <description>The bit is set when the txoctetcount_gb counter reaches half the maximum value.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_1</name>
              <description>The bit is set when the txframecount_gb counter reaches half the maximum value.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_2</name>
              <description>The bit is set when the txbroadcastframes_g counter reaches half the maximum value.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_3</name>
              <description>The bit is set when the txmulticastframes_g counter reaches half the maximum value.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_4</name>
              <description>The bit is set when the tx64to127octets_gb counter reaches half the maximum value.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_5</name>
              <description>The bit is set when the tx65to127octets_gb counter reaches half the maximum value</description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_6</name>
              <description>The bit is set when the tx128to255octets_gb counter reaches half the maximum value.</description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_7</name>
              <description>The bit is set when the tx256to511octets_gb counter reaches half the maximum value.</description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_8</name>
              <description>The bit is set when the tx512to1023octets_gb counter reaches half the maximum value</description>
              <bitRange>[8:8]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_9</name>
              <description>The bit is set when the tx1024tomaxoctets_gb counter reaches half the maximum value</description>
              <bitRange>[9:9]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_10</name>
              <description>The bit is set when the txunicastframes_gb counter reaches half the maximum value.</description>
              <bitRange>[10:10]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_11</name>
              <description>The bit is set when the txmulticastframes_gb counter reaches half the maximum value.</description>
              <bitRange>[11:11]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_12</name>
              <description>The bit is set when the txbroadcastframes_gb counter reaches half the maximum value</description>
              <bitRange>[12:12]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_13</name>
              <description>The bit is set when the txunderflowerror counter reaches half the maximum value.</description>
              <bitRange>[13:13]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_14</name>
              <description>The bit is set when the txsinglecol_g counter reaches half the maximum value</description>
              <bitRange>[14:14]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_15</name>
              <description>The bit is set when the txmulticol_g counter reaches half the maximum value</description>
              <bitRange>[15:15]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_16</name>
              <description>The bit is set when the txdeferred counter reaches half the maximum value</description>
              <bitRange>[16:16]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_17</name>
              <description>The bit is set when the txlatecol counter reaches half the maximum value</description>
              <bitRange>[17:17]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_18</name>
              <description>The bit is set when the txexesscol counter reaches half the maximum value.</description>
              <bitRange>[18:18]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_19</name>
              <description>The bit is set when the txcarriererror counter reaches half the maximum value</description>
              <bitRange>[19:19]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_20</name>
              <description>The bit is set when the txoctetcount_g counter reaches half the maximum value</description>
              <bitRange>[20:20]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_21</name>
              <description>The bit is set when the txframecount_g counter reaches half the maximum value.</description>
              <bitRange>[21:21]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_22</name>
              <description>The bit is set when the txoexcessdef counter reaches half the maximum value</description>
              <bitRange>[22:22]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_23</name>
              <description>The bit is set when the tx pause frames error counter reaches half the maximum value.</description>
              <bitRange>[23:23]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_24</name>
              <description>The bit is set when the txvlanframes_g counter reaches half the maximum value</description>
              <bitRange>[24:24]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
		<!-- MMC Receive Interrupt Mask Register -->									 <!-- REGISTER 1 -->
        <register>
          <name>MMC_RX_INTR_MASK_REG</name>
          <description>MMC Receive Interrupt Mask register maintains the masks for the interrupts generated when
						receive statistic counters reach half their maximum value</description>
          <addressOffset>0x010C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
		  
		  <fields>
            <!--   -->
            <field>
              <name>BIT_0</name>
              <description>Setting this bit masks the interrupt when the rxframecount_gb counter reaches half
							the maximum value</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_1</name>
              <description>Setting this bit masks the interrupt when the rxoctetcount_gb counter reaches half
									the maximum value</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_2</name>
              <description>Setting this bit masks the interrupt when the rxoctetcount_g counter reaches half the maximum
							value.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_3</name>
              <description>Setting this bit masks the interrupt when the rxbroadcastframes_g counter reaches half the
							maximum value</description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_4</name>
              <description>The bit is set when the rxmulticastframes_g counter reaches half the
							maximum value.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_5</name>
              <description>Setting this bit masks the interrupt when the rxcrcerror counter reaches half the maximum
							value.</description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_6</name>
              <description>The bit is set when the rxalignmenterror counter reaches half the
							maximum value</description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_7</name>
              <description>Setting this bit masks the interrupt when the rxrunterror counter reaches half the maximum
							value.</description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_8</name>
              <description>Setting this bit masks the interrupt when the rxjabbererror counter reaches half the maximum
							value.</description>
              <bitRange>[8:8]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_9</name>
              <description>Setting this bit masks the interrupt when the rxundersize_g counter reaches half the maximum
								value.</description>
              <bitRange>[9:9]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_10</name>
              <description>The bit is set when the rxoversize_g counter reaches half the maximum
								value.</description>
              <bitRange>[10:10]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_11</name>
              <description>Setting this bit masks the interrupt when the rx64octets_gb counter reaches half the maximum
							value.</description>
              <bitRange>[11:11]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_12</name>
              <description>Setting this bit masks the interruptwhen the rx65to127octets_gb counter reaches half the
										maximum value.</description>
              <bitRange>[12:12]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_13</name>
              <description>Setting this bit masks the interrupt when the rx128to255octets_gb counter reaches half the
							maximum value.</description>
              <bitRange>[13:13]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_14</name>
              <description>Setting this bit masks the interrupt when the rx256to511octets_gb counter reaches half the
									maximum value</description>
              <bitRange>[14:14]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_15</name>
              <description>Setting this bit masks the interrupt when the rx512to1023octets_gb counter reaches half the
							maximum value.</description>
              <bitRange>[15:15]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_16</name>
              <description>Setting this bit masks the interrupt when the rx1024tomaxoctets_gb counter reaches half the
								maximum value.</description>
              <bitRange>[16:16]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_17</name>
              <description>Setting this bit masks the interrupt when the rxunicastframes_gb counter reaches half the
								maximum value.</description>
              <bitRange>[17:17]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_18</name>
              <description>Setting this bit masks the interrupt when the rx length error counter reaches half the maximum
										value.</description>
              <bitRange>[18:18]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_19</name>
              <description>Setting this bit masks the interrupt when the rx out of range type counter reaches half the
							maximum value</description>
              <bitRange>[19:19]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_20</name>
              <description>Setting this bit masks the interrupt when the rxpauseframes counter reaches half
							the maximum value</description>
              <bitRange>[20:20]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_21</name>
              <description>Setting this bit masks the interrupt when the rxfifooverflow counter reaches half the
								maximum value</description>
              <bitRange>[21:21]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_22</name>
              <description>Setting this bit masks the interrupt when the rxvlanframes_gb counter reaches half
							the maximum value</description>
              <bitRange>[22:22]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_23</name>
              <description>Setting this bit masks the interrupt when the rxframecount_gb counter reaches half
							the maximum value</description>
              <bitRange>[23:23]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
		<!-- MMC Transmit Interrupt Mask Register -->									 <!-- REGISTER 1 -->
        <register>
          <name>MMC_TX_INTR_MASK_REG</name>
          <description>The MMC Transmit Interrupt Mask register maintains the masks for the interrupts generated when
						transmit statistic counters reach half their maximum value</description>
          <addressOffset>0x0110</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
		  
		  <fields>
            <!--   -->
            <field>
              <name>BIT_0</name>
              <description>Setting this bit masks the interrupt when the txoctetcount_gb counter reaches half
							the maximum value</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
			
			<field>
              <name>BIT_1</name>
              <description>Setting this bit masks the interrupt when the txframecount_gb counter reaches half
							the maximum value</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_2</name>
              <description>Setting this bit masks the interrupt when the txbroadcastframes_g counter reaches half the maximum value.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_3</name>
              <description>Setting this bit masks the interrupt when the txmulticastframes_g counter reaches half the maximum value.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_4</name>
              <description>Setting this bit masks the interrupt when the tx64to127octets_gb counter reaches half the maximum value.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_5</name>
              <description>Setting this bit masks the interrupt when the tx65to127octets_gb counter reaches half the maximum value</description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_6</name>
              <description>Setting this bit masks the interrupt when the tx128to255octets_gb counter reaches half the maximum value.</description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_7</name>
              <description>Setting this bit masks the interrupt when the tx256to511octets_gb counter reaches half the maximum value.</description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_8</name>
              <description>Setting this bit masks the interrupt when the tx512to1023octets_gb counter reaches half the maximum value</description>
              <bitRange>[8:8]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_9</name>
              <description>Setting this bit masks the interrupt when the tx1024tomaxoctets_gb counter reaches half the maximum value</description>
              <bitRange>[9:9]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_10</name>
              <description>Setting this bit masks the interrupt when the txunicastframes_gb counter reaches half the maximum value.</description>
              <bitRange>[10:10]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_11</name>
              <description>Setting this bit masks the interrupt when the txmulticastframes_gb counter reaches half the maximum value.</description>
              <bitRange>[11:11]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_12</name>
              <description>Setting this bit masks the interrupt when the txbroadcastframes_gb counter reaches half the maximum value</description>
              <bitRange>[12:12]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_13</name>
              <description>Setting this bit masks the interrupt when the txunderflowerror counter reaches half the maximum value.</description>
              <bitRange>[13:13]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_14</name>
              <description>Setting this bit masks the interrupt when the txsinglecol_g counter reaches half the maximum value</description>
              <bitRange>[14:14]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_15</name>
              <description>Setting this bit masks the interrupt when the txmulticol_g counter reaches half the maximum value</description>
              <bitRange>[15:15]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_16</name>
              <description>Setting this bit masks the interrupt when the txdeferred counter reaches half the maximum value</description>
              <bitRange>[16:16]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_17</name>
              <description>Setting this bit masks the interrupt when the txlatecol counter reaches half the maximum value</description>
              <bitRange>[17:17]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_18</name>
              <description>Setting this bit masks the interrupt when the txexesscol counter reaches half the maximum value.</description>
              <bitRange>[18:18]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_19</name>
              <description>Setting this bit masks the interrupt when the txcarriererror counter reaches half the maximum value</description>
              <bitRange>[19:19]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_20</name>
              <description>Setting this bit masks the interrupt when the txoctetcount_g counter reaches half the maximum value</description>
              <bitRange>[20:20]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_21</name>
              <description>Setting this bit masks the interrupt when the txframecount_g counter reaches half
							the maximum value.</description>
              <bitRange>[21:21]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_22</name>
              <description>Setting this bit masks the interrupt when the txoexcessdef counter reaches half the
							maximum value.</description>
              <bitRange>[22:22]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_23</name>
              <description>Setting this bit masks the interrupt when the txpauseframes counter reaches half
							the maximum value.</description>
              <bitRange>[23:23]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_24</name>
              <description>Setting this bit masks the interrupt when the txvlanframes_g counter reaches half
										the maximum value.</description>
              <bitRange>[24:24]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
		<!-- MMC Receive Checksum Offload Interrupt Mask Register -->									 <!-- REGISTER 1 -->
        <register>
          <name>MMC_RX_CHOFF_INTR_MASK_REG</name>
          <description>The MMC Receive Checksum Offload Interrupt Mask register maintains the masks for the interrupts
					   generated when the receive IPC (Checksum Offload) statistic counters reach half their maximum value
		  </description>
          <addressOffset>0x0114</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
		  
		  <fields>
            <!--   -->
            <field>
              <name>BIT_0</name>
              <description>Setting this bit masks the interrupt when the rxipv4_gd_frms counter reaches half
									the maximum value.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_1</name>
              <description>Setting this bit masks the interrupt when the rxipv4_gd_frms counter reaches half
									the maximum value.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_2</name>
              <description>Setting this bit masks the interrupt when the rxipv4_gd_frms counter reaches half
									the maximum value.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_3</name>
              <description>Setting this bit masks the interrupt when the rxipv4_frag_frms counter reaches half
							the maximum value</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_4</name>
              <description>Setting this bit masks the interrupt when the rxipv4_udsbl_frms counter reaches
									half the maximum value</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_5</name>
              <description>Setting this bit masks the interrupt when the rxipv6_gd_frms counter reaches half
							the maximum value</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_6</name>
              <description>Setting this bit masks the interrupt when the rxipv6_hdrerr_frms counter reaches
									half the maximum value</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_7</name>
              <description>Setting this bit masks the interrupt when the rxipv6_nopay_frms counter reaches
							half the maximum value.</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_8</name>
              <description>Setting this bit masks the interrupt when the rxudp_gd_frms counter reaches half
							the maximum value</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_9</name>
              <description>Setting this bit masks the interrupt when the rxudp_err_frms counter reaches half
							the maximum value</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_10</name>
              <description>Setting this bit masks the interrupt when the rxtcp_gd_frms counter reaches half
								the maximum value</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_11</name>
              <description>Setting this bit masks the interrupt when the rxtcp_err_frms counter reaches half
										the maximum value</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_12</name>
              <description>Setting this bit masks the interrupt when the rxicmp_gd_frms counter reaches half
							the maximum value</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_13</name>
              <description>Setting this bit masks the interrupt when the rxicmp_err_frms counter reaches half
							the maximum value.</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_16</name>
              <description>Setting this bit masks the interrupt when the rxipv4_gd_octets counter reaches half
							the maximum value</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_17</name>
              <description>Setting this bit masks the interrupt when the rxipv4_hdrerr_octets counter reaches
										half the maximum value.</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_18</name>
              <description>Setting this bit masks the interrupt when the rxipv4_nopay_octets counter reaches
							half the maximum value.</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_19</name>
              <description>Setting this bit masks the interrupt when the rxipv4_frag_octets counter reaches
							half the maximum value</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_20</name>
              <description>Setting this bit masks the interrupt when the rxipv4_udsbl_octets counter reaches
										half the maximum value.</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_21</name>
              <description>Setting this bit masks the interrupt when the rxipv6_gd_octets counter reaches half
								the maximum value.</description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_22</name>
              <description>Setting this bit masks the interrupt when the rxipv6_hdrerr_octets counter reaches
								half the maximum value.</description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_23</name>
              <description>Setting this bit masks the interrupt when the rxipv6_nopay_octets counter reaches
									half the maximum value</description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_24</name>
              <description>Setting this bit masks the interrupt when the rxudp_gd_octets counter reaches half
							the maximum value.</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_25</name>
              <description>Setting this bit masks the interrupt when the rxudp_err_octets counter reaches half
							the maximum value</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_26</name>
              <description>Setting this bit masks the interrupt when the rxtcp_gd_octets counter reaches half
										the maximum value.</description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_27</name>
              <description>Setting this bit masks the interrupt when the rxtcp_err_octets counter reaches half
								the maximum value.</description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_28</name>
              <description>Setting this bit masks the interrupt when the rxicmp_gd_octets counter reaches
										half the maximum value</description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_29</name>
              <description>Setting this bit masks the interrupt when the rxicmp_err_octets counter reaches
							half the maximum value.</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
		<!-- MMC Receive Checksum Offload Interrupt  Register -->									 <!-- REGISTER 1 -->
        <register>
          <name>MMC_RX_CHOFF_INTR_REG</name>
          <description>The MMC Receive Checksum Offload Interrupt register maintains the interrupts generated when
						receive IPC statistic counters reach half their maximum values
		  </description>
          <addressOffset>0x011C</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
		  
		  <fields>
            <!--   -->
            <field>
              <name>BIT_0</name>
              <description>The bit is set when the rxipv4_gd_frms counter reaches half the maximum value</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_1</name>
              <description>The bit is set when the rxipv4_hdrerr_frms counter reaches half the maximum
									value.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_2</name>
              <description>The bit is set when the rxipv4_nopay_frms counter reaches half the maximum
							value.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_3</name>
              <description>The bit is set when the rxipv4_frag_frms counter reaches half the maximum
							value</description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_4</name>
              <description>The bit is set when the rxipv4_udsbl_frms counter reaches half the maximum
								value</description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_5</name>
              <description>The bit is set when the rxipv6_gd_frms counter reaches half the maximum value</description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_6</name>
              <description>The bit is set when the rxipv6_hdrerr_frms counter reaches half the maximum
								value.</description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_7</name>
              <description>The bit is set when the rxipv6_nopay_frms counter reaches half the maximum
							value</description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_8</name>
              <description>The bit is set when the rxudp_gd_frms counter reaches half the maximum value</description>
              <bitRange>[8:8]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_9</name>
              <description>The bit is set when the rxudp_err_frms counter reaches half the maximum value</description>
              <bitRange>[9:9]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_10</name>
              <description>The bit is set when the rxtcp_gd_frms counter reaches half the maximum value</description>
              <bitRange>[10:10]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_11</name>
              <description>The bit is set when the rxtcp_err_frms counter reaches half the maximum value.</description>
              <bitRange>[11:11]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_12</name>
              <description>The bit is set when the rxicmp_gd_frms counter reaches half the maximum
								value.</description>
              <bitRange>[12:12]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_13</name>
              <description>The bit is set when the rxicmp_err_frms counter reaches half the maximum
							value.</description>
              <bitRange>[13:13]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_16</name>
              <description>The bit is set when the rxipv4_gd_octets counter reaches half the maximum
									value</description>
              <bitRange>[16:16]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_17</name>
              <description>The bit is set when the rxipv4_hdrerr_octets counter reaches half the maximum
							value.</description>
              <bitRange>[17:17]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_18</name>
              <description>The bit is set when the rxipv4_nopay_octets counter reaches half the maximum
								value</description>
              <bitRange>[18:18]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_19</name>
              <description>The bit is set when the rxipv4_frag_octets counter reaches half the maximum
							value.</description>
              <bitRange>[19:19]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_20</name>
              <description>The bit is set when the rxipv4_udsbl_octets counter reaches half the maximum
								value.</description>
              <bitRange>[20:20]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_21</name>
              <description>The bit is set when the rxipv6_gd_octets counter reaches half the maximum
								value.</description>
              <bitRange>[21:21]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_22</name>
              <description>The bit is set when the rxipv6_hdrerr_octets counter reaches half the maximum
							value.</description>
              <bitRange>[22:22]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_23</name>
              <description>The bit is set when the rxipv6_nopay_octets counter reaches half the maximum
							value.</description>
              <bitRange>[23:23]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_24</name>
              <description>The bit is set when the rxudp_gd_octets counter reaches half the maximum
									value.</description>
              <bitRange>[24:24]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_25</name>
              <description>The bit is set when the rxudp_err_octets counter reaches half the maximum
								value</description>
              <bitRange>[25:25]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_26</name>
              <description>The bit is set when the rxtcp_gd_octets counter reaches half the maximum
							value.</description>
              <bitRange>[26:26]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_27</name>
              <description>The bit is set when the rxtcp_err_octets counter reaches half the maximum
							value.</description>
              <bitRange>[27:27]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_28</name>
              <description>The bit is set when the rxicmp_gd_octets counter reaches half the maximum
							value</description>
              <bitRange>[28:28]</bitRange>
              <access>read-only</access>
            </field>
			
			<!--   -->
            <field>
              <name>BIT_29</name>
              <description>The bit is set when the rxicmp_err_octets counter reaches half the maximum
							value.</description>
              <bitRange>[29:29]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
		
		<!-- PMT Control and Status Register -->									 <!-- REGISTER 1 -->
        <register>
          <name>PMT_CTRL_STS_REG</name>
          <description>The PMT CSR program the request wake-up events and monitor the wake-up events.
		  </description>
          <addressOffset>0x02C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
		  
		  <fields>
            <!-- Power Down  -->
            <field>
              <name>PD</name>
              <description>When set, all received frames will be dropped</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- Magic Packet Enable  -->
            <field>
              <name>MPE</name>
              <description>Magic Packet Enable.When set, enables generation of a power management event due to Magic
								Packet reception</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- Wake-Up Frame Enable  -->
            <field>
              <name>WFE</name>
              <description>Wake-Up Frame Enable.When set, enables generation of a power management event due to wakeup
								frame reception</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- Magic Packet Received  -->
            <field>
              <name>MPR</name>
              <description>When set, this bit indicates the power management event was generated by
								the reception of a Magic Packet</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- Wake-Up Frame Received  -->
            <field>
              <name>WFR</name>
              <description>When set, this bit indicates the power management event was generated
								due to reception of a wake-up frame</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- Global Unicast  -->
            <field>
              <name>GU</name>
              <description>When set, enables any unicast packet filtered by the GMAC (DAF) address
							recognition to be a wake-up frame</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- Wake-Up Frame Filter Register Pointer Reset -->
            <field>
              <name>WFFRPR</name>
              <description>When set, resets the Remote Wake-up Frame Filter register pointer to
									000</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
		<!-- Remote Wake-Up Frame Filter Register -->									 <!-- REGISTER 1 -->
        <register>
          <name>RMT_WKUP_FMFILTER_REG</name>
          <description>This is the address through which the remote Wake-up Frame Filter registers
						(wkupfmfilter_reg) are written/read by the Application.
						This register contains the higher 16 bits of the 7th MAC address.
		  </description>
          <addressOffset>0x028</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
		</register>
	  </registers>
    </peripheral>
	
	<!-- ENHANCED GENERAL PERPOSE INPUT/OUTPUT(EGPIO) -->
    <peripheral>
      <name>EGPIO0</name>
      <version>1.0</version>
      <description>ENHANCED GENERAL PERPOSE INPUT/OUTPUT</description>
      <groupName>EGPIO</groupName>
      <baseAddress>0x46130000</baseAddress>
      <size>32</size>
      <access>read-write</access>

      <addressBlock>
        <offset>0x0000</offset>
        <size>0x1260</size>
        <usage>registers</usage>
      </addressBlock>

      <interrupt>
        <name>EGPIO_GROUP_0</name>
        <value>50</value>
      </interrupt>
	  
	  <interrupt>
        <name>EGPIO_GROUP_1</name>
        <value>51</value>
      </interrupt>
	  
	  <interrupt>
        <name>EGPIO_PIN_0</name>
        <value>52</value>
      </interrupt>
	  
	  <interrupt>
        <name>EGPIO_PIN_1</name>
        <value>53</value>
      </interrupt>
	  
	  <interrupt>
        <name>EGPIO_PIN_2</name>
        <value>54</value>
      </interrupt>
	  
	  <interrupt>
        <name>EGPIO_PIN_3</name>
        <value>55</value>
      </interrupt>
	  
	  <interrupt>
        <name>EGPIO_PIN_4</name>
        <value>56</value>
      </interrupt>
	  
	  <interrupt>
        <name>EGPIO_PIN_5</name>
        <value>57</value>
      </interrupt>
	  
	  <interrupt>
        <name>EGPIO_PIN_6</name>
        <value>58</value>
      </interrupt>
	  
	  <interrupt>
        <name>EGPIO_PIN_7</name>
        <value>59</value>
      </interrupt>
	  
      <registers>
	 
      <!-- GPIO_CONFIG_REG -->									          				<!--REGISTER 1-->
	  
	  <cluster>
	      <dim>90</dim>
		  <dimIncrement>0x10</dimIncrement>
		  <dimIndex>0-89</dimIndex>
          <name>PIN_CONFIG[%s]</name>
		  <addressOffset>0x0000</addressOffset>
		  
        <register>
		  <name>GPIO_CONFIG_REG</name>
          <description>GPIO Configuration Register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>

          <fields>
            <!-- Direction  -->
            <field>
              <name>DIRECTION</name>
              <description>Direction of the GPIO pin</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Output</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Input</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- Port Mask  -->
            <field>
              <name>PORTMASK</name>
              <description>Port mask value</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- Group Interrupt 1 enable  -->
            <field>
              <name>GROUP_INTERRUPT1_ENABLE</name>
              <description>When set, the corresponding GPIO is pin is selected for group intr 1 generation</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- Group Interrupt 1 Polarity  -->
            <field>
              <name>GROUP_INTERRUPT1_POLARITY</name>
              <description>Decides the active value of the pin to be considered for group interrupt 1 generation</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>group interrupt gets generated when gpio input pin status is zero</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>grp interrupt gets generated when gpio input pin status is 1</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- Group Interrupt 2 enable  -->
            <field>
              <name>GROUP_INTERRUPT2_ENABLE</name>
              <description>When set, the corresponding GPIO is pin is selected for group intr 2 generation</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- Group Interrupt 2 Polarity  -->
            <field>
              <name>GROUP_INTERRUPT2_POLARITY</name>
              <description>Decides the active value of the pin to be considered for group interrupt 2 generation</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>group interrupt gets generated when gpio input pin status is zero</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>grp interrupt gets generated when gpio input pin status is 1</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- Mode  -->
            <field>
              <name>MODE</name>
              <description>GPIO Pin Mode Used for GPIO Pin Muxing</description>
              <bitRange>[10:8]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Mode0</name>
                  <description>000: Mode 0</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Mode1</name>
                  <description>001:Mode 1</description>
                  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>Mode2</name>
                  <description>010:Mode 2</description>
                  <value>2</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>Mode3</name>
                  <description>011:Mode 3</description>
                  <value>3</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>Mode4</name>
                  <description>100:Mode 4</description>
                  <value>4</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>Mode5</name>
                  <description>101: Mode 5</description>
                  <value>5</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>Mode6</name>
                  <description>110:Mode 6</description>
                  <value>6</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>Mode7</name>
                  <description>111:Mode 7</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  </fields>
		</register>
		
	    <register>
          <name>BIT_LOAD_REG</name>
          <description>Bit Load</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
		  <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFF</resetMask>
          
          <fields>
            <!--Bit Load -->
            <field>
              <name>BIT_LOAD</name>
              <description>Loads 0th bit on to the pin on write. And reads the value on pin on read into 0th bit</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
		
	    <register>
          <name>WORD_LOAD_REG</name>
          <description>Word Load</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-write</access>
		  <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
          
          <fields>
            <!--Word Load -->
            <field>
              <name>WORD_LOAD</name>
              <description>Loads 1 on the pin when any of the bit in load value is 1. On read pass the bit status into all bits.</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
		</register>
	  </cluster>
	
		
		
	  <!-- PORT_LOAD_REG -->									                        <!-- REGISTER 0 to 10 -->
	  <cluster>
	    <dim>6</dim>
		<dimIncrement>0x20</dimIncrement>
		<dimIndex>0-5</dimIndex>
        <name>PORT_CONFIG[%s]</name>
		<addressOffset>0x1000</addressOffset>
		
        <register>
          <name>PORT_LOAD_REG</name>
          <description>Port Load</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFF</resetMask>
		
		  <fields>
		    <!--Port Load -->
            <field>
              <name>PORT_LOAD</name>
              <description>Loads the value on to pin on write. And reads the value of load register on read</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--RESERVED -->
			<field>
              <name>RES</name>
              <description>RES</description>
              <bitRange>[31:16]</bitRange>
              <access>read-only</access>
            </field>
			
		  </fields>
		</register>
	   
		
		
	  <!-- PORT_SET_REG -->									                        			<!-- REGISTERS 0 to 10-->
	 
        <register>
          <name>PORT_SET_REG</name>
          <description>Port Set Register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
           		
		  <fields>
		    <!--Port Set -->
            <field>
              <name>PORT_SET</name>
              <description>Sets the pin when corresponding bit is high. Writing zero has no effect. </description>
              <bitRange>[15:0]</bitRange>
              <access>write-only</access>
            </field>
			<!--RESERVED -->
			<field>
              <name>RES</name>
              <description>RES</description>
              <bitRange>[31:16]</bitRange>
              <access>write-only</access>
            </field>
		  </fields>
		</register>
	 
	
		
	  <!-- PORT_CLEAR_REG -->									                        <!-- REGISTER 0 to 10 -->
	 
        <register>
          <name>PORT_CLEAR_REG</name>
          <description>Port Clear Register</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFF</resetMask>
		
		  <fields>
		    <!--Port Clear -->
            <field>
              <name>PORT_CLEAR</name>
              <description>Clears the pin when corresponding bit is high. Writing zero has no effect.</description>
              <bitRange>[15:0]</bitRange>
              <access>write-only</access>
            </field>
			<!--RESERVED -->
			<field>
              <name>RES</name>
              <description>RES</description>
              <bitRange>[31:16]</bitRange>
              <access>write-only</access>
            </field>
		  </fields>
		</register>
	  
	
	  <!-- PORT_MASKED_LOAD_REG -->									                        <!-- REGISTER 0 to 10 -->
	 
        <register>
          <name>PORT_MASKED_LOAD_REG</name>
          <description>Port Masked Load Register</description>
          <addressOffset>0x0C</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFF</resetMask>
		
		  <fields>
		    <!--Port Clear -->
            <field>
              <name>PORT_MASKED_LOAD</name>
              <description>Only loads into pins which are not masked. On read, pass only status unmasked pins</description>
              <bitRange>[15:0]</bitRange>
              <access>write-only</access>
            </field>
			<!--RESERVED -->
			<field>
              <name>RES</name>
              <description>RES</description>
              <bitRange>[31:16]</bitRange>
              <access>write-only</access>
            </field>
		  </fields>
		</register>
	   
		
	  <!-- PORT_TOGGLE_REG_0 -->									                        <!-- REGISTER 0 to 10 -->
	
		<register>
		  <name>PORT_TOGGLE_REG</name>
          <description>Port Toggle Register</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetMask>0xFFFF</resetMask>
		
		  <fields>
		    <!--Port Toggle -->
            <field>
              <name>PORT_TOGGLE</name>
              <description>Toggles the pin when corresponding bit is high. Writing zero has not effect.</description>
              <bitRange>[15:0]</bitRange>
              <access>write-only</access>
            </field>
			
			<!--RESERVED -->
			<field>
              <name>RES</name>
              <description>RES</description>
              <bitRange>[31:16]</bitRange>
              <access>write-only</access>
            </field>
		  </fields>
		</register>	
		
		<!-- PORT_READ_REG_0 -->									                        <!-- REGISTER 0 to 10 --> 
	  
		<register>
		  <name>PORT_READ_REG</name>
          <description>Port Read Register</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
		
		  <fields>
		    <!--Port Read -->
            <field>
              <name>PORT_READ</name>
              <description>Reads the value on GPIO pins irrespective of the pin mode.</description>
              <bitRange>[15:0]</bitRange>
              <access>read-only</access>
            </field>
			<!--RESERVED -->
			<field>
              <name>RES</name>
              <description>RES</description>
              <bitRange>[31:16]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
	  </cluster>
	   
		
		
		
	  <!-- GPIO_INTR_CTRL_REG -->									                        <!-- REGISTER 0 to 7 --> 
	  <cluster>
	    <dim>6</dim>
		<dimIncrement>0x08</dimIncrement>
		<dimIndex>0-5</dimIndex>
        <name>INTR[%s]</name>
		<addressOffset>0x1200</addressOffset>
		
		<register>
		  <name>GPIO_INTR_CTRL</name>
          <description>GPIO Interrupt Control Register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000010</resetValue>
		  <resetMask>0x3F1F</resetMask>
		
		  <fields>
		    <!--Level High Enable -->
            <field>
              <name>LEVEL_HIGH_ENABLE</name>
              <description>enables interrupt generation when pin level is 1</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>disabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Interrupt enabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		
			<!--Level Low Enable -->
            <field>
              <name>LEVEL_LOW_ENABLE</name>
              <description>enables interrupt generation when pin level is 0</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>disabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Interrupt enabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!--Rise Edge Enable -->
            <field>
              <name>RISE_EDGE_ENABLE</name>
              <description>enables interrupt generation when rising edge is detected on pin</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>disabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Interrupt enabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!--Fall Edge Enable -->
            <field>
              <name>FALL_EDGE_ENABLE</name>
              <description>enables interrupt generation when Falling edge is detected on pin</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>disabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Interrupt enabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!--Mask -->
            <field>
              <name>MASK</name>
              <description>Masks the interrupt. Interrupt will still be seen in status register when enabled</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Interrupt masked</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Interrupt unmasked</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
						
			<!--Pin Number-->
            <field>
              <name>PIN_NUMBER</name>
              <description>GPIO Pin to be chosen for interrupt generation</description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--Port Number-->
            <field>
              <name>PORT_NUMBER</name>
              <description>GPIO Port to be chosen for interrupt generation</description>
              <bitRange>[13:12]</bitRange>
              <access>read-write</access>
            </field>
			<!--RESERVED -->
			<field>
              <name>RES</name>
              <description>RES</description>
              <bitRange>[31:14]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
	 
	
			
	  <!-- GPIO_INTR_STATUS_0 -->									                        <!-- REGISTER 0 to 7 -->
	  
		<register>
		  <name>GPIO_INTR_STATUS</name>
          <description>GPIO Interrupt Status Register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
		  <resetMask>0x1F</resetMask>	
			
		  <fields>
		  <!--Interrupt Status-->
            <field>
              <name>INTERRUPT_STATUS</name>
              <description>Gets set when interrupt is enabled and occurs.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Writing 0 has not effect</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>When 1 is written it gets cleared. Also clears rise edge and fall edge status bits</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!--Rise Edge Status-->
            <field>
              <name>RISE_EDGE_STATUS</name>
              <description>Gets set when rise edge is enabled and occurs.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Writing 0 has not effect</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>When 1 is written it gets cleared.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!--Fall Edge Status-->
            <field>
              <name>FALL_EDGE_STATUS</name>
              <description>Gets set when Fall edge is enabled and occurs.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Writing 0 has not effect</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>When 1 is written it gets cleared.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!--Mask Set-->
            <field>
              <name>MASK_SET</name>
              <description>Mask set</description>
              <bitRange>[3:3]</bitRange>
              <access>write-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>On read, this bit should result it in 0</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>When 1 is written mask bit will get set</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!--Mask Clear-->
            <field>
              <name>MASK_CLEAR</name>
              <description>Mask Clear</description>
              <bitRange>[4:4]</bitRange>
              <access>write-only</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>On read, this bit should result it in 0</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>When 1 is written mask bit gets cleared</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			<!--RESERVED -->
			<field>
              <name>RES</name>
              <description>RES</description>
              <bitRange>[31:5]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
	  </cluster>
	   
	
	  <!-- GPIO_GRP_INTR:GPIO_GRP_INTR_0_CTRL_REG -->									                        <!-- REGISTER 1 -->
	   <cluster>
	    <dim>4</dim>
		<dimIncrement>0x08</dimIncrement>
		<dimIndex>0,1,2,3</dimIndex>
		<dimName>GPIO_GRP_INTR</dimName>		
        <name>GPIO_GRP_INTR[%s]</name>
		<addressOffset>0x1240</addressOffset>
		
		<register>
		  <name>GPIO_GRP_INTR_CTRL_REG</name>
          <description>GPIO Interrupt 0 Control Register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000010</resetValue>
		  <resetMask>0x1F</resetMask>	
			
		  <fields>
		  <!--AND/OR-->
            <field>
              <name>AND_OR</name>
              <description>AND/OR</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>AND</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>OR</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!--Level/Edge-->
            <field>
              <name>LEVEL_EDGE</name>
              <description>Level/Edge</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Level</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Edge</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!--Enable Wakeup-->
            <field>
              <name>ENABLE_WAKEUP</name>
              <description>For wakeup generation, actual pin status has to be seen(before double ranking point)</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--Enable Interrupt-->
            <field>
              <name>ENABLE_INTERRUPT</name>
              <description>Enable Interrupt</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!--Mask -->
            <field>
              <name>MASK</name>
              <description>Mask </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Mask</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>unmask</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			<!--RESERVED -->
			<field>
              <name>RES</name>
              <description>RES</description>
              <bitRange>[31:5]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
	  
		
	
		
	  <!-- GPIO_GRP_INTR_0_STATUS_REG -->									                        <!-- REGISTER 1 --> 
	  
		<register>
		  <name>GPIO_GRP_INTR_STATUS_REG</name>
          <description>GPIO Interrupt 0 Status Register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000010</resetValue>
		  <resetMask>0x1B</resetMask>	
			
		  <fields>
		    <!--Interrupt Status-->
            <field>
              <name>INTERRUPT_STATUS</name>
              <description>Interrupt status is available in this bit when interrupt is enabled and generated. 
							When 1 is written, interrupt gets cleared.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
			
		    <!--Wakeup-->
            <field>
              <name>WAKEUP</name>
              <description>Double ranked version of wakeup. Gets set when wakeup is enabled and occurs. 
							When 1 is written it gets cleared</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
			
			
			<!--Mask set -->
            <field>
              <name>MASK_SET</name>
              <description>Gives zero on read</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--Mask Clear -->
            <field>
              <name>MASK_CLEAR</name>
              <description>Gives zero on read</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
			<!--RESERVED -->
			<field>
              <name>RES</name>
              <description>RES</description>
              <bitRange>[31:5]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		 </register>
	   </cluster>
	  </registers>
	</peripheral>
	
	<!-- ULP_EGPIO -->
    <peripheral derivedFrom ="EGPIO0">
      <name>EGPIO1</name>
      <baseAddress>0x2404C000</baseAddress>
	  <interrupt>
        <name>ULP_EGPIO_GROUP</name>
        <value>19</value>
      </interrupt>
	  
	  <interrupt>
        <name>ULP_EGPIO_PIN</name>
        <value>18</value>
      </interrupt>
    </peripheral>
	
	<!-- TIMEPERIOD_CALIBRATION -->
    <peripheral>
      <name>TIMEPERIOD_CALIBRATION</name>
      <version>1.0</version>
      <description>In this the time periods of 32KHz RC clock, 32KHz RO clock and 32KHz XTAL clock can be calibrated 
				   </description>
      <groupName>TIMEPERIOD_CALIBRATION</groupName>
      <baseAddress>0x24048200</baseAddress>
      <size>32</size>
      <access>read-write</access>

      <addressBlock>
        <offset>0x00</offset>
        <size>0x1C</size>
        <usage>registers</usage>
      </addressBlock>
	        
      <registers>
      <!-- MCU_CAL_RO_TIMEPERIOD_READ: RO timeperiod read register -->									<!-- REGISTER 1 -->
        <register>
          <name>MCU_CAL_RO_TIMEPERIOD_READ</name>
          <description>RO timeperiod read register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
		   		   
		   <fields>
		   <!-- TIMEPERIOD_RO -->
            <field>
              <name>TIMEPERIOD_RO</name>
              <description>Calibrated RO timeperiod</description>
              <bitRange>[24:0]</bitRange>
              <access>read-only</access>
            </field>
			
		   <!-- RESERVED1  -->
            <field>
              <name>RESERVED1</name>
              <description>reser</description>
              <bitRange>[31:25]</bitRange>
              <access>read-only</access>
            </field>		     
			</fields>	
		</register>		

		
		<!-- MCU_CAL_TIMER_CLOCK_PERIOD : MCU calender timer clock period register -->									<!-- REGISTER 2-->
        <register>
          <name>MCU_CAL_TIMER_CLOCK_PERIOD</name>
          <description>MCU calender timer clock period register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
		   
		   
		   <fields>
            <!-- RTC_TIMER_CLK_PERIOD -->
            <field>
              <name>RTC_TIMER_CLK_PERIOD</name>
              <description>RTC timer clock period programmed by SOC</description>
              <bitRange>[24:0]</bitRange>
              <access>read-write</access>
            </field>
								
			<!-- RESERVED1 -->
            <field>
              <name>RESERVED1</name>
              <description>reser</description>
              <bitRange>[30:25]</bitRange>
              <access>read-only</access>
            </field>
			
			<!-- SPI_RTC_TIMER_CLK_PERIOD_APPLIED -->
            <field>
              <name>SPI_RTC_TIMER_CLK_PERIOD_APPLIED</name>
              <description>Indicated SOC programmed rtc_timer clock period is applied at KHz clock domain</description>
              <bitRange>[31:31]</bitRange>
              <access>read-only</access>
            </field>				
		  </fields>
		</register>	
			
		<!--  MCU_CAL_TEMP_PROG_REG:temprature program register -->									<!-- REGISTER 3-->
        <register>
          <name>MCU_CAL_TEMP_PROG_REG</name>
          <description>temprature program register</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00050000</resetValue>
		  		   
		   <fields>  		   	   		
            <!-- BYPASS_CALIB_PG -->
            <field>
              <name>BYPASS_CALIB_PG</name>
              <description>To bypass power gating and keep all the blocks always on</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>			
							
			<!-- RESERVED1 -->
            <field>
              <name>RESERVED1</name>
              <description>reser</description>
              <bitRange>[15:1]</bitRange>
              <access>read-only</access>
            </field>
			
			 <!-- MAX_TEMP_CHANGE -->
            <field>
              <name>MAX_TEMP_CHANGE</name>
              <description>maximum temperature change after which rc calibration must be trigger</description>
              <bitRange>[20:16]</bitRange>
              <access>read-write</access>
            </field>			
			
			<!-- TEMP_TRIGGER_TIME_SEL -->
            <field>
              <name>TEMP_TRIGGER_TIME_SEL</name>
              <description>temperature trigger time select</description>
              <bitRange>[22:21]</bitRange>
              <access>read-write</access>
            </field> 	
			
			<!-- PERIODIC_TEMP_CALIB_EN -->
            <field>
              <name>PERIODIC_TEMP_CALIB_EN</name>
              <description>Enable periodic checking of temperature</description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- RTC_TIMER_PERIOD_MUX_SEL -->
            <field>
              <name>RTC_TIMER_PERIOD_MUX_SEL</name>
              <description>rtc timer period mux select</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- RESERVED2 -->
            <field>
              <name>RESERVED2</name>
              <description>reser</description>
              <bitRange>[31:25]</bitRange>
              <access>read-only</access>
            </field> 			
			</fields>
		</register>
		
	<!-- MCU_CAL_START_REG:mcu cal start register  -->									<!-- REGISTER 4-->
        <register>
          <name>MCU_CAL_START_REG</name>
          <description>mcu cal start register</description>
          <addressOffset>0x0c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000AE92</resetValue>
		   
		   <fields>
		   
		   <!-- ALPHA_RO -->
            <field>
              <name>ALPHA_RO</name>
              <description>alpha = 1/2^alpha_ro , averaging factor of RO timeperiod T = alpha(t_inst) + (1- alpha )t_prev</description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- ALPHA_RC -->
            <field>
              <name>ALPHA_RC</name>
              <description>alpha = 1/2^alpha_rc , averaging factor of RC timeperiod T = alpha(t_inst) + (1- alpha )t_prev</description>
              <bitRange>[5:3]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- NO_OF_RO_CLKS -->
            <field>
              <name>NO_OF_RO_CLKS</name>
              <description>2^no_of_ro_clks no of clocks of ro clock counts for no of rc clocks in that time to measure timeperiod</description>
              <bitRange>[9:6]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- NO_OF_RC_CLKS -->
            <field>
              <name>NO_OF_RC_CLKS</name>
              <description>2^no_of_rc_clocks = no of rc clocks used in calibration</description>
              <bitRange>[12:10]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- RC_SETTLE_TIME -->
            <field>
              <name>RC_SETTLE_TIME</name>
              <description>no of clocks of RO for the RC clk to settle when enabled</description>
              <bitRange>[15:13]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- RO_TRIGGER_TIME_SEL -->
            <field>
              <name>RO_TRIGGER_TIME_SEL</name>
              <description>ro trigger time select</description>
              <bitRange>[17:16]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- RC_TRIGGER_TIME_SEL -->
            <field>
              <name>RC_TRIGGER_TIME_SEL</name>
              <description>rc trigger time select</description>
              <bitRange>[20:18]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--PERIODIC_RO_CALIB_EN -->
            <field>
              <name>PERIODIC_RO_CALIB_EN</name>
              <description>periodically calibrate RO timeperiod based ro trigger time sel</description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- PERIODIC_RC_CALIB_EN -->
            <field>
              <name>PERIODIC_RC_CALIB_EN</name>
              <description>periodically calibrate RC timeperiod based rc trigger time sel</description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- START_CALIB_RO -->
            <field>
              <name>START_CALIB_RO</name>
              <description>to initiate RO calibration</description>
              <bitRange>[23:23]</bitRange>
              <access>write-only</access>
            </field>
			
			<!-- START_CALIB_RC  -->
            <field>
              <name>START_CALIB_RC</name>
              <description>to initiate RC calibration</description>
              <bitRange>[24:24]</bitRange>
              <access>write-only</access>
            </field>
			
			<!-- RC_XTAL_MUX_SEL -->
            <field>
              <name>RC_XTAL_MUX_SEL</name>
              <description>xtal mux select</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- LOW_POWER_TRIGGER_SEL -->
            <field>
              <name>LOW_POWER_TRIGGER_SEL</name>
              <description>power trigger select</description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- VBATT_TRIGGER_TIME_SEL	 -->
            <field>
              <name>VBATT_TRIGGER_TIME_SEL</name>
              <description>trigger to ipmu block for checking vbatt status periodicaly</description>
              <bitRange>[29:27]</bitRange>
              <access>read-write</access>
            </field>
			
		   <!-- RESERVED1 -->
            <field>
              <name>RESERVED1</name>
              <description>reser</description>
              <bitRange>[31:30]</bitRange>
              <access>read-only</access>
            </field>    		   
		   </fields>
		</register>
		
		<!--  MCU_CAL_REF_CLK_SETTLE_REG:reference clock settle register  -->									<!-- REGISTER 5-->
        <register>
          <name>MCU_CAL_REF_CLK_SETTLE_REG</name>
          <description>reference clock settle register</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000040</resetValue>
		   		   
		   <fields>
            <!-- XTAL_SETTLE-->
            <field>
              <name>XTAL_SETTLE</name>
              <description>no of 32khz clocks for xtal 40mhz clk to settle</description>
              <bitRange>[6:0]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- RESERVED1 -->
            <field>
              <name>RESERVED1</name>
              <description>reser</description>
              <bitRange>[15:7]</bitRange>
              <access>read-only</access>
            </field>
				 
			<!-- VALID_RC_TIMEPERIOD -->
            <field>
              <name>VALID_RC_TIMEPERIOD</name>
              <description>Valid signal for reading RC timeperiod calibrated</description>
              <bitRange>[16:16]</bitRange>
              <access>read-only</access>
            </field>
			
			<!-- VALID_RO_TIMEPERIOD -->
            <field>
              <name>VALID_RO_TIMEPERIOD</name>
              <description>Valid signal for reading RO timeperiod</description>
              <bitRange>[17:17]</bitRange>
              <access>read-only</access>
            </field>
						
			<!-- RESERVED2 -->
            <field>
              <name>RESERVED2</name>
              <description>reser</description>
              <bitRange>[31:18]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
       	</register>		
		
		
		<!--MCU_CAL_RC_TIMEPERIOD_READ:rc timeperiod read register -->									<!-- REGISTER 6-->
        
		<register>
          <name>MCU_CAL_RC_TIMEPERIOD_READ</name>
          <description>rc timeperiod read register</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
		   		   
		   <fields>		   
            <!-- TIMEPERIOD_RC -->            
			<field>
              <name>TIMEPERIOD_RC</name>
              <description>Calibrated RC timeperiod</description>
              <bitRange>[24:0]</bitRange>
              <access>read-only</access>
            </field>

			<!-- RESERVED1 -->            
			<field>
              <name>RESERVED1</name>
              <description>reser</description>
              <bitRange>[31:25]</bitRange>
              <access>read-only</access>
            </field>	      
	      </fields>
       	</register>
		
		<!--MCU_CAL_REF_CLK_TIEMPERIOD_REG:reference clock timeperiod register -->									<!-- REGISTER 7 -->
        <register>
          <name>MCU_CAL_REF_CLK_TIEMPERIOD_REG</name>
          <description>reference clock timeperiod register</description>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00333333</resetValue>
		   		   
		   <fields>		   
            <!-- TIMEPERIOD_REF_CLK	 -->            
			<field>
              <name>TIMEPERIOD_REF_CLK</name>
              <description>timeperiod of reference clk with each bit corresponding to granularity of 2^27 = 1us</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>

			<!-- RESERVED1 -->            
			<field>
              <name>RESERVED1</name>
              <description>reser</description>
              <bitRange>[31:24]</bitRange>
              <access>read-only</access>
            </field>	      
	      </fields>
       	</register>
      </registers>		
	</peripheral>
	
	 <!-- MCU_WDT -->
    <peripheral>
      <name>MCU_WDT</name>
      <version>1.0</version>
      <description>A dedicated window watch dog timer for MCU applications 
				   </description>
      <groupName>WDT</groupName>
      <baseAddress>0x24048300</baseAddress>
      <size>32</size>
      <access>read-write</access>

      <addressBlock>
        <offset>0x00</offset>
        <size>0x1C</size>
        <usage>registers</usage>
      </addressBlock>
	  
	   <interrupt>
        <name>NPSS_TO_MCU_WDT_INTR</name>
        <value>20</value>
      </interrupt>

      
      <registers>
      <!-- MCU_WWD_INTERRUPT_TIMER: WATCHDOG interrupt timer register -->									<!-- REGISTER 1 -->
        <register>
          <name>MCU_WWD_INTERRUPT_TIMER</name>
          <description>WATCHDOG interrupt timer register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
		   		   
		   <fields>
		   <!--WWD_INTERRUPT_TIMER-->
            <field>
              <name>WWD_INTERRUPT_TIMER</name>
              <description>Watchdog Timer programming values</description>
              <bitRange>[4:0]</bitRange>
              <access>read-write</access>
            </field>
			
		   <!-- RESERVED1  -->
            <field>
              <name>RESERVED1</name>
              <description>reser</description>
              <bitRange>[31:5]</bitRange>
              <access>read-only</access>
            </field>		     
			</fields>	
		</register>		
		
		<!-- MCU_WWD_SYSTEM_RESET_TIMER: MCU watchdog system reset register -->									<!-- REGISTER 2-->
        <register>
          <name>MCU_WWD_SYSTEM_RESET_TIMER</name>
          <description>MCU watchdog system reset register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
		   
		   
		   <fields>
            <!-- WWD_SYSTEM_RESET_TIMER -->
            <field>
              <name>WWD_SYSTEM_RESET_TIMER</name>
              <description>Watch dog soc reset delay timer programming values</description>
              <bitRange>[4:0]</bitRange>
              <access>read-write</access>
            </field>
								
			<!-- RESERVED1 -->
            <field>
              <name>RESERVED1</name>
              <description>reser</description>
              <bitRange>[31:5]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>	
			
		<!--  MCU_WWD_WINDOW_TIMER:watchdog window timer register -->									<!-- REGISTER 3-->
        <register>
          <name>MCU_WWD_WINDOW_TIMER</name>
          <description>watchdog window timer register</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
		  		   
		   <fields>
		   	   		
            <!-- WINDOW_TIMER -->
            <field>
              <name>WINDOW_TIMER</name>
              <description>watchdog window timer</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>			
							
			<!-- RESERVED1 -->
            <field>
              <name>RESERVED1</name>
              <description>reser</description>
              <bitRange>[31:4]</bitRange>
              <access>read-only</access>
            </field>
			</fields>
		</register>
		
	<!-- MCU_WWD_ARM_STUCK_EN:watchdog arm stuck enable register  -->									<!-- REGISTER 4-->
        <register>
          <name>MCU_WWD_ARM_STUCK_EN</name>
          <description>watchdog arm stuck enable register</description>
          <addressOffset>0x0c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
		   
		   <fields>
		   
		   <!-- RESERVED1 -->
            <field>
              <name>RESERVED1</name>
              <description>reser</description>
              <bitRange>[15:0]</bitRange>
              <access>read-only</access>
            </field>
			
		   <!-- PROCESSOR_STUCK_RESET_EN -->
            <field>
              <name>PROCESSOR_STUCK_RESET_EN</name>
              <description>Enable to reset M4 core on seeing LOCKUP signal</description>
              <bitRange>[16:16]</bitRange>
              <access>write-only</access>
            </field>
			
			<!-- RESERVED2 -->
            <field>
              <name>RESERVED2</name>
              <description>reser</description>
              <bitRange>[23:17]</bitRange>
              <access>read-only</access>
            </field>
			
			<!-- PROCESSOR_STUCK_RESET_EN -->
            <field>
              <name>PROCESSOR_STUCK_RESET_EN_</name>
              <description>Read signal for processor stuck reset enable</description>
              <bitRange>[24:24]</bitRange>
              <access>read-only</access>
            </field>

			<!-- RESERVED3 -->
            <field>
              <name>RESERVED3</name>
              <description>reser</description>
              <bitRange>[31:25]</bitRange>
              <access>read-only</access>
            </field>			
		  </fields>
		</register>
		
		<!--  MCU_WWD_MODE_AND_RSTART:WATCHDOG mode and restart register  -->									<!-- REGISTER 5-->
        <register>
          <name>MCU_WWD_MODE_AND_RSTART</name>
          <description>WATCHDOG mode and restart register</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
		   		   
		   <fields>
            <!-- WWD_MODE_RSTART-->
            <field>
              <name>WWD_MODE_RSTART</name>
              <description>restart pulse to restart watchdog timer</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- RESERVED1 -->
            <field>
              <name>RESERVED1</name>
              <description>reser</description>
              <bitRange>[15:1]</bitRange>
              <access>read-only</access>
            </field>
				 
			<!-- WWD_MODE_EN_STATUS -->
            <field>
              <name>WWD_MODE_EN_STATUS</name>
              <description>Watchdog timer mode</description>
              <bitRange>[23:16]</bitRange>
              <access>read-write</access>
            </field>
						
			<!-- RESERVED2 -->
            <field>
              <name>RESERVED2</name>
              <description>reser</description>
              <bitRange>[31:24]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
       	</register>			
		<!-- MCU_WWD_KEY_ENABLE:WATCHDOG KEY ENABLE register -->									<!-- REGISTER 6-->     
		<register>
          <name>MCU_WWD_KEY_ENABLE</name>
          <description>watchdog key enable register</description>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0xffffffff</resetValue>
		   		   
		   <fields>		   
            <!-- WWD_KEY_ENABLE -->
            
			<field>
              <name>WWD_KEY_ENABLE</name>
              <description>enable access to program Watch dog registers</description>
              <bitRange>[31:0]</bitRange>
              <access>write-only</access>
            </field>			
	      </fields>
       	</register>
      </registers>		
	</peripheral>
	
	<!-- MCU calender -->
    <peripheral>
      <name>MCU_Calender</name>
      <version>1.0</version>
      <description>The MCU calender acts as RTC  with time in seconds, minutes, hours, days, months, years and centuries 
				   </description>
      <groupName>MCU_Calender</groupName>
      <baseAddress>0x2404821C</baseAddress>
      <size>32</size>
      <access>read-write</access>

      <addressBlock>
        <offset>0x1C</offset>
        <size>0x28</size>
        <usage>registers</usage>
      </addressBlock>

      <interrupt>
        <name>MCU_CAL_RTC</name>
        <value>29</value>
      </interrupt>

      <registers>
      <!-- MCU_CAL_ALARM_PROG_1: MCU calender alarm prog register 1 -->									<!-- REGISTER 1 -->
        <register>
          <name>MCU_CAL_ALARM_PROG_1</name>
          <description>MCU calender alarm prog register 1</description>
          <addressOffset>0x1C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
		   
		   
		   <fields>
            <!-- PROG_ALARM_MSEC -->
            <field>
              <name>PROG_ALARM_MSEC</name>
              <description>milli seconds value of alarm time</description>
              <bitRange>[9:0]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- PROG_ALARM_SEC -->
            <field>
              <name>PROG_ALARM_SEC</name>
              <description>seconds value of alarm time</description>
              <bitRange>[15:10]</bitRange>
              <access>read-write</access>
            </field>
				  
			<!-- PROG_ALARM_MIN -->
            <field>
              <name>PROG_ALARM_MIN</name>
              <description>mins value of alarm time</description>
              <bitRange>[21:16]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- PROG_ALARM_HOUR -->
            <field>
              <name>PROG_ALARM_HOUR</name>
              <description>hours value of alarm time</description>
              <bitRange>[26:22]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- RESERVED1  -->
            <field>
              <name>RESERVED1</name>
              <description>reser</description>
              <bitRange>[31:27]</bitRange>
              <access>read-only</access>
            </field>
			</fields>	
		</register>	
		
	    <!-- MCU_CAL_ALARM_PROG_2: MCU calender alarm prog register 2 -->									<!-- REGISTER 2-->
        <register>
          <name>MCU_CAL_ALARM_PROG_2</name>
          <description>MCU calender alarm prog register 2</description>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
		    
		   <fields>
            <!-- PROG_ALARM_DAY -->
            <field>
              <name>PROG_ALARM_DAY</name>
              <description>day count in alarm time 1-31</description>
              <bitRange>[4:0]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- RESERVED1 -->
            <field>
              <name>RESERVED1</name>
              <description>reser</description>
              <bitRange>[7:5]</bitRange>
              <access>read-only</access>
            </field>
				  
			<!-- PROG_ALARM_MONTH-->
            <field>
              <name>PROG_ALARM_MONTH</name>
              <description>month count in alarm time</description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- RESERVED2 -->
            <field>
              <name>RESERVED2</name>
              <description>reser</description>
              <bitRange>[15:12]</bitRange>
              <access>read-only</access>
            </field>
			
			<!-- PROG_ALARM_YEAR  -->
            <field>
              <name>PROG_ALARM_YEAR</name>
              <description>year count in alarm time 0 - 99</description>
              <bitRange>[22:16]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- PROG_ALARM_CENTURTY  -->
            <field>
              <name>PROG_ALARM_CENTURTY</name>
              <description>century count in alarm time</description>
              <bitRange>[24:23]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- RESERVED3  -->
            <field>
              <name>RESERVED3</name>
              <description>reser</description>
              <bitRange>[30:25]</bitRange>
              <access>read-only</access>
            </field>
			
			<!-- ALARM_EN  -->
            <field>
              <name>ALARM_EN</name>
              <description>alarm function enable for calendar</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
			</fields>
		</register>	
			
	    <!-- MCU_CAL_POWERGATE_REG:MCU calendar powergate register  -->									<!-- REGISTER 3-->
        <register>
          <name>MCU_CAL_POWERGATE_REG</name>
          <description>MCU calender powergate register</description>
          <addressOffset>0x24</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000001</resetValue>
		   
		   
		   <fields>
            <!-- PG_EN_CALENDER -->
            <field>
              <name>PG_EN_CALENDER</name>
              <description>Start calender block</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
				 
			<!-- ENABLE_CALENDER_COMBI-->
            <field>
              <name>ENABLE_CALENDER_COMBI</name>
              <description>Enable calender combitional logic block</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- RESERVED1 -->
            <field>
              <name>RES</name>
              <description>reser</description>
              <bitRange>[31:2]</bitRange>
              <access>read-only</access>
            </field>
			</fields>
		</register>
		
	    <!-- MCU_CAL_PROG_TIME_1:MCU calendar prog time 1 register  -->									<!-- REGISTER 4-->
        <register>
          <name>MCU_CAL_PROG_TIME_1</name>
          <description>MCU calendar prog time 1 register</description>
          <addressOffset>0x28</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
		   
		   
		   <fields>
            <!-- PROG_MSEC -->
            <field>
              <name>PROG_MSEC</name>
              <description>Milli seconds value to be programmed to real time in calendar when pro_time_trig is 1</description>
              <bitRange>[9:0]</bitRange>
              <access>read-write</access>
            </field>
				 
			<!-- PROG_SEC-->
            <field>
              <name>PROG_SEC</name>
              <description>seconds value to be programmed to real time in calendar when pro_time_trig is 1</description>
              <bitRange>[15:10]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- PROG_MIN-->
            <field>
              <name>PROG_MIN</name>
              <description>minutes value to be programmed to real time in calendar when pro_time_trig is 1</description>
              <bitRange>[21:16]</bitRange>
              <access>read-write</access>
            </field>
		
			<!-- PROG_HOUR-->
            <field>
              <name>PROG_HOUR</name>
              <description>hours value to be programmed to real time in calendar when pro_time_trig is 1</description>
              <bitRange>[26:22]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- RESERVED1 -->
            <field>
              <name>RESERVED2</name>
              <description>reser</description>
              <bitRange>[31:27]</bitRange>
              <access>read-only</access>
            </field>
			</fields>
		</register>
		
	    <!-- MCU_CAL_PROG_TIME_2:MCU calendar prog time 2 register  -->									<!-- REGISTER 5-->
        <register>
          <name>MCU_CAL_PROG_TIME_2</name>
          <description>MCU calendar prog time 2 register</description>
          <addressOffset>0x2C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
		   
		   
		   <fields>
            <!-- PROG_DAY -->
            <field>
              <name>PROG_DAY</name>
              <description>day count value to be programmed to real time in calendar when pro_time_trig is 1</description>
              <bitRange>[4:0]</bitRange>
              <access>read-write</access>
            </field>
				 
			<!-- PROG_WEEK_DAY-->
            <field>
              <name>PROG_WEEK_DAY</name>
              <description>program which week day it is</description>
              <bitRange>[7:5]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- PROG_MONTH-->
            <field>
              <name>PROG_MONTH</name>
              <description>month value to be programmed to real time in calendar when pro_time_trig is 1</description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- RESERVED1 -->
            <field>
              <name>RES</name>
              <description>reser</description>
              <bitRange>[15:12]</bitRange>
              <access>read-only</access>
            </field>
			
			<!-- PROG_YEAR-->
            <field>
              <name>PROG_YEAR</name>
              <description>year value to be programmed to real time in calendar when pro_time_trig is 1</description>
              <bitRange>[22:16]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- PROG_CENTURY-->
            <field>
              <name>PROG_CENTURY</name>
              <description>century value to be programmed to real time in calendar when pro_time_trig is 1</description>
              <bitRange>[24:23]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- RESERVED2 -->
            <field>
              <name>RESERVED1</name>
              <description>reser</description>
              <bitRange>[30:25]</bitRange>
              <access>read-only</access>
            </field>
			
			<!-- PROG_TIME_TRIG-->
            <field>
              <name>PROG_TIME_TRIG</name>
              <description>load the programmed to the real time in calendar block</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
			</fields>
		</register>
			
			<!-- MCU_CAL_READ_TIME_MSB:MCU calendar read time msb  register-->									<!-- REGISTER 6-->
        <register>
          <name>MCU_CAL_READ_TIME_MSB</name>
          <description>MCU calendar read time msb</description>
          <addressOffset>0x30</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
		   
		   
		   <fields>
            <!-- WEEK_DAY -->
            <field>
              <name>WEEK_DAY</name>
              <description>week day</description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- MONTHS_COUNT -->
            <field>
              <name>MONTHS_COUNT</name>
              <description>months count</description>
              <bitRange>[6:3]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- YEAR_COUNT -->
            <field>
              <name>YEAR_COUNT</name>
              <description>years count</description>
              <bitRange>[13:7]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- CENTURY_COUNT -->
            <field>
              <name>CENTURY_COUNT</name>
              <description>century count</description>
              <bitRange>[15:14]</bitRange>
              <access>read-write</access>
            </field>
			
			
			<!-- RESERVED1 -->
            <field>
              <name>RESERVED1</name>
              <description>reser</description>
              <bitRange>[31:16]</bitRange>
              <access>read-only</access>
            </field>
			</fields>
		</register>
		
			<!-- MCU_CAL_READ_TIME_LSB:MCU calendar read time lsb  register-->									<!-- REGISTER 7-->
        <register>
          <name>MCU_CAL_READ_TIME_LSB</name>
          <description>MCU calendar read time lsb</description>
          <addressOffset>0x34</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
		   
		   
		   <fields>
            <!-- MILLISECONDS_COUNT -->
            <field>
              <name>MILLISECONDS_COUNT</name>
              <description>milliseconds count</description>
              <bitRange>[9:0]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- SECONDS_COUNT -->
            <field>
              <name>SECONDS_COUNT</name>
              <description>seconds count</description>
              <bitRange>[15:10]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- MINS_COUNT -->
            <field>
              <name>MINS_COUNT</name>
              <description>mins count</description>
              <bitRange>[21:16]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- HOURS_COUNT -->
            <field>
              <name>HOURS_COUNT</name>
              <description>hours count</description>
              <bitRange>[26:22]</bitRange>
              <access>read-write</access>
            </field>
			
			
			<!-- DAYS_COUNT -->
            <field>
              <name>DAYS_COUNT</name>
              <description>days count</description>
              <bitRange>[31:27]</bitRange>
              <access>read-write</access>
            </field>
			</fields>
		</register>
		
		<!-- MCU_CAL_READ_COUNT_TIMER:MCU calendar read count  timer register-->									<!-- REGISTER 8-->
        <register>
          <name>MCU_CAL_READ_COUNT_TIMER</name>
          <description>MCU calendar read count timer</description>
          <addressOffset>0x38</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
		   
		   
		   <fields>
            <!-- READ_COUNT_TIMER -->
            <field>
              <name>READ_COUNT_TIMER</name>
              <description>Read timer which increments by time period value to reach to count milliseconds</description>
              <bitRange>[26:0]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- RESERVED1 -->
            <field>
              <name>RESERVED1</name>
              <description>reser</description>
              <bitRange>[31:27]</bitRange>
              <access>read-only</access>
            </field>
			</fields>
		</register>
			
			<!-- MCU_CAL_SLEEP_CLK_COUNTERS:MCU calendar sleep clock counter register-->									<!-- REGISTER 9-->
        <register>
          <name>MCU_CAL_SLEEP_CLK_COUNTERS</name>
          <description>MCU calendar sleep clock counter</description>
          <addressOffset>0x3C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
		   
		   
		   <fields>
            <!-- SLEEP_CLK_DURATION  -->
            <field>
              <name>SLEEP_CLK_DURATION</name>
              <description>No of sleep clks with respect to APB clock so far from the posedge of sleep clk</description>
              <bitRange>[11:0]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- RESERVED1 -->
            <field>
              <name>RESERVED1</name>
              <description>reser</description>
              <bitRange>[15:12]</bitRange>
              <access>read-only</access>
            </field>
		
			<!-- PCLK_COUNT_WRT_SLEEP_CLK  -->
            <field>
              <name>PCLK_COUNT_WRT_SLEEP_CLK</name>
              <description>no. of APB clks in 1 sleep clock duration</description>
              <bitRange>[27:16]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- RESERVED2 -->
            <field>
              <name>RESERVED2</name>
              <description>reser</description>
              <bitRange>[31:28]</bitRange>
              <access>read-only</access>
            </field>
		  </fields>
		</register>
			
		<!--MCU_CAL_KEY_EANBLE:MCU calendar key enable register-->									<!-- REGISTER 10-->
        <register>
          <name>MCU_CAL_KEY_EANBLE</name>
          <description>MCU calendar key enable</description>
          <addressOffset>0x40</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0xFFFFFFFF</resetValue>
		   
		   <fields>
            <!-- RTC_KEY -->
            <field>
              <name>RTC_KEY</name>
              <description>enable access to program Watch dog registers</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
		   </fields>
		</register>
	  </registers>
	</peripheral>
	
	<!-- POWER DOMAINS-->
    <peripheral>
      <name>POWER_DOMAINS</name>
      <version>1.0</version>
      <description>All the Applications, High Speed Interfaces and Peripherals are segregated
              	  into multiple power domains to achieve lower current consumption when they are inactive.
  				  At reset, all the domains are powered ON. 
				   </description>
      <groupName>POWER_DOMAINS</groupName>
      <baseAddress>0x24048400</baseAddress>
      <size>32</size>
      <access>read-write</access>
 
       <addressBlock>
         <offset>0x08</offset>
         <size>0x88</size>
         <usage>registers</usage>
       </addressBlock>	
 
      <registers>
        <!-- Power Control SET -->									<!-- REGISTER 1 -->
        <register>
          <name>Power_Control_SET</name>
          <description>Enables power for APPLICATIONS, HIGH SPEED INTERFACES, HP-PERIPHERALS domains</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0043BFF4</resetValue>
		   
		   
		   <fields>
		   <!--Reserved1-->
            <field>
              <name>Reserved1</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>	   

		   <!--POWER CONTROL SDMEM-->
            <field>
              <name>PWRCTRL_SDMEM</name>
              <description>Enable Power to SDMEM </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name>
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to the SDMEM.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>				  
            </field>	

		   <!--Reserved2-->
            <field>
              <name>Reserved2</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>	  
				
		   <!--POWER CONTROL EFUSE-->
            <field>
              <name>PWRCTRL_EFUSE</name>
              <description>Enable Power to EFUSE </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name>
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to the EFUSE.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>				  
            </field>				

		   <!--POWER CONTROL CCI-->
            <field>
              <name>PWRCTRL_CCI</name>
              <description>Enable Power to CCI </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name>
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to the CCI.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>				  
            </field>

		   <!--POWER CONTORL PERIPHERAL DOMAIN3-->
            <field>
              <name>PWRCTRL_PERI_DOMAIN3</name>
              <description>Enable Power to PERI-DOMAIN3. </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name>
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to the PERI-DOMAIN3.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>				  
            </field>				

		   <!--POWER CONTORL PERIPHERAL DOMAIN2-->
            <field>
              <name>PWRCTRL_PERI_DOMAIN2</name>
              <description>Enable Power to PERI-DOMAIN2. </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name>
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to the PERI-DOMAIN2.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>				  
            </field>

		   <!--POWER CONTORL PERIPHERAL DOMAIN1-->
            <field>
              <name>PWRCTRL_PERI_DOMAIN1</name>
              <description>Enable Power to PERI-DOMAIN1. </description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name>
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to the PERI-DOMAIN1.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>				  
            </field>

		   <!--POWER CONTORL DMA-->
            <field>
              <name>PWRCTRL_DMA</name>
              <description>Enable Power to DMA. </description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name>
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to the DMA.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>				  
            </field>

		   <!--POWER CONTORL USB-->
            <field>
              <name>PWRCTRL_USB</name>
              <description>Enable Power to USB. </description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name>
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to the USB.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>				  
            </field>

		   <!--POWER CONTORL SDIO-SPI-->
            <field>
              <name>PWRCTRL_SDIO_SPI</name>
              <description>Enable Power to SDIO-SPI Slave.</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name>
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to the SDIO-SPI Slave.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>				  
            </field>	

		   <!--POWER CONTORL ETHERNET-->
            <field>
              <name>PWRCTRL_ETHERNET</name>
              <description>Enable Power to SDIO-SPI Slave.</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name>
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to the ETHERNET.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>				  
            </field>

		   <!--POWER CONTORL QSPI-->
            <field>
              <name>PWRCTRL_QSPI</name>
              <description>Enable Power to QSPI.</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name>
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to the QSPI.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>				  
            </field>			

		   <!--Reserved3-->
            <field>
              <name>Reserved3</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
            </field>				

		   <!--POWER CONTORL ICACHE-->
            <field>
              <name>PWRCTRL_ICACHE</name>
              <description>Enable Power to ICACHE.</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name>
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to the ICACHE.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>				  
            </field>

		   <!--POWER CONTORL FPU-->
            <field>
              <name>PWRCTRL_FPU</name>
              <description>Enable Power to FPU.</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name>
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to the FPU.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>				  
            </field>	

		   <!--POWER CONTORL DEBUG-->
            <field>
              <name>PWRCTRL_DEBUG</name>
              <description>Enable Power to DEBUG.</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name>
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to the DEBUG.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>				  
            </field>	

		   <!--Reserved4-->
            <field>
              <name>Reserved4</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
            </field>

		   <!--Reserved5-->
            <field>
              <name>Reserved5</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[21:19]</bitRange>
              <access>read-write</access>
            </field>

		   <!--POWER CONTORL ROM-->
            <field>
              <name>PWRCTRL_ROM</name>
              <description>Enable Power to ROM.</description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name>
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to the ROM.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>				  
            </field>

		   <!--Reserved6-->
            <field>
              <name>Reserved6</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[31:23]</bitRange>
              <access>read-write</access>
            </field>	
	      </fields>			
	    </register>			

        <!-- Power Control CLEAR -->									<!-- REGISTER 2 -->
        <register>
          <name>Power_Control_CLEAR</name>
          <description>Disables power for APPLICATIONS, HIGH SPEED INTERFACES, HP-PERIPHERALS domains</description>
          <addressOffset>0x0C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0043BFF4</resetValue>
		      
		   <fields>
		   <!--Reserved1-->
            <field>
              <name>Reserved1</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>	   

		   <!--POWER CONTROL SDMEM-->
            <field>
              <name>PWRCTRL_SDMEM</name>
              <description>Disable Power to SDMEM </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name>
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables power to the SDMEM.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>				  
            </field>	

		   <!--Reserved2-->
            <field>
              <name>Reserved2</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>	  
				
		   <!--POWER CONTROL EFUSE-->
            <field>
              <name>PWRCTRL_EFUSE</name>
              <description>Disable Power to EFUSE </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name>
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables power to the EFUSE.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>				  
            </field>				

		   <!--POWER CONTROL CCI-->
            <field>
              <name>PWRCTRL_CCI</name>
              <description>Disable Power to CCI </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name>
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables power to the CCI.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>				  
            </field>

		   <!--POWER CONTORL PERIPHERAL DOMAIN3-->
            <field>
              <name>PWRCTRL_PERI_DOMAIN3</name>
              <description>Disable Power to PERI-DOMAIN3. </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name>
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables power to the PERI-DOMAIN3.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>				  
            </field>				

		   <!--POWER CONTROL PERIPHERAL DOMAIN2-->
            <field>
              <name>PWRCTRL_PERI_DOMAIN2</name>
              <description>Disable Power to PERI-DOMAIN2. </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name>
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables power to the PERI-DOMAIN2.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>				  
            </field>

		   <!--POWER CONTROL PERIPHERAL DOMAIN1-->
            <field>
              <name>PWRCTRL_PERI_DOMAIN1</name>
              <description>Disable Power to PERI-DOMAIN1. </description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name>
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables power to the PERI-DOMAIN1.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>				  
            </field>

		   <!--POWER CONTROL DMA-->
            <field>
              <name>PWRCTRL_DMA</name>
              <description>Disable Power to DMA. </description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name>
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables power to the DMA.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>				  
            </field>

		   <!--POWER CONTROL USB-->
            <field>
              <name>PWRCTRL_USB</name>
              <description>Disable Power to USB. </description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name>
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables power to the USB.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>				  
            </field>

		   <!--POWER CONTROL SDIO-SPI-->
            <field>
              <name>PWRCTRL_SDIO_SPI</name>
              <description>Disable Power to SDIO-SPI Slave.</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name>
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables power to the SDIO-SPI Slave.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>				  
            </field>	

		   <!--POWER CONTROL ETHERNET-->
            <field>
              <name>PWRCTRL_ETHERNET</name>
              <description>Disable Power to SDIO-SPI Slave.</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name>
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables power to the ETHERNET.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>				  
            </field>

		   <!--POWER CONTROL QSPI-->
            <field>
              <name>PWRCTRL_QSPI</name>
              <description>Disable Power to QSPI.</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name>
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables power to the QSPI.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>				  
            </field>			

		   <!--Reserved3-->
            <field>
              <name>Reserved3</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
            </field>				

		   <!--POWER CONTROL ICACHE-->
            <field>
              <name>PWRCTRL_ICACHE</name>
              <description>Disable Power to ICACHE.</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name>
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables power to the ICACHE.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>				  
            </field>

		   <!--POWER CONTROL FPU-->
            <field>
              <name>PWRCTRL_FPU</name>
              <description>Disable Power to FPU.</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name>
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables power to the FPU.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>				  
            </field>	

		   <!--POWER CONTROL DEBUG-->
            <field>
              <name>PWRCTRL_DEBUG</name>
              <description>Disable Power to DEBUG.</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name>
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables power to the DEBUG.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>				  
            </field>	

		   <!--Reserved4-->
            <field>
              <name>Reserved4</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
            </field>

		   <!--Reserved5-->
            <field>
              <name>Reserved5</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[21:19]</bitRange>
              <access>read-write</access>
            </field>

		   <!--POWER CONTROL ROM-->
            <field>
              <name>PWRCTRL_ROM</name>
              <description>Disable Power to ROM.</description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name>
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables power to the ROM.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>				  
            </field>

		   <!--Reserved6-->
            <field>
              <name>Reserved6</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[31:23]</bitRange>
              <access>read-write</access>
            </field>	
	      </fields>			
	    </register>		
		
        <!-- SRAM Power Control REG1 SET -->									<!-- REGISTER 3 -->
        <register>
          <name>SRAM_Power_Control_REG1_SET</name>
          <description>Enables power for HP-SRAM1, HP-SRAM2 and LP-SRAM domains.</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x000F03FF</resetValue>
		      
		   <fields>
		   <!--POWER CONTROL1 HPSRAM1_1-->
            <field>
              <name>PWRCTRL1_HPSRAM1_1</name>
              <description>	It is enables power control1 to all banks in HP-SRAM1-1.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to all Banks in HP-SRAM1-1.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	   

		   <!--POWER CONTROL1 HPSRAM1_2-->
            <field>
              <name>PWRCTRL1_HPSRAM1_2</name>
              <description>	It is enables power control1 to all banks in HP-SRAM1-2.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to all Banks in HP-SRAM1-2.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--POWER CONTROL1 HPSRAM1_3-->
            <field>
              <name>PWRCTRL1_HPSRAM1_3</name>
              <description>	It is enables power control1 to all banks in HP-SRAM1-3.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to all Banks in HP-SRAM1-3.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--POWER CONTROL1 LPSRAM_1-->
            <field>
              <name>PWRCTRL1_LPSRAM_1</name>
              <description>	It is enables power control1 to all banks in LP-SRAM-1.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to all Banks in LP-SRAM-1.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--POWER CONTROL1 LPSRAM_2-->
            <field>
              <name>PWRCTRL1_LPSRAM_2</name>
              <description>	It is enables power control1 to all banks in LP-SRAM-2.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to all Banks in LP-SRAM-2.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--POWER CONTROL1 LPSRAM_3-->
            <field>
              <name>PWRCTRL1_LPSRAM_3</name>
              <description>	It is enables power control1 to all banks in LP-SRAM-3.</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to all Banks in LP-SRAM-3.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--POWER CONTROL1 LPSRAM_4-->
            <field>
              <name>PWRCTRL1_LPSRAM_4</name>
              <description>	It is enables power control1 to all banks in LP-SRAM-4.</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to all Banks in LP-SRAM-4.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--POWER CONTROL1 LPSRAM_5-->
            <field>
              <name>PWRCTRL1_LPSRAM_5</name>
              <description>	It is enables power control1 to all banks in LP-SRAM-5.</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to all Banks in LP-SRAM-5.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--POWER CONTROL1 LPSRAM_6-->
            <field>
              <name>PWRCTRL1_LPSRAM_6</name>
              <description>	It is enables power control1 to all banks in LP-SRAM-6.</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to all Banks in LP-SRAM-6.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--POWER CONTROL1 LPSRAM_7-->
            <field>
              <name>PWRCTRL1_LPSRAM_7</name>
              <description>	It is enables power control1 to all banks in LP-SRAM-7.</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to all Banks in LP-SRAM-7.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>

		   <!--Reserved1-->
            <field>
              <name>Reserved1</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[15:10]</bitRange>
              <access>read-write</access>
            </field>	

		   <!--POWER CONTROL1 HPSRAM2_1-->
            <field>
              <name>PWRCTRL1_HPSRAM2_1</name>
              <description>	It is enables power control1 to all banks in HP-SRAM2-1.</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to all Banks in HP-SRAM2-1.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>

		   <!--POWER CONTROL1 HPSRAM2_2-->
            <field>
              <name>PWRCTRL1_HPSRAM2_2</name>
              <description>	It is enables power control1 to all banks in HP-SRAM2-2.</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to all Banks in HP-SRAM2-2.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>

		   <!--POWER CONTROL1 HPSRAM2_3-->
            <field>
              <name>PWRCTRL1_HPSRAM2_3</name>
              <description>	It is enables power control1 to all banks in HP-SRAM2-3.</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to all Banks in HP-SRAM2-3.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>

		   <!--POWER CONTROL1 HPSRAM2_4-->
            <field>
              <name>PWRCTRL1_HPSRAM2_4</name>
              <description>	It is enables power control1 to all banks in HP-SRAM2-4.</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to all Banks in HP-SRAM2-4.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--Reserved2-->
            <field>
              <name>Reserved2</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[31:20]</bitRange>
              <access>read-write</access>
            </field>	
	      </fields>			
	    </register>

        <!-- SRAM Power Control REG1 CLEAR -->									<!-- REGISTER 4 -->
        <register>
          <name>SRAM_Power_Control_REG1_CLEAR</name>
          <description>Disables power for HP-SRAM, HP-SRAM2 and LP-SRAM domains.</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x000F03FF</resetValue>
		      
		   <fields>
		   <!--POWER CONTROL1 HPSRAM1_1-->
            <field>
              <name>PWRCTRL1_HPSRAM1_1</name>
              <description>	It is disables power control1 to all banks in HP-SRAM1-1.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables power to all Banks in HP-SRAM1-1.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	   

		   <!--POWER CONTROL1 HPSRAM1_2-->
            <field>
              <name>PWRCTRL1_HPSRAM1_2</name>
              <description>	It is disables power control1 to all banks in HP-SRAM1-2.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables power to all Banks in HP-SRAM1-2.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--POWER CONTROL1 HPSRAM1_3-->
            <field>
              <name>PWRCTRL1_HPSRAM1_3</name>
              <description>	It is disables power control1 to all banks in HP-SRAM1-3.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables power to all Banks in HP-SRAM1-3.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--POWER CONTROL1 LPSRAM_1-->
            <field>
              <name>PWRCTRL1_LPSRAM_1</name>
              <description>	It is disables power control1 to all banks in LP-SRAM-1.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables power to all Banks in LP-SRAM-1.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--POWER CONTROL1 LPSRAM_2-->
            <field>
              <name>PWRCTRL1_LPSRAM_2</name>
              <description>	It is disables power control1 to all banks in LP-SRAM-2.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables power to all Banks in LP-SRAM-2.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--POWER CONTROL1 LPSRAM_3-->
            <field>
              <name>PWRCTRL1_LPSRAM_3</name>
              <description>	It is disables power control1 to all banks in LP-SRAM-3.</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables power to all Banks in LP-SRAM-3.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--POWER CONTROL1 LPSRAM_4-->
            <field>
              <name>PWRCTRL1_LPSRAM_4</name>
              <description>	It is disables power control1 to all banks in LP-SRAM-4.</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables power to all Banks in LP-SRAM-4.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--POWER CONTROL1 LPSRAM_5-->
            <field>
              <name>PWRCTRL1_LPSRAM_5</name>
              <description>	It is disables power control1 to all banks in LP-SRAM-5.</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables power to all Banks in LP-SRAM-5.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--POWER CONTROL1 LPSRAM_6-->
            <field>
              <name>PWRCTRL1_LPSRAM_6</name>
              <description>	It is disables power control1 to all banks in LP-SRAM-6.</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables power to all Banks in LP-SRAM-6.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--POWER CONTROL1 LPSRAM_7-->
            <field>
              <name>PWRCTRL1_LPSRAM_7</name>
              <description>	It is disables power control1 to all banks in LP-SRAM-7.</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables power to all Banks in LP-SRAM-7.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>

		   <!--Reserved1-->
            <field>
              <name>Reserved1</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[15:10]</bitRange>
              <access>read-write</access>
            </field>	

		   <!--POWER CONTROL1 HPSRAM2_1-->
            <field>
              <name>PWRCTRL1_HPSRAM2_1</name>
              <description>	It is disables power control1 to all banks in HP-SRAM2-1.</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables power to all Banks in HP-SRAM2-1.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>

		   <!--POWER CONTROL1 HPSRAM2_2-->
            <field>
              <name>PWRCTRL1_HPSRAM2_2</name>
              <description>	It is disables power to all banks in HP-SRAM2-2.</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables power to all Banks in HP-SRAM2-2.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>

		   <!--POWER CONTROL1 HPSRAM2_3-->
            <field>
              <name>PWRCTRL1_HPSRAM2_3</name>
              <description>	It is disables power control1 to all banks in HP-SRAM2-3.</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables power to all Banks in HP-SRAM2-3.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>

		   <!--POWER CONTROL1 HPSRAM2_4-->
            <field>
              <name>PWRCTRL1_HPSRAM2_4</name>
              <description>	It is disables power control1 to all banks in HP-SRAM2-4.</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables power to all Banks in HP-SRAM2-4.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--Reserved2-->
            <field>
              <name>Reserved2</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[31:20]</bitRange>
              <access>read-write</access>
            </field>	
	      </fields>			
	    </register>	

        <!-- SRAM Power Control REG2 SET -->									<!-- REGISTER 5 -->
        <register>
          <name>SRAM_Power_Control_REG2_SET</name>
          <description>Enables power for HP-SRAM, HP-SRAM2 and LP-SRAM domains.</description>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x000F03FF</resetValue>
		      
		   <fields>
		   <!--POWER CONTROL2 HPSRAM1_1-->
            <field>
              <name>PWRCTRL2_HPSRAM1_1</name>
              <description>	It is enable power control2 to all banks in HP-SRAM1-1.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to all Banks in HP-SRAM1-1.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	   

		   <!--POWER CONTROL2 HPSRAM1_2-->
            <field>
              <name>PWRCTRL2_HPSRAM1_2</name>
              <description>	It is enable power control2 to all banks in HP-SRAM1-2.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to all Banks in HP-SRAM1-2.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--POWER CONTROL2 HPSRAM1_3-->
            <field>
              <name>PWRCTRL2_HPSRAM1_3</name>
              <description>	It is enable power control2 to all banks in HP-SRAM1-3.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to all Banks in HP-SRAM1-3.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--POWER CONTROL2 LPSRAM_1-->
            <field>
              <name>PWRCTRL2_LPSRAM_1</name>
              <description>	It is enable power control2 to all banks in LP-SRAM-1.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to all Banks in LP-SRAM-1.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--POWER CONTROL2 LPSRAM_2-->
            <field>
              <name>PWRCTRL2_LPSRAM_2</name>
              <description>	It is enable power control2 to all banks in LP-SRAM-2.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to all Banks in LP-SRAM-2.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--POWER CONTROL2 LPSRAM_3-->
            <field>
              <name>PWRCTRL2_LPSRAM_3</name>
              <description>	It is enable power to all banks in LP-SRAM-3.</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to all Banks in LP-SRAM-3.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--POWER CONTROL2 LPSRAM_4-->
            <field>
              <name>PWRCTRL2_LPSRAM_4</name>
              <description>	It is enable power control2 to all banks in LP-SRAM-4.</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to all Banks in LP-SRAM-4.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--POWER CONTROL2 LPSRAM_5-->
            <field>
              <name>PWRCTRL2_LPSRAM_5</name>
              <description>	It is enables power control2 to all banks in LP-SRAM-5.</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to all Banks in LP-SRAM-5.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--POWER CONTROL2 LPSRAM_6-->
            <field>
              <name>PWRCTRL2_LPSRAM_6</name>
              <description>	It is enables power control2 to all banks in LP-SRAM-6.</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to all Banks in LP-SRAM-6.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--POWER CONTROL2 LPSRAM_7-->
            <field>
              <name>PWRCTRL2_LPSRAM_7</name>
              <description>	It is enable power control2 to all banks in LP-SRAM-7.</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to all Banks in LP-SRAM-7.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>

		   <!--Reserved1-->
            <field>
              <name>Reserved1</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[15:10]</bitRange>
              <access>read-write</access>
            </field>	

		   <!--POWER CONTROL2 HPSRAM2_1-->
            <field>
              <name>PWRCTRL2_HPSRAM2_1</name>
              <description>	It is enable power control2 to all banks in HP-SRAM2-1.</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this  enables power to all Banks in HP-SRAM2-1.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>

		   <!--POWER CONTROL2 HPSRAM2_2-->
            <field>
              <name>PWRCTRL2_HPSRAM2_2</name>
              <description>	It is enable power control2 to all banks in HP-SRAM2-2.</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to all Banks in HP-SRAM2-2.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>

		   <!--POWER CONTROL2 HPSRAM2_3-->
            <field>
              <name>PWRCTRL2_HPSRAM2_3</name>
              <description>	It is enable power control2 to all banks in HP-SRAM2-3.</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to all Banks in HP-SRAM2-3.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>

		   <!--POWER CONTROL2 HPSRAM2_4-->
            <field>
              <name>PWRCTRL2_HPSRAM2_4</name>
              <description>	It is enable power control2 to all banks in HP-SRAM2-4.</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to all Banks in HP-SRAM2-4.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--Reserved2-->
            <field>
              <name>Reserved2</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[31:20]</bitRange>
              <access>read-write</access>
            </field>	
	      </fields>			
	    </register>	

        <!-- SRAM Power Control REG2 CLEAR -->									<!-- REGISTER 6 -->
        <register>
          <name>SRAM_Power_Control_REG2_CLEAR</name>
          <description>Disables power for HP-SRAM, HP-SRAM2 and LP-SRAM domains.</description>
          <addressOffset>0x1C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x000F03FF</resetValue>
		      
		   <fields>
		   <!--POWER CONTROL2 HPSRAM1_1-->
            <field>
              <name>PWRCTRL2_HPSRAM1_1</name>
              <description>	It is disable power control2 to all banks in HP-SRAM1-1.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables power to all Banks in HP-SRAM1-1.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	   

		   <!--POWER CONTROL2 HPSRAM1_2-->
            <field>
              <name>PWRCTRL2_HPSRAM1_2</name>
              <description>	It is disable power control2 to all banks in HP-SRAM1-2.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables power to all Banks in HP-SRAM1-2.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--POWER CONTROL2 HPSRAM1_3-->
            <field>
              <name>PWRCTRL2_HPSRAM1_3</name>
              <description>	It is disable power control2 to all banks in HP-SRAM1-3.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables power to all Banks in HP-SRAM1-3.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--POWER CONTROL2 LPSRAM_1-->
            <field>
              <name>PWRCTRL2_LPSRAM_1</name>
              <description>	It is disable power control2 to all banks in LP-SRAM-1.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables power to all Banks in LP-SRAM-1.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--POWER CONTROL2 LPSRAM_2-->
            <field>
              <name>PWRCTRL2_LPSRAM_2</name>
              <description>	It is disable power control2 to all banks in LP-SRAM-2.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables power to all Banks in LP-SRAM-2.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--POWER CONTROL2 LPSRAM_3-->
            <field>
              <name>PWRCTRL2_LPSRAM_3</name>
              <description>	It is disable power to all banks in LP-SRAM-3.</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables power to all Banks in LP-SRAM-3.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--POWER CONTROL2 LPSRAM_4-->
            <field>
              <name>PWRCTRL2_LPSRAM_4</name>
              <description>	It is disable power control2 to all banks in LP-SRAM-4.</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables power to all Banks in LP-SRAM-4.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--POWER CONTROL2 LPSRAM_5-->
            <field>
              <name>PWRCTRL2_LPSRAM_5</name>
              <description>	It is disable power control2 to all banks in LP-SRAM-5.</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables power to all Banks in LP-SRAM-5.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--POWER CONTROL2 LPSRAM_6-->
            <field>
              <name>PWRCTRL2_LPSRAM_6</name>
              <description>	It is disable power control2 to all banks in LP-SRAM-6.</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables power to all Banks in LP-SRAM-6.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--POWER CONTROL2 LPSRAM_7-->
            <field>
              <name>PWRCTRL2_LPSRAM_7</name>
              <description>	It is disable power control2 to all banks in LP-SRAM-7.</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables power to all Banks in LP-SRAM-7.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>

		   <!--Reserved1-->
            <field>
              <name>Reserved1</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[15:10]</bitRange>
              <access>read-write</access>
            </field>	

		   <!--POWER CONTROL2 HPSRAM2_1-->
            <field>
              <name>PWRCTRL2_HPSRAM2_1</name>
              <description>	It is disable power control2 to all banks in HP-SRAM2-1.</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables power to all Banks in HP-SRAM2-1.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>

		   <!--POWER CONTROL2 HPSRAM2_2-->
            <field>
              <name>PWRCTRL2_HPSRAM2_2</name>
              <description>	It is disable power control2 to all banks in HP-SRAM2-2.</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables power to all Banks in HP-SRAM2-2.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>

		   <!--POWER CONTROL2 HPSRAM2_3-->
            <field>
              <name>PWRCTRL2_HPSRAM2_3</name>
              <description>	It is disable power control2 to all banks in HP-SRAM2-3.</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables power to all Banks in HP-SRAM2-3.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>

		   <!--POWER CONTROL2 HPSRAM2_4-->
            <field>
              <name>PWRCTRL2_HPSRAM2_4</name>
              <description>	It is disable power control2 to all banks in HP-SRAM2-4.</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables power to all Banks in HP-SRAM2-4.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--Reserved2-->
            <field>
              <name>Reserved2</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[31:20]</bitRange>
              <access>read-write</access>
            </field>	
	      </fields>			
	    </register>

        <!-- SRAM Power Control REG3 SET -->									<!-- REGISTER 7 -->
        <register>
          <name>SRAM_Power_Control_REG3_SET</name>
          <description>Enables isolation on HP-SRAM, HP-SRAM2 and LP-SRAM input signals.</description>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00010009</resetValue>
		      
		   <fields>
		   <!--INP ISO HP SRAM1-->
            <field>
              <name>INP_ISO_HP_SRAM1</name>
              <description>	It is enables isolation on inputs for HP-SRAM1 Banks.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables isolation on inputs for HP-SRAM1 Banks.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--Reserved1-->
            <field>
              <name>Reserved1</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>				

		   <!--INP ISOLATION LP SRAM-->
            <field>
              <name>INP_ISO_LP_SRAM</name>
              <description>	It is enable isolation on inputs for LP-SRAM Banks.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables isolation on inputs for LP-SRAM Banks.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	
			
		   <!--Reserved2-->
            <field>
              <name>Reserved2</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[15:4]</bitRange>
              <access>read-write</access>
            </field>				

		   <!--INP ISO HP SRAM2-->
            <field>
              <name>INP_ISO_HP_SRAM2</name>
              <description>	It is enables isolation on inputs for HP-SRAM2 Banks.</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables isolation on inputs for HP-SRAM2 Banks.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--Reserved3-->
            <field>
              <name>Reserved3</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[31:17]</bitRange>
              <access>read-write</access>
            </field>			
	      </fields>			
	    </register>		

        <!-- SRAM Power Control REG3 CLEAR -->									<!-- REGISTER 8 -->
        <register>
          <name>SRAM_Power_Control_REG3_CLEAR</name>
          <description>Disables isolation on HP-SRAM, HP-SRAM2 and LP-SRAM input signals.</description>
          <addressOffset>0x24</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00010009</resetValue>
		      
		   <fields>
		   <!--INP ISO HP SRAM1-->
            <field>
              <name>INP_ISO_HP_SRAM1</name>
              <description>	It is disables isolation on inputs for HP-SRAM1 Banks.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables isolation on inputs for HP-SRAM1 Banks.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--Reserved1-->
            <field>
              <name>Reserved1</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>				

		   <!--INP ISOLATION LP SRAM-->
            <field>
              <name>INP_ISO_LP_SRAM</name>
              <description>	It is disable isolation on inputs for LP-SRAM Banks.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables isolation on inputs for LP-SRAM Banks.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	
			
		   <!--Reserved2-->
            <field>
              <name>Reserved2</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[15:4]</bitRange>
              <access>read-write</access>
            </field>				

		   <!--INP ISO HP SRAM2-->
            <field>
              <name>INP_ISO_HP_SRAM2</name>
              <description>	It is disables isolation on inputs for HP-SRAM2 Banks.</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables isolation on inputs for HP-SRAM2 Banks.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--Reserved3-->
            <field>
              <name>Reserved3</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[31:17]</bitRange>
              <access>read-write</access>
            </field>			
	      </fields>			
	    </register>	

        <!-- SRAM Power Control REG4 SET -->									<!-- REGISTER 9 -->
        <register>
          <name>SRAM_Power_Control_REG4_SET</name>
          <description>Enables Deep-Sleep for HP-SRAM, HP-SRAM2 and LP-SRAM domains.</description>
          <addressOffset>0x28</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0FFF7FFF</resetValue>
		      
		   <fields>
		   <!--Deep Sleep HPSRAM1_1_B1-->
            <field>
              <name>DS_HPSRAM1_1_B1</name>
              <description>It is enable deep sleep mode to 1st Bank in HP-SRAM1-1.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables deep sleep mode to 1st Bank in HP-SRAM1-1.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--Deep Sleep HPSRAM1_2_B1-->
            <field>
              <name>DS_HPSRAM1_2_B1</name>
              <description>It is enable deep sleep mode to 1st Bank in HP-SRAM1-2.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables deep sleep mode to 1st Bank in HP-SRAM1-2.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>					

		   <!--Deep Sleep HPSRAM1_2_B2-->
            <field>
              <name>DS_HPSRAM1_2_B2</name>
              <description>It is enable deep sleep mode to 2nd Bank in HP-SRAM1-2.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables deep sleep mode to 2nd Bank in HP-SRAM1-2.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>
			
		   <!--Deep Sleep HPSRAM1_3_B1-->
            <field>
              <name>DS_HPSRAM1_3_B1</name>
              <description>	It is enable deep sleep mode to 1st Bank in HP-SRAM1-3.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables deep sleep mode to 1st Bank in HP-SRAM1-3.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	
			
		   <!--Deep Sleep LPSRAM_1_B1-->
            <field>
              <name>DS_LPSRAM_1_B1</name>
              <description>	It is enable deep sleep mode to 1st Bank in LP-SRAM-1.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables deep sleep mode to 1st Bank in LP-SRAM-1.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>			
			
		   <!-- Deep Sleep LPSRAM_2_B1-->
            <field>
              <name>DS_LPSRAM_2_B1</name>
              <description>	It is enable deep sleep mode to 1st Bank in LP-SRAM-2.</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables deep sleep mode to 1st Bank in LP-SRAM-2.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>

		   <!-- Deep Sleep LPSRAM_3_B1-->
            <field>
              <name>DS_LPSRAM_3_B1</name>
              <description>	It is enable deep sleep mode to 1st Bank in LP-SRAM-3.</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables deep sleep mode to 1st Bank in LP-SRAM-3.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>				

		   <!-- Deep Sleep LPSRAM_4_B1-->
            <field>
              <name>DS_LPSRAM_4_B1</name>
              <description>	It is enables deep sleep mode to 1st Bank in LP-SRAM-4.</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables deep sleep mode to 1st Bank in LP-SRAM-4.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>
			
		   <!-- Deep Sleep LPSRAM_5_B1-->
            <field>
              <name>DS_LPSRAM_5_B1</name>
              <description>	It is enables deep sleep mode to 1st Bank in LP-SRAM-5.</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables deep sleep mode to 1st Bank in LP-SRAM-5.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!-- Deep Sleep LPSRAM_5_B2-->
            <field>
              <name>DS_LPSRAM_5_B2</name>
              <description>	It is enables deep sleep mode to 2nd Bank in LP-SRAM-5.</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables deep sleep mode to 2nd Bank in LP-SRAM-5.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>				

		   <!-- Deep Sleep LPSRAM_6_B1-->
            <field>
              <name>DS_LPSRAM_6_B1</name>
              <description>	It is enables deep sleep mode to 1st Bank in LP-SRAM-6.</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables deep sleep mode to 1st Bank in LP-SRAM-6.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>
			
		   <!-- Deep Sleep LPSRAM_6_B2-->
            <field>
              <name>DS_LPSRAM_6_B2</name>
              <description>	It is enables deep sleep mode to 2nd Bank in LP-SRAM-6.</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables deep sleep mode to 2nd Bank in LP-SRAM-6.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>			

		   <!-- Deep Sleep LPSRAM_6_B3-->
            <field>
              <name>DS_LPSRAM_6_B3</name>
              <description>	It is enables deep sleep mode to 3rd Bank in LP-SRAM-6.</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables deep sleep mode to 3rd Bank in LP-SRAM-6.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!-- Deep Sleep LPSRAM_6_B4-->
            <field>
              <name>DS_LPSRAM_6_B4</name>
              <description>	It is enables deep sleep mode to 4th Bank in LP-SRAM-6.</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables deep sleep mode to 4th Bank in LP-SRAM-6.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	
			
		   <!-- Deep Sleep LPSRAM_7_B1-->
            <field>
              <name>DS_LPSRAM_7_B1</name>
              <description>	It is enables deep sleep mode to 1st Bank in LP-SRAM-7.</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables deep sleep mode to 1st Bank in LP-SRAM-7.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>			
			
		   <!--Reserved1-->
            <field>
              <name>Reserved1</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>				
			
		   <!-- Deep Sleep HPSRAM2_1_B1-->
            <field>
              <name>DS_HPSRAM2_1_B1</name>
              <description>	It is enables deep sleep mode to 1st Bank in HP-SRAM2-1.</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables deep sleep mode to 1st Bank in HP-SRAM2-1.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>
			
		   <!-- Deep Sleep HPSRAM2_2_B1-->
            <field>
              <name>DS_HPSRAM2_2_B1</name>
              <description>	It is enables deep sleep mode to 1st Bank in HP-SRAM2-2.</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables deep sleep mode to 1st Bank in HP-SRAM2-2.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>			

		   <!-- Deep Sleep HPSRAM2_2_B2-->
            <field>
              <name>DS_HPSRAM2_2_B2</name>
              <description>	It is enables deep sleep mode to 2nd Bank in HP-SRAM2-2.</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables deep sleep mode to 2nd Bank in HP-SRAM2-2.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!-- Deep Sleep HPSRAM2_3_B1-->
            <field>
              <name>DS_HPSRAM2_3_B1</name>
              <description>	It is enables deep sleep mode to 1st Bank in HP-SRAM2-3.</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables deep sleep mode to 1st Bank in HP-SRAM2-3.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!-- Deep Sleep HPSRAM2_3_B2-->
            <field>
              <name>DS_HPSRAM2_3_B2</name>
              <description>	It is enables deep sleep mode to 2nd Bank in HP-SRAM2-3.</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables deep sleep mode to 2nd Bank in HP-SRAM2-3.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>				

		   <!-- Deep Sleep HPSRAM2_3_B3-->
            <field>
              <name>DS_HPSRAM2_3_B3</name>
              <description>	It is enables deep sleep mode to 3rd Bank in HP-SRAM2-3.</description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables deep sleep mode to 3rd Bank in HP-SRAM2-3.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	
			
		   <!-- Deep Sleep HPSRAM2_3_B4-->
            <field>
              <name>DS_HPSRAM2_3_B4</name>
              <description>	It is enables deep sleep mode to 4th Bank in HP-SRAM2-3.</description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables deep sleep mode to 4th Bank in HP-SRAM2-3.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!-- Deep Sleep HPSRAM2_3_B5-->
            <field>
              <name>DS_HPSRAM2_3_B5</name>
              <description>	It is enables deep sleep mode to 5th Bank in HP-SRAM2-3.</description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables deep sleep mode to 5th Bank in HP-SRAM2-3.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>

		   <!-- Deep Sleep HPSRAM2_4_B1-->
            <field>
              <name>DS_HPSRAM2_4_B1</name>
              <description>	It is enables deep sleep mode to 1st Bank in HP-SRAM2-4.</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables deep sleep mode to 1st Bank in HP-SRAM2-4.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>

		   <!-- Deep Sleep HPSRAM2_4_B2-->
            <field>
              <name>DS_HPSRAM2_4_B2</name>
              <description>	It is enables deep sleep mode to 2nd Bank in HP-SRAM2-4.</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables deep sleep mode to 2nd Bank in HP-SRAM2-4.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>

		   <!-- Deep Sleep HPSRAM2_4_B3-->
            <field>
              <name>DS_HPSRAM2_4_B3</name>
              <description>	It is enables deep sleep mode to 3rd Bank in HP-SRAM2-4.</description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables deep sleep mode to 3rd Bank in HP-SRAM2-4.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!-- Deep Sleep HPSRAM2_4_B4-->
            <field>
              <name>DS_HPSRAM2_4_B4</name>
              <description>	It is enables deep sleep mode to 4th Bank in HP-SRAM2-4.</description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables deep sleep mode to 4th Bank in HP-SRAM2-4.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>			

		   <!--Reserved2-->
            <field>
              <name>Reserved2</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[31:28]</bitRange>
              <access>read-write</access>
            </field>			
	      </fields>			
	    </register>	

        <!-- SRAM Power Control REG4 CLEAR -->									<!-- REGISTER 10 -->
        <register>
          <name>SRAM_Power_Control_REG4_CLEAR</name>
          <description>Disables Deep-Sleep for HP-SRAM, HP-SRAM2 and LP-SRAM domains</description>
          <addressOffset>0x2C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0FFF7FFF</resetValue>
		      
		   <fields>
		   <!--Deep Sleep HPSRAM1_1_B1-->
            <field>
              <name>DS_HPSRAM1_1_B1</name>
              <description>It is disable deep sleep mode to 1st Bank in HP-SRAM1-1.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables deep sleep mode to 1st Bank in HP-SRAM1-1.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--Deep Sleep HPSRAM1_2_B1-->
            <field>
              <name>DS_HPSRAM1_2_B1</name>
              <description>It is disable deep sleep mode to 1st Bank in HP-SRAM1-2.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables deep sleep mode to 1st Bank in HP-SRAM1-2.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>					

		   <!--Deep Sleep HPSRAM1_2_B2-->
            <field>
              <name>DS_HPSRAM1_2_B2</name>
              <description>It is disable deep sleep mode to 2nd Bank in HP-SRAM1-2.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables deep sleep mode to 2nd Bank in HP-SRAM1-2.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>
			
		   <!--Deep Sleep HPSRAM1_3_B1-->
            <field>
              <name>DS_HPSRAM1_3_B1</name>
              <description>	It is disable deep sleep mode to 1st Bank in HP-SRAM1-3.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables deep sleep mode to 1st Bank in HP-SRAM1-3.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	
			
		   <!--Deep Sleep LPSRAM_1_B1-->
            <field>
              <name>DS_LPSRAM_1_B1</name>
              <description>	It is disable deep sleep mode to 1st Bank in LP-SRAM-1.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables deep sleep mode to 1st Bank in LP-SRAM-1.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>			
			
		   <!-- Deep Sleep LPSRAM_2_B1-->
            <field>
              <name>DS_LPSRAM_2_B1</name>
              <description>	It is disable deep sleep mode to 1st Bank in LP-SRAM-2.</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables deep sleep mode to 1st Bank in LP-SRAM-2.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>

		   <!-- Deep Sleep LPSRAM_3_B1-->
            <field>
              <name>DS_LPSRAM_3_B1</name>
              <description>	It is disable deep sleep mode to 1st Bank in LP-SRAM-3.</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables deep sleep mode to 1st Bank in LP-SRAM-3.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>				

		   <!-- Deep Sleep LPSRAM_4_B1-->
            <field>
              <name>DS_LPSRAM_4_B1</name>
              <description>	It is disable deep sleep mode to 1st Bank in LP-SRAM-4.</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables deep sleep mode to 1st Bank in LP-SRAM-4.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>
			
		   <!-- Deep Sleep LPSRAM_5_B1-->
            <field>
              <name>DS_LPSRAM_5_B1</name>
              <description>	It is disable deep sleep mode to 1st Bank in LP-SRAM-5.</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables deep sleep mode to 1st Bank in LP-SRAM-5.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!-- Deep Sleep LPSRAM_5_B2-->
            <field>
              <name>DS_LPSRAM_5_B2</name>
              <description>	It is disable deep sleep mode to 2nd Bank in LP-SRAM-5.</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables deep sleep mode to 2nd Bank in LP-SRAM-5.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>				

		   <!-- Deep Sleep LPSRAM_6_B1-->
            <field>
              <name>DS_LPSRAM_6_B1</name>
              <description>	It is disable deep sleep mode to 1st Bank in LP-SRAM-6.</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables deep sleep mode to 1st Bank in LP-SRAM-6.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>
			
		   <!-- Deep Sleep LPSRAM_6_B2-->
            <field>
              <name>DS_LPSRAM_6_B2</name>
              <description>	It is disable deep sleep mode to 2nd Bank in LP-SRAM-6.</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables deep sleep mode to 2nd Bank in LP-SRAM-6.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>			

		   <!-- Deep Sleep LPSRAM_6_B3-->
            <field>
              <name>DS_LPSRAM_6_B3</name>
              <description>	It is disable deep sleep mode to 3rd Bank in LP-SRAM-6.</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables deep sleep mode to 3rd Bank in LP-SRAM-6.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!-- Deep Sleep LPSRAM_6_B4-->
            <field>
              <name>DS_LPSRAM_6_B4</name>
              <description>	It is disable deep sleep mode to 4th Bank in LP-SRAM-6.</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables deep sleep mode to 4th Bank in LP-SRAM-6.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	
			
		   <!-- Deep Sleep LPSRAM_7_B1-->
            <field>
              <name>DS_LPSRAM_7_B1</name>
              <description>	It is disable deep sleep mode to 1st Bank in LP-SRAM-7.</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables deep sleep mode to 1st Bank in LP-SRAM-7.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>			
			
		   <!--Reserved1-->
            <field>
              <name>Reserved1</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>				
			
		   <!-- Deep Sleep HPSRAM2_1_B1-->
            <field>
              <name>DS_HPSRAM2_1_B1</name>
              <description>	It is disable deep sleep mode to 1st Bank in HP-SRAM2-1.</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables deep sleep mode to 1st Bank in HP-SRAM2-1.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>
			
		   <!-- Deep Sleep HPSRAM2_2_B1-->
            <field>
              <name>DS_HPSRAM2_2_B1</name>
              <description>	It is disable deep sleep mode to 1st Bank in HP-SRAM2-2.</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disable deep sleep mode to 1st Bank in HP-SRAM2-2.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>			

		   <!-- Deep Sleep HPSRAM2_2_B2-->
            <field>
              <name>DS_HPSRAM2_2_B2</name>
              <description>	It is disable deep sleep mode to 2nd Bank in HP-SRAM2-2.</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables deep sleep mode to 2nd Bank in HP-SRAM2-2.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!-- Deep Sleep HPSRAM2_3_B1-->
            <field>
              <name>DS_HPSRAM2_3_B1</name>
              <description>	It is disable deep sleep mode to 1st Bank in HP-SRAM2-3.</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables deep sleep mode to 1st Bank in HP-SRAM2-3.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!-- Deep Sleep HPSRAM2_3_B2-->
            <field>
              <name>DS_HPSRAM2_3_B2</name>
              <description>	It is disable deep sleep mode to 2nd Bank in HP-SRAM2-3.</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables deep sleep mode to 2nd Bank in HP-SRAM2-3.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>				

		   <!-- Deep Sleep HPSRAM2_3_B3-->
            <field>
              <name>DS_HPSRAM2_3_B3</name>
              <description>	It is disable deep sleep mode to 3rd Bank in HP-SRAM2-3.</description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables deep sleep mode to 3rd Bank in HP-SRAM2-3.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	
			
		   <!-- Deep Sleep HPSRAM2_3_B4-->
            <field>
              <name>DS_HPSRAM2_3_B4</name>
              <description>	It is disable deep sleep mode to 4th Bank in HP-SRAM2-3.</description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables deep sleep mode to 4th Bank in HP-SRAM2-3.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!-- Deep Sleep HPSRAM2_3_B5-->
            <field>
              <name>DS_HPSRAM2_3_B5</name>
              <description>	It is disable deep sleep mode to 5th Bank in HP-SRAM2-3.</description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables deep sleep mode to 5th Bank in HP-SRAM2-3.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>

		   <!-- Deep Sleep HPSRAM2_4_B1-->
            <field>
              <name>DS_HPSRAM2_4_B1</name>
              <description>	It is disable deep sleep mode to 1st Bank in HP-SRAM2-4.</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables deep sleep mode to 1st Bank in HP-SRAM2-4.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>

		   <!-- Deep Sleep HPSRAM2_4_B2-->
            <field>
              <name>DS_HPSRAM2_4_B2</name>
              <description>	It is disable deep sleep mode to 2nd Bank in HP-SRAM2-4.</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables deep sleep mode to 2nd Bank in HP-SRAM2-4.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>

		   <!-- Deep Sleep HPSRAM2_4_B3-->
            <field>
              <name>DS_HPSRAM2_4_B3</name>
              <description>	It is disable deep sleep mode to 3rd Bank in HP-SRAM2-4.</description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables deep sleep mode to 3rd Bank in HP-SRAM2-4.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!-- Deep Sleep HPSRAM2_4_B4-->
            <field>
              <name>DS_HPSRAM2_4_B4</name>
              <description>	It is disable deep sleep mode to 4th Bank in HP-SRAM2-4.</description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables deep sleep mode to 4th Bank in HP-SRAM2-4.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>			

		   <!--Reserved2-->
            <field>
              <name>Reserved2</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[31:28]</bitRange>
              <access>read-write</access>
            </field>			
	      </fields>			
	    </register>
		
        <!-- ULP ISOLATION CONTROL -->									<!-- REGISTER 11 -->
        <register>
          <name>ULP_ISOLATION_CTRL</name>
          <description>Isolation Configuration for Ultra Low-Power Mode of the processor (PS2 State)</description>
          <addressOffset>0x3C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>		
           
		   <fields>
		   <!--ULP ISOLATION CONTROL-->
            <field>
              <name>ULP_ISOLATION_CTRL</name>
              <description>Writing 0xAAAA to this provides immediate trigger to SHIP mode.</description>
              <bitRange>[5:0]</bitRange>
              <access>write-only</access>
              <enumeratedValues> 
			    <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 'h00 to this disables Isolation between Low-Voltage and HIGH VOLTAGE Domains.</description>
                  <value>00</value>
                </enumeratedValue>			  
			    <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 'h3F to this enables Isolation between Low-Voltage and HIGH VOLTAGE Domains</description>
                  <value>0x3F</value>
                </enumeratedValue>
              </enumeratedValues> 			  
            </field>

		   <!--Reserved1-->
            <field>
              <name>Reserved1</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[31:6]</bitRange>
              <access>read-write</access>
            </field>
	      </fields>
	    </register>

        <!-- ULP Peripheral Power Control SET -->									<!-- REGISTER 12 -->
        <register>
          <name>ULP_Peripheral_Power_Control_SET</name>
          <description>Enables power for ULP-PERIPHERALS domains</description>
          <addressOffset>0x44</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x1FFC0000</resetValue>
		      
		   <fields>
		   <!--Reserved1-->
            <field>
              <name>Reserved1</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[17:0]</bitRange>
              <access>read-write</access>
            </field>		   
		   
		   <!--POWER CONTROL TIMER-->
            <field>
              <name>PWRCTRL_TIMER</name>
              <description>It is enable power to TIMER</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to the TIMER.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>			

		   <!--POWER CONTROL TOUCH-->
            <field>
              <name>PWRCTRL_TOUCH</name>
              <description>It is enable power to TOUCH</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to the TOUCH.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--POWER CONTROL VAD-->
            <field>
              <name>PWRCTRL_VAD</name>
              <description>It is enable power to TOUCH</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to the VAD.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--POWER CONTROL UART-->
            <field>
              <name>PWRCTRL_UART</name>
              <description>It is enable power to UART</description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to the UART.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--POWER CONTROL SSI-->
            <field>
              <name>PWRCTRL_SSI</name>
              <description>It is enable power to SPI/SSI</description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to the SPI/SSI.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--POWER CONTROL I2S-->
            <field>
              <name>PWRCTRL_I2S</name>
              <description>It is enable power to SPI/SSI</description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to the I2S.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>

		   <!--POWER CONTROL I2C-->
            <field>
              <name>PWRCTRL_I2C</name>
              <description>It is enable power to I2C</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to the I2C.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>

		   <!--POWER CONTROL ADC_DAC-->
            <field>
              <name>PWRCTRL_ADC_DAC</name>
              <description>It is enable power to ADC/DAC</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to the ADC/DAC.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>

		   <!--POWER CONTROL IR-->
            <field>
              <name>PWRCTRL_IR</name>
              <description>It is enable power to IR</description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to the IR.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>

		   <!--POWER CONTROL DMA-->
            <field>
              <name>PWRCTRL_DMA</name>
              <description>It is enable power to IR</description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to the DMA.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>

		   <!--POWER CONTROL FIM-->
            <field>
              <name>PWRCTRL_FIM</name>
              <description>It is enable power to FIM</description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to the FIM.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>		
			
		   <!--Reserved2-->
            <field>
              <name>Reserved2</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[31:29]</bitRange>
              <access>read-write</access>
            </field>	
	      </fields>			
	    </register>

        <!-- ULP Peripheral Power Control CLEAR -->									<!-- REGISTER 13 -->
        <register>
          <name>ULP_Peripheral_Power_Control_CLEAR</name>
          <description>Enables power for ULP-PERIPHERALS domains</description>
          <addressOffset>0x48</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x1FFC0000</resetValue>
		      
		   <fields>
		   <!--Reserved1-->
            <field>
              <name>Reserved1</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[17:0]</bitRange>
              <access>read-write</access>
            </field>		   
		   
		   <!--POWER CONTROL TIMER-->
            <field>
              <name>PWRCTRL_TIMER</name>
              <description>It is disable power to TIMER</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables power to the TIMER.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>			

		   <!--POWER CONTROL TOUCH-->
            <field>
              <name>PWRCTRL_TOUCH</name>
              <description>It is disable power to TOUCH</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables power to the TOUCH.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--POWER CONTROL VAD-->
            <field>
              <name>PWRCTRL_VAD</name>
              <description>It is disable power to TOUCH</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables power to the VAD.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--POWER CONTROL UART-->
            <field>
              <name>PWRCTRL_UART</name>
              <description>It is disable power to UART</description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables power to the UART.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--POWER CONTROL SSI-->
            <field>
              <name>PWRCTRL_SSI</name>
              <description>It is disable power to SPI/SSI</description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables power to the SPI/SSI.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--POWER CONTROL I2S-->
            <field>
              <name>PWRCTRL_I2S</name>
              <description>It is disable power to SPI/SSI</description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables power to the I2S.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>

		   <!--POWER CONTROL I2C-->
            <field>
              <name>PWRCTRL_I2C</name>
              <description>It is disable power to I2C</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables power to the I2C.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>

		   <!--POWER CONTROL ADC_DAC-->
            <field>
              <name>PWRCTRL_ADC_DAC</name>
              <description>It is disable power to ADC/DAC</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables power to the ADC/DAC.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>

		   <!--POWER CONTROL IR-->
            <field>
              <name>PWRCTRL_IR</name>
              <description>It is disable power to IR</description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables power to the IR.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>

		   <!--POWER CONTROL DMA-->
            <field>
              <name>PWRCTRL_DMA</name>
              <description>It is disable power to IR</description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables power to the DMA.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>

		   <!--POWER CONTROL FIM-->
            <field>
              <name>PWRCTRL_FIM</name>
              <description>It is disable power to FIM</description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables power to the FIM.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>		

		   <!--Reserved2-->
            <field>
              <name>Reserved2</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[31:29]</bitRange>
              <access>read-write</access>
            </field>	
	      </fields>			
	    </register>	

        <!-- ULP SRAM Power Control REG1 SET -->									<!-- REGISTER 14 -->
        <register>
          <name>ULP_SRAM_Power_Control_REG1_SET</name>
          <description>Enables power for ULP-PERIPHERALS domains</description>
          <addressOffset>0x4C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x000000FF</resetValue>
		      
		   <fields>		   
		   <!--POWER CONTROL1 ULPSRAM_1-->
            <field>
              <name>PWRCTRL1_ULPSRAM_1</name>
              <description>It is enable power to all Banks in ULP-SRAM-1.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to all Banks in ULP-SRAM-1.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>

		   <!--POWER CONTROL1 ULPSRAM_2-->
            <field>
              <name>PWRCTRL1_ULPSRAM_2</name>
              <description>It is enable power to all Banks in ULP-SRAM-2.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to all Banks in ULP-SRAM-2.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--POWER CONTROL1 ULPSRAM_3-->
            <field>
              <name>PWRCTRL1_ULPSRAM_3</name>
              <description>It is enable power to all Banks in ULP-SRAM-3.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to all Banks in ULP-SRAM-3.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--POWER CONTROL1 ULPSRAM_4-->
            <field>
              <name>PWRCTRL1_ULPSRAM_4</name>
              <description>It is enable power to all Banks in ULP-SRAM-4.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to all Banks in ULP-SRAM-4.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>			

		   <!--POWER CONTROL1 ULPSRAM_5-->
            <field>
              <name>PWRCTRL1_ULPSRAM_5</name>
              <description>It is enable power to all Banks in ULP-SRAM-5.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to all Banks in ULP-SRAM-5.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>
			
		   <!--POWER CONTROL1 ULPSRAM_6-->
            <field>
              <name>PWRCTRL1_ULPSRAM_6</name>
              <description>It is enable power to all Banks in ULP-SRAM-6.</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to all Banks in ULP-SRAM-6.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>			

		   <!--POWER CONTROL1 ULPSRAM_7-->
            <field>
              <name>PWRCTRL1_ULPSRAM_7</name>
              <description>It is enable power to all Banks in ULP-SRAM-7.</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to all Banks in ULP-SRAM-7.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>
			
		   <!--POWER CONTROL1 ULPSRAM_8-->
            <field>
              <name>PWRCTRL1_ULPSRAM_8</name>
              <description>It is enable power to all Banks in ULP-SRAM-8.</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to all Banks in ULP-SRAM-8.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>			
			
		   <!--Reserved1-->
            <field>
              <name>Reserved1</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[31:8]</bitRange>
              <access>read-write</access>
            </field>	
	      </fields>			
	    </register>

        <!-- ULP SRAM Power Control REG1 CLEAR -->									<!-- REGISTER 15 -->
        <register>
          <name>ULP_SRAM_Power_Control_REG1_CLEAR</name>
          <description>Disables power for ULP-SRAM domains.</description>
          <addressOffset>0x50</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x000000FF</resetValue>
		      
		   <fields>		   
		   <!--POWER CONTROL1 ULPSRAM_1-->
            <field>
              <name>PWRCTRL1_ULPSRAM_1</name>
              <description>It is disable power to all Banks in ULP-SRAM-1.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables power to all Banks in ULP-SRAM-1.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>

		   <!--POWER CONTROL1 ULPSRAM_2-->
            <field>
              <name>PWRCTRL1_ULPSRAM_2</name>
              <description>It is disable power to all Banks in ULP-SRAM-2.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables power to all Banks in ULP-SRAM-2.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--POWER CONTROL1 ULPSRAM_3-->
            <field>
              <name>PWRCTRL1_ULPSRAM_3</name>
              <description>It is disable power to all Banks in ULP-SRAM-3.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables power to all Banks in ULP-SRAM-3.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--POWER CONTROL1 ULPSRAM_4-->
            <field>
              <name>PWRCTRL1_ULPSRAM_4</name>
              <description>It is disable power to all Banks in ULP-SRAM-4.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables power to all Banks in ULP-SRAM-4.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>			

		   <!--POWER CONTROL1 ULPSRAM_5-->
            <field>
              <name>PWRCTRL1_ULPSRAM_5</name>
              <description>It is disable power to all Banks in ULP-SRAM-5.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables power to all Banks in ULP-SRAM-5.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>
			
		   <!--POWER CONTROL1 ULPSRAM_6-->
            <field>
              <name>PWRCTRL1_ULPSRAM_6</name>
              <description>It is disable power to all Banks in ULP-SRAM-6.</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables power to all Banks in ULP-SRAM-6.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>			

		   <!--POWER CONTROL1 ULPSRAM_7-->
            <field>
              <name>PWRCTRL1_ULPSRAM_7</name>
              <description>It is disable power to all Banks in ULP-SRAM-7.</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables power to all Banks in ULP-SRAM-7.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>
			
		   <!--POWER CONTROL1 ULPSRAM_8-->
            <field>
              <name>PWRCTRL1_ULPSRAM_8</name>
              <description>It is disable power to all Banks in ULP-SRAM-8.</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disable power to all Banks in ULP-SRAM-8.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>			
			
		   <!--Reserved1-->
            <field>
              <name>Reserved1</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[31:8]</bitRange>
              <access>read-write</access>
            </field>	
	      </fields>			
	    </register>	

        <!-- ULP SRAM Power Control REG4 SET -->									<!-- REGISTER 16 -->
        <register>
          <name>ULP_SRAM_Power_Control_REG4_SET</name>
          <description>Enables power for ULP-SRAM domains.</description>
          <addressOffset>0x54</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00FF0000</resetValue>
		      
		   <fields>	
		   <!--Reserved1-->
            <field>
              <name>Reserved1</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
			
		   <!--Deep Sleep  ULPSRAM_1_B1-->
            <field>
              <name>DS_ULPSRAM_1_B1</name>
              <description>It is enable deep sleep mode to 1st Bank in ULP-SRAM-1.</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables deep sleep mode to 1st Bank in ULP-SRAM-1.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>

		   <!--Deep Sleep ULPSRAM_2_B1-->
            <field>
              <name>DS_ULPSRAM_2_B1</name>
              <description>It is enable deep sleep mode to 1st Bank in ULP-SRAM-2.</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables deep sleep mode to 1st Bank in ULP-SRAM-2.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--Deep Sleep ULPSRAM_3_B1-->
            <field>
              <name>DS_ULPSRAM_3_B1</name>
              <description>It is enable deep sleep mode to 1st Bank in ULP-SRAM-3.</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables deep sleep mode to 1st Bank in ULP-SRAM-3.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>

		   <!--Deep Sleep ULPSRAM_4_B1-->
            <field>
              <name>DS_ULPSRAM_4_B1</name>
              <description>It is enable deep sleep mode to 1st Bank in ULP-SRAM-4.</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables deep sleep mode to 1st Bank in ULP-SRAM-4.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>

		   <!--Deep Sleep ULPSRAM_5_B1-->
            <field>
              <name>DS_ULPSRAM_5_B1</name>
              <description>It is enable deep sleep mode to 1st Bank in ULP-SRAM-5.</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables deep sleep mode to 1st Bank in ULP-SRAM-5.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--Deep Sleep ULPSRAM_6_B1-->
            <field>
              <name>DS_ULPSRAM_6_B1</name>
              <description>It is enable deep sleep mode to 1st Bank in ULP-SRAM-6.</description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables deep sleep mode to 1st Bank in ULP-SRAM-6.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>

		   <!--Deep Sleep ULPSRAM_7_B1-->
            <field>
              <name>DS_ULPSRAM_7_B1</name>
              <description>It is enable deep sleep mode to 1st Bank in ULP-SRAM-7.</description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables deep sleep mode to 1st Bank in ULP-SRAM-7.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>

		   <!--Deep Sleep ULPSRAM_8_B1-->
            <field>
              <name>DS_ULPSRAM_8_B1</name>
              <description>It is enable deep sleep mode to 1st Bank in ULP-SRAM-8</description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables deep sleep mode to 1st Bank in ULP-SRAM-8.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--Reserved2-->
            <field>
              <name>Reserved2</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[31:24]</bitRange>
              <access>read-write</access>
            </field>	
	      </fields>		
        </register>
		
        <!-- ULP SRAM Power Control REG4 CLEAR-->									<!-- REGISTER 17 -->
        <register>
          <name>ULP_SRAM_Power_Control_REG4_CLEAR</name>
          <description>Disables power for ULP-SRAM domains.</description>
          <addressOffset>0x58</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00FF0000</resetValue>
		      
		   <fields>	
		   <!--Reserved1-->
            <field>
              <name>Reserved1</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
			
		   <!--Deep Sleep  ULPSRAM_1_B1-->
            <field>
              <name>DS_ULPSRAM_1_B1</name>
              <description>It is disable deep sleep mode to 1st Bank in ULP-SRAM-1.</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables deep sleep mode to 1st Bank in ULP-SRAM-1.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>

		   <!--Deep Sleep ULPSRAM_2_B1-->
            <field>
              <name>DS_ULPSRAM_2_B1</name>
              <description>It is disable deep sleep mode to 1st Bank in ULP-SRAM-2.</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables deep sleep mode to 1st Bank in ULP-SRAM-2.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--Deep Sleep ULPSRAM_3_B1-->
            <field>
              <name>DS_ULPSRAM_3_B1</name>
              <description>It is disable deep sleep mode to 1st Bank in ULP-SRAM-3.</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables deep sleep mode to 1st Bank in ULP-SRAM-3.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>

		   <!--Deep Sleep ULPSRAM_4_B1-->
            <field>
              <name>DS_ULPSRAM_4_B1</name>
              <description>It is disable deep sleep mode to 1st Bank in ULP-SRAM-4.</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables deep sleep mode to 1st Bank in ULP-SRAM-4.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>

		   <!--Deep Sleep ULPSRAM_5_B1-->
            <field>
              <name>DS_ULPSRAM_5_B1</name>
              <description>It is disable deep sleep mode to 1st Bank in ULP-SRAM-5.</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables deep sleep mode to 1st Bank in ULP-SRAM-5.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--Deep Sleep ULPSRAM_6_B1-->
            <field>
              <name>DS_ULPSRAM_6_B1</name>
              <description>It is disable deep sleep mode to 1st Bank in ULP-SRAM-6.</description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables deep sleep mode to 1st Bank in ULP-SRAM-6.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>

		   <!--Deep Sleep ULPSRAM_7_B1-->
            <field>
              <name>DS_ULPSRAM_7_B1</name>
              <description>It is disable deep sleep mode to 1st Bank in ULP-SRAM-7.</description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables deep sleep mode to 1st Bank in ULP-SRAM-7.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>

		   <!--Deep Sleep ULPSRAM_8_B1-->
            <field>
              <name>DS_ULPSRAM_8_B1</name>
              <description>It is disable deep sleep mode to 1st Bank in ULP-SRAM-8</description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables deep sleep mode to 1st Bank in ULP-SRAM-8.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--Reserved2-->
            <field>
              <name>Reserved2</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[31:24]</bitRange>
              <access>read-write</access>
            </field>	
	      </fields>			
	    </register>		  			
		
        <!-- ULP SRAM Power Control REG2 SET -->									<!-- REGISTER 18 -->
        <register>
          <name>ULP_SRAM_Power_Control_REG2_SET</name>
          <description>Enables Deep-Sleep for ULP-SRAM domains.</description>
          <addressOffset>0x5C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x000000FF</resetValue>
		      
		   <fields>	
		   <!--POWER CONTROL2 ULPSRAM_1-->
            <field>
              <name>PWRCTRL2_ULPSRAM_1</name>
              <description>It is enable power control2 to all Banks in ULP-SRAM-1.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to all Banks in ULP-SRAM-2.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--POWER CONTROL2 ULPSRAM_2-->
            <field>
              <name>PWRCTRL2_ULPSRAM_2</name>
              <description>It is enable power control2 to all Banks in ULP-SRAM-2.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to all Banks in ULP-SRAM-2.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--POWER CONTROL2 ULPSRAM_3-->
            <field>
              <name>PWRCTRL2_ULPSRAM_3</name>
              <description>It is enable power control2 to all Banks in ULP-SRAM-3.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to all Banks in ULP-SRAM-3.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--POWER CONTROL2 ULPSRAM_4-->
            <field>
              <name>PWRCTRL2_ULPSRAM_4</name>
              <description>It is enable power control2 to all Banks in ULP-SRAM-4.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to all Banks in ULP-SRAM-4.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>

		   <!--POWER CONTROL2 ULPSRAM_5-->
            <field>
              <name>PWRCTRL2_ULPSRAM_5</name>
              <description>It is enable power control2 to all Banks in ULP-SRAM-5.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to all Banks in ULP-SRAM-5.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>		

		   <!--POWER CONTROL2 ULPSRAM_6-->
            <field>
              <name>PWRCTRL2_ULPSRAM6</name>
              <description>It is enable power control2 to all Banks in ULP-SRAM-6.</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to all Banks in ULP-SRAM-6.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>

		   <!--POWER CONTROL2 ULPSRAM_7-->
            <field>
              <name>PWRCTRL2_ULPSRAM7</name>
              <description>It is enable power control2 to all Banks in ULP-SRAM-7.</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to all Banks in ULP-SRAM-7.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--POWER CONTROL2 ULPSRAM_8-->
            <field>
              <name>PWRCTRL2_ULPSRAM8</name>
              <description>It is enable power control2 to all Banks in ULP-SRAM-8.</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to all Banks in ULP-SRAM-8.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--Reserved1-->
            <field>
              <name>Reserved1</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[31:8]</bitRange>
              <access>read-write</access>
            </field>	
	      </fields>
	    </register>		

        <!-- ULP SRAM Power Control REG2 CLEAR -->									<!-- REGISTER 19 -->
        <register>
          <name>ULP_SRAM_Power_Control_REG2_CLEAR</name>
          <description>Disables Deep-Sleep for ULP-SRAM domains</description>
          <addressOffset>0x60</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x000000FF</resetValue>
		      
		   <fields>	
		   <!--POWER CONTROL2 ULPSRAM_1-->
            <field>
              <name>PWRCTRL2_ULPSRAM_1</name>
              <description>It is disable power control2 to all Banks in ULP-SRAM-1.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables power to all Banks in ULP-SRAM-2.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--POWER CONTROL2 ULPSRAM_2-->
            <field>
              <name>PWRCTRL2_ULPSRAM_2</name>
              <description>It is disable power control2 to all Banks in ULP-SRAM-2.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables power to all Banks in ULP-SRAM-2.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--POWER CONTROL2 ULPSRAM_3-->
            <field>
              <name>PWRCTRL2_ULPSRAM_3</name>
              <description>It is disable power control2 to all Banks in ULP-SRAM-3.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables power to all Banks in ULP-SRAM-3.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--POWER CONTROL2 ULPSRAM_4-->
            <field>
              <name>PWRCTRL2_ULPSRAM_4</name>
              <description>It is disable power control2 to all Banks in ULP-SRAM-4.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables power to all Banks in ULP-SRAM-4.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>

		   <!--POWER CONTROL2 ULPSRAM_5-->
            <field>
              <name>PWRCTRL2_ULPSRAM_5</name>
              <description>It is disable power control2 to all Banks in ULP-SRAM-5.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables power to all Banks in ULP-SRAM-5.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>		

		   <!--POWER CONTROL2 ULPSRAM_6-->
            <field>
              <name>PWRCTRL2_ULPSRAM6</name>
              <description>It is disable power control2 to all Banks in ULP-SRAM-6.</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables power to all Banks in ULP-SRAM-6.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>

		   <!--POWER CONTROL2 ULPSRAM_7-->
            <field>
              <name>PWRCTRL2_ULPSRAM7</name>
              <description>It is disable power control2 to all Banks in ULP-SRAM-7.</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables power to all Banks in ULP-SRAM-7.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--POWER CONTROL2 ULPSRAM_8-->
            <field>
              <name>PWRCTRL2_ULPSRAM8</name>
              <description>It is disable power control2 to all Banks in ULP-SRAM-8.</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables power to all Banks in ULP-SRAM-8.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--Reserved1-->
            <field>
              <name>Reserved1</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[31:8]</bitRange>
              <access>read-write</access>
            </field>	
	      </fields>
	    </register>		

        <!-- PLL Power Control-->									<!-- REGISTER 20 -->
        <register>
          <name>PLL_Power_Control</name>
          <description>Controls power for HIGH-FREQ-PLL domains.</description>
          <addressOffset>0x80</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000080</resetValue>
		      
		   <fields>
		   <!--Reserved1-->
            <field>
              <name>Reserved1</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
			
		   <!--POWER CONTROL PLL REG-->
            <field>
              <name>PWRCTRL_PLL_REG</name>
              <description>It is enable power to the PLL Programming Registers.</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this disables power to the PLL Programming Registers.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to the PLL Programming Registers.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>

		   <!--SOC PLL VDD13 ISOLATION ENABLE-->
            <field>
              <name>SOCPLL_VDD13_ISO_EN</name>
              <description>This is used for isolation of signals from DC-DC 1.35 to the VBATT supply in SoC-PLL to avoid leakage.</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 1 to this enables isolation.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 0 to this disables isolation.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--Reserved2-->
            <field>
              <name>Reserved2</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[31:8]</bitRange>
              <access>read-write</access>
            </field>
	      </fields>
	    </register>	

        <!-- DLL Power Control-->									<!-- REGISTER 21 -->
        <register>
          <name>DLL_Power_Control</name>
          <description>Controls power for DDR-FLASH-DLL domains</description>
          <addressOffset>0x84</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000044</resetValue>

		   <fields>		  
		   <!--Reserved1-->
            <field>
              <name>Reserved1</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>	

		   <!--POWER CONTROL DLL RX-->
            <field>
              <name>PWRCTRL_DLL_RX</name>
              <description>It is enable power to the Rx section of DLL</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this disables power to the Rx Section of DLL</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to the Rx Section of DLL</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>

		   <!--Reserved2-->
            <field>
              <name>Reserved2</name>
              <description>	It is not recommended to overwrite the content in this bit.</description>
              <bitRange>[5:3]</bitRange>
              <access>read-write</access>
            </field>	

		   <!--POWER CONTROL DLL TX-->
            <field>
              <name>PWRCTRL_DLL_TX</name>
              <description>It is enable power to the Tx section of DLL</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this disables power to the Tx Section of DLL</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to the Tx Section of DLL</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>

		   <!--Reserved3-->
            <field>
              <name>Reserved3</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[31:7]</bitRange>
              <access>read-write</access>
            </field>
	      </fields>
	    </register>
      </registers>	  
	</peripheral>	
	
<!-- SLEEP FSM-->
    <peripheral>
      <name>SLEEP_FSM</name>
      <version>1.0</version>
      <description>This is explain the Sleep FSM registers.</description>
      <groupName>SLEEP_FSM</groupName>
      <baseAddress>0x24048100</baseAddress>
      <size>32</size>
      <access>read-write</access>
 
       <addressBlock>
         <offset>0x00</offset>
         <size>0x28</size>
         <usage>registers</usage>
       </addressBlock>	
 
      <registers>
        <!-- FSM SLEEP CONTROLS AND WAKEUP MODE -->									<!-- REGISTER 1 -->
        <register>
          <name>FSM_SLEEP_CTRLS_AND_WAKEUP_MODE</name>
          <description>Sleep Control Signals and Wakeup source selection</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>		
           
		   <fields>
		   <!--Reserved1-->
            <field>
              <name>Reserved1</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
            </field>	

		   <!--HP SRAM1 RETENTION ENABLE-->
            <field>
              <name>HP_SRAM1_RETENTION_EN</name>
              <description>SRAM retention Control for 64KB of HP-SRAM1</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>disable</name> 
                  <description>Writing 1 to this enables Retention during sleep</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>enable</name>
                  <description>Writing 1 to this enables Retention during sleep</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>

		   <!--LP SRAM RETENTION ENABLE-->
            <field>
              <name>LP_SRAM_RETENTION_EN</name>
              <description>SRAM retention Control for 112KB of LP-SRAM (LP-SRAM-5, LP-SRAM-6, LP-SRAM-7)</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>disable</name> 
                  <description>Writing 1 to this enables Retention during sleep</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>enable</name>
                  <description>Writing 1 to this enables Retention during sleep</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--HP SRAM2 RETENTION ENABLE-->
            <field>
              <name>HP_SRAM2_RETENTION_EN</name>
              <description>SRAM retention Control for 192KB of HP-SRAM2</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>disable</name> 
                  <description>Writing 1 to this enables Retention during sleep</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>enable</name>
                  <description>Writing 1 to this enables Retention during sleep</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>

		   <!--ULP SRAM RETENTION ENABLE-->
            <field>
              <name>ULP_SRAM_RETENTION_EN</name>
              <description>SRAM retention Control for 16KB of ULP-SRAM</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>disable</name> 
                  <description>Writing 1 to this enables Retention during sleep</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>enable</name>
                  <description>Writing 1 to this enables Retention during sleep</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>

		   <!--LP SRAM 16KB RETENTION EN-->
            <field>
              <name>LP_SRAM_16KB_RETENTION_EN</name>
              <description>SRAM retention Control for 16KB of LP-SRAM (LP-SRAM-1, LP-SRAM-2, LP-SRAM-3, LP-SRAM-4)</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>disable</name> 
                  <description>Writing 1 to this enables Retention during sleep</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>enable</name>
                  <description>Writing 1 to this enables Retention during sleep</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--LDoSoC ON-->
            <field>
              <name>LDoSoC_ON</name>
              <description>It is maintain LDO SOC 1.1 on state</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>disable</name> 
                  <description>Writing 0 to this maintains LDO SoC 1.1 in OFF state during Sleep.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>enable</name>
                  <description>Writing 1 to this maintains LDO SoC 1.1 in ON state during Sleep.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--LDoFL ON-->
            <field>
              <name>LDoFL_ON</name>
              <description>It is maintain LDO FL 1.8  on state</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>disable</name> 
                  <description>Writing 0 to this maintains LDO FL 1.8 in OFF state during Sleep.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>enable</name>
                  <description>Writing 1 to this maintains LDO FL 1.8 in ON state during Sleep.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--DCDC ON-->
            <field>
              <name>DCDC_ON</name>
              <description>It is maintain DC-DC 1.35 on state</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>disable</name> 
                  <description>Writing 0 to this maintains LDO FL 1.8 in OFF state during Sleep.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>enable</name>
                  <description>Writing 1 to this maintains LDO FL 1.8 in ON state during Sleep.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--SKIP XTAL WAIT TIME-->
            <field>
              <name>SKIP_XTAL_WAIT_TIME</name>
              <description>It is used to skips the settling time for High Frequency XTAL during wakeup.</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>disable</name> 
                  <description>Writing 0 to this includes the settling time for High Frequency XTAL during wakeup.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>enable</name>
                  <description>Writing 1 to this skips the settling time for High Frequency XTAL during wakeup.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--Reserved2-->
            <field>
              <name>Reserved2</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[15:12]</bitRange>
              <access>read-write</access>
            </field>

		   <!--RTC Wakeup-->
            <field>
              <name>RTC_Wakeup</name>
              <description>It is enable or disable RTC Interrupt as a Wakeup source</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>disable</name> 
                  <description>Writing 0 to this disables RTC Interrupt as a Wakeup source</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>enable</name>
                  <description>Writing 1 to this enables RTC Interrupt as a Wakeup source</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>

		   <!--Reserved3-->
            <field>
              <name>Reserved3</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
            </field>		

		   <!--NWP Wakeup-->
            <field>
              <name>NWP_Wakeup</name>
              <description>It is enable or disable NWP Interrupt as a Wakeup source</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>disable</name> 
                  <description>Writing 0 to this disables RTC Interrupt as a Wakeup source</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>enable</name>
                  <description>Writing 1 to this enables RTC Interrupt as a Wakeup source</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>

		   <!--Reserved4-->
            <field>
              <name>Reserved4</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
            </field>	
			
		   <!--UULP Vbat GPIO Wakeup-->
            <field>
              <name>UULP_Vbat_GPIO_Wakeup</name>
              <description>It is enable or disable UULP Vbat GPIO Interrupt as a Wakeup source</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>disable</name> 
                  <description>Writing 0 to this disables UULP Vbat GPIO Interrupt as a Wakeup source</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>enable</name>
                  <description>Writing 1 to this enables UULP Vbat GPIO Interrupt as a Wakeup source</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>			
			
		   <!--CMPR BOD BUTTON Wakeup-->
            <field>
              <name>CMPR_BOD_BUTTON_Wakeup</name>
              <description>It is enable or disable 4x-Comparator/BOD/BUTTON Interrupt as a Wakeup source</description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>disable</name> 
                  <description>Writing 0 to this disables 4x-Comparator/BOD/BUTTON Interrupt as a Wakeup source</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>enable</name>
                  <description>Writing 1 to this enables 4x-Comparator/BOD/BUTTON Interrupt as a Wakeup source</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--WuRx Wakeup-->
            <field>
              <name>WuRx_Wakeup</name>
              <description>It is enable or disable wake-Fi Rx Interrupt as a Wakeup source</description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>disable</name> 
                  <description>Writing 0 to this disables Wake-Fi Rx Interrupt as a Wakeup source.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>enable</name>
                  <description>Writing 1 to this enables Wake-Fi Rx Interrupt as a Wakeup source.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--Reserved6-->
            <field>
              <name>Reserved6</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
            </field>	

		   <!--ULP Peripheral Wakeup-->
            <field>
              <name>ULP_Peripheral_Wakeup</name>
              <description>It is enable or disable ULP Peripheral Interrupt as a Wakeup source</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>disable</name> 
                  <description>Writing 0 to this disables ULP Peripheral Interrupt as a Wakeup source</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>enable</name>
                  <description>Writing 1 to this enables ULP Peripheral Interrupt as a Wakeup source</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--SDC Wakeup-->
            <field>
              <name>SDC_Wakeup</name>
              <description>It is enable or disable Sensor Data Collector Interrupt as a Wakeup source.</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>disable</name> 
                  <description>Writing 0 to this disables Sensor Data Collector Interrupt as a Wakeup source</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>enable</name>
                  <description>Writing 1 to this enables Sensor Data Collector Interrupt as a Wakeup source</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

			<!--Alarm Wakeup-->
            <field>
              <name>Alarm_Wakeup</name>
              <description>It is enable or disable ALARM Interrupt as a Wakeup source.</description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>disable</name> 
                  <description>Writing 0 to this disables ALARM Interrupt as a Wakeup source.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>enable</name>
                  <description>Writing 1 to this enables ALARM Interrupt as a Wakeup source.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

			<!--Second Wakeup-->
            <field>
              <name>Second_Wakeup</name>
              <description>It is enable or disable Second Interrupt as a Wakeup source</description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>disable</name> 
                  <description>Writing 0 to this disables Second Interrupt as a Wakeup source.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>enable</name>
                  <description>Writing 1 to this enables Second Interrupt as a Wakeup source</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

			<!--MilliSecond Wakeup-->
            <field>
              <name>MilliSecond_Wakeup</name>
              <description>It is enable or disable Milli-Second Interrupt as a Wakeup source</description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>disable</name> 
                  <description>Writing 0 to this disables Milli-Second Interrupt as a Wakeup source.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>enable</name>
                  <description>Writing 1 to this enables Milli-Second Interrupt as a Wakeup source.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>

			<!--WDT Wakeup-->
            <field>
              <name>WDT_Wakeup</name>
              <description>It is enable or disable WDT Interrupt as a Wakeup source.</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>disable</name> 
                  <description>Writing 0 to this disables WDT Interrupt as a Wakeup source.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>enable</name>
                  <description>Writing 1 to this enables WDT Interrupt as a Wakeup source.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

			<!--ULP Peripheral Sleep-->
            <field>
              <name>ULP_Peripheral_Sleep</name>
              <description>It is enable or disable  ULP Peripheral Interrupt as a Sleep source.</description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>disable</name> 
                  <description>Writing 0 to this disables ULP Peripheral Interrupt as a Sleep source.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>enable</name>
                  <description>Writing 1 to this enables ULP Peripheral Interrupt as a Sleep source.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>

		   <!--Reserved7-->
            <field>
              <name>Reserved7</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>	
	      </fields>
	    </register>

        <!-- ULP MODE CONFIG -->									<!-- REGISTER 2 -->
        <register>
          <name>ULP_MODE_CONFIG</name>
          <description>Configuration for Ultra Low-Power Mode of the processor (PS2 State)</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>		
           
		   <fields>
			<!--ULP MODE VOLT SWITCH-->
            <field>
              <name>ULP_MODE_VOLT_SWITCH</name>
              <description>Enables voltage switching for PS2-PS4/PS3 and PS4/PS3-PS2 state transitions.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>disable</name> 
                  <description>Writing 0 to this disables voltage switching for PS2-PS4/PS3 state transition</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>enable</name>
                  <description>Writing 1 to this enables voltage switching for PS4/PS3-PS2 state transition.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>

			<!--ULP MODE FUNCTIONAL SWITCH-->
            <field>
              <name>ULP_MODE_FUNC_SWITCH</name>
              <description>Enable functional switching for PS2-PS4/PS3 and PS4/PS3-PS2 state transitions</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>disable</name> 
                  <description>Writing 0 to this disables functional switching for PS2-PS4/PS3 state transition</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>enable</name>
                  <description>Writing 1 to this enables functional switching for PS4/PS3-PS2 state transition.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>

			<!--ULP MODE MEM CONFIG-->
            <field>
              <name>ULP_MODE_MEM_CONFIG</name>
              <description>Its enable or disable maximum of 32KB of LP-SRAM for operation in PS2 state</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>disable</name> 
                  <description>Writing 0 to this enables a maximum of 128KB of LP-SRAM for operation in PS2 state.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>enable</name>
                  <description>Writing 1 to this enables a maximum of 32KB of LP-SRAM for operation in PS2 state.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>				
		   
		   <!--Reserved1-->
            <field>
              <name>Reserved1</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[15:3]</bitRange>
              <access>read-write</access>
            </field>

			<!--bgpmu sampling enable-->
            <field>
              <name>bgpmu_sampling_en</name>
              <description>Controls the mode of Band-Gap for DC-DC 1.35 during PS2 state.</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			    <enumeratedValue>
                  <name>disable</name> 
                  <description>Writing 0 to this disables sampling mode of Band-Gap. This is described in Power Management Section.</description>
                  <value>0</value>
                </enumeratedValue>			  
			    <enumeratedValue>
                  <name>enable</name>
                  <description>Writing 1 to this enables sampling mode of Band-Gap. This is described in Power Management Section.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>

		   <!--Reserved2-->
            <field>
              <name>Reserved2</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[31:17]</bitRange>
              <access>read-write</access>
            </field>
	      </fields>
	    </register>

        <!-- FSM POWER CONTROL DELAY -->									<!-- REGISTER 3 -->
        <register>
          <name>FSM_POWER_CTRL_DELAY</name>
          <description>Power Control and Delay Configuration for Ultra Low-Power Mode of the processor (PS2 State)</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0FF80000</resetValue>		
           
		   <fields>
			<!--DCDC LDoSoC OFF TIME-->
            <field>
              <name>DCDC_LDoSoC_OFF_TIME</name>
              <description>Configures the time for switching OFF the LDO SoC 1.1 and the DC-DC 1.35 during transition from PS2 to PS4 state.</description>
              <bitRange>[4:0]</bitRange>
              <access>read-write</access>					  			 
            </field>
			
		   <!--Reserved1-->
            <field>
              <name>Reserved1</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[7:5]</bitRange>
              <access>read-write</access>
            </field>			

			<!--LDoSoC ON TIME-->
            <field>
              <name>LDoSoC_ON_TIME</name>
              <description>Configures the time for switching ON the LDO SoC 1.1 during transition from PS2 to PS4 state.</description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			    <enumeratedValue>
                  <name>50</name> 
                  <description>Configure switching 50us ON time of LDO Soc.</description>
                  <value>0</value>
                </enumeratedValue>			  
			    <enumeratedValue>
                  <name>100</name> 
                  <description>Configure switching 100us ON time of LDO Soc.</description>
                  <value>1</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>200</name> 
                  <description>Configure switching 200us ON time of LDO Soc.</description>
                  <value>2</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>300</name> 
                  <description>Configure switching 300us ON time of LDO Soc.</description>
                  <value>3</value>
                </enumeratedValue>	
			    <enumeratedValue>
                  <name>400</name> 
                  <description>Configure switching 400us ON time of LDO Soc.</description>
                  <value>4</value>
                </enumeratedValue>		
			    <enumeratedValue>
                  <name>500</name> 
                  <description>Configure switching 500us ON time of LDO Soc.</description>
                  <value>5</value>
                </enumeratedValue>	
			    <enumeratedValue>
                  <name>600</name> 
                  <description>Configure switching 600us ON time of LDO Soc.</description>
                  <value>6</value>
                </enumeratedValue>	
			    <enumeratedValue>
                  <name>700</name> 
                  <description>Configure switching 700us ON time of LDO Soc.</description>
                  <value>7</value>
                </enumeratedValue>		
			    <enumeratedValue>
                  <name>800</name> 
                  <description>Configure switching 800us ON time of LDO Soc.</description>
                  <value>8</value>
                </enumeratedValue>	
			    <enumeratedValue>
                  <name>900</name> 
                  <description>Configure switching 900us ON time of LDO Soc.</description>
                  <value>9</value>
                </enumeratedValue>	
			    <enumeratedValue>
                  <name>1000</name> 
                  <description>Configure switching 1000us ON time of LDO Soc.</description>
                  <value>10</value>
                </enumeratedValue>	
			    <enumeratedValue>
                  <name>1100</name> 
                  <description>Configure switching 1100us ON time of LDO Soc.</description>
                  <value>11</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>1200</name> 
                  <description>Configure switching 1200us ON time of LDO Soc.</description>
                  <value>12</value>
                </enumeratedValue>	
			    <enumeratedValue>
                  <name>1300</name> 
                  <description>Configure switching 1300us ON time of LDO Soc.</description>
                  <value>13</value>
                </enumeratedValue>	
			    <enumeratedValue>
                  <name>1400</name> 
                  <description>Configure switching 1400us ON time of LDO Soc.</description>
                  <value>14</value>
                </enumeratedValue>				
			    <enumeratedValue>
                  <name>1500</name> 
                  <description>Configure switching 1400us ON time of LDO Soc.</description>
                  <value>15</value>
                </enumeratedValue>					
                </enumeratedValues>					  			 
            </field>	

			<!--DCDC ON TIME-->
            <field>
              <name>DCDC_ON_TIME</name>
              <description>Configures the time for switching ON the DC-DC 1.35 during transition from PS2 to PS4 state.</description>
              <bitRange>[15:12]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			    <enumeratedValue>
                  <name>50</name> 
                  <description>Configure switching 50us ON time of DC-DC.</description>
                  <value>0</value>
                </enumeratedValue>			  
			    <enumeratedValue>
                  <name>100</name> 
                  <description>Configure switching 100us ON time of DC-DC.</description>
                  <value>1</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>200</name> 
                  <description>Configure switching 200us ON time of DC-DC.</description>
                  <value>2</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>300</name> 
                  <description>Configure switching 300us ON time of DC-DC.</description>
                  <value>3</value>
                </enumeratedValue>	
			    <enumeratedValue>
                  <name>400</name> 
                  <description>Configure switching 400us ON time of DC-DC.</description>
                  <value>4</value>
                </enumeratedValue>		
			    <enumeratedValue>
                  <name>500</name> 
                  <description>Configure switching 500us ON time of DC-DC.</description>
                  <value>5</value>
                </enumeratedValue>	
			    <enumeratedValue>
                  <name>600</name> 
                  <description>Configure switching 600us ON time of DC-DC.</description>
                  <value>6</value>
                </enumeratedValue>	
			    <enumeratedValue>
                  <name>700</name> 
                  <description>Configure switching 700us ON time of DC-DC.</description>
                  <value>7</value>
                </enumeratedValue>		
			    <enumeratedValue>
                  <name>800</name> 
                  <description>Configure switching 800us ON time of DC-DC.</description>
                  <value>8</value>
                </enumeratedValue>	
			    <enumeratedValue>
                  <name>900</name> 
                  <description>Configure switching 900us ON time of DC-DC.</description>
                  <value>9</value>
                </enumeratedValue>	
			    <enumeratedValue>
                  <name>1000</name> 
                  <description>Configure switching 1000us ON time of DC-DC.</description>
                  <value>10</value>
                </enumeratedValue>	
			    <enumeratedValue>
                  <name>1100</name> 
                  <description>Configure switching 1100us ON time of DC-DC.</description>
                  <value>11</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>1200</name> 
                  <description>Configure switching 1200us ON time of DC-DC.</description>
                  <value>12</value>
                </enumeratedValue>	
			    <enumeratedValue>
                  <name>1300</name> 
                  <description>Configure switching 1300us ON time of DC-DC.</description>
                  <value>13</value>
                </enumeratedValue>	
			    <enumeratedValue>
                  <name>1400</name> 
                  <description>Configure switching 1400us ON time of DC-DC.</description>
                  <value>14</value>
                </enumeratedValue>				
			    <enumeratedValue>
                  <name>1500</name> 
                  <description>Configure switching 1400us ON time of DC-DC.</description>
                  <value>15</value>
                </enumeratedValue>					
                </enumeratedValues>					  			 
            </field>		

			<!--LDoSoC enable-->
            <field>
              <name>LDoSoC_EN</name>
              <description>Its used to configures LDO Soc 1.1 ON or OFF state during PS2.</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			    <enumeratedValue>
                  <name>OFF</name> 
                  <description>Writing 0 to this configures LDO SoC 1.1 in OFF state during PS2.</description>
                  <value>0</value>
                </enumeratedValue>			  
			    <enumeratedValue>
                  <name>ON</name>
                  <description>Writing 1 to this configures LDO SoC 1.1 to ON state during PS2.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	
			
			<!--DCDC enable-->
            <field>
              <name>DCDC_EN</name>
              <description>Its used to configures DC-DC 1.35 ON or OFF state during PS2.</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			    <enumeratedValue>
                  <name>OFF</name> 
                  <description>Writing 0 to this configures DC-DC 1.35 in OFF state during PS2.</description>
                  <value>0</value>
                </enumeratedValue>			  
			    <enumeratedValue>
                  <name>ON</name>
                  <description>Writing 1 to this configures DC-DC 1.35 to ON state during PS2.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>

		   <!--Reserved2-->
            <field>
              <name>Reserved2</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
            </field>	

			<!--VOLTAGE SEL ULP PERIPH-->
            <field>
              <name>VOLTAGE_SEL_ULP_PERIPH</name>
              <description>Configures the Voltage source to be used for LOW-VOLTAGE-ULPPERIPH Domain in PS2 .</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			    <enumeratedValue>
                  <name>0</name> 
                  <description>DC-DC 0.95.</description>
                  <value>0</value>
                </enumeratedValue>			  
			    <enumeratedValue>
                  <name>1</name>
                  <description>LDO SoC 1.1</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>

			<!--VOLTAGE SEL PROC-->
            <field>
              <name>VOLTAGE_SEL_PROC</name>
              <description>Configures the Voltage source to be used for PROC-DOMAIN Domain in PS2 state.</description>
              <bitRange>[21:20]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			    <enumeratedValue>
                  <name>0</name> 
                  <description>LDO 0.7V</description>
                  <value>0</value>
                </enumeratedValue>			  
			    <enumeratedValue>
                  <name>1</name>
                  <description>DC-DC 0.95</description>
                  <value>1</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>3</name>
                  <description>LDO SoC 1.1</description>
                  <value>3</value>
                </enumeratedValue>				
                </enumeratedValues>					  			 
            </field>	

			<!-- VOLTAGE SEL LP SRAM 16KB-->
            <field>
              <name>VOLTAGE_SEL_LP_SRAM_16KB</name>
              <description>Configures the Voltage source to be used for LOW-VOLTAGE-LPRAM-16KB Domain in PS2 state.</description>
              <bitRange>[23:22]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			    <enumeratedValue>
                  <name>0</name> 
                  <description>LDO 0.7V</description>
                  <value>0</value>
                </enumeratedValue>			  
			    <enumeratedValue>
                  <name>1</name>
                  <description>DC-DC 0.95</description>
                  <value>1</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>3</name>
                  <description>LDO SoC 1.1</description>
                  <value>3</value>
                </enumeratedValue>				
                </enumeratedValues>					  			 
            </field>	

			<!-- VOLTAGE SEL LP SRAM-->
            <field>
              <name>VOLTAGE_SEL_LP_SRAM</name>
              <description>Configures the Voltage source to be used for LOW-VOLTAGE-LPRAM Domain in PS2 state.</description>
              <bitRange>[25:24]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			    <enumeratedValue>
                  <name>0</name> 
                  <description>Reserved1</description>
                  <value>0</value>
                </enumeratedValue>			  
			    <enumeratedValue>
                  <name>1</name>
                  <description>DC-DC 0.95</description>
                  <value>1</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>3</name>
                  <description>LDO SoC 1.1</description>
                  <value>3</value>
                </enumeratedValue>				
                </enumeratedValues>					  			 
            </field>

			<!-- VOLTAGE SEL ULP SRAM-->
            <field>
              <name>VOLTAGE_SEL_ULP_SRAM</name>
              <description>Configures the Voltage source to be used for LOW-VOLTAGE-ULPRAM Domain in PS2 state.</description>
              <bitRange>[27:26]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			    <enumeratedValue>
                  <name>0</name> 
                  <description>Reserved1</description>
                  <value>0</value>
                </enumeratedValue>			  
			    <enumeratedValue>
                  <name>1</name>
                  <description>DC-DC 0.95</description>
                  <value>1</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>3</name>
                  <description>LDO SoC 1.1</description>
                  <value>3</value>
                </enumeratedValue>				
                </enumeratedValues>					  			 
            </field>	

		   <!--Reserved3-->
            <field>
              <name>Reserved3</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[31:28]</bitRange>
              <access>read-write</access>
            </field>
	      </fields>
	    </register>	

        <!-- FSM CONTROL POWER DOMAINS -->									<!-- REGISTER 4 -->
        <register>
          <name>FSM_CTRL_POWER_DOMAINS</name>
          <description>Power Domains Controlled by Sleep FSM.</description>
          <addressOffset>0x24</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x000F0000</resetValue>		
           
		   <fields>
			<!--EN WDT SLEEP-->
            <field>
              <name>EN_WDT_SLEEP</name>
              <description>Its enable or disable WDT during Sleep/Shutdown states.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>	
             <enumeratedValues> 
			    <enumeratedValue>
                  <name>disable</name> 
                  <description>Writing 0 to this enables WDT during Sleep/Shutdown states.</description>
                  <value>0</value>
                </enumeratedValue>			  
			    <enumeratedValue>
                  <name>enable</name>
                  <description>Writing 1 to this enables WDT during Sleep/Shutdown states.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>				  
            </field>

			<!--WakeFi Rx Enable-->
            <field>
              <name>WakeFi_Rx_EN</name>
              <description>Its enable or disable detection of On-Air Pattern using Wake-Fi Rx.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>	
             <enumeratedValues> 
			    <enumeratedValue>
                  <name>disable</name> 
                  <description>Writing 0 to this disables detection of On-Air Pattern using Wake-Fi Rx.</description>
                  <value>0</value>
                </enumeratedValue>			  
			    <enumeratedValue>
                  <name>enable</name>
                  <description>Writing 1 to this enables detection of On-Air Pattern using Wake-Fi Rx.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>				  
            </field>

			<!--RESET BFF Enable-->
            <field>
              <name>RESET_BFF_EN</name>
              <description>Its enable or disable reset of Power Domain Control Battery FF's on wakeup.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>	
             <enumeratedValues> 
			    <enumeratedValue>
                  <name>disable</name> 
                  <description>Writing 0 to this disables reset of Power Domain Control Battery FF's on wakeup.</description>
                  <value>0</value>
                </enumeratedValue>			  
			    <enumeratedValue>
                  <name>enable</name>
                  <description>Writing 1 to this enables reset of Power Domain Control Battery FF's on wakeup</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>				  
            </field>	

		   <!--Reserved1-->
            <field>
              <name>Reserved1</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[15:3]</bitRange>
              <access>read-write</access>
            </field>	

			<!--POWER CONTORL LOW POWER FSM-->
            <field>
              <name>PWRCTRL_LP_FSM</name>
              <description>Its enable or disable Power to Low-Power FSM.</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>	
             <enumeratedValues> 
			    <enumeratedValue>
                  <name>disable</name> 
                  <description>Writing 0 to this disables Power to Low-Power FSM.</description>
                  <value>0</value>
                </enumeratedValue>			  
			    <enumeratedValue>
                  <name>enable</name>
                  <description>Writing 1 to this enables Power to Low-Power FSM.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>				  
            </field>		

			<!--POWER CONTORL TIMESTAMP-->
            <field>
              <name>PWRCTRL_TIMESTAMP</name>
              <description>Its enable or disable Power to TIMESTAMP.</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>	
             <enumeratedValues> 
			    <enumeratedValue>
                  <name>disable</name> 
                  <description>Writing 0 to this disables Power to TIMESTAMP.</description>
                  <value>0</value>
                </enumeratedValue>			  
			    <enumeratedValue>
                  <name>enable</name>
                  <description>Writing 1 to this enables Power to TIMESTAMP.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>				  
            </field>

			<!--POWER CONTORL Deep Sleep TIMER-->
            <field>
              <name>PWRCTRL_DS_TIMER</name>
              <description>Its enable or disable Power to DEEP SLEEP Timer.</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>	
             <enumeratedValues> 
			    <enumeratedValue>
                  <name>disable</name> 
                  <description>Writing 0 to this disables Power to DEEP SLEEP Timer.</description>
                  <value>0</value>
                </enumeratedValue>			  
			    <enumeratedValue>
                  <name>enable</name>
                  <description>Writing 1 to this enables Power to DEEP SLEEP Timer.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>				  
            </field>	

			<!--POWER CONTORL RETENTION-->
            <field>
              <name>PWRCTRL_RETEN</name>
              <description>Its enable or disable Power to Retention Flops during SHIP state.These Flops are used for storing Chip Configuration.</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>	
             <enumeratedValues> 
			    <enumeratedValue>
                  <name>disable</name> 
                  <description>Writing 0 to this disables Power to Retention Flops during SHIP state. These Flops are used for storing Chip Configuration.</description>
                  <value>0</value>
                </enumeratedValue>			  
			    <enumeratedValue>
                  <name>enable</name>
                  <description>Writing 1 to this enables Power to Retention Flops during SHIP state. These Flops are used for storing Chip Configuration.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>				  
            </field>			

		   <!--Reserved2-->
            <field>
              <name>Reserved2</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[31:20]</bitRange>
              <access>read-write</access>
            </field>	
	      </fields>
	    </register>	
	  </registers>
    </peripheral>
	
	<!--PROCESS SENSOR-->
      <peripheral>
        <name>ProcessSensor</name>
        <version>1.0</version>
        <description>The process sensor module, count the process clock (high frequency ring clock) over one MCU FSM clock and 
			             divide this clock by programmable value.</description>
	    <groupName>ProcessSensor</groupName>
        <baseAddress>0x24048540</baseAddress>
        <size>32</size>
		<access>read-write</access>
		
		<addressBlock>
        <offset>0x40</offset>
        <size>0x04</size>
        <usage>registers</usage>
        </addressBlock>
		
        <registers>  
        <!--PROCESS_SENSOR_ENABLE_AND_READ: PROCESS SENSOR ENABLE AND READ-->									<!-- REGISTER 1 -->
          <register>
            <name>PROCESS_SENSOR_ENABLE_AND_READ</name>
            <description>Process sensor enable and read for operation</description>
            <addressOffset>0x40</addressOffset>
            <size>32</size>
            <access>read-write</access>
            <resetValue>0x00000040</resetValue>
	          
			<fields>
             <!-- Process Sensor enable -->
              <field>
               <name>PROCESS_SENSOR_EN</name>
               <description>enable or on the process sensor,if this bit is set	the sensor enable else sensor is disable.</description>
               <bitRange>[0:0]</bitRange>
               <access>read-write</access>
              </field>
				
		     <!--process ring clock start-->
              <field>
               <name>PS_RING_CLK_START</name>
               <description>Start Ring-Oscillator clock for estimating process corner.</description>
               <bitRange>[1:1]</bitRange>
               <access>read-write</access>
              </field>
				
             <!--process clock switch on-->
              <field>
               <name>PS_CLK_SW_ON</name>
               <description>Clock cleaner on signal to clock cleaner block on clock generated by delay chain.</description>
               <bitRange>[2:2]</bitRange>
               <access>read-write</access>
              </field>
               
             <!--process clock switch of-->
              <field>
               <name>PS_CLK_SW_OFF</name>
               <description>Clock cleaner off signal to clock cleaner block on clock generated by delay chain.</description>
               <bitRange>[3:3]</bitRange>
               <access>read-write</access>
              </field>
				
			 <!--number of cycle-->
              <field>
               <name>NUM_CYCLES</name>
               <description>Number of MCU FSM clock(32KHz)for which measurement need to be done.if bits is 1 then 1 clock,
				             2 then 2 clocks,3 then 3 clocks,4 then 4 clocks.</description>
               <bitRange>[5:4]</bitRange>
               <access>read-write</access>
              </field>	
			   
			 <!--process sensor measurement done-->
              <field>
               <name>PS_MEAS_DONE_SYNC</name>
               <description>Processor sensor measurement done.</description>
               <bitRange>[6:6]</bitRange>
               <access>read-only</access>
              </field>
			 
			 <!--reserved-->
              <field>
               <name>RESERVED1</name>
               <description>Reserved1</description>
               <bitRange>[15:7]</bitRange>
               <access>read-write</access>
              </field>  
		     
			 <!--process sensor count-->
              <field>
               <name>PS_COUNT</name>
               <description>Processor sensor read back</description>
               <bitRange>[31:16]</bitRange>
               <access>read-only</access>
              </field>
			</fields>
		</register>	
	   </registers>
     </peripheral>   
	 
	<!-- MCUULP_CLOCK-->
    <peripheral>
      <name>MCUULP_CLOCK</name>
      <version>1.0</version>
      <description>The MCU ULP (Ultra Low Power) domain contains the MCU ULP AHB Inter-Connect-Matrix, MCU ULP Peripherals
             	   and the direct AHB Interface with the Processor. This section describes the different clock sources possible 
				   for each peripheral and the AHB/APB Interfaces.
				   </description>
      <groupName>MCUULP_CLOCK</groupName>
      <baseAddress>0x24041400</baseAddress>
      <size>32</size>
      <access>read-write</access>
 
       <addressBlock>
         <offset>0x00</offset>
         <size>0xA8</size>
         <usage>registers</usage>
       </addressBlock>	
 
    <registers>
        <!-- MCUULP CLOCK ENABLE REG1 -->									<!-- REGISTER 1 -->
        <register>
          <name>MCUULP_CLK_EN_REG1</name>
          <description>	MCU-ULP Clock Enable Register 1</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
		   
		   
		   <fields>
		   <!--Reserved1-->
            <field>
              <name>Reserved1</name>
              <description>It is recommended to retain the contents by using read/modify write to this register.</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>	   

		   <!--MCUULP IR CLOCK ENABLE-->
            <field>
              <name>MCUULP_IR_CLK_EN</name>
              <description>ULP IR receiver clock enable</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name>
                  <description>Writing 0 to this disables clock to IR Receiver.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables clock to IR Receiver.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>				  
            </field>	

		   <!--MCUULP I2C APB CLOCK ENABLE-->
            <field>
              <name>MCUULP_I2C_APB_CLK_EN</name>
              <description>ULP I2C APB clock enable</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name>
                  <description>Writing 0 to this disables clock to I2C APB Interface.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables clock to I2C APB Interface.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>				  
            </field>	

		   <!--MCUULP I2S CLOCK ENABLE-->
            <field>
              <name>MCUULP_I2S_CLK_EN</name>
              <description>ULP I2S clock enable</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name>
                  <description>Writing 0 to this disables clock to I2S Controller.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables clock to I2S Controller.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>				  
            </field>

		   <!--MCUULP SSI APB CLOCK ENABLE-->
            <field>
              <name>MCUULP_SSI_APB_CLK_EN</name>
              <description>ULP SSI APB clock enable</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name>
                  <description>Writing 0 to this disables clock to SPI/SSI Master APB Interface.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables clock to SPI/SSI Master APB Interface.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>				  
            </field>

		   <!--MCUULP SSI CLOCK ENABLE-->
            <field>
              <name>MCUULP_SSI_CLK_EN</name>
              <description>ULP SSI clock enable</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name>
                  <description>Writing 0 to this disables clock to SPI/SSI Master.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>	Writing 1 to this enables clock to SPI/SSI Master.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>				  
            </field>	

		   <!--MCUULP UART APB CLOCK ENABLE-->
            <field>
              <name>MCUULP_UART_APB_CLK_EN</name>
              <description>ULP UART APB clock enable</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name>
                  <description>Writing 0 to this disables clock to UART APB Interface.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables clock to UART APB Interface.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>				  
            </field>

		   <!--MCUULP UART CLOCK ENABLE-->
            <field>
              <name>MCUULP_UART_CLK_EN</name>
              <description>ULP UART clock enable</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name>
                  <description>Writing 0 to this disables clock to UART Controller.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables clock to UART Controller.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>				  
            </field>	
			
		   <!--Reserved2-->
            <field>
              <name>Reserved2</name>
              <description>It is recommended to write these bits to 0.</description>
              <bitRange>[13:11]</bitRange>
              <access>read-write</access>
            </field>	

		   <!--MCUULP EGPIO CLOCK ENABLE-->
            <field>
              <name>MCUULP_EGPIO_CLK_EN</name>
              <description>ULP EGPIO clock enable</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name>
                  <description>Writing 0 to this disables clock to Enhanced-GPIO.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>	Writing 1 to this enables clock to Enhanced-GPIO.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>				  
            </field>

		   <!--Reserved3-->
            <field>
              <name>Reserved3</name>
              <description>It is recommended to write these bits to 0.</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>	

		   <!--MCUULP FIM CLOCK ENABLE-->
            <field>
              <name>MCUULP_FIM_CLK_EN</name>
              <description>ULP FIM clock enable</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			    <enumeratedValue>
                  <name>Disable</name>
                  <description>Writing 0 to this disables clock to FIM Engine.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>	Writing 1 to this enables clock to FIM Engine.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>				  
            </field>

		   <!--MCUULP VAD CLOCK ENABLE-->
            <field>
              <name>MCUULP_VAD_CLK_EN</name>
              <description>ULP VAD clock enable</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			    <enumeratedValue>
                  <name>Disable</name>
                  <description>Writing 0 to this disables clock to VAD Controller.</description>
                  <value>0</value>
                </enumeratedValue>			  
			    <enumeratedValue>
                  <name>Enable</name>
                  <description>	Writing 1 to this enables clock to VAD Controller.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>				  
            </field>		

		   <!--Reserved4-->
            <field>
              <name>Reserved4</name>
              <description>	It is recommended to retain the contents by using read/modify write to this register.</description>
              <bitRange>[30:18]</bitRange>
              <access>read-write</access>
            </field>

		   <!--MCUULP TOUCH APB CLOCK ENABLE-->
            <field>
              <name>MCUULP_TOUCH_APB_CLK_EN</name>
              <description>ULP VAD clock enable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			    <enumeratedValue>
                  <name>Disable</name>
                  <description>Writing 0 to this disables clock to Touch Sensor APB Interface.</description>
                  <value>0</value>
                </enumeratedValue>			  
			    <enumeratedValue>
                  <name>Enable</name>
                  <description>	Writing 1 to this enables clock to Touch Sensor APB Interface.</description>
                  <value>1</value>
                </enumeratedValue>
             </enumeratedValues>				  
            </field>	
		</fields>
		</register>	

		
        <!-- MCUULP PROC CLOCK CONFIG -->									<!-- REGISTER 2 -->
        <register>
          <name>MCUULP_PROC_CLK_CONFIG</name>
          <description>	MCU-ULP AHB Clock Configuration Register</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
		   
		   
		   <fields>
		   <!--Reserved1-->
            <field>
              <name>Reserved1</name>
              <description>It is recommended to retain the contents by using read/modify write to this register.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>	   		

		   <!--MCUULP PROC CLOCK SELECT-->
            <field>
              <name>MCUULP_PROC_CLK_SEL</name>
              <description>ULP Processor clock select</description>
              <bitRange>[4:1]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			    <enumeratedValue>
                  <name>0000</name>
                  <description>MCU-ULP Reference Clock</description>
                  <value>0</value>
                </enumeratedValue>			  
			    <enumeratedValue>
                  <name>0001</name>
                  <description>	ro_32khz_clk</description>
                  <value>1</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>0010</name>
                  <description>rc_32khz_clk</description>
                  <value>2</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>0011</name>
                  <description>xtal_32khz_clk</description>
                  <value>3</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>0100</name>
                  <description>rc_32mhz_clk</description>
                  <value>4</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>0101</name>
                  <description>ro_hf_clk</description>
                  <value>5</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>0110</name>
                  <description>MCU-HP ULP Clock</description>
                  <value>6</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>0111</name>
                  <description>doubler_clk</description>
                  <value>7</value>
                </enumeratedValue>				
			    <enumeratedValue>
                  <name>1000</name>
                  <description>Output clock is gated</description>
                  <value>8</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>1001</name>
                  <description>Output clock is gated</description>
                  <value>9</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>1010</name>
                  <description>Output clock is gated</description>
                  <value>10</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>1011</name>
                  <description>Output clock is gated</description>
                  <value>11</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>1100</name>
                  <description>Output clock is gated</description>
                  <value>12</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>1101</name>
                  <description>Output clock is gated</description>
                  <value>13</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>1110</name>
                  <description>Output clock is gated</description>
                  <value>14</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>1111</name>
                  <description>Output clock is gated</description>
                  <value>15</value>
                </enumeratedValue>				
                </enumeratedValues>				  
            </field>
			
		   <!--MCUULP PROC CLOCK DIVISION DAC-->
            <field>
              <name>MCUULP_PROC_CLK_DIV_DAC</name>
              <description>Specifies the clock division factor for AHB Interface Clock.</description>
              <bitRange>[12:5]</bitRange>
              <access>read-write</access>
            </field>	   		

		   <!--Reserved2-->
            <field>
              <name>Reserved2</name>
              <description>It is recommended to write these bits to 0.</description>
              <bitRange>[31:13]</bitRange>
              <access>read-write</access>
            </field>
		</fields>
		</register>	

        <!-- MCUULP I2C SSI CLOCK CONFIG -->									<!-- REGISTER 3 -->
        <register>
          <name>MCUULP_I2C_SSI_CLK_CONFIG</name>
          <description>MCU-ULP SSI Master and I2C Clock Configuration Register</description>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0xF0000000</resetValue>
		   
          <fields>		   
		   <!--MCUULP I2C CLOCK ENABLE-->
            <field>
              <name>MCUULP_I2C_CLK_EN</name>
              <description>ULP I2C clock enables</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			    <enumeratedValue>
                  <name>Disable</name>
                  <description>Writing 0 to this disables clock to I2C Controller.</description>
                  <value>0</value>
                </enumeratedValue>			  
			    <enumeratedValue>
                  <name>Enable</name>
                  <description>	Writing 1 to this enables clock to I2C Controller.</description>
                  <value>1</value>
                </enumeratedValue>
             </enumeratedValues>				  
            </field>
			
 		   <!--Reserved1-->
            <field>
              <name>Reserved1</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[15:1]</bitRange>
              <access>read-write</access>
            </field>  

		   <!--MCUULP SSI CLOCK DIVISION ENABLE-->
            <field>
              <name>MCUULP_SSI_CLK_DIV_EN</name>
              <description>ULP SSI clock division enables</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			    <enumeratedValue>
                  <name>Disable</name>
                  <description>Writing 0 to this disables clock to SPI/SSI Master Clock Dividers.</description>
                  <value>0</value>
                </enumeratedValue>			  
			    <enumeratedValue>
                  <name>Enable</name>
                  <description>	Writing 1 to this enables clock to SPI/SSI Master Clock Dividers.</description>
                  <value>1</value>
                </enumeratedValue>
             </enumeratedValues>				  
            </field>			

 		   <!--MCUULP SSI CLOCK DIVISION FACTOR-->
            <field>
              <name>MCUULP_SSI_CLK_DIV_FAC</name>
              <description>Specifies the clock division factor for SPI/SSI Master Clock.</description>
              <bitRange>[23:17]</bitRange>
              <access>read-write</access>
            </field>  

 		   <!--Reserved2-->
            <field>
              <name>Reserved2</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
            </field>  	
			
		   <!--MCUULP SSI CLK SEL-->
            <field>
              <name>MCUULP_SSI_CLK_SEL</name>
              <description>ULP SSI clock select</description>
              <bitRange>[31:28]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			    <enumeratedValue>
                  <name>0000</name>
                  <description>MCU-ULP Reference Clock</description>
                  <value>0</value>
                </enumeratedValue>			  
			    <enumeratedValue>
                  <name>0001</name>
                  <description>	ro_32khz_clk</description>
                  <value>1</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>0010</name>
                  <description>rc_32khz_clk</description>
                  <value>2</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>0011</name>
                  <description>xtal_32khz_clk</description>
                  <value>3</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>0100</name>
                  <description>rc_32mhz_clk</description>
                  <value>4</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>0101</name>
                  <description>ro_hf_clk</description>
                  <value>5</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>0110</name>
                  <description>MCU-HP ULP Clock</description>
                  <value>6</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>0111</name>
                  <description>Reserved1</description>
                  <value>7</value>
                </enumeratedValue>				
			    <enumeratedValue>
                  <name>1000</name>
                  <description>Reserved2</description>
                  <value>8</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>1001</name>
                  <description>Reserved3</description>
                  <value>9</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>1010</name>
                  <description>Reserved4</description>
                  <value>10</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>1011</name>
                  <description>Reserved5</description>
                  <value>11</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>1100</name>
                  <description>Reserved6</description>
                  <value>12</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>1101</name>
                  <description>Reserved7</description>
                  <value>13</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>1110</name>
                  <description>Reserved8</description>
                  <value>14</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>1111</name>
                  <description>Output clock is gated</description>
                  <value>15</value>
                </enumeratedValue>				
                </enumeratedValues>				  
             </field>	
        </fields>			
	 </register>	

        <!-- MCUULP I2S CLK CONFIG -->									<!-- REGISTER 4 -->
        <register>
          <name>MCUULP_I2S_CLK_CONFIG</name>
          <description>MCU-ULP I2S Clock Configuration Register</description>
          <addressOffset>0x1C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000001E</resetValue>

		   <fields>
		   <!--	MCUULP I2S CLOCK DIVISION ENABLE-->
            <field>
              <name>MCUULP_I2S_CLK_DIV_EN</name>
              <description>ULP I2S clock division enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			    <enumeratedValue>
                  <name>Disable</name>
                  <description>Writing 0 to this disables clock to I2S Clock Dividers.</description>
                  <value>0</value>
                </enumeratedValue>			  
			    <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables clock to I2S Clock Dividers.</description>
                  <value>1</value>
                </enumeratedValue>
             </enumeratedValues>			  
            </field>

		   <!--	MCUULP I2S CLOCK SELECT-->
            <field>
              <name>MCUULP_I2S_CLK_SEL</name>
              <description>Specifies the clock source to be used for I2S Master</description>
              <bitRange>[4:1]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			    <enumeratedValue>
                  <name>0000</name>
                  <description>MCU-ULP Reference Clock</description>
                  <value>0</value>
                </enumeratedValue>			  
			    <enumeratedValue>
                  <name>0001</name>
                  <description>	ro_32khz_clk</description>
                  <value>1</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>0010</name>
                  <description>rc_32khz_clk</description>
                  <value>2</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>0011</name>
                  <description>xtal_32khz_clk</description>
                  <value>3</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>0100</name>
                  <description>rc_32mhz_clk</description>
                  <value>4</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>0101</name>
                  <description>ro_hf_clk</description>
                  <value>5</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>0110</name>
                  <description>MCU-HP ULP Clock</description>
                  <value>6</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>0111</name>
                  <description>doubler_clk</description>
                  <value>7</value>
                </enumeratedValue>				
			    <enumeratedValue>
                  <name>1000</name>
                  <description>i2s_pll_clk</description>
                  <value>8</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>1001</name>
                  <description>Reserved1</description>
                  <value>9</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>1010</name>
                  <description>Reserved2</description>
                  <value>10</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>1011</name>
                  <description>Reserved3</description>
                  <value>11</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>1100</name>
                  <description>Reserved4</description>
                  <value>12</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>1101</name>
                  <description>Reserved5</description>
                  <value>13</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>1110</name>
                  <description>Reserved6</description>
                  <value>14</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>1111</name>
                  <description>Output clock is gated</description>
                  <value>15</value>
                </enumeratedValue>				
                </enumeratedValues>				  
            </field>

		   <!--	MCUULP I2S CLOCK DIVISION FACTOR-->
            <field>
              <name>MCUULP_I2S_CLK_DIV_FAC</name>
              <description>	Specifies the clock division factor for I2S Master Clock.</description>
              <bitRange>[12:5]</bitRange>
              <access>read-write</access>
            </field>

		   <!--	MCUULP I2S MASTER SLAVE MODE-->
            <field>
              <name>MCUULP_I2S_MASTER_SLAVE_MODE</name>
              <description> Enable I2S master or slave mode</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			    <enumeratedValue>
                  <name>Slave</name>
                  <description>Writing 0 to this configures I2S to Slave Mode.</description>
                  <value>0</value>
                </enumeratedValue>			  
			    <enumeratedValue>
                  <name>Master</name>
                  <description>Writing 1 to this configures I2S to Master Mode.</description>
                  <value>1</value>
                </enumeratedValue>
             </enumeratedValues>				  
            </field>	
			
 		   <!--Reserved1-->
            <field>
              <name>Reserved1</name>
              <description>It is recommended to retain the contents by using read/modify write to this register.</description>
              <bitRange>[17:14]</bitRange>
              <access>read-write</access>
            </field>  

		   <!--	MCUULP I2S APB CLOCK ENABLE-->
            <field>
              <name>MCUULP_I2S_APB_CLK_EN</name>
              <description> I2S APB clock enable</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			    <enumeratedValue>
                  <name>Disable</name>
                  <description>Writing 0 to this disables clock to I2S APB Interface.</description>
                  <value>0</value>
                </enumeratedValue>			  
			    <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables clock to I2S APB Interface.</description>
                  <value>1</value>
                </enumeratedValue>
             </enumeratedValues>				  
            </field>	

 		   <!--Reserved2-->
            <field>
              <name>Reserved2</name>
              <description>It is recommended to write these bits to 0.</description>
              <bitRange>[31:19]</bitRange>
              <access>read-write</access>
            </field> 
	    </fields>			
	 </register>			

        <!-- MCUULP UART CLOCK CONFIG -->									<!-- REGISTER 5 -->
        <register>
          <name>MCUULP_UART_CLK_CONFIG</name>
          <description>MCU-ULP UART Clock Configuration Register</description>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000001E</resetValue>

		  <fields>
		   <!--	MCUULP UART FRAC CLK SEL-->
            <field>
              <name>MCUULP_UART_FRAC_CLK_SEL</name>
              <description>Selects the Divider type for UART Controller.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			    <enumeratedValue>
                  <name>0</name>
                  <description>Clock Swallow output is selected.</description>
                  <value>0</value>
                </enumeratedValue>			  
			    <enumeratedValue>
                  <name>1</name>
                  <description>Fractional Clock Divider output is selected.</description>
                  <value>1</value>
                </enumeratedValue>
             </enumeratedValues>			  
            </field>		  
			
		   <!-- MCUULP UART CLOCK SELECT-->
            <field>
              <name>MCUULP_UART_CLK_SEL</name>
              <description>Specifies the clock source to be used for UART.</description>
              <bitRange>[4:1]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			    <enumeratedValue>
                  <name>0000</name>
                  <description>MCU-ULP Reference Clock.</description>
                  <value>0</value>
                </enumeratedValue>			  
			    <enumeratedValue>
                  <name>0001</name>
                  <description>ro_32khz_clk.</description>
                  <value>1</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>0010</name>
                  <description>rc_32khz_clk.</description>
                  <value>2</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>0011</name>
                  <description>xtal_32khz_clk.</description>
                  <value>3</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>0100</name>
                  <description>rc_32mhz_clk.</description>
                  <value>4</value>
                </enumeratedValue>				
			    <enumeratedValue>
                  <name>0101</name>
                  <description>ro_hf_clk.</description>
                  <value>5</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>0110</name>
                  <description>MCU-HP ULP Clock.</description>
                  <value>6</value>
                </enumeratedValue>	
			    <enumeratedValue>
                  <name>0111</name>
                  <description>doubler_clk</description>
                  <value>7</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>1000</name>
                  <description>Reserved1</description>
                  <value>8</value>
                </enumeratedValue>
			    <enumeratedValue>				
                  <name>1001</name>
                  <description>Reserved2</description>
                  <value>9</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>1010</name>
                  <description>Reserved3</description>
                  <value>10</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>1011</name>
                  <description>Reserved4</description>
                  <value>11</value>
                </enumeratedValue>				
			    <enumeratedValue>
                  <name>1100</name>
                  <description>Reserved5</description>
                  <value>12</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>1101</name>
                  <description>Reserved6</description>
                  <value>13</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>1110</name>
                  <description>Reserved7</description>
                  <value>14</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>1111</name>
                  <description>Output clock is gated</description>
                  <value>15</value>
                </enumeratedValue>				
             </enumeratedValues>			  
            </field>
			
		   <!-- MCUULP UART CLOCK DIVISION FACTOR-->
            <field>
              <name>MCUULP_UART_CLK_DIV_FAC</name>
              <description>Specifies the clock division factor for UART.</description>
              <bitRange>[12:5]</bitRange>
              <access>read-write</access>			  
            </field>

		   <!-- Reserved -->
            <field>
              <name>Reserved1</name>
              <description>It is recommended to write these bits to 0.</description>
              <bitRange>[31:13]</bitRange>
              <access>read-write</access>			  
            </field>
	    </fields>			
	 </register>			

        <!-- MMCUULP CLOCK STATUS REGISTER -->									<!-- REGISTER 6 -->
        <register>
          <name>MCUULP_CLK_STATUS_REG</name>
          <description>MCU-ULP Clock Status Register</description>
          <addressOffset>0x28</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000008</resetValue>

		   <fields>
		   <!--	MCUHP UART CLOCK SWITCHED -->
            <field>
              <name>MCUHP_UART_CLK_SWITCHED</name>
              <description>Status of Dynamic Clock Mux in UART Clock Generation.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
             <enumeratedValues> 
			    <enumeratedValue>
                  <name>0</name>
                  <description>Clock switching is in progress</description>
                  <value>0</value>
                </enumeratedValue>			  
			    <enumeratedValue>
                  <name>1</name>
                  <description>Clock got switched and output clock can be used</description>
                  <value>1</value>
                </enumeratedValue>
             </enumeratedValues>			  
            </field>		  

		   <!--	MCUULP I2S CLOCK SWITCHED -->
            <field>
              <name>MCUULP_I2S_CLK_SWITCHED</name>
              <description>Status of Dynamic Clock Mux in I2S Controller Clock Generation.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
             <enumeratedValues> 
			    <enumeratedValue>
                  <name>0</name>
                  <description>Clock switching is in progress</description>
                  <value>0</value>
                </enumeratedValue>			  
			    <enumeratedValue>
                  <name>1</name>
                  <description>Clock got switched and output clock can be used</description>
                  <value>1</value>
                </enumeratedValue>
             </enumeratedValues>			  
            </field>	

		   <!-- Reserved -->
            <field>
              <name>Reserved1</name>
              <description>It is recommended to write these bits to 0.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>			  
            </field>	

		   <!--	MCUULP PROC CLOCK SWITCHED -->
            <field>
              <name>MCUULP_PROC_CLK_SWITCHED</name>
              <description>Status of Dynamic Clock Mux in AHB Interface Clock Generation.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
             <enumeratedValues> 
			    <enumeratedValue>
                  <name>0</name>
                  <description>Clock switching is in progress</description>
                  <value>0</value>
                </enumeratedValue>			  
			    <enumeratedValue>
                  <name>1</name>
                  <description>Clock got switched and output clock can be used</description>
                  <value>1</value>
                </enumeratedValue>
             </enumeratedValues>			  
            </field>

		   <!-- Reserved -->
            <field>
              <name>Reserved2</name>
              <description>It is recommended to write these bits to 0.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>			  
            </field>	

		   <!-- MCUULP SSI CLOCK SWITCHED -->
            <field>
              <name>MCUULP_SSI_CLK_SWITCHED</name>
              <description>Status of Dynamic Clock Mux in SPI/SSI Master Clock Generation.</description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
             <enumeratedValues> 
			    <enumeratedValue>
                  <name>0</name>
                  <description>Clock switching is in progress</description>
                  <value>0</value>
                </enumeratedValue>			  
			    <enumeratedValue>
                  <name>1</name>
                  <description>Clock got switched and output clock can be used</description>
                  <value>1</value>
                </enumeratedValue>
             </enumeratedValues>			  
            </field>

		   <!-- MCUULP VAD CLOCK SWITCHED -->
            <field>
              <name>MCUULP_VAD_CLK_SWITCHED</name>
              <description>Status of Dynamic Clock Mux in VAD Clock Generation.</description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
             <enumeratedValues> 
			    <enumeratedValue>
                  <name>0</name>
                  <description>Clock switching is in progress</description>
                  <value>0</value>
                </enumeratedValue>			  
			    <enumeratedValue>
                  <name>1</name>
                  <description>Clock got switched and output clock can be used</description>
                  <value>1</value>
                </enumeratedValue>
             </enumeratedValues>			  
            </field>

		   <!--MCUULP ADCDAC CLOCK SWITCHED-->
            <field>
              <name>MCUULP_ADCDAC_CLK_SWITCHED</name>
              <description>Status of Dynamic Clock Mux in Aux-ADC/DAC Clock Generation</description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
             <enumeratedValues> 
			    <enumeratedValue>
                  <name>0</name>
                  <description>Clock switching is in progress</description>
                  <value>0</value>
                </enumeratedValue>			  
			    <enumeratedValue>
                  <name>1</name>
                  <description>Clock got switched and output clock can be used</description>
                  <value>1</value>
                </enumeratedValue>
             </enumeratedValues>			  
            </field>
			
		   <!-- MCUULP TIMER CLOCK SWITCHED -->
            <field>
              <name>MCUULP_TIMER_CLK_SWITCHED</name>
              <description>Status of Dynamic Clock Mux in Timer Clock Generation.</description>
              <bitRange>[8:8]</bitRange>
              <access>read-only</access>
             <enumeratedValues> 
			    <enumeratedValue>
                  <name>0</name>
                  <description>Clock switching is in progress</description>
                  <value>0</value>
                </enumeratedValue>			  
			    <enumeratedValue>
                  <name>1</name>
                  <description>Clock got switched and output clock can be used</description>
                  <value>1</value>
                </enumeratedValue>
             </enumeratedValues>			  
            </field>
			
		   <!-- MCUULP TOUCH CLOCK SWITCHED -->
            <field>
              <name>MCUULP_TOUCH_CLK_SWITCHED</name>
              <description>Status of Dynamic Clock Mux in Touch Sensor Clock Generation.</description>
              <bitRange>[9:9]</bitRange>
              <access>read-only</access>
             <enumeratedValues> 
			    <enumeratedValue>
                  <name>0</name>
                  <description>Clock switching is in progress</description>
                  <value>0</value>
                </enumeratedValue>			  
			    <enumeratedValue>
                  <name>1</name>
                  <description>Clock got switched and output clock can be used</description>
                  <value>1</value>
                </enumeratedValue>
             </enumeratedValues>			  
            </field>
			
		   <!-- MCUULP VAD FCLK SWITCHED -->
            <field>
              <name>MCUULP_VAD_FCLK_SWITCHED</name>
              <description>Status of Dynamic Clock Mux in VAD Fast Clock Generation.</description>
              <bitRange>[10:10]</bitRange>
              <access>read-only</access>
             <enumeratedValues> 
			    <enumeratedValue>
                  <name>0</name>
                  <description>Clock switching is in progress</description>
                  <value>0</value>
                </enumeratedValue>			  
			    <enumeratedValue>
                  <name>1</name>
                  <description>Clock got switched and output clock can be used</description>
                  <value>1</value>
                </enumeratedValue>
             </enumeratedValues>			  
            </field>

		   <!-- MCUULP VAD SCLK SWITCHED -->
            <field>
              <name>MCUULP_VAD_SCLK_SWITCHED</name>
              <description>Status of Dynamic Clock Mux in VAD Slow Clock Generation</description>
              <bitRange>[11:11]</bitRange>
              <access>read-only</access>
             <enumeratedValues> 
			    <enumeratedValue>
                  <name>0</name>
                  <description>Clock switching is in progress</description>
                  <value>0</value>
                </enumeratedValue>			  
			    <enumeratedValue>
                  <name>1</name>
                  <description>Clock got switched and output clock can be used</description>
                  <value>1</value>
                </enumeratedValue>
             </enumeratedValues>			  
            </field>
			
		   <!-- Reserved -->
            <field>
              <name>Reserved3</name>
              <description>It is recommended to write these bits to 0.</description>
              <bitRange>[31:12]</bitRange>
              <access>read-only</access>			  
            </field>
	    </fields>			
	 </register>

        <!-- MCUULP TOUCH CLOCK CONFIG -->									<!-- REGISTER 7 -->
        <register>
          <name>MCUULP_TOUCH_CLK_CONFIG</name>
          <description>MCU-ULP Touch Sensor Clock Configuration Register</description>
          <addressOffset>0x2C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000001E</resetValue>

          <fields>
		   <!-- Reserved -->
            <field>
              <name>Reserved1</name>
              <description>It is recommended to write these bits to 0.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>			  
            </field>

		   <!-- MCUULP TOUCH CLOCK SEL-->
            <field>
              <name>MCUULP_TOUCH_CLK_SEL</name>
              <description>Specifies the clock source to be used for Touch Sensor.</description>
              <bitRange>[4:1]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			    <enumeratedValue>
                  <name>0000</name>
                  <description>MCU-ULP Reference Clock.</description>
                  <value>0</value>
                </enumeratedValue>			  
			    <enumeratedValue>
                  <name>0001</name>
                  <description>ro_32khz_clk.</description>
                  <value>1</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>0010</name>
                  <description>rc_32khz_clk.</description>
                  <value>2</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>0011</name>
                  <description>xtal_32khz_clk.</description>
                  <value>3</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>0100</name>
                  <description>rc_32mhz_clk.</description>
                  <value>4</value>
                </enumeratedValue>				
			    <enumeratedValue>
                  <name>0101</name>
                  <description>ro_hf_clk.</description>
                  <value>5</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>0110</name>
                  <description>MCU-HP ULP Clock.</description>
                  <value>6</value>
                </enumeratedValue>	
			    <enumeratedValue>
                  <name>0111</name>
                  <description>Reserved1</description>
                  <value>7</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>1000</name>
                  <description>Reserved2</description>
                  <value>8</value>
                </enumeratedValue>				
			    <enumeratedValue>
                  <name>1001</name>
                  <description>Reserved3</description>
                  <value>9</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>1010</name>
                  <description>Reserved4</description>
                  <value>10</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>1011</name>
                  <description>Reserved5</description>
                  <value>11</value>
                </enumeratedValue>				
			    <enumeratedValue>
                  <name>1100</name>
                  <description>Reserved6</description>
                  <value>12</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>1101</name>
                  <description>Reserved7</description>
                  <value>13</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>1110</name>
                  <description>Reserved8</description>
                  <value>14</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>1111</name>
                  <description>Output clock is gated</description>
                  <value>15</value>
                </enumeratedValue>				
             </enumeratedValues>			  
            </field>	

		   <!-- Reserved -->
            <field>
              <name>Reserved2</name>
              <description>It is recommended to write these bits to 0.</description>
              <bitRange>[12:5]</bitRange>
              <access>read-write</access>			  
            </field>
	
		   <!-- Reserved -->
            <field>
              <name>Reserved3</name>
              <description>It is recommended to write these bits to 0.</description>
              <bitRange>[31:13]</bitRange>
              <access>read-write</access>			  
            </field>
	      </fields>			
	    </register>	


        <!-- MCUULP TIMER CLOCK CONFIG -->									<!-- REGISTER 8 -->
        <register>
          <name>MCUULP_TIMER_CLK_CONFIG </name>
          <description>MCU-ULP Timer Clock Configuration Register</description>
          <addressOffset>0x30</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000001E</resetValue>

          <fields>
		   <!-- Reserved -->
            <field>
              <name>Reserved1</name>
              <description>It is recommended to write these bits to 0.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>			  
            </field>

		   <!-- MCUULP TIMER CLOCK SEL-->
            <field>
              <name>MCUULP_TIMER_CLK_SEL</name>
              <description>Specifies the clock source to be used for Timer.</description>
              <bitRange>[4:1]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			    <enumeratedValue>
                  <name>0000</name>
                  <description>MCU-ULP Reference Clock.</description>
                  <value>0</value>
                </enumeratedValue>			  
			    <enumeratedValue>
                  <name>0001</name>
                  <description>ro_32khz_clk.</description>
                  <value>1</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>0010</name>
                  <description>rc_32khz_clk.</description>
                  <value>2</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>0011</name>
                  <description>xtal_32khz_clk.</description>
                  <value>3</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>0100</name>
                  <description>rc_32mhz_clk.</description>
                  <value>4</value>
                </enumeratedValue>				
			    <enumeratedValue>
                  <name>0101</name>
                  <description>ro_hf_clk.</description>
                  <value>5</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>0110</name>
                  <description>MCU-HP ULP Clock.</description>
                  <value>6</value>
                </enumeratedValue>	
			    <enumeratedValue>
                  <name>0111</name>
                  <description>Reserved1</description>
                  <value>7</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>1000</name>
                  <description>Reserved2</description>
                  <value>8</value>
                </enumeratedValue>				
			    <enumeratedValue>
                  <name>1001</name>
                  <description>Reserved3</description>
                  <value>9</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>1010</name>
                  <description>Reserved4</description>
                  <value>10</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>1011</name>
                  <description>Reserved5</description>
                  <value>11</value>
                </enumeratedValue>				
			    <enumeratedValue>
                  <name>1100</name>
                  <description>Reserved6</description>
                  <value>12</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>1101</name>
                  <description>Reserved7</description>
                  <value>13</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>1110</name>
                  <description>Reserved8</description>
                  <value>14</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>1111</name>
                  <description>Output clock is gated</description>
                  <value>15</value>
                </enumeratedValue>				
             </enumeratedValues>			  
            </field>	

		   <!-- Reserved -->
            <field>
              <name>Reserved2</name>
              <description>It is recommended to write these bits to 0.</description>
              <bitRange>[13:5]</bitRange>
              <access>read-write</access>			  
            </field>
			
		   <!-- Reserved -->
            <field>
              <name>Reserved3</name>
              <description>It is recommended to write these bits to 0.</description>
              <bitRange>[31:14]</bitRange>
              <access>read-write</access>			  
            </field>			
	      </fields>			
	    </register>		

        <!-- MCUULP ADCDAC CLOCK CONFIG -->									<!-- REGISTER 9 -->
        <register>
          <name>MCUULP_ADCDAC_CLK_CONFIG</name>
          <description>	MCU-ULP Aux-ADC/DAC Configuration Register</description>
          <addressOffset>0x34</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000001E</resetValue>

          <fields>
		   <!-- Reserved -->
            <field>
              <name>Reserved1</name>
              <description>It is recommended to write these bits to 0.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>			  
            </field>

		   <!-- MCUULP ADCDAC CLOCK SEL-->
            <field>
              <name>MCUULP_ADCDAC_CLK_SEL</name>
              <description>Specifies the clock source to be used for Aux-ADC/DAC Controller</description>
              <bitRange>[4:1]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			    <enumeratedValue>
                  <name>0000</name>
                  <description>MCU-ULP Reference Clock.</description>
                  <value>0</value>
                </enumeratedValue>			  
			    <enumeratedValue>
                  <name>0001</name>
                  <description>ro_32khz_clk.</description>
                  <value>1</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>0010</name>
                  <description>rc_32khz_clk.</description>
                  <value>2</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>0011</name>
                  <description>xtal_32khz_clk.</description>
                  <value>3</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>0100</name>
                  <description>rc_32mhz_clk.</description>
                  <value>4</value>
                </enumeratedValue>				
			    <enumeratedValue>
                  <name>0101</name>
                  <description>ro_hf_clk.</description>
                  <value>5</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>0110</name>
                  <description>MCU-HP ULP Clock.</description>
                  <value>6</value>
                </enumeratedValue>	
			    <enumeratedValue>
                  <name>0111</name>
                  <description>doubler_clk</description>
                  <value>7</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>1000</name>
                  <description>i2s_pll_clk</description>
                  <value>8</value>
                </enumeratedValue>				
			    <enumeratedValue>
                  <name>1001</name>
                  <description>Reserved1</description>
                  <value>9</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>1010</name>
                  <description>Reserved2</description>
                  <value>10</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>1011</name>
                  <description>Reserved3</description>
                  <value>11</value>
                </enumeratedValue>				
			    <enumeratedValue>
                  <name>1100</name>
                  <description>Reserved4</description>
                  <value>12</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>1101</name>
                  <description>Reserved5</description>
                  <value>13</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>1110</name>
                  <description>Reserved6</description>
                  <value>14</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>1111</name>
                  <description>Output clock is gated</description>
                  <value>15</value>
                </enumeratedValue>				
             </enumeratedValues>			  
            </field>	

		   <!-- Reserved -->
            <field>
              <name>Reserved2</name>
              <description>It is recommended to write these bits to 0.</description>
              <bitRange>[12:5]</bitRange>
              <access>read-write</access>			  
            </field>

		   <!-- Reserved -->
            <field>
              <name>Reserved3</name>
              <description>It is recommended to write these bits to 0.</description>
              <bitRange>[31:13]</bitRange>
              <access>read-write</access>			  
            </field>			
	      </fields>			
	    </register>	

        <!-- MCUULP VAD CLOCK CONFIG -->									<!-- REGISTER 10 -->
        <register>
          <name>MCUULP_VAD_CLK_CONFIG</name>
          <description>	MCU-ULP VAD Configuration Register</description>
          <addressOffset>0x38</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x000001EE</resetValue>

          <fields>
		   <!-- Reserved -->
            <field>
              <name>Reserved1</name>
              <description>It is recommended to write these bits to 0.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>			  
            </field>

		   <!-- MCUULP VAD SCLK SEL-->
            <field>
              <name>MCUULP_VAD_SCLK_SEL</name>
              <description>Specifies the clock source to be used for VAD Slow Clock</description>
              <bitRange>[3:1]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			    <enumeratedValue>
                  <name>000</name>
                  <description>ro_32khz_clk.</description>
                  <value>0</value>
                </enumeratedValue>			  
			    <enumeratedValue>
                  <name>001</name>
                  <description>rc_32khz_clk.</description>
                  <value>1</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>010</name>
                  <description>xtal_32khz_clk.</description>
                  <value>2</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>011</name>
                  <description>Reserved1</description>
                  <value>3</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>100</name>
                  <description>Reserved2</description>
                  <value>4</value>
                </enumeratedValue>				
			    <enumeratedValue>
                  <name>101</name>
                  <description>Reserved3</description>
                  <value>5</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>110</name>
                  <description>Reserved4</description>
                  <value>6</value>
                </enumeratedValue>	
			    <enumeratedValue>
                  <name>111</name>
                  <description>Output clock is gated</description>
                  <value>7</value>
                </enumeratedValue>	
             </enumeratedValues> 				
            </field>	

		   <!-- MCUULP VAD CLOCK SEL -->
            <field>
              <name>MCUULP_VAD_CLK_SEL</name>
              <description>Specifies the clock source to be used for VAD Controller</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			    <enumeratedValue>
                  <name>0</name>
                  <description>VAD Slow Clock</description>
                  <value>0</value>
                </enumeratedValue>			  
			    <enumeratedValue>
                  <name>1</name>
                  <description>VAD Fast Clock</description>
                  <value>1</value>
                </enumeratedValue>
             </enumeratedValues>			  
            </field>

		   <!-- MCUULP VAD FCLK SEL-->
            <field>
              <name>MCUULP_VAD_FCLK_SEL</name>
              <description>Specifies the clock source to be used for VAD Fast Clock</description>
              <bitRange>[8:5]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			    <enumeratedValue>
                  <name>0000</name>
                  <description>MCU ULP AHB Interface clock.</description>
                  <value>0</value>
                </enumeratedValue>			  
			    <enumeratedValue>
                  <name>0001</name>
                  <description>MCU-ULP Reference clock.</description>
                  <value>1</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>0010</name>
                  <description>rc_32mhz_clk.</description>
                  <value>2</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>0011</name>
                  <description>ro_hf_clk.</description>
                  <value>3</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>0100</name>
                  <description>MCU-HP ULP clock.</description>
                  <value>4</value>
                </enumeratedValue>				
			    <enumeratedValue>
                  <name>0101</name>
                  <description>Reserved1</description>
                  <value>5</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>0110</name>
                  <description>Reserved2</description>
                  <value>6</value>
                </enumeratedValue>	
			    <enumeratedValue>
                  <name>0111</name>
                  <description>Reserved3</description>
                  <value>7</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>1000</name>
                  <description>Reserved4</description>
                  <value>8</value>
                </enumeratedValue>				
			    <enumeratedValue>
                  <name>1001</name>
                  <description>Reserved5</description>
                  <value>9</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>1010</name>
                  <description>Reserved6</description>
                  <value>10</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>1011</name>
                  <description>Reserved7</description>
                  <value>11</value>
                </enumeratedValue>				
			    <enumeratedValue>
                  <name>1100</name>
                  <description>Reserved8</description>
                  <value>12</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>1101</name>
                  <description>Reserved9</description>
                  <value>13</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>1110</name>
                  <description>Reserved10</description>
                  <value>14</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>1111</name>
                  <description>Output clock is gated</description>
                  <value>15</value>
                </enumeratedValue>				
             </enumeratedValues>			  
            </field>	

		   <!-- MCUULP VAD FCLK DIV FAC -->
            <field>
              <name>MCUULP_VAD_FCLK_DIV_FAC</name>
              <description>Specifies the clock division factor for VAD Fast clock.</description>
              <bitRange>[16:9]</bitRange>
              <access>read-write</access>			  
            </field>
			
		   <!-- Reserved -->
            <field>
              <name>Reserved2</name>
              <description>It is recommended to write these bits to 0.</description>
              <bitRange>[31:17]</bitRange>
              <access>read-write</access>			  
            </field>
	      </fields>			
	    </register>		

        <!-- MCUULP CLOCK ENABLE REG2 -->									<!-- REGISTER 11 -->
        <register>
          <name>MCUULP_CLK_EN_REG2</name>
          <description>	MCU-ULP Clock Enable Register 2</description>
          <addressOffset>0xA0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>

          <fields>
		   <!-- Reserved -->
            <field>
              <name>Reserved1</name>
              <description>It is recommended to write these bits to 0.</description>
              <bitRange>[11:0]</bitRange>
              <access>read-write</access>			  
            </field>	

		   <!-- MCUULP ADCDAC CLOCK ENABLE -->
            <field>
              <name>MCUULP_ADCDAC_CLK_EN</name>
              <description>ULP ADC and DAC clock enable</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			    <enumeratedValue>
                  <name>0</name>
                  <description>Writing 0 to this disables clock to Aux-ADC/DAC Controller.</description>
                  <value>0</value>
                </enumeratedValue>			  
			    <enumeratedValue>
                  <name>1</name>
                  <description>Writing 1 to this enables clock to Aux-ADC/DAC Controller.</description>
                  <value>1</value>
                </enumeratedValue>
             </enumeratedValues>			  
            </field>	
			
		   <!-- Reserved -->
            <field>
              <name>Reserved2</name>
              <description>It is recommended to write these bits to 0.</description>
              <bitRange>[16:13]</bitRange>
              <access>read-write</access>			  
            </field>

		   <!-- MCUULP UDMA CLOCK ENABLE -->
            <field>
              <name>MCUULP_UDMA_CLK_EN</name>
              <description>ULP UDMA clock enable</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			    <enumeratedValue>
                  <name>0</name>
                  <description>Writing 0 to this disables clock to Aux-ADC/DAC Controller.</description>
                  <value>0</value>
                </enumeratedValue>			  
			    <enumeratedValue>
                  <name>1</name>
                  <description>Writing 1 to this enables clock to Aux-ADC/DAC Controller.</description>
                  <value>1</value>
                </enumeratedValue>
             </enumeratedValues>			  
            </field>

		   <!-- Reserved -->
            <field>
              <name>Reserved3</name>
              <description>It is recommended to write these bits to 0.</description>
              <bitRange>[31:18]</bitRange>
              <access>read-write</access>			  
            </field>
	      </fields>			
	    </register>		

        <!-- MCUULP UULP CLOCK CONFIG -->									<!-- REGISTER 12 -->
        <register>
          <name>MCUULP_UULP_CLK_CONFIG</name>
          <description>	UULP APB Clock Configuration Register</description>
          <addressOffset>0xA4</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000002</resetValue>

          <fields>
		   <!-- MCUULP APB CLOCK DIV FAC -->
            <field>
              <name>MCUULP_APB_CLK_DIV_FAC</name>
              <description>	Specifies the clock division factor for UULP APB Interface.</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>			  
            </field>					  
		  
		   <!-- Reserved -->
            <field>
              <name>Reserved1</name>
              <description>It is recommended to write these bits to 1.</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>			  
            </field>

		   <!-- Reserved -->
            <field>
              <name>Reserved2</name>
              <description>It is recommended to write these bits to 0.</description>
              <bitRange>[31:9]</bitRange>
              <access>read-write</access>			  
            </field>	
	      </fields>			
	    </register>
	  </registers>			
	</peripheral>	 
	
<!-- Ultra Low-Power Domains-->
    <peripheral>
      <name>ULTRA_LOW_POWER_DOMAINS</name>
      <version>1.0</version>
      <description>This is explain the Ultra low power 	domains peripherals registers.</description>
      <groupName>ULTRA_LOW_POWER_DOMAINS</groupName>
      <baseAddress>0x24048000</baseAddress>
      <size>32</size>
      <access>read-write</access>
 
       <addressBlock>
         <offset>0x00</offset>
         <size>0x14</size>
         <usage>registers</usage>
       </addressBlock>	
 
      <registers>
        <!-- UULP Peripheral Power Control SET -->									<!-- REGISTER 1 -->
        <register>
          <name>UULP_Peripheral_Power_Control_SET</name>
          <description>Enables power for UULP-PERIPHERALS domains</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x000007FE</resetValue>		
           
		   <fields>
		   <!--Reserved1-->
            <field>
              <name>Reserved1</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>		  
		  
		   <!--POWER CONTROL BBFFS-->
            <field>
              <name>PWRCTRL_BBFFS</name>
              <description>It is enable power control to BBFFS.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to the BBFFS.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--POWER CONTROL FSM-->
            <field>
              <name>PWRCTRL_FSM</name>
              <description>It is enable power control to FSM.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to the FSM.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>				
			
		   <!--POWER CONTROL RTC-->
            <field>
              <name>PWRCTRL_RTC</name>
              <description>It is enable power control to RTC.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to the RTC.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--POWER CONTROL WDT-->
            <field>
              <name>PWRCTRL_WDT</name>
              <description>It is enable power control to WDT.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to the WDT.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>

		   <!--POWER CONTROL PS-->
            <field>
              <name>PWRCTRL_PS</name>
              <description>It is enable power control to PS.</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to the PS.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--POWER CONTROL TS-->
            <field>
              <name>PWRCTRL_TS</name>
              <description>Writing 1 to this enables power to the TS.</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to the PS.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>		

		   <!--POWER CONTROL STORAGE_DOMAIN1-->
            <field>
              <name>PWRCTRL_STORAGE_DOMAIN1</name>
              <description>Writing 1 to this enables power to the STORAGE-DOMAIN1.</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to the STORAGE-DOMAIN1.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>

		   <!--POWER CONTROL STORAGE_DOMAIN2-->
            <field>
              <name>PWRCTRL_STORAGE_DOMAIN2</name>
              <description>Writing 1 to this enables power to the STORAGE-DOMAIN2.</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to the STORAGE-DOMAIN2.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>		

		   <!--POWER CONTROL STORAGE_DOMAIN3-->
            <field>
              <name>PWRCTRL_STORAGE_DOMAIN3</name>
              <description>Writing 1 to this enables power to the STORAGE-DOMAIN3.</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to the STORAGE-DOMAIN3.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>

		   <!--POWER CONTROL CLOCK_CALIB-->
            <field>
              <name>PWRCTRL_CLOCK_CALIB</name>
              <description>Writing 1 to this enables power to the CLOCK-CALIB.</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to the CLOCK-CALIB.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>		

		   <!--Reserved2-->
            <field>
              <name>Reserved2</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[31:11]</bitRange>
              <access>read-write</access>
            </field>				
	      </fields>
	    </register>

		
        <!-- UULP Peripheral Power Control CLEAR -->									<!-- REGISTER 2 -->
        <register>
          <name>UULP_Peripheral_Power_Control_CLEAR</name>
          <description>Disables power for UULP-PERIPHERALS domains</description>
          <addressOffset>0x4</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x000007FE</resetValue>		
            
		   <fields>	
		   <!--Reserved1-->
            <field>
              <name>Reserved1</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>		  
		  
		   <!--POWER CONTROL BBFFS-->
            <field>
              <name>PWRCTRL_BBFFS</name>
              <description>It is disable power control to BBFFS.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables power to the BBFFS.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--POWER CONTROL FSM-->
            <field>
              <name>PWRCTRL_FSM</name>
              <description>It is disable power control to FSM.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables power to the FSM.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>				
			
		   <!--POWER CONTROL RTC-->
            <field>
              <name>PWRCTRL_RTC</name>
              <description>It is disable power control to RTC.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables power to the RTC.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--POWER CONTROL WDT-->
            <field>
              <name>PWRCTRL_WDT</name>
              <description>It is disable power control to WDT.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables power to the WDT.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>

		   <!--POWER CONTROL PS-->
            <field>
              <name>PWRCTRL_PS</name>
              <description>It is disable power control to PS.</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables power to the PS.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>	

		   <!--POWER CONTROL TS-->
            <field>
              <name>PWRCTRL_TS</name>
              <description>It is disable power control to TS.</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables power to the PS.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>		

		   <!--POWER CONTROL STORAGE_DOMAIN1-->
            <field>
              <name>PWRCTRL_STORAGE_DOMAIN1</name>
              <description>It is disable power control to STORAGE-DOMAIN1.</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this disables power to the STORAGE-DOMAIN1.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>

		   <!--POWER CONTROL STORAGE_DOMAIN2-->
            <field>
              <name>PWRCTRL_STORAGE_DOMAIN2</name>
              <description>It is disable power control to the STORAGE-DOMAIN2.</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to the STORAGE-DOMAIN2.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>		

		   <!--POWER CONTROL STORAGE_DOMAIN3-->
            <field>
              <name>PWRCTRL_STORAGE_DOMAIN3</name>
              <description>It is disable power control to the STORAGE-DOMAIN3.</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to the STORAGE-DOMAIN3.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>

		   <!--POWER CONTROL CLOCK_CALIB-->
            <field>
              <name>PWRCTRL_CLOCK_CALIB</name>
              <description>It is disable power control to the CLOCK-CALIB.</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
             <enumeratedValues> 
			  <enumeratedValue>
                  <name>Disable</name> 
                  <description>Writing 0 to this has no effect.</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>Enable</name>
                  <description>Writing 1 to this enables power to the CLOCK-CALIB.</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  			 
            </field>		

		   <!--Reserved2-->
            <field>
              <name>Reserved2</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[31:11]</bitRange>
              <access>read-write</access>
            </field>				
	      </fields>
	    </register>

       <!-- SHIP MODE CONTROL -->									<!-- REGISTER 3 -->
        <register>
          <name>SHIP_MODE_CTRL</name>
          <description>SHIP Mode Entry/Exit Configuration Register.</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00380000</resetValue>		
           
		   <fields>
		   <!--ENTER SHELF MODE-->
            <field>
              <name>ENTER_SHELF_MODE</name>
              <description>Writing 0xAAAA to this provides immediate trigger to SHIP mode.</description>
              <bitRange>[15:0]</bitRange>
              <access>write-only</access>
            </field>

		   <!--SHUTDOWN WAKEUP CFG -->
            <field>
              <name>SHUTDOWN_WAKEUP_CFG</name>
              <description>Enables the Wakeup trigger from SHIP mode based on rising edge of the below combinations.</description>
              <bitRange>[17:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues> 
			    <enumeratedValue>
                  <name>00</name> 
                  <description>UULP Vbat GPIO2 </description>
                  <value>00</value>
                </enumeratedValue>			  
			    <enumeratedValue>
                  <name>01</name>
                  <description>UULP Vbat GPIO3 </description>
                  <value>1</value>
                </enumeratedValue>
			    <enumeratedValue>
                  <name>10</name>
                  <description> UULP Vbat GPIO2 and GPIO3</description>
                  <value>2</value>
                </enumeratedValue>	
			    <enumeratedValue>
                  <name>11</name>
                  <description>UULP Vbat GPIO2 OR GPIO3.</description>
                  <value>3</value>
                </enumeratedValue>				
               </enumeratedValues>					  
            </field>	

		   <!--SHIP MODE ENTRY CFG-->
            <field>
              <name>SHIP_MODE_ENTRY_CFG</name>
              <description>Configures the Trigger for entering SHIP mode.Writing 1 to this enable entry to SHIP mode on 
			               Falling edge on the UULP Vbat GPIO configuration as mentioned in SHUTDOWN_WAKEUP_CFG.</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
            </field>	

		   <!--RESET TIME FROM SHIP MODE-->
            <field>
              <name>RESET_TIME_FROM_SHIP_MODE</name>
              <description>Configures the Reset time in number of clocks @32KHz RC Clock during exit from SHIP mode.</description>
              <bitRange>[21:19]</bitRange>
              <access>read-write</access>
            </field>	

		   <!--Reserved1-->
            <field>
              <name>Reserved1</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[31:22]</bitRange>
              <access>read-write</access>
            </field>	
	      </fields>
	    </register>				
      </registers>		  
    </peripheral>   	
	
	<!--TEMPERATURE SENSOR-->
    <peripheral>
      <name>TEMPERATURE_SENSOR</name>
      <version>1.0</version>
      <description>The temperature sensor is used to read the temperature by using APB registers,
	                  which is access through direct to ULPSS system.</description>
	  
      <groupName>TEMPSENSOR</groupName>
      <baseAddress>0x24048500</baseAddress>
      <size>32</size>
      <access>read-write</access>

      <addressBlock>
      <offset>0x00</offset>
      <size>0x14</size>
      <usage>registers</usage>
      </addressBlock>

   	  <registers>
	      <!--TS ENABLE AND TEMPERATURE DONE -->									<!-- REGISTER 1 -->
		  <register>
            <name>TS_ENABLE_AND_TEMPERATURE_DONE</name>
            <description>Temperature sensor enable and measurement calculation done indication register</description>
            <addressOffset>0x00</addressOffset>
            <size>32</size>
            <access>read-write</access>
            <resetValue>0x000003FC</resetValue>
	        
			<fields>
            <!-- temperature sensor enable-->
             <field>
              <name>TEMP_SENS_EN</name>
              <description>Temperature sensing enable,self clearing register</description>
              <bitRange>[0:0]</bitRange>
              <access>write-only</access>
             </field>
			
   			<!--reference clock select -->
             <field>
              <name>REF_CLK_SEL</name>
              <description>if this bit is zero then reference RO clock from analog,else this bit is one then MCU FSM clock</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
             </field>
			
			<!--cont_count_freeze -->
             <field>
              <name>CONT_COUNT_FREEZE</name>
              <description>Count of reference clock on which ptat clock counts </description>
              <bitRange>[11:2]</bitRange>
              <access>read-write</access>
             </field>
		
		    <!--temp measurement done-->
            <field>
              <name>TEMP_MEASUREMENT_DONE</name>
              <description>temperature measurement done indication.</description>
              <bitRange>[12:12]</bitRange>
              <access>read-only</access>
            </field>
			 
			<!-- reserved -->
			<field>
			 <name>RESERVED1</name>
			 <description>reserved1</description>
			 <bitRange>[31:13]</bitRange>
			 <access>read-write</access>
			</field>
			
		    </fields>
            </register>    		
			
		   <!--Temperature sensor slope set-->									<!-- REGISTER 2 -->
		   <register>
             <name>TS_SLOPE_SET</name>
             <description>temperature sensor slope set(slope will be change with respect to temperature change)</description>
             <addressOffset>0x04</addressOffset>
             <size>32</size>
             <access>read-write</access>
             <resetValue>0x0000003B</resetValue>	
		   
		    <fields>
            <!--slope-->
            <field>
             <name>SLOPE</name>
             <description>This is one time measurement for one package after chip arrives from fab,this is signed bit.</description>
             <bitRange>[9:0]</bitRange>
             <access>read-write</access>
            </field>
			
			<!--Reserved-->
            <field>
             <name>RESERVED1</name>
             <description>Reserved1</description>
             <bitRange>[15:10]</bitRange>
			 <access>read-write</access>
            </field>
			
		    <!--temperature_spi-->
            <field>
             <name>TEMPERATURE_SPI</name>
             <description>temperature known</description>
             <bitRange>[26:16]</bitRange>
             <access>read-write</access>
            </field>
		
			<!--temp_updated-->
            <field>
             <name>TEMP_UPDATED</name>
             <description>temperature updated signal for the reg to capture this temperature.</description>
             <bitRange>[27:27]</bitRange>
             <access>write-only</access>
            </field>
			
			<!--bjt_based_temp-->
            <field>
             <name>BJT_BASED_TEMP</name>
             <description>Temperature is updated through which is calculated using bjt based if bit is high(1) through spi and bit is low(0) then
			                through calculation RO based</description>
             <bitRange>[28:28]</bitRange>
             <access>read-write</access>
            </field>
			
			<!--Reserved-->
            <field>
             <name>RESERVED2</name>
             <description>Reserved2</description>
             <bitRange>[31:29]</bitRange>
			 <access>read-write</access>
            </field>
		    </fields>
		    </register>
		  
		    <!--TS FE COUNTS NOMINAL SETTINGS-->									<!-- REGISTER 3 -->
		    <register>
             <name>TS_FE_COUNTS_NOMINAL_SETTINGS</name>
             <description>determine calibrated temperature</description>
             <addressOffset>0x08</addressOffset>
             <size>32</size>
             <access>read-write</access>
             <resetValue>0x0019010E</resetValue>	
		   
		    <fields>
            <!--f2_nominal-->
            <field>
             <name>F2_NOMINAL</name>
             <description>ptat clock count during calibration,This will vary with chip to chip.</description>
             <bitRange>[9:0]</bitRange>
             <access>read-write</access>
             </field>
			
			<!--Reserved-->
            <field>
             <name>RESERVED1</name>
             <description>Reserved1</description>
			 <bitRange>[15:10]</bitRange>
			 <access>read-write</access>
             </field>
			
		    <!--nominal temperature-->
            <field>
             <name>NOMINAL_TEMPERATURE</name>
             <description>calibrated temperature</description>
             <bitRange>[22:16]</bitRange>
             <access>read-write</access>
            </field>
			
			<!--Reserved-->
            <field>
             <name>RESERVED2</name>
             <description>Reserved2</description>
             <bitRange>[31:23]</bitRange>
			 <access>read-write</access>
            </field>
		    </fields>
		    </register>
		 
		    <!--TS COUNTS READ-->									<!-- REGISTER 4 -->
		    <register>
             <name>TS_COUNTS_READ</name>
             <description>temperature sensor count read.</description>
             <addressOffset>0xC</addressOffset>
             <size>32</size>
             <access>read-only</access>
             <resetValue>0x00000000</resetValue>
		   
		    <fields>
		    <!--count_f2-->
            <field>
             <name>COUNT_F2</name>
             <bitRange>[9:0]</bitRange>
             <access>read-only</access>
            </field>
			
		    <!--Reserved1-->
            <field>
             <name>RESERVED1</name>
             <description>Reserved1</description>
             <bitRange>[15:10]</bitRange>
			 <access>read-only</access>
            </field>
			
		    <!--count_f1-->
             <field>
             <name>COUNT_F1</name>
             <bitRange>[25:16]</bitRange>
             <access>read-only</access>
            </field>
			  
		    <!--Reserved-->
            <field>
             <name>RESERVED2</name>
             <description>Reserved2</description>
             <bitRange>[31:26]</bitRange>
			 <access>read-only</access>
            </field>
		    </fields>
		    </register>
		  
		   <!--TEMPERATURE READ-->									<!-- REGISTER 5 -->
		   <register>
             <name>TEMPERATURE_READ</name>
             <description>read the temperature</description>
             <addressOffset>0x10</addressOffset>
             <size>32</size>
             <access>read-write</access>
             <resetValue>0x00000000</resetValue>
		   
		    <fields>
		    <!--temperature_rd-->
            <field>
             <name>TEMPERATURE_RD</name>
			 <description>Temperature value for read in signed format</description>
             <bitRange>[10:0]</bitRange>
             <access>read-only</access>
            </field>
			
			<!--Reserved-->
            <field>
             <name>RES10</name>
             <description>reserved10</description>
             <bitRange>[31:11]</bitRange>
			 <access>read-write</access>
		    </field>
		    </fields>
		    </register>
       </registers>
   </peripheral>
	
   <peripheral>		<!-- FIM PERIPHERAL BLOCK -->
   <name>FIM</name>
    <version>1.0</version>
	  <description> FIM support fixed point Multiplications implemented through programmable shifting.</description> 
	  <baseAddress>0x24070000</baseAddress>
	  <size>32</size>
	  <access>read-write</access>
	  
	   <addressBlock>
        <offset>0</offset>
        <size>0x24</size>
        <usage>registers</usage>
       </addressBlock>
	   
	   <interrupt>
        <name>FIM</name>
		<value>17</value>
       </interrupt>
	   
	    <registers>
		 <!--COP MODE INTR -->									<!-- REGISTER 1 -->
		   <register>
		    <name>COP_MODE_INTR</name>
		    <description>This register used for COP mode interrupt register.</description>
            <addressOffset>0x00</addressOffset>
            <size>32</size>
            <access>read-write</access>
            			
	        <fields>
			<!--ULP fim cop mode latch-->
             <field>
              <name>ULP_FIM_COP_MODE_LATCH</name>
              <description>mode switch: Writing 1 into this latches the mode internally</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
             </field>
			 
			<!--mode type-->
             <field>
              <name>MODE_TYPE</name>
              <description>to define mode for those bit are used mode like FIR,IIR,INTERPOLATE etc</description>
              <bitRange>[8:1]</bitRange>
              <access>read-write</access>
             </field>
			 
			<!--reserved-->
             <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[9:9]</bitRange>
              <access>read-only</access>
             </field> 
			 
			<!--interrupt-->
             <field>
              <name>INTRPT</name>
              <description>Writing 1 to this bit clears the interrupt</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
             </field> 

            <!--reserved-->
             <field>
              <name>RESERVED2</name>
              <description>reserved2</description>
              <bitRange>[31:11]</bitRange>
              <access>read-only</access>
             </field>
            </fields>
           </register>	

           <!--COP INPUT ADDRESS 0-->									<!-- REGISTER 2 -->
		   <register>
		    <name>COP_INPUT_ADDR_0</name>
		    <description>This register used for COP input address for 0 register.</description>
            <addressOffset>0x04</addressOffset>
            <size>32</size>
            <access>read-write</access>
            			
	        <fields>
			<!--ULP offset address 0-->
             <field>
              <name>ULP_OFFSET_ADDR_0</name>
              <description>13 bit word aligned ULP address offset of data set 0.used by all modes</description>
              <bitRange>[12:0]</bitRange>
              <access>read-write</access>
             </field>
			 
			<!--reserved-->
             <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[31:13]</bitRange>
              <access>read-only</access>
             </field>
            </fields>
           </register> 
		   
		   <!--COP INPUT ADDRESS 1-->									<!-- REGISTER 3-->
		   <register>
		    <name>COP_INPUT_ADDR_1</name>
		    <description>This register used for COP input address for 1 register.</description>
            <addressOffset>0x08</addressOffset>
            <size>32</size>
            <access>read-write</access>
            			
	        <fields>
			<!--ULP offset address 1-->
             <field>
              <name>ULP_OFFSET_ADDR_1</name>
              <description>13 bit Word Aligned ULP Address Offset of Data set 1.used by all modes except,
               			   scalar and norm_square.</description>
              <bitRange>[12:0]</bitRange>
              <access>read-write</access>
             </field>
			 
			<!--reserved-->
             <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[31:13]</bitRange>
              <access>read-only</access>
             </field>
            </fields>
           </register> 
		   
		   <!--COP OUTPUT ADDRESS-->									<!-- REGISTER 4 -->
		   <register>
		    <name>COP_OUTPUT_ADDR</name>
		    <description>This register used for COP output address register.</description>
            <addressOffset>0x0C</addressOffset>
            <size>32</size>
            <access>read-write</access>
            			
	        <fields>
			<!--ULP ADDRESS OUT DATA-->
             <field>
              <name>ULP_ADDR_OUT_DATA</name>
              <description>13 bit Word Aligned ULP Address Offset of Output Data.</description>
              <bitRange>[12:0]</bitRange>
              <access>read-write</access>
             </field>
			 
			<!--reserved-->
             <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[31:13]</bitRange>
              <access>read-only</access>
             </field>
            </fields>
           </register> 
		   
		   <!--COP DATA0-->									<!-- REGISTER 5 -->
		   <register>
		    <name>COP_DATA0</name>
		    <description>This register used for COP data  for 0 register.</description>
            <addressOffset>0x10</addressOffset>
            <size>32</size>
            <access>read-write</access>
            			
	        <fields>
			<!--POLE 0 SCALAR-->
             <field>
              <name>POLE_0_SCALAR</name>
              <description>Pole 0/Scalar Value</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
             </field>
			</fields>
           </register>  
		   
		   <!--COP DATA1-->									<!-- REGISTER 6 -->
		   <register>
		    <name>COP_DATA1</name>
		    <description>This register used for COP data  for 1 register.</description>
            <addressOffset>0x14</addressOffset>
            <size>32</size>
            <access>read-write</access>
            			
	        <fields>
			<!--POLE 1-->
             <field>
              <name>POLE_1</name>
              <description>Pole 1</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
             </field>
			</fields>
           </register>
		   
		   <!--COP SAT TRUNC ROUND-->									<!-- REGISTER 7 -->
		   <register>
		    <name>COP_SAT_TRUNC_ROUND</name>
		    <description>This register used for COP saturated and truncate register.</description>
            <addressOffset>0x18</addressOffset>
            <size>32</size>
            <access>read-write</access>
            		
	        <fields>
			<!--saturate-->
             <field>
              <name>SAT</name>
              <description>Saturate</description>
              <bitRange>[4:0]</bitRange>
              <access>read-write</access>
             </field>
			 
			<!--truncate-->
             <field>
              <name>TRUNC</name>
              <description>truncate</description>
              <bitRange>[9:5]</bitRange>
              <access>read-write</access>
             </field>
			 
			<!--shift right-->
             <field>
              <name>SHIFT_RIGHT</name>
              <description>Right shift value</description>
              <bitRange>[15:10]</bitRange>
              <access>read-write</access>
             </field> 
			 
			<!--round-->
             <field>
              <name>ROUND</name>
              <description>Round</description>
              <bitRange>[17:16]</bitRange>
              <access>read-write</access>
             </field> 

            <!--reserved-->
             <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[31:18]</bitRange>
              <access>read-only</access>
             </field>
            </fields>
           </register>	

           <!--COP CONFIG register 0-->									<!-- REGISTER 8 -->
		   <register>
		    <name>COP_CONFIG_REG_0</name>
		    <description>This register used for COP configuration register 0.</description>
            <addressOffset>0x1C</addressOffset>
            <size>32</size>
            <access>read-write</access>
			
	        <fields>
			<!--matrix mode-->
             <field>
              <name>MATRIX_MODE_0</name>
              <description>Matrix mode Num_Of Colums in Matrix 1/Num_Of Rows in Matrix 2.</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
             </field>

            <!--buffer length 1-->
             <field>
              <name>BUF_LEN_1</name>
              <description>buffer length 1,buffer length of data set 1</description>
              <bitRange>[15:6]</bitRange>
              <access>read-write</access>
             </field>

            <!--buffer length 2-->
             <field>
              <name>BUF_LEN_2</name>
              <description>buffer length 2,buffer length of data set 1</description>
              <bitRange>[25:16]</bitRange>
              <access>read-write</access>
             </field>

            <!--reserved-->
             <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[31:26]</bitRange>
              <access>read-only</access>
             </field>
            </fields>
           </register>

           <!--COP CONFIG register 1-->									<!-- REGISTER 9 -->
		   <register>
		    <name>COP_CONFIG_REG_1</name>
		    <description>This register used for COP configuration register 1.</description>
            <addressOffset>0x20</addressOffset>
            <size>32</size>
            <access>read-write</access>
			
	        <fields>
			<!--ULP fim cop start trigger-->
             <field>
              <name>ULP_FIM_COP_START_TRIG</name>
              <description>Start trigger for the FIMQ operations,this is reset upon write register</description>
              <bitRange>[0:0]</bitRange>
              <access>write-only</access>
             </field>	
			 
			<!--reserved-->
             <field>
              <name>RES</name>
              <description>reserved5</description>
              <bitRange>[7:1]</bitRange>
              <access>read-only</access>
             </field> 
			 
			<!--complex flag-->
             <field>
              <name>COMPLEX_FLAG</name>
              <description>Complex Flag,not valid in matrix mode</description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
             </field> 
			 
			<!--matrix mode columns 2-->
             <field>
              <name>MATRIX_MODE_COLUMNS_2</name>
              <description>Matrix mode,Num_Of columns in matrix 2</description>
              <bitRange>[15:10]</bitRange>
              <access>read-write</access>
             </field> 
			 
			<!--matrix mode row 1-->
             <field>
              <name>MATRIX_MODE_ROWS_1</name>
              <description>Matrix mode,Number Of rows in matrix 1</description>
              <bitRange>[21:16]</bitRange>
              <access>read-write</access>
             </field>

            <!--interpolation factor-->
             <field>
              <name>INTERPOLATION_FACTOR</name>
              <description>Interpolation Factor</description>
              <bitRange>[27:22]</bitRange>
              <access>read-write</access>
             </field>	

            <!--reserved-->
             <field>
              <name>RESERVED1</name>
              <description>reserved1</description>
              <bitRange>[31:28]</bitRange>
              <access>read-only</access>
             </field>
            </fields>
           </register>			 
        </registers>
     </peripheral>	
	 
 
	 
	 
    <!-- RPDMA GLOBAL REGISTERS -->
    <peripheral>
      <name>RPDMA_G</name>
      <version>1.0</version>
      <description>RPDMAC is an AMBA complaint peripheral unit supports 8-channels</description>
      <groupName>RPDMA</groupName>
      <baseAddress>0x21081084</baseAddress>
      <size>32</size>
      <access>read-write</access>

      <addressBlock>
        <offset>0x00</offset>
        <size>0x18</size>
        <usage>registers</usage>
      </addressBlock>

      <interrupt>
        <name>RPDMA</name>
        <value>31</value>
      </interrupt>

      <registers>
      <!-- INTR_REG: Interrupt Register -->														<!--- Register 1 -->
	  
	  <cluster>
          <name>GLOBAL</name>
		  <addressOffset>0x00</addressOffset>
		  
        <register>
          <name>INTR_REG</name>
          <description>Interrupt Register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

          <fields>
            <!-- RPDMAC_INT_STAT for Channel 0-->
            <field>
              <name>RPDMAC_INT_STAT_0</name>
              <description>Interrupt Status</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>channel 0, interrupt event has happened.</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>channel 0, interrupt event has not happened.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>

            <!-- RPDMAC_INT_STAT for Channel 1-->
            <field>
              <name>RPDMAC_INT_STAT_1</name>
              <description>Interrupt Status</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>channel 1, interrupt event has happened.</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>channel 1, interrupt event has not happened.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
            <!-- RPDMAC_INT_STAT for Channel 2-->
            <field>
              <name>RPDMAC_INT_STAT_2</name>
              <description>Interrupt Status</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>channel 2, interrupt event has happened.</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>channel 2, interrupt event has not happened.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>

			<!-- RPDMAC_INT_STAT for Channel 3-->
            <field>
              <name>RPDMAC_INT_STAT_3</name>
              <description>Interrupt Status</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>channel 3, interrupt event has happened.</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>channel 3, interrupt event has not happened.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- RPDMAC_INT_STAT for Channel 4-->
            <field>
              <name>RPDMAC_INT_STAT_4</name>
              <description>Interrupt Status</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>channel 4, interrupt event has happened.</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>channel 4, interrupt event has not happened.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- RPDMAC_INT_STAT for Channel 5-->
            <field>
              <name>RPDMAC_INT_STAT_5</name>
              <description>Interrupt Status</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>channel 5, interrupt event has happened.</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>channel 5, interrupt event has not happened.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- RPDMAC_INT_STAT for Channel 6-->
            <field>
              <name>RPDMAC_INT_STAT_6</name>
              <description>Interrupt Status</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>channel 6, interrupt event has happened.</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>channel 6, interrupt event has not happened.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- RPDMAC_INT_STAT for Channel 7-->
            <field>
              <name>RPDMAC_INT_STAT_7</name>
              <description>Interrupt Status</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>channel 7, interrupt event has happened.</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>channel 7, interrupt event has not happened.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  </fields>
		</register>
		
		<!-- INTR_MASK_REG: Interrupt Mask Register -->														<!--- Register 2 -->
        <register>
          <name>INTR_MASK_REG</name>
          <description>Interrupt Mask Register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>		  
          <resetMask>0xFF</resetMask>

          <fields>
            <!-- RPDMAC_INT_MASK for Channel 0-->
            <field>
              <name>RPDMAC_INT_MASK_0</name>
              <description>Interrupt Mask for channel 0</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>channel 0 interrupt Mask</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>channel 0 interrupt not Masked</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>

            <!-- RPDMAC_INT_MASK for Channel 1-->
            <field>
              <name>RPDMAC_INT_MASK_1</name>
              <description>Interrupt Mask for channel 1</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>channel 1 interrupt Mask</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>channel 1 interrupt not Masked</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
            <!-- RPDMAC_INT_MASK for Channel 2-->
            <field>
              <name>RPDMAC_INT_MASK_2</name>
              <description>Interrupt Mask for channel 2</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>channel 2 interrupt Mask</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>channel 2 interrupt not Masked</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>

			<!-- RPDMAC_INT_MASK for Channel 3-->
            <field>
              <name>RPDMAC_INT_MASK_3</name>
              <description>Interrupt Mask for channel 3</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>channel 3 interrupt Mask</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>channel 3 interrupt not Masked</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- RPDMAC_INT_MASK for Channel 4-->
            <field>
              <name>RPDMAC_INT_MASK_4</name>
              <description>Interrupt Mask for channel 4</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>channel 4 interrupt Mask</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>channel 4 interrupt not Masked</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- RPDMAC_INT_MASK for Channel 5-->
            <field>
              <name>RPDMAC_INT_MASK_5</name>
              <description>Interrupt Mask for channel 5</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>channel 5 interrupt Mask</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>channel 5 interrupt not Masked</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- RPDMAC_INT_MASK for Channel 6-->
            <field>
              <name>RPDMAC_INT_MASK_6</name>
              <description>Interrupt Mask for channel 6</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>channel 6 interrupt Mask</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>channel 6 interrupt not Masked</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
			
			<!-- RPDMAC_INT_MASK for Channel 7-->
            <field>
              <name>RPDMAC_INT_MASK_7</name>
              <description>Interrupt Mask for channel 7</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>channel 7 interrupt Mask</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>channel 7 interrupt not Masked</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
		  </fields>
		 </register>
	    </cluster>
	  </registers>
	</peripheral>

		
  <!-- MCUHP_CLOCK -->
    <peripheral>
      <name>MCUHP_CLOCK</name>
      <version>1.0</version>
      <description>MCU HP (High Performance) domain contains the Cortex-M4F Processor, FPU, Debugger, MCU High Speed Interfaces, MCU HP Peripherals, MCU HP DMA and MCU/SZP shareable Interfaces
				   </description>
      <groupName>MCUHP_CLOCK</groupName>
      <baseAddress>0x46000000</baseAddress>
      <size>32</size>
      <access>read-write</access>
 
       <addressBlock>
         <offset>0x00</offset>
         <size>0x5C</size>
         <usage>registers</usage>
       </addressBlock>

      <interrupt>
        <name>MCUHP_CLOCK</name>
        <value>0</value>
      </interrupt>	   
      
      <registers>
      <!-- MCUHP CLKOK ENABLE  SET REGISTER1 -->									<!-- REGISTER 1 -->
        <register>
          <name>MCUHP_CLKEN_SET_REG1</name>
          <description>	Clock Enable Set Register 1</description>
          <addressOffset>0x0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00002000</resetValue>
		   		   
		   <fields>
		   <!--MCUHP UART1 APB CLKOCK ENABLE-->
            <field>
              <name>MCUHP_UART1_APB_CLK_EN</name>
              <description>Writing 1 to this enables clock to UART1 APB Interface.Writing 0 to this has no effect.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
			
		   <!-- MCUHP UART1 CLOCK ENABLE-->
            <field>
              <name>MCUHP_UART1_CLK_EN</name>
              <description>Writing 1 to this enables clock to UART1 Controller.Writing 0 to this has no effect.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
				
			<!-- MCUHP UART2 APB CLOCK ENABLE-->
            <field>
              <name>MCUHP_UART2_APB_CLK_EN</name>
              <description>Writing 1 to this enables clock to UART2 APB Interface.Writing 0 to this has no effect.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
				  
			<!--MCUHP UART2 CLOCK ENABLE-->
            <field>
              <name>MCUHP_UART2_CLK_EN</name>
              <description>Writing 1 to this enables clock to UART2 Controller.Writing 0 to this has no effect.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
			
			
			<!-- Reserved1-->
            <field>
              <name>Reserved1</name>
              <description>It is recommended to write these bits to 0.</description>
              <bitRange>[8:4]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- MCUHP CT CLOCK ENABLE-->
            <field>
              <name>MCUHP_CT_CLK_EN</name>
              <description>Writing 1 to this enables clock to Configurable Timers.Writing 0 to this has no effect.</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- Reserved2 -->
            <field>
              <name>Reserved2</name>
              <description>It is recommended to write these bits to 0.</description>
              <bitRange>[12:10]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- MCUHP DMA CLOCK ENABLE -->
            <field>
              <name>MCUHP_DMA_CLK_EN</name>
              <description>Writing 1 to this disables clock to DMA.Writing 0 to this has no effect.</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- Reserved3 -->
            <field>
              <name>Reserved3</name>
              <description>It is recommended to write these bits to 0.</description>
              <bitRange>[17:14]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- MCUHP CRC CLOCK ENABLE -->
            <field>
              <name>MCUHP_CRC_CLK_EN</name>
              <description>Writing 1 to this enables clock to CRC Accelerator.Writing 0 to this has no effect.</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- Reserved4 -->
            <field>
              <name>Reserved4</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[21:19]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- MCUHP ETHERNET AHB CLOCK ENABLE-->
            <field>
              <name>MCUHP_ETH_AHB_CLK_EN</name>
              <description>Writing 1 to this enables clock to Ethernet Controller AHB Interface.Writing 0 to this has no effect.</description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- Reserved5 -->
            <field>
              <name>Reserved5</name>
              <description>It is recommended to write these bits to 0.</description>
              <bitRange>[24:23]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- MCUHP CCI AHB CLOCK ENABLE -->
            <field>
              <name>MCUHP_CCI_AHB_CLK_EN</name>
              <description>Writing 1 to this enables clock to CCI AHB Interface.Writing 0 to this has no effect.</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
            </field>

			<!--  MCUHP CCI CLOCK ENABLE -->
            <field>
              <name> MCUHP_CCI_CLK_EN</name>
              <description>Writing 1 to this enables clock to CCI Controller.Writing 0 to this has no effect.</description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
            </field>			
						
			<!-- Reserved6 -->
            <field>
              <name>Reserved6</name>
              <description>It is recommended to write these bits to 0.</description>
              <bitRange>[28:27]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- MCUHP SDMEM CLOCK ENABLE-->
            <field>
              <name>MCUHP_SDMEM_CLK_EN</name>
              <description>Writing 1 to this enables clock to SD-MEM Controller.Writing 0 to this has no effect.</description>
              <bitRange>[29:29]</bitRange>
              <access>write-only</access>
            </field>
			
			<!-- Reserved7 -->
            <field>
              <name>Reserved7</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- MCUHP ULP CLOCK ENABLE-->
            <field>
              <name>MCUHP_ULP_CLK_EN</name>
              <description>Writing 1 to this enables clock to MCU-ULPDomain.Writing 0 to this has no effect.</description>
              <bitRange>[31:31]</bitRange>
              <access>write-only</access>
            </field>
		  </fields>	
		</register>		
		
	    <!-- MCUHP CLOCK ENABLE CLEAR REG1 -->									<!-- REGISTER 2-->
        <register>
          <name>MCUHP_CLKEN_CLEAR_REG1</name>
          <description>Clock Enable Clear Register 1</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00002000</resetValue>
		   
		   
		   <fields>
            <!-- MCUHP UART1 APB CLOCK  ENABLE-->
            <field>
              <name>MCUHP_UART1_APB_CLK_EN</name>
              <description>Writing 1 to this disables clock to UART1 APB Interface.Writing 0 to this has no effect.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- MCUHP UART1 CLOCK ENABLE-->
            <field>
              <name>MCUHP_UART1_CLK_EN</name>
              <description>Writing 1 to this disables clock to UART1 Controller.Writing 0 to this has no effect.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
				  
			<!-- MCUHP UART2 APB CLK EN-->
            <field>
              <name>MCUHP_UART2_APB_CLK_EN</name>
              <description>Writing 1 to this disables clock to UART2 APB Interface.Writing 0 to this has no effect.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- MCUHP UART2 CLOCK ENABLE-->
            <field>
              <name>MCUHP_UART2_CLK_EN</name>
              <description>Writing 1 to this disables clock to UART2 Controller.Writing 0 to this has no effect.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- Reserved1-->
            <field>
              <name>Reserved1</name>
              <description>It is recommended to write these bits to 0.</description>
              <bitRange>[8:4]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- MCUHP CT CLOCK ENABLE-->
            <field>
              <name>MCUHP_CT_CLK_EN</name>
              <description>Writing 1 to this disables clock to Configurable Timers.Writing 0 to this has no effect.</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
		   	   		
            <!-- Reserved2 -->
            <field>
              <name>Reserved2</name>
              <description>It is recommended to write these bits to 0.</description>
              <bitRange>[12:10]</bitRange>
              <access>read-write</access>
            </field>
				 
			<!-- MCUHP DMA CLOCK ENABLE -->
            <field>
              <name> MCUHP_DMA_CLK_EN </name>
              <description>Writing 1 to this disables clock to DMA.Writing 0 to this has no effect</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- Reserved3-->
            <field>
              <name>Reserved3</name>
              <description>It is recommended to write these bits to 0.</description>
              <bitRange>[17:14]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- MCUHP CRC CLOCK ENABLE -->
            <field>
              <name>MCUHP_CRC_CLK_EN</name>
              <description>Writing 1 to this disables clock to CRC Accelerator.Writing 0 to this has no effect.</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- Reserved4 -->
            <field>
              <name>Reserved4</name>
              <description>It is recommended to write these bits to 0.</description>
              <bitRange>[20:19]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- MCUHP ETHERNET AHB CLOCK ENABLE-->
            <field>
              <name>RESERVED1</name>
              <description>Writing 1 to this disables clock to Ethernet Controller AHB Interface.Writing 0 to this has no effect.</description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- MCUHP RNG CLOCK ENABLE-->
            <field>
              <name>MCUHP_RNG_CLK_EN</name>
              <description>Writing 1 to this disables clock to Random-Number-Generator.Writing 0 to this has no effect.</description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- Reserved5-->
            <field>
              <name>Reserved5</name>
              <description>It is recommended to write these bits to 0.</description>
              <bitRange>[24:23]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- MCUHP CCI AHB CLOCK ENABLE-->
            <field>
              <name>MCUHP_CCI_AHB_CLK_EN</name>
              <description>Writing 1 to this disables clock to CCI AHB Interface.Writing 0 to this has no effect.</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
            </field>
				
			<!--  MCUHP CCI CLOCK ENABLE-->
            <field>
              <name> MCUHP_CCI_CLK_EN</name>
              <description>Writing 1 to this disables clock to CCI Controller.Writing 0 to this has no effect.</description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
            </field>

			<!--  Reserved6-->
            <field>
              <name> Reserved6</name>
              <description>It is recommended to write these bits to 0.</description>
              <bitRange>[28:27]</bitRange>
              <access>read-write</access>
            </field>

			<!--  MCUHP SDMEM CLOCK  ENABLE-->
            <field>
              <name> MCUHP_SDMEM_CLK_EN</name>
              <description>Writing 1 to this disables clock to SD-MEM Controller.Writing 0 to this has no effect</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
            </field>

			<!-- Reserved7-->
            <field>
              <name> Reserved7</name>
              <description>It is recommended to write these bits to 0.</description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
            </field>

			<!-- MCUHP ULP CLOCK ENABLE-->
            <field>
              <name> MCUHP_ULP_CLK_EN</name>
              <description>Writing 1 to this disables clock to MCU-ULPDomain.Writing 0 to this has no effect.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>	
		</register>				
	
	    <!-- MCUHP CLOCK ENABLE SET REGISTER 2 -->									<!-- REGISTER 2-->
        <register>
          <name>MCUHP_CLKEN_SET_REG2</name>
          <description>Clock Enable Set Register 2</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00001800</resetValue>

		   <fields>	
			<!-- MCUHP GSPI APB CLOCK ENABLE-->
            <field>
              <name>MCUHP_GSPI_APB_CLK_EN</name>
              <description>Writing 1 to this enables clock to Generic-SPI Master APB Interface.Writing 0 to this has no effect.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
		  
			<!-- RESERVED1 -->
            <field>
              <name>Reserved1</name>
              <description>It is recommended to write these bits to 0</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- MCUHP CAN CLOCK ENABLE-->
            <field>
              <name>MCUHP_CAN_CLK_EN</name>
              <description>Writing 1 to this enables clock to CAN Controller.Writing 0 to this has no effect.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
				 
			<!-- Reserved2-->
            <field>
              <name>Reserved2</name>
              <description>It is recommended to write these bits to 0.</description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
            </field>
						
			<!-- MCUHP UDMA CLOCK ENABLE -->
            <field>
              <name>MCUHP_UDMA_CLK_EN</name>
              <description>Writing 1 to this enables clock to Micro-DMA.Writing 0 to this has no effect.</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- MCUHP I2C APB CLOCK ENABLE -->
            <field>
              <name>MCUHP_I2C_APB_CLK_EN</name>
              <description>Writing 1 to this enables clock to I2C-1 APB Interface.Writing 0 to this has no effect.</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>			

			<!-- MCUHP I2C2 APB CLOCK ENABLE -->
            <field>
              <name>MCUHP_I2C2_APB_CLK_EN</name>
              <description>Writing 1 to this enables clock to I2C-2 APB Interface.Writing 0 to this has no effect.</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>

			<!-- MCUHP SSI SLAVE APB CLOCK ENABLE -->
            <field>
              <name>MCUHP_SSI_SLV_APB_CLK_EN</name>
              <description>	Writing 1 to this enables clock to SSI Slave APB Interface.Writing 0 to this has no effect.</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>

			<!-- MCUHP SSI SLAVE CLOCK ENABLE -->
            <field>
              <name>MCUHP_SSI_SLV_CLK_EN</name>
              <description>	Writing 1 to this enables clock to SSI Slave Controller.Writing 0 to this has no effect.</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
            </field>			

			<!-- MCUHP QSPI CLOCK DIVISION ENABLE -->
            <field>
              <name>MCUHP_QSPI_CLK_DIV_EN</name>
              <description>	Writing 1 to this enables clock to Clock dividers for SPI Flash Controller.Writing 0 to this has no effect.</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>			

			<!-- MCUHP QSPI AHB CLOCK ENABLE -->
            <field>
              <name>MCUHP_QSPI_AHB_CLK_EN</name>
              <description>Writing 1 to this enables clock to AHB Interface for SPI Flash Controller.Writing 0 to this has no effect..</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>			

			<!-- MCUHP I2S CLOCK ENABLE-->
            <field>
              <name>MCUHP_I2S_CLK_EN</name>
              <description>Writing 1 to this enables clock to I2S Controller in Master Mode.Writing 0 to this has no effect.</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
            </field>			

			<!-- MCUHP I2S INTF CLOCK ENABLE-->
            <field>
              <name>MCUHP_I2S_INTF_CLK_EN</name>
              <description>Writing 1 to this enables clock to I2S Interface.Writing 0 to this has no effect.</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
            </field>			

			<!--MCUHP I2S APB CLOCK ENABLE-->
            <field>
              <name>MCUHP_I2S_APB_CLK_EN</name>
              <description>Writing 1 to this enables clock to I2S APB Interface.Writing 0 to this has no effect.</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>			

			<!-- Reserved3-->
            <field>
              <name>Reserved3</name>
              <description>It is recommended to write these bits to 0.</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>			

			<!--MCUHP QE CLOCK ENABLE-->
            <field>
              <name>MCUHP_QE_CLK_EN</name>
              <description>Writing 1 to this enables clock to Quadrature Encoder.Writing 0 to this has no effect.</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
            </field>			
						
			<!-- MCUHP MCPWM CLOCK ENABLE-->
            <field>
              <name>MCUHP_MCPWM_CLK_EN</name>
              <description>Writing 1 to this enables clock to Motor-Control PWM.Writing 0 to this has no effect.</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
            </field>			

			<!-- Reserved4-->
            <field>
              <name>Reserved4</name>
              <description>It is recommended to write these bits to 0.</description>
              <bitRange>[22:19]</bitRange>
              <access>read-write</access>
            </field>			

			<!-- MCUHP SSI APB CLOCK ENABLE-->
            <field>
              <name>MCUHP_SSI_APB_CLK_EN</name>
              <description>	Writing 1 to this enables clock to SPI/SSI Master APN Interface.Writing 0 to this has no effect.</description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
            </field>			

			<!-- MCUHP SSI CLOCK ENABLE-->
            <field>
              <name>MCUHP_SSI_CLK_EN</name>
              <description>Writing 1 to this enables clock to SPI/SSI Master Controller.Writing 0 to this has no effect.</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
            </field>			

			<!-- Reserved5-->
            <field>
              <name>Reserved5</name>
              <description>It is recommended to write these bits to 0.</description>
              <bitRange>[27:25]</bitRange>
              <access>read-write</access>
            </field>			

			<!-- MCUHP ETHERNET CLOCK ENABLE-->
            <field>
              <name>MCUHP_ETH_CLK_EN</name>
              <description>Writing 1 to this enables clock to Ethernet Controller.Writing 0 to this has no effect.</description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
            </field>			

			<!-- Reserved6-->
            <field>
              <name>Reserved6</name>
              <description>It is recommended to write these bits to 0.</description>
              <bitRange>[31:29]</bitRange>
              <access>read-write</access>
            </field>			
		  </fields>
       	</register>	
		
		
		<!-- MCUHP CLOCK ENABLE CLEAR REG2 -->									<!-- REGISTER 4-->
        <register>
          <name>MCUHP_CLKEN_CLEAR_REG2</name>
          <description>Clock Enable Clear Register 2</description>
          <addressOffset>0x0C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00001800</resetValue>
		   
		   <fields>
            <!-- MCUHP GSPI APB CLOCK ENABLE-->
            <field>
              <name>MCUHP_GSPI_APB_CLK_EN</name>
              <description>Writing 1 to this disables clock to Generic-SPI Master APB Interface.Writing 0 to this has no effect.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- Reserved1-->
            <field>
              <name>Reserved1</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
				 
			<!--MCUHP CAN CLOCK  ENABLE-->
            <field>
              <name>MCUHP_CAN_CLK_EN</name>
              <description>Writing 1 to this disables clock to CAN Controller.Writing 0 to this has no effect.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>

			<!-- Reserved2-->
            <field>
              <name>Reserved2</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- MCUHP UDMA CLOCK ENABLE-->
            <field>
              <name>MCUHP_UDMA_CLK_EN</name>
              <description>Writing 1 to this disables clock to Micro-DMA.Writing 0 to this has no effect.</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- MCUHP I2C APB CLK_EN -->
            <field>
              <name>MCUHP_I2C_APB_CLK_EN</name>
              <description>	Writing 1 to this disables clock to I2C-1 APB Interface.Writing 0 to this has no effect.</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- MCUHP I2C2 APB CLOCK ENABLE -->
            <field>
              <name>MCUHP_I2C2_APB_CLK_EN</name>
              <description>Writing 1 to this disables clock to I2C-2 APB Interface.Writing 0 to this has no effect.</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- MCUHP SSI SLAVE APB CLOCK ENABLE -->
            <field>
              <name>MCUHP_SSI_SLV_APB_CLK_EN</name>
              <description>Writing 1 to this disables clock to SSI Slave APB Interface.Writing 0 to this has no effect.</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- MCUHP SSI SLAVE CLOCK ENABLE -->
            <field>
              <name>MCUHP_SSI_SLV_CLK_EN</name>
              <description>	Writing 1 to this disables clock to SSI Slave Controller.Writing 0 to this has no effect.</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- MCUHP QSPI CLOCK DIVISION ENABLE -->
            <field>
              <name>MCUHP_QSPI_CLK_DIV_EN</name>
              <description>Writing 1 to this disables clock to Clock dividers for SPI Flash Controller.Writing 0 to this has no effect.</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- MCUHP_QSPI_AHB_CLK_EN -->
            <field>
              <name>MCUHP_QSPI_AHB_CLK_EN</name>
              <description>Writing 1 to this disables clock to AHB Interface for SPI Flash Controller.Writing 0 to this has no effect.</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- MCUHP_I2S_CLK_EN-->
            <field>
              <name>MCUHP_I2S_CLK_EN</name>
              <description>Writing 1 to this disables clock to I2S Controller in Master Mode.Writing 0 to this has no effect.</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- MCUHP I2S INTF CLOCK ENABLE-->
            <field>
              <name>MCUHP_I2S_INTF_CLK_EN</name>
              <description>Writing 1 to this disables clock to I2S Interface.Writing 0 to this has no effect.</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- MCUHP I2S APB CLOCK ENABLE-->
            <field>
              <name>MCUHP_I2S_APB_CLK_EN</name>
              <description>Writing 1 to this disables clock to I2S APB Interface.Writing 0 to this has no effect.</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>

			<!-- Reserved3-->
            <field>
              <name>Reserved3</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>

			<!-- MCUHP QE CLOCK ENABLE -->
            <field>
              <name>MCUHP_QE_CLK_EN</name>
              <description>Writing 1 to this disables clock to Quadrature Encoder.Writing 0 to this has no effect.</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
            </field>

			<!-- MCUHP MCPWM CLOCK ENABLE -->
            <field>
              <name>MCUHP_MCPWM_CLK_EN</name>
              <description>Writing 1 to this disables clock to Motor-Control PWM.Writing 0 to this has no effect.</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
            </field>

			<!-- Reserved4-->
            <field>
              <name>Reserved4</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[22:19]</bitRange>
              <access>read-write</access>
            </field>

			<!-- MCUHP SSI APB CLOCK ENABLE-->
            <field>
              <name>MCUHP_SSI_APB_CLK_EN</name>
              <description>	Writing 1 to this disables clock to SPI/SSI Master APB Interface.Writing 0 to this has no effect.</description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
            </field>

			<!-- MCUHP SSI CLOCK ENABLE-->
            <field>
              <name>MCUHP_SSI_CLK_EN</name>
              <description>Writing 1 to this disables clock to SPI/SSI Master Controller.Writing 0 to this has no effect.</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
            </field>

			<!-- Reserved5-->
            <field>
              <name>Reserved5</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[27:25]</bitRange>
              <access>read-write</access>
            </field>

			<!-- MCUHP ETHERNET CLOCK ENABLE-->
            <field>
              <name>MCUHP_ETH_CLK_EN</name>
              <description>Writing 1 to this disables clock to Ethernet Controller.Writing 0 to this has no effect.</description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
            </field>

			<!-- Reserved6-->
            <field>
              <name>Reserved6</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[31:29]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
       	</register>	
		
		
		<!-- MCUHP CLOCK ENABLE SET REG3  -->									<!-- REGISTER 5-->
        <register>
          <name>MCUHP_CLKEN_SET_REG3</name>
          <description>Clock Enable Set Register 3</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x08002020</resetValue>
				
		   <fields>
            <!--Reserved1-->
            <field>	
              <name>Reserved1</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[4:0]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- MCUHP EFUSE CLOCK ENABLE -->
            <field>
              <name>MCUHP_EFUSE_CLK_EN</name>
              <description>Writing 1 to this enables clock to eFUSE Controller.Writing 0 to this has no effect.</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
				 
			<!-- Reserved2-->
            <field>
              <name>Reserved2</name>
              <description>It is recommended to write these bits to 0.</description>
              <bitRange>[12:6]</bitRange>
              <access>read-write</access>
            </field>
						
			<!-- MCUHP_QSPI_CLK_EN-->
            <field>
              <name>MCUHP_QSPI_CLK_EN</name>
              <description>Writing 1 to this enables clock to SPI Flash Controller.Writing 0 to this has no effect.</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- MCUHP_QSPI_CLK_SYNC_EN-->
            <field>
              <name>MCUHP_QSPI_CLK_SYNC_EN</name>
              <description>Writing 1 to this enables SPI Flash Controller clock in synchronous with Processor Clock.Writing 0 to this has no effect.</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- Reserved3-->
            <field>
              <name>Reserved3</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- MCUHP EGPIO CLOCK ENABLE -->
            <field>
              <name>MCUHP_EGPIO_CLK_EN</name>
              <description>Writing 1 to this enables clock to Enhanced-GPIO Controller.Writing 0 to this has no effect.</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- MCUHP I2C CLOCK ENABLE-->
            <field>
              <name>MCUHP_I2C_CLK_EN</name>
              <description>Writing 1 to this enables clock to I2C-1 Controller.Writing 0 to this has no effect.</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- MCUHP I2C2 CLOCK ENABLE -->
            <field>
              <name>MCUHP_I2C2_CLK_EN</name>
              <description>Writing 1 to this enables clock to I2C-2 Controller.Writing 0 to this has no effect.</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- Reserved4 -->
            <field>
              <name>Reserved4</name>
              <description>It is recommended to write these bits to 0.</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- MCUHP SIO CLOCK ENABLE -->
            <field>
              <name>MCUHP_SIO_CLK_EN</name>
              <description>Writing 1 to this enables clock to SIO Controller.Writing 0 to this has no effect.</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- Reserved5 -->
            <field>
              <name>Reserved5</name>
              <description>It is recommended to write these bits to 0.</description>
              <bitRange>[25:21]</bitRange>
              <access>read-write</access>
            </field>

			<!-- MCUHP PERI CLOCK ENABLE-->
            <field>
              <name>MCUHP_PERI_CLK_EN</name>
              <description>Writing 1 to this enables clock source to Peripherals.Writing 0 to this has no effect.</description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
            </field>	

			<!-- MCUHP ICACHE CLOCK ENABLE -->
            <field>
              <name>MCUHP_ICACHE_CLK_EN</name>
              <description>Writing 1 to this enables clock to Generic-SPI Master.Writing 0 to this has no effect.</description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
            </field>				

			<!-- Reserved6 -->
            <field>
              <name>Reserved6</name>
              <description>It is recommended to write these bits to 0.</description>
              <bitRange>[31:28]</bitRange>
              <access>read-write</access>
            </field>						
		  </fields>
       	</register>	
				
		<!-- MCUHP CLOCK ENABLE CLEAR REG3 -->									<!-- REGISTER 6-->
        <register>
          <name>MCUHP_CLKEN_CLEAR_REG3</name>
          <description>	Clock Enable Clear Register 3</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x08002020</resetValue>
		   
		   
		   <fields>
            <!-- Reserved1-->
            <field>
              <name>Reserved1</name>
              <description>It is recommended to write these bits to 0.</description>
              <bitRange>[4:0]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- MCUHP EFUSE CLOCK ENABLE -->
            <field>
              <name>MCUHP_EFUSE_CLK_EN</name>
              <description>Writing 1 to this disables clock to eFUSE Controller.Writing 0 to this has no effect.</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
				 
			<!-- Reserved2-->
            <field>
              <name>Reserved2</name>
              <description>It is recommended to write these bits to 0.</description>
              <bitRange>[12:6]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- MCUHP QSPI CLOCK ENABLE-->
            <field>
              <name>MCUHP_QSPI_CLK_EN</name>
              <description>Writing 1 to this disables clock to SPI Flash Controller.Writing 0 to this has no effect.</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
            </field>
						
			<!-- MCUHP QSPI CLOCK SYNC ENABLE-->
            <field>
              <name>MCUHP_QSPI_CLK_SYNC_EN</name>
              <description>	Writing 1 to this disables SPI Flash Controller clock in synchronous with Processor Clock.
			                Writing 0 to this has no effect.</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- Reserved3-->
            <field>
              <name>Reserved3</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- MCUHP EGPIO CLOCK ENABLE -->
            <field>
              <name>MCUHP_EGPIO_CLK_EN</name>
              <description>Writing 1 to this disables clock to Enhanced-GPIO Controller.Writing 0 to this has no effect.</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- MCUHP I2C CLOCK ENABLE-->
            <field>
              <name>MCUHP_I2C_CLK_EN</name>
              <description>Writing 1 to this disables clock to I2C-1 Controller.Writing 0 to this has no effect.</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- MCUHP I2C2 CLOCK  ENABLE -->
            <field>
              <name>MCUHP_I2C2_CLK_EN</name>
              <description>Writing 1 to this disables clock to I2C-2 Controller.Writing 0 to this has no effect.</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- Reserved4-->
            <field>
              <name>Reserved4</name>
              <description>It is recommended to write these bits to 0.</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- MCUHP SIO CLOCK ENABLE-->
            <field>
              <name>MCUHP_SIO_CLK_EN</name>
              <description>Writing 1 to this disables clock to SIO Controller.Writing 0 to this has no effect.</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- Reserved5 -->
            <field>
              <name>Reserved5</name>
              <description>It is recommended to write these bits to 0.</description>
              <bitRange>[25:21]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- MCUHP PERIPHERAL CLOCK ENABLE-->
            <field>
              <name>MCUHP_PERI_CLK_EN</name>
              <description>Writing 1 to this disables clock source to Peripherals.Writing 0 to this has no effect.</description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- MCUHP ICACHE CLOCK ENABLE-->
            <field>
              <name>MCUHP_ICACHE_CLK_EN</name>
              <description>Writing 1 to this disables clock to Generic-SPI Master.Writing 0 to this has no effect.</description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- Reserved6-->
            <field>
              <name>Reserved6</name>
              <description>It is recommended to write these bits to 0.</description>
              <bitRange>[31:28]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
       	</register>
			
		<!-- MCUHP CLOCK CONFIG REGISTER1 -->									<!-- REGISTER 7-->
        <register>
          <name>MCUHP_CLK_CONFIG_REG1</name>
          <description>Clock Configuration Register 1</description>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x07138808</resetValue>
		   		   
		   <fields>
            <!--MCUHP QSPI CLOCK SELECT-->
            <field>	
              <name>MCUHP_QSPI_CLK_SEL</name>
              <description>Specifies the clock source for SPI Flash controller when independent clock source.</description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
			   <enumeratedValues>
                <enumeratedValue>
                  <name>000</name>
                  <description>MCU-HP Reference Clock</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>001</name>
                  <description>Interface-PLL Clock</description>
                  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>010</name>
                  <description>Reserved1</description>
                  <value>2</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>011</name>
                  <description>SoC-PLL Clock</description>
                  <value>3</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>100</name>
                  <description>Output Clock is gated</description>
                  <value>4</value>
                </enumeratedValue>				
				<enumeratedValue>
                  <name>101</name>
                  <description>Output Clock is gated</description>
                  <value>5</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>110</name>
                  <description>Output Clock is gated</description>
                  <value>6</value>
                </enumeratedValue>				
				<enumeratedValue>
                  <name>111</name>
                  <description>Output Clock is gated</description>
                  <value>7</value>
                </enumeratedValue>
				</enumeratedValues>
            </field>
			
			<!--MCUHP QSPI CLOCK DIVISION FACTOR-->
            <field>	
              <name>MCUHP_QSPI_CLK_DIV_FAC</name>
              <description>Specifies the clock division factor for SPI Flash Controller.</description>
              <bitRange>[8:3]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--Reserved1-->
            <field>	
              <name>Reserved1</name>
              <description>It is recommended to write these bits to 0. </description>
              <bitRange>[10:9]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--MCUHP SSI CLOCK DIVISION FACTOR-->
            <field>	
              <name>MCUHP_SSI_CLK_DIV_FAC</name>
              <description>	Specifies the clock division factor for for SPI/SSI Master.</description>
              <bitRange>[14:11]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- MCUHP SSI CLOCK SELECT-->
            <field>
              <name>MCUHP_SSI_CLK_SEL</name>
              <description>Specifies the clock source for SPI/SSI Master.</description>
              <bitRange>[17:15]</bitRange>
              <access>read-write</access>
			   <enumeratedValues>
                <enumeratedValue>
                  <name>000</name>
                  <description>MCU-HP Reference Clock</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>001</name>
                  <description>SoC-PLL Clock</description>
                  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>010</name>
                  <description>Reserved1</description>
                  <value>2</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>011</name>
                  <description>Interface-PLL Clock</description>
                  <value>3</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>100</name>
                  <description>Reserved2</description>
                  <value>4</value>
                </enumeratedValue>				
				<enumeratedValue>
                  <name>101</name>
                  <description>Reserved3</description>
                  <value>5</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>110</name>
                  <description>Output Clock is gated</description>
                  <value>6</value>
                </enumeratedValue>				
				<enumeratedValue>
                  <name>111</name>
                  <description>Output Clock is gated</description>
                  <value>7</value>
                </enumeratedValue>
				</enumeratedValues>			  
            </field>
				 
			<!-- MCUHP ETH CLOCK SELECT-->
            <field>
              <name>MCUHP_ETH_CLK_SEL</name>
              <description>Specifies the clock source for Ethernet RMII Controller.</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
			   <enumeratedValues>
                <enumeratedValue>
                  <name>0</name>
                  <description>Interface-PLL Clock</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1</name>
                  <description>SoC-PLL Clock</description>
                  <value>1</value>
                </enumeratedValue>
			   </enumeratedValues>				
            </field>
						
			<!-- MCUHP ETH CLOCK DIVISION FACTOR-->
            <field>
              <name>MCUHP_ETH_CLK_DIV_FAC</name>
              <description>Specifies the clock division factor for Ethernet RMII Controller.</description>
              <bitRange>[22:19]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- MCUHP ETH CLOCK DIVISION SELECT-->
            <field>
              <name>MCUHP_ETH_CLK_DIV_SEL</name>
              <description>Selects the Divider type for Ethernet Controller.</description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
			   <enumeratedValues>
                <enumeratedValue>
                  <name>0</name>
                  <description>EVEN Clock Divider output is selected</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1</name>
                  <description>Clock Divider output is selected</description>
                  <value>1</value>
                </enumeratedValue>
			   </enumeratedValues>					  
            </field>
			
			<!-- MCUHP GSPI CLOCK SELECT-->
            <field>
              <name>MCUHP_GSPI_CLK_SEL</name>
              <description>Specifies the clock source for GSPI Controller.</description>
              <bitRange>[26:24]</bitRange>
              <access>read-write</access>
			   <enumeratedValues>
                <enumeratedValue>
                  <name>000</name>
                  <description>Reserved1</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>001</name>
                  <description>MCU-HP Reference Clock</description>
                  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>010</name>
                  <description>SoC-PLL Clock</description>
                  <value>2</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>011</name>
                  <description>Reserved2</description>
                  <value>3</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>100</name>
                  <description>Interface-PLL Clock</description>
                  <value>4</value>
                </enumeratedValue>				
				<enumeratedValue>
                  <name>101</name>
                  <description>Output Clock is gated</description>
                  <value>5</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>110</name>
                  <description>Output Clock is gated</description>
                  <value>6</value>
                </enumeratedValue>				
				<enumeratedValue>
                  <name>111</name>
                  <description>Output Clock is gated</description>
                  <value>7</value>
                </enumeratedValue>
				</enumeratedValues>					  
            </field>
			
			<!-- Reserved2-->
            <field>
              <name>Reserved2</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[31:27]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
       	</register>	
		
			
		<!-- MCUHP_CLK_CONFIG_REG2  -->									<!-- REGISTER 8-->
        <register>
          <name>MCUHP_CLK_CONFIG_REG2</name>
          <description>Clock Configuration Register 2</description>
          <addressOffset>0x1C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0100038F</resetValue>
		   
		   
		   <fields>
            <!--MCUHP UART1 CLOCK SELECT-->
            <field>	
              <name>MCUHP_UART1_CLK_SEL</name>
              <description>Specifies the clock source to be used for UART1 Controller.</description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
			   <enumeratedValues>
                <enumeratedValue>
                  <name>000</name>
                  <description>MCU-HP Reference Clock</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>001</name>
                  <description>SoC-PLL Clock</description>
                  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>010</name>
                  <description>Reserved1</description>
                  <value>2</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>011</name>
                  <description>Reserved2</description>
                  <value>3</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>100</name>
                  <description>Interface-PLL Clock</description>
                  <value>4</value>
                </enumeratedValue>				
				<enumeratedValue>
                  <name>101</name>
                  <description>Output Clock is gated</description>
                  <value>5</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>110</name>
                  <description>Output Clock is gated</description>
                  <value>6</value>
                </enumeratedValue>				
				<enumeratedValue>
                  <name>111</name>
                  <description>Output Clock is gated</description>
                  <value>7</value>
                </enumeratedValue>
				</enumeratedValues>					  
            </field>
			
			<!--MCUHP UART1 CLOCK DIVISION FACTOR-->
            <field>	
              <name>MCUHP_UART1_CLK_DIV_FAC</name>
              <description>Specifies the clock division factor for UART1 Controller.</description>
              <bitRange>[6:3]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--MCUHP UART2 CLOCK SELECT-->
            <field>	
              <name>MCUHP_UART2_CLK_SEL</name>
              <description>Specifies the clock source to be used for UART2 Controller.</description>
              <bitRange>[9:7]</bitRange>
              <access>read-write</access>
			   <enumeratedValues>
                <enumeratedValue>
                  <name>000</name>
                  <description>MCU-HP Reference Clock</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>001</name>
                  <description>SoC-PLL Clock</description>
                  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>010</name>
                  <description>Reserved1</description>
                  <value>2</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>011</name>
                  <description>Interface-PLL Clock</description>
                  <value>3</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>100</name>
                  <description>Reserved2</description>
                  <value>4</value>
                </enumeratedValue>				
				<enumeratedValue>
                  <name>101</name>
                  <description>Output Clock is gated</description>
                  <value>5</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>110</name>
                  <description>Output Clock is gated</description>
                  <value>6</value>
                </enumeratedValue>				
				<enumeratedValue>
                  <name>111</name>
                  <description>Output Clock is gated</description>
                  <value>7</value>
                </enumeratedValue>
				</enumeratedValues>					  
            </field>
			
			<!--MCUHP UART2 CLOCK DIVISION FACTOR-->
            <field>	
              <name>MCUHP_UART2_CLK_DIV_FAC</name>
              <description>Specifies the clock division factor for UART2 Controller.</description>
              <bitRange>[13:10]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--Reserved1-->
            <field>	
              <name>Reserved1</name>
              <description>It is recommended to write these bits to 0.</description>
              <bitRange>[23:14]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- MCUHP CCI CLOCK DIVISION FACTOR-->
            <field>
              <name>MCUHP_CCI_CLK_DIV_FAC</name>
              <description>Specifies the clock division factor for CCI Controller.</description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
            </field>
				 
			<!-- MCUHP QSPI CLOCK ODD SELECT-->
            <field>
              <name>MCUHP_QSPI_CLK_ODD_SEL</name>
              <description>Selects the Divider type for SPI Flash Controller when independent clock source w.r.t Processor is selected.</description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
                <enumeratedValues>				  
				<enumeratedValue>
                  <name>0</name>
                  <description>EVEN Clock Divider output is selected</description>
                  <value>0</value>
                </enumeratedValue>				
				<enumeratedValue>
                  <name>1</name>
                  <description>ODD Clock Divider output is selected</description>
                  <value>1</value>
                </enumeratedValue>
				</enumeratedValues>					  
            </field>
			
			<!-- MCUHP UART1 FRACTOR CLOCK SELECT-->
            <field>
              <name>MCUHP_UART1_FRAC_CLK_SEL</name>
              <description>Selects the Divider type for UART1 Controller.
                           0 - Clock Swallow output is selected
						   1 - Fractional Clock Divider output is selected</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
                <enumeratedValues>				  
				<enumeratedValue>
                  <name>0</name>
                  <description>Clock Swallow output is selected</description>
                  <value>0</value>
                </enumeratedValue>				
				<enumeratedValue>
                  <name>1</name>
                  <description>Fractional Clock Divider output is selected</description>
                  <value>1</value>
                </enumeratedValue>
				</enumeratedValues>					  
            </field>
			
			<!-- MCUHP UART2 FRAC CLOCK SELECT-->
            <field>
              <name>MCUHP_UART2_FRAC_CLK_SEL</name>
              <description>Selects the Divider type for UART2 Controller.
                           0 - Clock Swallow output is selected
						   1 - Fractional Clock Divider output is selected</description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
                <enumeratedValues>				  
				<enumeratedValue>
                  <name>0</name>
                  <description>Clock Swallow output is selected</description>
                  <value>0</value>
                </enumeratedValue>				
				<enumeratedValue>
                  <name>1</name>
                  <description>Fractional Clock Divider output is selected</description>
                  <value>1</value>
                </enumeratedValue>
				</enumeratedValues>					  		 
            </field>
			
			<!-- Reserved2 -->
            <field>
              <name>Reserved2</name>
              <description>It is recommended to write these bits to 0.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
		  </fields>
       	</register>	
		
		
		<!--MCUHP_CLK_CONFIG_REG3  -->									<!-- REGISTER 9-->
        <register>
          <name>MCUHP_CLK_CONFIG_REG3 </name>
          <description>Clock Configuration Register 3</description>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000001</resetValue>   
		   
		   <fields>
            <!-- MCUHP CAN CLOCK DIV FAC-->
            <field>	
              <name>MCUHP_CAN_CLK_DIV_FAC</name>
              <description>Specifies the clock division factor for CAN Controller.</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
			
			 <!-- MCUHP EXTERNAL  CLOCK SELECT-->
            <field>	
              <name>MCUHP_EXT_CLK_SEL</name>
              <description>Specifies the clock source to be used for External Clock.</description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
                <enumeratedValues>				  
				<enumeratedValue>
                  <name>0000</name>
                  <description>Output Clock is Gated</description>
                  <value>0</value>
                </enumeratedValue>				
				<enumeratedValue>
                  <name>0001</name>
                  <description>High Freq RC Clock source</description>
                  <value>1</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>0010</name>
                  <description>XTAL Clock source.</description>
                  <value>2</value>
                </enumeratedValue>				
				<enumeratedValue>
                  <name>0011</name>
                  <description>Reserved1</description>
                  <value>3</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>0100</name>
                  <description>High Freq RO Clock source</description>
                  <value>4</value>
                </enumeratedValue>				
				<enumeratedValue>
                  <name>0101</name>
                  <description>Doubler Clock</description>
                  <value>5</value>
                </enumeratedValue>				
				<enumeratedValue>
                  <name>0110</name>
                  <description>Reserved2</description>
                  <value>6</value>
                </enumeratedValue>	
				<enumeratedValue>
                  <name>0111</name>
                  <description>Low Freq RC Clock source</description>
                  <value>7</value>
                </enumeratedValue>	
				<enumeratedValue>
                  <name>1000</name>
                  <description>Low Freq XTAL Clock source</description>
                  <value>8</value>
                </enumeratedValue>					
				<enumeratedValue>
                  <name>1001</name>
                  <description>Low Freq RO Clock source</description>
                  <value>9</value>
                </enumeratedValue>
				<enumeratedValue>
                  <name>1010</name>
                  <description>Interface-PLL Clock</description>
                  <value>10</value>
                </enumeratedValue>	
				<enumeratedValue>
                  <name>1011</name>
                  <description>Reserved1</description>
                  <value>11</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1100</name>
                  <description>Reserved2</description>
                  <value>12</value>
                </enumeratedValue>				
                <enumeratedValue>
                  <name>1101</name>
                  <description>SoC-PLL Clock</description>
                  <value>13</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1110</name>
                  <description>I2S-PLL Clock</description>
                  <value>14</value>
                </enumeratedValue>	
                <enumeratedValue>
                  <name>1111</name>
                  <description>Reserved3</description>
                  <value>15</value>
                </enumeratedValue>					
				</enumeratedValues>		
			  </field>
			
			 <!-- MCUHP EXTERNAL CLOCK DIVISION FACTOR-->
            <field>	
              <name>MCUHP_EXT_CLK_DIV_FAC</name>
              <description>Specifies the clock division factor for External Clock.</description>
              <bitRange>[17:12]</bitRange>
              <access>read-write</access>
            </field>
			
			 <!-- MCUHP EXTERNAL CLOCK ENABLE-->
            <field>	
              <name>MCUHP_EXT_CLK_EN</name>
              <description>Writing 1 to this enables the External clock on GPIO PAD.Writing 0 to this disables the External clock on GPIO PAD.</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
            </field>
			
			 <!-- Reserved1-->
            <field>	
              <name>Reserved1</name>
              <description>It is recommended to write these bits to 0.</description>
              <bitRange>[31:19]</bitRange>
              <access>read-write</access>
            </field>			 
		   </fields>
       	</register>	
		
		<!-- MCUHP_CLK_CONFIG_REG4 -->									<!-- REGISTER 10-->
        <register>
          <name>MCU_GPIO_TIMESTAMP_READ</name>
          <description>Clock Configuration Register 4</description>
          <addressOffset>0x24</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x08400000</resetValue>
		   
		   
		   <fields>
            <!--Reserved1-->
            <field>	
              <name>Reserved1</name>
              <description>	It is recommended to retain the contents by using read/modify write to this register.</description>
              <bitRange>[20:0]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- MCUHP LP CLOCK SELECT-->
            <field>
              <name>MCUHP_LP_CLK_SEL</name>
              <description>Specifies the clock source to be used for Low-Power Clock.</description>
              <bitRange>[22:21]</bitRange>
              <access>read-write</access>
                <enumeratedValues>
                <enumeratedValue>
                  <name>000</name>
                  <description>Low Freq RC Clock source</description>
                  <value>0</value>
                </enumeratedValue>	
                <enumeratedValue>
                  <name>001</name>
                  <description>Low Freq XTAL Clock source</description>
                  <value>1</value>
                </enumeratedValue>	
                <enumeratedValue>
                  <name>010</name>
                  <description>Output Clock is gated</description>
                  <value>2</value>
                </enumeratedValue>	
                <enumeratedValue>
                  <name>011</name>
                  <description>Low Freq RO Clock source</description>
                  <value>3</value>
                </enumeratedValue>					
				</enumeratedValues>					  
            </field>
				 
			<!-- Reserved2-->
            <field>
              <name>Reserved2</name>
              <description>It is recommended to retain the contents by using read/modify write to this register.</description>
              <bitRange>[24:23]</bitRange>
              <access>read-write</access>
            </field>
						
			<!--MCUHP ULP DIVISION FACTOR-->
            <field>
              <name>MCUHP_ULP_DIV_FAC</name>
              <description>Specifies the clock division factor for MCU ULP Domain source.</description>
              <bitRange>[30:25]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--MCUHP CCI CLOCK SELECT-->
            <field>
              <name>MCUHP_CCI_CLK_SEL</name>
              <description>Specifies the clock source to be used for Low-Power Clock.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>0</name>
                  <description>Reserved1</description>
                  <value>0</value>
                </enumeratedValue>	
                <enumeratedValue>
                  <name>1</name>
                  <description>Interface-PLL Clock</description>
                  <value>1</value>
                </enumeratedValue>					
				</enumeratedValues>					  
            </field>			
		  </fields>
       	</register>	
								
					   
	    <!-- MCUHP_CLK_CONFIG_REG5-->									<!-- REGISTER 11-->
        <register>
          <name>MCUHP_CLK_CONFIG_REG5</name>
          <description>Clock Configuration Register 5</description>
          <addressOffset>0x28</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000003</resetValue	>
             		  
		   <fields>
            <!--MCUHP PROC CLOCK SELECT-->
            <field>	
              <name>MCUHP_PROC_CLK_SEL</name>
              <description>Specifies the clock source to be used for Processor.</description>
              <bitRange>[3:0]</bitRange>			  
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>0000</name>
                  <description>MCU-HP Reference Clock</description>
                  <value>0</value>
                </enumeratedValue>	
                <enumeratedValue>
                  <name>0001</name>
                  <description>Reserved1</description>
                  <value>1</value>
                </enumeratedValue>	
                <enumeratedValue>
                  <name>0010</name>
                  <description>SoC-PLL Clock</description>
                  <value>2</value>
                </enumeratedValue>	
                <enumeratedValue>
                  <name>0011</name>
                  <description>Reserved2</description>
                  <value>3</value>
                </enumeratedValue>	
                <enumeratedValue>
                  <name>0100</name>
                  <description>Interface-PLL Clock</description>
                  <value>4</value>
                </enumeratedValue>					
                <enumeratedValue>
                  <name>0101</name>
                  <description>Low-Power Clock</description>
                  <value>5</value>
                </enumeratedValue>	
                <enumeratedValue>
                  <name>0110</name>
                  <description>Reserved3</description>
                  <value>6</value>
                </enumeratedValue>	
                <enumeratedValue>
                  <name>0111</name>
                  <description>Reserved4</description>
                  <value>7</value>
                </enumeratedValue>					
				</enumeratedValues>					  		  
            </field>
						
			<!--MCUHP PROC CLOCK  DIVISION FAC-->
            <field>	
              <name>MCUHP_PROC_CLK_DIV_FAC</name>
              <description>	Specifies the clock division factor for Processor Clock.</description>
              <bitRange>[9:4]</bitRange>
              <access>read-write</access>
            </field>
					
			<!-- MCUHP I2S CLOCK SELECT-->
            <field>
              <name>MCUHP_I2S_CLK_SEL</name>
              <description>Specifies the clock source to be used for I2S Controller in Master Mode.</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
			    <enumeratedValues>
                <enumeratedValue>
                  <name>0</name>
                  <description>I2S-PLL Clock</description>
                  <value>0</value>
                </enumeratedValue>					
                <enumeratedValue>
                  <name>1</name>
                  <description>Reserved1</description>
                  <value>1</value>
                </enumeratedValue>
				</enumeratedValues>
            </field>
				 
			<!-- MCUHP I2S CLOCK DIVISION FACTOR-->
            <field>
              <name>MCUHP_I2S_CLK_DIV_FAC</name>
              <description>Specifies the clock division factor for I2S Controller in Master Mode.</description>
              <bitRange>[16:11]</bitRange>
              <access>read-write</access>
            </field>
						
			<!-- MCUHP_CT_CLK_SEL -->
            <field>
              <name>MCUHP_CT_CLK_SEL</name>
              <description>Specifies the clock source to be used for Configurable Timers.</description>
              <bitRange>[19:17]</bitRange>
              <access>read-write</access>
			  <enumeratedValues>
                <enumeratedValue>
                  <name>000</name>
                  <description>MCU-HP Reference Clock</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>001</name>
                  <description>Interface-PLL Clock</description>
                  <value>1</value>
                </enumeratedValue>	
                <enumeratedValue>
                  <name>010</name>
                  <description>SoC-PLL Clock</description>
                  <value>2</value>
                </enumeratedValue>	
                <enumeratedValue>
                  <name>011</name>
                  <description>Reserved1</description>
                  <value>3</value>
                </enumeratedValue>	
                <enumeratedValue>
                  <name>100</name>
                  <description>Output Clock is gated</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>101</name>
                  <description>Output Clock is gated</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>110</name>
                  <description>Output Clock is gated</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>111</name>
                  <description>Output Clock is gated</description>
                  <value>7</value>
                </enumeratedValue>				
				</enumeratedValues>			  
            </field>
			
			<!-- MCUHP CT CLOCK DIVISION FACTOR -->
            <field>
              <name>MCUHP_CT_CLK_DIV_FAC</name>
              <description>Specifies the clock division factor for Configurable Timers.</description>
              <bitRange>[25:20]</bitRange>
              <access>read-write</access>
            </field>

			<!-- Reserved1-->
            <field>
              <name>Reserved1</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[27:26]</bitRange>
              <access>read-write</access>
            </field>

			<!-- MCUHP ULP CLOCK SELECT-->
            <field>
              <name>MCUHP_ULP_CLK_SEL</name>
              <description>Specifies the divider type to be selected to MCU ULP Domain source.</description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues> 
			  <enumeratedValue>
                  <name>0</name>
                  <description>Clock Divider output is selected</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>1</name>
                  <description>Odd Clock Divider output is selected</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>				
            </field>		

			<!-- Reserved2-->
            <field>
              <name>Reserved2</name>
              <description>It is recommended to retain the contents by using read/modify write to this register.</description>
              <bitRange>[31:29]</bitRange>
              <access>read-write</access>
            </field>			
		  </fields>
       	</register>	
		
		
		<!-- MCUHP SDMEM CLOCK CONFIG-->									<!-- REGISTER 12-->
        <register>
          <name>MCUHP_SDMEM_CLK_CONFIG</name>
          <description>SDMEM Clock Configuration Register</description>
          <addressOffset>0x40</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000008</resetValue>

		  
		   <fields>
            <!--MCUHP SDMEM CLOCK DIVISION FACTOR-->
            <field>	
              <name>MCUHP_SDMEM_CLK_DIV_FAC</name>
              <description>Specifies the clock division factor for SDMEM Controller.</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
						
			<!-- MCUHP SDMEM CLOCK SELECT -->
            <field>
              <name>MCUHP_SDMEM_CLK_SEL</name>
              <description>Specifies the clock source to be used for SD-MEM(eMMC).</description>
              <bitRange>[8:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues> 
			  <enumeratedValue>
                  <name>000</name>
                  <description> SoC-PLL Clock</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>010</name>
                  <description>Interface-PLL Clock</description>
                  <value>2</value>
              </enumeratedValue>
			  <enumeratedValue>
                  <name>011</name>
                  <description>Reserved1</description>
                  <value>3</value>
              </enumeratedValue>
			  <enumeratedValue>
                  <name>100</name>
                  <description>Output clock is disabled</description>
                  <value>4</value>
                </enumeratedValue>
			  <enumeratedValue>
                  <name>101</name>
                  <description>Output clock is disabled</description>
                  <value>5</value>
                </enumeratedValue>
			  <enumeratedValue>
                  <name>110</name>
                  <description>Output clock is disabled</description>
                  <value>6</value>
                </enumeratedValue>
			  <enumeratedValue>
                  <name>111</name>
                  <description>Output clock is disabled</description>
                  <value>7</value>
                </enumeratedValue>				
                </enumeratedValues>					  
            </field>
			
			<!-- MCUHP_SDMEM_CLK_DIV_SEL-->
            <field>
              <name>MCUHP_SDMEM_CLK_DIV_SEL</name>
              <description>Specifies the divider type to be selected to SDMEM Controller</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <enumeratedValues> 
			  <enumeratedValue>
                  <name>0</name>
                  <description> EVEN Clock Divider output is selected</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>1</name>
                  <description>Clock Divider output is selected</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>			  
            </field>

			<!-- Reserved1 -->
            <field>
              <name>Reserved1</name>
              <description>	It is recommended to write these bits to 0.</description>
              <bitRange>[31:10]</bitRange>
              <access>read-write</access>
            </field>			
		  </fields>
       	</register>	
		
			
		<!-- MCUHP_CLK_STATUS_REG-->									<!-- REGISTER 13-->
        <register>
          <name>MCUHP_CLK_STATUS_REG</name>
          <description>Clock Status Register for Dynamic Clock Muxes</description>
          <addressOffset>0x58</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0080C6FF00</resetValue>
		   
		   
		   <fields>
            <!-- Reserved1 -->
            <field>
              <name>Reserved1</name>
              <description>It is recommended to write these bits to 0.</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
						
			<!--MCUHP PROC CLOCK SWITCHED -->
            <field>
              <name>MCUHP_PROC_CLK_SWITCHED</name>
              <description>Status of Dynamic Clock Mux in Processor Clock Generation</description>
              <bitRange>[8:8]</bitRange>
              <access>read-only</access>
              <enumeratedValues> 
			  <enumeratedValue>
                  <name>0</name>
                  <description> Clock switching is in progress</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>1</name>
                  <description>Clock got switched and output clock can be used</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>			  
            </field>

			<!--MCUHP QSPI CLOCK SWITCHED-->
            <field>
              <name>MCUHP_QSPI_CLK_SWITCHED</name>
              <description>Status of Dynamic Clock Mux in SPI Flash Controller Clock Generation</description>
              <bitRange>[9:9]</bitRange>
              <access>read-only</access>
              <enumeratedValues> 
			  <enumeratedValue>
                  <name>0</name>
                  <description> Clock switching is in progress</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>1</name>
                  <description>Clock got switched and output clock can be used</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>			  
            </field>			

			<!--MCUHP UART1 CLOCK SWITCHED-->
            <field>
              <name>MCUHP_UART1_CLK_SWITCHED</name>
              <description>Status of Dynamic Clock Mux in UART1 Clock Generation</description>
              <bitRange>[10:10]</bitRange>
              <access>read-only</access>
              <enumeratedValues> 
			  <enumeratedValue>
                  <name>0</name>
                  <description> Clock switching is in progress</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>1</name>
                  <description>Clock got switched and output clock can be used</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>			  
            </field>

			<!--MCUHP UART2 CLOCK SWITCHED-->
            <field>
              <name>MCUHP_UART2_CLK_SWITCHED</name>
              <description>Status of Dynamic Clock Mux in UART2 Clock Generation</description>
              <bitRange>[11:11]</bitRange>
              <access>read-only</access>
              <enumeratedValues> 
			  <enumeratedValue>
                  <name>0</name>
                  <description> Clock switching is in progress</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>1</name>
                  <description>Clock got switched and output clock can be used</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>			  
            </field>		

			<!--MCUHP GSPI CLOCK SWITCHED-->
            <field>
              <name>MCUHP_GSPI_CLK_SWITCHED</name>
              <description>Status of Dynamic Clock Mux in Generic SPI Master Clock Generation</description>
              <bitRange>[12:12]</bitRange>
              <access>read-only</access>
              <enumeratedValues> 
			  <enumeratedValue>
                  <name>0</name>
                  <description> Clock switching is in progress</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>1</name>
                  <description>Clock got switched and output clock can be used</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>			  
            </field>	

			<!--MCUHP SSI CLOCK SWITCHED-->
            <field>
              <name>MCUHP_SSI_CLK_SWITCHED</name>
              <description>Status of Dynamic Clock Mux in SPI/SSI Master Clock Generation</description>
              <bitRange>[13:13]</bitRange>
              <access>read-only</access>
              <enumeratedValues> 
			  <enumeratedValue>
                  <name>0</name>
                  <description> Clock switching is in progress</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>1</name>
                  <description>Clock got switched and output clock can be used</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>			  
            </field>	

			<!--MCUHP SDMEM CLOCK SWITCHED-->
            <field>
              <name>MCUHP_SDMEM_CLK_SWITCHED</name>
              <description>Status of Dynamic Clock Mux in SD-MEM(eMMC) Clock Generation</description>
              <bitRange>[14:14]</bitRange>
              <access>read-only</access>
              <enumeratedValues> 
			  <enumeratedValue>
                  <name>0</name>
                  <description> Clock switching is in progress</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>1</name>
                  <description>Clock got switched and output clock can be used</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>			  
            </field>	

			<!--MCUHP CT CLOCK SWITCHED-->
            <field>
              <name>MCUHP_CT_CLK_SWITCHED</name>
              <description>Status of Dynamic Clock Mux in Configurable Timer Clock Generation</description>
              <bitRange>[15:15]</bitRange>
              <access>read-only</access>
              <enumeratedValues> 
			  <enumeratedValue>
                  <name>0</name>
                  <description> Clock switching is in progress</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>1</name>
                  <description>Clock got switched and output clock can be used</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>			  
            </field>	

			<!--Reserved2-->
            <field>
              <name>Reserved2</name>
              <description>It is recommended to write these bits to 0.</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>	

			<!--MCUHP I2S CLOCK SWITCHED-->
            <field>
              <name>MCUHP_I2S_CLK_SWITCHED</name>
              <description>Status of Dynamic Clock Mux in I2S Clock Generation</description>
              <bitRange>[17:17]</bitRange>
              <access>read-only</access>
              <enumeratedValues> 
			  <enumeratedValue>
                  <name>0</name>
                  <description> Clock switching is in progress</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>1</name>
                  <description>Clock got switched and output clock can be used</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>			  
            </field>	

			<!--MCUHP ETH CLOCK SWITCHED-->
            <field>
              <name>MCUHP_ETH_CLK_SWITCHED</name>
              <description>Status of Dynamic Clock Mux in Ethernet RMII Clock Generation</description>
              <bitRange>[18:18]</bitRange>
              <access>read-only</access>
              <enumeratedValues> 
			  <enumeratedValue>
                  <name>0</name>
                  <description> Clock switching is in progress</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>1</name>
                  <description>Clock got switched and output clock can be used</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>			  
            </field>	

			<!--Reserved3-->
            <field>
              <name>Reserved3</name>
              <description>It is recommended to write these bits to 0.</description>
              <bitRange>[20:19]</bitRange>
              <access>read-write</access>
            </field>	
			
			<!--MCUHP LP CLOCK SWITCHED-->
            <field>
              <name>MCUHP_LP_CLK_SWITCHED</name>
              <description>Status of Dynamic Clock Mux in Low-Power Clock Generation</description>
              <bitRange>[21:21]</bitRange>
              <access>read-only</access>
              <enumeratedValues> 
			  <enumeratedValue>
                  <name>0</name>
                  <description> Clock switching is in progress</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>1</name>
                  <description>Clock got switched and output clock can be used</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>			  
            </field>	

			<!--MCUHP EXTERNAL CLOCK SWITCHED-->
            <field>
              <name>MCUHP_EXT_CLK_SWITCHED</name>
              <description>Status of Dynamic Clock Mux in External Clock Generation</description>
              <bitRange>[22:22]</bitRange>
              <access>read-only</access>
              <enumeratedValues> 
			  <enumeratedValue>
                  <name>0</name>
                  <description> Clock switching is in progress</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>1</name>
                  <description>Clock got switched and output clock can be used</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>			  
            </field>	

			<!--MCUHP CCI CLOCK SWITCHED-->
            <field>
              <name>MCUHP_CCI_CLK_SWITCHED</name>
              <description>Status of Dynamic Clock Mux in CCI Clock Generation</description>
              <bitRange>[23:23]</bitRange>
              <access>read-only</access>
              <enumeratedValues> 
			  <enumeratedValue>
                  <name>0</name>
                  <description> Clock switching is in progress</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>1</name>
                  <description>Clock got switched and output clock can be used</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  
            </field>

			<!--Reserved4-->
            <field>
              <name>Reserved4</name>
              <description>It is recommended to write these bits to 0.</description>
              <bitRange>[30:24]</bitRange>
              <access>read-only</access>
            </field>

			<!--MCUHP REF CLOCK SWITCHED-->
            <field>
              <name>MCUHP_REF_CLK_SWITCHED</name>
              <description>Status of Dynamic Clock Mux in Reference Clock Generation</description>
              <bitRange>[31:31]</bitRange>
              <access>read-only</access>
              <enumeratedValues> 
			  <enumeratedValue>
                  <name>0</name>
                  <description> Clock switching is in progress</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>1</name>
                  <description>Clock got switched and output clock can be used</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  
            </field>			
			</fields>
		</register>
	 </registers>
	</peripheral>
	
	<!-- MCUHP_MISC_CLOCK -->
    <peripheral>
      <name>MCUHP_MISC_CLOCK</name>
      <version>1.0</version>
      <description>MCU HP (High Performance) domain contains the Cortex-M4F Processor, FPU, Debugger, MCU High Speed 
	               Interfaces, MCU HP Peripherals, MCU HP DMA and MCU/SZP shareable Interfaces
				   </description>
      <groupName>MCUHP_MISC_CLOCK</groupName>
      <baseAddress>0x46008000</baseAddress>
      <size>32</size>
      <access>read-write</access>
 
       <addressBlock>
         <offset>0x00</offset>
         <size>0x48</size>
         <usage>registers</usage>
       </addressBlock>

      <registers>
        <!-- MCUHP MISC CONFIG 1 -->									<!-- REGISTER 1 -->
        <register>
          <name>MCUHP_MISC_CONFIG_1</name>
          <description>	Miscellaneous Clock Configuration Register1</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
		   
		   
		   <fields>
		   <!--Reserved1-->
            <field>
              <name>Reserved1</name>
              <description>	It is recommended to retain the contents by using read/modify write to this register.</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>	  

		   <!--MCUHP CCI CLOCK SYNC ENABLE-->
            <field>
              <name>MCUHP_CCI_CLK_SYNC_EN</name>
              <description>Specifies the clock dependency w.r.t processor clock used for MCUHP CCI </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues> 
			  <enumeratedValue>
                  <name>0</name>
                  <description>Independent clock source</description>
                  <value>0</value>
                </enumeratedValue>			  
			  <enumeratedValue>
                  <name>1</name>
                  <description>Undivided version of Processor Clock</description>
                  <value>1</value>
                </enumeratedValue>
                </enumeratedValues>					  
            </field>	   			

		   <!--Reserved2-->
            <field>
              <name>Reserved2</name>
              <description>It is recommended to retain the contents by using read/modify write to this register.</description>
              <bitRange>[31:17]</bitRange>
              <access>read-write</access>
            </field>	
			</fields>
		</register>

        <!-- MCUHP MISC CONFIG 3 -->									<!-- REGISTER 2 -->
        <register>
          <name>MCUHP_MISC_CONFIG_3</name>
          <description>	Miscellaneous Clock Configuration Register1</description>
          <addressOffset>0x44</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>		

		   <fields>
		   <!--Reserved1-->
            <field>
              <name>Reserved1</name>
              <description>	It is recommended to retain the contents by using read/modify write to this register.</description>
              <bitRange>[22:0]</bitRange>
              <access>read-write</access>
            </field>			  

		   <!--MCUHP I2S MASTER SLAVE MODE-->
            <field>
              <name>MCUHP_I2S_MASTER_SLAVE_MODE</name>
              <description>Writing 1 to this configures I2S controller to Master Mode.Writing 0 to this configures 
			                I2S controller to Slave Mode.</description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
            </field>			  

		   <!--Reserved2-->
            <field>
              <name>Reserved2</name>
              <description>It is recommended to retain the contents by using read/modify write to this register.</description>
              <bitRange>[31:24]</bitRange>
              <access>read-write</access>
            </field>			  
			</fields>
		</register>	
	 </registers>
	</peripheral>
	
	<!--ANALOG COMPARATOR-->
      <peripheral>
        <name>COMPARATOR_1</name>
        <version>1.0</version>
        <description>Analog comparators is a peripheral circuit that consists of two comparators, reference buffer,
		             scaler and a resistor bank</description>
	    <groupName>Analogcomparator</groupName>
        <baseAddress>0x24043A00</baseAddress>
        <size>32</size>
		<access>read-write</access>
		
		<addressBlock>
        <offset>0x00</offset>
        <size>0x08</size>
        <usage>registers</usage>
        </addressBlock>
		
		<interrupt>
        <name>COMP1</name>
        <value>8</value>
       </interrupt>
	  
	   <interrupt>
        <name>COMP2</name>
        <value>7</value>
       </interrupt>
	  
        <registers>
		<!--BOD: programs resistor bank,ref buffer and scaler	-->						<!-- REGISTER 1 -->
          <register>
            <name>BOD</name>
            <description>Programs resistor bank, reference buffer and scaler</description>
            <addressOffset>0x00</addressOffset>
            <size>32</size>
            <access>read-write</access>
            <resetValue>0x00003E00</resetValue>
	          
			<fields>
			
			<!--reserved-->
              <field>
               <name>RESERVED1</name>
               <description>Reserved1</description>
               <bitRange>[2:0]</bitRange>
               <access>read-write</access>
              </field>
			  
             <!-- reference buffer enable -->
              <field>
               <name>REFBUF_EN</name>
               <description>Referance buffer configuration 1 for enable 0 for disable</description>
               <bitRange>[3:3]</bitRange>
               <access>read-write</access>
              </field>
				
		     <!--Reference buffer voltage selection-->
              <field>
               <name>REFBUF_VOLT_SEL</name>
               <description>selection of voltage of reference buffer</description>
               <bitRange>[7:4]</bitRange>
               <access>read-write</access>
              </field>
				
             <!--Registor bank configuration-->
              <field>
               <name>BOD_RES_EN</name>
               <description>configuration of register bank 1 for enable and 0 for disable</description>
               <bitRange>[8:8]</bitRange>
               <access>read-write</access>
              </field>
               
             <!--Registor bank programmability-->
              <field>
               <name>BOD_THRSH</name>
               <description>Programmability for resistor bank</description>
               <bitRange>[13:9]</bitRange>
               <access>read-write</access>
              </field>
			
			<!--reserved-->
              <field>
               <name>RESERVED2</name>
               <description>Reserved2</description>
               <bitRange>[31:14]</bitRange>
               <access>read-write</access>
              </field>
			 
			</fields>
		</register>
	
        <!--COMPARATOR1: COMPARATORS ENABLE AND DISABLE-->									<!-- REGISTER 2 -->
          <register>
            <name>COMPARATOR1</name>
            <description>Programs comparators1 and comparators2</description>
            <addressOffset>0x04</addressOffset>
            <size>32</size>
            <access>read-write</access>
            <resetValue>0x00000000</resetValue>
	          
			<fields>
             <!-- comparator1 enable -->
              <field>
               <name>CMP1_EN</name>
               <description>enable comparator_1 if 1 comp_1 will enable</description>
               <bitRange>[0:0]</bitRange>
               <access>read-write</access>
              </field>
				
		     <!--comparator1 filer enable-->
              <field>
               <name>CMP1_EN_FILTER</name>
               <description>enable filter for comparator_1 if 1 enables the filter</description>
               <bitRange>[1:1]</bitRange>
               <access>read-write</access>
              </field>
				
             <!--comparator1 hysteresis-->
              <field>
               <name>CMP1_HYST</name>
               <description>Programmability to control hysteresis of comparator1</description>
               <bitRange>[3:2]</bitRange>
               <access>read-write</access>
              </field>
               
             <!--comp_1 mux sel positive-->
              <field>
               <name>CMP1_MUX_SEL_P</name>
               <description>Select for positive input of comparator_1</description>
               <bitRange>[7:4]</bitRange>
               <access>read-write</access>
              </field>
			
			<!--comp_1 mux sel negative-->
              <field>
               <name>CMP1_MUX_SEL_N</name>
               <description>Select for negative input of comparator_1</description>
               <bitRange>[11:8]</bitRange>
               <access>read-write</access>
              </field>
			  
			 <!-- comparator2 enable -->
              <field>
               <name>CMP2_EN</name>
               <description>enable comparator_2 if 1 comp_2 will enable</description>
               <bitRange>[12:12]</bitRange>
               <access>read-write</access>
              </field>
				
		     <!--comparator2 filer enable-->
              <field>
               <name>CMP2_EN_FILTER</name>
               <description>enable filter for comparator_2 if 1 enables the filter</description>
               <bitRange>[13:13]</bitRange>
               <access>read-write</access>
              </field>
				
             <!--comparator2 hysteresis-->
              <field>
               <name>CMP2_HYST</name>
               <description>Programmability to control hysteresis of comparator2</description>
               <bitRange>[15:14]</bitRange>
               <access>read-write</access>
              </field>
               
             <!--comp_2 mux sel positive-->
              <field>
               <name>CMP2_MUX_SEL_P</name>
               <description>Select for positive input of comparator_2</description>
               <bitRange>[19:16]</bitRange>
               <access>read-write</access>
              </field>
			
			<!--comp_2 mux sel negative-->
              <field>
               <name>CMP2_MUX_SEL_N</name>
               <description>Select for negative input of comparator_2</description>
               <bitRange>[23:20]</bitRange>
               <access>read-write</access>
              </field>
			 
			<!--reserved-->
              <field>
               <name>RESERVED1</name>
               <description>Reserved1</description>
               <bitRange>[31:24]</bitRange>
               <access>read-write</access>
              </field>
			 </fields> 
			</register>
	  </registers>
	</peripheral>
	
	
 <!-- MCU opamp -->
    <peripheral>
      <name>OPAMP</name>
      <version>1.0</version>
      <description>The opamps top consists of 3 general purpose Operational Amplifiers (OPAMP) offering rail-to-rail inputs and outputs 
				   </description>
      <groupName>OPAMP</groupName>
      <baseAddress>0x24043A14</baseAddress>
      <size>32</size>
      <access>read-write</access>

      <addressBlock>
        <offset>0x00</offset>
        <size>0x0C</size>
        <usage>registers</usage>
      </addressBlock>

      <registers>
      <!-- OPAMP_1: Programs opamp1 -->									<!-- REGISTER 1 -->
        <register>
          <name>OPAMP_1</name>
          <description>Programs opamp1</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000004</resetValue>
		 
		   
		   <fields>
            <!-- OPAMP1_ENABLE -->
            <field>
              <name>OPAMP1_ENABLE</name>
              <description>enables the opamp 1 for enable 0 for disable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- OPAMP1_LP_MODE -->
            <field>
              <name>OPAMP1_LP_MODE</name>
              <description>select the power mode 0-normal mode and 1-low power mode</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
				  
			<!-- OPAMP1_R1_SEL -->
            <field>
              <name>OPAMP1_R1_SEL</name>
              <description>Programmability to select resister bank R1</description>
              <bitRange>[3:2]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--OPAMP1_R2_SEL -->
            <field>
              <name>OPAMP1_R2_SEL</name>
              <description>Programmability to select resister bank R2</description>
              <bitRange>[6:4]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--OPAMP1_EN_RES_BANK -->
            <field>
              <name>OPAMP1_EN_RES_BANK</name>
              <description>enables the resistor bank 1 for enable 0 for disable</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--OPAMP1_RES_MUX_SEL -->
            <field>
              <name>OPAMP1_RES_MUX_SEL</name>
              <description>selecting input for registor bank</description>
              <bitRange>[10:8]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- OPAMP1_RES_TO_OUT_VDD -->
            <field>
              <name>OPAMP1_RES_TO_OUT_VDD</name>
              <description>connect resistor bank to out or vdd i.e 0-out and 1-vdd</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- OPAMP1_OUT_MUX_EN -->
            <field>
              <name>OPAMP1_OUT_MUX_EN</name>
              <description>out mux enable</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- OPAMP1_INN_SEL -->
            <field>
              <name>OPAMP1_INN_SEL</name>
              <description>selecting -ve input of opamp</description>
              <bitRange>[15:13]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- OPAMP1_INP_SEL -->
            <field>
              <name>OPAMP1_INP_SEL</name>
              <description>selecting +ve input of opamp</description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- OPAMP1_OUT_MUX_SEL -->
            <field>
              <name>OPAMP1_OUT_MUX_SEL</name>
              <description>to connect opamp1 output to pad</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- MEMS_RES_BANK_EN -->
            <field>
              <name>MEMS_RES_BANK_EN</name>
              <description>enables mems res bank</description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- 	VREF_MUX_EN -->
            <field>
              <name>VREF_MUX_EN</name>
              <description>vref mux enable</description>
              <bitRange>[25:22]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- RESERVED1  -->
            <field>
              <name>RESERVED1</name>
              <description>res</description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- 	VREF_MUX_SEL -->
            <field>
              <name>VREF_MUX_SEL</name>
              <description>vref mux enable</description>
              <bitRange>[30:27]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- OPAMP1_DYN_EN -->
            <field>
              <name>OPAMP1_DYN_EN</name>
              <description>dynamic enable for opamp1</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
			</fields>	
		</register>	
		
	    <!-- OPAMP_2: Programs opamp2 -->									<!-- REGISTER 2-->
          <register>
          <name>OPAMP_2</name>
          <description>Programs opamp2</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000004</resetValue>
		   
		   
		   <fields>
            <!-- OPAMP1_ENABLE -->
            <field>
              <name>OPAMP2_ENABLE</name>
              <description>enables the opamp 1 for enable 0 for disable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- OPAMP2_LP_MODE -->
            <field>
              <name>OPAMP2_LP_MODE</name>
              <description>select the power mode 0-normal mode and 1-low power mode</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
				  
			<!-- OPAMP2_R1_SEL -->
            <field>
              <name>OPAMP2_R1_SEL</name>
              <description>Programmability to select resister bank R1</description>
              <bitRange>[3:2]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--OPAMP2_R2_SEL -->
            <field>
              <name>OPAMP2_R2_SEL</name>
              <description>Programmability to select resister bank R2</description>
              <bitRange>[6:4]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--OPAMP2_EN_RES_BANK -->
            <field>
              <name>OPAMP2_EN_RES_BANK</name>
              <description>enables the resistor bank 1 for enable 0 for disable</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--OPAMP2_RES_MUX_SEL -->
            <field>
              <name>OPAMP2_RES_MUX_SEL</name>
              <description>selecting input for registor bank</description>
              <bitRange>[10:8]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- OPAMP2_RES_TO_OUT_VDD -->
            <field>
              <name>OPAMP2_RES_TO_OUT_VDD</name>
              <description>connect resistor bank to out or vdd or gnd or DAC  i.e 0-out and 1-vdd 2-DAC 3-gnd</description>
              <bitRange>[12:11]</bitRange>
              <access>read-write</access>
            </field>
					
			<!-- OPAMP2_OUT_MUX_EN -->
            <field>
              <name>OPAMP2_OUT_MUX_EN</name>
              <description>out mux enable</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- OPAMP2_INN_SEL -->
            <field>
              <name>OPAMP2_INN_SEL</name>
              <description>selecting -ve input of opamp</description>
              <bitRange>[15:14]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- OPAMP2_INP_SEL -->
            <field>
              <name>OPAMP2_INP_SEL</name>
              <description>selecting +ve input of opamp</description>
              <bitRange>[18:16]</bitRange>
              <access>read-write</access>
            </field>
		
			<!-- OPAMP2_DYN_EN -->
            <field>
              <name>OPAMP2_DYN_EN</name>
              <description>dynamic enable for opamp2</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
            </field>
									
			<!-- RESERVED1  -->
            <field>
              <name>RESERVED1</name>
              <description>res</description>
              <bitRange>[31:20]</bitRange>
              <access>read-write</access>
            </field>
			</fields>	
		</register>	
		
		<!-- OPAMP_3: Programs opamp3 -->									<!-- REGISTER 3-->
          <register>
          <name>OPAMP_3</name>
          <description>Programs opamp3</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000004</resetValue>
		   
		   
		   <fields>
            <!-- OPAMP3_ENABLE -->
            <field>
              <name>OPAMP3_ENABLE</name>
              <description>enables the opamp 1 for enable 0 for disable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- OPAMP3_LP_MODE -->
            <field>
              <name>OPAMP3_LP_MODE</name>
              <description>select the power mode 0-normal mode and 1-low power mode</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
				  
			<!-- OPAMP3_R1_SEL -->
            <field>
              <name>OPAMP3_R1_SEL</name>
              <description>Programmability to select resister bank R1</description>
              <bitRange>[3:2]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--OPAMP3_R2_SEL -->
            <field>
              <name>OPAMP3_R2_SEL</name>
              <description>Programmability to select resister bank R2</description>
              <bitRange>[6:4]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--OPAMP3_EN_RES_BANK -->
            <field>
              <name>OPAMP3_EN_RES_BANK</name>
              <description>enables the resistor bank 1 for enable 0 for disable</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
			
			<!--OPAMP3_RES_MUX_SEL -->
            <field>
              <name>OPAMP3_RES_MUX_SEL</name>
              <description>selecting input for registor bank</description>
              <bitRange>[10:8]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- OPAMP3_RES_TO_OUT_VDD -->
            <field>
              <name>OPAMP3_RES_TO_OUT_VDD</name>
              <description>connect resistor bank to out or vdd  i.e 0-out and 1-vdd	</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
					
			<!-- OPAMP3_OUT_MUX_EN -->
            <field>
              <name>OPAMP3_OUT_MUX_EN</name>
              <description>out mux enable</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- OPAMP3_INN_SEL -->
            <field>
              <name>OPAMP3_INN_SEL</name>
              <description>selecting -ve input of opamp</description>
              <bitRange>[14:13]</bitRange>
              <access>read-write</access>
            </field>
			
			<!-- OPAMP3_INP_SEL -->
            <field>
              <name>OPAMP3_INP_SEL</name>
              <description>selecting +ve input of opamp</description>
              <bitRange>[17:15]</bitRange>
              <access>read-write</access>
            </field>
		
			<!-- OPAMP3_DYN_EN -->
            <field>
              <name>OPAMP3_DYN_EN</name>
              <description>dynamic enable for opamp2</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
            </field>
									
			<!-- RESERVED1  -->
            <field>
              <name>RESERVED1</name>
              <description>res</description>
              <bitRange>[31:19]</bitRange>
              <access>read-write</access>
            </field>
			</fields>	
		</register>				      
	  </registers>
     </peripheral>
	 
	 <peripheral>														<!-- IR DECODER -->
   <name>IR</name>
    <version>1.0</version>
	  <description>IR Decoder are used for the decoding the external ir sensor input.</description> 
	  <baseAddress>0x24040C00</baseAddress>
	  <size>32</size>
	  <access>read-write</access>
	  
	   <addressBlock>
        <offset>0</offset>
        <size>0x1C</size>
        <usage>registers</usage>
       </addressBlock>
	  
	    <registers>
		 <!--IR OFF TIME DURATION -->									<!-- REGISTER 1 -->
		   <register>
		    <name>IR_OFF_TIME_DURATION</name>
		    <description>This register used for IR sleep duration timer value.</description>
            <addressOffset>0x00</addressOffset>
            <size>32</size>
            <access>read-write</access>
			
			<fields>
			<!--IR OFF TIME DURATION-->
             <field>
              <name>IR_OFF_TIME_DURATION</name>
              <description>This field define ir off time</description>
              <bitRange>[16:0]</bitRange>
              <access>read-write</access>
             </field>	
			 
			<!--reserved-->
             <field>
              <name>RES</name>
              <description>reserved5</description>
              <bitRange>[31:17]</bitRange>
              <access>read-only</access>
             </field> 
			</fields>
		   </register>	
			
         <!--IR ON TIME DURATION -->			                         <!-- REGISTER 2 -->
		   <register>
		    <name>IR_ON_TIME_DURATION</name>
		    <description>This register used for IR Detection duration timer value.</description>
            <addressOffset>0x04</addressOffset>
            <size>32</size>
            <access>read-write</access>
			
			<fields>
			<!--IR ON TIME DURATION-->
             <field>
              <name>IR_ON_TIME_DURATION</name>
              <description>This field define ir on time for ir detection on</description>
              <bitRange>[11:0]</bitRange>
              <access>read-write</access>
             </field>	
			 
			<!--reserved-->
             <field>
              <name>RES</name>
              <description>reserved5</description>
              <bitRange>[31:12]</bitRange>
              <access>read-only</access>
             </field> 
			</fields>
  		  </register>
		  
         <!--IR FRAME DONE THRESHOLD -->			                         <!-- REGISTER 3 -->
		   <register>
		    <name>IR_FRAME_DONE_THRESHOLD</name>
		    <description>This register used count with respect to 32KHz clock after not more toggle are expected to a given pattern.</description>
            <addressOffset>0x08</addressOffset>
            <size>32</size>
            <access>read-write</access>
			
			<fields>
			<!--IR FRAME DONE THRESHOLD-->
             <field>
              <name>IR_FRAME_DONE_THRESHOLD</name>
              <description>count with respect to 32KHz clock after not more toggle are expected to a given pattern</description>
              <bitRange>[14:0]</bitRange>
              <access>read-write</access>
             </field>	
			 
			<!--reserved-->
             <field>
              <name>RES</name>
              <description>reserved5</description>
              <bitRange>[31:15]</bitRange>
              <access>read-only</access>
             </field> 
			</fields>
  		  </register>

         <!--IR DET THRESHOLD-->			                         <!-- REGISTER 4 -->
		   <register>
		    <name>IR_DET_THRESHOLD</name>
		    <description>This register used Minimum Number of edges to detected during on-time failing which IR detection is re-stated.</description>
            <addressOffset>0x0C</addressOffset>
            <size>32</size>
            <access>read-write</access>
			
			<fields>
			<!--IR DET THRESHOLD-->
             <field>
              <name>IR_DET_THRESHOLD</name>
              <description>Minimum Number of edges to detected during on-time failing which IR detection is re-stated.</description>
              <bitRange>[6:0]</bitRange>
              <access>read-write</access>
             </field>	
			 
			<!--reserved-->
             <field>
              <name>RES</name>
              <description>reserved5</description>
              <bitRange>[31:7]</bitRange>
              <access>read-only</access>
             </field> 
			</fields>
  		  </register>	

         <!--IR configuration-->			                         <!-- REGISTER 5 -->
		   <register>
		    <name>IR_CONFIG</name>
		    <description>This register used to configure the ir structure for application purpose.</description>
            <addressOffset>0x10</addressOffset>
            <size>32</size>
            <access>read-write</access>
			
			<fields>
			<!--Enable the IR detection-->
             <field>
              <name>EN_IR_DET</name>
              <description>Enable IR detection logic bit if bit 1 then detection enable if 0 then not enable.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
             </field>	
			 
			<!--IR detection re-start-->
             <field>
              <name>IR_DET_RSTART</name>
              <description>Enable IR detection re-start logic bit if bit 1 then re-start.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
             </field>	

			<!--Enable clock IR core-->
             <field>
              <name>EN_CLK_IR_CORE</name>
              <description>Enable 32KHz clock to IR Core bit ,if bit 1 then clock gating disable and bit is 0 then clock gating Enable</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
             </field>
			 
			<!--reserved-->
             <field>
              <name>RES</name>
              <description>reserved5</description>
              <bitRange>[7:3]</bitRange>
              <access>read-only</access>
             </field>  
			
			<!--Enable continues IR detection-->
             <field>
              <name>EN_CONT_IR_DET</name>
              <description>This bit is Enable continues IR detection,When enabled there will be no power cycling on External IR Sensor.</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
             </field>	
			 
			<!--reserved-->
             <field>
              <name>RES1</name>
              <description>reserved6</description>
              <bitRange>[15:9]</bitRange>
              <access>read-only</access>
             </field>
          
           	<!--Soft reset IR core-->
             <field>
              <name>SREST_IR_CORE</name>
              <description>This bit is used soft reset IR core block</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
             </field>
			 
		    <!--reserved-->
             <field>
              <name>RES2</name>
              <description>reserved7</description>
              <bitRange>[31:17]</bitRange>
              <access>read-only</access>
             </field>  
			</fields>
  		  </register>
		  
	     <!--IR memory address  access-->			                         <!-- REGISTER 6 -->
		  <register>
		    <name>IR_MEM_ADDR_ACCESS</name>
		    <description>This register used to access memory address for application purpose.</description>
            <addressOffset>0x14</addressOffset>
            <size>32</size>
            <access>read-write</access>
			
			<fields>
			<!--IR memory address read-->
             <field>
              <name>IR_MEM_ADDR</name>
              <description>This field is used to IR read address.</description>
              <bitRange>[6:0]</bitRange>
              <access>read-write</access>
             </field>	
			 
		    <!--reserved-->
             <field>
              <name>RES</name>
              <description>reserved5</description>
              <bitRange>[8:7]</bitRange>
              <access>read-only</access>
             </field> 
			 
			<!--IR memory read enable-->
             <field>
              <name>IR_MEM_RD_EN</name>
              <description>This field used to IR memory read enable.</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
             </field>
			 
			<!--reserved-->
             <field>
              <name>RES1</name>
              <description>reserved6</description>
              <bitRange>[31:10]</bitRange>
              <access>read-only</access>
             </field> 
			</fields>
  		  </register>

	     <!--IR memory read-->			                         <!-- REGISTER 7 -->
		  <register>
		    <name>IR_MEM_READ</name>
		    <description>This register used to IR Read data from memory.</description>
            <addressOffset>0x18</addressOffset>
            <size>32</size>
            <access>read-only</access>
			
			<fields>
			<!--IR memory data out-->
             <field>
              <name>IR_MEM_DATA_OUT</name>
              <description>This field is used to IR Read data from memory.</description>
              <bitRange>[15:0]</bitRange>
              <access>read-only</access>
             </field>	
			 
		    <!--reserved-->
             <field>
              <name>RES</name>
              <description>reserved5</description>
              <bitRange>[23:16]</bitRange>
              <access>read-only</access>
             </field> 
			 
			<!--IR data  memory depth-->
             <field>
              <name>IR_DATA_MEM_DEPTH</name>
              <description>This field used to indicated valid number of IR Address in the memory to be read.</description>
              <bitRange>[30:24]</bitRange>
              <access>read-only</access>
             </field>
			 
			<!--reserved-->
             <field>
              <name>RES1</name>
              <description>reserved6</description>
              <bitRange>[31:31]</bitRange>
              <access>read-only</access>
             </field> 
			</fields>
  		  </register>	
         </registers>	
      </peripheral>
  </peripherals>
 </device>