{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 17 17:37:29 2018 " "Info: Processing started: Mon Dec 17 17:37:29 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS_CPU -c MIPS_CPU " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_CPU -c MIPS_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "src/alu.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/alu.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Info: Found entity 1: ctrl" {  } { { "src/ctrl.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/ctrl.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ctrl_encode_def.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file src/ctrl_encode_def.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/dm.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/dm.v" { { "Info" "ISGN_ENTITY_NAME" "1 dm_4k " "Info: Found entity 1: dm_4k" {  } { { "src/dm.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/dm.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/EXT.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file src/EXT.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXT " "Info: Found entity 1: EXT" {  } { { "src/EXT.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/EXT.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 EXTPC " "Info: Found entity 2: EXTPC" {  } { { "src/EXT.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/EXT.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/im.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/im.v" { { "Info" "ISGN_ENTITY_NAME" "1 im_4K " "Info: Found entity 1: im_4K" {  } { { "src/im.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/im.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/IR.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/IR.v" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Info: Found entity 1: IR" {  } { { "src/IR.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/IR.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/MIPS_CPU.BDF 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/MIPS_CPU.BDF" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_CPU " "Info: Found entity 1: MIPS_CPU" {  } { { "src/MIPS_CPU.BDF" "" { Schematic "F:/Qu_II_8.1/MIPS_CPU/src/MIPS_CPU.BDF" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux.v 4 4 " "Info: Found 4 design units, including 4 entities, in source file src/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Info: Found entity 1: mux2" {  } { { "src/mux.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/mux.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 mux4 " "Info: Found entity 2: mux4" {  } { { "src/mux.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/mux.v" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "3 mux8 " "Info: Found entity 3: mux8" {  } { { "src/mux.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/mux.v" 40 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "4 mux16 " "Info: Found entity 4: mux16" {  } { { "src/mux.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/mux.v" 71 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/NPC.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/NPC.v" { { "Info" "ISGN_ENTITY_NAME" "1 NPC " "Info: Found entity 1: NPC" {  } { { "src/NPC.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/NPC.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/PC.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/PC.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Info: Found entity 1: PC" {  } { { "src/PC.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/PC.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RF.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/RF.v" { { "Info" "ISGN_ENTITY_NAME" "1 RF " "Info: Found entity 1: RF" {  } { { "src/RF.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/RF.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/SEG7_LUT.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/SEG7_LUT.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Info: Found entity 1: SEG7_LUT" {  } { { "src/SEG7_LUT.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/SEG7_LUT.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/SEG7_LUT_8.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/SEG7_LUT_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_8 " "Info: Found entity 1: SEG7_LUT_8" {  } { { "src/SEG7_LUT_8.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/SEG7_LUT_8.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_CPU " "Info: Elaborating entity \"MIPS_CPU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl ctrl:inst " "Info: Elaborating entity \"ctrl\" for hierarchy \"ctrl:inst\"" {  } { { "src/MIPS_CPU.BDF" "inst" { Schematic "F:/Qu_II_8.1/MIPS_CPU/src/MIPS_CPU.BDF" { { -208 -544 -368 16 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IType ctrl.v(31) " "Warning (10036): Verilog HDL or VHDL warning at ctrl.v(31): object \"IType\" assigned a value but never read" {  } { { "src/ctrl.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/ctrl.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BrType ctrl.v(32) " "Warning (10036): Verilog HDL or VHDL warning at ctrl.v(32): object \"BrType\" assigned a value but never read" {  } { { "src/ctrl.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/ctrl.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "JType ctrl.v(33) " "Warning (10036): Verilog HDL or VHDL warning at ctrl.v(33): object \"JType\" assigned a value but never read" {  } { { "src/ctrl.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/ctrl.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MemType ctrl.v(36) " "Warning (10036): Verilog HDL or VHDL warning at ctrl.v(36): object \"MemType\" assigned a value but never read" {  } { { "src/ctrl.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/ctrl.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ctrl.v(53) " "Warning (10230): Verilog HDL assignment warning at ctrl.v(53): truncated value with size 4 to match size of target (3)" {  } { { "src/ctrl.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/ctrl.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ctrl.v(55) " "Warning (10230): Verilog HDL assignment warning at ctrl.v(55): truncated value with size 4 to match size of target (3)" {  } { { "src/ctrl.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/ctrl.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextstate ctrl.v(58) " "Warning (10240): Verilog HDL Always Construct warning at ctrl.v(58): inferring latch(es) for variable \"nextstate\", which holds its previous value in one or more paths through the always construct" {  } { { "src/ctrl.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/ctrl.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate\[0\] ctrl.v(62) " "Info (10041): Inferred latch for \"nextstate\[0\]\" at ctrl.v(62)" {  } { { "src/ctrl.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/ctrl.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate\[1\] ctrl.v(62) " "Info (10041): Inferred latch for \"nextstate\[1\]\" at ctrl.v(62)" {  } { { "src/ctrl.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/ctrl.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate\[2\] ctrl.v(62) " "Info (10041): Inferred latch for \"nextstate\[2\]\" at ctrl.v(62)" {  } { { "src/ctrl.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/ctrl.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:ALU " "Info: Elaborating entity \"alu\" for hierarchy \"alu:ALU\"" {  } { { "src/MIPS_CPU.BDF" "ALU" { Schematic "F:/Qu_II_8.1/MIPS_CPU/src/MIPS_CPU.BDF" { { 72 304 456 168 "ALU" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(20) " "Warning (10230): Verilog HDL assignment warning at alu.v(20): truncated value with size 32 to match size of target (1)" {  } { { "src/alu.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/alu.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF RF:REG_FILE " "Info: Elaborating entity \"RF\" for hierarchy \"RF:REG_FILE\"" {  } { { "src/MIPS_CPU.BDF" "REG_FILE" { Schematic "F:/Qu_II_8.1/MIPS_CPU/src/MIPS_CPU.BDF" { { 64 72 232 224 "REG_FILE" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:inst1 " "Info: Elaborating entity \"IR\" for hierarchy \"IR:inst1\"" {  } { { "src/MIPS_CPU.BDF" "inst1" { Schematic "F:/Qu_II_8.1/MIPS_CPU/src/MIPS_CPU.BDF" { { 48 -544 -352 240 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "im_4K im_4K:CODE_MEM " "Info: Elaborating entity \"im_4K\" for hierarchy \"im_4K:CODE_MEM\"" {  } { { "src/MIPS_CPU.BDF" "CODE_MEM" { Schematic "F:/Qu_II_8.1/MIPS_CPU/src/MIPS_CPU.BDF" { { 96 -736 -576 192 "CODE_MEM" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "imem im.v(5) " "Warning (10858): Verilog HDL warning at im.v(5): object imem used but never assigned" {  } { { "src/im.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/im.v" 5 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC " "Info: Elaborating entity \"PC\" for hierarchy \"PC:PC\"" {  } { { "src/MIPS_CPU.BDF" "PC" { Schematic "F:/Qu_II_8.1/MIPS_CPU/src/MIPS_CPU.BDF" { { 96 -920 -760 224 "PC" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tmp PC.v(10) " "Warning (10036): Verilog HDL or VHDL warning at PC.v(10): object \"tmp\" assigned a value but never read" {  } { { "src/PC.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/PC.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NPC NPC:PC_UPDATE " "Info: Elaborating entity \"NPC\" for hierarchy \"NPC:PC_UPDATE\"" {  } { { "src/MIPS_CPU.BDF" "PC_UPDATE" { Schematic "F:/Qu_II_8.1/MIPS_CPU/src/MIPS_CPU.BDF" { { -104 -928 -752 -8 "PC_UPDATE" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 NPC.v(13) " "Warning (10230): Verilog HDL assignment warning at NPC.v(13): truncated value with size 32 to match size of target (30)" {  } { { "src/NPC.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/NPC.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NPC NPC.v(18) " "Warning (10240): Verilog HDL Always Construct warning at NPC.v(18): inferring latch(es) for variable \"NPC\", which holds its previous value in one or more paths through the always construct" {  } { { "src/NPC.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/NPC.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[2\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[2\]\" at NPC.v(18)" {  } { { "src/NPC.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[3\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[3\]\" at NPC.v(18)" {  } { { "src/NPC.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[4\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[4\]\" at NPC.v(18)" {  } { { "src/NPC.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[5\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[5\]\" at NPC.v(18)" {  } { { "src/NPC.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[6\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[6\]\" at NPC.v(18)" {  } { { "src/NPC.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[7\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[7\]\" at NPC.v(18)" {  } { { "src/NPC.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[8\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[8\]\" at NPC.v(18)" {  } { { "src/NPC.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[9\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[9\]\" at NPC.v(18)" {  } { { "src/NPC.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[10\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[10\]\" at NPC.v(18)" {  } { { "src/NPC.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[11\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[11\]\" at NPC.v(18)" {  } { { "src/NPC.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[12\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[12\]\" at NPC.v(18)" {  } { { "src/NPC.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[13\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[13\]\" at NPC.v(18)" {  } { { "src/NPC.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[14\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[14\]\" at NPC.v(18)" {  } { { "src/NPC.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[15\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[15\]\" at NPC.v(18)" {  } { { "src/NPC.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[16\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[16\]\" at NPC.v(18)" {  } { { "src/NPC.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[17\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[17\]\" at NPC.v(18)" {  } { { "src/NPC.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[18\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[18\]\" at NPC.v(18)" {  } { { "src/NPC.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[19\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[19\]\" at NPC.v(18)" {  } { { "src/NPC.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[20\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[20\]\" at NPC.v(18)" {  } { { "src/NPC.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[21\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[21\]\" at NPC.v(18)" {  } { { "src/NPC.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[22\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[22\]\" at NPC.v(18)" {  } { { "src/NPC.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[23\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[23\]\" at NPC.v(18)" {  } { { "src/NPC.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[24\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[24\]\" at NPC.v(18)" {  } { { "src/NPC.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[25\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[25\]\" at NPC.v(18)" {  } { { "src/NPC.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[26\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[26\]\" at NPC.v(18)" {  } { { "src/NPC.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[27\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[27\]\" at NPC.v(18)" {  } { { "src/NPC.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[28\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[28\]\" at NPC.v(18)" {  } { { "src/NPC.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[29\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[29\]\" at NPC.v(18)" {  } { { "src/NPC.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[30\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[30\]\" at NPC.v(18)" {  } { { "src/NPC.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[31\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[31\]\" at NPC.v(18)" {  } { { "src/NPC.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 mux4:RF_A3SEL " "Info: Elaborating entity \"mux4\" for hierarchy \"mux4:RF_A3SEL\"" {  } { { "src/MIPS_CPU.BDF" "RF_A3SEL" { Schematic "F:/Qu_II_8.1/MIPS_CPU/src/MIPS_CPU.BDF" { { -48 -232 -24 80 "RF_A3SEL" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 mux4:MUX_RFWD " "Info: Elaborating entity \"mux4\" for hierarchy \"mux4:MUX_RFWD\"" {  } { { "src/MIPS_CPU.BDF" "MUX_RFWD" { Schematic "F:/Qu_II_8.1/MIPS_CPU/src/MIPS_CPU.BDF" { { 328 24 232 456 "MUX_RFWD" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dm_4k dm_4k:MEM_DATA " "Info: Elaborating entity \"dm_4k\" for hierarchy \"dm_4k:MEM_DATA\"" {  } { { "src/MIPS_CPU.BDF" "MEM_DATA" { Schematic "F:/Qu_II_8.1/MIPS_CPU/src/MIPS_CPU.BDF" { { 56 544 704 184 "MEM_DATA" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXTPC EXTPC:U_EXPPC " "Info: Elaborating entity \"EXTPC\" for hierarchy \"EXTPC:U_EXPPC\"" {  } { { "src/MIPS_CPU.BDF" "U_EXPPC" { Schematic "F:/Qu_II_8.1/MIPS_CPU/src/MIPS_CPU.BDF" { { 328 -680 -504 424 "U_EXPPC" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:ALU_B " "Info: Elaborating entity \"mux2\" for hierarchy \"mux2:ALU_B\"" {  } { { "src/MIPS_CPU.BDF" "ALU_B" { Schematic "F:/Qu_II_8.1/MIPS_CPU/src/MIPS_CPU.BDF" { { 240 272 480 336 "ALU_B" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXT EXT:U_EXT " "Info: Elaborating entity \"EXT\" for hierarchy \"EXT:U_EXT\"" {  } { { "src/MIPS_CPU.BDF" "U_EXT" { Schematic "F:/Qu_II_8.1/MIPS_CPU/src/MIPS_CPU.BDF" { { 256 -208 -24 352 "U_EXT" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT_8 SEG7_LUT_8:DECODE_SEG7 " "Info: Elaborating entity \"SEG7_LUT_8\" for hierarchy \"SEG7_LUT_8:DECODE_SEG7\"" {  } { { "src/MIPS_CPU.BDF" "DECODE_SEG7" { Schematic "F:/Qu_II_8.1/MIPS_CPU/src/MIPS_CPU.BDF" { { -656 328 512 -464 "DECODE_SEG7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT_8:DECODE_SEG7\|SEG7_LUT:u0 " "Info: Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT_8:DECODE_SEG7\|SEG7_LUT:u0\"" {  } { { "src/SEG7_LUT_8.v" "u0" { Text "F:/Qu_II_8.1/MIPS_CPU/src/SEG7_LUT_8.v" 19 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8 mux8:MUX_DISPDATA " "Info: Elaborating entity \"mux8\" for hierarchy \"mux8:MUX_DISPDATA\"" {  } { { "src/MIPS_CPU.BDF" "MUX_DISPDATA" { Schematic "F:/Qu_II_8.1/MIPS_CPU/src/MIPS_CPU.BDF" { { -656 32 240 -464 "MUX_DISPDATA" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "NPC:PC_UPDATE\|NPC\[2\] " "Warning: LATCH primitive \"NPC:PC_UPDATE\|NPC\[2\]\" is permanently enabled" {  } { { "src/NPC.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/NPC.v" 18 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "NPC:PC_UPDATE\|NPC\[3\] " "Warning: LATCH primitive \"NPC:PC_UPDATE\|NPC\[3\]\" is permanently enabled" {  } { { "src/NPC.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/NPC.v" 18 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "NPC:PC_UPDATE\|NPC\[4\] " "Warning: LATCH primitive \"NPC:PC_UPDATE\|NPC\[4\]\" is permanently enabled" {  } { { "src/NPC.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/NPC.v" 18 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "NPC:PC_UPDATE\|NPC\[5\] " "Warning: LATCH primitive \"NPC:PC_UPDATE\|NPC\[5\]\" is permanently enabled" {  } { { "src/NPC.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/NPC.v" 18 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "NPC:PC_UPDATE\|NPC\[6\] " "Warning: LATCH primitive \"NPC:PC_UPDATE\|NPC\[6\]\" is permanently enabled" {  } { { "src/NPC.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/NPC.v" 18 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "NPC:PC_UPDATE\|NPC\[7\] " "Warning: LATCH primitive \"NPC:PC_UPDATE\|NPC\[7\]\" is permanently enabled" {  } { { "src/NPC.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/NPC.v" 18 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "NPC:PC_UPDATE\|NPC\[8\] " "Warning: LATCH primitive \"NPC:PC_UPDATE\|NPC\[8\]\" is permanently enabled" {  } { { "src/NPC.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/NPC.v" 18 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "NPC:PC_UPDATE\|NPC\[9\] " "Warning: LATCH primitive \"NPC:PC_UPDATE\|NPC\[9\]\" is permanently enabled" {  } { { "src/NPC.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/NPC.v" 18 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "NPC:PC_UPDATE\|NPC\[10\] " "Warning: LATCH primitive \"NPC:PC_UPDATE\|NPC\[10\]\" is permanently enabled" {  } { { "src/NPC.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/NPC.v" 18 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "NPC:PC_UPDATE\|NPC\[11\] " "Warning: LATCH primitive \"NPC:PC_UPDATE\|NPC\[11\]\" is permanently enabled" {  } { { "src/NPC.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/NPC.v" 18 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "NPC:PC_UPDATE\|NPC\[12\] " "Warning: LATCH primitive \"NPC:PC_UPDATE\|NPC\[12\]\" is permanently enabled" {  } { { "src/NPC.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/NPC.v" 18 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "NPC:PC_UPDATE\|NPC\[13\] " "Warning: LATCH primitive \"NPC:PC_UPDATE\|NPC\[13\]\" is permanently enabled" {  } { { "src/NPC.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/NPC.v" 18 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "NPC:PC_UPDATE\|NPC\[14\] " "Warning: LATCH primitive \"NPC:PC_UPDATE\|NPC\[14\]\" is permanently enabled" {  } { { "src/NPC.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/NPC.v" 18 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "NPC:PC_UPDATE\|NPC\[15\] " "Warning: LATCH primitive \"NPC:PC_UPDATE\|NPC\[15\]\" is permanently enabled" {  } { { "src/NPC.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/NPC.v" 18 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "NPC:PC_UPDATE\|NPC\[16\] " "Warning: LATCH primitive \"NPC:PC_UPDATE\|NPC\[16\]\" is permanently enabled" {  } { { "src/NPC.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/NPC.v" 18 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "NPC:PC_UPDATE\|NPC\[17\] " "Warning: LATCH primitive \"NPC:PC_UPDATE\|NPC\[17\]\" is permanently enabled" {  } { { "src/NPC.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/NPC.v" 18 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "NPC:PC_UPDATE\|NPC\[18\] " "Warning: LATCH primitive \"NPC:PC_UPDATE\|NPC\[18\]\" is permanently enabled" {  } { { "src/NPC.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/NPC.v" 18 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "NPC:PC_UPDATE\|NPC\[19\] " "Warning: LATCH primitive \"NPC:PC_UPDATE\|NPC\[19\]\" is permanently enabled" {  } { { "src/NPC.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/NPC.v" 18 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "NPC:PC_UPDATE\|NPC\[20\] " "Warning: LATCH primitive \"NPC:PC_UPDATE\|NPC\[20\]\" is permanently enabled" {  } { { "src/NPC.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/NPC.v" 18 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "NPC:PC_UPDATE\|NPC\[21\] " "Warning: LATCH primitive \"NPC:PC_UPDATE\|NPC\[21\]\" is permanently enabled" {  } { { "src/NPC.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/NPC.v" 18 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "NPC:PC_UPDATE\|NPC\[22\] " "Warning: LATCH primitive \"NPC:PC_UPDATE\|NPC\[22\]\" is permanently enabled" {  } { { "src/NPC.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/NPC.v" 18 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "NPC:PC_UPDATE\|NPC\[23\] " "Warning: LATCH primitive \"NPC:PC_UPDATE\|NPC\[23\]\" is permanently enabled" {  } { { "src/NPC.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/NPC.v" 18 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "NPC:PC_UPDATE\|NPC\[24\] " "Warning: LATCH primitive \"NPC:PC_UPDATE\|NPC\[24\]\" is permanently enabled" {  } { { "src/NPC.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/NPC.v" 18 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "NPC:PC_UPDATE\|NPC\[25\] " "Warning: LATCH primitive \"NPC:PC_UPDATE\|NPC\[25\]\" is permanently enabled" {  } { { "src/NPC.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/NPC.v" 18 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "NPC:PC_UPDATE\|NPC\[26\] " "Warning: LATCH primitive \"NPC:PC_UPDATE\|NPC\[26\]\" is permanently enabled" {  } { { "src/NPC.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/NPC.v" 18 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "NPC:PC_UPDATE\|NPC\[27\] " "Warning: LATCH primitive \"NPC:PC_UPDATE\|NPC\[27\]\" is permanently enabled" {  } { { "src/NPC.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/NPC.v" 18 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "NPC:PC_UPDATE\|NPC\[28\] " "Warning: LATCH primitive \"NPC:PC_UPDATE\|NPC\[28\]\" is permanently enabled" {  } { { "src/NPC.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/NPC.v" 18 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "NPC:PC_UPDATE\|NPC\[29\] " "Warning: LATCH primitive \"NPC:PC_UPDATE\|NPC\[29\]\" is permanently enabled" {  } { { "src/NPC.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/NPC.v" 18 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "NPC:PC_UPDATE\|NPC\[30\] " "Warning: LATCH primitive \"NPC:PC_UPDATE\|NPC\[30\]\" is permanently enabled" {  } { { "src/NPC.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/NPC.v" 18 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "NPC:PC_UPDATE\|NPC\[31\] " "Warning: LATCH primitive \"NPC:PC_UPDATE\|NPC\[31\]\" is permanently enabled" {  } { { "src/NPC.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/NPC.v" 18 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ctrl:inst\|nextstate\[2\] " "Warning: Latch ctrl:inst\|nextstate\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst\|state\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst\|state\[0\]" {  } { { "src/ctrl.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/ctrl.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "src/ctrl.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/ctrl.v" 62 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ctrl:inst\|nextstate\[1\] " "Warning: Latch ctrl:inst\|nextstate\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst\|state\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst\|state\[2\]" {  } { { "src/ctrl.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/ctrl.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "src/ctrl.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/ctrl.v" 62 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ctrl:inst\|nextstate\[0\] " "Warning: Latch ctrl:inst\|nextstate\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst\|state\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst\|state\[1\]" {  } { { "src/ctrl.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/ctrl.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "src/ctrl.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/ctrl.v" 62 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "pDMWr GND " "Warning (13410): Pin \"pDMWr\" is stuck at GND" {  } { { "src/MIPS_CPU.BDF" "" { Schematic "F:/Qu_II_8.1/MIPS_CPU/src/MIPS_CPU.BDF" { { -544 -1024 -848 -528 "pDMWr" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "pEXTSigned GND " "Warning (13410): Pin \"pEXTSigned\" is stuck at GND" {  } { { "src/MIPS_CPU.BDF" "" { Schematic "F:/Qu_II_8.1/MIPS_CPU/src/MIPS_CPU.BDF" { { -496 -1024 -848 -480 "pEXTSigned" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "pALU_BSel GND " "Warning (13410): Pin \"pALU_BSel\" is stuck at GND" {  } { { "src/MIPS_CPU.BDF" "" { Schematic "F:/Qu_II_8.1/MIPS_CPU/src/MIPS_CPU.BDF" { { -416 -1024 -848 -400 "pALU_BSel" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "Zero VCC " "Warning (13410): Pin \"Zero\" is stuck at VCC" {  } { { "src/MIPS_CPU.BDF" "" { Schematic "F:/Qu_II_8.1/MIPS_CPU/src/MIPS_CPU.BDF" { { -192 264 440 -176 "Zero" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oSEG7\[1\] GND " "Warning (13410): Pin \"oSEG7\[1\]\" is stuck at GND" {  } { { "src/MIPS_CPU.BDF" "" { Schematic "F:/Qu_II_8.1/MIPS_CPU/src/MIPS_CPU.BDF" { { -520 512 688 -504 "oSEG7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "pALUOp\[1\] GND " "Warning (13410): Pin \"pALUOp\[1\]\" is stuck at GND" {  } { { "src/MIPS_CPU.BDF" "" { Schematic "F:/Qu_II_8.1/MIPS_CPU/src/MIPS_CPU.BDF" { { -480 -1024 -848 -464 "pALUOp\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "pALUOp\[0\] GND " "Warning (13410): Pin \"pALUOp\[0\]\" is stuck at GND" {  } { { "src/MIPS_CPU.BDF" "" { Schematic "F:/Qu_II_8.1/MIPS_CPU/src/MIPS_CPU.BDF" { { -480 -1024 -848 -464 "pALUOp\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "pNPCOp\[1\] GND " "Warning (13410): Pin \"pNPCOp\[1\]\" is stuck at GND" {  } { { "src/MIPS_CPU.BDF" "" { Schematic "F:/Qu_II_8.1/MIPS_CPU/src/MIPS_CPU.BDF" { { -464 -1024 -848 -448 "pNPCOp\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "pNPCOp\[0\] GND " "Warning (13410): Pin \"pNPCOp\[0\]\" is stuck at GND" {  } { { "src/MIPS_CPU.BDF" "" { Schematic "F:/Qu_II_8.1/MIPS_CPU/src/MIPS_CPU.BDF" { { -464 -1024 -848 -448 "pNPCOp\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "pSEL_A3\[1\] GND " "Warning (13410): Pin \"pSEL_A3\[1\]\" is stuck at GND" {  } { { "src/MIPS_CPU.BDF" "" { Schematic "F:/Qu_II_8.1/MIPS_CPU/src/MIPS_CPU.BDF" { { -448 -1024 -848 -432 "pSEL_A3\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "pWDSel\[1\] GND " "Warning (13410): Pin \"pWDSel\[1\]\" is stuck at GND" {  } { { "src/MIPS_CPU.BDF" "" { Schematic "F:/Qu_II_8.1/MIPS_CPU/src/MIPS_CPU.BDF" { { -360 -1032 -856 -344 "pWDSel\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "pWDSel\[0\] GND " "Warning (13410): Pin \"pWDSel\[0\]\" is stuck at GND" {  } { { "src/MIPS_CPU.BDF" "" { Schematic "F:/Qu_II_8.1/MIPS_CPU/src/MIPS_CPU.BDF" { { -360 -1032 -856 -344 "pWDSel\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "225 " "Info: Implemented 225 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "74 " "Info: Implemented 74 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "146 " "Info: Implemented 146 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "265 " "Info: Peak virtual memory: 265 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 17 17:37:33 2018 " "Info: Processing ended: Mon Dec 17 17:37:33 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
