{"vcs1":{"timestamp_begin":1741171046.600906624, "rt":4.97, "ut":4.68, "st":0.23}}
{"vcselab":{"timestamp_begin":1741171051.658623721, "rt":0.27, "ut":0.16, "st":0.11}}
{"link":{"timestamp_begin":1741171051.993525614, "rt":0.25, "ut":0.12, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1741171046.286528966}
{"VCS_COMP_START_TIME": 1741171046.286528966}
{"VCS_COMP_END_TIME": 1741171052.319187800}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/10ps -full64 -f ../tb/filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 351856}}
{"vcselab": {"peak_mem": 174896}}
