
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v' to AST representation.
Generating RTLIL representation for module `\a25_wishbone'.
Generating RTLIL representation for module `\a25_wishbone_buf'.
Warning: reg '\push' is assigned in a continuous assignment at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:355.8-355.107.
Warning: reg '\pop' is assigned in a continuous assignment at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:356.8-356.62.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: a25_wishbone_buf    
root of   1 design levels: a25_wishbone        
Automatically selected a25_wishbone as design top module.

2.2. Analyzing design hierarchy..
Top module:  \a25_wishbone
Used module:     \a25_wishbone_buf

2.3. Analyzing design hierarchy..
Top module:  \a25_wishbone
Used module:     \a25_wishbone_buf
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:428$81 in module a25_wishbone_buf.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:422$78 in module a25_wishbone_buf.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:372$45 in module a25_wishbone_buf.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:366$39 in module a25_wishbone_buf.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:358$35 in module a25_wishbone_buf.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:221$12 in module a25_wishbone.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 14 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:347$91'.
  Set init value: \ack_owed_r = 1'0
Found init rule in `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:345$90'.
  Set init value: \wait_rdata_valid_r = 1'0
Found init rule in `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:344$89'.
  Set init value: \busy_reading_r = 1'0
Found init rule in `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:343$88'.
  Set init value: \wbuf_rp_r = 1'0
Found init rule in `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:342$87'.
  Set init value: \wbuf_wp_r = 1'0
Found init rule in `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:341$86'.
  Set init value: \wbuf_write_r = 2'00
Found init rule in `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:331$85'.
  Set init value: \wbuf_used_r = 2'00
Found init rule in `\a25_wishbone.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:130$22'.
  Set init value: \serving_port = 3'000
Found init rule in `\a25_wishbone.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:112$21'.
  Set init value: \o_wb_stb = 1'0
Found init rule in `\a25_wishbone.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:111$20'.
  Set init value: \o_wb_cyc = 1'0
Found init rule in `\a25_wishbone.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:110$19'.
  Set init value: \o_wb_dat = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\a25_wishbone.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:109$18'.
  Set init value: \o_wb_we = 1'0
Found init rule in `\a25_wishbone.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:108$17'.
  Set init value: \o_wb_sel = 16'0000000000000000
Found init rule in `\a25_wishbone.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:107$16'.
  Set init value: \o_wb_adr = 0

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:347$91'.
Creating decoders for process `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:345$90'.
Creating decoders for process `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:344$89'.
Creating decoders for process `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:343$88'.
Creating decoders for process `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:342$87'.
Creating decoders for process `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:341$86'.
Creating decoders for process `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:331$85'.
Creating decoders for process `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:428$81'.
     1/1: $0\wait_rdata_valid_r[0:0]
Creating decoders for process `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:422$78'.
     1/1: $0\busy_reading_r[0:0]
Creating decoders for process `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:395$51'.
     1/1: $0\wbuf_rp_r[0:0]
Creating decoders for process `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:372$45'.
     1/9: $0\wbuf_write_r[1:0] [1]
     2/9: $0\wbuf_write_r[1:0] [0]
     3/9: $0\wbuf_wp_r[0:0]
     4/9: $0\wbuf_be_r1[15:0]
     5/9: $0\wbuf_be_r0[15:0]
     6/9: $0\wbuf_wdata_r1[127:0]
     7/9: $0\wbuf_wdata_r0[127:0]
     8/9: $0\wbuf_addr_r1[31:0]
     9/9: $0\wbuf_addr_r0[31:0]
Creating decoders for process `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:366$39'.
     1/1: $0\ack_owed_r[0:0]
Creating decoders for process `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:358$35'.
     1/1: $0\wbuf_used_r[1:0]
Creating decoders for process `\a25_wishbone.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:130$22'.
Creating decoders for process `\a25_wishbone.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:112$21'.
Creating decoders for process `\a25_wishbone.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:111$20'.
Creating decoders for process `\a25_wishbone.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:110$19'.
Creating decoders for process `\a25_wishbone.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:109$18'.
Creating decoders for process `\a25_wishbone.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:108$17'.
Creating decoders for process `\a25_wishbone.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:107$16'.
Creating decoders for process `\a25_wishbone.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:221$12'.
     1/7: $0\serving_port[2:0]
     2/7: $0\o_wb_stb[0:0]
     3/7: $0\o_wb_cyc[0:0]
     4/7: $0\o_wb_dat[127:0]
     5/7: $0\o_wb_we[0:0]
     6/7: $0\o_wb_sel[15:0]
     7/7: $0\o_wb_adr[31:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\a25_wishbone_buf.\wait_rdata_valid_r' using process `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:428$81'.
  created $dff cell `$procdff$244' with positive edge clock.
Creating register for signal `\a25_wishbone_buf.\busy_reading_r' using process `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:422$78'.
  created $dff cell `$procdff$245' with positive edge clock.
Creating register for signal `\a25_wishbone_buf.\wbuf_rp_r' using process `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:395$51'.
  created $dff cell `$procdff$246' with positive edge clock.
Creating register for signal `\a25_wishbone_buf.\wbuf_addr_r0' using process `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:372$45'.
  created $dff cell `$procdff$247' with positive edge clock.
Creating register for signal `\a25_wishbone_buf.\wbuf_addr_r1' using process `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:372$45'.
  created $dff cell `$procdff$248' with positive edge clock.
Creating register for signal `\a25_wishbone_buf.\wbuf_wdata_r0' using process `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:372$45'.
  created $dff cell `$procdff$249' with positive edge clock.
Creating register for signal `\a25_wishbone_buf.\wbuf_wdata_r1' using process `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:372$45'.
  created $dff cell `$procdff$250' with positive edge clock.
Creating register for signal `\a25_wishbone_buf.\wbuf_be_r0' using process `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:372$45'.
  created $dff cell `$procdff$251' with positive edge clock.
Creating register for signal `\a25_wishbone_buf.\wbuf_be_r1' using process `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:372$45'.
  created $dff cell `$procdff$252' with positive edge clock.
Creating register for signal `\a25_wishbone_buf.\wbuf_write_r' using process `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:372$45'.
  created $dff cell `$procdff$253' with positive edge clock.
Creating register for signal `\a25_wishbone_buf.\wbuf_wp_r' using process `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:372$45'.
  created $dff cell `$procdff$254' with positive edge clock.
Creating register for signal `\a25_wishbone_buf.\ack_owed_r' using process `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:366$39'.
  created $dff cell `$procdff$255' with positive edge clock.
Creating register for signal `\a25_wishbone_buf.\wbuf_used_r' using process `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:358$35'.
  created $dff cell `$procdff$256' with positive edge clock.
Creating register for signal `\a25_wishbone.\o_wb_adr' using process `\a25_wishbone.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:221$12'.
  created $dff cell `$procdff$257' with positive edge clock.
Creating register for signal `\a25_wishbone.\o_wb_sel' using process `\a25_wishbone.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:221$12'.
  created $dff cell `$procdff$258' with positive edge clock.
Creating register for signal `\a25_wishbone.\o_wb_we' using process `\a25_wishbone.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:221$12'.
  created $dff cell `$procdff$259' with positive edge clock.
Creating register for signal `\a25_wishbone.\o_wb_dat' using process `\a25_wishbone.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:221$12'.
  created $dff cell `$procdff$260' with positive edge clock.
Creating register for signal `\a25_wishbone.\o_wb_cyc' using process `\a25_wishbone.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:221$12'.
  created $dff cell `$procdff$261' with positive edge clock.
Creating register for signal `\a25_wishbone.\o_wb_stb' using process `\a25_wishbone.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:221$12'.
  created $dff cell `$procdff$262' with positive edge clock.
Creating register for signal `\a25_wishbone.\serving_port' using process `\a25_wishbone.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:221$12'.
  created $dff cell `$procdff$263' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:347$91'.
Removing empty process `a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:345$90'.
Removing empty process `a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:344$89'.
Removing empty process `a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:343$88'.
Removing empty process `a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:342$87'.
Removing empty process `a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:341$86'.
Removing empty process `a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:331$85'.
Found and cleaned up 2 empty switches in `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:428$81'.
Removing empty process `a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:428$81'.
Found and cleaned up 2 empty switches in `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:422$78'.
Removing empty process `a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:422$78'.
Found and cleaned up 1 empty switch in `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:395$51'.
Removing empty process `a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:395$51'.
Found and cleaned up 3 empty switches in `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:372$45'.
Removing empty process `a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:372$45'.
Found and cleaned up 2 empty switches in `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:366$39'.
Removing empty process `a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:366$39'.
Found and cleaned up 3 empty switches in `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:358$35'.
Removing empty process `a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:358$35'.
Removing empty process `a25_wishbone.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:130$22'.
Removing empty process `a25_wishbone.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:112$21'.
Removing empty process `a25_wishbone.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:111$20'.
Removing empty process `a25_wishbone.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:110$19'.
Removing empty process `a25_wishbone.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:109$18'.
Removing empty process `a25_wishbone.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:108$17'.
Removing empty process `a25_wishbone.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:107$16'.
Found and cleaned up 4 empty switches in `\a25_wishbone.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:221$12'.
Removing empty process `a25_wishbone.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:221$12'.
Cleaned up 17 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module a25_wishbone_buf.
<suppressed ~26 debug messages>
Optimizing module a25_wishbone.

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module a25_wishbone_buf.
Optimizing module a25_wishbone.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\a25_wishbone_buf'.
<suppressed ~33 debug messages>
Finding identical cells in module `\a25_wishbone'.
<suppressed ~6 debug messages>
Removed a total of 13 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \a25_wishbone_buf..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$142.
    dead port 2/2 on $mux $procmux$130.
    dead port 2/2 on $mux $procmux$118.
    dead port 2/2 on $mux $procmux$104.
Running muxtree optimizer on module \a25_wishbone..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 4 multiplexer ports.
<suppressed ~26 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \a25_wishbone_buf.
  Optimizing cells in module \a25_wishbone.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\a25_wishbone_buf'.
<suppressed ~6 debug messages>
Finding identical cells in module `\a25_wishbone'.
<suppressed ~9 debug messages>
Removed a total of 5 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$246 ($dff) from module a25_wishbone_buf (D = $logic_not$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:397$52_Y, Q = \wbuf_rp_r).
Adding EN signal on $procdff$247 ($dff) from module a25_wishbone_buf (D = \i_addr, Q = \wbuf_addr_r0).
Adding EN signal on $procdff$256 ($dff) from module a25_wishbone_buf (D = $procmux$162_Y, Q = \wbuf_used_r).
Adding EN signal on $procdff$248 ($dff) from module a25_wishbone_buf (D = \i_addr, Q = \wbuf_addr_r1).
Adding EN signal on $procdff$249 ($dff) from module a25_wishbone_buf (D = \i_wdata, Q = \wbuf_wdata_r0).
Adding EN signal on $procdff$250 ($dff) from module a25_wishbone_buf (D = \i_wdata, Q = \wbuf_wdata_r1).
Adding EN signal on $procdff$251 ($dff) from module a25_wishbone_buf (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:379$47_Y, Q = \wbuf_be_r0).
Adding EN signal on $procdff$252 ($dff) from module a25_wishbone_buf (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:388$49_Y, Q = \wbuf_be_r1).
Adding EN signal on $procdff$253 ($dff) from module a25_wishbone_buf (D = \i_write, Q = \wbuf_write_r [0]).
Adding EN signal on $procdff$253 ($dff) from module a25_wishbone_buf (D = \i_write, Q = \wbuf_write_r [1]).
Adding EN signal on $procdff$254 ($dff) from module a25_wishbone_buf (D = $logic_not$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v:392$50_Y, Q = \wbuf_wp_r).
Adding SRST signal on $procdff$255 ($dff) from module a25_wishbone_buf (D = $procmux$154_Y, Q = \ack_owed_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$305 ($sdff) from module a25_wishbone_buf (D = 1'0, Q = \ack_owed_r).
Adding SRST signal on $procdff$245 ($dff) from module a25_wishbone_buf (D = $procmux$97_Y, Q = \busy_reading_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$307 ($sdff) from module a25_wishbone_buf (D = 1'0, Q = \busy_reading_r).
Adding SRST signal on $procdff$244 ($dff) from module a25_wishbone_buf (D = $procmux$92_Y, Q = \wait_rdata_valid_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$309 ($sdff) from module a25_wishbone_buf (D = 1'0, Q = \wait_rdata_valid_r).
Adding EN signal on $procdff$263 ($dff) from module a25_wishbone (D = $procmux$174_Y, Q = \serving_port).
Adding SRST signal on $auto$ff.cc:262:slice$311 ($dffe) from module a25_wishbone (D = $procmux$171_Y [1:0], Q = \serving_port [1:0], rval = 2'01).
Adding SRST signal on $auto$ff.cc:262:slice$311 ($dffe) from module a25_wishbone (D = $procmux$168_Y [2], Q = \serving_port [2], rval = 1'0).
Adding EN signal on $procdff$262 ($dff) from module a25_wishbone (D = $procmux$185_Y, Q = \o_wb_stb).
Adding EN signal on $procdff$261 ($dff) from module a25_wishbone (D = $procmux$196_Y, Q = \o_wb_cyc).
Adding EN signal on $procdff$260 ($dff) from module a25_wishbone (D = $procmux$207_Y, Q = \o_wb_dat).
Adding EN signal on $procdff$259 ($dff) from module a25_wishbone (D = $procmux$218_Y, Q = \o_wb_we).
Adding EN signal on $procdff$257 ($dff) from module a25_wishbone (D = $procmux$240_Y, Q = \o_wb_adr).
Adding EN signal on $procdff$258 ($dff) from module a25_wishbone (D = $procmux$229_Y, Q = \o_wb_sel).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \a25_wishbone_buf..
Finding unused cells or wires in module \a25_wishbone..
Removed 35 unused cells and 165 unused wires.
<suppressed ~37 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module a25_wishbone.
<suppressed ~1 debug messages>
Optimizing module a25_wishbone_buf.
<suppressed ~1 debug messages>

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \a25_wishbone..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_wishbone_buf..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~14 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \a25_wishbone.
  Optimizing cells in module \a25_wishbone_buf.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\a25_wishbone'.
<suppressed ~3 debug messages>
Finding identical cells in module `\a25_wishbone_buf'.
<suppressed ~27 debug messages>
Removed a total of 10 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:262:slice$316 ($dffe) from module a25_wishbone (D = $procmux$179_Y, Q = \o_wb_stb, rval = 1'1).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \a25_wishbone..
Finding unused cells or wires in module \a25_wishbone_buf..
Removed 2 unused cells and 11 unused wires.
<suppressed ~4 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module a25_wishbone.
Optimizing module a25_wishbone_buf.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \a25_wishbone..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_wishbone_buf..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~14 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \a25_wishbone.
  Optimizing cells in module \a25_wishbone_buf.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\a25_wishbone'.
<suppressed ~3 debug messages>
Finding identical cells in module `\a25_wishbone_buf'.
Removed a total of 1 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \a25_wishbone..
Finding unused cells or wires in module \a25_wishbone_buf..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module a25_wishbone.
Optimizing module a25_wishbone_buf.

4.23. Rerunning OPT passes. (Maybe there is more to do..)

4.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \a25_wishbone..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_wishbone_buf..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~14 debug messages>

4.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \a25_wishbone.
  Optimizing cells in module \a25_wishbone_buf.
Performed a total of 0 changes.

4.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\a25_wishbone'.
Finding identical cells in module `\a25_wishbone_buf'.
Removed a total of 0 cells.

4.27. Executing OPT_DFF pass (perform DFF optimizations).

4.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \a25_wishbone..
Finding unused cells or wires in module \a25_wishbone_buf..

4.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module a25_wishbone.
Optimizing module a25_wishbone_buf.

4.30. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== a25_wishbone ===

   Number of wires:                 70
   Number of wire bits:           2322
   Number of public wires:          45
   Number of public wire bits:    1774
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 40
     $and                            4
     $dffe                         177
     $logic_and                      5
     $logic_not                      3
     $logic_or                       1
     $mux                          538
     $not                            1
     $reduce_and                     2
     $reduce_bool                    3
     $reduce_or                      2
     $sdffce                         4

=== a25_wishbone_buf ===

   Number of wires:                 71
   Number of wire bits:           1211
   Number of public wires:          32
   Number of public wire bits:     980
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 62
     $add                            2
     $dffe                         358
     $eq                             2
     $logic_and                     14
     $logic_not                     10
     $logic_or                       3
     $mux                          375
     $not                            2
     $reduce_and                     6
     $reduce_bool                    4
     $sdffe                          3
     $sub                            2

=== design hierarchy ===

   a25_wishbone                      1
     a25_wishbone_buf                0

   Number of wires:                 70
   Number of wire bits:           2322
   Number of public wires:          45
   Number of public wire bits:    1774
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 40
     $and                            4
     $dffe                         177
     $logic_and                      5
     $logic_not                      3
     $logic_or                       1
     $mux                          538
     $not                            1
     $reduce_and                     2
     $reduce_bool                    3
     $reduce_or                      2
     $sdffce                         4

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: 8ffefacb96, CPU: user 0.18s system 0.01s, MEM: 14.36 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 25% 4x opt_clean (0 sec), 23% 6x opt_expr (0 sec), ...
