
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001621                       # Number of seconds simulated
sim_ticks                                  1621246000                       # Number of ticks simulated
final_tick                                 1621246000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 138161                       # Simulator instruction rate (inst/s)
host_op_rate                                   138525                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6580128                       # Simulator tick rate (ticks/s)
host_mem_usage                                 686116                       # Number of bytes of host memory used
host_seconds                                   246.39                       # Real time elapsed on the host
sim_insts                                    34040923                       # Number of instructions simulated
sim_ops                                      34130594                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          32192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data         295680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           1920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data          16768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data          16896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data          16768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.data          16960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.data          16768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.data          17024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.data          16960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             448448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        32192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu4.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu6.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu7.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         34624                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu0.inst             503                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data            4620                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              30                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data             262                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data             264                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data             262                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.data             265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.data             262                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.data             266                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.data             265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7007                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          19856333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         182378245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst           1184274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          10342662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst             78952                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          10421614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst             39476                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          10342662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.inst             78952                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.data          10461090                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.data          10342662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.inst             39476                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.data          10500566                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.inst             78952                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.data          10461090                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             276607005                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     19856333                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst      1184274                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst        78952                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst        39476                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu4.inst        78952                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu6.inst        39476                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu7.inst        78952                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         21356414                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         19856333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        182378245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst          1184274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         10342662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst            78952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         10421614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst            39476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data         10342662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.inst            78952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.data         10461090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.data         10342662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.inst            39476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.data         10500566                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.inst            78952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.data         10461090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            276607005                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        7007                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7007                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 448448                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  448448                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            6                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               445                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1621206000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7007                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3922                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2759                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     226                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1942                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    230.426365                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   127.734238                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   321.772057                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          930     47.89%     47.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          678     34.91%     82.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           26      1.34%     84.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           13      0.67%     84.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           14      0.72%     85.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           14      0.72%     86.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            8      0.41%     86.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            8      0.41%     87.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          251     12.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1942                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     59975250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               191356500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   35035000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      8559.33                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27309.33                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       276.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    276.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.58                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     5060                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     231369.49                       # Average gap between requests
system.mem_ctrls.pageHitRate                    72.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  8043840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  4389000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                29382600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy            105780480                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            800297955                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            269864250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             1217758125                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            751.795361                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    443401000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      54080000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1122656500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                  6630120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  3617625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                25030200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy            105780480                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            803529000                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            267030000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             1211617425                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            748.004337                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    438562750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      54080000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1127171000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                 312890                       # Number of BP lookups
system.cpu0.branchPred.condPredicted           310618                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             3261                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups              310662                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                 307445                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            98.964469                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    821                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                12                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                2402                       # Number of system calls
system.cpu0.numCycles                         3242493                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles            595008                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                       4445831                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                     312890                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches            308266                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                      2601747                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   6673                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                   580603                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  944                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples           3200096                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.392220                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.620106                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                 2354321     73.57%     73.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                   70433      2.20%     75.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                   87570      2.74%     78.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                   72288      2.26%     80.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   90802      2.84%     83.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   69757      2.18%     85.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   83401      2.61%     88.39% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  191790      5.99%     94.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  179734      5.62%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total             3200096                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.096497                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.371115                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                  205932                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles              2428932                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                   120828                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles               441377                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                  3027                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 954                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  324                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts               4366826                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 1137                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                  3027                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                  338177                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                 784512                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles         12055                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                   411616                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles              1650709                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts               4352203                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                    3                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents               1138530                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                322564                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                255451                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands            5635431                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups             21415018                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups         7203722                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps              5586079                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   49352                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               150                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           152                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                  2400691                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads             1069273                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores              77309                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads             4655                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             557                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                   4338673                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                290                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                  7331210                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued             5385                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          29061                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        89598                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            88                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples      3200096                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        2.290934                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.698208                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0             820682     25.65%     25.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1             440900     13.78%     39.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2             306604      9.58%     49.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3             250538      7.83%     56.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1381372     43.17%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total        3200096                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  2778    100.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu              2363696     32.24%     32.24% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult              819621     11.18%     43.42% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     43.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     43.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     43.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     43.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     43.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     43.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     43.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     43.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     43.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     43.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     43.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     43.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     43.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     43.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     43.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     43.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     43.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     43.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     43.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     43.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     43.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     43.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     43.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     43.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     43.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     43.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     43.42% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             4071570     55.54%     98.96% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite              76320      1.04%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total               7331210                       # Type of FU issued
system.cpu0.iq.rate                          2.260979                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                       2778                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.000379                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads          17870623                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes          4368064                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses      4318434                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 56                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses               7333960                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     28                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads             125                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         9053                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           71                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         1576                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads          121                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked      3011495                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                  3027                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                 318813                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                50932                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts            4338970                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts             3407                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts              1069273                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts               77309                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               139                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                 17490                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                13847                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            71                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect          2444                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          573                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                3017                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts              7327360                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts              4069967                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             3850                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            7                       # number of nop insts executed
system.cpu0.iew.exec_refs                     4146150                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                  301695                       # Number of branches executed
system.cpu0.iew.exec_stores                     76183                       # Number of stores executed
system.cpu0.iew.exec_rate                    2.259792                       # Inst execution rate
system.cpu0.iew.wb_sent                       4318710                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                      4318462                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                  3317991                       # num instructions producing a value
system.cpu0.iew.wb_consumers                  4689450                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      1.331834                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.707544                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts          29103                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            202                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts             2952                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples      3194924                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.348984                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.260362                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0      1792033     56.09%     56.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1       534243     16.72%     72.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       296183      9.27%     82.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       198842      6.22%     88.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4        22865      0.72%     89.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5        71953      2.25%     91.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        22169      0.69%     91.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        50560      1.58%     93.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       206076      6.45%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total      3194924                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts             4303858                       # Number of instructions committed
system.cpu0.commit.committedOps               4309902                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                       1135953                       # Number of memory references committed
system.cpu0.commit.loads                      1060220                       # Number of loads committed
system.cpu0.commit.membars                        114                       # Number of memory barriers committed
system.cpu0.commit.branches                    300799                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                  4009651                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 313                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu         2354714     54.63%     54.63% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult         819232     19.01%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        1060220     24.60%     98.24% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite         75733      1.76%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total          4309902                       # Class of committed instruction
system.cpu0.commit.bw_lim_events               206076                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                     7327436                       # The number of ROB reads
system.cpu0.rob.rob_writes                    8683190                       # The number of ROB writes
system.cpu0.timesIdled                            422                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          42397                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                    4303858                       # Number of Instructions Simulated
system.cpu0.committedOps                      4309902                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.753392                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.753392                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              1.327330                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        1.327330                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                10794859                       # number of integer regfile reads
system.cpu0.int_regfile_writes                3903133                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                     1142                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                 25166034                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                 1692027                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                1153623                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   112                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements           270616                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          998.050243                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             552169                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           271640                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             2.032723                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle         71904250                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   998.050243                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.974658                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.974658                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          239                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          785                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          2546990                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         2546990                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data       547704                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         547704                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data         4348                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          4348                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            5                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            5                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           49                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           49                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           52                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           52                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data       552052                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          552052                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data       552057                       # number of overall hits
system.cpu0.dcache.overall_hits::total         552057                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data       514232                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       514232                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        71271                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        71271                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            5                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data       585503                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        585503                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data       585503                       # number of overall misses
system.cpu0.dcache.overall_misses::total       585503                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data   9183476204                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   9183476204                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data   4819644349                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   4819644349                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       193000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       193000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data         8000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total         8000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data  14003120553                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  14003120553                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data  14003120553                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  14003120553                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data      1061936                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1061936                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data        75619                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        75619                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data      1137555                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1137555                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data      1137560                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1137560                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.484240                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.484240                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.942501                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.942501                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.092593                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.092593                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.037037                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.037037                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.514703                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.514703                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.514701                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.514701                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 17858.624520                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 17858.624520                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 67624.199871                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 67624.199871                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        38600                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        38600                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data         4000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 23916.394200                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 23916.394200                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 23916.394200                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 23916.394200                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      1988511                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           244088                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     8.146697                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        46454                       # number of writebacks
system.cpu0.dcache.writebacks::total            46454                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data       248904                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       248904                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data        64945                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        64945                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data       313849                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       313849                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data       313849                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       313849                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data       265328                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       265328                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data         6326                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         6326                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            5                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            2                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data       271654                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       271654                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data       271654                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       271654                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data   5063157471                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5063157471                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    385437874                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    385437874                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       184500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       184500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data   5448595345                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5448595345                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data   5448595345                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5448595345                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.249853                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.249853                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.083656                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.083656                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.092593                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.092593                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.238805                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.238805                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.238804                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.238804                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 19082.635346                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19082.635346                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 60929.161239                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 60929.161239                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        36900                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        36900                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data         2500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 20057.114362                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20057.114362                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 20057.114362                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20057.114362                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              236                       # number of replacements
system.cpu0.icache.tags.tagsinuse          348.070728                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             579804                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              615                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           942.770732                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   348.070728                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.679826                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.679826                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          379                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          318                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.740234                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          1161821                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         1161821                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst       579804                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         579804                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst       579804                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          579804                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst       579804                       # number of overall hits
system.cpu0.icache.overall_hits::total         579804                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          799                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          799                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          799                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           799                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          799                       # number of overall misses
system.cpu0.icache.overall_misses::total          799                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     53603969                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     53603969                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     53603969                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     53603969                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     53603969                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     53603969                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst       580603                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       580603                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst       580603                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       580603                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst       580603                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       580603                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.001376                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001376                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.001376                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001376                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.001376                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001376                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 67088.822278                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 67088.822278                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 67088.822278                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 67088.822278                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 67088.822278                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 67088.822278                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          514                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs   171.333333                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          182                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          182                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          182                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          182                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          182                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          182                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          617                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          617                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          617                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          617                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          617                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          617                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     42416773                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     42416773                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     42416773                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     42416773                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     42416773                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     42416773                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.001063                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.001063                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.001063                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.001063                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.001063                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.001063                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 68746.795786                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 68746.795786                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 68746.795786                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 68746.795786                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 68746.795786                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 68746.795786                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                 367860                       # Number of BP lookups
system.cpu1.branchPred.condPredicted           364064                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect             2562                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups              321241                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                 320433                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.748475                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                   2021                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                         2842487                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles            551659                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                       4461687                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                     367860                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches            322454                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                      2284018                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                   5927                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                   549156                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                  403                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples           2838647                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.578459                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            2.776900                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                 2010709     70.83%     70.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                   72783      2.56%     73.40% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                   70712      2.49%     75.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                   73788      2.60%     78.49% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   74742      2.63%     81.12% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   71113      2.51%     83.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   69245      2.44%     86.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  189326      6.67%     92.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  206229      7.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total             2838647                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.129415                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.569642                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                  186307                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles              2095063                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                    90046                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles               464296                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                  2935                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                1703                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts               4377363                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  102                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                  2935                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                  323977                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                 665207                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles         15216                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                   398666                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles              1432646                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts               4359733                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                    9                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents               1161610                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                338088                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.RenamedOperands            5970835                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups             21478504                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups         7136694                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps              5889338                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                   81486                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts               421                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts           421                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                  2475559                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads             1114565                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores              13762                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads             7733                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            4771                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                   4348089                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                823                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                  7362972                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued             7058                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined          41160                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined       145845                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved            21                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples      2838647                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        2.593831                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.589722                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0             470927     16.59%     16.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1             422995     14.90%     31.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2             303021     10.67%     42.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             232881      8.20%     50.37% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1408823     49.63%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total        2838647                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  2735    100.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu              2413781     32.78%     32.78% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              786436     10.68%     43.46% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     43.46% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     43.46% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     43.46% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     43.46% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     43.46% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     43.46% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     43.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     43.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     43.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     43.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     43.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     43.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     43.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     43.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     43.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     43.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     43.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     43.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     43.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     43.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     43.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     43.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     43.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     43.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     43.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     43.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     43.46% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             4149279     56.35%     99.82% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite              13476      0.18%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total               7362972                       # Type of FU issued
system.cpu1.iq.rate                          2.590327                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                       2735                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.000371                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads          17574380                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes          4390086                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses      4318120                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses               7365707                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads              23                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads         9823                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          415                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads          406                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked      3044808                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                  2935                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                 217269                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                43579                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts            4348915                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts             2258                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts              1114565                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts               13762                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts               407                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                 13667                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                13581                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents            14                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect          2466                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect           76                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                2542                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts              7360452                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts              4147693                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts             2516                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                     4161135                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                  348643                       # Number of branches executed
system.cpu1.iew.exec_stores                     13442                       # Number of stores executed
system.cpu1.iew.exec_rate                    2.589441                       # Inst execution rate
system.cpu1.iew.wb_sent                       4318542                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                      4318120                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                  3340519                       # num instructions producing a value
system.cpu1.iew.wb_consumers                  4740176                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      1.519134                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.704725                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts          41116                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls            802                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts             2534                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples      2832165                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.521010                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.379794                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      1431931     50.56%     50.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1       567469     20.04%     70.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       271150      9.57%     80.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       184324      6.51%     86.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4        22078      0.78%     87.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        76585      2.70%     90.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6         4784      0.17%     90.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        45682      1.61%     91.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       228162      8.06%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total      2832165                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts             4294243                       # Number of instructions committed
system.cpu1.commit.committedOps               4307752                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                       1118089                       # Number of memory references committed
system.cpu1.commit.loads                      1104742                       # Number of loads committed
system.cpu1.commit.membars                        402                       # Number of memory barriers committed
system.cpu1.commit.branches                    347328                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                  3962402                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                1190                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         2403228     55.79%     55.79% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         786435     18.26%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        1104742     25.65%     99.69% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite         13347      0.31%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total          4307752                       # Class of committed instruction
system.cpu1.commit.bw_lim_events               228162                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                     6947775                       # The number of ROB reads
system.cpu1.rob.rob_writes                    8704284                       # The number of ROB writes
system.cpu1.timesIdled                             37                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           3840                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                      400005                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                    4294243                       # Number of Instructions Simulated
system.cpu1.committedOps                      4307752                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.661930                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.661930                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.510734                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.510734                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                10754367                       # number of integer regfile reads
system.cpu1.int_regfile_writes                3836562                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                 25398720                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                 2070017                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                1140840                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    36                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements           266006                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          871.501785                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             600994                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           267028                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             2.250678                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        283888500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   871.501785                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.851076                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.851076                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          638                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          381                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          2506342                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         2506342                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data       591764                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         591764                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data         9223                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          9223                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            2                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data            2                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu1.dcache.demand_hits::cpu1.data       600987                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          600987                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data       600989                       # number of overall hits
system.cpu1.dcache.overall_hits::total         600989                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data       514533                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       514533                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data         4113                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         4113                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            3                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            7                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            4                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data       518646                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        518646                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data       518649                       # number of overall misses
system.cpu1.dcache.overall_misses::total       518649                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data   8994948923                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8994948923                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data    151423844                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    151423844                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        46497                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        46497                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data        25000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        25000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data        35500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        35500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data   9146372767                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   9146372767                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data   9146372767                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   9146372767                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      1106297                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1106297                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data        13336                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        13336                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      1119633                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1119633                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      1119638                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1119638                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.465095                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.465095                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.308413                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.308413                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.777778                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.777778                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.463229                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.463229                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.463229                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.463229                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 17481.772642                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 17481.772642                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 36815.911500                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 36815.911500                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data  6642.428571                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  6642.428571                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data         6250                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         6250                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 17635.097479                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 17635.097479                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 17634.995473                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 17634.995473                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2004748                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          136                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           253018                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     7.923341                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets           68                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        21630                       # number of writebacks
system.cpu1.dcache.writebacks::total            21630                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data       249556                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       249556                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data         2059                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2059                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data       251615                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       251615                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data       251615                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       251615                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data       264977                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       264977                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data         2054                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         2054                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            2                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            7                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            4                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data       267031                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       267031                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data       267033                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       267033                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   4959895600                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4959895600                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data     77181134                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     77181134                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data        14000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total        14000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        35003                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        35003                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data        20500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        20500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data        34000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        34000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   5037076734                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5037076734                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   5037090734                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5037090734                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.239517                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.239517                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.154019                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.154019                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.777778                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.777778                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.238499                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.238499                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.238499                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.238499                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 18718.211769                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 18718.211769                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 37576.014606                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 37576.014606                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data         7000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total         7000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data  5000.428571                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5000.428571                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         5125                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         5125                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 18863.265816                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18863.265816                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 18863.176963                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 18863.176963                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse           42.174455                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             549076                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               54                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         10168.074074                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    42.174455                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.082372                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.082372                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1098366                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1098366                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst       549076                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         549076                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst       549076                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          549076                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst       549076                       # number of overall hits
system.cpu1.icache.overall_hits::total         549076                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           80                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           80                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           80                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            80                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           80                       # number of overall misses
system.cpu1.icache.overall_misses::total           80                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      6699487                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6699487                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      6699487                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6699487                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      6699487                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6699487                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst       549156                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       549156                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst       549156                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       549156                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst       549156                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       549156                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000146                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000146                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000146                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000146                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000146                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000146                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 83743.587500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 83743.587500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 83743.587500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 83743.587500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 83743.587500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 83743.587500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           26                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           26                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           26                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           26                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           26                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           26                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           54                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           54                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           54                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      3847761                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3847761                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      3847761                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3847761                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      3847761                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3847761                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000098                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000098                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000098                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000098                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000098                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000098                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 71254.833333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 71254.833333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 71254.833333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 71254.833333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 71254.833333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 71254.833333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                 367770                       # Number of BP lookups
system.cpu2.branchPred.condPredicted           363971                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect             2565                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups              321174                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                 320393                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.756830                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                   2020                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                         2841887                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles            551540                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                       4461454                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                     367770                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches            322413                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                      2284318                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                   5931                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu2.fetch.CacheLines                   549213                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                  428                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples           2838830                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.578274                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            2.776420                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                 2010640     70.83%     70.83% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                   72699      2.56%     73.39% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                   70970      2.50%     75.89% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                   74242      2.62%     78.50% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                   74347      2.62%     81.12% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   71221      2.51%     83.63% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   69791      2.46%     86.09% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                  188512      6.64%     92.73% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                  206408      7.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total             2838830                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.129410                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.569891                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                  186388                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles              2095143                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                    89547                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles               464815                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                  2937                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved                1706                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts               4377608                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                  110                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                  2937                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                  324097                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                 665362                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles         15329                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                   398887                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles              1432218                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts               4359967                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents                   12                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents               1162955                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                337024                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.RenamedOperands            5971086                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups             21479732                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups         7137355                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps              5888649                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                   82426                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts               422                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts           422                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                  2476454                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads             1114578                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores              13749                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads             7723                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores            4762                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                   4347948                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                823                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                  7367254                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued             7177                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined          41422                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined       146772                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved            21                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples      2838830                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        2.595173                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.589092                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0             470459     16.57%     16.57% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1             421497     14.85%     31.42% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2             304320     10.72%     42.14% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             233099      8.21%     50.35% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1409455     49.65%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total        2838830                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                  2821    100.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu              2413527     32.76%     32.76% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult              786436     10.67%     43.43% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     43.43% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     43.43% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     43.43% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     43.43% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     43.43% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     43.43% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     43.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     43.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     43.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     43.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     43.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     43.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     43.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     43.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     43.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     43.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     43.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     43.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     43.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     43.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     43.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     43.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     43.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     43.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     43.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     43.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     43.43% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             4153826     56.38%     99.82% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite              13465      0.18%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total               7367254                       # Type of FU issued
system.cpu2.iq.rate                          2.592381                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                       2821                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.000383                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads          17583332                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes          4390207                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses      4317716                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses               7370075                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads              20                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads         9897                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores          418                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads          408                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked      3049442                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                  2937                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                 218611                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                43577                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts            4348774                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts             2287                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts              1114578                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts               13749                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts               407                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                 13733                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                13403                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents            14                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect          2466                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect           78                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                2544                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts              7364647                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts              4152234                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts             2603                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            3                       # number of nop insts executed
system.cpu2.iew.exec_refs                     4165662                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                  348559                       # Number of branches executed
system.cpu2.iew.exec_stores                     13428                       # Number of stores executed
system.cpu2.iew.exec_rate                    2.591464                       # Inst execution rate
system.cpu2.iew.wb_sent                       4318135                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                      4317716                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                  3340429                       # num instructions producing a value
system.cpu2.iew.wb_consumers                  4739296                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      1.519313                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.704837                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts          41390                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls            802                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts             2537                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples      2832311                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.520790                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     2.379074                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0      1431326     50.54%     50.54% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1       568219     20.06%     70.60% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       271171      9.57%     80.17% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       184603      6.52%     86.69% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4        22302      0.79%     87.48% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        76166      2.69%     90.17% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6         4675      0.17%     90.33% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        45901      1.62%     91.95% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       227948      8.05%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total      2832311                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts             4293869                       # Number of instructions committed
system.cpu2.commit.committedOps               4307349                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                       1118012                       # Number of memory references committed
system.cpu2.commit.loads                      1104681                       # Number of loads committed
system.cpu2.commit.membars                        401                       # Number of memory barriers committed
system.cpu2.commit.branches                    347237                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                  3962085                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                1187                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         2402902     55.79%     55.79% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult         786435     18.26%     74.04% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     74.04% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     74.04% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     74.04% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     74.04% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     74.04% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     74.04% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     74.04% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     74.04% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     74.04% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     74.04% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     74.04% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     74.04% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     74.04% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     74.04% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     74.04% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     74.04% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     74.04% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     74.04% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     74.04% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     74.04% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     74.04% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     74.04% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     74.04% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     74.04% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     74.04% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.04% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.04% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        1104681     25.65%     99.69% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite         13331      0.31%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total          4307349                       # Class of committed instruction
system.cpu2.commit.bw_lim_events               227948                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                     6948019                       # The number of ROB reads
system.cpu2.rob.rob_writes                    8704063                       # The number of ROB writes
system.cpu2.timesIdled                             30                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           3057                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                      400605                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                    4293869                       # Number of Instructions Simulated
system.cpu2.committedOps                      4307349                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.661848                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.661848                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              1.510922                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        1.510922                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                10759912                       # number of integer regfile reads
system.cpu2.int_regfile_writes                3836352                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                 25411125                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                 2069534                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                1140776                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                    45                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements           266001                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          871.519010                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             600657                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           267024                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             2.249449                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        283713500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   871.519010                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.851093                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.851093                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024         1023                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          639                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          380                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.999023                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          2506100                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         2506100                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data       591448                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         591448                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data         9200                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total          9200                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data            2                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data            1                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu2.dcache.demand_hits::cpu2.data       600648                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          600648                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data       600650                       # number of overall hits
system.cpu2.dcache.overall_hits::total         600650                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data       514746                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       514746                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data         4118                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         4118                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data            3                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data           10                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total           10                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data       518864                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        518864                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data       518867                       # number of overall misses
system.cpu2.dcache.overall_misses::total       518867                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data   8997916596                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   8997916596                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data    152503632                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    152503632                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data        69497                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        69497                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data        14500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        14500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data   9150420228                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   9150420228                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data   9150420228                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   9150420228                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      1106194                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1106194                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data        13318                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        13318                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      1119512                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1119512                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      1119517                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1119517                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.465331                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.465331                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.309206                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.309206                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.909091                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.909091                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.463473                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.463473                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.463474                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.463474                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 17480.304065                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 17480.304065                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 37033.422050                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 37033.422050                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data  6949.700000                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  6949.700000                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data  4833.333333                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  4833.333333                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 17635.488737                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 17635.488737                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 17635.386772                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 17635.386772                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      2003169                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          326                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           253116                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs     7.914035                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          163                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        21632                       # number of writebacks
system.cpu2.dcache.writebacks::total            21632                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data       249774                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       249774                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data         2063                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         2063                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data       251837                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       251837                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data       251837                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       251837                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data       264972                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       264972                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data         2055                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         2055                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::cpu2.data            2                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data           10                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data       267027                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       267027                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data       267029                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       267029                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data   4958809239                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4958809239                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data     77433892                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     77433892                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::cpu2.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data        52503                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        52503                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data        10000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total        10000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data   5036243131                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   5036243131                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data   5036248131                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   5036248131                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.239535                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.239535                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.154302                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.154302                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::cpu2.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.909091                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.909091                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.238521                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.238521                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.238522                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.238522                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 18714.465072                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 18714.465072                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 37680.726034                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 37680.726034                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data         2500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data  5250.300000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5250.300000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data  3333.333333                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  3333.333333                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 18860.426590                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 18860.426590                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 18860.304053                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 18860.304053                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse           42.240078                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             549134                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          9984.254545                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst    42.240078                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.082500                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.082500                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          1098481                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         1098481                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst       549134                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         549134                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst       549134                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          549134                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst       549134                       # number of overall hits
system.cpu2.icache.overall_hits::total         549134                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst           79                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           79                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst           79                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            79                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst           79                       # number of overall misses
system.cpu2.icache.overall_misses::total           79                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst      5914913                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      5914913                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst      5914913                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      5914913                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst      5914913                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      5914913                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst       549213                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       549213                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst       549213                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       549213                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst       549213                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       549213                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.000144                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000144                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.000144                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000144                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.000144                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000144                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 74872.316456                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 74872.316456                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 74872.316456                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 74872.316456                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 74872.316456                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 74872.316456                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst           24                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           24                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst           24                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           24                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst           24                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           24                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst           55                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst           55                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst           55                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst      3284055                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3284055                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst      3284055                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3284055                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst      3284055                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3284055                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.000100                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000100                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.000100                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000100                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.000100                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000100                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 59710.090909                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 59710.090909                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 59710.090909                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 59710.090909                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 59710.090909                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 59710.090909                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                 277914                       # Number of BP lookups
system.cpu3.branchPred.condPredicted           277418                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect             2182                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups              277645                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                 274163                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            98.745881                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                    199                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                         2841159                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles            544000                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                       4095720                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                     277914                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches            274362                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                      2292633                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                   4441                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu3.fetch.CacheLines                   542239                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                  419                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples           2838860                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             1.444132                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            2.664107                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                 2066262     72.78%     72.78% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                   69899      2.46%     75.25% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                   68330      2.41%     77.65% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                   71837      2.53%     80.18% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                   72297      2.55%     82.73% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   69037      2.43%     85.16% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   67583      2.38%     87.54% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                  191172      6.73%     94.28% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                  162443      5.72%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total             2838860                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.097817                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       1.441567                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                  169858                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles              2159667                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                    69921                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles               437223                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                  2191                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved                 228                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                   30                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts               4022378                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                  114                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                  2191                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                  299458                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                 781902                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          2125                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                   359236                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles              1393948                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts               4009985                       # Number of instructions processed by rename
system.cpu3.rename.ROBFullEvents                    9                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.IQFullEvents               1139260                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                322020                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.RenamedOperands            5343358                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups             19781555                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups         6665671                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps              5310455                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                   32898                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                49                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            51                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                  2366543                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads             1067174                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores               7164                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads             4446                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores             374                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                   4001798                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                 80                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                  6996724                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued             5291                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined          17602                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined        62635                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved            11                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples      2838860                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        2.464625                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.637505                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0             564573     19.89%     19.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1             431591     15.20%     35.09% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2             290654     10.24%     45.33% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             224343      7.90%     53.23% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1327699     46.77%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total        2838860                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                  2967    100.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu              2135675     30.52%     30.52% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult              786436     11.24%     41.76% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     41.76% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     41.76% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     41.76% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     41.76% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     41.76% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     41.76% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     41.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     41.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     41.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     41.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     41.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     41.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     41.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     41.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     41.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     41.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     41.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     41.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     41.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     41.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     41.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     41.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     41.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     41.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     41.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     41.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     41.76% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             4067693     58.14%     99.90% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite               6920      0.10%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total               6996724                       # Type of FU issued
system.cpu3.iq.rate                          2.462630                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                       2967                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.000424                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads          16840562                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes          4019495                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses      3988682                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses               6999691                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads              20                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads         6832                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores          366                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads           38                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked      3009268                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                  2191                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                 314263                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                50678                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts            4001881                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts             2293                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts              1067174                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts                7164                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts                37                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                 17312                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                13696                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents            15                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect          2094                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect           61                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                2155                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts              6994586                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts              4066481                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts             2134                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            3                       # number of nop insts executed
system.cpu3.iew.exec_refs                     4073369                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                  270361                       # Number of branches executed
system.cpu3.iew.exec_stores                      6888                       # Number of stores executed
system.cpu3.iew.exec_rate                    2.461878                       # Inst execution rate
system.cpu3.iew.wb_sent                       3988743                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                      3988682                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                  3111902                       # num instructions producing a value
system.cpu3.iew.wb_consumers                  4280329                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      1.403893                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.727024                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts          17553                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls             69                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts             2153                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples      2835614                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     1.405084                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     2.299743                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0      1523984     53.74%     53.74% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1       523868     18.47%     72.22% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       266725      9.41%     81.63% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       180455      6.36%     87.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4        21352      0.75%     88.74% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        66871      2.36%     91.10% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6         5832      0.21%     91.31% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        41378      1.46%     92.77% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       205149      7.23%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total      2835614                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts             3981312                       # Number of instructions committed
system.cpu3.commit.committedOps               3984276                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                       1067140                       # Number of memory references committed
system.cpu3.commit.loads                      1060342                       # Number of loads committed
system.cpu3.commit.membars                         37                       # Number of memory barriers committed
system.cpu3.commit.branches                    270188                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                  3714249                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                  99                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         2130701     53.48%     53.48% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult         786435     19.74%     73.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     73.22% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     73.22% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     73.22% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     73.22% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     73.22% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     73.22% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     73.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     73.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     73.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     73.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     73.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     73.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     73.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     73.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     73.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     73.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     73.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     73.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     73.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     73.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     73.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     73.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     73.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     73.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     73.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.22% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        1060342     26.61%     99.83% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite          6798      0.17%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total          3984276                       # Class of committed instruction
system.cpu3.commit.bw_lim_events               205149                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                     6631917                       # The number of ROB reads
system.cpu3.rob.rob_writes                    8006983                       # The number of ROB writes
system.cpu3.timesIdled                             25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           2299                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                      401333                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                    3981312                       # Number of Instructions Simulated
system.cpu3.committedOps                      3984276                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              0.713624                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        0.713624                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              1.401299                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        1.401299                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                10270067                       # number of integer regfile reads
system.cpu3.int_regfile_writes                3701154                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                 24165666                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                 1614273                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                1086582                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                    14                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements           265973                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          871.494142                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             549522                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           266995                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             2.058173                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        283815500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   871.494142                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.851068                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.851068                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          200                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          822                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          2402755                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         2402755                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data       546841                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         546841                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data         2674                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          2674                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data            2                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu3.dcache.demand_hits::cpu3.data       549515                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          549515                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data       549517                       # number of overall hits
system.cpu3.dcache.overall_hits::total         549517                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data       514232                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       514232                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data         4118                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         4118                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data            3                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data            3                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data            3                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data       518350                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        518350                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data       518353                       # number of overall misses
system.cpu3.dcache.overall_misses::total       518353                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data   9182685742                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   9182685742                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data    142210003                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    142210003                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data        21000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total        21000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data        21000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total        21000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data   9324895745                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   9324895745                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data   9324895745                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   9324895745                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data      1061073                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1061073                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data         6792                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         6792                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data      1067865                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1067865                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data      1067870                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1067870                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.484634                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.484634                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.606302                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.606302                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data            1                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.485408                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.485408                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.485408                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.485408                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 17857.087350                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 17857.087350                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 34533.754978                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 34533.754978                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data         7000                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total         7000                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data         7000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total         7000                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 17989.574120                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 17989.574120                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 17989.470004                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 17989.470004                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1990086                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          197                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs           244355                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs     8.144241                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          197                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        42760                       # number of writebacks
system.cpu3.dcache.writebacks::total            42760                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data       249288                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       249288                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data         2063                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         2063                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data       251351                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       251351                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data       251351                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       251351                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data       264944                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       264944                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data         2055                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         2055                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::cpu3.data            2                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data            3                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data       266999                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       266999                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data       267001                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       267001                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data   5052576822                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   5052576822                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data     72366815                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     72366815                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::cpu3.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data        16500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total        16500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data        16500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total        16500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data   5124943637                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   5124943637                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data   5124948637                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   5124948637                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.249694                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.249694                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.302562                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.302562                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::cpu3.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.250031                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.250031                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.250031                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.250031                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 19070.357593                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 19070.357593                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 35214.995134                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 35214.995134                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::cpu3.data         2500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data         5500                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5500                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data         5500                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total         5500                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 19194.617347                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 19194.617347                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 19194.492294                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 19194.492294                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse           42.911921                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             542165                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               53                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         10229.528302                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst    42.911921                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.083812                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.083812                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          1084531                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         1084531                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst       542165                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         542165                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst       542165                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          542165                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst       542165                       # number of overall hits
system.cpu3.icache.overall_hits::total         542165                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst           74                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           74                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst           74                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            74                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst           74                       # number of overall misses
system.cpu3.icache.overall_misses::total           74                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst      4906921                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4906921                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst      4906921                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4906921                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst      4906921                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4906921                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst       542239                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       542239                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst       542239                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       542239                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst       542239                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       542239                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.000136                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000136                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.000136                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000136                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.000136                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000136                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 66309.743243                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 66309.743243                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 66309.743243                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 66309.743243                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 66309.743243                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 66309.743243                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst           21                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst           21                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst           21                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst           53                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst           53                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst           53                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst      2495549                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2495549                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst      2495549                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2495549                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst      2495549                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2495549                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.000098                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000098                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.000098                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000098                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.000098                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000098                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 47085.830189                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 47085.830189                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 47085.830189                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 47085.830189                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 47085.830189                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 47085.830189                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.branchPred.lookups                 367671                       # Number of BP lookups
system.cpu4.branchPred.condPredicted           363877                       # Number of conditional branches predicted
system.cpu4.branchPred.condIncorrect             2559                       # Number of conditional branches incorrect
system.cpu4.branchPred.BTBLookups              363094                       # Number of BTB lookups
system.cpu4.branchPred.BTBHits                 320323                       # Number of BTB hits
system.cpu4.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu4.branchPred.BTBHitPct            88.220406                       # BTB Hit Percentage
system.cpu4.branchPred.usedRAS                   2026                       # Number of times the RAS was used to get a target.
system.cpu4.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu4.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.walker.walks                        0                       # Table walker walks requested
system.cpu4.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                         2840527                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.fetch.icacheStallCycles            551280                       # Number of cycles fetch is stalled on an Icache miss
system.cpu4.fetch.Insts                       4460530                       # Number of instructions fetch has processed
system.cpu4.fetch.Branches                     367671                       # Number of branches that fetch encountered
system.cpu4.fetch.predictedBranches            322349                       # Number of branches that fetch has predicted taken
system.cpu4.fetch.Cycles                      2284383                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu4.fetch.SquashCycles                   5919                       # Number of cycles fetch has spent squashing
system.cpu4.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu4.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu4.fetch.CacheLines                   549191                       # Number of cache lines fetched
system.cpu4.fetch.IcacheSquashes                  426                       # Number of outstanding Icache misses that were squashed
system.cpu4.fetch.rateDist::samples           2838629                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::mean             1.578044                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::stdev            2.776930                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::0                 2011011     70.84%     70.84% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::1                   72846      2.57%     73.41% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::2                   70714      2.49%     75.90% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::3                   73563      2.59%     78.49% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::4                   74636      2.63%     81.12% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::5                   71105      2.50%     83.63% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::6                   69172      2.44%     86.06% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::7                  189238      6.67%     92.73% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::8                  206344      7.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::total             2838629                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.branchRate                 0.129438                       # Number of branch fetches per cycle
system.cpu4.fetch.rate                       1.570318                       # Number of inst fetches per cycle
system.cpu4.decode.IdleCycles                  186370                       # Number of cycles decode is idle
system.cpu4.decode.BlockedCycles              2094999                       # Number of cycles decode is blocked
system.cpu4.decode.RunCycles                    90076                       # Number of cycles decode is running
system.cpu4.decode.UnblockCycles               464254                       # Number of cycles decode is unblocking
system.cpu4.decode.SquashCycles                  2930                       # Number of cycles decode is squashing
system.cpu4.decode.BranchResolved                1696                       # Number of times decode resolved a branch
system.cpu4.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu4.decode.DecodedInsts               4376958                       # Number of instructions handled by decode
system.cpu4.decode.SquashedInsts                  117                       # Number of squashed instructions handled by decode
system.cpu4.rename.SquashCycles                  2930                       # Number of cycles rename is squashing
system.cpu4.rename.IdleCycles                  323882                       # Number of cycles rename is idle
system.cpu4.rename.BlockCycles                 665682                       # Number of cycles rename is blocking
system.cpu4.rename.serializeStallCycles         15166                       # count of cycles rename stalled for serializing inst
system.cpu4.rename.RunCycles                   399099                       # Number of cycles rename is running
system.cpu4.rename.UnblockCycles              1431870                       # Number of cycles rename is unblocking
system.cpu4.rename.RenamedInsts               4359308                       # Number of instructions processed by rename
system.cpu4.rename.IQFullEvents               1161647                       # Number of times rename has blocked due to IQ full
system.cpu4.rename.LQFullEvents                336743                       # Number of times rename has blocked due to LQ full
system.cpu4.rename.RenamedOperands            5969998                       # Number of destination operands rename has renamed
system.cpu4.rename.RenameLookups             21476504                       # Number of register rename lookups that rename has made
system.cpu4.rename.int_rename_lookups         7136312                       # Number of integer rename lookups
system.cpu4.rename.CommittedMaps              5887822                       # Number of HB maps that are committed
system.cpu4.rename.UndoneMaps                   82172                       # Number of HB maps that are undone due to squashing
system.cpu4.rename.serializingInsts               418                       # count of serializing insts renamed
system.cpu4.rename.tempSerializingInsts           418                       # count of temporary serializing insts renamed
system.cpu4.rename.skidInsts                  2473172                       # count of insts added to the skid buffer
system.cpu4.memDep0.insertedLoads             1114532                       # Number of loads inserted to the mem dependence unit.
system.cpu4.memDep0.insertedStores              13714                       # Number of stores inserted to the mem dependence unit.
system.cpu4.memDep0.conflictingLoads             7731                       # Number of conflicting loads.
system.cpu4.memDep0.conflictingStores            4734                       # Number of conflicting stores.
system.cpu4.iq.iqInstsAdded                   4347434                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu4.iq.iqNonSpecInstsAdded                816                       # Number of non-speculative instructions added to the IQ
system.cpu4.iq.iqInstsIssued                  7364147                       # Number of instructions issued
system.cpu4.iq.iqSquashedInstsIssued             7096                       # Number of squashed instructions issued
system.cpu4.iq.iqSquashedInstsExamined          41365                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu4.iq.iqSquashedOperandsExamined       146753                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu4.iq.iqSquashedNonSpecRemoved            17                       # Number of squashed non-spec instructions that were removed
system.cpu4.iq.issued_per_cycle::samples      2838629                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::mean        2.594262                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::stdev       1.589518                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::0             470647     16.58%     16.58% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::1             422806     14.89%     31.47% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::2             303216     10.68%     42.16% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::3             232931      8.21%     50.36% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::4            1409029     49.64%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::total        2838629                       # Number of insts issued each cycle
system.cpu4.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntMult                  2842    100.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IntAlu              2413081     32.77%     32.77% # Type of FU issued
system.cpu4.iq.FU_type_0::IntMult              786436     10.68%     43.45% # Type of FU issued
system.cpu4.iq.FU_type_0::IntDiv                    0      0.00%     43.45% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatAdd                  0      0.00%     43.45% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCmp                  0      0.00%     43.45% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCvt                  0      0.00%     43.45% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMult                 0      0.00%     43.45% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatDiv                  0      0.00%     43.45% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatSqrt                 0      0.00%     43.45% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAdd                   0      0.00%     43.45% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAddAcc                0      0.00%     43.45% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAlu                   0      0.00%     43.45% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCmp                   0      0.00%     43.45% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCvt                   0      0.00%     43.45% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMisc                  0      0.00%     43.45% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMult                  0      0.00%     43.45% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMultAcc               0      0.00%     43.45% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShift                 0      0.00%     43.45% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShiftAcc              0      0.00%     43.45% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdSqrt                  0      0.00%     43.45% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAdd              0      0.00%     43.45% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAlu              0      0.00%     43.45% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCmp              0      0.00%     43.45% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCvt              0      0.00%     43.45% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatDiv              0      0.00%     43.45% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMisc             0      0.00%     43.45% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMult             0      0.00%     43.45% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     43.45% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatSqrt             0      0.00%     43.45% # Type of FU issued
system.cpu4.iq.FU_type_0::MemRead             4151177     56.37%     99.82% # Type of FU issued
system.cpu4.iq.FU_type_0::MemWrite              13453      0.18%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::total               7364147                       # Type of FU issued
system.cpu4.iq.rate                          2.592528                       # Inst issue rate
system.cpu4.iq.fu_busy_cnt                       2842                       # FU busy when requested
system.cpu4.iq.fu_busy_rate                  0.000386                       # FU busy rate (busy events/executed inst)
system.cpu4.iq.int_inst_queue_reads          17576857                       # Number of integer instruction queue reads
system.cpu4.iq.int_inst_queue_writes          4389629                       # Number of integer instruction queue writes
system.cpu4.iq.int_inst_queue_wakeup_accesses      4317252                       # Number of integer instruction queue wakeup accesses
system.cpu4.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu4.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu4.iq.int_alu_accesses               7366989                       # Number of integer alu accesses
system.cpu4.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu4.iew.lsq.thread0.forwLoads              19                       # Number of loads that had data forwarded from stores
system.cpu4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu4.iew.lsq.thread0.squashedLoads         9917                       # Number of loads squashed
system.cpu4.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu4.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu4.iew.lsq.thread0.squashedStores          390                       # Number of stores squashed
system.cpu4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu4.iew.lsq.thread0.rescheduledLoads          402                       # Number of loads that were rescheduled
system.cpu4.iew.lsq.thread0.cacheBlocked      3046781                       # Number of times an access to memory failed due to the cache being blocked
system.cpu4.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu4.iew.iewSquashCycles                  2930                       # Number of cycles IEW is squashing
system.cpu4.iew.iewBlockCycles                 218885                       # Number of cycles IEW is blocking
system.cpu4.iew.iewUnblockCycles                43628                       # Number of cycles IEW is unblocking
system.cpu4.iew.iewDispatchedInsts            4348253                       # Number of instructions dispatched to IQ
system.cpu4.iew.iewDispSquashedInsts             2277                       # Number of squashed instructions skipped by dispatch
system.cpu4.iew.iewDispLoadInsts              1114532                       # Number of dispatched load instructions
system.cpu4.iew.iewDispStoreInsts               13714                       # Number of dispatched store instructions
system.cpu4.iew.iewDispNonSpecInsts               404                       # Number of dispatched non-speculative instructions
system.cpu4.iew.iewIQFullEvents                 14012                       # Number of times the IQ has become full, causing a stall
system.cpu4.iew.iewLSQFullEvents                13150                       # Number of times the LSQ has become full, causing a stall
system.cpu4.iew.memOrderViolationEvents            14                       # Number of memory order violations
system.cpu4.iew.predictedTakenIncorrect          2463                       # Number of branches that were predicted taken incorrectly
system.cpu4.iew.predictedNotTakenIncorrect           71                       # Number of branches that were predicted not taken incorrectly
system.cpu4.iew.branchMispredicts                2534                       # Number of branch mispredicts detected at execute
system.cpu4.iew.iewExecutedInsts              7361556                       # Number of executed instructions
system.cpu4.iew.iewExecLoadInsts              4149538                       # Number of load instructions executed
system.cpu4.iew.iewExecSquashedInsts             2587                       # Number of squashed instructions skipped in execute
system.cpu4.iew.exec_swp                            0                       # number of swp insts executed
system.cpu4.iew.exec_nop                            3                       # number of nop insts executed
system.cpu4.iew.exec_refs                     4162959                       # number of memory reference insts executed
system.cpu4.iew.exec_branches                  348426                       # Number of branches executed
system.cpu4.iew.exec_stores                     13421                       # Number of stores executed
system.cpu4.iew.exec_rate                    2.591616                       # Inst execution rate
system.cpu4.iew.wb_sent                       4317675                       # cumulative count of insts sent to commit
system.cpu4.iew.wb_count                      4317252                       # cumulative count of insts written-back
system.cpu4.iew.wb_producers                  3340615                       # num instructions producing a value
system.cpu4.iew.wb_consumers                  4739685                       # num instructions consuming a value
system.cpu4.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu4.iew.wb_rate                      1.519877                       # insts written-back per cycle
system.cpu4.iew.wb_fanout                    0.704818                       # average fanout of values written-back
system.cpu4.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu4.commit.commitSquashedInsts          41335                       # The number of squashed insts skipped by commit
system.cpu4.commit.commitNonSpecStalls            799                       # The number of times commit has been forced to stall to communicate backwards
system.cpu4.commit.branchMispredicts             2530                       # The number of times a branch was mispredicted
system.cpu4.commit.committed_per_cycle::samples      2832113                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::mean     1.520732                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::stdev     2.379777                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::0      1431698     50.55%     50.55% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::1       567943     20.05%     70.61% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::2       271289      9.58%     80.19% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::3       184203      6.50%     86.69% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::4        22184      0.78%     87.47% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::5        76165      2.69%     90.16% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::6         4628      0.16%     90.33% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::7        45598      1.61%     91.94% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::8       228405      8.06%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::total      2832113                       # Number of insts commited each cycle
system.cpu4.commit.committedInsts             4293414                       # Number of instructions committed
system.cpu4.commit.committedOps               4306885                       # Number of ops (including micro ops) committed
system.cpu4.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu4.commit.refs                       1117939                       # Number of memory references committed
system.cpu4.commit.loads                      1104615                       # Number of loads committed
system.cpu4.commit.membars                        400                       # Number of memory barriers committed
system.cpu4.commit.branches                    347125                       # Number of branches committed
system.cpu4.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu4.commit.int_insts                  3961732                       # Number of committed integer instructions.
system.cpu4.commit.function_calls                1186                       # Number of function calls committed.
system.cpu4.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IntAlu         2402511     55.78%     55.78% # Class of committed instruction
system.cpu4.commit.op_class_0::IntMult         786435     18.26%     74.04% # Class of committed instruction
system.cpu4.commit.op_class_0::IntDiv               0      0.00%     74.04% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatAdd             0      0.00%     74.04% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCmp             0      0.00%     74.04% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCvt             0      0.00%     74.04% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMult            0      0.00%     74.04% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatDiv             0      0.00%     74.04% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatSqrt            0      0.00%     74.04% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAdd              0      0.00%     74.04% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAddAcc            0      0.00%     74.04% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAlu              0      0.00%     74.04% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCmp              0      0.00%     74.04% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCvt              0      0.00%     74.04% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMisc             0      0.00%     74.04% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMult             0      0.00%     74.04% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMultAcc            0      0.00%     74.04% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShift            0      0.00%     74.04% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShiftAcc            0      0.00%     74.04% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdSqrt             0      0.00%     74.04% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAdd            0      0.00%     74.04% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAlu            0      0.00%     74.04% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCmp            0      0.00%     74.04% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCvt            0      0.00%     74.04% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatDiv            0      0.00%     74.04% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMisc            0      0.00%     74.04% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMult            0      0.00%     74.04% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.04% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.04% # Class of committed instruction
system.cpu4.commit.op_class_0::MemRead        1104615     25.65%     99.69% # Class of committed instruction
system.cpu4.commit.op_class_0::MemWrite         13324      0.31%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::total          4306885                       # Class of committed instruction
system.cpu4.commit.bw_lim_events               228405                       # number cycles where commit BW limit reached
system.cpu4.rob.rob_reads                     6946845                       # The number of ROB reads
system.cpu4.rob.rob_writes                    8703027                       # The number of ROB writes
system.cpu4.timesIdled                             26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu4.idleCycles                           1898                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu4.quiesceCycles                      401965                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu4.committedInsts                    4293414                       # Number of Instructions Simulated
system.cpu4.committedOps                      4306885                       # Number of Ops (including micro ops) Simulated
system.cpu4.cpi                              0.661601                       # CPI: Cycles Per Instruction
system.cpu4.cpi_total                        0.661601                       # CPI: Total CPI of All Threads
system.cpu4.ipc                              1.511485                       # IPC: Instructions Per Cycle
system.cpu4.ipc_total                        1.511485                       # IPC: Total IPC of All Threads
system.cpu4.int_regfile_reads                10755253                       # number of integer regfile reads
system.cpu4.int_regfile_writes                3836205                       # number of integer regfile writes
system.cpu4.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu4.cc_regfile_reads                 25401654                       # number of cc regfile reads
system.cpu4.cc_regfile_writes                 2068850                       # number of cc regfile writes
system.cpu4.misc_regfile_reads                1140698                       # number of misc regfile reads
system.cpu4.misc_regfile_writes                    36                       # number of misc regfile writes
system.cpu4.dcache.tags.replacements           266010                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          871.436731                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs             600682                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs           267032                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs             2.249476                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle        283673000                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data   871.436731                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.851012                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.851012                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1          638                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          380                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses          2506033                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses         2506033                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::cpu4.data       591480                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         591480                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data         9195                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total          9195                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::cpu4.data            2                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::cpu4.data            2                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::cpu4.data            1                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::cpu4.data       600675                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          600675                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data       600677                       # number of overall hits
system.cpu4.dcache.overall_hits::total         600677                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data       514683                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       514683                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data         4118                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         4118                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::cpu4.data            3                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data            7                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data            3                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data       518801                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        518801                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data       518804                       # number of overall misses
system.cpu4.dcache.overall_misses::total       518804                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::cpu4.data   8993690821                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   8993690821                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::cpu4.data    153217654                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total    153217654                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::cpu4.data        55499                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total        55499                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::cpu4.data         8500                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total         8500                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::cpu4.data        16500                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total        16500                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::cpu4.data   9146908475                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   9146908475                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::cpu4.data   9146908475                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   9146908475                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::cpu4.data      1106163                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      1106163                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data        13313                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        13313                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::cpu4.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data      1119476                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1119476                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data      1119481                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1119481                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.465287                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.465287                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.309322                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.309322                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::cpu4.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data     0.777778                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.777778                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.463432                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.463432                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.463433                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.463433                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::cpu4.data 17474.233307                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 17474.233307                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::cpu4.data 37206.812530                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 37206.812530                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::cpu4.data  7928.428571                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total  7928.428571                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::cpu4.data  2833.333333                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total  2833.333333                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::cpu4.data 17630.861303                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 17630.861303                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::cpu4.data 17630.759352                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 17630.759352                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs      2003542                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets          400                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs           253045                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs     7.917730                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          200                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        21693                       # number of writebacks
system.cpu4.dcache.writebacks::total            21693                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::cpu4.data       249702                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       249702                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::cpu4.data         2063                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total         2063                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::cpu4.data       251765                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       251765                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::cpu4.data       251765                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       251765                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::cpu4.data       264981                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total       264981                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::cpu4.data         2055                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total         2055                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::cpu4.data            2                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::cpu4.data            7                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::cpu4.data            3                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::cpu4.data       267036                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total       267036                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::cpu4.data       267038                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total       267038                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::cpu4.data   4958235513                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   4958235513                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::cpu4.data     77759379                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     77759379                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::cpu4.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::cpu4.data        44001                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total        44001                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::cpu4.data         5500                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total         5500                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::cpu4.data        15000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total        15000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::cpu4.data   5035994892                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   5035994892                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::cpu4.data   5035999892                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   5035999892                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::cpu4.data     0.239550                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.239550                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::cpu4.data     0.154360                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.154360                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::cpu4.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::cpu4.data     0.777778                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.777778                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::cpu4.data     0.750000                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::cpu4.data     0.238537                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.238537                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::cpu4.data     0.238537                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.238537                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::cpu4.data 18711.664282                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 18711.664282                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::cpu4.data 37839.113869                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 37839.113869                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::cpu4.data         2500                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu4.data  6285.857143                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6285.857143                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::cpu4.data  1833.333333                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total  1833.333333                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::cpu4.data 18858.861322                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 18858.861322                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::cpu4.data 18858.738801                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 18858.738801                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements                0                       # number of replacements
system.cpu4.icache.tags.tagsinuse           43.006122                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs             549116                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs               54                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs         10168.814815                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst    43.006122                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.083996                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.083996                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses          1098436                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses         1098436                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::cpu4.inst       549116                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         549116                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst       549116                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          549116                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst       549116                       # number of overall hits
system.cpu4.icache.overall_hits::total         549116                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst           75                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           75                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst           75                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            75                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst           75                       # number of overall misses
system.cpu4.icache.overall_misses::total           75                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::cpu4.inst      3663672                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      3663672                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::cpu4.inst      3663672                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      3663672                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::cpu4.inst      3663672                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      3663672                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::cpu4.inst       549191                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       549191                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst       549191                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       549191                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst       549191                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       549191                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.000137                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000137                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.000137                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000137                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.000137                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000137                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::cpu4.inst 48848.960000                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 48848.960000                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::cpu4.inst 48848.960000                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 48848.960000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::cpu4.inst 48848.960000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 48848.960000                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::cpu4.inst           21                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::cpu4.inst           21                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::cpu4.inst           21                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::cpu4.inst           54                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::cpu4.inst           54                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::cpu4.inst           54                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::cpu4.inst      2129548                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      2129548                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::cpu4.inst      2129548                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      2129548                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::cpu4.inst      2129548                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      2129548                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::cpu4.inst     0.000098                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000098                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::cpu4.inst     0.000098                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000098                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::cpu4.inst     0.000098                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000098                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::cpu4.inst 39436.074074                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 39436.074074                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::cpu4.inst 39436.074074                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 39436.074074                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::cpu4.inst 39436.074074                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 39436.074074                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.branchPred.lookups                 367056                       # Number of BP lookups
system.cpu5.branchPred.condPredicted           363303                       # Number of conditional branches predicted
system.cpu5.branchPred.condIncorrect             2576                       # Number of conditional branches incorrect
system.cpu5.branchPred.BTBLookups              362388                       # Number of BTB lookups
system.cpu5.branchPred.BTBHits                 319982                       # Number of BTB hits
system.cpu5.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu5.branchPred.BTBHitPct            88.298178                       # BTB Hit Percentage
system.cpu5.branchPred.usedRAS                   2006                       # Number of times the RAS was used to get a target.
system.cpu5.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu5.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.walker.walks                        0                       # Table walker walks requested
system.cpu5.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                         2839895                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.fetch.icacheStallCycles            551247                       # Number of cycles fetch is stalled on an Icache miss
system.cpu5.fetch.Insts                       4459088                       # Number of instructions fetch has processed
system.cpu5.fetch.Branches                     367056                       # Number of branches that fetch encountered
system.cpu5.fetch.predictedBranches            321988                       # Number of branches that fetch has predicted taken
system.cpu5.fetch.Cycles                      2283965                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu5.fetch.SquashCycles                   5951                       # Number of cycles fetch has spent squashing
system.cpu5.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu5.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu5.fetch.CacheLines                   549134                       # Number of cache lines fetched
system.cpu5.fetch.IcacheSquashes                  401                       # Number of outstanding Icache misses that were squashed
system.cpu5.fetch.rateDist::samples           2838194                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::mean             1.577760                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::stdev            2.776264                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::0                 2010663     70.84%     70.84% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::1                   72659      2.56%     73.40% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::2                   70749      2.49%     75.90% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::3                   73709      2.60%     78.49% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::4                   74894      2.64%     81.13% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::5                   71288      2.51%     83.64% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::6                   69037      2.43%     86.08% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::7                  189092      6.66%     92.74% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::8                  206103      7.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::total             2838194                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.branchRate                 0.129250                       # Number of branch fetches per cycle
system.cpu5.fetch.rate                       1.570159                       # Number of inst fetches per cycle
system.cpu5.decode.IdleCycles                  186214                       # Number of cycles decode is idle
system.cpu5.decode.BlockedCycles              2095007                       # Number of cycles decode is blocked
system.cpu5.decode.RunCycles                    89903                       # Number of cycles decode is running
system.cpu5.decode.UnblockCycles               464124                       # Number of cycles decode is unblocking
system.cpu5.decode.SquashCycles                  2946                       # Number of cycles decode is squashing
system.cpu5.decode.BranchResolved                1674                       # Number of times decode resolved a branch
system.cpu5.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu5.decode.DecodedInsts               4375289                       # Number of instructions handled by decode
system.cpu5.decode.SquashedInsts                  109                       # Number of squashed instructions handled by decode
system.cpu5.rename.SquashCycles                  2946                       # Number of cycles rename is squashing
system.cpu5.rename.IdleCycles                  323710                       # Number of cycles rename is idle
system.cpu5.rename.BlockCycles                 665803                       # Number of cycles rename is blocking
system.cpu5.rename.serializeStallCycles         14933                       # count of cycles rename stalled for serializing inst
system.cpu5.rename.RunCycles                   398833                       # Number of cycles rename is running
system.cpu5.rename.UnblockCycles              1431969                       # Number of cycles rename is unblocking
system.cpu5.rename.RenamedInsts               4357615                       # Number of instructions processed by rename
system.cpu5.rename.ROBFullEvents                   12                       # Number of times rename has blocked due to ROB full
system.cpu5.rename.IQFullEvents               1161218                       # Number of times rename has blocked due to IQ full
system.cpu5.rename.LQFullEvents                338332                       # Number of times rename has blocked due to LQ full
system.cpu5.rename.RenamedOperands            5966289                       # Number of destination operands rename has renamed
system.cpu5.rename.RenameLookups             21468370                       # Number of register rename lookups that rename has made
system.cpu5.rename.int_rename_lookups         7134208                       # Number of integer rename lookups
system.cpu5.rename.CommittedMaps              5883821                       # Number of HB maps that are committed
system.cpu5.rename.UndoneMaps                   82464                       # Number of HB maps that are undone due to squashing
system.cpu5.rename.serializingInsts               411                       # count of serializing insts renamed
system.cpu5.rename.tempSerializingInsts           410                       # count of temporary serializing insts renamed
system.cpu5.rename.skidInsts                  2472204                       # count of insts added to the skid buffer
system.cpu5.memDep0.insertedLoads             1114229                       # Number of loads inserted to the mem dependence unit.
system.cpu5.memDep0.insertedStores              13766                       # Number of stores inserted to the mem dependence unit.
system.cpu5.memDep0.conflictingLoads             7739                       # Number of conflicting loads.
system.cpu5.memDep0.conflictingStores            4691                       # Number of conflicting stores.
system.cpu5.iq.iqInstsAdded                   4345351                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu5.iq.iqNonSpecInstsAdded                799                       # Number of non-speculative instructions added to the IQ
system.cpu5.iq.iqInstsIssued                  7361633                       # Number of instructions issued
system.cpu5.iq.iqSquashedInstsIssued             7039                       # Number of squashed instructions issued
system.cpu5.iq.iqSquashedInstsExamined          41523                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu5.iq.iqSquashedOperandsExamined       147423                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu5.iq.iqSquashedNonSpecRemoved             9                       # Number of squashed non-spec instructions that were removed
system.cpu5.iq.issued_per_cycle::samples      2838194                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::mean        2.593774                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::stdev       1.589772                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::0             471126     16.60%     16.60% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::1             422316     14.88%     31.48% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::2             303538     10.69%     42.17% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::3             232615      8.20%     50.37% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::4            1408599     49.63%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::total        2838194                       # Number of insts issued each cycle
system.cpu5.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntMult                  2878    100.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IntAlu              2411212     32.75%     32.75% # Type of FU issued
system.cpu5.iq.FU_type_0::IntMult              786436     10.68%     43.44% # Type of FU issued
system.cpu5.iq.FU_type_0::IntDiv                    0      0.00%     43.44% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatAdd                  0      0.00%     43.44% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCmp                  0      0.00%     43.44% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCvt                  0      0.00%     43.44% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMult                 0      0.00%     43.44% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatDiv                  0      0.00%     43.44% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatSqrt                 0      0.00%     43.44% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAdd                   0      0.00%     43.44% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAddAcc                0      0.00%     43.44% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAlu                   0      0.00%     43.44% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCmp                   0      0.00%     43.44% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCvt                   0      0.00%     43.44% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMisc                  0      0.00%     43.44% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMult                  0      0.00%     43.44% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMultAcc               0      0.00%     43.44% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShift                 0      0.00%     43.44% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShiftAcc              0      0.00%     43.44% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdSqrt                  0      0.00%     43.44% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAdd              0      0.00%     43.44% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAlu              0      0.00%     43.44% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCmp              0      0.00%     43.44% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCvt              0      0.00%     43.44% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatDiv              0      0.00%     43.44% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMisc             0      0.00%     43.44% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMult             0      0.00%     43.44% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     43.44% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatSqrt             0      0.00%     43.44% # Type of FU issued
system.cpu5.iq.FU_type_0::MemRead             4150577     56.38%     99.82% # Type of FU issued
system.cpu5.iq.FU_type_0::MemWrite              13408      0.18%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::total               7361633                       # Type of FU issued
system.cpu5.iq.rate                          2.592220                       # Inst issue rate
system.cpu5.iq.fu_busy_cnt                       2878                       # FU busy when requested
system.cpu5.iq.fu_busy_rate                  0.000391                       # FU busy rate (busy events/executed inst)
system.cpu5.iq.int_inst_queue_reads          17571373                       # Number of integer instruction queue reads
system.cpu5.iq.int_inst_queue_writes          4387688                       # Number of integer instruction queue writes
system.cpu5.iq.int_inst_queue_wakeup_accesses      4315025                       # Number of integer instruction queue wakeup accesses
system.cpu5.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu5.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu5.iq.int_alu_accesses               7364511                       # Number of integer alu accesses
system.cpu5.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu5.iew.lsq.thread0.forwLoads              33                       # Number of loads that had data forwarded from stores
system.cpu5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu5.iew.lsq.thread0.squashedLoads         9931                       # Number of loads squashed
system.cpu5.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu5.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.cpu5.iew.lsq.thread0.squashedStores          499                       # Number of stores squashed
system.cpu5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu5.iew.lsq.thread0.rescheduledLoads          407                       # Number of loads that were rescheduled
system.cpu5.iew.lsq.thread0.cacheBlocked      3046516                       # Number of times an access to memory failed due to the cache being blocked
system.cpu5.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu5.iew.iewSquashCycles                  2946                       # Number of cycles IEW is squashing
system.cpu5.iew.iewBlockCycles                 219303                       # Number of cycles IEW is blocking
system.cpu5.iew.iewUnblockCycles                44548                       # Number of cycles IEW is unblocking
system.cpu5.iew.iewDispatchedInsts            4346153                       # Number of instructions dispatched to IQ
system.cpu5.iew.iewDispSquashedInsts             2378                       # Number of squashed instructions skipped by dispatch
system.cpu5.iew.iewDispLoadInsts              1114229                       # Number of dispatched load instructions
system.cpu5.iew.iewDispStoreInsts               13766                       # Number of dispatched store instructions
system.cpu5.iew.iewDispNonSpecInsts               398                       # Number of dispatched non-speculative instructions
system.cpu5.iew.iewIQFullEvents                 13833                       # Number of times the IQ has become full, causing a stall
system.cpu5.iew.iewLSQFullEvents                14193                       # Number of times the LSQ has become full, causing a stall
system.cpu5.iew.memOrderViolationEvents            15                       # Number of memory order violations
system.cpu5.iew.predictedTakenIncorrect          2460                       # Number of branches that were predicted taken incorrectly
system.cpu5.iew.predictedNotTakenIncorrect           91                       # Number of branches that were predicted not taken incorrectly
system.cpu5.iew.branchMispredicts                2551                       # Number of branch mispredicts detected at execute
system.cpu5.iew.iewExecutedInsts              7359059                       # Number of executed instructions
system.cpu5.iew.iewExecLoadInsts              4148983                       # Number of load instructions executed
system.cpu5.iew.iewExecSquashedInsts             2570                       # Number of squashed instructions skipped in execute
system.cpu5.iew.exec_swp                            0                       # number of swp insts executed
system.cpu5.iew.exec_nop                            3                       # number of nop insts executed
system.cpu5.iew.exec_refs                     4162356                       # number of memory reference insts executed
system.cpu5.iew.exec_branches                  347891                       # Number of branches executed
system.cpu5.iew.exec_stores                     13373                       # Number of stores executed
system.cpu5.iew.exec_rate                    2.591314                       # Inst execution rate
system.cpu5.iew.wb_sent                       4315464                       # cumulative count of insts sent to commit
system.cpu5.iew.wb_count                      4315025                       # cumulative count of insts written-back
system.cpu5.iew.wb_producers                  3339257                       # num instructions producing a value
system.cpu5.iew.wb_consumers                  4736831                       # num instructions consuming a value
system.cpu5.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu5.iew.wb_rate                      1.519431                       # insts written-back per cycle
system.cpu5.iew.wb_fanout                    0.704956                       # average fanout of values written-back
system.cpu5.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu5.commit.commitSquashedInsts          41488                       # The number of squashed insts skipped by commit
system.cpu5.commit.commitNonSpecStalls            790                       # The number of times commit has been forced to stall to communicate backwards
system.cpu5.commit.branchMispredicts             2547                       # The number of times a branch was mispredicted
system.cpu5.commit.committed_per_cycle::samples      2831628                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::mean     1.520195                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::stdev     2.380263                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::0      1432737     50.60%     50.60% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::1       567097     20.03%     70.62% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::2       270938      9.57%     80.19% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::3       183945      6.50%     86.69% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::4        22182      0.78%     87.47% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::5        75737      2.67%     90.15% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::6         4831      0.17%     90.32% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::7        45868      1.62%     91.94% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::8       228293      8.06%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::total      2831628                       # Number of insts commited each cycle
system.cpu5.commit.committedInsts             4291243                       # Number of instructions committed
system.cpu5.commit.committedOps               4304627                       # Number of ops (including micro ops) committed
system.cpu5.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu5.commit.refs                       1117565                       # Number of memory references committed
system.cpu5.commit.loads                      1104298                       # Number of loads committed
system.cpu5.commit.membars                        397                       # Number of memory barriers committed
system.cpu5.commit.branches                    346592                       # Number of branches committed
system.cpu5.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu5.commit.int_insts                  3959992                       # Number of committed integer instructions.
system.cpu5.commit.function_calls                1177                       # Number of function calls committed.
system.cpu5.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IntAlu         2400627     55.77%     55.77% # Class of committed instruction
system.cpu5.commit.op_class_0::IntMult         786435     18.27%     74.04% # Class of committed instruction
system.cpu5.commit.op_class_0::IntDiv               0      0.00%     74.04% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatAdd             0      0.00%     74.04% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCmp             0      0.00%     74.04% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCvt             0      0.00%     74.04% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMult            0      0.00%     74.04% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatDiv             0      0.00%     74.04% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatSqrt            0      0.00%     74.04% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAdd              0      0.00%     74.04% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAddAcc            0      0.00%     74.04% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAlu              0      0.00%     74.04% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCmp              0      0.00%     74.04% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCvt              0      0.00%     74.04% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMisc             0      0.00%     74.04% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMult             0      0.00%     74.04% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMultAcc            0      0.00%     74.04% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShift            0      0.00%     74.04% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShiftAcc            0      0.00%     74.04% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdSqrt             0      0.00%     74.04% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAdd            0      0.00%     74.04% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAlu            0      0.00%     74.04% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCmp            0      0.00%     74.04% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCvt            0      0.00%     74.04% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatDiv            0      0.00%     74.04% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMisc            0      0.00%     74.04% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMult            0      0.00%     74.04% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.04% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.04% # Class of committed instruction
system.cpu5.commit.op_class_0::MemRead        1104298     25.65%     99.69% # Class of committed instruction
system.cpu5.commit.op_class_0::MemWrite         13267      0.31%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::total          4304627                       # Class of committed instruction
system.cpu5.commit.bw_lim_events               228293                       # number cycles where commit BW limit reached
system.cpu5.rob.rob_reads                     6944406                       # The number of ROB reads
system.cpu5.rob.rob_writes                    8698868                       # The number of ROB writes
system.cpu5.timesIdled                             26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu5.idleCycles                           1701                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu5.quiesceCycles                      402597                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu5.committedInsts                    4291243                       # Number of Instructions Simulated
system.cpu5.committedOps                      4304627                       # Number of Ops (including micro ops) Simulated
system.cpu5.cpi                              0.661788                       # CPI: Cycles Per Instruction
system.cpu5.cpi_total                        0.661788                       # CPI: Total CPI of All Threads
system.cpu5.ipc                              1.511057                       # IPC: Instructions Per Cycle
system.cpu5.ipc_total                        1.511057                       # IPC: Total IPC of All Threads
system.cpu5.int_regfile_reads                10752454                       # number of integer regfile reads
system.cpu5.int_regfile_writes                3835297                       # number of integer regfile writes
system.cpu5.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu5.cc_regfile_reads                 25393335                       # number of cc regfile reads
system.cpu5.cc_regfile_writes                 2065738                       # number of cc regfile writes
system.cpu5.misc_regfile_reads                1140344                       # number of misc regfile reads
system.cpu5.misc_regfile_writes                    24                       # number of misc regfile writes
system.cpu5.dcache.tags.replacements           265991                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          871.394670                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs             600712                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs           267013                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs             2.249748                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle        283769000                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data   871.394670                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.850971                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.850971                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1          638                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          380                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses          2505295                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses         2505295                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::cpu5.data       591564                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         591564                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data         9141                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total          9141                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::cpu5.data            2                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu5.dcache.demand_hits::cpu5.data       600705                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          600705                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data       600707                       # number of overall hits
system.cpu5.dcache.overall_hits::total         600707                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data       514298                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       514298                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data         4118                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total         4118                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::cpu5.data            3                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data            6                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data            3                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data       518416                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        518416                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data       518419                       # number of overall misses
system.cpu5.dcache.overall_misses::total       518419                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::cpu5.data   8987986012                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   8987986012                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::cpu5.data    153281900                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total    153281900                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::cpu5.data        29996                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total        29996                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::cpu5.data        12500                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total        12500                       # number of StoreCondReq miss cycles
system.cpu5.dcache.demand_miss_latency::cpu5.data   9141267912                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   9141267912                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::cpu5.data   9141267912                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   9141267912                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::cpu5.data      1105862                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      1105862                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data        13259                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        13259                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::cpu5.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data      1119121                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      1119121                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data      1119126                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      1119126                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.465065                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.465065                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.310581                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.310581                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::cpu5.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data            1                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data            1                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.463235                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.463235                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.463236                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.463236                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::cpu5.data 17476.221980                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 17476.221980                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::cpu5.data 37222.413793                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 37222.413793                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::cpu5.data  4999.333333                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total  4999.333333                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::cpu5.data  4166.666667                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total  4166.666667                       # average StoreCondReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::cpu5.data 17633.074427                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 17633.074427                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::cpu5.data 17632.972387                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 17632.972387                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs      2004267                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets          244                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs           252971                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs     7.922912                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          122                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        21729                       # number of writebacks
system.cpu5.dcache.writebacks::total            21729                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::cpu5.data       249335                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       249335                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::cpu5.data         2063                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total         2063                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::cpu5.data       251398                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       251398                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::cpu5.data       251398                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       251398                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::cpu5.data       264963                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total       264963                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::cpu5.data         2055                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total         2055                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::cpu5.data            2                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::cpu5.data            6                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::cpu5.data            3                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::cpu5.data       267018                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total       267018                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::cpu5.data       267020                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total       267020                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::cpu5.data   4959129494                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   4959129494                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::cpu5.data     77650137                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     77650137                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::cpu5.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::cpu5.data        20004                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total        20004                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::cpu5.data         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::cpu5.data   5036779631                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   5036779631                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::cpu5.data   5036784631                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   5036784631                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::cpu5.data     0.239599                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.239599                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::cpu5.data     0.154989                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.154989                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::cpu5.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::cpu5.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::cpu5.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::cpu5.data     0.238596                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.238596                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::cpu5.data     0.238597                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.238597                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::cpu5.data 18716.309424                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 18716.309424                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::cpu5.data 37785.954745                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 37785.954745                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::cpu5.data         2500                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu5.data         3334                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3334                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::cpu5.data  2666.666667                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total  2666.666667                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::cpu5.data 18863.071520                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 18863.071520                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::cpu5.data 18862.948959                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 18862.948959                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements                0                       # number of replacements
system.cpu5.icache.tags.tagsinuse           43.033440                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs             549065                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs                 9983                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst    43.033440                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.084050                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.084050                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses          1098323                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses         1098323                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::cpu5.inst       549065                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         549065                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst       549065                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          549065                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst       549065                       # number of overall hits
system.cpu5.icache.overall_hits::total         549065                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst           69                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           69                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst           69                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            69                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst           69                       # number of overall misses
system.cpu5.icache.overall_misses::total           69                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::cpu5.inst      2046195                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      2046195                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::cpu5.inst      2046195                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      2046195                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::cpu5.inst      2046195                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      2046195                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::cpu5.inst       549134                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       549134                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst       549134                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       549134                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst       549134                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       549134                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.000126                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000126                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.000126                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000126                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.000126                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000126                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::cpu5.inst        29655                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total        29655                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::cpu5.inst        29655                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total        29655                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::cpu5.inst        29655                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total        29655                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::cpu5.inst           14                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::cpu5.inst           14                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::cpu5.inst           14                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::cpu5.inst           55                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::cpu5.inst           55                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::cpu5.inst           55                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::cpu5.inst      1625790                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      1625790                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::cpu5.inst      1625790                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      1625790                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::cpu5.inst      1625790                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      1625790                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::cpu5.inst     0.000100                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000100                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::cpu5.inst     0.000100                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000100                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::cpu5.inst     0.000100                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000100                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::cpu5.inst 29559.818182                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 29559.818182                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::cpu5.inst 29559.818182                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 29559.818182                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::cpu5.inst 29559.818182                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 29559.818182                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.branchPred.lookups                 367531                       # Number of BP lookups
system.cpu6.branchPred.condPredicted           363808                       # Number of conditional branches predicted
system.cpu6.branchPred.condIncorrect             2578                       # Number of conditional branches incorrect
system.cpu6.branchPred.BTBLookups              320541                       # Number of BTB lookups
system.cpu6.branchPred.BTBHits                 320240                       # Number of BTB hits
system.cpu6.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu6.branchPred.BTBHitPct            99.906096                       # BTB Hit Percentage
system.cpu6.branchPred.usedRAS                   2000                       # Number of times the RAS was used to get a target.
system.cpu6.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu6.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.walker.walks                        0                       # Table walker walks requested
system.cpu6.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                         2838983                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.fetch.icacheStallCycles            551176                       # Number of cycles fetch is stalled on an Icache miss
system.cpu6.fetch.Insts                       4461118                       # Number of instructions fetch has processed
system.cpu6.fetch.Branches                     367531                       # Number of branches that fetch encountered
system.cpu6.fetch.predictedBranches            322240                       # Number of branches that fetch has predicted taken
system.cpu6.fetch.Cycles                      2283034                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu6.fetch.SquashCycles                   5953                       # Number of cycles fetch has spent squashing
system.cpu6.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu6.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu6.fetch.CacheLines                   549121                       # Number of cache lines fetched
system.cpu6.fetch.IcacheSquashes                  419                       # Number of outstanding Icache misses that were squashed
system.cpu6.fetch.rateDist::samples           2837193                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::mean             1.578995                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::stdev            2.777347                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::0                 2009424     70.82%     70.82% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::1                   72768      2.56%     73.39% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::2                   70773      2.49%     75.88% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::3                   73735      2.60%     78.48% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::4                   74730      2.63%     81.12% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::5                   70951      2.50%     83.62% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::6                   69324      2.44%     86.06% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::7                  189129      6.67%     92.73% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::8                  206359      7.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::total             2837193                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.branchRate                 0.129459                       # Number of branch fetches per cycle
system.cpu6.fetch.rate                       1.571379                       # Number of inst fetches per cycle
system.cpu6.decode.IdleCycles                  186026                       # Number of cycles decode is idle
system.cpu6.decode.BlockedCycles              2093895                       # Number of cycles decode is blocked
system.cpu6.decode.RunCycles                    90420                       # Number of cycles decode is running
system.cpu6.decode.UnblockCycles               463904                       # Number of cycles decode is unblocking
system.cpu6.decode.SquashCycles                  2948                       # Number of cycles decode is squashing
system.cpu6.decode.BranchResolved                1649                       # Number of times decode resolved a branch
system.cpu6.decode.BranchMispred                   31                       # Number of times decode detected a branch misprediction
system.cpu6.decode.DecodedInsts               4377076                       # Number of instructions handled by decode
system.cpu6.decode.SquashedInsts                   98                       # Number of squashed instructions handled by decode
system.cpu6.rename.SquashCycles                  2948                       # Number of cycles rename is squashing
system.cpu6.rename.IdleCycles                  323759                       # Number of cycles rename is idle
system.cpu6.rename.BlockCycles                 665397                       # Number of cycles rename is blocking
system.cpu6.rename.serializeStallCycles         14429                       # count of cycles rename stalled for serializing inst
system.cpu6.rename.RunCycles                   398928                       # Number of cycles rename is running
system.cpu6.rename.UnblockCycles              1431732                       # Number of cycles rename is unblocking
system.cpu6.rename.RenamedInsts               4359343                       # Number of instructions processed by rename
system.cpu6.rename.ROBFullEvents                    9                       # Number of times rename has blocked due to ROB full
system.cpu6.rename.IQFullEvents               1162872                       # Number of times rename has blocked due to IQ full
system.cpu6.rename.LQFullEvents                336098                       # Number of times rename has blocked due to LQ full
system.cpu6.rename.RenamedOperands            5969709                       # Number of destination operands rename has renamed
system.cpu6.rename.RenameLookups             21476904                       # Number of register rename lookups that rename has made
system.cpu6.rename.int_rename_lookups         7136718                       # Number of integer rename lookups
system.cpu6.rename.CommittedMaps              5886922                       # Number of HB maps that are committed
system.cpu6.rename.UndoneMaps                   82781                       # Number of HB maps that are undone due to squashing
system.cpu6.rename.serializingInsts               401                       # count of serializing insts renamed
system.cpu6.rename.tempSerializingInsts           401                       # count of temporary serializing insts renamed
system.cpu6.rename.skidInsts                  2475239                       # count of insts added to the skid buffer
system.cpu6.memDep0.insertedLoads             1114561                       # Number of loads inserted to the mem dependence unit.
system.cpu6.memDep0.insertedStores              13659                       # Number of stores inserted to the mem dependence unit.
system.cpu6.memDep0.conflictingLoads             6969                       # Number of conflicting loads.
system.cpu6.memDep0.conflictingStores            1967                       # Number of conflicting stores.
system.cpu6.iq.iqInstsAdded                   4347032                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu6.iq.iqNonSpecInstsAdded                807                       # Number of non-speculative instructions added to the IQ
system.cpu6.iq.iqInstsIssued                  7364235                       # Number of instructions issued
system.cpu6.iq.iqSquashedInstsIssued             7147                       # Number of squashed instructions issued
system.cpu6.iq.iqSquashedInstsExamined          41462                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu6.iq.iqSquashedOperandsExamined       147721                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu6.iq.iqSquashedNonSpecRemoved            13                       # Number of squashed non-spec instructions that were removed
system.cpu6.iq.issued_per_cycle::samples      2837193                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::mean        2.595606                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::stdev       1.589043                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::0             469869     16.56%     16.56% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::1             421689     14.86%     31.42% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::2             303415     10.69%     42.12% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::3             233164      8.22%     50.34% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::4            1409056     49.66%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::total        2837193                       # Number of insts issued each cycle
system.cpu6.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntMult                  2905    100.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IntAlu              2412638     32.76%     32.76% # Type of FU issued
system.cpu6.iq.FU_type_0::IntMult              786436     10.68%     43.44% # Type of FU issued
system.cpu6.iq.FU_type_0::IntDiv                    0      0.00%     43.44% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatAdd                  0      0.00%     43.44% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCmp                  0      0.00%     43.44% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCvt                  0      0.00%     43.44% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMult                 0      0.00%     43.44% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatDiv                  0      0.00%     43.44% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatSqrt                 0      0.00%     43.44% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAdd                   0      0.00%     43.44% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAddAcc                0      0.00%     43.44% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAlu                   0      0.00%     43.44% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCmp                   0      0.00%     43.44% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCvt                   0      0.00%     43.44% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMisc                  0      0.00%     43.44% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMult                  0      0.00%     43.44% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMultAcc               0      0.00%     43.44% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShift                 0      0.00%     43.44% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShiftAcc              0      0.00%     43.44% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdSqrt                  0      0.00%     43.44% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAdd              0      0.00%     43.44% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAlu              0      0.00%     43.44% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCmp              0      0.00%     43.44% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCvt              0      0.00%     43.44% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatDiv              0      0.00%     43.44% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMisc             0      0.00%     43.44% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMult             0      0.00%     43.44% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     43.44% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatSqrt             0      0.00%     43.44% # Type of FU issued
system.cpu6.iq.FU_type_0::MemRead             4151753     56.38%     99.82% # Type of FU issued
system.cpu6.iq.FU_type_0::MemWrite              13408      0.18%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::total               7364235                       # Type of FU issued
system.cpu6.iq.rate                          2.593969                       # Inst issue rate
system.cpu6.iq.fu_busy_cnt                       2905                       # FU busy when requested
system.cpu6.iq.fu_busy_rate                  0.000394                       # FU busy rate (busy events/executed inst)
system.cpu6.iq.int_inst_queue_reads          17575711                       # Number of integer instruction queue reads
system.cpu6.iq.int_inst_queue_writes          4389310                       # Number of integer instruction queue writes
system.cpu6.iq.int_inst_queue_wakeup_accesses      4316668                       # Number of integer instruction queue wakeup accesses
system.cpu6.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu6.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu6.iq.int_alu_accesses               7367140                       # Number of integer alu accesses
system.cpu6.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu6.iew.lsq.thread0.forwLoads              30                       # Number of loads that had data forwarded from stores
system.cpu6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu6.iew.lsq.thread0.squashedLoads        10016                       # Number of loads squashed
system.cpu6.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu6.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu6.iew.lsq.thread0.squashedStores          352                       # Number of stores squashed
system.cpu6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu6.iew.lsq.thread0.rescheduledLoads          397                       # Number of loads that were rescheduled
system.cpu6.iew.lsq.thread0.cacheBlocked      3047535                       # Number of times an access to memory failed due to the cache being blocked
system.cpu6.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu6.iew.iewSquashCycles                  2948                       # Number of cycles IEW is squashing
system.cpu6.iew.iewBlockCycles                 219222                       # Number of cycles IEW is blocking
system.cpu6.iew.iewUnblockCycles                43828                       # Number of cycles IEW is unblocking
system.cpu6.iew.iewDispatchedInsts            4347842                       # Number of instructions dispatched to IQ
system.cpu6.iew.iewDispSquashedInsts             2279                       # Number of squashed instructions skipped by dispatch
system.cpu6.iew.iewDispLoadInsts              1114561                       # Number of dispatched load instructions
system.cpu6.iew.iewDispStoreInsts               13659                       # Number of dispatched store instructions
system.cpu6.iew.iewDispNonSpecInsts               397                       # Number of dispatched non-speculative instructions
system.cpu6.iew.iewIQFullEvents                 13782                       # Number of times the IQ has become full, causing a stall
system.cpu6.iew.iewLSQFullEvents                13438                       # Number of times the LSQ has become full, causing a stall
system.cpu6.iew.memOrderViolationEvents            10                       # Number of memory order violations
system.cpu6.iew.predictedTakenIncorrect          2465                       # Number of branches that were predicted taken incorrectly
system.cpu6.iew.predictedNotTakenIncorrect           90                       # Number of branches that were predicted not taken incorrectly
system.cpu6.iew.branchMispredicts                2555                       # Number of branch mispredicts detected at execute
system.cpu6.iew.iewExecutedInsts              7361696                       # Number of executed instructions
system.cpu6.iew.iewExecLoadInsts              4150174                       # Number of load instructions executed
system.cpu6.iew.iewExecSquashedInsts             2535                       # Number of squashed instructions skipped in execute
system.cpu6.iew.exec_swp                            0                       # number of swp insts executed
system.cpu6.iew.exec_nop                            3                       # number of nop insts executed
system.cpu6.iew.exec_refs                     4163544                       # number of memory reference insts executed
system.cpu6.iew.exec_branches                  348288                       # Number of branches executed
system.cpu6.iew.exec_stores                     13370                       # Number of stores executed
system.cpu6.iew.exec_rate                    2.593075                       # Inst execution rate
system.cpu6.iew.wb_sent                       4317101                       # cumulative count of insts sent to commit
system.cpu6.iew.wb_count                      4316668                       # cumulative count of insts written-back
system.cpu6.iew.wb_producers                  3339720                       # num instructions producing a value
system.cpu6.iew.wb_consumers                  4738720                       # num instructions consuming a value
system.cpu6.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu6.iew.wb_rate                      1.520498                       # insts written-back per cycle
system.cpu6.iew.wb_fanout                    0.704773                       # average fanout of values written-back
system.cpu6.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu6.commit.commitSquashedInsts          41383                       # The number of squashed insts skipped by commit
system.cpu6.commit.commitNonSpecStalls            794                       # The number of times commit has been forced to stall to communicate backwards
system.cpu6.commit.branchMispredicts             2550                       # The number of times a branch was mispredicted
system.cpu6.commit.committed_per_cycle::samples      2830656                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::mean     1.521335                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::stdev     2.379364                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::0      1431772     50.58%     50.58% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::1       565839     19.99%     70.57% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::2       270975      9.57%     80.14% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::3       183822      6.49%     86.64% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::4        22936      0.81%     87.45% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::5        77162      2.73%     90.17% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::6         4776      0.17%     90.34% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::7        46080      1.63%     91.97% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::8       227294      8.03%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::total      2830656                       # Number of insts commited each cycle
system.cpu6.commit.committedInsts             4292926                       # Number of instructions committed
system.cpu6.commit.committedOps               4306377                       # Number of ops (including micro ops) committed
system.cpu6.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu6.commit.refs                       1117852                       # Number of memory references committed
system.cpu6.commit.loads                      1104545                       # Number of loads committed
system.cpu6.commit.membars                        400                       # Number of memory barriers committed
system.cpu6.commit.branches                    347006                       # Number of branches committed
system.cpu6.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu6.commit.int_insts                  3961339                       # Number of committed integer instructions.
system.cpu6.commit.function_calls                1184                       # Number of function calls committed.
system.cpu6.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IntAlu         2402090     55.78%     55.78% # Class of committed instruction
system.cpu6.commit.op_class_0::IntMult         786435     18.26%     74.04% # Class of committed instruction
system.cpu6.commit.op_class_0::IntDiv               0      0.00%     74.04% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatAdd             0      0.00%     74.04% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCmp             0      0.00%     74.04% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCvt             0      0.00%     74.04% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMult            0      0.00%     74.04% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatDiv             0      0.00%     74.04% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatSqrt            0      0.00%     74.04% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAdd              0      0.00%     74.04% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAddAcc            0      0.00%     74.04% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAlu              0      0.00%     74.04% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCmp              0      0.00%     74.04% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCvt              0      0.00%     74.04% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMisc             0      0.00%     74.04% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMult             0      0.00%     74.04% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMultAcc            0      0.00%     74.04% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShift            0      0.00%     74.04% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShiftAcc            0      0.00%     74.04% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdSqrt             0      0.00%     74.04% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAdd            0      0.00%     74.04% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAlu            0      0.00%     74.04% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCmp            0      0.00%     74.04% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCvt            0      0.00%     74.04% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatDiv            0      0.00%     74.04% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMisc            0      0.00%     74.04% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMult            0      0.00%     74.04% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.04% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.04% # Class of committed instruction
system.cpu6.commit.op_class_0::MemRead        1104545     25.65%     99.69% # Class of committed instruction
system.cpu6.commit.op_class_0::MemWrite         13307      0.31%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::total          4306377                       # Class of committed instruction
system.cpu6.commit.bw_lim_events               227294                       # number cycles where commit BW limit reached
system.cpu6.rob.rob_reads                     6946052                       # The number of ROB reads
system.cpu6.rob.rob_writes                    8702170                       # The number of ROB writes
system.cpu6.timesIdled                             25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu6.idleCycles                           1790                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu6.quiesceCycles                      403509                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu6.committedInsts                    4292926                       # Number of Instructions Simulated
system.cpu6.committedOps                      4306377                       # Number of Ops (including micro ops) Simulated
system.cpu6.cpi                              0.661317                       # CPI: Cycles Per Instruction
system.cpu6.cpi_total                        0.661317                       # CPI: Total CPI of All Threads
system.cpu6.ipc                              1.512135                       # IPC: Instructions Per Cycle
system.cpu6.ipc_total                        1.512135                       # IPC: Total IPC of All Threads
system.cpu6.int_regfile_reads                10756544                       # number of integer regfile reads
system.cpu6.int_regfile_writes                3835912                       # number of integer regfile writes
system.cpu6.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu6.cc_regfile_reads                 25401828                       # number of cc regfile reads
system.cpu6.cc_regfile_writes                 2068243                       # number of cc regfile writes
system.cpu6.misc_regfile_reads                1140543                       # number of misc regfile reads
system.cpu6.misc_regfile_writes                    19                       # number of misc regfile writes
system.cpu6.dcache.tags.replacements           266009                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          871.383444                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs             600847                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs           267031                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs             2.250102                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle        283864000                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data   871.383444                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.850960                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.850960                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1          638                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2          380                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses          2505848                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses         2505848                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::cpu6.data       591658                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         591658                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data         9182                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total          9182                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::cpu6.data            2                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::cpu6.data            1                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu6.dcache.demand_hits::cpu6.data       600840                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          600840                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data       600842                       # number of overall hits
system.cpu6.dcache.overall_hits::total         600842                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data       514433                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       514433                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data         4118                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         4118                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::cpu6.data            3                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data            4                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data            3                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data       518551                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        518551                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data       518554                       # number of overall misses
system.cpu6.dcache.overall_misses::total       518554                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::cpu6.data   8989391567                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   8989391567                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::cpu6.data    152181063                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    152181063                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::cpu6.data        24500                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total        24500                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::cpu6.data        16000                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total        16000                       # number of StoreCondReq miss cycles
system.cpu6.dcache.demand_miss_latency::cpu6.data   9141572630                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   9141572630                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::cpu6.data   9141572630                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   9141572630                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::cpu6.data      1106091                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      1106091                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data        13300                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        13300                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::cpu6.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data      1119391                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1119391                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data      1119396                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1119396                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.465091                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.465091                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.309624                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.309624                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::cpu6.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data            1                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.463244                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.463244                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.463244                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.463244                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::cpu6.data 17474.368027                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 17474.368027                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::cpu6.data 36955.090578                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 36955.090578                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::cpu6.data         6125                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total         6125                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::cpu6.data  5333.333333                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total  5333.333333                       # average StoreCondReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::cpu6.data 17629.071451                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 17629.071451                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::cpu6.data 17628.969461                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 17628.969461                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs      2003531                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets           90                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs           252924                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs     7.921474                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets           45                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        21647                       # number of writebacks
system.cpu6.dcache.writebacks::total            21647                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::cpu6.data       249453                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       249453                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::cpu6.data         2063                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total         2063                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::cpu6.data       251516                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       251516                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::cpu6.data       251516                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       251516                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::cpu6.data       264980                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total       264980                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::cpu6.data         2055                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total         2055                       # number of WriteReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::cpu6.data            2                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::cpu6.data            4                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::cpu6.data            3                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::cpu6.data       267035                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total       267035                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::cpu6.data       267037                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total       267037                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::cpu6.data   4958258626                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   4958258626                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::cpu6.data     77480380                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     77480380                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::cpu6.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::cpu6.data        18500                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total        18500                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::cpu6.data        11500                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total        11500                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::cpu6.data   5035739006                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   5035739006                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::cpu6.data   5035744006                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   5035744006                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::cpu6.data     0.239564                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.239564                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::cpu6.data     0.154511                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.154511                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::cpu6.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::cpu6.data     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::cpu6.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::cpu6.data     0.238554                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.238554                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::cpu6.data     0.238555                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.238555                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::cpu6.data 18711.822122                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 18711.822122                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::cpu6.data 37703.347932                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 37703.347932                       # average WriteReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::cpu6.data         2500                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu6.data         4625                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4625                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::cpu6.data  3833.333333                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total  3833.333333                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::cpu6.data 18857.973696                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 18857.973696                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::cpu6.data 18857.851182                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 18857.851182                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements                0                       # number of replacements
system.cpu6.icache.tags.tagsinuse           40.502906                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs             549051                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs          9982.745455                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst    40.502906                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.079107                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.079107                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3           46                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses          1098297                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses         1098297                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::cpu6.inst       549051                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         549051                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst       549051                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          549051                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst       549051                       # number of overall hits
system.cpu6.icache.overall_hits::total         549051                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst           70                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           70                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst           70                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            70                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst           70                       # number of overall misses
system.cpu6.icache.overall_misses::total           70                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::cpu6.inst      2488688                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      2488688                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::cpu6.inst      2488688                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      2488688                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::cpu6.inst      2488688                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      2488688                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::cpu6.inst       549121                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       549121                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst       549121                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       549121                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst       549121                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       549121                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.000127                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000127                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.000127                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000127                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.000127                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000127                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::cpu6.inst 35552.685714                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 35552.685714                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::cpu6.inst 35552.685714                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 35552.685714                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::cpu6.inst 35552.685714                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 35552.685714                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::cpu6.inst           15                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::cpu6.inst           15                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::cpu6.inst           15                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::cpu6.inst           55                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::cpu6.inst           55                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::cpu6.inst           55                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::cpu6.inst      1884046                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      1884046                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::cpu6.inst      1884046                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      1884046                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::cpu6.inst      1884046                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      1884046                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::cpu6.inst     0.000100                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000100                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::cpu6.inst     0.000100                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000100                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::cpu6.inst     0.000100                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000100                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::cpu6.inst 34255.381818                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 34255.381818                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::cpu6.inst 34255.381818                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 34255.381818                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::cpu6.inst 34255.381818                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 34255.381818                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.branchPred.lookups                 366708                       # Number of BP lookups
system.cpu7.branchPred.condPredicted           362971                       # Number of conditional branches predicted
system.cpu7.branchPred.condIncorrect             2564                       # Number of conditional branches incorrect
system.cpu7.branchPred.BTBLookups              362080                       # Number of BTB lookups
system.cpu7.branchPred.BTBHits                 319804                       # Number of BTB hits
system.cpu7.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu7.branchPred.BTBHitPct            88.324127                       # BTB Hit Percentage
system.cpu7.branchPred.usedRAS                   2029                       # Number of times the RAS was used to get a target.
system.cpu7.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu7.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.walker.walks                        0                       # Table walker walks requested
system.cpu7.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                         2838511                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.fetch.icacheStallCycles            551179                       # Number of cycles fetch is stalled on an Icache miss
system.cpu7.fetch.Insts                       4457350                       # Number of instructions fetch has processed
system.cpu7.fetch.Branches                     366708                       # Number of branches that fetch encountered
system.cpu7.fetch.predictedBranches            321833                       # Number of branches that fetch has predicted taken
system.cpu7.fetch.Cycles                      2282756                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu7.fetch.SquashCycles                   5921                       # Number of cycles fetch has spent squashing
system.cpu7.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu7.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu7.fetch.CacheLines                   549149                       # Number of cache lines fetched
system.cpu7.fetch.IcacheSquashes                  404                       # Number of outstanding Icache misses that were squashed
system.cpu7.fetch.rateDist::samples           2836902                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::mean             1.577790                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::stdev            2.775625                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::0                 2009332     70.83%     70.83% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::1                   72691      2.56%     73.39% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::2                   70897      2.50%     75.89% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::3                   73889      2.60%     78.49% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::4                   74820      2.64%     81.13% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::5                   71165      2.51%     83.64% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::6                   69415      2.45%     86.09% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::7                  189255      6.67%     92.76% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::8                  205438      7.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::total             2836902                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.branchRate                 0.129190                       # Number of branch fetches per cycle
system.cpu7.fetch.rate                       1.570313                       # Number of inst fetches per cycle
system.cpu7.decode.IdleCycles                  186136                       # Number of cycles decode is idle
system.cpu7.decode.BlockedCycles              2094034                       # Number of cycles decode is blocked
system.cpu7.decode.RunCycles                    89548                       # Number of cycles decode is running
system.cpu7.decode.UnblockCycles               464256                       # Number of cycles decode is unblocking
system.cpu7.decode.SquashCycles                  2928                       # Number of cycles decode is squashing
system.cpu7.decode.BranchResolved                1647                       # Number of times decode resolved a branch
system.cpu7.decode.BranchMispred                   33                       # Number of times decode detected a branch misprediction
system.cpu7.decode.DecodedInsts               4372977                       # Number of instructions handled by decode
system.cpu7.decode.SquashedInsts                  128                       # Number of squashed instructions handled by decode
system.cpu7.rename.SquashCycles                  2928                       # Number of cycles rename is squashing
system.cpu7.rename.IdleCycles                  323844                       # Number of cycles rename is idle
system.cpu7.rename.BlockCycles                 663680                       # Number of cycles rename is blocking
system.cpu7.rename.serializeStallCycles         15161                       # count of cycles rename stalled for serializing inst
system.cpu7.rename.RunCycles                   398482                       # Number of cycles rename is running
system.cpu7.rename.UnblockCycles              1432807                       # Number of cycles rename is unblocking
system.cpu7.rename.RenamedInsts               4355307                       # Number of instructions processed by rename
system.cpu7.rename.ROBFullEvents                    4                       # Number of times rename has blocked due to ROB full
system.cpu7.rename.IQFullEvents               1162873                       # Number of times rename has blocked due to IQ full
system.cpu7.rename.LQFullEvents                337588                       # Number of times rename has blocked due to LQ full
system.cpu7.rename.RenamedOperands            5963199                       # Number of destination operands rename has renamed
system.cpu7.rename.RenameLookups             21457247                       # Number of register rename lookups that rename has made
system.cpu7.rename.int_rename_lookups         7131014                       # Number of integer rename lookups
system.cpu7.rename.CommittedMaps              5881596                       # Number of HB maps that are committed
system.cpu7.rename.UndoneMaps                   81599                       # Number of HB maps that are undone due to squashing
system.cpu7.rename.serializingInsts               401                       # count of serializing insts renamed
system.cpu7.rename.tempSerializingInsts           403                       # count of temporary serializing insts renamed
system.cpu7.rename.skidInsts                  2472753                       # count of insts added to the skid buffer
system.cpu7.memDep0.insertedLoads             1114041                       # Number of loads inserted to the mem dependence unit.
system.cpu7.memDep0.insertedStores              13529                       # Number of stores inserted to the mem dependence unit.
system.cpu7.memDep0.conflictingLoads             6931                       # Number of conflicting loads.
system.cpu7.memDep0.conflictingStores            1940                       # Number of conflicting stores.
system.cpu7.iq.iqInstsAdded                   4343431                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu7.iq.iqNonSpecInstsAdded                812                       # Number of non-speculative instructions added to the IQ
system.cpu7.iq.iqInstsIssued                  7363426                       # Number of instructions issued
system.cpu7.iq.iqSquashedInstsIssued             6986                       # Number of squashed instructions issued
system.cpu7.iq.iqSquashedInstsExamined          40817                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu7.iq.iqSquashedOperandsExamined       145272                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu7.iq.iqSquashedNonSpecRemoved            21                       # Number of squashed non-spec instructions that were removed
system.cpu7.iq.issued_per_cycle::samples      2836902                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::mean        2.595587                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::stdev       1.589152                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::0             469866     16.56%     16.56% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::1             421876     14.87%     31.43% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::2             302965     10.68%     42.11% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::3             233160      8.22%     50.33% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::4            1409035     49.67%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::total        2836902                       # Number of insts issued each cycle
system.cpu7.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntMult                  2736    100.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IntAlu              2409946     32.73%     32.73% # Type of FU issued
system.cpu7.iq.FU_type_0::IntMult              786436     10.68%     43.41% # Type of FU issued
system.cpu7.iq.FU_type_0::IntDiv                    0      0.00%     43.41% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatAdd                  0      0.00%     43.41% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCmp                  0      0.00%     43.41% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCvt                  0      0.00%     43.41% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMult                 0      0.00%     43.41% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatDiv                  0      0.00%     43.41% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatSqrt                 0      0.00%     43.41% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAdd                   0      0.00%     43.41% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAddAcc                0      0.00%     43.41% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAlu                   0      0.00%     43.41% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCmp                   0      0.00%     43.41% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCvt                   0      0.00%     43.41% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMisc                  0      0.00%     43.41% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMult                  0      0.00%     43.41% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMultAcc               0      0.00%     43.41% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShift                 0      0.00%     43.41% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShiftAcc              0      0.00%     43.41% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdSqrt                  0      0.00%     43.41% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAdd              0      0.00%     43.41% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAlu              0      0.00%     43.41% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCmp              0      0.00%     43.41% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCvt              0      0.00%     43.41% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatDiv              0      0.00%     43.41% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMisc             0      0.00%     43.41% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMult             0      0.00%     43.41% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     43.41% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatSqrt             0      0.00%     43.41% # Type of FU issued
system.cpu7.iq.FU_type_0::MemRead             4153716     56.41%     99.82% # Type of FU issued
system.cpu7.iq.FU_type_0::MemWrite              13328      0.18%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::total               7363426                       # Type of FU issued
system.cpu7.iq.rate                          2.594116                       # Inst issue rate
system.cpu7.iq.fu_busy_cnt                       2736                       # FU busy when requested
system.cpu7.iq.fu_busy_rate                  0.000372                       # FU busy rate (busy events/executed inst)
system.cpu7.iq.int_inst_queue_reads          17573472                       # Number of integer instruction queue reads
system.cpu7.iq.int_inst_queue_writes          4385072                       # Number of integer instruction queue writes
system.cpu7.iq.int_inst_queue_wakeup_accesses      4313529                       # Number of integer instruction queue wakeup accesses
system.cpu7.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu7.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu7.iq.int_alu_accesses               7366162                       # Number of integer alu accesses
system.cpu7.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu7.iew.lsq.thread0.forwLoads              24                       # Number of loads that had data forwarded from stores
system.cpu7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu7.iew.lsq.thread0.squashedLoads         9900                       # Number of loads squashed
system.cpu7.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu7.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu7.iew.lsq.thread0.squashedStores          269                       # Number of stores squashed
system.cpu7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu7.iew.lsq.thread0.rescheduledLoads          388                       # Number of loads that were rescheduled
system.cpu7.iew.lsq.thread0.cacheBlocked      3049814                       # Number of times an access to memory failed due to the cache being blocked
system.cpu7.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu7.iew.iewSquashCycles                  2928                       # Number of cycles IEW is squashing
system.cpu7.iew.iewBlockCycles                 218532                       # Number of cycles IEW is blocking
system.cpu7.iew.iewUnblockCycles                43296                       # Number of cycles IEW is unblocking
system.cpu7.iew.iewDispatchedInsts            4344246                       # Number of instructions dispatched to IQ
system.cpu7.iew.iewDispSquashedInsts             2199                       # Number of squashed instructions skipped by dispatch
system.cpu7.iew.iewDispLoadInsts              1114041                       # Number of dispatched load instructions
system.cpu7.iew.iewDispStoreInsts               13529                       # Number of dispatched store instructions
system.cpu7.iew.iewDispNonSpecInsts               400                       # Number of dispatched non-speculative instructions
system.cpu7.iew.iewIQFullEvents                 13657                       # Number of times the IQ has become full, causing a stall
system.cpu7.iew.iewLSQFullEvents                13100                       # Number of times the LSQ has become full, causing a stall
system.cpu7.iew.memOrderViolationEvents            13                       # Number of memory order violations
system.cpu7.iew.predictedTakenIncorrect          2458                       # Number of branches that were predicted taken incorrectly
system.cpu7.iew.predictedNotTakenIncorrect           81                       # Number of branches that were predicted not taken incorrectly
system.cpu7.iew.branchMispredicts                2539                       # Number of branch mispredicts detected at execute
system.cpu7.iew.iewExecutedInsts              7360818                       # Number of executed instructions
system.cpu7.iew.iewExecLoadInsts              4152059                       # Number of load instructions executed
system.cpu7.iew.iewExecSquashedInsts             2604                       # Number of squashed instructions skipped in execute
system.cpu7.iew.exec_swp                            0                       # number of swp insts executed
system.cpu7.iew.exec_nop                            3                       # number of nop insts executed
system.cpu7.iew.exec_refs                     4165368                       # number of memory reference insts executed
system.cpu7.iew.exec_branches                  347525                       # Number of branches executed
system.cpu7.iew.exec_stores                     13309                       # Number of stores executed
system.cpu7.iew.exec_rate                    2.593197                       # Inst execution rate
system.cpu7.iew.wb_sent                       4313977                       # cumulative count of insts sent to commit
system.cpu7.iew.wb_count                      4313529                       # cumulative count of insts written-back
system.cpu7.iew.wb_producers                  3337137                       # num instructions producing a value
system.cpu7.iew.wb_consumers                  4733003                       # num instructions consuming a value
system.cpu7.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu7.iew.wb_rate                      1.519645                       # insts written-back per cycle
system.cpu7.iew.wb_fanout                    0.705078                       # average fanout of values written-back
system.cpu7.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu7.commit.commitSquashedInsts          40777                       # The number of squashed insts skipped by commit
system.cpu7.commit.commitNonSpecStalls            791                       # The number of times commit has been forced to stall to communicate backwards
system.cpu7.commit.branchMispredicts             2532                       # The number of times a branch was mispredicted
system.cpu7.commit.committed_per_cycle::samples      2830441                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::mean     1.520408                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::stdev     2.378645                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::0      1432063     50.60%     50.60% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::1       565595     19.98%     70.58% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::2       271143      9.58%     80.16% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::3       184136      6.51%     86.66% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::4        22659      0.80%     87.46% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::5        76983      2.72%     90.18% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::6         4713      0.17%     90.35% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::7        45884      1.62%     91.97% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::8       227265      8.03%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::total      2830441                       # Number of insts commited each cycle
system.cpu7.commit.committedInsts             4290058                       # Number of instructions committed
system.cpu7.commit.committedOps               4303426                       # Number of ops (including micro ops) committed
system.cpu7.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu7.commit.refs                       1117401                       # Number of memory references committed
system.cpu7.commit.loads                      1104141                       # Number of loads committed
system.cpu7.commit.membars                        397                       # Number of memory barriers committed
system.cpu7.commit.branches                    346294                       # Number of branches committed
system.cpu7.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu7.commit.int_insts                  3959085                       # Number of committed integer instructions.
system.cpu7.commit.function_calls                1175                       # Number of function calls committed.
system.cpu7.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IntAlu         2399590     55.76%     55.76% # Class of committed instruction
system.cpu7.commit.op_class_0::IntMult         786435     18.27%     74.03% # Class of committed instruction
system.cpu7.commit.op_class_0::IntDiv               0      0.00%     74.03% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatAdd             0      0.00%     74.03% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCmp             0      0.00%     74.03% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCvt             0      0.00%     74.03% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMult            0      0.00%     74.03% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatDiv             0      0.00%     74.03% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatSqrt            0      0.00%     74.03% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAdd              0      0.00%     74.03% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAddAcc            0      0.00%     74.03% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAlu              0      0.00%     74.03% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCmp              0      0.00%     74.03% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCvt              0      0.00%     74.03% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMisc             0      0.00%     74.03% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMult             0      0.00%     74.03% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMultAcc            0      0.00%     74.03% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShift            0      0.00%     74.03% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShiftAcc            0      0.00%     74.03% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdSqrt             0      0.00%     74.03% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAdd            0      0.00%     74.03% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAlu            0      0.00%     74.03% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCmp            0      0.00%     74.03% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCvt            0      0.00%     74.03% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatDiv            0      0.00%     74.03% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMisc            0      0.00%     74.03% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMult            0      0.00%     74.03% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.03% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.03% # Class of committed instruction
system.cpu7.commit.op_class_0::MemRead        1104141     25.66%     99.69% # Class of committed instruction
system.cpu7.commit.op_class_0::MemWrite         13260      0.31%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::total          4303426                       # Class of committed instruction
system.cpu7.commit.bw_lim_events               227265                       # number cycles where commit BW limit reached
system.cpu7.rob.rob_reads                     6942335                       # The number of ROB reads
system.cpu7.rob.rob_writes                    8694938                       # The number of ROB writes
system.cpu7.timesIdled                             27                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu7.idleCycles                           1609                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu7.quiesceCycles                      403981                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu7.committedInsts                    4290058                       # Number of Instructions Simulated
system.cpu7.committedOps                      4303426                       # Number of Ops (including micro ops) Simulated
system.cpu7.cpi                              0.661649                       # CPI: Cycles Per Instruction
system.cpu7.cpi_total                        0.661649                       # CPI: Total CPI of All Threads
system.cpu7.ipc                              1.511376                       # IPC: Instructions Per Cycle
system.cpu7.ipc_total                        1.511376                       # IPC: Total IPC of All Threads
system.cpu7.int_regfile_reads                10754281                       # number of integer regfile reads
system.cpu7.int_regfile_writes                3834659                       # number of integer regfile writes
system.cpu7.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu7.cc_regfile_reads                 25398102                       # number of cc regfile reads
system.cpu7.cc_regfile_writes                 2063891                       # number of cc regfile writes
system.cpu7.misc_regfile_reads                1154445                       # number of misc regfile reads
system.cpu7.misc_regfile_writes                    26                       # number of misc regfile writes
system.cpu7.dcache.tags.replacements           265994                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          871.459113                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs             600330                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs           267016                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs             2.248292                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle        283652500                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data   871.459113                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.851034                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.851034                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1          638                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2          380                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses          2504958                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses         2504958                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::cpu7.data       591189                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         591189                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data         9133                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total          9133                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::cpu7.data            2                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::cpu7.data            1                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu7.dcache.demand_hits::cpu7.data       600322                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          600322                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data       600324                       # number of overall hits
system.cpu7.dcache.overall_hits::total         600324                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data       514511                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       514511                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data         4118                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total         4118                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::cpu7.data            3                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data            6                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data            4                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data       518629                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        518629                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data       518632                       # number of overall misses
system.cpu7.dcache.overall_misses::total       518632                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::cpu7.data   8989671054                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   8989671054                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::cpu7.data    152230583                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total    152230583                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::cpu7.data        30995                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total        30995                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::cpu7.data        45001                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total        45001                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::cpu7.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.demand_miss_latency::cpu7.data   9141901637                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   9141901637                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::cpu7.data   9141901637                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   9141901637                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::cpu7.data      1105700                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      1105700                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data        13251                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        13251                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::cpu7.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data      1118951                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1118951                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data      1118956                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1118956                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.465326                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.465326                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.310769                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.310769                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::cpu7.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data     0.857143                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.857143                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data            1                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.463496                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.463496                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.463496                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.463496                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::cpu7.data 17472.262117                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 17472.262117                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::cpu7.data 36967.115833                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 36967.115833                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::cpu7.data  5165.833333                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total  5165.833333                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::cpu7.data 11250.250000                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 11250.250000                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::cpu7.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::cpu7.data 17627.054478                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 17627.054478                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::cpu7.data 17626.952515                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 17626.952515                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs      2005159                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets           33                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs           253026                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs     7.924715                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets           33                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        21584                       # number of writebacks
system.cpu7.dcache.writebacks::total            21584                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::cpu7.data       249550                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total       249550                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::cpu7.data         2062                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total         2062                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::cpu7.data       251612                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       251612                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::cpu7.data       251612                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       251612                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::cpu7.data       264961                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total       264961                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::cpu7.data         2056                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total         2056                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::cpu7.data            2                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::cpu7.data            6                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::cpu7.data            4                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::cpu7.data       267017                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total       267017                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::cpu7.data       267019                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total       267019                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::cpu7.data   4958949899                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   4958949899                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::cpu7.data     77545615                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     77545615                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::cpu7.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::cpu7.data        21005                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total        21005                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::cpu7.data        40499                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total        40499                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::cpu7.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::cpu7.data   5036495514                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   5036495514                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::cpu7.data   5036500514                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   5036500514                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::cpu7.data     0.239632                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.239632                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::cpu7.data     0.155158                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.155158                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::cpu7.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::cpu7.data     0.857143                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.857143                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::cpu7.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::cpu7.data     0.238632                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.238632                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::cpu7.data     0.238632                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.238632                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::cpu7.data 18715.772884                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 18715.772884                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::cpu7.data 37716.738813                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 37716.738813                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::cpu7.data         2500                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu7.data  3500.833333                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3500.833333                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::cpu7.data 10124.750000                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 10124.750000                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu7.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::cpu7.data 18862.078122                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 18862.078122                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::cpu7.data 18861.955569                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 18861.955569                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements                0                       # number of replacements
system.cpu7.icache.tags.tagsinuse           39.584029                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs             549084                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs               53                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs         10360.075472                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst    39.584029                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.077313                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.077313                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses          1098351                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses         1098351                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::cpu7.inst       549084                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         549084                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst       549084                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          549084                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst       549084                       # number of overall hits
system.cpu7.icache.overall_hits::total         549084                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst           65                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           65                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst           65                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            65                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst           65                       # number of overall misses
system.cpu7.icache.overall_misses::total           65                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::cpu7.inst      1865708                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      1865708                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::cpu7.inst      1865708                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      1865708                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::cpu7.inst      1865708                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      1865708                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::cpu7.inst       549149                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       549149                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst       549149                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       549149                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst       549149                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       549149                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.000118                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000118                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.000118                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000118                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.000118                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000118                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::cpu7.inst 28703.200000                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 28703.200000                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::cpu7.inst 28703.200000                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 28703.200000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::cpu7.inst 28703.200000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 28703.200000                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::cpu7.inst           12                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::cpu7.inst           12                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::cpu7.inst           12                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::cpu7.inst           53                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::cpu7.inst           53                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::cpu7.inst           53                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::cpu7.inst      1544780                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      1544780                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::cpu7.inst      1544780                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      1544780                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::cpu7.inst      1544780                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      1544780                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::cpu7.inst     0.000097                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000097                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::cpu7.inst     0.000097                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000097                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::cpu7.inst     0.000097                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000097                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::cpu7.inst 29146.792453                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 29146.792453                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::cpu7.inst 29146.792453                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 29146.792453                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::cpu7.inst 29146.792453                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 29146.792453                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  5261.415766                       # Cycle average of tags in use
system.l2.tags.total_refs                     1354751                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      6868                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    197.255533                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     4662.209812                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       454.975547                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        99.119183                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        24.589967                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         1.739872                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         0.068766                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         2.010231                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         0.875946                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         1.609601                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.inst         0.908718                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.data         3.113110                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.data         1.063861                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.inst         0.001801                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.data         4.631274                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.inst         1.748255                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.data         2.749823                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.142279                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.013885                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.003025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000750                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000053                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000027                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000049                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.inst        0.000028                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.data        0.000095                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.data        0.000032                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.inst        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.data        0.000141                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.inst        0.000053                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.data        0.000084                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.160566                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          6868                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          107                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1351                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5357                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.209595                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11094470                       # Number of tag accesses
system.l2.tags.data_accesses                 11094470                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                 107                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data              160041                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                  21                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data              137889                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst                  25                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data              138003                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.inst                  33                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.data              154921                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.inst                  36                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.data              137580                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.inst                  46                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.data              138077                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.inst                  41                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.data              137926                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.inst                  45                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.data              137944                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1142735                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           219129                       # number of Writeback hits
system.l2.Writeback_hits::total                219129                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu1.data              1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu3.data              1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data              1814                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data              1791                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data              1792                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu3.data              1792                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu4.data              1792                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu5.data              1792                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu6.data              1792                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu7.data              1791                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 14356                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                  107                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data               161855                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                   21                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data               139680                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                   25                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data               139795                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst                   33                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data               156713                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.inst                   36                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.data               139372                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.inst                   46                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.data               139869                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.inst                   41                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.data               139718                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.inst                   45                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.data               139735                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1157091                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                 107                       # number of overall hits
system.l2.overall_hits::cpu0.data              161855                       # number of overall hits
system.l2.overall_hits::cpu1.inst                  21                       # number of overall hits
system.l2.overall_hits::cpu1.data              139680                       # number of overall hits
system.l2.overall_hits::cpu2.inst                  25                       # number of overall hits
system.l2.overall_hits::cpu2.data              139795                       # number of overall hits
system.l2.overall_hits::cpu3.inst                  33                       # number of overall hits
system.l2.overall_hits::cpu3.data              156713                       # number of overall hits
system.l2.overall_hits::cpu4.inst                  36                       # number of overall hits
system.l2.overall_hits::cpu4.data              139372                       # number of overall hits
system.l2.overall_hits::cpu5.inst                  46                       # number of overall hits
system.l2.overall_hits::cpu5.data              139869                       # number of overall hits
system.l2.overall_hits::cpu6.inst                  41                       # number of overall hits
system.l2.overall_hits::cpu6.data              139718                       # number of overall hits
system.l2.overall_hits::cpu7.inst                  45                       # number of overall hits
system.l2.overall_hits::cpu7.data              139735                       # number of overall hits
system.l2.overall_hits::total                 1157091                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               510                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data               129                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst                33                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data                 5                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst                30                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data                 7                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst                20                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data                 4                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.inst                18                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.data                 7                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.inst                 9                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.data                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.inst                14                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.data                 8                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.inst                 8                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.data                 4                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   808                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data              4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  4                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu7.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                1                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data            4507                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data             260                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data             260                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data             260                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu4.data             260                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu5.data             260                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu6.data             260                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu7.data             261                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6328                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                510                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data               4636                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                 33                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                265                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                 30                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data                267                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                 20                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data                264                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.inst                 18                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.data                267                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.inst                  9                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.data                262                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.inst                 14                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.data                268                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.inst                  8                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.data                265                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7136                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               510                       # number of overall misses
system.l2.overall_misses::cpu0.data              4636                       # number of overall misses
system.l2.overall_misses::cpu1.inst                33                       # number of overall misses
system.l2.overall_misses::cpu1.data               265                       # number of overall misses
system.l2.overall_misses::cpu2.inst                30                       # number of overall misses
system.l2.overall_misses::cpu2.data               267                       # number of overall misses
system.l2.overall_misses::cpu3.inst                20                       # number of overall misses
system.l2.overall_misses::cpu3.data               264                       # number of overall misses
system.l2.overall_misses::cpu4.inst                18                       # number of overall misses
system.l2.overall_misses::cpu4.data               267                       # number of overall misses
system.l2.overall_misses::cpu5.inst                 9                       # number of overall misses
system.l2.overall_misses::cpu5.data               262                       # number of overall misses
system.l2.overall_misses::cpu6.inst                14                       # number of overall misses
system.l2.overall_misses::cpu6.data               268                       # number of overall misses
system.l2.overall_misses::cpu7.inst                 8                       # number of overall misses
system.l2.overall_misses::cpu7.data               265                       # number of overall misses
system.l2.overall_misses::total                  7136                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     40647000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data     11123750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst      3554000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data       689750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.inst      2925750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.data       892750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.inst      2062250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.data       578250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu4.inst      1667250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu4.data       837750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu5.inst      1049000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu5.data       165000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu6.inst      1357250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu6.data       893750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu7.inst       688250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu7.data       330500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        69462250                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu0.data        93497                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        93497                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data    330930749                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data     22072250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data     22094500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu3.data     22110750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu4.data     22480000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu5.data     22246250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu6.data     22455000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu7.data     22300000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     486689499                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     40647000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data    342054499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      3554000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data     22762000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst      2925750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data     22987250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.inst      2062250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.data     22689000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.inst      1667250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.data     23317750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu5.inst      1049000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu5.data     22411250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu6.inst      1357250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu6.data     23348750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu7.inst       688250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu7.data     22630500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        556151749                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     40647000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data    342054499                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      3554000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data     22762000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst      2925750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data     22987250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.inst      2062250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.data     22689000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.inst      1667250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.data     23317750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu5.inst      1049000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu5.data     22411250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu6.inst      1357250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu6.data     23348750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu7.inst       688250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu7.data     22630500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       556151749                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             617                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data          160170                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst              54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data          137894                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst              55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data          138010                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst              53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data          154925                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.inst              54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.data          137587                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.inst              55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.data          138079                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.inst              55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.data          137934                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.inst              53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.data          137948                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             1143543                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       219129                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            219129                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                5                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu3.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu7.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data          6321                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data          2051                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data          2052                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data          2052                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu4.data          2052                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu5.data          2052                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu6.data          2052                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu7.data          2052                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20684                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              617                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data           166491                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst               54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data           139945                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst               55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data           140062                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst               53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data           156977                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.inst               54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.data           139639                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.inst               55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.data           140131                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.inst               55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.data           139986                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.inst               53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.data           140000                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1164227                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             617                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data          166491                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst              54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data          139945                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst              55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data          140062                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst              53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data          156977                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.inst              54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.data          139639                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.inst              55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.data          140131                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.inst              55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.data          139986                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.inst              53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.data          140000                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1164227                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.826580                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.000805                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.611111                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.000036                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.545455                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.000051                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst       0.377358                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data       0.000026                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.inst       0.333333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.data       0.000051                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.inst       0.163636                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.data       0.000014                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.inst       0.254545                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.data       0.000058                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.inst       0.150943                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.data       0.000029                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.000707                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.800000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.800000                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.713020                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.126767                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.126706                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data     0.126706                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu4.data     0.126706                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu5.data     0.126706                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu6.data     0.126706                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu7.data     0.127193                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.305937                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.826580                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.027845                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.611111                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.001894                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.545455                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.001906                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.377358                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.001682                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.inst        0.333333                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.data        0.001912                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.inst        0.163636                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.data        0.001870                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.inst        0.254545                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.data        0.001914                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.inst        0.150943                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.data        0.001893                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.006129                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.826580                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.027845                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.611111                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.001894                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.545455                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.001906                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.377358                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.001682                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.inst       0.333333                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.data       0.001912                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.inst       0.163636                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.data       0.001870                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.inst       0.254545                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.data       0.001914                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.inst       0.150943                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.data       0.001893                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.006129                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst        79700                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data 86230.620155                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst 107696.969697                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data       137950                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.inst        97525                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.data 127535.714286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.inst 103112.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.data 144562.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu4.inst        92625                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu4.data 119678.571429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu5.inst 116555.555556                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu5.data        82500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu6.inst 96946.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu6.data 111718.750000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu7.inst 86031.250000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu7.data        82625                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 85968.131188                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu0.data 23374.250000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 23374.250000                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 73425.948303                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 84893.269231                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data 84978.846154                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu3.data 85041.346154                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu4.data 86461.538462                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu5.data 85562.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu6.data 86365.384615                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu7.data 85440.613027                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76910.477086                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst        79700                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 73782.247412                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 107696.969697                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 85894.339623                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst        97525                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data 86094.569288                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.inst 103112.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.data 85943.181818                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.inst        92625                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.data 87332.397004                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu5.inst 116555.555556                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu5.data 85539.122137                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu6.inst 96946.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu6.data 87122.201493                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu7.inst 86031.250000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu7.data 85398.113208                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77936.063481                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst        79700                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 73782.247412                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 107696.969697                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 85894.339623                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst        97525                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data 86094.569288                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.inst 103112.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.data 85943.181818                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.inst        92625                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.data 87332.397004                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu5.inst 116555.555556                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu5.data 85539.122137                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu6.inst 96946.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu6.data 87122.201493                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu7.inst 86031.250000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu7.data 85398.113208                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77936.063481                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets              634                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       1                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          634                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu0.inst              6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data             15                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst              3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.data              3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.inst             28                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.data              3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.inst             19                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.data              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu4.inst             16                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu4.data              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu5.inst              9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu6.inst             13                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu6.data              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu7.inst              6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                127                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data              15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              28                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.inst              19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu4.inst              16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu4.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu5.inst               9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu6.inst              13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu6.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu7.inst               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 127                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data             15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             28                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.inst             19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu4.inst             16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu4.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu5.inst              9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu6.inst             13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu6.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu7.inst              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                127                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          504                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data          114                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst           30                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.data            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.inst            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.data            4                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.data            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu4.inst            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu4.data            5                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu5.data            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu6.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu6.data            6                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu7.inst            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu7.data            4                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              681                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             4                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu7.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            1                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data         4507                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data          260                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data          260                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu3.data          260                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu4.data          260                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu5.data          260                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu6.data          260                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu7.data          261                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6328                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           504                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data          4621                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst            30                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data           262                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst             2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data           264                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.inst             1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.data           262                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu4.inst             2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu4.data           265                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu5.data           262                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu6.inst             1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu6.data           266                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu7.inst             2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu7.data           265                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7009                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          504                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data         4621                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst           30                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data          262                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data          264                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.data          262                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu4.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu4.data          265                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu5.data          262                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu6.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu6.data          266                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu7.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu7.data          265                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7009                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     33578500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      8620250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst      2978000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.data       153000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.inst       117250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.data       295250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.inst        56250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.data       127250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu4.inst       113250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu4.data       384750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu5.data       140000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu6.inst        83750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu6.data       407750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu7.inst       179000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu7.data       280500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     47514750                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data        71004                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        71004                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu7.data        19000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        19000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data    274669751                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data     18825750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data     18854000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu3.data     18866250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu4.data     19235500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu5.data     19001750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu6.data     19207500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu7.data     19041500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    407702001                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     33578500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data    283290001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      2978000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data     18978750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst       117250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data     19149250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.inst        56250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.data     18993500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu4.inst       113250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu4.data     19620250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu5.data     19141750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu6.inst        83750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu6.data     19615250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu7.inst       179000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu7.data     19322000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    455216751                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     33578500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data    283290001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      2978000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data     18978750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst       117250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data     19149250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.inst        56250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.data     18993500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu4.inst       113250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu4.data     19620250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu5.data     19141750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu6.inst        83750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu6.data     19615250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu7.inst       179000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu7.data     19322000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    455216751                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.816856                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.000712                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.555556                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.data     0.000015                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.inst     0.036364                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.data     0.000029                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.inst     0.018868                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.data     0.000013                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu4.inst     0.037037                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu4.data     0.000036                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu5.data     0.000014                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu6.inst     0.018182                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu6.data     0.000043                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu7.inst     0.037736                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu7.data     0.000029                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.000596                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.800000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu7.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.713020                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.126767                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data     0.126706                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu3.data     0.126706                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu4.data     0.126706                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu5.data     0.126706                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu6.data     0.126706                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu7.data     0.127193                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.305937                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.816856                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.027755                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.555556                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.001872                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.036364                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.001885                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.inst     0.018868                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.data     0.001669                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu4.inst     0.037037                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu4.data     0.001898                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu5.data     0.001870                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu6.inst     0.018182                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu6.data     0.001900                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu7.inst     0.037736                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu7.data     0.001893                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.006020                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.816856                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.027755                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.555556                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.001872                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.036364                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.001885                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.inst     0.018868                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.data     0.001669                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu4.inst     0.037037                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu4.data     0.001898                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu5.data     0.001870                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu6.inst     0.018182                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu6.data     0.001900                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu7.inst     0.037736                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu7.data     0.001893                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.006020                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 66624.007937                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 75616.228070                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 99266.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.data        76500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.inst        58625                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.data 73812.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.inst        56250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.data        63625                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu4.inst        56625                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu4.data        76950                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu5.data        70000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu6.inst        83750                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu6.data 67958.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu7.inst        89500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu7.data        70125                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 69772.026432                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data        17751                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        17751                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu7.data        19000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        19000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 60942.922343                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 72406.730769                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data 72515.384615                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu3.data 72562.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu4.data 73982.692308                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu5.data 73083.653846                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu6.data        73875                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu7.data 72955.938697                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64428.255531                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 66624.007937                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 61304.912573                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 99266.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 72437.977099                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst        58625                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data 72535.037879                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.inst        56250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.data 72494.274809                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu4.inst        56625                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu4.data 74038.679245                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu5.data 73060.114504                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu6.inst        83750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu6.data 73741.541353                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu7.inst        89500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu7.data 72913.207547                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 64947.460551                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 66624.007937                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 61304.912573                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 99266.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 72437.977099                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst        58625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data 72535.037879                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.inst        56250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.data 72494.274809                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu4.inst        56625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu4.data 74038.679245                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu5.data 73060.114504                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu6.inst        83750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu6.data 73741.541353                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu7.inst        89500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu7.data 72913.207547                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64947.460551                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 680                       # Transaction distribution
system.membus.trans_dist::ReadResp                679                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               13                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             20                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               6                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6327                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6327                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        14052                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  14052                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       448384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  448384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               27                       # Total snoops (count)
system.membus.snoop_fanout::samples              7040                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7040    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7040                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7905001                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           37193744                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq            2121163                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2121161                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           219129                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              13                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            22                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             35                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20699                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20699                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1232                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       484611                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       428620                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       428736                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       466745                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side       428380                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side       428889                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side       428677                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side       428614                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3525262                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        39360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     13628480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     10340800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     10348416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     12783168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side     10325248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side     10359040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side     10344512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side     10341376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               88534656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          977665                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          2361030                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  15                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15               2361030    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             15                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             15                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2361030                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1399644998                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             86.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1021727                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         412297238                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            25.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             85239                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         404215863                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization            24.9                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             94945                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy         404026475                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization            24.9                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy            87451                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy        404309381                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization           24.9                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy            88452                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy        404143714                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization           24.9                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy            86710                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy        403994973                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization           24.9                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy            87954                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy        404186584                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization           24.9                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy            83220                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy        404155065                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization           24.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
