Analysis & Synthesis report for 1PTEST
Thu Nov 30 20:45:29 2023
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |DE10_LITE_Golden_Top|TEST:test|CONTROL:c0|nxt
  9. State Machine - |DE10_LITE_Golden_Top|TEST:test|CONTROL:c0|cur
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Port Connectivity Checks: "TEST:test|INPUT:i0"
 16. Port Connectivity Checks: "TEST:test|CONTROL:c0"
 17. Port Connectivity Checks: "TEST:test"
 18. Post-Synthesis Netlist Statistics for Top Partition
 19. Elapsed Time Per Partition
 20. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Nov 30 20:45:29 2023           ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Revision Name                      ; 1PTEST                                          ;
; Top-level Entity Name              ; DE10_LITE_Golden_Top                            ;
; Family                             ; MAX 10                                          ;
; Total logic elements               ; 204                                             ;
;     Total combinational functions  ; 197                                             ;
;     Dedicated logic registers      ; 81                                              ;
; Total registers                    ; 81                                              ;
; Total pins                         ; 185                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
; UFM blocks                         ; 0                                               ;
; ADC blocks                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                ;
+------------------------------------------------------------------+----------------------+--------------------+
; Option                                                           ; Setting              ; Default Value      ;
+------------------------------------------------------------------+----------------------+--------------------+
; Device                                                           ; 10M50DAF484C6GES     ;                    ;
; Top-level entity name                                            ; DE10_LITE_Golden_Top ; 1PTEST             ;
; Family name                                                      ; MAX 10               ; Cyclone V          ;
; Use smart compilation                                            ; Off                  ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                   ; On                 ;
; Enable compact report table                                      ; Off                  ; Off                ;
; Restructure Multiplexers                                         ; Auto                 ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                  ; Off                ;
; Preserve fewer node names                                        ; On                   ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable               ; Enable             ;
; Verilog Version                                                  ; Verilog_2001         ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993            ; VHDL_1993          ;
; State Machine Processing                                         ; Auto                 ; Auto               ;
; Safe State Machine                                               ; Off                  ; Off                ;
; Extract Verilog State Machines                                   ; On                   ; On                 ;
; Extract VHDL State Machines                                      ; On                   ; On                 ;
; Ignore Verilog initial constructs                                ; Off                  ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000                 ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                  ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                   ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                   ; On                 ;
; Parallel Synthesis                                               ; On                   ; On                 ;
; DSP Block Balancing                                              ; Auto                 ; Auto               ;
; NOT Gate Push-Back                                               ; On                   ; On                 ;
; Power-Up Don't Care                                              ; On                   ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                  ; Off                ;
; Remove Duplicate Registers                                       ; On                   ; On                 ;
; Ignore CARRY Buffers                                             ; Off                  ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                  ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                  ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                  ; Off                ;
; Ignore LCELL Buffers                                             ; Off                  ; Off                ;
; Ignore SOFT Buffers                                              ; On                   ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                  ; Off                ;
; Optimization Technique                                           ; Balanced             ; Balanced           ;
; Carry Chain Length                                               ; 70                   ; 70                 ;
; Auto Carry Chains                                                ; On                   ; On                 ;
; Auto Open-Drain Pins                                             ; On                   ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                  ; Off                ;
; Auto ROM Replacement                                             ; On                   ; On                 ;
; Auto RAM Replacement                                             ; On                   ; On                 ;
; Auto DSP Block Replacement                                       ; On                   ; On                 ;
; Auto Shift Register Replacement                                  ; Auto                 ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                 ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                   ; On                 ;
; Strict RAM Replacement                                           ; Off                  ; Off                ;
; Allow Synchronous Control Signals                                ; On                   ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                  ; Off                ;
; Auto RAM Block Balancing                                         ; On                   ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                  ; Off                ;
; Auto Resource Sharing                                            ; Off                  ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                  ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                  ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                  ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                   ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                  ; Off                ;
; Timing-Driven Synthesis                                          ; On                   ; On                 ;
; Report Parameter Settings                                        ; On                   ; On                 ;
; Report Source Assignments                                        ; On                   ; On                 ;
; Report Connectivity Checks                                       ; On                   ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                  ; Off                ;
; Synchronization Register Chain Length                            ; 2                    ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation   ; Normal compilation ;
; HDL message level                                                ; Level2               ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                  ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                 ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                 ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                  ; 100                ;
; Clock MUX Protection                                             ; On                   ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                  ; Off                ;
; Block Design Naming                                              ; Auto                 ; Auto               ;
; SDC constraint protection                                        ; Off                  ; Off                ;
; Synthesis Effort                                                 ; Auto                 ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                   ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                  ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium               ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto                 ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                   ; On                 ;
+------------------------------------------------------------------+----------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                   ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                               ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+
; READY.v                          ; yes             ; User Verilog HDL File        ; C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/READY.v                ;         ;
; INPUT.v                          ; yes             ; User Verilog HDL File        ; C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/INPUT.v                ;         ;
; DB.v                             ; yes             ; User Verilog HDL File        ; C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DB.v                   ;         ;
; CONTROL.v                        ; yes             ; User Verilog HDL File        ; C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v              ;         ;
; BTN_IN.v                         ; yes             ; User Verilog HDL File        ; C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/BTN_IN.v               ;         ;
; DE10_LITE_Golden_Top.v           ; yes             ; User Verilog HDL File        ; C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v ;         ;
; test.v                           ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/test.v                 ;         ;
; seg7dec_1.v                      ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_1.v            ;         ;
; seg7dec_2.v                      ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_2.v            ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                       ;
+---------------------------------------------+---------------------+
; Resource                                    ; Usage               ;
+---------------------------------------------+---------------------+
; Estimated Total logic elements              ; 204                 ;
;                                             ;                     ;
; Total combinational functions               ; 197                 ;
; Logic element usage by number of LUT inputs ;                     ;
;     -- 4 input functions                    ; 103                 ;
;     -- 3 input functions                    ; 49                  ;
;     -- <=2 input functions                  ; 45                  ;
;                                             ;                     ;
; Logic elements by mode                      ;                     ;
;     -- normal mode                          ; 177                 ;
;     -- arithmetic mode                      ; 20                  ;
;                                             ;                     ;
; Total registers                             ; 81                  ;
;     -- Dedicated logic registers            ; 81                  ;
;     -- I/O registers                        ; 0                   ;
;                                             ;                     ;
; I/O pins                                    ; 185                 ;
;                                             ;                     ;
; Embedded Multiplier 9-bit elements          ; 0                   ;
;                                             ;                     ;
; Maximum fan-out node                        ; MAX10_CLK1_50~input ;
; Maximum fan-out                             ; 81                  ;
; Total fan-out                               ; 1162                ;
; Average fan-out                             ; 1.62                ;
+---------------------------------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                  ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                          ; Entity Name          ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------+----------------------+--------------+
; |DE10_LITE_Golden_Top      ; 197 (0)             ; 81 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 185  ; 0            ; 0          ; |DE10_LITE_Golden_Top                        ; DE10_LITE_Golden_Top ; work         ;
;    |TEST:test|             ; 197 (0)             ; 81 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|TEST:test              ; TEST                 ; work         ;
;       |BTN_IN:b0|          ; 48 (48)             ; 39 (39)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|TEST:test|BTN_IN:b0    ; BTN_IN               ; work         ;
;       |CONTROL:c0|         ; 10 (10)             ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|TEST:test|CONTROL:c0   ; CONTROL              ; work         ;
;       |DB:d0|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|TEST:test|DB:d0        ; DB                   ; work         ;
;       |INPUT:i0|           ; 40 (40)             ; 28 (28)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|TEST:test|INPUT:i0     ; INPUT                ; work         ;
;       |READY:r0|           ; 1 (1)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|TEST:test|READY:r0     ; READY                ; work         ;
;       |SEG7DEC_1:s0|       ; 21 (21)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|TEST:test|SEG7DEC_1:s0 ; SEG7DEC_1            ; work         ;
;       |SEG7DEC_1:s2|       ; 20 (20)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|TEST:test|SEG7DEC_1:s2 ; SEG7DEC_1            ; work         ;
;       |SEG7DEC_1:s4|       ; 20 (20)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|TEST:test|SEG7DEC_1:s4 ; SEG7DEC_1            ; work         ;
;       |SEG7DEC_2:s1|       ; 12 (12)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|TEST:test|SEG7DEC_2:s1 ; SEG7DEC_2            ; work         ;
;       |SEG7DEC_2:s3|       ; 11 (11)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|TEST:test|SEG7DEC_2:s3 ; SEG7DEC_2            ; work         ;
;       |SEG7DEC_2:s5|       ; 14 (14)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|TEST:test|SEG7DEC_2:s5 ; SEG7DEC_2            ; work         ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_LITE_Golden_Top|TEST:test|CONTROL:c0|nxt                                                        ;
+--------------+----------+---------+----------+----------+-----------+----------+-----------+--------------+-----------+
; Name         ; nxt.LOSE ; nxt.WIN ; nxt.OUCH ; nxt.GOOD ; nxt.WRONG ; nxt.DRAW ; nxt.INPUT ; nxt.QUESTION ; nxt.READY ;
+--------------+----------+---------+----------+----------+-----------+----------+-----------+--------------+-----------+
; nxt.READY    ; 0        ; 0       ; 0        ; 0        ; 0         ; 0        ; 0         ; 0            ; 0         ;
; nxt.QUESTION ; 0        ; 0       ; 0        ; 0        ; 0         ; 0        ; 0         ; 1            ; 1         ;
; nxt.INPUT    ; 0        ; 0       ; 0        ; 0        ; 0         ; 0        ; 1         ; 0            ; 1         ;
; nxt.DRAW     ; 0        ; 0       ; 0        ; 0        ; 0         ; 1        ; 0         ; 0            ; 1         ;
; nxt.WRONG    ; 0        ; 0       ; 0        ; 0        ; 1         ; 0        ; 0         ; 0            ; 1         ;
; nxt.GOOD     ; 0        ; 0       ; 0        ; 1        ; 0         ; 0        ; 0         ; 0            ; 1         ;
; nxt.OUCH     ; 0        ; 0       ; 1        ; 0        ; 0         ; 0        ; 0         ; 0            ; 1         ;
; nxt.WIN      ; 0        ; 1       ; 0        ; 0        ; 0         ; 0        ; 0         ; 0            ; 1         ;
; nxt.LOSE     ; 1        ; 0       ; 0        ; 0        ; 0         ; 0        ; 0         ; 0            ; 1         ;
+--------------+----------+---------+----------+----------+-----------+----------+-----------+--------------+-----------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_LITE_Golden_Top|TEST:test|CONTROL:c0|cur                                                        ;
+--------------+----------+---------+----------+----------+-----------+----------+-----------+--------------+-----------+
; Name         ; cur.LOSE ; cur.WIN ; cur.OUCH ; cur.GOOD ; cur.WRONG ; cur.DRAW ; cur.INPUT ; cur.QUESTION ; cur.READY ;
+--------------+----------+---------+----------+----------+-----------+----------+-----------+--------------+-----------+
; cur.READY    ; 0        ; 0       ; 0        ; 0        ; 0         ; 0        ; 0         ; 0            ; 0         ;
; cur.QUESTION ; 0        ; 0       ; 0        ; 0        ; 0         ; 0        ; 0         ; 1            ; 1         ;
; cur.INPUT    ; 0        ; 0       ; 0        ; 0        ; 0         ; 0        ; 1         ; 0            ; 1         ;
; cur.DRAW     ; 0        ; 0       ; 0        ; 0        ; 0         ; 1        ; 0         ; 0            ; 1         ;
; cur.WRONG    ; 0        ; 0       ; 0        ; 0        ; 1         ; 0        ; 0         ; 0            ; 1         ;
; cur.GOOD     ; 0        ; 0       ; 0        ; 1        ; 0         ; 0        ; 0         ; 0            ; 1         ;
; cur.OUCH     ; 0        ; 0       ; 1        ; 0        ; 0         ; 0        ; 0         ; 0            ; 1         ;
; cur.WIN      ; 0        ; 1       ; 0        ; 0        ; 0         ; 0        ; 0         ; 0            ; 1         ;
; cur.LOSE     ; 1        ; 0       ; 0        ; 0        ; 0         ; 0        ; 0         ; 0            ; 1         ;
+--------------+----------+---------+----------+----------+-----------+----------+-----------+--------------+-----------+


+---------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                           ;
+-----------------------------------------------------+--------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal            ; Free of Timing Hazards ;
+-----------------------------------------------------+--------------------------------+------------------------+
; TEST:test|SEG7DEC_1:s0|nHEX[0]                      ; TEST:test|SEG7DEC_1:s0|nHEX[6] ; yes                    ;
; TEST:test|SEG7DEC_1:s0|nHEX[1]                      ; TEST:test|SEG7DEC_1:s0|nHEX[6] ; yes                    ;
; TEST:test|SEG7DEC_1:s0|nHEX[2]                      ; TEST:test|SEG7DEC_1:s0|nHEX[6] ; yes                    ;
; TEST:test|SEG7DEC_1:s0|nHEX[3]                      ; TEST:test|SEG7DEC_1:s0|nHEX[6] ; yes                    ;
; TEST:test|SEG7DEC_1:s0|nHEX[4]                      ; TEST:test|SEG7DEC_1:s0|nHEX[6] ; yes                    ;
; TEST:test|SEG7DEC_1:s0|nHEX[5]                      ; TEST:test|SEG7DEC_1:s0|nHEX[6] ; yes                    ;
; TEST:test|SEG7DEC_1:s0|nHEX[6]                      ; TEST:test|SEG7DEC_1:s0|nHEX[6] ; yes                    ;
; TEST:test|SEG7DEC_2:s1|nHEX[0]                      ; TEST:test|SEG7DEC_1:s0|nHEX[6] ; yes                    ;
; TEST:test|SEG7DEC_2:s1|nHEX[1]                      ; TEST:test|SEG7DEC_1:s0|nHEX[6] ; yes                    ;
; TEST:test|SEG7DEC_2:s1|nHEX[2]                      ; TEST:test|SEG7DEC_1:s0|nHEX[6] ; yes                    ;
; TEST:test|SEG7DEC_2:s1|nHEX[3]                      ; TEST:test|SEG7DEC_1:s0|nHEX[6] ; yes                    ;
; TEST:test|SEG7DEC_2:s1|nHEX[4]                      ; TEST:test|SEG7DEC_1:s0|nHEX[6] ; yes                    ;
; TEST:test|SEG7DEC_2:s1|nHEX[5]                      ; TEST:test|SEG7DEC_1:s0|nHEX[6] ; yes                    ;
; TEST:test|SEG7DEC_2:s1|nHEX[6]                      ; TEST:test|SEG7DEC_1:s0|nHEX[6] ; yes                    ;
; TEST:test|SEG7DEC_1:s2|nHEX[0]                      ; TEST:test|SEG7DEC_1:s0|nHEX[6] ; yes                    ;
; TEST:test|SEG7DEC_1:s2|nHEX[1]                      ; TEST:test|SEG7DEC_1:s0|nHEX[6] ; yes                    ;
; TEST:test|SEG7DEC_1:s2|nHEX[2]                      ; TEST:test|SEG7DEC_1:s0|nHEX[6] ; yes                    ;
; TEST:test|SEG7DEC_1:s2|nHEX[3]                      ; TEST:test|SEG7DEC_1:s0|nHEX[6] ; yes                    ;
; TEST:test|SEG7DEC_1:s2|nHEX[4]                      ; TEST:test|SEG7DEC_1:s0|nHEX[6] ; yes                    ;
; TEST:test|SEG7DEC_1:s2|nHEX[5]                      ; TEST:test|SEG7DEC_1:s0|nHEX[6] ; yes                    ;
; TEST:test|SEG7DEC_1:s2|nHEX[6]                      ; TEST:test|SEG7DEC_1:s0|nHEX[6] ; yes                    ;
; TEST:test|SEG7DEC_2:s3|nHEX[0]                      ; TEST:test|SEG7DEC_1:s0|nHEX[6] ; yes                    ;
; TEST:test|SEG7DEC_2:s3|nHEX[1]                      ; TEST:test|SEG7DEC_1:s0|nHEX[6] ; yes                    ;
; TEST:test|SEG7DEC_2:s3|nHEX[2]                      ; TEST:test|SEG7DEC_1:s0|nHEX[6] ; yes                    ;
; TEST:test|SEG7DEC_2:s3|nHEX[3]                      ; TEST:test|SEG7DEC_1:s0|nHEX[6] ; yes                    ;
; TEST:test|SEG7DEC_2:s3|nHEX[4]                      ; TEST:test|SEG7DEC_1:s0|nHEX[6] ; yes                    ;
; TEST:test|SEG7DEC_2:s3|nHEX[5]                      ; TEST:test|SEG7DEC_1:s0|nHEX[6] ; yes                    ;
; TEST:test|SEG7DEC_2:s3|nHEX[6]                      ; TEST:test|SEG7DEC_1:s0|nHEX[6] ; yes                    ;
; TEST:test|SEG7DEC_1:s4|nHEX[0]                      ; TEST:test|SEG7DEC_1:s0|nHEX[6] ; yes                    ;
; TEST:test|SEG7DEC_1:s4|nHEX[1]                      ; TEST:test|SEG7DEC_1:s0|nHEX[6] ; yes                    ;
; TEST:test|SEG7DEC_1:s4|nHEX[2]                      ; TEST:test|SEG7DEC_1:s0|nHEX[6] ; yes                    ;
; TEST:test|SEG7DEC_1:s4|nHEX[3]                      ; TEST:test|SEG7DEC_1:s0|nHEX[6] ; yes                    ;
; TEST:test|SEG7DEC_1:s4|nHEX[4]                      ; TEST:test|SEG7DEC_1:s0|nHEX[6] ; yes                    ;
; TEST:test|SEG7DEC_1:s4|nHEX[5]                      ; TEST:test|SEG7DEC_1:s0|nHEX[6] ; yes                    ;
; TEST:test|SEG7DEC_1:s4|nHEX[6]                      ; TEST:test|SEG7DEC_1:s0|nHEX[6] ; yes                    ;
; TEST:test|SEG7DEC_2:s5|nHEX[0]                      ; TEST:test|SEG7DEC_1:s0|nHEX[6] ; yes                    ;
; TEST:test|SEG7DEC_2:s5|nHEX[1]                      ; TEST:test|SEG7DEC_1:s0|nHEX[6] ; yes                    ;
; TEST:test|SEG7DEC_2:s5|nHEX[2]                      ; TEST:test|SEG7DEC_1:s0|nHEX[6] ; yes                    ;
; TEST:test|SEG7DEC_2:s5|nHEX[3]                      ; TEST:test|SEG7DEC_1:s0|nHEX[6] ; yes                    ;
; TEST:test|SEG7DEC_2:s5|nHEX[4]                      ; TEST:test|SEG7DEC_1:s0|nHEX[6] ; yes                    ;
; TEST:test|SEG7DEC_2:s5|nHEX[5]                      ; TEST:test|SEG7DEC_1:s0|nHEX[6] ; yes                    ;
; TEST:test|SEG7DEC_2:s5|nHEX[6]                      ; TEST:test|SEG7DEC_1:s0|nHEX[6] ; yes                    ;
; Number of user-specified and inferred latches = 42  ;                                ;                        ;
+-----------------------------------------------------+--------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                    ;
+--------------------------------------------------------+----------------------------------------------+
; Register name                                          ; Reason for Removal                           ;
+--------------------------------------------------------+----------------------------------------------+
; TEST:test|READY:r0|NUM[1,3]                            ; Stuck at GND due to stuck port data_in       ;
; TEST:test|INPUT:i0|SEG5[0]                             ; Merged with TEST:test|INPUT:i0|SEG6[0]       ;
; TEST:test|INPUT:i0|SEG5[1]                             ; Merged with TEST:test|INPUT:i0|SEG6[1]       ;
; TEST:test|INPUT:i0|SEG5[2]                             ; Merged with TEST:test|INPUT:i0|SEG6[2]       ;
; TEST:test|INPUT:i0|SEG5[3]                             ; Merged with TEST:test|INPUT:i0|SEG6[3]       ;
; TEST:test|INPUT:i0|SEG3[0]                             ; Merged with TEST:test|INPUT:i0|SEG4[0]       ;
; TEST:test|INPUT:i0|SEG3[1]                             ; Merged with TEST:test|INPUT:i0|SEG4[1]       ;
; TEST:test|INPUT:i0|SEG3[2]                             ; Merged with TEST:test|INPUT:i0|SEG4[2]       ;
; TEST:test|INPUT:i0|SEG3[3]                             ; Merged with TEST:test|INPUT:i0|SEG4[3]       ;
; TEST:test|INPUT:i0|SEG1[0]                             ; Merged with TEST:test|INPUT:i0|SEG2[0]       ;
; TEST:test|INPUT:i0|SEG1[1]                             ; Merged with TEST:test|INPUT:i0|SEG2[1]       ;
; TEST:test|INPUT:i0|SEG1[2]                             ; Merged with TEST:test|INPUT:i0|SEG2[2]       ;
; TEST:test|INPUT:i0|SEG1[3]                             ; Merged with TEST:test|INPUT:i0|SEG2[3]       ;
; TEST:test|READY:r0|NUM[0]                              ; Merged with TEST:test|READY:r0|NUM[2]        ;
; TEST:test|READY:r0|OK                                  ; Merged with TEST:test|READY:r0|NUM[2]        ;
; TEST:test|CONTROL:c0|STATE[3]                          ; Stuck at GND due to stuck port data_in       ;
; TEST:test|DB:d0|QUESTION[0,3,4,6,7,10,11,15,16,19..23] ; Stuck at GND due to stuck port data_in       ;
; TEST:test|INPUT:i0|QUESTION_r[0,4,5,8..11]             ; Stuck at GND due to stuck port data_in       ;
; TEST:test|INPUT:i0|SEG1_Q[0]                           ; Stuck at GND due to stuck port data_in       ;
; TEST:test|INPUT:i0|SEG2_Q[0,1]                         ; Stuck at GND due to stuck port data_in       ;
; TEST:test|INPUT:i0|SEG3_Q[0..3]                        ; Stuck at GND due to stuck port data_in       ;
; TEST:test|DB:d0|QUESTION[1,9,12,14,17]                 ; Stuck at GND due to stuck port data_in       ;
; TEST:test|INPUT:i0|QUESTION_r[1,3,6]                   ; Stuck at GND due to stuck port data_in       ;
; TEST:test|INPUT:i0|SEG1_Q[1,3]                         ; Stuck at GND due to stuck port data_in       ;
; TEST:test|INPUT:i0|SEG2_Q[2]                           ; Stuck at GND due to stuck port data_in       ;
; TEST:test|CONTROL:c0|STATE[2]                          ; Merged with TEST:test|CONTROL:c0|STATE[1]    ;
; TEST:test|DB:d0|QUESTION[2,5,8,18]                     ; Merged with TEST:test|DB:d0|QUESTION[13]     ;
; TEST:test|INPUT:i0|QUESTION_r[7]                       ; Merged with TEST:test|INPUT:i0|QUESTION_r[2] ;
; TEST:test|INPUT:i0|SEG2_Q[3]                           ; Merged with TEST:test|INPUT:i0|SEG1_Q[2]     ;
; TEST:test|CONTROL:c0|nxt~2                             ; Lost fanout                                  ;
; TEST:test|CONTROL:c0|nxt~3                             ; Lost fanout                                  ;
; TEST:test|CONTROL:c0|nxt~4                             ; Lost fanout                                  ;
; TEST:test|CONTROL:c0|nxt~5                             ; Lost fanout                                  ;
; TEST:test|CONTROL:c0|cur~11                            ; Lost fanout                                  ;
; TEST:test|CONTROL:c0|cur~12                            ; Lost fanout                                  ;
; TEST:test|CONTROL:c0|cur~13                            ; Lost fanout                                  ;
; TEST:test|CONTROL:c0|cur~14                            ; Lost fanout                                  ;
; TEST:test|CONTROL:c0|cur.WIN                           ; Merged with TEST:test|CONTROL:c0|cur.GOOD    ;
; TEST:test|CONTROL:c0|cur.WRONG                         ; Merged with TEST:test|CONTROL:c0|cur.GOOD    ;
; TEST:test|CONTROL:c0|cur.LOSE                          ; Merged with TEST:test|CONTROL:c0|cur.DRAW    ;
; TEST:test|CONTROL:c0|cur.OUCH                          ; Merged with TEST:test|CONTROL:c0|cur.DRAW    ;
; TEST:test|CONTROL:c0|nxt.WIN                           ; Merged with TEST:test|CONTROL:c0|nxt.GOOD    ;
; TEST:test|CONTROL:c0|nxt.WRONG                         ; Merged with TEST:test|CONTROL:c0|nxt.GOOD    ;
; TEST:test|CONTROL:c0|nxt.LOSE                          ; Merged with TEST:test|CONTROL:c0|nxt.DRAW    ;
; TEST:test|CONTROL:c0|nxt.OUCH                          ; Merged with TEST:test|CONTROL:c0|nxt.DRAW    ;
; TEST:test|CONTROL:c0|nxt.DRAW                          ; Stuck at GND due to stuck port data_in       ;
; TEST:test|CONTROL:c0|nxt.GOOD                          ; Stuck at GND due to stuck port data_in       ;
; TEST:test|CONTROL:c0|cur.DRAW                          ; Stuck at GND due to stuck port data_in       ;
; TEST:test|CONTROL:c0|cur.GOOD                          ; Stuck at GND due to stuck port data_in       ;
; TEST:test|CONTROL:c0|cnt[0..25]                        ; Lost fanout                                  ;
; TEST:test|CONTROL:c0|NEED_1SEC                         ; Lost fanout                                  ;
; Total Number of Removed Registers = 110                ;                                              ;
+--------------------------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                      ;
+-------------------------------+---------------------------+----------------------------------------------------------------------+
; Register name                 ; Reason for Removal        ; Registers Removed due to This Register                               ;
+-------------------------------+---------------------------+----------------------------------------------------------------------+
; TEST:test|CONTROL:c0|STATE[3] ; Stuck at GND              ; TEST:test|INPUT:i0|QUESTION_r[0], TEST:test|INPUT:i0|QUESTION_r[4],  ;
;                               ; due to stuck port data_in ; TEST:test|INPUT:i0|QUESTION_r[5], TEST:test|INPUT:i0|QUESTION_r[8],  ;
;                               ;                           ; TEST:test|INPUT:i0|QUESTION_r[9], TEST:test|INPUT:i0|QUESTION_r[10], ;
;                               ;                           ; TEST:test|INPUT:i0|QUESTION_r[11], TEST:test|INPUT:i0|SEG1_Q[0],     ;
;                               ;                           ; TEST:test|INPUT:i0|SEG2_Q[1], TEST:test|INPUT:i0|SEG2_Q[0],          ;
;                               ;                           ; TEST:test|INPUT:i0|SEG3_Q[3], TEST:test|INPUT:i0|SEG3_Q[2],          ;
;                               ;                           ; TEST:test|INPUT:i0|SEG3_Q[1], TEST:test|INPUT:i0|SEG3_Q[0],          ;
;                               ;                           ; TEST:test|INPUT:i0|QUESTION_r[1], TEST:test|INPUT:i0|QUESTION_r[3],  ;
;                               ;                           ; TEST:test|INPUT:i0|QUESTION_r[6], TEST:test|INPUT:i0|SEG1_Q[3],      ;
;                               ;                           ; TEST:test|INPUT:i0|SEG1_Q[1], TEST:test|INPUT:i0|SEG2_Q[2]           ;
; TEST:test|CONTROL:c0|nxt~2    ; Lost Fanouts              ; TEST:test|CONTROL:c0|cnt[2], TEST:test|CONTROL:c0|cnt[1],            ;
;                               ;                           ; TEST:test|CONTROL:c0|cnt[0], TEST:test|CONTROL:c0|cnt[4],            ;
;                               ;                           ; TEST:test|CONTROL:c0|cnt[6], TEST:test|CONTROL:c0|cnt[8],            ;
;                               ;                           ; TEST:test|CONTROL:c0|cnt[10], TEST:test|CONTROL:c0|cnt[12],          ;
;                               ;                           ; TEST:test|CONTROL:c0|cnt[14], TEST:test|CONTROL:c0|cnt[16],          ;
;                               ;                           ; TEST:test|CONTROL:c0|cnt[18], TEST:test|CONTROL:c0|cnt[20],          ;
;                               ;                           ; TEST:test|CONTROL:c0|cnt[22], TEST:test|CONTROL:c0|cnt[24],          ;
;                               ;                           ; TEST:test|CONTROL:c0|NEED_1SEC                                       ;
; TEST:test|CONTROL:c0|nxt~3    ; Lost Fanouts              ; TEST:test|CONTROL:c0|cnt[3], TEST:test|CONTROL:c0|cnt[5],            ;
;                               ;                           ; TEST:test|CONTROL:c0|cnt[7], TEST:test|CONTROL:c0|cnt[9],            ;
;                               ;                           ; TEST:test|CONTROL:c0|cnt[11], TEST:test|CONTROL:c0|cnt[13],          ;
;                               ;                           ; TEST:test|CONTROL:c0|cnt[15], TEST:test|CONTROL:c0|cnt[17],          ;
;                               ;                           ; TEST:test|CONTROL:c0|cnt[19], TEST:test|CONTROL:c0|cnt[21],          ;
;                               ;                           ; TEST:test|CONTROL:c0|cnt[23], TEST:test|CONTROL:c0|cnt[25]           ;
; TEST:test|READY:r0|NUM[3]     ; Stuck at GND              ; TEST:test|DB:d0|QUESTION[0], TEST:test|DB:d0|QUESTION[3],            ;
;                               ; due to stuck port data_in ; TEST:test|DB:d0|QUESTION[4], TEST:test|DB:d0|QUESTION[1]             ;
; TEST:test|CONTROL:c0|nxt.DRAW ; Stuck at GND              ; TEST:test|CONTROL:c0|cur.DRAW                                        ;
;                               ; due to stuck port data_in ;                                                                      ;
; TEST:test|CONTROL:c0|nxt.GOOD ; Stuck at GND              ; TEST:test|CONTROL:c0|cur.GOOD                                        ;
;                               ; due to stuck port data_in ;                                                                      ;
+-------------------------------+---------------------------+----------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 81    ;
; Number of registers using Synchronous Clear  ; 27    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 26    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+
; 3:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|TEST:test|CONTROL:c0|cnt[19]  ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|TEST:test|BTN_IN:b0|ff2[2]    ;
; 3:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|TEST:test|BTN_IN:b0|cnt[7]    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|TEST:test|CONTROL:c0|STATE[0] ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|TEST:test|INPUT:i0|COUNT1[2]  ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|TEST:test|INPUT:i0|COUNT3[3]  ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|TEST:test|INPUT:i0|COUNT2[3]  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TEST:test|INPUT:i0"                                                                                                                                                         ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                               ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LED        ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (7 bits) it drives.  The 6 most-significant bit(s) in the port expression will be connected to GND. ;
; COUNT1_OUT ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
; COUNT2_OUT ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
; COUNT3_OUT ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TEST:test|CONTROL:c0"                                                                                                                           ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; HP_IN    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; JUDG_IN  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; WRONG_IN ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TEST:test"                                                                                                                                                            ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; HEX0 ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; HEX1 ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; HEX2 ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; HEX3 ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; HEX4 ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; HEX5 ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; LEDR ; Output ; Warning  ; Output or bidir port (7 bits) is wider than the port expression (1 bits) it drives; bit(s) "LEDR[6..1]" have no fanouts                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 185                         ;
; cycloneiii_ff         ; 81                          ;
;     ENA               ; 26                          ;
;     SCLR              ; 27                          ;
;     plain             ; 28                          ;
; cycloneiii_io_obuf    ; 71                          ;
; cycloneiii_lcell_comb ; 198                         ;
;     arith             ; 20                          ;
;         2 data inputs ; 20                          ;
;     normal            ; 178                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 24                          ;
;         3 data inputs ; 49                          ;
;         4 data inputs ; 103                         ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 1.92                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Thu Nov 30 20:45:07 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 1PTEST -c 1PTEST
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Warning (12019): Can't analyze file -- file SEG7DEC_TEN.v is missing
Warning (12019): Can't analyze file -- file SEG7DEC_ONE.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file ready.v
    Info (12023): Found entity 1: READY File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/READY.v Line: 1
Warning (10229): Verilog HDL Expression warning at MANAGE_HP.v(14): truncated literal to match 3 bits File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/MANAGE_HP.v Line: 14
Warning (10229): Verilog HDL Expression warning at MANAGE_HP.v(15): truncated literal to match 3 bits File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/MANAGE_HP.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file manage_hp.v
    Info (12023): Found entity 1: MANAGE_HP File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/MANAGE_HP.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file input.v
    Info (12023): Found entity 1: INPUT File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/INPUT.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file good_ouch.v
    Info (12023): Found entity 1: GOOD_OUCH File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/GOOD_OUCH.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db.v
    Info (12023): Found entity 1: DB File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DB.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control.v
    Info (12023): Found entity 1: CONTROL File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file check.v
    Info (12023): Found entity 1: CHECK File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CHECK.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file btn_in.v
    Info (12023): Found entity 1: BTN_IN File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/BTN_IN.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v
    Info (12023): Found entity 1: DE10_LITE_Golden_Top File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 29
Info (12127): Elaborating entity "DE10_LITE_Golden_Top" for the top level hierarchy
Warning (10034): Output port "DRAM_ADDR" at DE10_LITE_Golden_Top.v(46) has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 46
Warning (10034): Output port "DRAM_BA" at DE10_LITE_Golden_Top.v(47) has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 47
Warning (10034): Output port "LEDR[9..1]" at DE10_LITE_Golden_Top.v(86) has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 86
Warning (10034): Output port "VGA_B" at DE10_LITE_Golden_Top.v(96) has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 96
Warning (10034): Output port "VGA_G" at DE10_LITE_Golden_Top.v(97) has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 97
Warning (10034): Output port "VGA_R" at DE10_LITE_Golden_Top.v(99) has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 99
Warning (10034): Output port "DRAM_CAS_N" at DE10_LITE_Golden_Top.v(48) has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 48
Warning (10034): Output port "DRAM_CKE" at DE10_LITE_Golden_Top.v(49) has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 49
Warning (10034): Output port "DRAM_CLK" at DE10_LITE_Golden_Top.v(50) has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 50
Warning (10034): Output port "DRAM_CS_N" at DE10_LITE_Golden_Top.v(51) has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 51
Warning (10034): Output port "DRAM_LDQM" at DE10_LITE_Golden_Top.v(53) has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 53
Warning (10034): Output port "DRAM_RAS_N" at DE10_LITE_Golden_Top.v(54) has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 54
Warning (10034): Output port "DRAM_UDQM" at DE10_LITE_Golden_Top.v(55) has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 55
Warning (10034): Output port "DRAM_WE_N" at DE10_LITE_Golden_Top.v(56) has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 56
Warning (10034): Output port "VGA_HS" at DE10_LITE_Golden_Top.v(98) has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 98
Warning (10034): Output port "VGA_VS" at DE10_LITE_Golden_Top.v(100) has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 100
Warning (10034): Output port "GSENSOR_CS_N" at DE10_LITE_Golden_Top.v(105) has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 105
Warning (10034): Output port "GSENSOR_SCLK" at DE10_LITE_Golden_Top.v(107) has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 107
Warning (12125): Using design file test.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: TEST File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/test.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at test.v(20): created implicit net for "que2" File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/test.v Line: 20
Info (12128): Elaborating entity "TEST" for hierarchy "TEST:test" File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 132
Info (12128): Elaborating entity "BTN_IN" for hierarchy "TEST:test|BTN_IN:b0" File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/test.v Line: 11
Info (12128): Elaborating entity "CONTROL" for hierarchy "TEST:test|CONTROL:c0" File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/test.v Line: 20
Info (10264): Verilog HDL Case Statement information at CONTROL.v(150): all case item expressions in this case statement are onehot File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v Line: 150
Info (12128): Elaborating entity "READY" for hierarchy "TEST:test|READY:r0" File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/test.v Line: 25
Info (12128): Elaborating entity "DB" for hierarchy "TEST:test|DB:d0" File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/test.v Line: 29
Warning (10030): Net "Q_table.data_a" at DB.v(15) has no driver or initial value, using a default initial value '0' File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DB.v Line: 15
Warning (10030): Net "Q_table.waddr_a" at DB.v(15) has no driver or initial value, using a default initial value '0' File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DB.v Line: 15
Warning (10030): Net "Q_table.we_a" at DB.v(15) has no driver or initial value, using a default initial value '0' File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DB.v Line: 15
Info (12128): Elaborating entity "INPUT" for hierarchy "TEST:test|INPUT:i0" File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/test.v Line: 36
Warning (10230): Verilog HDL assignment warning at INPUT.v(117): truncated value with size 13 to match size of target (12) File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/INPUT.v Line: 117
Warning (10230): Verilog HDL assignment warning at INPUT.v(232): truncated value with size 32 to match size of target (4) File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/INPUT.v Line: 232
Warning (10230): Verilog HDL assignment warning at INPUT.v(238): truncated value with size 32 to match size of target (4) File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/INPUT.v Line: 238
Warning (10230): Verilog HDL assignment warning at INPUT.v(244): truncated value with size 32 to match size of target (4) File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/INPUT.v Line: 244
Warning (12125): Using design file seg7dec_1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: SEG7DEC_1 File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_1.v Line: 1
Info (12128): Elaborating entity "SEG7DEC_1" for hierarchy "TEST:test|SEG7DEC_1:s0" File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/test.v Line: 38
Warning (10240): Verilog HDL Always Construct warning at seg7dec_1.v(51): inferring latch(es) for variable "nHEX", which holds its previous value in one or more paths through the always construct File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_1.v Line: 51
Info (10041): Inferred latch for "nHEX[0]" at seg7dec_1.v(55) File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_1.v Line: 55
Info (10041): Inferred latch for "nHEX[1]" at seg7dec_1.v(55) File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_1.v Line: 55
Info (10041): Inferred latch for "nHEX[2]" at seg7dec_1.v(55) File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_1.v Line: 55
Info (10041): Inferred latch for "nHEX[3]" at seg7dec_1.v(55) File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_1.v Line: 55
Info (10041): Inferred latch for "nHEX[4]" at seg7dec_1.v(55) File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_1.v Line: 55
Info (10041): Inferred latch for "nHEX[5]" at seg7dec_1.v(55) File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_1.v Line: 55
Info (10041): Inferred latch for "nHEX[6]" at seg7dec_1.v(55) File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_1.v Line: 55
Warning (12125): Using design file seg7dec_2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: SEG7DEC_2 File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_2.v Line: 1
Info (12128): Elaborating entity "SEG7DEC_2" for hierarchy "TEST:test|SEG7DEC_2:s1" File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/test.v Line: 39
Warning (10240): Verilog HDL Always Construct warning at seg7dec_2.v(52): inferring latch(es) for variable "nHEX", which holds its previous value in one or more paths through the always construct File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_2.v Line: 52
Info (10041): Inferred latch for "nHEX[0]" at seg7dec_2.v(55) File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_2.v Line: 55
Info (10041): Inferred latch for "nHEX[1]" at seg7dec_2.v(55) File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_2.v Line: 55
Info (10041): Inferred latch for "nHEX[2]" at seg7dec_2.v(55) File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_2.v Line: 55
Info (10041): Inferred latch for "nHEX[3]" at seg7dec_2.v(55) File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_2.v Line: 55
Info (10041): Inferred latch for "nHEX[4]" at seg7dec_2.v(55) File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_2.v Line: 55
Info (10041): Inferred latch for "nHEX[5]" at seg7dec_2.v(55) File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_2.v Line: 55
Info (10041): Inferred latch for "nHEX[6]" at seg7dec_2.v(55) File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_2.v Line: 55
Critical Warning (127005): Memory depth (16) in the design file differs from memory depth (9) in the Memory Initialization File "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/db/1PTEST.ram0_DB_897.hdl.mif" -- setting initial value for remaining addresses to 0
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276013): RAM logic "TEST:test|DB:d0|Q_table" is uninferred because MIF is not supported for the selected family File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DB.v Line: 15
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "GSENSOR_SDI" has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 108
    Warning (13040): bidirectional pin "GSENSOR_SDO" has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 109
    Warning (13040): bidirectional pin "ARDUINO_IO[0]" has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[1]" has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[2]" has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[3]" has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[4]" has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[5]" has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[6]" has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[7]" has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[8]" has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[9]" has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[10]" has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[11]" has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[12]" has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[13]" has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[14]" has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[15]" has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_RESET_N" has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 115
    Warning (13040): bidirectional pin "GPIO[0]" has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[1]" has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[2]" has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[3]" has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[4]" has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[5]" has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[6]" has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[7]" has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[8]" has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[9]" has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[10]" has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[11]" has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[12]" has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[13]" has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[14]" has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[15]" has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[16]" has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[17]" has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[18]" has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[19]" has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[20]" has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[21]" has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[22]" has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[23]" has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[24]" has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[25]" has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[26]" has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[27]" has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[28]" has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[29]" has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[30]" has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[31]" has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[32]" has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[33]" has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[34]" has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[35]" has no driver File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 122
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "TEST:test|SEG7DEC_2:s1|nHEX[4]" merged with LATCH primitive "TEST:test|SEG7DEC_2:s1|nHEX[0]" File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_2.v Line: 55
    Info (13026): Duplicate LATCH primitive "TEST:test|SEG7DEC_2:s1|nHEX[3]" merged with LATCH primitive "TEST:test|SEG7DEC_2:s1|nHEX[0]" File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_2.v Line: 55
    Info (13026): Duplicate LATCH primitive "TEST:test|SEG7DEC_2:s5|nHEX[5]" merged with LATCH primitive "TEST:test|SEG7DEC_2:s1|nHEX[5]" File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_2.v Line: 55
    Info (13026): Duplicate LATCH primitive "TEST:test|SEG7DEC_2:s3|nHEX[5]" merged with LATCH primitive "TEST:test|SEG7DEC_2:s1|nHEX[5]" File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_2.v Line: 55
    Info (13026): Duplicate LATCH primitive "TEST:test|SEG7DEC_2:s3|nHEX[3]" merged with LATCH primitive "TEST:test|SEG7DEC_2:s3|nHEX[0]" File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_2.v Line: 55
    Info (13026): Duplicate LATCH primitive "TEST:test|SEG7DEC_2:s3|nHEX[4]" merged with LATCH primitive "TEST:test|SEG7DEC_2:s3|nHEX[0]" File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_2.v Line: 55
    Info (13026): Duplicate LATCH primitive "TEST:test|SEG7DEC_2:s5|nHEX[4]" merged with LATCH primitive "TEST:test|SEG7DEC_2:s5|nHEX[0]" File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_2.v Line: 55
    Info (13026): Duplicate LATCH primitive "TEST:test|SEG7DEC_2:s5|nHEX[3]" merged with LATCH primitive "TEST:test|SEG7DEC_2:s5|nHEX[0]" File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_2.v Line: 55
Warning (13012): Latch TEST:test|SEG7DEC_1:s0|nHEX[0] has unsafe behavior File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_1.v Line: 55
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TEST:test|CONTROL:c0|STATE[0] File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v Line: 107
    Warning (13013): Ports ENA and PRE on the latch are fed by the same signal TEST:test|CONTROL:c0|STATE[0] File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v Line: 107
Warning (13012): Latch TEST:test|SEG7DEC_1:s0|nHEX[1] has unsafe behavior File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_1.v Line: 55
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TEST:test|CONTROL:c0|STATE[0] File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v Line: 107
    Warning (13013): Ports ENA and PRE on the latch are fed by the same signal TEST:test|CONTROL:c0|STATE[0] File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v Line: 107
Warning (13012): Latch TEST:test|SEG7DEC_1:s0|nHEX[2] has unsafe behavior File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_1.v Line: 55
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TEST:test|CONTROL:c0|STATE[0] File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v Line: 107
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal TEST:test|CONTROL:c0|STATE[0] File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v Line: 107
Warning (13012): Latch TEST:test|SEG7DEC_1:s0|nHEX[3] has unsafe behavior File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_1.v Line: 55
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TEST:test|CONTROL:c0|STATE[0] File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v Line: 107
    Warning (13013): Ports ENA and PRE on the latch are fed by the same signal TEST:test|CONTROL:c0|STATE[0] File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v Line: 107
Warning (13012): Latch TEST:test|SEG7DEC_1:s0|nHEX[4] has unsafe behavior File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_1.v Line: 55
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TEST:test|CONTROL:c0|STATE[0] File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v Line: 107
    Warning (13013): Ports ENA and PRE on the latch are fed by the same signal TEST:test|CONTROL:c0|STATE[0] File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v Line: 107
Warning (13012): Latch TEST:test|SEG7DEC_1:s0|nHEX[5] has unsafe behavior File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_1.v Line: 55
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TEST:test|CONTROL:c0|STATE[0] File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v Line: 107
    Warning (13013): Ports ENA and PRE on the latch are fed by the same signal TEST:test|CONTROL:c0|STATE[0] File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v Line: 107
Warning (13012): Latch TEST:test|SEG7DEC_1:s0|nHEX[6] has unsafe behavior File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_1.v Line: 55
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TEST:test|CONTROL:c0|STATE[0] File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v Line: 107
    Warning (13013): Ports ENA and PRE on the latch are fed by the same signal TEST:test|CONTROL:c0|STATE[0] File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v Line: 107
Warning (13012): Latch TEST:test|SEG7DEC_2:s1|nHEX[0] has unsafe behavior File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_2.v Line: 55
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TEST:test|CONTROL:c0|STATE[0] File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v Line: 107
    Warning (13013): Ports ENA and PRE on the latch are fed by the same signal TEST:test|CONTROL:c0|STATE[0] File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v Line: 107
Warning (13012): Latch TEST:test|SEG7DEC_2:s1|nHEX[1] has unsafe behavior File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_2.v Line: 55
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TEST:test|CONTROL:c0|STATE[0] File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v Line: 107
    Warning (13013): Ports ENA and PRE on the latch are fed by the same signal TEST:test|CONTROL:c0|STATE[0] File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v Line: 107
Warning (13012): Latch TEST:test|SEG7DEC_2:s1|nHEX[2] has unsafe behavior File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_2.v Line: 55
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TEST:test|CONTROL:c0|STATE[0] File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v Line: 107
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal TEST:test|CONTROL:c0|STATE[0] File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v Line: 107
Warning (13012): Latch TEST:test|SEG7DEC_2:s1|nHEX[5] has unsafe behavior File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_2.v Line: 55
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TEST:test|CONTROL:c0|STATE[0] File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v Line: 107
    Warning (13013): Ports ENA and PRE on the latch are fed by the same signal TEST:test|CONTROL:c0|STATE[0] File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v Line: 107
Warning (13012): Latch TEST:test|SEG7DEC_2:s1|nHEX[6] has unsafe behavior File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_2.v Line: 55
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TEST:test|CONTROL:c0|STATE[0] File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v Line: 107
    Warning (13013): Ports ENA and PRE on the latch are fed by the same signal TEST:test|CONTROL:c0|STATE[0] File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v Line: 107
Warning (13012): Latch TEST:test|SEG7DEC_1:s2|nHEX[0] has unsafe behavior File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_1.v Line: 55
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TEST:test|CONTROL:c0|STATE[0] File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v Line: 107
    Warning (13013): Ports ENA and PRE on the latch are fed by the same signal TEST:test|CONTROL:c0|STATE[0] File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v Line: 107
Warning (13012): Latch TEST:test|SEG7DEC_1:s2|nHEX[1] has unsafe behavior File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_1.v Line: 55
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TEST:test|CONTROL:c0|STATE[0] File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v Line: 107
    Warning (13013): Ports ENA and PRE on the latch are fed by the same signal TEST:test|CONTROL:c0|STATE[0] File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v Line: 107
Warning (13012): Latch TEST:test|SEG7DEC_1:s2|nHEX[2] has unsafe behavior File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_1.v Line: 55
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TEST:test|CONTROL:c0|STATE[0] File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v Line: 107
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal TEST:test|CONTROL:c0|STATE[0] File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v Line: 107
Warning (13012): Latch TEST:test|SEG7DEC_1:s2|nHEX[3] has unsafe behavior File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_1.v Line: 55
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TEST:test|CONTROL:c0|STATE[0] File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v Line: 107
    Warning (13013): Ports ENA and PRE on the latch are fed by the same signal TEST:test|CONTROL:c0|STATE[0] File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v Line: 107
Warning (13012): Latch TEST:test|SEG7DEC_1:s2|nHEX[4] has unsafe behavior File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_1.v Line: 55
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TEST:test|CONTROL:c0|STATE[0] File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v Line: 107
    Warning (13013): Ports ENA and PRE on the latch are fed by the same signal TEST:test|CONTROL:c0|STATE[0] File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v Line: 107
Warning (13012): Latch TEST:test|SEG7DEC_1:s2|nHEX[5] has unsafe behavior File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_1.v Line: 55
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TEST:test|CONTROL:c0|STATE[0] File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v Line: 107
    Warning (13013): Ports ENA and PRE on the latch are fed by the same signal TEST:test|CONTROL:c0|STATE[0] File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v Line: 107
Warning (13012): Latch TEST:test|SEG7DEC_1:s2|nHEX[6] has unsafe behavior File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_1.v Line: 55
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TEST:test|CONTROL:c0|STATE[0] File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v Line: 107
    Warning (13013): Ports ENA and PRE on the latch are fed by the same signal TEST:test|CONTROL:c0|STATE[0] File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v Line: 107
Warning (13012): Latch TEST:test|SEG7DEC_2:s3|nHEX[0] has unsafe behavior File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_2.v Line: 55
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TEST:test|CONTROL:c0|STATE[0] File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v Line: 107
    Warning (13013): Ports ENA and PRE on the latch are fed by the same signal TEST:test|CONTROL:c0|STATE[0] File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v Line: 107
Warning (13012): Latch TEST:test|SEG7DEC_2:s3|nHEX[1] has unsafe behavior File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_2.v Line: 55
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TEST:test|CONTROL:c0|STATE[0] File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v Line: 107
    Warning (13013): Ports ENA and PRE on the latch are fed by the same signal TEST:test|CONTROL:c0|STATE[0] File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v Line: 107
Warning (13012): Latch TEST:test|SEG7DEC_2:s3|nHEX[2] has unsafe behavior File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_2.v Line: 55
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TEST:test|CONTROL:c0|STATE[0] File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v Line: 107
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal TEST:test|CONTROL:c0|STATE[0] File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v Line: 107
Warning (13012): Latch TEST:test|SEG7DEC_2:s3|nHEX[6] has unsafe behavior File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_2.v Line: 55
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TEST:test|CONTROL:c0|STATE[0] File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v Line: 107
    Warning (13013): Ports ENA and PRE on the latch are fed by the same signal TEST:test|CONTROL:c0|STATE[0] File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v Line: 107
Warning (13012): Latch TEST:test|SEG7DEC_1:s4|nHEX[0] has unsafe behavior File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_1.v Line: 55
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TEST:test|CONTROL:c0|STATE[0] File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v Line: 107
    Warning (13013): Ports ENA and PRE on the latch are fed by the same signal TEST:test|CONTROL:c0|STATE[0] File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v Line: 107
Warning (13012): Latch TEST:test|SEG7DEC_1:s4|nHEX[1] has unsafe behavior File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_1.v Line: 55
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TEST:test|CONTROL:c0|STATE[0] File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v Line: 107
    Warning (13013): Ports ENA and PRE on the latch are fed by the same signal TEST:test|CONTROL:c0|STATE[0] File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v Line: 107
Warning (13012): Latch TEST:test|SEG7DEC_1:s4|nHEX[2] has unsafe behavior File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_1.v Line: 55
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TEST:test|CONTROL:c0|STATE[0] File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v Line: 107
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal TEST:test|CONTROL:c0|STATE[0] File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v Line: 107
Warning (13012): Latch TEST:test|SEG7DEC_1:s4|nHEX[3] has unsafe behavior File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_1.v Line: 55
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TEST:test|CONTROL:c0|STATE[0] File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v Line: 107
    Warning (13013): Ports ENA and PRE on the latch are fed by the same signal TEST:test|CONTROL:c0|STATE[0] File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v Line: 107
Warning (13012): Latch TEST:test|SEG7DEC_1:s4|nHEX[4] has unsafe behavior File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_1.v Line: 55
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TEST:test|CONTROL:c0|STATE[0] File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v Line: 107
    Warning (13013): Ports ENA and PRE on the latch are fed by the same signal TEST:test|CONTROL:c0|STATE[0] File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v Line: 107
Warning (13012): Latch TEST:test|SEG7DEC_1:s4|nHEX[5] has unsafe behavior File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_1.v Line: 55
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TEST:test|CONTROL:c0|STATE[0] File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v Line: 107
    Warning (13013): Ports ENA and PRE on the latch are fed by the same signal TEST:test|CONTROL:c0|STATE[0] File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v Line: 107
Warning (13012): Latch TEST:test|SEG7DEC_1:s4|nHEX[6] has unsafe behavior File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_1.v Line: 55
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TEST:test|CONTROL:c0|STATE[0] File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v Line: 107
    Warning (13013): Ports ENA and PRE on the latch are fed by the same signal TEST:test|CONTROL:c0|STATE[0] File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v Line: 107
Warning (13012): Latch TEST:test|SEG7DEC_2:s5|nHEX[0] has unsafe behavior File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_2.v Line: 55
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TEST:test|CONTROL:c0|STATE[0] File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v Line: 107
    Warning (13013): Ports ENA and PRE on the latch are fed by the same signal TEST:test|CONTROL:c0|STATE[0] File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v Line: 107
Warning (13012): Latch TEST:test|SEG7DEC_2:s5|nHEX[1] has unsafe behavior File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_2.v Line: 55
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TEST:test|CONTROL:c0|STATE[0] File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v Line: 107
    Warning (13013): Ports ENA and PRE on the latch are fed by the same signal TEST:test|CONTROL:c0|STATE[0] File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v Line: 107
Warning (13012): Latch TEST:test|SEG7DEC_2:s5|nHEX[2] has unsafe behavior File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_2.v Line: 55
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TEST:test|CONTROL:c0|STATE[0] File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v Line: 107
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal TEST:test|CONTROL:c0|STATE[0] File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v Line: 107
Warning (13012): Latch TEST:test|SEG7DEC_2:s5|nHEX[6] has unsafe behavior File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_2.v Line: 55
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TEST:test|CONTROL:c0|STATE[0] File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v Line: 107
    Warning (13013): Ports ENA and PRE on the latch are fed by the same signal TEST:test|CONTROL:c0|STATE[0] File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v Line: 107
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 47
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 47
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 48
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 49
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 50
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 51
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 53
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 54
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 55
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 56
    Warning (13410): Pin "HEX0[7]" is stuck at GND File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 61
    Warning (13410): Pin "HEX1[7]" is stuck at GND File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 64
    Warning (13410): Pin "HEX2[7]" is stuck at GND File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 67
    Warning (13410): Pin "HEX3[7]" is stuck at GND File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 70
    Warning (13410): Pin "HEX4[7]" is stuck at GND File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 73
    Warning (13410): Pin "HEX5[7]" is stuck at GND File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 76
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 86
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 86
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 86
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 86
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 86
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 86
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 86
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 86
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 86
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 96
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 96
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 96
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 96
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 97
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 97
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 97
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 97
    Warning (13410): Pin "VGA_HS" is stuck at GND File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 98
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 99
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 99
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 99
    Warning (13410): Pin "VGA_R[3]" is stuck at GND File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 99
    Warning (13410): Pin "VGA_VS" is stuck at GND File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 100
    Warning (13410): Pin "GSENSOR_CS_N" is stuck at GND File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 105
    Warning (13410): Pin "GSENSOR_SCLK" is stuck at GND File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 107
Info (286030): Timing-Driven Synthesis is running
Info (17049): 35 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 9 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_CLK_10" File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 33
    Warning (15610): No output dependent on input pin "MAX10_CLK2_50" File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 41
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 81
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 91
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 91
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 91
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 91
    Warning (15610): No output dependent on input pin "GSENSOR_INT[1]" File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 106
    Warning (15610): No output dependent on input pin "GSENSOR_INT[2]" File: C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v Line: 106
Info (21057): Implemented 389 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 97 output pins
    Info (21060): Implemented 71 bidirectional pins
    Info (21061): Implemented 204 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 277 warnings
    Info: Peak virtual memory: 4812 megabytes
    Info: Processing ended: Thu Nov 30 20:45:29 2023
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:19


