|SCOMP_System
GSENSOR_CS_n <= <VCC>
GSENSOR_SDO <= <VCC>
GSENSOR_SDI <> I2C_INTERFACE:inst13.SDA
clock_50 => PLL_main:inst1.inclk0
SW[0] => PLL_main:inst1.areset
SW[0] => DIG_IN:inst7.DI[0]
SW[1] => DIG_IN:inst7.DI[1]
SW[2] => DIG_IN:inst7.DI[2]
SW[3] => DIG_IN:inst7.DI[3]
SW[4] => DIG_IN:inst7.DI[4]
SW[5] => DIG_IN:inst7.DI[5]
SW[6] => DIG_IN:inst7.DI[6]
SW[7] => DIG_IN:inst7.DI[7]
SW[8] => DIG_IN:inst7.DI[8]
SW[9] => DIG_IN:inst7.DI[9]
KEY1 => playerInterfacePeripheral:inst9.leftBut
KEY0 => playerInterfacePeripheral:inst9.rightBut
GSENSOR_SCLK <> I2C_INTERFACE:inst13.SCL
Arduino_IO[0] <= AudioPeripheral:inst14.output
HEX0[0] <= HexPeripheral:inst10.hex0[0]
HEX0[1] <= HexPeripheral:inst10.hex0[1]
HEX0[2] <= HexPeripheral:inst10.hex0[2]
HEX0[3] <= HexPeripheral:inst10.hex0[3]
HEX0[4] <= HexPeripheral:inst10.hex0[4]
HEX0[5] <= HexPeripheral:inst10.hex0[5]
HEX0[6] <= HexPeripheral:inst10.hex0[6]
HEX1[0] <= HexPeripheral:inst10.hex1[0]
HEX1[1] <= HexPeripheral:inst10.hex1[1]
HEX1[2] <= HexPeripheral:inst10.hex1[2]
HEX1[3] <= HexPeripheral:inst10.hex1[3]
HEX1[4] <= HexPeripheral:inst10.hex1[4]
HEX1[5] <= HexPeripheral:inst10.hex1[5]
HEX1[6] <= HexPeripheral:inst10.hex1[6]
HEX2[0] <= HexPeripheral:inst10.hex2[0]
HEX2[1] <= HexPeripheral:inst10.hex2[1]
HEX2[2] <= HexPeripheral:inst10.hex2[2]
HEX2[3] <= HexPeripheral:inst10.hex2[3]
HEX2[4] <= HexPeripheral:inst10.hex2[4]
HEX2[5] <= HexPeripheral:inst10.hex2[5]
HEX2[6] <= HexPeripheral:inst10.hex2[6]
HEX3[0] <= HexPeripheral:inst10.hex3[0]
HEX3[1] <= HexPeripheral:inst10.hex3[1]
HEX3[2] <= HexPeripheral:inst10.hex3[2]
HEX3[3] <= HexPeripheral:inst10.hex3[3]
HEX3[4] <= HexPeripheral:inst10.hex3[4]
HEX3[5] <= HexPeripheral:inst10.hex3[5]
HEX3[6] <= HexPeripheral:inst10.hex3[6]
HEX4[0] <= HexPeripheral:inst10.hex4[0]
HEX4[1] <= HexPeripheral:inst10.hex4[1]
HEX4[2] <= HexPeripheral:inst10.hex4[2]
HEX4[3] <= HexPeripheral:inst10.hex4[3]
HEX4[4] <= HexPeripheral:inst10.hex4[4]
HEX4[5] <= HexPeripheral:inst10.hex4[5]
HEX4[6] <= HexPeripheral:inst10.hex4[6]
HEX5[0] <= HexPeripheral:inst10.hex5[0]
HEX5[1] <= HexPeripheral:inst10.hex5[1]
HEX5[2] <= HexPeripheral:inst10.hex5[2]
HEX5[3] <= HexPeripheral:inst10.hex5[3]
HEX5[4] <= HexPeripheral:inst10.hex5[4]
HEX5[5] <= HexPeripheral:inst10.hex5[5]
HEX5[6] <= HexPeripheral:inst10.hex5[6]
LEDR[0] <= LED[0].DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= LED[1].DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] <= LED[2].DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] <= LED[3].DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] <= LED[4].DB_MAX_OUTPUT_PORT_TYPE
LEDR[5] <= LED[5].DB_MAX_OUTPUT_PORT_TYPE
LEDR[6] <= LED[6].DB_MAX_OUTPUT_PORT_TYPE
LEDR[7] <= LED[7].DB_MAX_OUTPUT_PORT_TYPE
LEDR[8] <= LED[8].DB_MAX_OUTPUT_PORT_TYPE
LEDR[9] <= LED[9].DB_MAX_OUTPUT_PORT_TYPE


|SCOMP_System|I2C_INTERFACE:inst13
SCL <> i2c_master:inst.scl
I2C_CLK => i2c_master:inst.clk
I2C_CLK => i2c_ctrl:inst14.clk
RESETN => i2c_master:inst.reset_n
RESETN => i2c_ctrl:inst14.resetn
IO_WRITE => inst6.IN0
IO_WRITE => inst12.IN0
IO_WRITE => inst13.IN0
IO_WRITE => inst5.IN0
CS_RDY => inst6.IN1
CS_RDY => inst4.IN1
CS_CMD => inst12.IN1
CS_DATA => inst13.IN1
CS_DATA => inst7.IN1
IO_DATA[0] <> inst1[0]
IO_DATA[0] <> inst2[0]
IO_DATA[1] <> inst1[1]
IO_DATA[1] <> inst2[1]
IO_DATA[2] <> inst1[2]
IO_DATA[2] <> inst2[2]
IO_DATA[3] <> inst1[3]
IO_DATA[3] <> inst2[3]
IO_DATA[4] <> inst1[4]
IO_DATA[4] <> inst2[4]
IO_DATA[5] <> inst1[5]
IO_DATA[5] <> inst2[5]
IO_DATA[6] <> inst1[6]
IO_DATA[6] <> inst2[6]
IO_DATA[7] <> inst1[7]
IO_DATA[7] <> inst2[7]
IO_DATA[8] <> inst1[8]
IO_DATA[8] <> inst2[8]
IO_DATA[9] <> inst1[9]
IO_DATA[9] <> inst2[9]
IO_DATA[10] <> inst1[10]
IO_DATA[10] <> inst2[10]
IO_DATA[11] <> inst1[11]
IO_DATA[11] <> inst2[11]
IO_DATA[12] <> inst1[12]
IO_DATA[12] <> inst2[12]
IO_DATA[13] <> inst1[13]
IO_DATA[13] <> inst2[13]
IO_DATA[14] <> inst1[14]
IO_DATA[14] <> inst2[14]
IO_DATA[15] <> inst1[15]
IO_DATA[15] <> inst2[15]
SDA <> i2c_master:inst.sda


|SCOMP_System|I2C_INTERFACE:inst13|i2c_master:inst
clk => data_clk.CLK
clk => scl_clk.CLK
clk => scl_clk~en.CLK
clk => stretch.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
reset_n => data_rd[0]~reg0.ACLR
reset_n => data_rd[1]~reg0.ACLR
reset_n => data_rd[2]~reg0.ACLR
reset_n => data_rd[3]~reg0.ACLR
reset_n => data_rd[4]~reg0.ACLR
reset_n => data_rd[5]~reg0.ACLR
reset_n => data_rd[6]~reg0.ACLR
reset_n => data_rd[7]~reg0.ACLR
reset_n => bit_cnt[0].PRESET
reset_n => bit_cnt[1].PRESET
reset_n => bit_cnt[2].PRESET
reset_n => sda_int.PRESET
reset_n => scl_req.ACLR
reset_n => busy~reg0.ACLR
reset_n => scl_ena.ACLR
reset_n => ack_error~reg0.ACLR
reset_n => scl_clk~en.ACLR
reset_n => stretch.ACLR
reset_n => count[0].ACLR
reset_n => count[1].ACLR
reset_n => count[2].ACLR
reset_n => state~3.DATAIN
reset_n => data_clk.ENA
reset_n => data_rx[0].ENA
reset_n => data_tx[0].ENA
reset_n => addr_rw[7].ENA
reset_n => addr_rw[6].ENA
reset_n => addr_rw[5].ENA
reset_n => addr_rw[4].ENA
reset_n => addr_rw[3].ENA
reset_n => addr_rw[2].ENA
reset_n => addr_rw[1].ENA
reset_n => addr_rw[0].ENA
reset_n => data_tx[7].ENA
reset_n => data_tx[6].ENA
reset_n => data_tx[5].ENA
reset_n => data_tx[4].ENA
reset_n => data_tx[3].ENA
reset_n => data_tx[2].ENA
reset_n => data_tx[1].ENA
reset_n => data_rx[7].ENA
reset_n => data_rx[6].ENA
reset_n => data_rx[5].ENA
reset_n => data_rx[4].ENA
reset_n => data_rx[3].ENA
reset_n => data_rx[2].ENA
reset_n => data_rx[1].ENA
ena => addr_rw.OUTPUTSELECT
ena => addr_rw.OUTPUTSELECT
ena => addr_rw.OUTPUTSELECT
ena => addr_rw.OUTPUTSELECT
ena => addr_rw.OUTPUTSELECT
ena => addr_rw.OUTPUTSELECT
ena => addr_rw.OUTPUTSELECT
ena => addr_rw.OUTPUTSELECT
ena => data_tx.OUTPUTSELECT
ena => data_tx.OUTPUTSELECT
ena => data_tx.OUTPUTSELECT
ena => data_tx.OUTPUTSELECT
ena => data_tx.OUTPUTSELECT
ena => data_tx.OUTPUTSELECT
ena => data_tx.OUTPUTSELECT
ena => data_tx.OUTPUTSELECT
ena => scl_req.OUTPUTSELECT
ena => process_1.IN1
ena => scl_req.OUTPUTSELECT
ena => state.OUTPUTSELECT
ena => state.OUTPUTSELECT
ena => busy.OUTPUTSELECT
ena => sda_int.OUTPUTSELECT
ena => scl_req.OUTPUTSELECT
ena => state.OUTPUTSELECT
ena => state.OUTPUTSELECT
ena => state.OUTPUTSELECT
ena => sda_int.OUTPUTSELECT
ena => Selector0.IN11
ena => Selector19.IN5
ena => Selector18.IN2
ena => state.DATAA
addr[0] => addr_rw.DATAB
addr[0] => Equal2.IN6
addr[0] => Equal3.IN6
addr[0] => Equal4.IN6
addr[1] => addr_rw.DATAB
addr[1] => Equal2.IN5
addr[1] => Equal3.IN5
addr[1] => Equal4.IN5
addr[2] => addr_rw.DATAB
addr[2] => Equal2.IN4
addr[2] => Equal3.IN4
addr[2] => Equal4.IN4
addr[3] => addr_rw.DATAB
addr[3] => Equal2.IN3
addr[3] => Equal3.IN3
addr[3] => Equal4.IN3
addr[4] => addr_rw.DATAB
addr[4] => Equal2.IN2
addr[4] => Equal3.IN2
addr[4] => Equal4.IN2
addr[5] => addr_rw.DATAB
addr[5] => Equal2.IN1
addr[5] => Equal3.IN1
addr[5] => Equal4.IN1
addr[6] => addr_rw.DATAB
addr[6] => Equal2.IN0
addr[6] => Equal3.IN0
addr[6] => Equal4.IN0
rw => addr_rw.DATAB
rw => Equal2.IN7
rw => scl_req.OUTPUTSELECT
rw => sda_int.OUTPUTSELECT
rw => state.DATAB
rw => state.DATAA
rw => scl_req.OUTPUTSELECT
rw => state.DATAA
rw => state.DATAB
data_wr[0] => data_tx.DATAB
data_wr[0] => Mux4.IN7
data_wr[1] => data_tx.DATAB
data_wr[1] => Mux4.IN6
data_wr[2] => data_tx.DATAB
data_wr[2] => Mux4.IN5
data_wr[3] => data_tx.DATAB
data_wr[3] => Mux4.IN4
data_wr[4] => data_tx.DATAB
data_wr[4] => Mux4.IN3
data_wr[5] => data_tx.DATAB
data_wr[5] => Mux4.IN2
data_wr[6] => data_tx.DATAB
data_wr[6] => Mux4.IN1
data_wr[7] => data_tx.DATAB
data_wr[7] => Mux4.IN0
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[0] <= data_rd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[1] <= data_rd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[2] <= data_rd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[3] <= data_rd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[4] <= data_rd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[5] <= data_rd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[6] <= data_rd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[7] <= data_rd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ack_error <= ack_error~reg0.DB_MAX_OUTPUT_PORT_TYPE
sda <> sda
scl <> scl


|SCOMP_System|I2C_INTERFACE:inst13|i2c_ctrl:inst14
resetn => prev_busy.ACLR
resetn => running.ACLR
resetn => comm_en~reg0.ACLR
resetn => cmd_in[0].ACLR
resetn => cmd_in[1].ACLR
resetn => cmd_in[4].ACLR
resetn => cmd_in[5].ACLR
resetn => data_in[0].ACLR
resetn => data_in[1].ACLR
resetn => data_in[2].ACLR
resetn => data_in[3].ACLR
resetn => data_in[4].ACLR
resetn => data_in[5].ACLR
resetn => data_in[6].ACLR
resetn => data_in[7].ACLR
resetn => data_in[8].ACLR
resetn => data_in[9].ACLR
resetn => data_in[10].ACLR
resetn => data_in[11].ACLR
resetn => data_in[12].ACLR
resetn => data_in[13].ACLR
resetn => data_in[14].ACLR
resetn => data_in[15].ACLR
resetn => latch_rdy.IN1
resetn => state~10.DATAIN
resetn => addr_in[0].ENA
resetn => addr_in[7].ENA
resetn => addr_in[6].ENA
resetn => addr_in[5].ENA
resetn => addr_in[4].ENA
resetn => addr_in[3].ENA
resetn => addr_in[2].ENA
resetn => addr_in[1].ENA
resetn => rnw~reg0.ENA
resetn => tx_addr[7]~reg0.ENA
resetn => tx_addr[6]~reg0.ENA
resetn => tx_addr[5]~reg0.ENA
resetn => tx_addr[4]~reg0.ENA
resetn => tx_addr[3]~reg0.ENA
resetn => tx_addr[2]~reg0.ENA
resetn => tx_addr[1]~reg0.ENA
resetn => tx_addr[0]~reg0.ENA
resetn => data_out[15]~reg0.ENA
resetn => data_out[14]~reg0.ENA
resetn => data_out[13]~reg0.ENA
resetn => data_out[12]~reg0.ENA
resetn => data_out[11]~reg0.ENA
resetn => data_out[10]~reg0.ENA
resetn => data_out[9]~reg0.ENA
resetn => data_out[8]~reg0.ENA
resetn => data_out[7]~reg0.ENA
resetn => data_out[6]~reg0.ENA
resetn => data_out[5]~reg0.ENA
resetn => data_out[4]~reg0.ENA
resetn => data_out[3]~reg0.ENA
resetn => data_out[2]~reg0.ENA
resetn => data_out[1]~reg0.ENA
resetn => data_out[0]~reg0.ENA
resetn => tx_byte[7]~reg0.ENA
resetn => tx_byte[6]~reg0.ENA
resetn => tx_byte[5]~reg0.ENA
resetn => tx_byte[4]~reg0.ENA
resetn => tx_byte[3]~reg0.ENA
resetn => tx_byte[2]~reg0.ENA
resetn => tx_byte[1]~reg0.ENA
resetn => tx_byte[0]~reg0.ENA
clk => rnw~reg0.CLK
clk => tx_byte[0]~reg0.CLK
clk => tx_byte[1]~reg0.CLK
clk => tx_byte[2]~reg0.CLK
clk => tx_byte[3]~reg0.CLK
clk => tx_byte[4]~reg0.CLK
clk => tx_byte[5]~reg0.CLK
clk => tx_byte[6]~reg0.CLK
clk => tx_byte[7]~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => tx_addr[0]~reg0.CLK
clk => tx_addr[1]~reg0.CLK
clk => tx_addr[2]~reg0.CLK
clk => tx_addr[3]~reg0.CLK
clk => tx_addr[4]~reg0.CLK
clk => tx_addr[5]~reg0.CLK
clk => tx_addr[6]~reg0.CLK
clk => tx_addr[7]~reg0.CLK
clk => prev_busy.CLK
clk => running.CLK
clk => comm_en~reg0.CLK
clk => state~8.DATAIN
IO_DATA[0] => data_in[0].DATAIN
IO_DATA[0] => addr_in[0].DATAIN
IO_DATA[1] => data_in[1].DATAIN
IO_DATA[1] => addr_in[1].DATAIN
IO_DATA[2] => data_in[2].DATAIN
IO_DATA[2] => addr_in[2].DATAIN
IO_DATA[3] => data_in[3].DATAIN
IO_DATA[3] => addr_in[3].DATAIN
IO_DATA[4] => data_in[4].DATAIN
IO_DATA[4] => addr_in[4].DATAIN
IO_DATA[5] => data_in[5].DATAIN
IO_DATA[5] => addr_in[5].DATAIN
IO_DATA[6] => data_in[6].DATAIN
IO_DATA[6] => addr_in[6].DATAIN
IO_DATA[7] => data_in[7].DATAIN
IO_DATA[7] => addr_in[7].DATAIN
IO_DATA[8] => data_in[8].DATAIN
IO_DATA[8] => cmd_in[0].DATAIN
IO_DATA[9] => data_in[9].DATAIN
IO_DATA[9] => cmd_in[1].DATAIN
IO_DATA[10] => data_in[10].DATAIN
IO_DATA[11] => data_in[11].DATAIN
IO_DATA[12] => data_in[12].DATAIN
IO_DATA[12] => cmd_in[4].DATAIN
IO_DATA[13] => data_in[13].DATAIN
IO_DATA[13] => cmd_in[5].DATAIN
IO_DATA[14] => data_in[14].DATAIN
IO_DATA[15] => data_in[15].DATAIN
wr_rdy => go.CLK
wr_cmd => addr_in[0].CLK
wr_cmd => addr_in[1].CLK
wr_cmd => addr_in[2].CLK
wr_cmd => addr_in[3].CLK
wr_cmd => addr_in[4].CLK
wr_cmd => addr_in[5].CLK
wr_cmd => addr_in[6].CLK
wr_cmd => addr_in[7].CLK
wr_cmd => cmd_in[0].CLK
wr_cmd => cmd_in[1].CLK
wr_cmd => cmd_in[4].CLK
wr_cmd => cmd_in[5].CLK
wr_data => data_in[0].CLK
wr_data => data_in[1].CLK
wr_data => data_in[2].CLK
wr_data => data_in[3].CLK
wr_data => data_in[4].CLK
wr_data => data_in[5].CLK
wr_data => data_in[6].CLK
wr_data => data_in[7].CLK
wr_data => data_in[8].CLK
wr_data => data_in[9].CLK
wr_data => data_in[10].CLK
wr_data => data_in[11].CLK
wr_data => data_in[12].CLK
wr_data => data_in[13].CLK
wr_data => data_in[14].CLK
wr_data => data_in[15].CLK
rx_byte[0] => data_out.DATAB
rx_byte[0] => data_out.DATAB
rx_byte[1] => data_out.DATAB
rx_byte[1] => data_out.DATAB
rx_byte[2] => data_out.DATAB
rx_byte[2] => data_out.DATAB
rx_byte[3] => data_out.DATAB
rx_byte[3] => data_out.DATAB
rx_byte[4] => data_out.DATAB
rx_byte[4] => data_out.DATAB
rx_byte[5] => data_out.DATAB
rx_byte[5] => data_out.DATAB
rx_byte[6] => data_out.DATAB
rx_byte[6] => data_out.DATAB
rx_byte[7] => data_out.DATAB
rx_byte[7] => data_out.DATAB
i2c_busy => state_machine.IN1
i2c_busy => prev_busy.DATAIN
i2c_busy => state_machine.IN1
tx_addr[0] <= tx_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_addr[1] <= tx_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_addr[2] <= tx_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_addr[3] <= tx_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_addr[4] <= tx_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_addr[5] <= tx_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_addr[6] <= tx_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_addr[7] <= tx_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_byte[0] <= tx_byte[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_byte[1] <= tx_byte[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_byte[2] <= tx_byte[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_byte[3] <= tx_byte[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_byte[4] <= tx_byte[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_byte[5] <= tx_byte[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_byte[6] <= tx_byte[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_byte[7] <= tx_byte[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
comm_en <= comm_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
rnw <= rnw~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy.DB_MAX_OUTPUT_PORT_TYPE


|SCOMP_System|clk_div:inst5
clock_10MHz => clock_4Hz_int.CLK
clock_10MHz => count_4Hz[0].CLK
clock_10MHz => count_4Hz[1].CLK
clock_10MHz => count_4Hz[2].CLK
clock_10MHz => count_4Hz[3].CLK
clock_10MHz => count_4Hz[4].CLK
clock_10MHz => count_4Hz[5].CLK
clock_10MHz => count_4Hz[6].CLK
clock_10MHz => count_4Hz[7].CLK
clock_10MHz => count_4Hz[8].CLK
clock_10MHz => count_4Hz[9].CLK
clock_10MHz => count_4Hz[10].CLK
clock_10MHz => count_4Hz[11].CLK
clock_10MHz => count_4Hz[12].CLK
clock_10MHz => count_4Hz[13].CLK
clock_10MHz => count_4Hz[14].CLK
clock_10MHz => count_4Hz[15].CLK
clock_10MHz => count_4Hz[16].CLK
clock_10MHz => count_4Hz[17].CLK
clock_10MHz => count_4Hz[18].CLK
clock_10MHz => count_4Hz[19].CLK
clock_10MHz => count_4Hz[20].CLK
clock_10MHz => clock_10Hz_int.CLK
clock_10MHz => count_10Hz[0].CLK
clock_10MHz => count_10Hz[1].CLK
clock_10MHz => count_10Hz[2].CLK
clock_10MHz => count_10Hz[3].CLK
clock_10MHz => count_10Hz[4].CLK
clock_10MHz => count_10Hz[5].CLK
clock_10MHz => count_10Hz[6].CLK
clock_10MHz => count_10Hz[7].CLK
clock_10MHz => count_10Hz[8].CLK
clock_10MHz => count_10Hz[9].CLK
clock_10MHz => count_10Hz[10].CLK
clock_10MHz => count_10Hz[11].CLK
clock_10MHz => count_10Hz[12].CLK
clock_10MHz => count_10Hz[13].CLK
clock_10MHz => count_10Hz[14].CLK
clock_10MHz => count_10Hz[15].CLK
clock_10MHz => count_10Hz[16].CLK
clock_10MHz => count_10Hz[17].CLK
clock_10MHz => count_10Hz[18].CLK
clock_10MHz => clock_32Hz_int.CLK
clock_10MHz => count_32Hz[0].CLK
clock_10MHz => count_32Hz[1].CLK
clock_10MHz => count_32Hz[2].CLK
clock_10MHz => count_32Hz[3].CLK
clock_10MHz => count_32Hz[4].CLK
clock_10MHz => count_32Hz[5].CLK
clock_10MHz => count_32Hz[6].CLK
clock_10MHz => count_32Hz[7].CLK
clock_10MHz => count_32Hz[8].CLK
clock_10MHz => count_32Hz[9].CLK
clock_10MHz => count_32Hz[10].CLK
clock_10MHz => count_32Hz[11].CLK
clock_10MHz => count_32Hz[12].CLK
clock_10MHz => count_32Hz[13].CLK
clock_10MHz => count_32Hz[14].CLK
clock_10MHz => count_32Hz[15].CLK
clock_10MHz => count_32Hz[16].CLK
clock_10MHz => count_32Hz[17].CLK
clock_10MHz => clock_100Hz_int.CLK
clock_10MHz => count_100Hz[0].CLK
clock_10MHz => count_100Hz[1].CLK
clock_10MHz => count_100Hz[2].CLK
clock_10MHz => count_100Hz[3].CLK
clock_10MHz => count_100Hz[4].CLK
clock_10MHz => count_100Hz[5].CLK
clock_10MHz => count_100Hz[6].CLK
clock_10MHz => count_100Hz[7].CLK
clock_10MHz => count_100Hz[8].CLK
clock_10MHz => count_100Hz[9].CLK
clock_10MHz => count_100Hz[10].CLK
clock_10MHz => count_100Hz[11].CLK
clock_10MHz => count_100Hz[12].CLK
clock_10MHz => count_100Hz[13].CLK
clock_10MHz => count_100Hz[14].CLK
clock_10MHz => count_100Hz[15].CLK
clock_10MHz => clock_10kHz_int.CLK
clock_10MHz => count_10kHz[0].CLK
clock_10MHz => count_10kHz[1].CLK
clock_10MHz => count_10kHz[2].CLK
clock_10MHz => count_10kHz[3].CLK
clock_10MHz => count_10kHz[4].CLK
clock_10MHz => count_10kHz[5].CLK
clock_10MHz => count_10kHz[6].CLK
clock_10MHz => count_10kHz[7].CLK
clock_10MHz => count_10kHz[8].CLK
clock_10MHz => clock_100kHz_int.CLK
clock_10MHz => count_100kHz[0].CLK
clock_10MHz => count_100kHz[1].CLK
clock_10MHz => count_100kHz[2].CLK
clock_10MHz => count_100kHz[3].CLK
clock_10MHz => count_100kHz[4].CLK
clock_10MHz => count_100kHz[5].CLK
clock_10MHz => clock_4Hz~reg0.CLK
clock_10MHz => clock_10Hz~reg0.CLK
clock_10MHz => clock_32Hz~reg0.CLK
clock_10MHz => clock_100Hz~reg0.CLK
clock_10MHz => clock_10kHz~reg0.CLK
clock_10MHz => clock_100kHz~reg0.CLK
clock_100kHz <= clock_100kHz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_10kHz <= clock_10kHz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_100Hz <= clock_100Hz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_32Hz <= clock_32Hz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_10Hz <= clock_10Hz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_4Hz <= clock_4Hz~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SCOMP_System|PLL_main:inst1
areset => altpll:altpll_component.areset
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
c1 <= altpll:altpll_component.clk[1]
locked <= altpll:altpll_component.locked


|SCOMP_System|PLL_main:inst1|altpll:altpll_component
inclk[0] => PLL_main_altpll:auto_generated.inclk[0]
inclk[1] => PLL_main_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => PLL_main_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= PLL_main_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|SCOMP_System|PLL_main:inst1|altpll:altpll_component|PLL_main_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|SCOMP_System|SCOMP:inst
clock => altsyncram:altsyncram_component.clock0
clock => PC_stack[9][0].CLK
clock => PC_stack[9][1].CLK
clock => PC_stack[9][2].CLK
clock => PC_stack[9][3].CLK
clock => PC_stack[9][4].CLK
clock => PC_stack[9][5].CLK
clock => PC_stack[9][6].CLK
clock => PC_stack[9][7].CLK
clock => PC_stack[9][8].CLK
clock => PC_stack[9][9].CLK
clock => PC_stack[9][10].CLK
clock => PC_stack[8][0].CLK
clock => PC_stack[8][1].CLK
clock => PC_stack[8][2].CLK
clock => PC_stack[8][3].CLK
clock => PC_stack[8][4].CLK
clock => PC_stack[8][5].CLK
clock => PC_stack[8][6].CLK
clock => PC_stack[8][7].CLK
clock => PC_stack[8][8].CLK
clock => PC_stack[8][9].CLK
clock => PC_stack[8][10].CLK
clock => PC_stack[7][0].CLK
clock => PC_stack[7][1].CLK
clock => PC_stack[7][2].CLK
clock => PC_stack[7][3].CLK
clock => PC_stack[7][4].CLK
clock => PC_stack[7][5].CLK
clock => PC_stack[7][6].CLK
clock => PC_stack[7][7].CLK
clock => PC_stack[7][8].CLK
clock => PC_stack[7][9].CLK
clock => PC_stack[7][10].CLK
clock => PC_stack[6][0].CLK
clock => PC_stack[6][1].CLK
clock => PC_stack[6][2].CLK
clock => PC_stack[6][3].CLK
clock => PC_stack[6][4].CLK
clock => PC_stack[6][5].CLK
clock => PC_stack[6][6].CLK
clock => PC_stack[6][7].CLK
clock => PC_stack[6][8].CLK
clock => PC_stack[6][9].CLK
clock => PC_stack[6][10].CLK
clock => PC_stack[5][0].CLK
clock => PC_stack[5][1].CLK
clock => PC_stack[5][2].CLK
clock => PC_stack[5][3].CLK
clock => PC_stack[5][4].CLK
clock => PC_stack[5][5].CLK
clock => PC_stack[5][6].CLK
clock => PC_stack[5][7].CLK
clock => PC_stack[5][8].CLK
clock => PC_stack[5][9].CLK
clock => PC_stack[5][10].CLK
clock => PC_stack[4][0].CLK
clock => PC_stack[4][1].CLK
clock => PC_stack[4][2].CLK
clock => PC_stack[4][3].CLK
clock => PC_stack[4][4].CLK
clock => PC_stack[4][5].CLK
clock => PC_stack[4][6].CLK
clock => PC_stack[4][7].CLK
clock => PC_stack[4][8].CLK
clock => PC_stack[4][9].CLK
clock => PC_stack[4][10].CLK
clock => PC_stack[3][0].CLK
clock => PC_stack[3][1].CLK
clock => PC_stack[3][2].CLK
clock => PC_stack[3][3].CLK
clock => PC_stack[3][4].CLK
clock => PC_stack[3][5].CLK
clock => PC_stack[3][6].CLK
clock => PC_stack[3][7].CLK
clock => PC_stack[3][8].CLK
clock => PC_stack[3][9].CLK
clock => PC_stack[3][10].CLK
clock => PC_stack[2][0].CLK
clock => PC_stack[2][1].CLK
clock => PC_stack[2][2].CLK
clock => PC_stack[2][3].CLK
clock => PC_stack[2][4].CLK
clock => PC_stack[2][5].CLK
clock => PC_stack[2][6].CLK
clock => PC_stack[2][7].CLK
clock => PC_stack[2][8].CLK
clock => PC_stack[2][9].CLK
clock => PC_stack[2][10].CLK
clock => PC_stack[1][0].CLK
clock => PC_stack[1][1].CLK
clock => PC_stack[1][2].CLK
clock => PC_stack[1][3].CLK
clock => PC_stack[1][4].CLK
clock => PC_stack[1][5].CLK
clock => PC_stack[1][6].CLK
clock => PC_stack[1][7].CLK
clock => PC_stack[1][8].CLK
clock => PC_stack[1][9].CLK
clock => PC_stack[1][10].CLK
clock => PC_stack[0][0].CLK
clock => PC_stack[0][1].CLK
clock => PC_stack[0][2].CLK
clock => PC_stack[0][3].CLK
clock => PC_stack[0][4].CLK
clock => PC_stack[0][5].CLK
clock => PC_stack[0][6].CLK
clock => PC_stack[0][7].CLK
clock => PC_stack[0][8].CLK
clock => PC_stack[0][9].CLK
clock => PC_stack[0][10].CLK
clock => IR[0].CLK
clock => IR[1].CLK
clock => IR[2].CLK
clock => IR[3].CLK
clock => IR[4].CLK
clock => IR[5].CLK
clock => IR[6].CLK
clock => IR[7].CLK
clock => IR[8].CLK
clock => IR[9].CLK
clock => IR[10].CLK
clock => AUDIO_DATA_int[0].CLK
clock => AUDIO_DATA_int[1].CLK
clock => AUDIO_DATA_int[2].CLK
clock => AUDIO_DATA_int[3].CLK
clock => AUDIO_DATA_int[4].CLK
clock => AUDIO_DATA_int[5].CLK
clock => AUDIO_DATA_int[6].CLK
clock => AUDIO_DATA_int[7].CLK
clock => AUDIO_DATA_int[8].CLK
clock => AUDIO_DATA_int[9].CLK
clock => AUDIO_DATA_int[10].CLK
clock => AUDIO_DATA_int[11].CLK
clock => AUDIO_DATA_int[12].CLK
clock => AUDIO_DATA_int[13].CLK
clock => AUDIO_DATA_int[14].CLK
clock => AUDIO_DATA_int[15].CLK
clock => IO_CYCLE~reg0.CLK
clock => IO_WRITE_int.CLK
clock => AC[0].CLK
clock => AC[1].CLK
clock => AC[2].CLK
clock => AC[3].CLK
clock => AC[4].CLK
clock => AC[5].CLK
clock => AC[6].CLK
clock => AC[7].CLK
clock => AC[8].CLK
clock => AC[9].CLK
clock => AC[10].CLK
clock => AC[11].CLK
clock => AC[12].CLK
clock => AC[13].CLK
clock => AC[14].CLK
clock => AC[15].CLK
clock => PC[0].CLK
clock => PC[1].CLK
clock => PC[2].CLK
clock => PC[3].CLK
clock => PC[4].CLK
clock => PC[5].CLK
clock => PC[6].CLK
clock => PC[7].CLK
clock => PC[8].CLK
clock => PC[9].CLK
clock => PC[10].CLK
clock => MW.CLK
clock => state~1.DATAIN
resetn => state~3.DATAIN
resetn => MW.ENA
resetn => PC[10].ENA
resetn => PC[9].ENA
resetn => PC[8].ENA
resetn => PC[7].ENA
resetn => PC[6].ENA
resetn => PC[5].ENA
resetn => PC[4].ENA
resetn => PC[3].ENA
resetn => PC[2].ENA
resetn => PC[1].ENA
resetn => PC[0].ENA
resetn => AC[15].ENA
resetn => AC[14].ENA
resetn => AC[13].ENA
resetn => AC[12].ENA
resetn => AC[11].ENA
resetn => AC[10].ENA
resetn => AC[9].ENA
resetn => AC[8].ENA
resetn => AC[7].ENA
resetn => AC[6].ENA
resetn => AC[5].ENA
resetn => AC[4].ENA
resetn => AC[3].ENA
resetn => AC[2].ENA
resetn => AC[1].ENA
resetn => AC[0].ENA
resetn => IO_WRITE_int.ENA
resetn => IO_CYCLE~reg0.ENA
resetn => AUDIO_DATA_int[15].ENA
resetn => AUDIO_DATA_int[14].ENA
resetn => AUDIO_DATA_int[13].ENA
resetn => AUDIO_DATA_int[12].ENA
resetn => AUDIO_DATA_int[11].ENA
resetn => AUDIO_DATA_int[10].ENA
resetn => AUDIO_DATA_int[9].ENA
resetn => AUDIO_DATA_int[8].ENA
resetn => AUDIO_DATA_int[7].ENA
resetn => AUDIO_DATA_int[6].ENA
resetn => AUDIO_DATA_int[5].ENA
resetn => AUDIO_DATA_int[4].ENA
resetn => AUDIO_DATA_int[3].ENA
resetn => AUDIO_DATA_int[2].ENA
resetn => AUDIO_DATA_int[1].ENA
resetn => PC_stack[9][0].ENA
resetn => AUDIO_DATA_int[0].ENA
resetn => IR[10].ENA
resetn => IR[9].ENA
resetn => IR[8].ENA
resetn => IR[7].ENA
resetn => IR[6].ENA
resetn => IR[5].ENA
resetn => IR[4].ENA
resetn => IR[3].ENA
resetn => IR[2].ENA
resetn => IR[1].ENA
resetn => IR[0].ENA
resetn => PC_stack[0][10].ENA
resetn => PC_stack[0][9].ENA
resetn => PC_stack[0][8].ENA
resetn => PC_stack[0][7].ENA
resetn => PC_stack[0][6].ENA
resetn => PC_stack[0][5].ENA
resetn => PC_stack[0][4].ENA
resetn => PC_stack[0][3].ENA
resetn => PC_stack[0][2].ENA
resetn => PC_stack[0][1].ENA
resetn => PC_stack[0][0].ENA
resetn => PC_stack[1][10].ENA
resetn => PC_stack[1][9].ENA
resetn => PC_stack[1][8].ENA
resetn => PC_stack[1][7].ENA
resetn => PC_stack[1][6].ENA
resetn => PC_stack[1][5].ENA
resetn => PC_stack[1][4].ENA
resetn => PC_stack[1][3].ENA
resetn => PC_stack[1][2].ENA
resetn => PC_stack[1][1].ENA
resetn => PC_stack[1][0].ENA
resetn => PC_stack[2][10].ENA
resetn => PC_stack[2][9].ENA
resetn => PC_stack[2][8].ENA
resetn => PC_stack[2][7].ENA
resetn => PC_stack[2][6].ENA
resetn => PC_stack[2][5].ENA
resetn => PC_stack[2][4].ENA
resetn => PC_stack[2][3].ENA
resetn => PC_stack[2][2].ENA
resetn => PC_stack[2][1].ENA
resetn => PC_stack[2][0].ENA
resetn => PC_stack[3][10].ENA
resetn => PC_stack[3][9].ENA
resetn => PC_stack[3][8].ENA
resetn => PC_stack[3][7].ENA
resetn => PC_stack[3][6].ENA
resetn => PC_stack[3][5].ENA
resetn => PC_stack[3][4].ENA
resetn => PC_stack[3][3].ENA
resetn => PC_stack[3][2].ENA
resetn => PC_stack[3][1].ENA
resetn => PC_stack[3][0].ENA
resetn => PC_stack[4][10].ENA
resetn => PC_stack[4][9].ENA
resetn => PC_stack[4][8].ENA
resetn => PC_stack[4][7].ENA
resetn => PC_stack[4][6].ENA
resetn => PC_stack[4][5].ENA
resetn => PC_stack[4][4].ENA
resetn => PC_stack[4][3].ENA
resetn => PC_stack[4][2].ENA
resetn => PC_stack[4][1].ENA
resetn => PC_stack[4][0].ENA
resetn => PC_stack[5][10].ENA
resetn => PC_stack[5][9].ENA
resetn => PC_stack[5][8].ENA
resetn => PC_stack[5][7].ENA
resetn => PC_stack[5][6].ENA
resetn => PC_stack[5][5].ENA
resetn => PC_stack[5][4].ENA
resetn => PC_stack[5][3].ENA
resetn => PC_stack[5][2].ENA
resetn => PC_stack[5][1].ENA
resetn => PC_stack[5][0].ENA
resetn => PC_stack[6][10].ENA
resetn => PC_stack[6][9].ENA
resetn => PC_stack[6][8].ENA
resetn => PC_stack[6][7].ENA
resetn => PC_stack[6][6].ENA
resetn => PC_stack[6][5].ENA
resetn => PC_stack[6][4].ENA
resetn => PC_stack[6][3].ENA
resetn => PC_stack[6][2].ENA
resetn => PC_stack[6][1].ENA
resetn => PC_stack[6][0].ENA
resetn => PC_stack[7][10].ENA
resetn => PC_stack[7][9].ENA
resetn => PC_stack[7][8].ENA
resetn => PC_stack[7][7].ENA
resetn => PC_stack[7][6].ENA
resetn => PC_stack[7][5].ENA
resetn => PC_stack[7][4].ENA
resetn => PC_stack[7][3].ENA
resetn => PC_stack[7][2].ENA
resetn => PC_stack[7][1].ENA
resetn => PC_stack[7][0].ENA
resetn => PC_stack[8][10].ENA
resetn => PC_stack[8][9].ENA
resetn => PC_stack[8][8].ENA
resetn => PC_stack[8][7].ENA
resetn => PC_stack[8][6].ENA
resetn => PC_stack[8][5].ENA
resetn => PC_stack[8][4].ENA
resetn => PC_stack[8][3].ENA
resetn => PC_stack[8][2].ENA
resetn => PC_stack[8][1].ENA
resetn => PC_stack[8][0].ENA
resetn => PC_stack[9][10].ENA
resetn => PC_stack[9][9].ENA
resetn => PC_stack[9][8].ENA
resetn => PC_stack[9][7].ENA
resetn => PC_stack[9][6].ENA
resetn => PC_stack[9][5].ENA
resetn => PC_stack[9][4].ENA
resetn => PC_stack[9][3].ENA
resetn => PC_stack[9][2].ENA
resetn => PC_stack[9][1].ENA
IO_WRITE <= IO_WRITE_int.DB_MAX_OUTPUT_PORT_TYPE
IO_CYCLE <= IO_CYCLE~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_ADDR[0] <= IR[0].DB_MAX_OUTPUT_PORT_TYPE
IO_ADDR[1] <= IR[1].DB_MAX_OUTPUT_PORT_TYPE
IO_ADDR[2] <= IR[2].DB_MAX_OUTPUT_PORT_TYPE
IO_ADDR[3] <= IR[3].DB_MAX_OUTPUT_PORT_TYPE
IO_ADDR[4] <= IR[4].DB_MAX_OUTPUT_PORT_TYPE
IO_ADDR[5] <= IR[5].DB_MAX_OUTPUT_PORT_TYPE
IO_ADDR[6] <= IR[6].DB_MAX_OUTPUT_PORT_TYPE
IO_ADDR[7] <= IR[7].DB_MAX_OUTPUT_PORT_TYPE
IO_ADDR[8] <= IR[8].DB_MAX_OUTPUT_PORT_TYPE
IO_ADDR[9] <= IR[9].DB_MAX_OUTPUT_PORT_TYPE
IO_ADDR[10] <= IR[10].DB_MAX_OUTPUT_PORT_TYPE
IO_DATA[0] <> LPM_BUSTRI:io_bus.TRIDATA[0]
IO_DATA[1] <> LPM_BUSTRI:io_bus.TRIDATA[1]
IO_DATA[2] <> LPM_BUSTRI:io_bus.TRIDATA[2]
IO_DATA[3] <> LPM_BUSTRI:io_bus.TRIDATA[3]
IO_DATA[4] <> LPM_BUSTRI:io_bus.TRIDATA[4]
IO_DATA[5] <> LPM_BUSTRI:io_bus.TRIDATA[5]
IO_DATA[6] <> LPM_BUSTRI:io_bus.TRIDATA[6]
IO_DATA[7] <> LPM_BUSTRI:io_bus.TRIDATA[7]
IO_DATA[8] <> LPM_BUSTRI:io_bus.TRIDATA[8]
IO_DATA[9] <> LPM_BUSTRI:io_bus.TRIDATA[9]
IO_DATA[10] <> LPM_BUSTRI:io_bus.TRIDATA[10]
IO_DATA[11] <> LPM_BUSTRI:io_bus.TRIDATA[11]
IO_DATA[12] <> LPM_BUSTRI:io_bus.TRIDATA[12]
IO_DATA[13] <> LPM_BUSTRI:io_bus.TRIDATA[13]
IO_DATA[14] <> LPM_BUSTRI:io_bus.TRIDATA[14]
IO_DATA[15] <> LPM_BUSTRI:io_bus.TRIDATA[15]
AUDIO_ADDR[0] => Selector10.IN1
AUDIO_ADDR[1] => Selector9.IN1
AUDIO_ADDR[2] => Selector8.IN1
AUDIO_ADDR[3] => Selector7.IN1
AUDIO_ADDR[4] => Selector6.IN1
AUDIO_ADDR[5] => Selector5.IN1
AUDIO_ADDR[6] => Selector4.IN1
AUDIO_ADDR[7] => Selector3.IN1
AUDIO_ADDR[8] => Selector2.IN1
AUDIO_ADDR[9] => Selector1.IN1
AUDIO_ADDR[10] => Selector0.IN1
AUDIO_ADDR[11] => next_mem_addr[11].DATAB
AUDIO_ADDR[12] => next_mem_addr[12].DATAB
AUDIO_ADDR[13] => next_mem_addr[13].DATAB
AUDIO_ADDR[14] => next_mem_addr[14].DATAB
AUDIO_ADDR[15] => next_mem_addr[15].DATAB
AUDIO_DATA[0] <= AUDIO_DATA_int[0].DB_MAX_OUTPUT_PORT_TYPE
AUDIO_DATA[1] <= AUDIO_DATA_int[1].DB_MAX_OUTPUT_PORT_TYPE
AUDIO_DATA[2] <= AUDIO_DATA_int[2].DB_MAX_OUTPUT_PORT_TYPE
AUDIO_DATA[3] <= AUDIO_DATA_int[3].DB_MAX_OUTPUT_PORT_TYPE
AUDIO_DATA[4] <= AUDIO_DATA_int[4].DB_MAX_OUTPUT_PORT_TYPE
AUDIO_DATA[5] <= AUDIO_DATA_int[5].DB_MAX_OUTPUT_PORT_TYPE
AUDIO_DATA[6] <= AUDIO_DATA_int[6].DB_MAX_OUTPUT_PORT_TYPE
AUDIO_DATA[7] <= AUDIO_DATA_int[7].DB_MAX_OUTPUT_PORT_TYPE
AUDIO_DATA[8] <= AUDIO_DATA_int[8].DB_MAX_OUTPUT_PORT_TYPE
AUDIO_DATA[9] <= AUDIO_DATA_int[9].DB_MAX_OUTPUT_PORT_TYPE
AUDIO_DATA[10] <= AUDIO_DATA_int[10].DB_MAX_OUTPUT_PORT_TYPE
AUDIO_DATA[11] <= AUDIO_DATA_int[11].DB_MAX_OUTPUT_PORT_TYPE
AUDIO_DATA[12] <= AUDIO_DATA_int[12].DB_MAX_OUTPUT_PORT_TYPE
AUDIO_DATA[13] <= AUDIO_DATA_int[13].DB_MAX_OUTPUT_PORT_TYPE
AUDIO_DATA[14] <= AUDIO_DATA_int[14].DB_MAX_OUTPUT_PORT_TYPE
AUDIO_DATA[15] <= AUDIO_DATA_int[15].DB_MAX_OUTPUT_PORT_TYPE


|SCOMP_System|SCOMP:inst|altsyncram:altsyncram_component
wren_a => altsyncram_h9s3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_h9s3:auto_generated.data_a[0]
data_a[1] => altsyncram_h9s3:auto_generated.data_a[1]
data_a[2] => altsyncram_h9s3:auto_generated.data_a[2]
data_a[3] => altsyncram_h9s3:auto_generated.data_a[3]
data_a[4] => altsyncram_h9s3:auto_generated.data_a[4]
data_a[5] => altsyncram_h9s3:auto_generated.data_a[5]
data_a[6] => altsyncram_h9s3:auto_generated.data_a[6]
data_a[7] => altsyncram_h9s3:auto_generated.data_a[7]
data_a[8] => altsyncram_h9s3:auto_generated.data_a[8]
data_a[9] => altsyncram_h9s3:auto_generated.data_a[9]
data_a[10] => altsyncram_h9s3:auto_generated.data_a[10]
data_a[11] => altsyncram_h9s3:auto_generated.data_a[11]
data_a[12] => altsyncram_h9s3:auto_generated.data_a[12]
data_a[13] => altsyncram_h9s3:auto_generated.data_a[13]
data_a[14] => altsyncram_h9s3:auto_generated.data_a[14]
data_a[15] => altsyncram_h9s3:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_h9s3:auto_generated.address_a[0]
address_a[1] => altsyncram_h9s3:auto_generated.address_a[1]
address_a[2] => altsyncram_h9s3:auto_generated.address_a[2]
address_a[3] => altsyncram_h9s3:auto_generated.address_a[3]
address_a[4] => altsyncram_h9s3:auto_generated.address_a[4]
address_a[5] => altsyncram_h9s3:auto_generated.address_a[5]
address_a[6] => altsyncram_h9s3:auto_generated.address_a[6]
address_a[7] => altsyncram_h9s3:auto_generated.address_a[7]
address_a[8] => altsyncram_h9s3:auto_generated.address_a[8]
address_a[9] => altsyncram_h9s3:auto_generated.address_a[9]
address_a[10] => altsyncram_h9s3:auto_generated.address_a[10]
address_a[11] => altsyncram_h9s3:auto_generated.address_a[11]
address_a[12] => altsyncram_h9s3:auto_generated.address_a[12]
address_a[13] => altsyncram_h9s3:auto_generated.address_a[13]
address_a[14] => altsyncram_h9s3:auto_generated.address_a[14]
address_a[15] => altsyncram_h9s3:auto_generated.address_a[15]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_h9s3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_h9s3:auto_generated.q_a[0]
q_a[1] <= altsyncram_h9s3:auto_generated.q_a[1]
q_a[2] <= altsyncram_h9s3:auto_generated.q_a[2]
q_a[3] <= altsyncram_h9s3:auto_generated.q_a[3]
q_a[4] <= altsyncram_h9s3:auto_generated.q_a[4]
q_a[5] <= altsyncram_h9s3:auto_generated.q_a[5]
q_a[6] <= altsyncram_h9s3:auto_generated.q_a[6]
q_a[7] <= altsyncram_h9s3:auto_generated.q_a[7]
q_a[8] <= altsyncram_h9s3:auto_generated.q_a[8]
q_a[9] <= altsyncram_h9s3:auto_generated.q_a[9]
q_a[10] <= altsyncram_h9s3:auto_generated.q_a[10]
q_a[11] <= altsyncram_h9s3:auto_generated.q_a[11]
q_a[12] <= altsyncram_h9s3:auto_generated.q_a[12]
q_a[13] <= altsyncram_h9s3:auto_generated.q_a[13]
q_a[14] <= altsyncram_h9s3:auto_generated.q_a[14]
q_a[15] <= altsyncram_h9s3:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|SCOMP_System|SCOMP:inst|altsyncram:altsyncram_component|altsyncram_h9s3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[0] => ram_block1a72.PORTAADDR
address_a[0] => ram_block1a73.PORTAADDR
address_a[0] => ram_block1a74.PORTAADDR
address_a[0] => ram_block1a75.PORTAADDR
address_a[0] => ram_block1a76.PORTAADDR
address_a[0] => ram_block1a77.PORTAADDR
address_a[0] => ram_block1a78.PORTAADDR
address_a[0] => ram_block1a79.PORTAADDR
address_a[0] => ram_block1a80.PORTAADDR
address_a[0] => ram_block1a81.PORTAADDR
address_a[0] => ram_block1a82.PORTAADDR
address_a[0] => ram_block1a83.PORTAADDR
address_a[0] => ram_block1a84.PORTAADDR
address_a[0] => ram_block1a85.PORTAADDR
address_a[0] => ram_block1a86.PORTAADDR
address_a[0] => ram_block1a87.PORTAADDR
address_a[0] => ram_block1a88.PORTAADDR
address_a[0] => ram_block1a89.PORTAADDR
address_a[0] => ram_block1a90.PORTAADDR
address_a[0] => ram_block1a91.PORTAADDR
address_a[0] => ram_block1a92.PORTAADDR
address_a[0] => ram_block1a93.PORTAADDR
address_a[0] => ram_block1a94.PORTAADDR
address_a[0] => ram_block1a95.PORTAADDR
address_a[0] => ram_block1a96.PORTAADDR
address_a[0] => ram_block1a97.PORTAADDR
address_a[0] => ram_block1a98.PORTAADDR
address_a[0] => ram_block1a99.PORTAADDR
address_a[0] => ram_block1a100.PORTAADDR
address_a[0] => ram_block1a101.PORTAADDR
address_a[0] => ram_block1a102.PORTAADDR
address_a[0] => ram_block1a103.PORTAADDR
address_a[0] => ram_block1a104.PORTAADDR
address_a[0] => ram_block1a105.PORTAADDR
address_a[0] => ram_block1a106.PORTAADDR
address_a[0] => ram_block1a107.PORTAADDR
address_a[0] => ram_block1a108.PORTAADDR
address_a[0] => ram_block1a109.PORTAADDR
address_a[0] => ram_block1a110.PORTAADDR
address_a[0] => ram_block1a111.PORTAADDR
address_a[0] => ram_block1a112.PORTAADDR
address_a[0] => ram_block1a113.PORTAADDR
address_a[0] => ram_block1a114.PORTAADDR
address_a[0] => ram_block1a115.PORTAADDR
address_a[0] => ram_block1a116.PORTAADDR
address_a[0] => ram_block1a117.PORTAADDR
address_a[0] => ram_block1a118.PORTAADDR
address_a[0] => ram_block1a119.PORTAADDR
address_a[0] => ram_block1a120.PORTAADDR
address_a[0] => ram_block1a121.PORTAADDR
address_a[0] => ram_block1a122.PORTAADDR
address_a[0] => ram_block1a123.PORTAADDR
address_a[0] => ram_block1a124.PORTAADDR
address_a[0] => ram_block1a125.PORTAADDR
address_a[0] => ram_block1a126.PORTAADDR
address_a[0] => ram_block1a127.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[1] => ram_block1a72.PORTAADDR1
address_a[1] => ram_block1a73.PORTAADDR1
address_a[1] => ram_block1a74.PORTAADDR1
address_a[1] => ram_block1a75.PORTAADDR1
address_a[1] => ram_block1a76.PORTAADDR1
address_a[1] => ram_block1a77.PORTAADDR1
address_a[1] => ram_block1a78.PORTAADDR1
address_a[1] => ram_block1a79.PORTAADDR1
address_a[1] => ram_block1a80.PORTAADDR1
address_a[1] => ram_block1a81.PORTAADDR1
address_a[1] => ram_block1a82.PORTAADDR1
address_a[1] => ram_block1a83.PORTAADDR1
address_a[1] => ram_block1a84.PORTAADDR1
address_a[1] => ram_block1a85.PORTAADDR1
address_a[1] => ram_block1a86.PORTAADDR1
address_a[1] => ram_block1a87.PORTAADDR1
address_a[1] => ram_block1a88.PORTAADDR1
address_a[1] => ram_block1a89.PORTAADDR1
address_a[1] => ram_block1a90.PORTAADDR1
address_a[1] => ram_block1a91.PORTAADDR1
address_a[1] => ram_block1a92.PORTAADDR1
address_a[1] => ram_block1a93.PORTAADDR1
address_a[1] => ram_block1a94.PORTAADDR1
address_a[1] => ram_block1a95.PORTAADDR1
address_a[1] => ram_block1a96.PORTAADDR1
address_a[1] => ram_block1a97.PORTAADDR1
address_a[1] => ram_block1a98.PORTAADDR1
address_a[1] => ram_block1a99.PORTAADDR1
address_a[1] => ram_block1a100.PORTAADDR1
address_a[1] => ram_block1a101.PORTAADDR1
address_a[1] => ram_block1a102.PORTAADDR1
address_a[1] => ram_block1a103.PORTAADDR1
address_a[1] => ram_block1a104.PORTAADDR1
address_a[1] => ram_block1a105.PORTAADDR1
address_a[1] => ram_block1a106.PORTAADDR1
address_a[1] => ram_block1a107.PORTAADDR1
address_a[1] => ram_block1a108.PORTAADDR1
address_a[1] => ram_block1a109.PORTAADDR1
address_a[1] => ram_block1a110.PORTAADDR1
address_a[1] => ram_block1a111.PORTAADDR1
address_a[1] => ram_block1a112.PORTAADDR1
address_a[1] => ram_block1a113.PORTAADDR1
address_a[1] => ram_block1a114.PORTAADDR1
address_a[1] => ram_block1a115.PORTAADDR1
address_a[1] => ram_block1a116.PORTAADDR1
address_a[1] => ram_block1a117.PORTAADDR1
address_a[1] => ram_block1a118.PORTAADDR1
address_a[1] => ram_block1a119.PORTAADDR1
address_a[1] => ram_block1a120.PORTAADDR1
address_a[1] => ram_block1a121.PORTAADDR1
address_a[1] => ram_block1a122.PORTAADDR1
address_a[1] => ram_block1a123.PORTAADDR1
address_a[1] => ram_block1a124.PORTAADDR1
address_a[1] => ram_block1a125.PORTAADDR1
address_a[1] => ram_block1a126.PORTAADDR1
address_a[1] => ram_block1a127.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[2] => ram_block1a66.PORTAADDR2
address_a[2] => ram_block1a67.PORTAADDR2
address_a[2] => ram_block1a68.PORTAADDR2
address_a[2] => ram_block1a69.PORTAADDR2
address_a[2] => ram_block1a70.PORTAADDR2
address_a[2] => ram_block1a71.PORTAADDR2
address_a[2] => ram_block1a72.PORTAADDR2
address_a[2] => ram_block1a73.PORTAADDR2
address_a[2] => ram_block1a74.PORTAADDR2
address_a[2] => ram_block1a75.PORTAADDR2
address_a[2] => ram_block1a76.PORTAADDR2
address_a[2] => ram_block1a77.PORTAADDR2
address_a[2] => ram_block1a78.PORTAADDR2
address_a[2] => ram_block1a79.PORTAADDR2
address_a[2] => ram_block1a80.PORTAADDR2
address_a[2] => ram_block1a81.PORTAADDR2
address_a[2] => ram_block1a82.PORTAADDR2
address_a[2] => ram_block1a83.PORTAADDR2
address_a[2] => ram_block1a84.PORTAADDR2
address_a[2] => ram_block1a85.PORTAADDR2
address_a[2] => ram_block1a86.PORTAADDR2
address_a[2] => ram_block1a87.PORTAADDR2
address_a[2] => ram_block1a88.PORTAADDR2
address_a[2] => ram_block1a89.PORTAADDR2
address_a[2] => ram_block1a90.PORTAADDR2
address_a[2] => ram_block1a91.PORTAADDR2
address_a[2] => ram_block1a92.PORTAADDR2
address_a[2] => ram_block1a93.PORTAADDR2
address_a[2] => ram_block1a94.PORTAADDR2
address_a[2] => ram_block1a95.PORTAADDR2
address_a[2] => ram_block1a96.PORTAADDR2
address_a[2] => ram_block1a97.PORTAADDR2
address_a[2] => ram_block1a98.PORTAADDR2
address_a[2] => ram_block1a99.PORTAADDR2
address_a[2] => ram_block1a100.PORTAADDR2
address_a[2] => ram_block1a101.PORTAADDR2
address_a[2] => ram_block1a102.PORTAADDR2
address_a[2] => ram_block1a103.PORTAADDR2
address_a[2] => ram_block1a104.PORTAADDR2
address_a[2] => ram_block1a105.PORTAADDR2
address_a[2] => ram_block1a106.PORTAADDR2
address_a[2] => ram_block1a107.PORTAADDR2
address_a[2] => ram_block1a108.PORTAADDR2
address_a[2] => ram_block1a109.PORTAADDR2
address_a[2] => ram_block1a110.PORTAADDR2
address_a[2] => ram_block1a111.PORTAADDR2
address_a[2] => ram_block1a112.PORTAADDR2
address_a[2] => ram_block1a113.PORTAADDR2
address_a[2] => ram_block1a114.PORTAADDR2
address_a[2] => ram_block1a115.PORTAADDR2
address_a[2] => ram_block1a116.PORTAADDR2
address_a[2] => ram_block1a117.PORTAADDR2
address_a[2] => ram_block1a118.PORTAADDR2
address_a[2] => ram_block1a119.PORTAADDR2
address_a[2] => ram_block1a120.PORTAADDR2
address_a[2] => ram_block1a121.PORTAADDR2
address_a[2] => ram_block1a122.PORTAADDR2
address_a[2] => ram_block1a123.PORTAADDR2
address_a[2] => ram_block1a124.PORTAADDR2
address_a[2] => ram_block1a125.PORTAADDR2
address_a[2] => ram_block1a126.PORTAADDR2
address_a[2] => ram_block1a127.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[3] => ram_block1a65.PORTAADDR3
address_a[3] => ram_block1a66.PORTAADDR3
address_a[3] => ram_block1a67.PORTAADDR3
address_a[3] => ram_block1a68.PORTAADDR3
address_a[3] => ram_block1a69.PORTAADDR3
address_a[3] => ram_block1a70.PORTAADDR3
address_a[3] => ram_block1a71.PORTAADDR3
address_a[3] => ram_block1a72.PORTAADDR3
address_a[3] => ram_block1a73.PORTAADDR3
address_a[3] => ram_block1a74.PORTAADDR3
address_a[3] => ram_block1a75.PORTAADDR3
address_a[3] => ram_block1a76.PORTAADDR3
address_a[3] => ram_block1a77.PORTAADDR3
address_a[3] => ram_block1a78.PORTAADDR3
address_a[3] => ram_block1a79.PORTAADDR3
address_a[3] => ram_block1a80.PORTAADDR3
address_a[3] => ram_block1a81.PORTAADDR3
address_a[3] => ram_block1a82.PORTAADDR3
address_a[3] => ram_block1a83.PORTAADDR3
address_a[3] => ram_block1a84.PORTAADDR3
address_a[3] => ram_block1a85.PORTAADDR3
address_a[3] => ram_block1a86.PORTAADDR3
address_a[3] => ram_block1a87.PORTAADDR3
address_a[3] => ram_block1a88.PORTAADDR3
address_a[3] => ram_block1a89.PORTAADDR3
address_a[3] => ram_block1a90.PORTAADDR3
address_a[3] => ram_block1a91.PORTAADDR3
address_a[3] => ram_block1a92.PORTAADDR3
address_a[3] => ram_block1a93.PORTAADDR3
address_a[3] => ram_block1a94.PORTAADDR3
address_a[3] => ram_block1a95.PORTAADDR3
address_a[3] => ram_block1a96.PORTAADDR3
address_a[3] => ram_block1a97.PORTAADDR3
address_a[3] => ram_block1a98.PORTAADDR3
address_a[3] => ram_block1a99.PORTAADDR3
address_a[3] => ram_block1a100.PORTAADDR3
address_a[3] => ram_block1a101.PORTAADDR3
address_a[3] => ram_block1a102.PORTAADDR3
address_a[3] => ram_block1a103.PORTAADDR3
address_a[3] => ram_block1a104.PORTAADDR3
address_a[3] => ram_block1a105.PORTAADDR3
address_a[3] => ram_block1a106.PORTAADDR3
address_a[3] => ram_block1a107.PORTAADDR3
address_a[3] => ram_block1a108.PORTAADDR3
address_a[3] => ram_block1a109.PORTAADDR3
address_a[3] => ram_block1a110.PORTAADDR3
address_a[3] => ram_block1a111.PORTAADDR3
address_a[3] => ram_block1a112.PORTAADDR3
address_a[3] => ram_block1a113.PORTAADDR3
address_a[3] => ram_block1a114.PORTAADDR3
address_a[3] => ram_block1a115.PORTAADDR3
address_a[3] => ram_block1a116.PORTAADDR3
address_a[3] => ram_block1a117.PORTAADDR3
address_a[3] => ram_block1a118.PORTAADDR3
address_a[3] => ram_block1a119.PORTAADDR3
address_a[3] => ram_block1a120.PORTAADDR3
address_a[3] => ram_block1a121.PORTAADDR3
address_a[3] => ram_block1a122.PORTAADDR3
address_a[3] => ram_block1a123.PORTAADDR3
address_a[3] => ram_block1a124.PORTAADDR3
address_a[3] => ram_block1a125.PORTAADDR3
address_a[3] => ram_block1a126.PORTAADDR3
address_a[3] => ram_block1a127.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[4] => ram_block1a64.PORTAADDR4
address_a[4] => ram_block1a65.PORTAADDR4
address_a[4] => ram_block1a66.PORTAADDR4
address_a[4] => ram_block1a67.PORTAADDR4
address_a[4] => ram_block1a68.PORTAADDR4
address_a[4] => ram_block1a69.PORTAADDR4
address_a[4] => ram_block1a70.PORTAADDR4
address_a[4] => ram_block1a71.PORTAADDR4
address_a[4] => ram_block1a72.PORTAADDR4
address_a[4] => ram_block1a73.PORTAADDR4
address_a[4] => ram_block1a74.PORTAADDR4
address_a[4] => ram_block1a75.PORTAADDR4
address_a[4] => ram_block1a76.PORTAADDR4
address_a[4] => ram_block1a77.PORTAADDR4
address_a[4] => ram_block1a78.PORTAADDR4
address_a[4] => ram_block1a79.PORTAADDR4
address_a[4] => ram_block1a80.PORTAADDR4
address_a[4] => ram_block1a81.PORTAADDR4
address_a[4] => ram_block1a82.PORTAADDR4
address_a[4] => ram_block1a83.PORTAADDR4
address_a[4] => ram_block1a84.PORTAADDR4
address_a[4] => ram_block1a85.PORTAADDR4
address_a[4] => ram_block1a86.PORTAADDR4
address_a[4] => ram_block1a87.PORTAADDR4
address_a[4] => ram_block1a88.PORTAADDR4
address_a[4] => ram_block1a89.PORTAADDR4
address_a[4] => ram_block1a90.PORTAADDR4
address_a[4] => ram_block1a91.PORTAADDR4
address_a[4] => ram_block1a92.PORTAADDR4
address_a[4] => ram_block1a93.PORTAADDR4
address_a[4] => ram_block1a94.PORTAADDR4
address_a[4] => ram_block1a95.PORTAADDR4
address_a[4] => ram_block1a96.PORTAADDR4
address_a[4] => ram_block1a97.PORTAADDR4
address_a[4] => ram_block1a98.PORTAADDR4
address_a[4] => ram_block1a99.PORTAADDR4
address_a[4] => ram_block1a100.PORTAADDR4
address_a[4] => ram_block1a101.PORTAADDR4
address_a[4] => ram_block1a102.PORTAADDR4
address_a[4] => ram_block1a103.PORTAADDR4
address_a[4] => ram_block1a104.PORTAADDR4
address_a[4] => ram_block1a105.PORTAADDR4
address_a[4] => ram_block1a106.PORTAADDR4
address_a[4] => ram_block1a107.PORTAADDR4
address_a[4] => ram_block1a108.PORTAADDR4
address_a[4] => ram_block1a109.PORTAADDR4
address_a[4] => ram_block1a110.PORTAADDR4
address_a[4] => ram_block1a111.PORTAADDR4
address_a[4] => ram_block1a112.PORTAADDR4
address_a[4] => ram_block1a113.PORTAADDR4
address_a[4] => ram_block1a114.PORTAADDR4
address_a[4] => ram_block1a115.PORTAADDR4
address_a[4] => ram_block1a116.PORTAADDR4
address_a[4] => ram_block1a117.PORTAADDR4
address_a[4] => ram_block1a118.PORTAADDR4
address_a[4] => ram_block1a119.PORTAADDR4
address_a[4] => ram_block1a120.PORTAADDR4
address_a[4] => ram_block1a121.PORTAADDR4
address_a[4] => ram_block1a122.PORTAADDR4
address_a[4] => ram_block1a123.PORTAADDR4
address_a[4] => ram_block1a124.PORTAADDR4
address_a[4] => ram_block1a125.PORTAADDR4
address_a[4] => ram_block1a126.PORTAADDR4
address_a[4] => ram_block1a127.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[5] => ram_block1a64.PORTAADDR5
address_a[5] => ram_block1a65.PORTAADDR5
address_a[5] => ram_block1a66.PORTAADDR5
address_a[5] => ram_block1a67.PORTAADDR5
address_a[5] => ram_block1a68.PORTAADDR5
address_a[5] => ram_block1a69.PORTAADDR5
address_a[5] => ram_block1a70.PORTAADDR5
address_a[5] => ram_block1a71.PORTAADDR5
address_a[5] => ram_block1a72.PORTAADDR5
address_a[5] => ram_block1a73.PORTAADDR5
address_a[5] => ram_block1a74.PORTAADDR5
address_a[5] => ram_block1a75.PORTAADDR5
address_a[5] => ram_block1a76.PORTAADDR5
address_a[5] => ram_block1a77.PORTAADDR5
address_a[5] => ram_block1a78.PORTAADDR5
address_a[5] => ram_block1a79.PORTAADDR5
address_a[5] => ram_block1a80.PORTAADDR5
address_a[5] => ram_block1a81.PORTAADDR5
address_a[5] => ram_block1a82.PORTAADDR5
address_a[5] => ram_block1a83.PORTAADDR5
address_a[5] => ram_block1a84.PORTAADDR5
address_a[5] => ram_block1a85.PORTAADDR5
address_a[5] => ram_block1a86.PORTAADDR5
address_a[5] => ram_block1a87.PORTAADDR5
address_a[5] => ram_block1a88.PORTAADDR5
address_a[5] => ram_block1a89.PORTAADDR5
address_a[5] => ram_block1a90.PORTAADDR5
address_a[5] => ram_block1a91.PORTAADDR5
address_a[5] => ram_block1a92.PORTAADDR5
address_a[5] => ram_block1a93.PORTAADDR5
address_a[5] => ram_block1a94.PORTAADDR5
address_a[5] => ram_block1a95.PORTAADDR5
address_a[5] => ram_block1a96.PORTAADDR5
address_a[5] => ram_block1a97.PORTAADDR5
address_a[5] => ram_block1a98.PORTAADDR5
address_a[5] => ram_block1a99.PORTAADDR5
address_a[5] => ram_block1a100.PORTAADDR5
address_a[5] => ram_block1a101.PORTAADDR5
address_a[5] => ram_block1a102.PORTAADDR5
address_a[5] => ram_block1a103.PORTAADDR5
address_a[5] => ram_block1a104.PORTAADDR5
address_a[5] => ram_block1a105.PORTAADDR5
address_a[5] => ram_block1a106.PORTAADDR5
address_a[5] => ram_block1a107.PORTAADDR5
address_a[5] => ram_block1a108.PORTAADDR5
address_a[5] => ram_block1a109.PORTAADDR5
address_a[5] => ram_block1a110.PORTAADDR5
address_a[5] => ram_block1a111.PORTAADDR5
address_a[5] => ram_block1a112.PORTAADDR5
address_a[5] => ram_block1a113.PORTAADDR5
address_a[5] => ram_block1a114.PORTAADDR5
address_a[5] => ram_block1a115.PORTAADDR5
address_a[5] => ram_block1a116.PORTAADDR5
address_a[5] => ram_block1a117.PORTAADDR5
address_a[5] => ram_block1a118.PORTAADDR5
address_a[5] => ram_block1a119.PORTAADDR5
address_a[5] => ram_block1a120.PORTAADDR5
address_a[5] => ram_block1a121.PORTAADDR5
address_a[5] => ram_block1a122.PORTAADDR5
address_a[5] => ram_block1a123.PORTAADDR5
address_a[5] => ram_block1a124.PORTAADDR5
address_a[5] => ram_block1a125.PORTAADDR5
address_a[5] => ram_block1a126.PORTAADDR5
address_a[5] => ram_block1a127.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[6] => ram_block1a64.PORTAADDR6
address_a[6] => ram_block1a65.PORTAADDR6
address_a[6] => ram_block1a66.PORTAADDR6
address_a[6] => ram_block1a67.PORTAADDR6
address_a[6] => ram_block1a68.PORTAADDR6
address_a[6] => ram_block1a69.PORTAADDR6
address_a[6] => ram_block1a70.PORTAADDR6
address_a[6] => ram_block1a71.PORTAADDR6
address_a[6] => ram_block1a72.PORTAADDR6
address_a[6] => ram_block1a73.PORTAADDR6
address_a[6] => ram_block1a74.PORTAADDR6
address_a[6] => ram_block1a75.PORTAADDR6
address_a[6] => ram_block1a76.PORTAADDR6
address_a[6] => ram_block1a77.PORTAADDR6
address_a[6] => ram_block1a78.PORTAADDR6
address_a[6] => ram_block1a79.PORTAADDR6
address_a[6] => ram_block1a80.PORTAADDR6
address_a[6] => ram_block1a81.PORTAADDR6
address_a[6] => ram_block1a82.PORTAADDR6
address_a[6] => ram_block1a83.PORTAADDR6
address_a[6] => ram_block1a84.PORTAADDR6
address_a[6] => ram_block1a85.PORTAADDR6
address_a[6] => ram_block1a86.PORTAADDR6
address_a[6] => ram_block1a87.PORTAADDR6
address_a[6] => ram_block1a88.PORTAADDR6
address_a[6] => ram_block1a89.PORTAADDR6
address_a[6] => ram_block1a90.PORTAADDR6
address_a[6] => ram_block1a91.PORTAADDR6
address_a[6] => ram_block1a92.PORTAADDR6
address_a[6] => ram_block1a93.PORTAADDR6
address_a[6] => ram_block1a94.PORTAADDR6
address_a[6] => ram_block1a95.PORTAADDR6
address_a[6] => ram_block1a96.PORTAADDR6
address_a[6] => ram_block1a97.PORTAADDR6
address_a[6] => ram_block1a98.PORTAADDR6
address_a[6] => ram_block1a99.PORTAADDR6
address_a[6] => ram_block1a100.PORTAADDR6
address_a[6] => ram_block1a101.PORTAADDR6
address_a[6] => ram_block1a102.PORTAADDR6
address_a[6] => ram_block1a103.PORTAADDR6
address_a[6] => ram_block1a104.PORTAADDR6
address_a[6] => ram_block1a105.PORTAADDR6
address_a[6] => ram_block1a106.PORTAADDR6
address_a[6] => ram_block1a107.PORTAADDR6
address_a[6] => ram_block1a108.PORTAADDR6
address_a[6] => ram_block1a109.PORTAADDR6
address_a[6] => ram_block1a110.PORTAADDR6
address_a[6] => ram_block1a111.PORTAADDR6
address_a[6] => ram_block1a112.PORTAADDR6
address_a[6] => ram_block1a113.PORTAADDR6
address_a[6] => ram_block1a114.PORTAADDR6
address_a[6] => ram_block1a115.PORTAADDR6
address_a[6] => ram_block1a116.PORTAADDR6
address_a[6] => ram_block1a117.PORTAADDR6
address_a[6] => ram_block1a118.PORTAADDR6
address_a[6] => ram_block1a119.PORTAADDR6
address_a[6] => ram_block1a120.PORTAADDR6
address_a[6] => ram_block1a121.PORTAADDR6
address_a[6] => ram_block1a122.PORTAADDR6
address_a[6] => ram_block1a123.PORTAADDR6
address_a[6] => ram_block1a124.PORTAADDR6
address_a[6] => ram_block1a125.PORTAADDR6
address_a[6] => ram_block1a126.PORTAADDR6
address_a[6] => ram_block1a127.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[7] => ram_block1a64.PORTAADDR7
address_a[7] => ram_block1a65.PORTAADDR7
address_a[7] => ram_block1a66.PORTAADDR7
address_a[7] => ram_block1a67.PORTAADDR7
address_a[7] => ram_block1a68.PORTAADDR7
address_a[7] => ram_block1a69.PORTAADDR7
address_a[7] => ram_block1a70.PORTAADDR7
address_a[7] => ram_block1a71.PORTAADDR7
address_a[7] => ram_block1a72.PORTAADDR7
address_a[7] => ram_block1a73.PORTAADDR7
address_a[7] => ram_block1a74.PORTAADDR7
address_a[7] => ram_block1a75.PORTAADDR7
address_a[7] => ram_block1a76.PORTAADDR7
address_a[7] => ram_block1a77.PORTAADDR7
address_a[7] => ram_block1a78.PORTAADDR7
address_a[7] => ram_block1a79.PORTAADDR7
address_a[7] => ram_block1a80.PORTAADDR7
address_a[7] => ram_block1a81.PORTAADDR7
address_a[7] => ram_block1a82.PORTAADDR7
address_a[7] => ram_block1a83.PORTAADDR7
address_a[7] => ram_block1a84.PORTAADDR7
address_a[7] => ram_block1a85.PORTAADDR7
address_a[7] => ram_block1a86.PORTAADDR7
address_a[7] => ram_block1a87.PORTAADDR7
address_a[7] => ram_block1a88.PORTAADDR7
address_a[7] => ram_block1a89.PORTAADDR7
address_a[7] => ram_block1a90.PORTAADDR7
address_a[7] => ram_block1a91.PORTAADDR7
address_a[7] => ram_block1a92.PORTAADDR7
address_a[7] => ram_block1a93.PORTAADDR7
address_a[7] => ram_block1a94.PORTAADDR7
address_a[7] => ram_block1a95.PORTAADDR7
address_a[7] => ram_block1a96.PORTAADDR7
address_a[7] => ram_block1a97.PORTAADDR7
address_a[7] => ram_block1a98.PORTAADDR7
address_a[7] => ram_block1a99.PORTAADDR7
address_a[7] => ram_block1a100.PORTAADDR7
address_a[7] => ram_block1a101.PORTAADDR7
address_a[7] => ram_block1a102.PORTAADDR7
address_a[7] => ram_block1a103.PORTAADDR7
address_a[7] => ram_block1a104.PORTAADDR7
address_a[7] => ram_block1a105.PORTAADDR7
address_a[7] => ram_block1a106.PORTAADDR7
address_a[7] => ram_block1a107.PORTAADDR7
address_a[7] => ram_block1a108.PORTAADDR7
address_a[7] => ram_block1a109.PORTAADDR7
address_a[7] => ram_block1a110.PORTAADDR7
address_a[7] => ram_block1a111.PORTAADDR7
address_a[7] => ram_block1a112.PORTAADDR7
address_a[7] => ram_block1a113.PORTAADDR7
address_a[7] => ram_block1a114.PORTAADDR7
address_a[7] => ram_block1a115.PORTAADDR7
address_a[7] => ram_block1a116.PORTAADDR7
address_a[7] => ram_block1a117.PORTAADDR7
address_a[7] => ram_block1a118.PORTAADDR7
address_a[7] => ram_block1a119.PORTAADDR7
address_a[7] => ram_block1a120.PORTAADDR7
address_a[7] => ram_block1a121.PORTAADDR7
address_a[7] => ram_block1a122.PORTAADDR7
address_a[7] => ram_block1a123.PORTAADDR7
address_a[7] => ram_block1a124.PORTAADDR7
address_a[7] => ram_block1a125.PORTAADDR7
address_a[7] => ram_block1a126.PORTAADDR7
address_a[7] => ram_block1a127.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[8] => ram_block1a64.PORTAADDR8
address_a[8] => ram_block1a65.PORTAADDR8
address_a[8] => ram_block1a66.PORTAADDR8
address_a[8] => ram_block1a67.PORTAADDR8
address_a[8] => ram_block1a68.PORTAADDR8
address_a[8] => ram_block1a69.PORTAADDR8
address_a[8] => ram_block1a70.PORTAADDR8
address_a[8] => ram_block1a71.PORTAADDR8
address_a[8] => ram_block1a72.PORTAADDR8
address_a[8] => ram_block1a73.PORTAADDR8
address_a[8] => ram_block1a74.PORTAADDR8
address_a[8] => ram_block1a75.PORTAADDR8
address_a[8] => ram_block1a76.PORTAADDR8
address_a[8] => ram_block1a77.PORTAADDR8
address_a[8] => ram_block1a78.PORTAADDR8
address_a[8] => ram_block1a79.PORTAADDR8
address_a[8] => ram_block1a80.PORTAADDR8
address_a[8] => ram_block1a81.PORTAADDR8
address_a[8] => ram_block1a82.PORTAADDR8
address_a[8] => ram_block1a83.PORTAADDR8
address_a[8] => ram_block1a84.PORTAADDR8
address_a[8] => ram_block1a85.PORTAADDR8
address_a[8] => ram_block1a86.PORTAADDR8
address_a[8] => ram_block1a87.PORTAADDR8
address_a[8] => ram_block1a88.PORTAADDR8
address_a[8] => ram_block1a89.PORTAADDR8
address_a[8] => ram_block1a90.PORTAADDR8
address_a[8] => ram_block1a91.PORTAADDR8
address_a[8] => ram_block1a92.PORTAADDR8
address_a[8] => ram_block1a93.PORTAADDR8
address_a[8] => ram_block1a94.PORTAADDR8
address_a[8] => ram_block1a95.PORTAADDR8
address_a[8] => ram_block1a96.PORTAADDR8
address_a[8] => ram_block1a97.PORTAADDR8
address_a[8] => ram_block1a98.PORTAADDR8
address_a[8] => ram_block1a99.PORTAADDR8
address_a[8] => ram_block1a100.PORTAADDR8
address_a[8] => ram_block1a101.PORTAADDR8
address_a[8] => ram_block1a102.PORTAADDR8
address_a[8] => ram_block1a103.PORTAADDR8
address_a[8] => ram_block1a104.PORTAADDR8
address_a[8] => ram_block1a105.PORTAADDR8
address_a[8] => ram_block1a106.PORTAADDR8
address_a[8] => ram_block1a107.PORTAADDR8
address_a[8] => ram_block1a108.PORTAADDR8
address_a[8] => ram_block1a109.PORTAADDR8
address_a[8] => ram_block1a110.PORTAADDR8
address_a[8] => ram_block1a111.PORTAADDR8
address_a[8] => ram_block1a112.PORTAADDR8
address_a[8] => ram_block1a113.PORTAADDR8
address_a[8] => ram_block1a114.PORTAADDR8
address_a[8] => ram_block1a115.PORTAADDR8
address_a[8] => ram_block1a116.PORTAADDR8
address_a[8] => ram_block1a117.PORTAADDR8
address_a[8] => ram_block1a118.PORTAADDR8
address_a[8] => ram_block1a119.PORTAADDR8
address_a[8] => ram_block1a120.PORTAADDR8
address_a[8] => ram_block1a121.PORTAADDR8
address_a[8] => ram_block1a122.PORTAADDR8
address_a[8] => ram_block1a123.PORTAADDR8
address_a[8] => ram_block1a124.PORTAADDR8
address_a[8] => ram_block1a125.PORTAADDR8
address_a[8] => ram_block1a126.PORTAADDR8
address_a[8] => ram_block1a127.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[9] => ram_block1a64.PORTAADDR9
address_a[9] => ram_block1a65.PORTAADDR9
address_a[9] => ram_block1a66.PORTAADDR9
address_a[9] => ram_block1a67.PORTAADDR9
address_a[9] => ram_block1a68.PORTAADDR9
address_a[9] => ram_block1a69.PORTAADDR9
address_a[9] => ram_block1a70.PORTAADDR9
address_a[9] => ram_block1a71.PORTAADDR9
address_a[9] => ram_block1a72.PORTAADDR9
address_a[9] => ram_block1a73.PORTAADDR9
address_a[9] => ram_block1a74.PORTAADDR9
address_a[9] => ram_block1a75.PORTAADDR9
address_a[9] => ram_block1a76.PORTAADDR9
address_a[9] => ram_block1a77.PORTAADDR9
address_a[9] => ram_block1a78.PORTAADDR9
address_a[9] => ram_block1a79.PORTAADDR9
address_a[9] => ram_block1a80.PORTAADDR9
address_a[9] => ram_block1a81.PORTAADDR9
address_a[9] => ram_block1a82.PORTAADDR9
address_a[9] => ram_block1a83.PORTAADDR9
address_a[9] => ram_block1a84.PORTAADDR9
address_a[9] => ram_block1a85.PORTAADDR9
address_a[9] => ram_block1a86.PORTAADDR9
address_a[9] => ram_block1a87.PORTAADDR9
address_a[9] => ram_block1a88.PORTAADDR9
address_a[9] => ram_block1a89.PORTAADDR9
address_a[9] => ram_block1a90.PORTAADDR9
address_a[9] => ram_block1a91.PORTAADDR9
address_a[9] => ram_block1a92.PORTAADDR9
address_a[9] => ram_block1a93.PORTAADDR9
address_a[9] => ram_block1a94.PORTAADDR9
address_a[9] => ram_block1a95.PORTAADDR9
address_a[9] => ram_block1a96.PORTAADDR9
address_a[9] => ram_block1a97.PORTAADDR9
address_a[9] => ram_block1a98.PORTAADDR9
address_a[9] => ram_block1a99.PORTAADDR9
address_a[9] => ram_block1a100.PORTAADDR9
address_a[9] => ram_block1a101.PORTAADDR9
address_a[9] => ram_block1a102.PORTAADDR9
address_a[9] => ram_block1a103.PORTAADDR9
address_a[9] => ram_block1a104.PORTAADDR9
address_a[9] => ram_block1a105.PORTAADDR9
address_a[9] => ram_block1a106.PORTAADDR9
address_a[9] => ram_block1a107.PORTAADDR9
address_a[9] => ram_block1a108.PORTAADDR9
address_a[9] => ram_block1a109.PORTAADDR9
address_a[9] => ram_block1a110.PORTAADDR9
address_a[9] => ram_block1a111.PORTAADDR9
address_a[9] => ram_block1a112.PORTAADDR9
address_a[9] => ram_block1a113.PORTAADDR9
address_a[9] => ram_block1a114.PORTAADDR9
address_a[9] => ram_block1a115.PORTAADDR9
address_a[9] => ram_block1a116.PORTAADDR9
address_a[9] => ram_block1a117.PORTAADDR9
address_a[9] => ram_block1a118.PORTAADDR9
address_a[9] => ram_block1a119.PORTAADDR9
address_a[9] => ram_block1a120.PORTAADDR9
address_a[9] => ram_block1a121.PORTAADDR9
address_a[9] => ram_block1a122.PORTAADDR9
address_a[9] => ram_block1a123.PORTAADDR9
address_a[9] => ram_block1a124.PORTAADDR9
address_a[9] => ram_block1a125.PORTAADDR9
address_a[9] => ram_block1a126.PORTAADDR9
address_a[9] => ram_block1a127.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[10] => ram_block1a64.PORTAADDR10
address_a[10] => ram_block1a65.PORTAADDR10
address_a[10] => ram_block1a66.PORTAADDR10
address_a[10] => ram_block1a67.PORTAADDR10
address_a[10] => ram_block1a68.PORTAADDR10
address_a[10] => ram_block1a69.PORTAADDR10
address_a[10] => ram_block1a70.PORTAADDR10
address_a[10] => ram_block1a71.PORTAADDR10
address_a[10] => ram_block1a72.PORTAADDR10
address_a[10] => ram_block1a73.PORTAADDR10
address_a[10] => ram_block1a74.PORTAADDR10
address_a[10] => ram_block1a75.PORTAADDR10
address_a[10] => ram_block1a76.PORTAADDR10
address_a[10] => ram_block1a77.PORTAADDR10
address_a[10] => ram_block1a78.PORTAADDR10
address_a[10] => ram_block1a79.PORTAADDR10
address_a[10] => ram_block1a80.PORTAADDR10
address_a[10] => ram_block1a81.PORTAADDR10
address_a[10] => ram_block1a82.PORTAADDR10
address_a[10] => ram_block1a83.PORTAADDR10
address_a[10] => ram_block1a84.PORTAADDR10
address_a[10] => ram_block1a85.PORTAADDR10
address_a[10] => ram_block1a86.PORTAADDR10
address_a[10] => ram_block1a87.PORTAADDR10
address_a[10] => ram_block1a88.PORTAADDR10
address_a[10] => ram_block1a89.PORTAADDR10
address_a[10] => ram_block1a90.PORTAADDR10
address_a[10] => ram_block1a91.PORTAADDR10
address_a[10] => ram_block1a92.PORTAADDR10
address_a[10] => ram_block1a93.PORTAADDR10
address_a[10] => ram_block1a94.PORTAADDR10
address_a[10] => ram_block1a95.PORTAADDR10
address_a[10] => ram_block1a96.PORTAADDR10
address_a[10] => ram_block1a97.PORTAADDR10
address_a[10] => ram_block1a98.PORTAADDR10
address_a[10] => ram_block1a99.PORTAADDR10
address_a[10] => ram_block1a100.PORTAADDR10
address_a[10] => ram_block1a101.PORTAADDR10
address_a[10] => ram_block1a102.PORTAADDR10
address_a[10] => ram_block1a103.PORTAADDR10
address_a[10] => ram_block1a104.PORTAADDR10
address_a[10] => ram_block1a105.PORTAADDR10
address_a[10] => ram_block1a106.PORTAADDR10
address_a[10] => ram_block1a107.PORTAADDR10
address_a[10] => ram_block1a108.PORTAADDR10
address_a[10] => ram_block1a109.PORTAADDR10
address_a[10] => ram_block1a110.PORTAADDR10
address_a[10] => ram_block1a111.PORTAADDR10
address_a[10] => ram_block1a112.PORTAADDR10
address_a[10] => ram_block1a113.PORTAADDR10
address_a[10] => ram_block1a114.PORTAADDR10
address_a[10] => ram_block1a115.PORTAADDR10
address_a[10] => ram_block1a116.PORTAADDR10
address_a[10] => ram_block1a117.PORTAADDR10
address_a[10] => ram_block1a118.PORTAADDR10
address_a[10] => ram_block1a119.PORTAADDR10
address_a[10] => ram_block1a120.PORTAADDR10
address_a[10] => ram_block1a121.PORTAADDR10
address_a[10] => ram_block1a122.PORTAADDR10
address_a[10] => ram_block1a123.PORTAADDR10
address_a[10] => ram_block1a124.PORTAADDR10
address_a[10] => ram_block1a125.PORTAADDR10
address_a[10] => ram_block1a126.PORTAADDR10
address_a[10] => ram_block1a127.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[11] => ram_block1a64.PORTAADDR11
address_a[11] => ram_block1a65.PORTAADDR11
address_a[11] => ram_block1a66.PORTAADDR11
address_a[11] => ram_block1a67.PORTAADDR11
address_a[11] => ram_block1a68.PORTAADDR11
address_a[11] => ram_block1a69.PORTAADDR11
address_a[11] => ram_block1a70.PORTAADDR11
address_a[11] => ram_block1a71.PORTAADDR11
address_a[11] => ram_block1a72.PORTAADDR11
address_a[11] => ram_block1a73.PORTAADDR11
address_a[11] => ram_block1a74.PORTAADDR11
address_a[11] => ram_block1a75.PORTAADDR11
address_a[11] => ram_block1a76.PORTAADDR11
address_a[11] => ram_block1a77.PORTAADDR11
address_a[11] => ram_block1a78.PORTAADDR11
address_a[11] => ram_block1a79.PORTAADDR11
address_a[11] => ram_block1a80.PORTAADDR11
address_a[11] => ram_block1a81.PORTAADDR11
address_a[11] => ram_block1a82.PORTAADDR11
address_a[11] => ram_block1a83.PORTAADDR11
address_a[11] => ram_block1a84.PORTAADDR11
address_a[11] => ram_block1a85.PORTAADDR11
address_a[11] => ram_block1a86.PORTAADDR11
address_a[11] => ram_block1a87.PORTAADDR11
address_a[11] => ram_block1a88.PORTAADDR11
address_a[11] => ram_block1a89.PORTAADDR11
address_a[11] => ram_block1a90.PORTAADDR11
address_a[11] => ram_block1a91.PORTAADDR11
address_a[11] => ram_block1a92.PORTAADDR11
address_a[11] => ram_block1a93.PORTAADDR11
address_a[11] => ram_block1a94.PORTAADDR11
address_a[11] => ram_block1a95.PORTAADDR11
address_a[11] => ram_block1a96.PORTAADDR11
address_a[11] => ram_block1a97.PORTAADDR11
address_a[11] => ram_block1a98.PORTAADDR11
address_a[11] => ram_block1a99.PORTAADDR11
address_a[11] => ram_block1a100.PORTAADDR11
address_a[11] => ram_block1a101.PORTAADDR11
address_a[11] => ram_block1a102.PORTAADDR11
address_a[11] => ram_block1a103.PORTAADDR11
address_a[11] => ram_block1a104.PORTAADDR11
address_a[11] => ram_block1a105.PORTAADDR11
address_a[11] => ram_block1a106.PORTAADDR11
address_a[11] => ram_block1a107.PORTAADDR11
address_a[11] => ram_block1a108.PORTAADDR11
address_a[11] => ram_block1a109.PORTAADDR11
address_a[11] => ram_block1a110.PORTAADDR11
address_a[11] => ram_block1a111.PORTAADDR11
address_a[11] => ram_block1a112.PORTAADDR11
address_a[11] => ram_block1a113.PORTAADDR11
address_a[11] => ram_block1a114.PORTAADDR11
address_a[11] => ram_block1a115.PORTAADDR11
address_a[11] => ram_block1a116.PORTAADDR11
address_a[11] => ram_block1a117.PORTAADDR11
address_a[11] => ram_block1a118.PORTAADDR11
address_a[11] => ram_block1a119.PORTAADDR11
address_a[11] => ram_block1a120.PORTAADDR11
address_a[11] => ram_block1a121.PORTAADDR11
address_a[11] => ram_block1a122.PORTAADDR11
address_a[11] => ram_block1a123.PORTAADDR11
address_a[11] => ram_block1a124.PORTAADDR11
address_a[11] => ram_block1a125.PORTAADDR11
address_a[11] => ram_block1a126.PORTAADDR11
address_a[11] => ram_block1a127.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[12] => ram_block1a48.PORTAADDR12
address_a[12] => ram_block1a49.PORTAADDR12
address_a[12] => ram_block1a50.PORTAADDR12
address_a[12] => ram_block1a51.PORTAADDR12
address_a[12] => ram_block1a52.PORTAADDR12
address_a[12] => ram_block1a53.PORTAADDR12
address_a[12] => ram_block1a54.PORTAADDR12
address_a[12] => ram_block1a55.PORTAADDR12
address_a[12] => ram_block1a56.PORTAADDR12
address_a[12] => ram_block1a57.PORTAADDR12
address_a[12] => ram_block1a58.PORTAADDR12
address_a[12] => ram_block1a59.PORTAADDR12
address_a[12] => ram_block1a60.PORTAADDR12
address_a[12] => ram_block1a61.PORTAADDR12
address_a[12] => ram_block1a62.PORTAADDR12
address_a[12] => ram_block1a63.PORTAADDR12
address_a[12] => ram_block1a64.PORTAADDR12
address_a[12] => ram_block1a65.PORTAADDR12
address_a[12] => ram_block1a66.PORTAADDR12
address_a[12] => ram_block1a67.PORTAADDR12
address_a[12] => ram_block1a68.PORTAADDR12
address_a[12] => ram_block1a69.PORTAADDR12
address_a[12] => ram_block1a70.PORTAADDR12
address_a[12] => ram_block1a71.PORTAADDR12
address_a[12] => ram_block1a72.PORTAADDR12
address_a[12] => ram_block1a73.PORTAADDR12
address_a[12] => ram_block1a74.PORTAADDR12
address_a[12] => ram_block1a75.PORTAADDR12
address_a[12] => ram_block1a76.PORTAADDR12
address_a[12] => ram_block1a77.PORTAADDR12
address_a[12] => ram_block1a78.PORTAADDR12
address_a[12] => ram_block1a79.PORTAADDR12
address_a[12] => ram_block1a80.PORTAADDR12
address_a[12] => ram_block1a81.PORTAADDR12
address_a[12] => ram_block1a82.PORTAADDR12
address_a[12] => ram_block1a83.PORTAADDR12
address_a[12] => ram_block1a84.PORTAADDR12
address_a[12] => ram_block1a85.PORTAADDR12
address_a[12] => ram_block1a86.PORTAADDR12
address_a[12] => ram_block1a87.PORTAADDR12
address_a[12] => ram_block1a88.PORTAADDR12
address_a[12] => ram_block1a89.PORTAADDR12
address_a[12] => ram_block1a90.PORTAADDR12
address_a[12] => ram_block1a91.PORTAADDR12
address_a[12] => ram_block1a92.PORTAADDR12
address_a[12] => ram_block1a93.PORTAADDR12
address_a[12] => ram_block1a94.PORTAADDR12
address_a[12] => ram_block1a95.PORTAADDR12
address_a[12] => ram_block1a96.PORTAADDR12
address_a[12] => ram_block1a97.PORTAADDR12
address_a[12] => ram_block1a98.PORTAADDR12
address_a[12] => ram_block1a99.PORTAADDR12
address_a[12] => ram_block1a100.PORTAADDR12
address_a[12] => ram_block1a101.PORTAADDR12
address_a[12] => ram_block1a102.PORTAADDR12
address_a[12] => ram_block1a103.PORTAADDR12
address_a[12] => ram_block1a104.PORTAADDR12
address_a[12] => ram_block1a105.PORTAADDR12
address_a[12] => ram_block1a106.PORTAADDR12
address_a[12] => ram_block1a107.PORTAADDR12
address_a[12] => ram_block1a108.PORTAADDR12
address_a[12] => ram_block1a109.PORTAADDR12
address_a[12] => ram_block1a110.PORTAADDR12
address_a[12] => ram_block1a111.PORTAADDR12
address_a[12] => ram_block1a112.PORTAADDR12
address_a[12] => ram_block1a113.PORTAADDR12
address_a[12] => ram_block1a114.PORTAADDR12
address_a[12] => ram_block1a115.PORTAADDR12
address_a[12] => ram_block1a116.PORTAADDR12
address_a[12] => ram_block1a117.PORTAADDR12
address_a[12] => ram_block1a118.PORTAADDR12
address_a[12] => ram_block1a119.PORTAADDR12
address_a[12] => ram_block1a120.PORTAADDR12
address_a[12] => ram_block1a121.PORTAADDR12
address_a[12] => ram_block1a122.PORTAADDR12
address_a[12] => ram_block1a123.PORTAADDR12
address_a[12] => ram_block1a124.PORTAADDR12
address_a[12] => ram_block1a125.PORTAADDR12
address_a[12] => ram_block1a126.PORTAADDR12
address_a[12] => ram_block1a127.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_h7a:decode3.data[0]
address_a[13] => decode_aj9:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_h7a:decode3.data[1]
address_a[14] => decode_aj9:rden_decode.data[1]
address_a[15] => address_reg_a[2].DATAIN
address_a[15] => decode_h7a:decode3.data[2]
address_a[15] => decode_aj9:rden_decode.data[2]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
clock0 => ram_block1a72.CLK0
clock0 => ram_block1a73.CLK0
clock0 => ram_block1a74.CLK0
clock0 => ram_block1a75.CLK0
clock0 => ram_block1a76.CLK0
clock0 => ram_block1a77.CLK0
clock0 => ram_block1a78.CLK0
clock0 => ram_block1a79.CLK0
clock0 => ram_block1a80.CLK0
clock0 => ram_block1a81.CLK0
clock0 => ram_block1a82.CLK0
clock0 => ram_block1a83.CLK0
clock0 => ram_block1a84.CLK0
clock0 => ram_block1a85.CLK0
clock0 => ram_block1a86.CLK0
clock0 => ram_block1a87.CLK0
clock0 => ram_block1a88.CLK0
clock0 => ram_block1a89.CLK0
clock0 => ram_block1a90.CLK0
clock0 => ram_block1a91.CLK0
clock0 => ram_block1a92.CLK0
clock0 => ram_block1a93.CLK0
clock0 => ram_block1a94.CLK0
clock0 => ram_block1a95.CLK0
clock0 => ram_block1a96.CLK0
clock0 => ram_block1a97.CLK0
clock0 => ram_block1a98.CLK0
clock0 => ram_block1a99.CLK0
clock0 => ram_block1a100.CLK0
clock0 => ram_block1a101.CLK0
clock0 => ram_block1a102.CLK0
clock0 => ram_block1a103.CLK0
clock0 => ram_block1a104.CLK0
clock0 => ram_block1a105.CLK0
clock0 => ram_block1a106.CLK0
clock0 => ram_block1a107.CLK0
clock0 => ram_block1a108.CLK0
clock0 => ram_block1a109.CLK0
clock0 => ram_block1a110.CLK0
clock0 => ram_block1a111.CLK0
clock0 => ram_block1a112.CLK0
clock0 => ram_block1a113.CLK0
clock0 => ram_block1a114.CLK0
clock0 => ram_block1a115.CLK0
clock0 => ram_block1a116.CLK0
clock0 => ram_block1a117.CLK0
clock0 => ram_block1a118.CLK0
clock0 => ram_block1a119.CLK0
clock0 => ram_block1a120.CLK0
clock0 => ram_block1a121.CLK0
clock0 => ram_block1a122.CLK0
clock0 => ram_block1a123.CLK0
clock0 => ram_block1a124.CLK0
clock0 => ram_block1a125.CLK0
clock0 => ram_block1a126.CLK0
clock0 => ram_block1a127.CLK0
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[0] => ram_block1a32.PORTADATAIN
data_a[0] => ram_block1a48.PORTADATAIN
data_a[0] => ram_block1a64.PORTADATAIN
data_a[0] => ram_block1a80.PORTADATAIN
data_a[0] => ram_block1a96.PORTADATAIN
data_a[0] => ram_block1a112.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[1] => ram_block1a33.PORTADATAIN
data_a[1] => ram_block1a49.PORTADATAIN
data_a[1] => ram_block1a65.PORTADATAIN
data_a[1] => ram_block1a81.PORTADATAIN
data_a[1] => ram_block1a97.PORTADATAIN
data_a[1] => ram_block1a113.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[2] => ram_block1a34.PORTADATAIN
data_a[2] => ram_block1a50.PORTADATAIN
data_a[2] => ram_block1a66.PORTADATAIN
data_a[2] => ram_block1a82.PORTADATAIN
data_a[2] => ram_block1a98.PORTADATAIN
data_a[2] => ram_block1a114.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[3] => ram_block1a35.PORTADATAIN
data_a[3] => ram_block1a51.PORTADATAIN
data_a[3] => ram_block1a67.PORTADATAIN
data_a[3] => ram_block1a83.PORTADATAIN
data_a[3] => ram_block1a99.PORTADATAIN
data_a[3] => ram_block1a115.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a20.PORTADATAIN
data_a[4] => ram_block1a36.PORTADATAIN
data_a[4] => ram_block1a52.PORTADATAIN
data_a[4] => ram_block1a68.PORTADATAIN
data_a[4] => ram_block1a84.PORTADATAIN
data_a[4] => ram_block1a100.PORTADATAIN
data_a[4] => ram_block1a116.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a21.PORTADATAIN
data_a[5] => ram_block1a37.PORTADATAIN
data_a[5] => ram_block1a53.PORTADATAIN
data_a[5] => ram_block1a69.PORTADATAIN
data_a[5] => ram_block1a85.PORTADATAIN
data_a[5] => ram_block1a101.PORTADATAIN
data_a[5] => ram_block1a117.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a22.PORTADATAIN
data_a[6] => ram_block1a38.PORTADATAIN
data_a[6] => ram_block1a54.PORTADATAIN
data_a[6] => ram_block1a70.PORTADATAIN
data_a[6] => ram_block1a86.PORTADATAIN
data_a[6] => ram_block1a102.PORTADATAIN
data_a[6] => ram_block1a118.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a23.PORTADATAIN
data_a[7] => ram_block1a39.PORTADATAIN
data_a[7] => ram_block1a55.PORTADATAIN
data_a[7] => ram_block1a71.PORTADATAIN
data_a[7] => ram_block1a87.PORTADATAIN
data_a[7] => ram_block1a103.PORTADATAIN
data_a[7] => ram_block1a119.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a24.PORTADATAIN
data_a[8] => ram_block1a40.PORTADATAIN
data_a[8] => ram_block1a56.PORTADATAIN
data_a[8] => ram_block1a72.PORTADATAIN
data_a[8] => ram_block1a88.PORTADATAIN
data_a[8] => ram_block1a104.PORTADATAIN
data_a[8] => ram_block1a120.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[9] => ram_block1a25.PORTADATAIN
data_a[9] => ram_block1a41.PORTADATAIN
data_a[9] => ram_block1a57.PORTADATAIN
data_a[9] => ram_block1a73.PORTADATAIN
data_a[9] => ram_block1a89.PORTADATAIN
data_a[9] => ram_block1a105.PORTADATAIN
data_a[9] => ram_block1a121.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[10] => ram_block1a26.PORTADATAIN
data_a[10] => ram_block1a42.PORTADATAIN
data_a[10] => ram_block1a58.PORTADATAIN
data_a[10] => ram_block1a74.PORTADATAIN
data_a[10] => ram_block1a90.PORTADATAIN
data_a[10] => ram_block1a106.PORTADATAIN
data_a[10] => ram_block1a122.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[11] => ram_block1a27.PORTADATAIN
data_a[11] => ram_block1a43.PORTADATAIN
data_a[11] => ram_block1a59.PORTADATAIN
data_a[11] => ram_block1a75.PORTADATAIN
data_a[11] => ram_block1a91.PORTADATAIN
data_a[11] => ram_block1a107.PORTADATAIN
data_a[11] => ram_block1a123.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[12] => ram_block1a28.PORTADATAIN
data_a[12] => ram_block1a44.PORTADATAIN
data_a[12] => ram_block1a60.PORTADATAIN
data_a[12] => ram_block1a76.PORTADATAIN
data_a[12] => ram_block1a92.PORTADATAIN
data_a[12] => ram_block1a108.PORTADATAIN
data_a[12] => ram_block1a124.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[13] => ram_block1a29.PORTADATAIN
data_a[13] => ram_block1a45.PORTADATAIN
data_a[13] => ram_block1a61.PORTADATAIN
data_a[13] => ram_block1a77.PORTADATAIN
data_a[13] => ram_block1a93.PORTADATAIN
data_a[13] => ram_block1a109.PORTADATAIN
data_a[13] => ram_block1a125.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[14] => ram_block1a30.PORTADATAIN
data_a[14] => ram_block1a46.PORTADATAIN
data_a[14] => ram_block1a62.PORTADATAIN
data_a[14] => ram_block1a78.PORTADATAIN
data_a[14] => ram_block1a94.PORTADATAIN
data_a[14] => ram_block1a110.PORTADATAIN
data_a[14] => ram_block1a126.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[15] => ram_block1a31.PORTADATAIN
data_a[15] => ram_block1a47.PORTADATAIN
data_a[15] => ram_block1a63.PORTADATAIN
data_a[15] => ram_block1a79.PORTADATAIN
data_a[15] => ram_block1a95.PORTADATAIN
data_a[15] => ram_block1a111.PORTADATAIN
data_a[15] => ram_block1a127.PORTADATAIN
q_a[0] <= mux_g3b:mux2.result[0]
q_a[1] <= mux_g3b:mux2.result[1]
q_a[2] <= mux_g3b:mux2.result[2]
q_a[3] <= mux_g3b:mux2.result[3]
q_a[4] <= mux_g3b:mux2.result[4]
q_a[5] <= mux_g3b:mux2.result[5]
q_a[6] <= mux_g3b:mux2.result[6]
q_a[7] <= mux_g3b:mux2.result[7]
q_a[8] <= mux_g3b:mux2.result[8]
q_a[9] <= mux_g3b:mux2.result[9]
q_a[10] <= mux_g3b:mux2.result[10]
q_a[11] <= mux_g3b:mux2.result[11]
q_a[12] <= mux_g3b:mux2.result[12]
q_a[13] <= mux_g3b:mux2.result[13]
q_a[14] <= mux_g3b:mux2.result[14]
q_a[15] <= mux_g3b:mux2.result[15]
wren_a => decode_h7a:decode3.enable


|SCOMP_System|SCOMP:inst|altsyncram:altsyncram_component|altsyncram_h9s3:auto_generated|decode_h7a:decode3
data[0] => w_anode823w[1].IN0
data[0] => w_anode840w[1].IN1
data[0] => w_anode850w[1].IN0
data[0] => w_anode860w[1].IN1
data[0] => w_anode870w[1].IN0
data[0] => w_anode880w[1].IN1
data[0] => w_anode890w[1].IN0
data[0] => w_anode900w[1].IN1
data[1] => w_anode823w[2].IN0
data[1] => w_anode840w[2].IN0
data[1] => w_anode850w[2].IN1
data[1] => w_anode860w[2].IN1
data[1] => w_anode870w[2].IN0
data[1] => w_anode880w[2].IN0
data[1] => w_anode890w[2].IN1
data[1] => w_anode900w[2].IN1
data[2] => w_anode823w[3].IN0
data[2] => w_anode840w[3].IN0
data[2] => w_anode850w[3].IN0
data[2] => w_anode860w[3].IN0
data[2] => w_anode870w[3].IN1
data[2] => w_anode880w[3].IN1
data[2] => w_anode890w[3].IN1
data[2] => w_anode900w[3].IN1
enable => w_anode823w[1].IN0
enable => w_anode840w[1].IN0
enable => w_anode850w[1].IN0
enable => w_anode860w[1].IN0
enable => w_anode870w[1].IN0
enable => w_anode880w[1].IN0
enable => w_anode890w[1].IN0
enable => w_anode900w[1].IN0
eq[0] <= w_anode823w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode840w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode850w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode860w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode870w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode880w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode890w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode900w[3].DB_MAX_OUTPUT_PORT_TYPE


|SCOMP_System|SCOMP:inst|altsyncram:altsyncram_component|altsyncram_h9s3:auto_generated|decode_aj9:rden_decode
data[0] => w_anode911w[1].IN0
data[0] => w_anode929w[1].IN1
data[0] => w_anode940w[1].IN0
data[0] => w_anode951w[1].IN1
data[0] => w_anode962w[1].IN0
data[0] => w_anode973w[1].IN1
data[0] => w_anode984w[1].IN0
data[0] => w_anode995w[1].IN1
data[1] => w_anode911w[2].IN0
data[1] => w_anode929w[2].IN0
data[1] => w_anode940w[2].IN1
data[1] => w_anode951w[2].IN1
data[1] => w_anode962w[2].IN0
data[1] => w_anode973w[2].IN0
data[1] => w_anode984w[2].IN1
data[1] => w_anode995w[2].IN1
data[2] => w_anode911w[3].IN0
data[2] => w_anode929w[3].IN0
data[2] => w_anode940w[3].IN0
data[2] => w_anode951w[3].IN0
data[2] => w_anode962w[3].IN1
data[2] => w_anode973w[3].IN1
data[2] => w_anode984w[3].IN1
data[2] => w_anode995w[3].IN1
eq[0] <= w_anode911w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode929w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode940w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode951w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode962w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode973w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode984w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode995w[3].DB_MAX_OUTPUT_PORT_TYPE


|SCOMP_System|SCOMP:inst|altsyncram:altsyncram_component|altsyncram_h9s3:auto_generated|mux_g3b:mux2
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[32] => _.IN1
data[32] => _.IN1
data[33] => _.IN1
data[33] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[35] => _.IN1
data[35] => _.IN1
data[36] => _.IN1
data[36] => _.IN1
data[37] => _.IN1
data[37] => _.IN1
data[38] => _.IN1
data[38] => _.IN1
data[39] => _.IN1
data[39] => _.IN1
data[40] => _.IN1
data[40] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[44] => _.IN1
data[44] => _.IN1
data[45] => _.IN1
data[45] => _.IN1
data[46] => _.IN1
data[46] => _.IN1
data[47] => _.IN1
data[47] => _.IN1
data[48] => _.IN0
data[49] => _.IN0
data[50] => _.IN0
data[51] => _.IN0
data[52] => _.IN0
data[53] => _.IN0
data[54] => _.IN0
data[55] => _.IN0
data[56] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[72] => _.IN0
data[72] => _.IN0
data[73] => _.IN0
data[73] => _.IN0
data[74] => _.IN0
data[74] => _.IN0
data[75] => _.IN0
data[75] => _.IN0
data[76] => _.IN0
data[76] => _.IN0
data[77] => _.IN0
data[77] => _.IN0
data[78] => _.IN0
data[78] => _.IN0
data[79] => _.IN0
data[79] => _.IN0
data[80] => _.IN0
data[81] => _.IN0
data[82] => _.IN0
data[83] => _.IN0
data[84] => _.IN0
data[85] => _.IN0
data[86] => _.IN0
data[87] => _.IN0
data[88] => _.IN0
data[89] => _.IN0
data[90] => _.IN0
data[91] => _.IN0
data[92] => _.IN0
data[93] => _.IN0
data[94] => _.IN0
data[95] => _.IN0
data[96] => _.IN1
data[96] => _.IN1
data[97] => _.IN1
data[97] => _.IN1
data[98] => _.IN1
data[98] => _.IN1
data[99] => _.IN1
data[99] => _.IN1
data[100] => _.IN1
data[100] => _.IN1
data[101] => _.IN1
data[101] => _.IN1
data[102] => _.IN1
data[102] => _.IN1
data[103] => _.IN1
data[103] => _.IN1
data[104] => _.IN1
data[104] => _.IN1
data[105] => _.IN1
data[105] => _.IN1
data[106] => _.IN1
data[106] => _.IN1
data[107] => _.IN1
data[107] => _.IN1
data[108] => _.IN1
data[108] => _.IN1
data[109] => _.IN1
data[109] => _.IN1
data[110] => _.IN1
data[110] => _.IN1
data[111] => _.IN1
data[111] => _.IN1
data[112] => _.IN0
data[113] => _.IN0
data[114] => _.IN0
data[115] => _.IN0
data[116] => _.IN0
data[117] => _.IN0
data[118] => _.IN0
data[119] => _.IN0
data[120] => _.IN0
data[121] => _.IN0
data[122] => _.IN0
data[123] => _.IN0
data[124] => _.IN0
data[125] => _.IN0
data[126] => _.IN0
data[127] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => result_node[15].IN0
sel[2] => _.IN0
sel[2] => result_node[14].IN0
sel[2] => _.IN0
sel[2] => result_node[13].IN0
sel[2] => _.IN0
sel[2] => result_node[12].IN0
sel[2] => _.IN0
sel[2] => result_node[11].IN0
sel[2] => _.IN0
sel[2] => result_node[10].IN0
sel[2] => _.IN0
sel[2] => result_node[9].IN0
sel[2] => _.IN0
sel[2] => result_node[8].IN0
sel[2] => _.IN0
sel[2] => result_node[7].IN0
sel[2] => _.IN0
sel[2] => result_node[6].IN0
sel[2] => _.IN0
sel[2] => result_node[5].IN0
sel[2] => _.IN0
sel[2] => result_node[4].IN0
sel[2] => _.IN0
sel[2] => result_node[3].IN0
sel[2] => _.IN0
sel[2] => result_node[2].IN0
sel[2] => _.IN0
sel[2] => result_node[1].IN0
sel[2] => _.IN0
sel[2] => result_node[0].IN0
sel[2] => _.IN0


|SCOMP_System|SCOMP:inst|LPM_CLSHIFT:shifter
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => ~NO_FANOUT~
data[0] => lpm_clshift_fuc:auto_generated.data[0]
data[1] => lpm_clshift_fuc:auto_generated.data[1]
data[2] => lpm_clshift_fuc:auto_generated.data[2]
data[3] => lpm_clshift_fuc:auto_generated.data[3]
data[4] => lpm_clshift_fuc:auto_generated.data[4]
data[5] => lpm_clshift_fuc:auto_generated.data[5]
data[6] => lpm_clshift_fuc:auto_generated.data[6]
data[7] => lpm_clshift_fuc:auto_generated.data[7]
data[8] => lpm_clshift_fuc:auto_generated.data[8]
data[9] => lpm_clshift_fuc:auto_generated.data[9]
data[10] => lpm_clshift_fuc:auto_generated.data[10]
data[11] => lpm_clshift_fuc:auto_generated.data[11]
data[12] => lpm_clshift_fuc:auto_generated.data[12]
data[13] => lpm_clshift_fuc:auto_generated.data[13]
data[14] => lpm_clshift_fuc:auto_generated.data[14]
data[15] => lpm_clshift_fuc:auto_generated.data[15]
direction => lpm_clshift_fuc:auto_generated.direction
distance[0] => lpm_clshift_fuc:auto_generated.distance[0]
distance[1] => lpm_clshift_fuc:auto_generated.distance[1]
distance[2] => lpm_clshift_fuc:auto_generated.distance[2]
distance[3] => lpm_clshift_fuc:auto_generated.distance[3]
overflow <= <GND>
result[0] <= lpm_clshift_fuc:auto_generated.result[0]
result[1] <= lpm_clshift_fuc:auto_generated.result[1]
result[2] <= lpm_clshift_fuc:auto_generated.result[2]
result[3] <= lpm_clshift_fuc:auto_generated.result[3]
result[4] <= lpm_clshift_fuc:auto_generated.result[4]
result[5] <= lpm_clshift_fuc:auto_generated.result[5]
result[6] <= lpm_clshift_fuc:auto_generated.result[6]
result[7] <= lpm_clshift_fuc:auto_generated.result[7]
result[8] <= lpm_clshift_fuc:auto_generated.result[8]
result[9] <= lpm_clshift_fuc:auto_generated.result[9]
result[10] <= lpm_clshift_fuc:auto_generated.result[10]
result[11] <= lpm_clshift_fuc:auto_generated.result[11]
result[12] <= lpm_clshift_fuc:auto_generated.result[12]
result[13] <= lpm_clshift_fuc:auto_generated.result[13]
result[14] <= lpm_clshift_fuc:auto_generated.result[14]
result[15] <= lpm_clshift_fuc:auto_generated.result[15]
underflow <= <GND>


|SCOMP_System|SCOMP:inst|LPM_CLSHIFT:shifter|lpm_clshift_fuc:auto_generated
data[0] => _.IN1
data[0] => sbit_w[16].IN1
data[1] => _.IN1
data[1] => _.IN1
data[1] => sbit_w[17].IN1
data[2] => _.IN1
data[2] => _.IN1
data[2] => sbit_w[18].IN1
data[3] => _.IN1
data[3] => _.IN1
data[3] => sbit_w[19].IN1
data[4] => _.IN1
data[4] => _.IN1
data[4] => sbit_w[20].IN1
data[5] => _.IN1
data[5] => _.IN1
data[5] => sbit_w[21].IN1
data[6] => _.IN1
data[6] => _.IN1
data[6] => sbit_w[22].IN1
data[7] => _.IN1
data[7] => _.IN1
data[7] => sbit_w[23].IN1
data[8] => _.IN1
data[8] => _.IN1
data[8] => sbit_w[24].IN1
data[9] => _.IN1
data[9] => _.IN1
data[9] => sbit_w[25].IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => sbit_w[26].IN1
data[11] => _.IN1
data[11] => _.IN1
data[11] => sbit_w[27].IN1
data[12] => _.IN1
data[12] => _.IN1
data[12] => sbit_w[28].IN1
data[13] => _.IN1
data[13] => _.IN1
data[13] => sbit_w[29].IN1
data[14] => _.IN1
data[14] => _.IN1
data[14] => sbit_w[30].IN1
data[15] => _.IN1
data[15] => sbit_w[31].IN1
data[15] => _.IN1
direction => _.IN0
direction => _.IN1
direction => _.IN0
direction => _.IN1
direction => _.IN0
direction => _.IN1
direction => _.IN0
direction => _.IN1
distance[0] => _.IN0
distance[0] => _.IN0
distance[0] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[3] => _.IN0
distance[3] => _.IN0
distance[3] => _.IN0
result[0] <= sbit_w[64].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_w[65].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_w[66].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_w[67].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_w[68].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_w[69].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_w[70].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_w[71].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sbit_w[72].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sbit_w[73].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sbit_w[74].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sbit_w[75].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sbit_w[76].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sbit_w[77].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sbit_w[78].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sbit_w[79].DB_MAX_OUTPUT_PORT_TYPE


|SCOMP_System|SCOMP:inst|LPM_BUSTRI:io_bus
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE


|SCOMP_System|AudioPeripheral:inst14
cs => latched_input[0].CLK
cs => latched_input[1].CLK
cs => latched_input[2].CLK
cs => latched_input[3].CLK
cs => latched_input[4].CLK
cs => latched_input[5].CLK
cs => latched_input[6].CLK
cs => latched_input[7].CLK
cs => latched_input[8].CLK
cs => latched_input[9].CLK
cs => latched_input[10].CLK
cs => latched_input[11].CLK
cs => latched_input[12].CLK
cs => latched_input[13].CLK
cs => latched_input[14].CLK
cs => latched_input[15].CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => prev_latched_input[0].CLK
clk => prev_latched_input[1].CLK
clk => prev_latched_input[2].CLK
clk => prev_latched_input[3].CLK
clk => prev_latched_input[4].CLK
clk => prev_latched_input[5].CLK
clk => prev_latched_input[6].CLK
clk => prev_latched_input[7].CLK
clk => prev_latched_input[8].CLK
clk => prev_latched_input[9].CLK
clk => prev_latched_input[10].CLK
clk => prev_latched_input[11].CLK
clk => prev_latched_input[12].CLK
clk => prev_latched_input[13].CLK
clk => prev_latched_input[14].CLK
clk => prev_latched_input[15].CLK
clk => zero_state.CLK
clk => addr_int[0].CLK
clk => addr_int[1].CLK
clk => addr_int[2].CLK
clk => addr_int[3].CLK
clk => addr_int[4].CLK
clk => addr_int[5].CLK
clk => addr_int[6].CLK
clk => addr_int[7].CLK
clk => addr_int[8].CLK
clk => addr_int[9].CLK
clk => addr_int[10].CLK
clk => addr_int[11].CLK
clk => addr_int[12].CLK
clk => addr_int[13].CLK
clk => addr_int[14].CLK
clk => addr_int[15].CLK
resetn => prev_latched_input[0].PRESET
resetn => prev_latched_input[1].PRESET
resetn => prev_latched_input[2].PRESET
resetn => prev_latched_input[3].PRESET
resetn => prev_latched_input[4].PRESET
resetn => prev_latched_input[5].PRESET
resetn => prev_latched_input[6].PRESET
resetn => prev_latched_input[7].PRESET
resetn => prev_latched_input[8].PRESET
resetn => prev_latched_input[9].PRESET
resetn => prev_latched_input[10].PRESET
resetn => prev_latched_input[11].PRESET
resetn => prev_latched_input[12].PRESET
resetn => prev_latched_input[13].PRESET
resetn => prev_latched_input[14].PRESET
resetn => prev_latched_input[15].PRESET
resetn => zero_state.PRESET
resetn => addr_int[0].ACLR
resetn => addr_int[1].ACLR
resetn => addr_int[2].ACLR
resetn => addr_int[3].ACLR
resetn => addr_int[4].ACLR
resetn => addr_int[5].ACLR
resetn => addr_int[6].ACLR
resetn => addr_int[7].ACLR
resetn => addr_int[8].ACLR
resetn => addr_int[9].ACLR
resetn => addr_int[10].ACLR
resetn => addr_int[11].PRESET
resetn => addr_int[12].ACLR
resetn => addr_int[13].ACLR
resetn => addr_int[14].ACLR
resetn => addr_int[15].ACLR
resetn => latched_input[0].PRESET
resetn => latched_input[1].ACLR
resetn => latched_input[2].PRESET
resetn => latched_input[3].ACLR
resetn => latched_input[4].ACLR
resetn => latched_input[5].ACLR
resetn => latched_input[6].ACLR
resetn => latched_input[7].ACLR
resetn => latched_input[8].ACLR
resetn => latched_input[9].ACLR
resetn => latched_input[10].ACLR
resetn => latched_input[11].ACLR
resetn => latched_input[12].ACLR
resetn => latched_input[13].ACLR
resetn => latched_input[14].ACLR
resetn => latched_input[15].ACLR
resetn => counter[14].ENA
resetn => counter[13].ENA
resetn => counter[12].ENA
resetn => counter[11].ENA
resetn => counter[10].ENA
resetn => counter[9].ENA
resetn => counter[8].ENA
resetn => counter[7].ENA
resetn => counter[6].ENA
resetn => counter[5].ENA
resetn => counter[4].ENA
resetn => counter[3].ENA
resetn => counter[2].ENA
resetn => counter[1].ENA
resetn => counter[0].ENA
input[0] => latched_input[0].DATAIN
input[1] => latched_input[1].DATAIN
input[2] => latched_input[2].DATAIN
input[3] => latched_input[3].DATAIN
input[4] => latched_input[4].DATAIN
input[5] => latched_input[5].DATAIN
input[6] => latched_input[6].DATAIN
input[7] => latched_input[7].DATAIN
input[8] => latched_input[8].DATAIN
input[9] => latched_input[9].DATAIN
input[10] => latched_input[10].DATAIN
input[11] => latched_input[11].DATAIN
input[12] => latched_input[12].DATAIN
input[13] => latched_input[13].DATAIN
input[14] => latched_input[14].DATAIN
input[15] => latched_input[15].DATAIN
data[0] => LessThan0.IN30
data[0] => Equal4.IN31
data[1] => LessThan0.IN29
data[1] => Equal4.IN30
data[2] => LessThan0.IN28
data[2] => Equal4.IN29
data[3] => LessThan0.IN27
data[3] => Equal4.IN28
data[4] => LessThan0.IN26
data[4] => Equal4.IN27
data[5] => LessThan0.IN25
data[5] => Equal4.IN26
data[6] => LessThan0.IN24
data[6] => Equal4.IN25
data[7] => LessThan0.IN23
data[7] => Equal4.IN24
data[8] => LessThan0.IN22
data[8] => Equal4.IN23
data[9] => LessThan0.IN21
data[9] => Equal4.IN22
data[10] => LessThan0.IN20
data[10] => Equal4.IN21
data[11] => LessThan0.IN19
data[11] => Equal4.IN20
data[12] => LessThan0.IN18
data[12] => Equal4.IN19
data[13] => LessThan0.IN17
data[13] => Equal4.IN18
data[14] => LessThan0.IN16
data[14] => Equal4.IN17
data[15] => Equal4.IN16
data[15] => output.DATAIN
addr[0] <= addr_int[0].DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= addr_int[1].DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= addr_int[2].DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= addr_int[3].DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= addr_int[4].DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= addr_int[5].DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= addr_int[6].DB_MAX_OUTPUT_PORT_TYPE
addr[7] <= addr_int[7].DB_MAX_OUTPUT_PORT_TYPE
addr[8] <= addr_int[8].DB_MAX_OUTPUT_PORT_TYPE
addr[9] <= addr_int[9].DB_MAX_OUTPUT_PORT_TYPE
addr[10] <= addr_int[10].DB_MAX_OUTPUT_PORT_TYPE
addr[11] <= addr_int[11].DB_MAX_OUTPUT_PORT_TYPE
addr[12] <= addr_int[12].DB_MAX_OUTPUT_PORT_TYPE
addr[13] <= addr_int[13].DB_MAX_OUTPUT_PORT_TYPE
addr[14] <= addr_int[14].DB_MAX_OUTPUT_PORT_TYPE
addr[15] <= addr_int[15].DB_MAX_OUTPUT_PORT_TYPE
output <= data[15].DB_MAX_OUTPUT_PORT_TYPE


|SCOMP_System|IO_DECODER:inst3
IO_ADDR[0] => Equal0.IN10
IO_ADDR[0] => Equal1.IN10
IO_ADDR[0] => Equal2.IN9
IO_ADDR[0] => Equal3.IN9
IO_ADDR[0] => Equal4.IN10
IO_ADDR[0] => Equal5.IN8
IO_ADDR[0] => Equal6.IN10
IO_ADDR[0] => Equal7.IN7
IO_ADDR[0] => Equal8.IN9
IO_ADDR[0] => Equal9.IN10
IO_ADDR[0] => Equal10.IN8
IO_ADDR[0] => Equal11.IN10
IO_ADDR[0] => Equal12.IN8
IO_ADDR[1] => Equal0.IN9
IO_ADDR[1] => Equal1.IN9
IO_ADDR[1] => Equal2.IN10
IO_ADDR[1] => Equal3.IN8
IO_ADDR[1] => Equal4.IN8
IO_ADDR[1] => Equal5.IN7
IO_ADDR[1] => Equal6.IN7
IO_ADDR[1] => Equal7.IN10
IO_ADDR[1] => Equal8.IN8
IO_ADDR[1] => Equal9.IN8
IO_ADDR[1] => Equal10.IN10
IO_ADDR[1] => Equal11.IN9
IO_ADDR[1] => Equal12.IN7
IO_ADDR[2] => Equal0.IN8
IO_ADDR[2] => Equal1.IN8
IO_ADDR[2] => Equal2.IN8
IO_ADDR[2] => Equal3.IN10
IO_ADDR[2] => Equal4.IN9
IO_ADDR[2] => Equal5.IN6
IO_ADDR[2] => Equal6.IN6
IO_ADDR[2] => Equal7.IN6
IO_ADDR[2] => Equal8.IN7
IO_ADDR[2] => Equal9.IN7
IO_ADDR[2] => Equal10.IN7
IO_ADDR[2] => Equal11.IN7
IO_ADDR[2] => Equal12.IN10
IO_ADDR[3] => Equal0.IN7
IO_ADDR[3] => Equal1.IN7
IO_ADDR[3] => Equal2.IN7
IO_ADDR[3] => Equal3.IN7
IO_ADDR[3] => Equal4.IN7
IO_ADDR[3] => Equal5.IN5
IO_ADDR[3] => Equal6.IN5
IO_ADDR[3] => Equal7.IN5
IO_ADDR[3] => Equal8.IN6
IO_ADDR[3] => Equal9.IN6
IO_ADDR[3] => Equal10.IN6
IO_ADDR[3] => Equal11.IN6
IO_ADDR[3] => Equal12.IN6
IO_ADDR[4] => Equal0.IN6
IO_ADDR[4] => Equal1.IN6
IO_ADDR[4] => Equal2.IN6
IO_ADDR[4] => Equal3.IN6
IO_ADDR[4] => Equal4.IN6
IO_ADDR[4] => Equal5.IN10
IO_ADDR[4] => Equal6.IN9
IO_ADDR[4] => Equal7.IN9
IO_ADDR[4] => Equal8.IN5
IO_ADDR[4] => Equal9.IN5
IO_ADDR[4] => Equal10.IN5
IO_ADDR[4] => Equal11.IN5
IO_ADDR[4] => Equal12.IN5
IO_ADDR[5] => Equal0.IN5
IO_ADDR[5] => Equal1.IN5
IO_ADDR[5] => Equal2.IN5
IO_ADDR[5] => Equal3.IN5
IO_ADDR[5] => Equal4.IN5
IO_ADDR[5] => Equal5.IN4
IO_ADDR[5] => Equal6.IN4
IO_ADDR[5] => Equal7.IN4
IO_ADDR[5] => Equal8.IN10
IO_ADDR[5] => Equal9.IN9
IO_ADDR[5] => Equal10.IN9
IO_ADDR[5] => Equal11.IN8
IO_ADDR[5] => Equal12.IN9
IO_ADDR[6] => Equal0.IN4
IO_ADDR[6] => Equal1.IN4
IO_ADDR[6] => Equal2.IN4
IO_ADDR[6] => Equal3.IN4
IO_ADDR[6] => Equal4.IN4
IO_ADDR[6] => Equal5.IN3
IO_ADDR[6] => Equal6.IN3
IO_ADDR[6] => Equal7.IN3
IO_ADDR[6] => Equal8.IN4
IO_ADDR[6] => Equal9.IN4
IO_ADDR[6] => Equal10.IN4
IO_ADDR[6] => Equal11.IN4
IO_ADDR[6] => Equal12.IN4
IO_ADDR[7] => Equal0.IN3
IO_ADDR[7] => Equal1.IN3
IO_ADDR[7] => Equal2.IN3
IO_ADDR[7] => Equal3.IN3
IO_ADDR[7] => Equal4.IN3
IO_ADDR[7] => Equal5.IN9
IO_ADDR[7] => Equal6.IN8
IO_ADDR[7] => Equal7.IN8
IO_ADDR[7] => Equal8.IN3
IO_ADDR[7] => Equal9.IN3
IO_ADDR[7] => Equal10.IN3
IO_ADDR[7] => Equal11.IN3
IO_ADDR[7] => Equal12.IN3
IO_ADDR[8] => Equal0.IN2
IO_ADDR[8] => Equal1.IN2
IO_ADDR[8] => Equal2.IN2
IO_ADDR[8] => Equal3.IN2
IO_ADDR[8] => Equal4.IN2
IO_ADDR[8] => Equal5.IN2
IO_ADDR[8] => Equal6.IN2
IO_ADDR[8] => Equal7.IN2
IO_ADDR[8] => Equal8.IN2
IO_ADDR[8] => Equal9.IN2
IO_ADDR[8] => Equal10.IN2
IO_ADDR[8] => Equal11.IN2
IO_ADDR[8] => Equal12.IN2
IO_ADDR[9] => Equal0.IN1
IO_ADDR[9] => Equal1.IN1
IO_ADDR[9] => Equal2.IN1
IO_ADDR[9] => Equal3.IN1
IO_ADDR[9] => Equal4.IN1
IO_ADDR[9] => Equal5.IN1
IO_ADDR[9] => Equal6.IN1
IO_ADDR[9] => Equal7.IN1
IO_ADDR[9] => Equal8.IN1
IO_ADDR[9] => Equal9.IN1
IO_ADDR[9] => Equal10.IN1
IO_ADDR[9] => Equal11.IN1
IO_ADDR[9] => Equal12.IN1
IO_ADDR[10] => Equal0.IN0
IO_ADDR[10] => Equal1.IN0
IO_ADDR[10] => Equal2.IN0
IO_ADDR[10] => Equal3.IN0
IO_ADDR[10] => Equal4.IN0
IO_ADDR[10] => Equal5.IN0
IO_ADDR[10] => Equal6.IN0
IO_ADDR[10] => Equal7.IN0
IO_ADDR[10] => Equal8.IN0
IO_ADDR[10] => Equal9.IN0
IO_ADDR[10] => Equal10.IN0
IO_ADDR[10] => Equal11.IN0
IO_ADDR[10] => Equal12.IN0
IO_CYCLE => SWITCH_EN.IN1
IO_CYCLE => LED_EN.IN1
IO_CYCLE => TIMER_EN.IN1
IO_CYCLE => HEX0_EN.IN1
IO_CYCLE => HEX1_EN.IN1
IO_CYCLE => I2C_CMD_EN.IN1
IO_CYCLE => I2C_DATA_EN.IN1
IO_CYCLE => I2C_RDY_EN.IN1
IO_CYCLE => SQ_EN.IN1
IO_CYCLE => HEX_EN.IN1
IO_CYCLE => PLAYER_EN.IN1
IO_CYCLE => DEF_EN.IN1
IO_CYCLE => AUDIO_EN.IN1
SWITCH_EN <= SWITCH_EN.DB_MAX_OUTPUT_PORT_TYPE
LED_EN <= LED_EN.DB_MAX_OUTPUT_PORT_TYPE
TIMER_EN <= TIMER_EN.DB_MAX_OUTPUT_PORT_TYPE
HEX0_EN <= HEX0_EN.DB_MAX_OUTPUT_PORT_TYPE
HEX1_EN <= HEX1_EN.DB_MAX_OUTPUT_PORT_TYPE
I2C_CMD_EN <= I2C_CMD_EN.DB_MAX_OUTPUT_PORT_TYPE
I2C_DATA_EN <= I2C_DATA_EN.DB_MAX_OUTPUT_PORT_TYPE
I2C_RDY_EN <= I2C_RDY_EN.DB_MAX_OUTPUT_PORT_TYPE
DP_EN <= comb.DB_MAX_OUTPUT_PORT_TYPE
SQ_EN <= SQ_EN.DB_MAX_OUTPUT_PORT_TYPE
HEX_EN <= HEX_EN.DB_MAX_OUTPUT_PORT_TYPE
PLAYER_EN <= PLAYER_EN.DB_MAX_OUTPUT_PORT_TYPE
DEF_EN <= DEF_EN.DB_MAX_OUTPUT_PORT_TYPE
AUDIO_EN <= AUDIO_EN.DB_MAX_OUTPUT_PORT_TYPE


|SCOMP_System|TIMER:inst4
CLOCK => COUNT[0].CLK
CLOCK => COUNT[1].CLK
CLOCK => COUNT[2].CLK
CLOCK => COUNT[3].CLK
CLOCK => COUNT[4].CLK
CLOCK => COUNT[5].CLK
CLOCK => COUNT[6].CLK
CLOCK => COUNT[7].CLK
CLOCK => COUNT[8].CLK
CLOCK => COUNT[9].CLK
CLOCK => COUNT[10].CLK
CLOCK => COUNT[11].CLK
CLOCK => COUNT[12].CLK
CLOCK => COUNT[13].CLK
CLOCK => COUNT[14].CLK
CLOCK => COUNT[15].CLK
RESETN => process_0.IN1
CS => IO_OUT.IN0
CS => process_0.IN0
IO_WRITE => process_0.IN1
IO_WRITE => IO_OUT.IN1
IO_DATA[0] <> LPM_BUSTRI:IO_BUS.TRIDATA[0]
IO_DATA[1] <> LPM_BUSTRI:IO_BUS.TRIDATA[1]
IO_DATA[2] <> LPM_BUSTRI:IO_BUS.TRIDATA[2]
IO_DATA[3] <> LPM_BUSTRI:IO_BUS.TRIDATA[3]
IO_DATA[4] <> LPM_BUSTRI:IO_BUS.TRIDATA[4]
IO_DATA[5] <> LPM_BUSTRI:IO_BUS.TRIDATA[5]
IO_DATA[6] <> LPM_BUSTRI:IO_BUS.TRIDATA[6]
IO_DATA[7] <> LPM_BUSTRI:IO_BUS.TRIDATA[7]
IO_DATA[8] <> LPM_BUSTRI:IO_BUS.TRIDATA[8]
IO_DATA[9] <> LPM_BUSTRI:IO_BUS.TRIDATA[9]
IO_DATA[10] <> LPM_BUSTRI:IO_BUS.TRIDATA[10]
IO_DATA[11] <> LPM_BUSTRI:IO_BUS.TRIDATA[11]
IO_DATA[12] <> LPM_BUSTRI:IO_BUS.TRIDATA[12]
IO_DATA[13] <> LPM_BUSTRI:IO_BUS.TRIDATA[13]
IO_DATA[14] <> LPM_BUSTRI:IO_BUS.TRIDATA[14]
IO_DATA[15] <> LPM_BUSTRI:IO_BUS.TRIDATA[15]


|SCOMP_System|TIMER:inst4|LPM_BUSTRI:IO_BUS
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE


|SCOMP_System|DIG_IN:inst7
CS => LPM_BUSTRI:IO_BUS.ENABLEDT
CS => B_DI[0].CLK
CS => B_DI[1].CLK
CS => B_DI[2].CLK
CS => B_DI[3].CLK
CS => B_DI[4].CLK
CS => B_DI[5].CLK
CS => B_DI[6].CLK
CS => B_DI[7].CLK
CS => B_DI[8].CLK
CS => B_DI[9].CLK
CS => B_DI[10].CLK
CS => B_DI[11].CLK
CS => B_DI[12].CLK
CS => B_DI[13].CLK
CS => B_DI[14].CLK
CS => B_DI[15].CLK
DI[0] => B_DI[0].DATAIN
DI[1] => B_DI[1].DATAIN
DI[2] => B_DI[2].DATAIN
DI[3] => B_DI[3].DATAIN
DI[4] => B_DI[4].DATAIN
DI[5] => B_DI[5].DATAIN
DI[6] => B_DI[6].DATAIN
DI[7] => B_DI[7].DATAIN
DI[8] => B_DI[8].DATAIN
DI[9] => B_DI[9].DATAIN
DI[10] => B_DI[10].DATAIN
DI[11] => B_DI[11].DATAIN
DI[12] => B_DI[12].DATAIN
DI[13] => B_DI[13].DATAIN
DI[14] => B_DI[14].DATAIN
DI[15] => B_DI[15].DATAIN
IO_DATA[0] <> LPM_BUSTRI:IO_BUS.TRIDATA[0]
IO_DATA[1] <> LPM_BUSTRI:IO_BUS.TRIDATA[1]
IO_DATA[2] <> LPM_BUSTRI:IO_BUS.TRIDATA[2]
IO_DATA[3] <> LPM_BUSTRI:IO_BUS.TRIDATA[3]
IO_DATA[4] <> LPM_BUSTRI:IO_BUS.TRIDATA[4]
IO_DATA[5] <> LPM_BUSTRI:IO_BUS.TRIDATA[5]
IO_DATA[6] <> LPM_BUSTRI:IO_BUS.TRIDATA[6]
IO_DATA[7] <> LPM_BUSTRI:IO_BUS.TRIDATA[7]
IO_DATA[8] <> LPM_BUSTRI:IO_BUS.TRIDATA[8]
IO_DATA[9] <> LPM_BUSTRI:IO_BUS.TRIDATA[9]
IO_DATA[10] <> LPM_BUSTRI:IO_BUS.TRIDATA[10]
IO_DATA[11] <> LPM_BUSTRI:IO_BUS.TRIDATA[11]
IO_DATA[12] <> LPM_BUSTRI:IO_BUS.TRIDATA[12]
IO_DATA[13] <> LPM_BUSTRI:IO_BUS.TRIDATA[13]
IO_DATA[14] <> LPM_BUSTRI:IO_BUS.TRIDATA[14]
IO_DATA[15] <> LPM_BUSTRI:IO_BUS.TRIDATA[15]


|SCOMP_System|DIG_IN:inst7|LPM_BUSTRI:IO_BUS
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE


|SCOMP_System|playerInterfacePeripheral:inst9
CS => LPM_BUSTRI:IO_BUS.ENABLEDT
CS => IO_OUT[0].CLK
CS => IO_OUT[1].CLK
CS => IO_OUT[2].CLK
CS => IO_OUT[3].CLK
CS => IO_OUT[4].CLK
CS => IO_OUT[5].CLK
CS => IO_OUT[6].CLK
leftBut => nextPos.IN0
leftBut => nextPos.IN0
leftBut => currLeft_en.DATAIN
rightBut => nextPos.IN0
rightBut => nextPos.IN0
rightBut => currRight_en.DATAIN
CLK => currRight_en.CLK
CLK => currLeft_en.CLK
CLK => currentPos~1.DATAIN
resetn => currentPos~3.DATAIN
resetn => currLeft_en.ENA
resetn => currRight_en.ENA
hexPlayer[0] <= hexPlayer[0].DB_MAX_OUTPUT_PORT_TYPE
hexPlayer[1] <= <VCC>
hexPlayer[2] <= <VCC>
hexPlayer[3] <= hexPlayer[3].DB_MAX_OUTPUT_PORT_TYPE
hexPlayer[4] <= <VCC>
hexPlayer[5] <= <VCC>
hexPlayer[6] <= hexPlayer[6].DB_MAX_OUTPUT_PORT_TYPE
IO_DATA[0] <> LPM_BUSTRI:IO_BUS.TRIDATA[0]
IO_DATA[1] <> LPM_BUSTRI:IO_BUS.TRIDATA[1]
IO_DATA[2] <> LPM_BUSTRI:IO_BUS.TRIDATA[2]
IO_DATA[3] <> LPM_BUSTRI:IO_BUS.TRIDATA[3]
IO_DATA[4] <> LPM_BUSTRI:IO_BUS.TRIDATA[4]
IO_DATA[5] <> LPM_BUSTRI:IO_BUS.TRIDATA[5]
IO_DATA[6] <> LPM_BUSTRI:IO_BUS.TRIDATA[6]
IO_DATA[7] <> LPM_BUSTRI:IO_BUS.TRIDATA[7]
IO_DATA[8] <> LPM_BUSTRI:IO_BUS.TRIDATA[8]
IO_DATA[9] <> LPM_BUSTRI:IO_BUS.TRIDATA[9]
IO_DATA[10] <> LPM_BUSTRI:IO_BUS.TRIDATA[10]
IO_DATA[11] <> LPM_BUSTRI:IO_BUS.TRIDATA[11]
IO_DATA[12] <> LPM_BUSTRI:IO_BUS.TRIDATA[12]
IO_DATA[13] <> LPM_BUSTRI:IO_BUS.TRIDATA[13]
IO_DATA[14] <> LPM_BUSTRI:IO_BUS.TRIDATA[14]
IO_DATA[15] <> LPM_BUSTRI:IO_BUS.TRIDATA[15]


|SCOMP_System|playerInterfacePeripheral:inst9|LPM_BUSTRI:IO_BUS
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE


|SCOMP_System|DefenderPeripheral:inst17
cs => IO_OUT.IN0
cs => A[0].CLK
cs => B[0].CLK
cs => defenders[0].CLK
cs => defenders[1].CLK
cs => defenders[2].CLK
cs => defenders[3].CLK
cs => defenders[4].CLK
cs => defenders[5].CLK
cs => defenders[6].CLK
cs => lfsr1[0].CLK
cs => lfsr1[1].CLK
cs => lfsr1[2].CLK
cs => lfsr1[3].CLK
cs => lfsr1[4].CLK
cs => lfsr1[5].CLK
cs => lfsr1[6].CLK
cs => lfsr1[7].CLK
cs => lfsr1[8].CLK
cs => lfsr1[9].CLK
cs => lfsr1[10].CLK
cs => lfsr1[11].CLK
cs => lfsr1[12].CLK
cs => lfsr1[13].CLK
cs => lfsr1[14].CLK
cs => lfsr0[0].CLK
cs => lfsr0[1].CLK
cs => lfsr0[2].CLK
cs => lfsr0[3].CLK
cs => lfsr0[4].CLK
cs => lfsr0[5].CLK
cs => lfsr0[6].CLK
cs => lfsr0[7].CLK
cs => lfsr0[8].CLK
cs => lfsr0[9].CLK
cs => lfsr0[10].CLK
cs => lfsr0[11].CLK
cs => lfsr0[12].CLK
cs => lfsr0[13].CLK
cs => lfsr0[14].CLK
cs => state~5.DATAIN
resetn => A[0].ACLR
resetn => B[0].ACLR
resetn => state~7.DATAIN
resetn => lfsr0[14].ENA
resetn => lfsr0[13].ENA
resetn => lfsr0[12].ENA
resetn => lfsr0[11].ENA
resetn => lfsr0[10].ENA
resetn => lfsr0[9].ENA
resetn => lfsr0[8].ENA
resetn => lfsr0[7].ENA
resetn => lfsr0[6].ENA
resetn => lfsr0[5].ENA
resetn => lfsr0[4].ENA
resetn => lfsr0[3].ENA
resetn => lfsr0[2].ENA
resetn => lfsr0[1].ENA
resetn => lfsr0[0].ENA
resetn => lfsr1[14].ENA
resetn => lfsr1[13].ENA
resetn => lfsr1[12].ENA
resetn => lfsr1[11].ENA
resetn => lfsr1[10].ENA
resetn => lfsr1[9].ENA
resetn => lfsr1[8].ENA
resetn => lfsr1[7].ENA
resetn => lfsr1[6].ENA
resetn => lfsr1[5].ENA
resetn => lfsr1[4].ENA
resetn => lfsr1[3].ENA
resetn => lfsr1[2].ENA
resetn => lfsr1[1].ENA
resetn => lfsr1[0].ENA
resetn => defenders[6].ENA
resetn => defenders[5].ENA
resetn => defenders[4].ENA
resetn => defenders[3].ENA
resetn => defenders[2].ENA
resetn => defenders[1].ENA
resetn => defenders[0].ENA
IO_WRITE => IO_OUT.IN1
IO_WRITE => B[0].ENA
IO_WRITE => A[0].ENA
IO_DATA[0] <> LPM_BUSTRI:IO_BUS.TRIDATA[0]
IO_DATA[1] <> LPM_BUSTRI:IO_BUS.TRIDATA[1]
IO_DATA[2] <> LPM_BUSTRI:IO_BUS.TRIDATA[2]
IO_DATA[3] <> LPM_BUSTRI:IO_BUS.TRIDATA[3]
IO_DATA[4] <> LPM_BUSTRI:IO_BUS.TRIDATA[4]
IO_DATA[5] <> LPM_BUSTRI:IO_BUS.TRIDATA[5]
IO_DATA[6] <> LPM_BUSTRI:IO_BUS.TRIDATA[6]
IO_DATA[7] <> LPM_BUSTRI:IO_BUS.TRIDATA[7]
IO_DATA[8] <> LPM_BUSTRI:IO_BUS.TRIDATA[8]
IO_DATA[9] <> LPM_BUSTRI:IO_BUS.TRIDATA[9]
IO_DATA[10] <> LPM_BUSTRI:IO_BUS.TRIDATA[10]
IO_DATA[11] <> LPM_BUSTRI:IO_BUS.TRIDATA[11]
IO_DATA[12] <> LPM_BUSTRI:IO_BUS.TRIDATA[12]
IO_DATA[13] <> LPM_BUSTRI:IO_BUS.TRIDATA[13]
IO_DATA[14] <> LPM_BUSTRI:IO_BUS.TRIDATA[14]
IO_DATA[15] <> LPM_BUSTRI:IO_BUS.TRIDATA[15]


|SCOMP_System|DefenderPeripheral:inst17|LPM_BUSTRI:IO_BUS
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE


|SCOMP_System|HexPeripheral:inst10
CS => player_en.CLK
CS => latch_dimHex5[0].CLK
CS => latch_dimHex5[1].CLK
CS => latch_dimHex5[2].CLK
CS => latch_dimHex5[3].CLK
CS => latch_dimHex5[4].CLK
CS => latch_dimHex5[5].CLK
CS => latch_dimHex5[6].CLK
CS => latch_dimHex4[0].CLK
CS => latch_dimHex4[1].CLK
CS => latch_dimHex4[2].CLK
CS => latch_dimHex4[3].CLK
CS => latch_dimHex4[4].CLK
CS => latch_dimHex4[5].CLK
CS => latch_dimHex4[6].CLK
CS => latch_dimHex3[0].CLK
CS => latch_dimHex3[1].CLK
CS => latch_dimHex3[2].CLK
CS => latch_dimHex3[3].CLK
CS => latch_dimHex3[4].CLK
CS => latch_dimHex3[5].CLK
CS => latch_dimHex3[6].CLK
CS => latch_dimHex2[0].CLK
CS => latch_dimHex2[1].CLK
CS => latch_dimHex2[2].CLK
CS => latch_dimHex2[3].CLK
CS => latch_dimHex2[4].CLK
CS => latch_dimHex2[5].CLK
CS => latch_dimHex2[6].CLK
CS => latch_dimHex1[0].CLK
CS => latch_dimHex1[1].CLK
CS => latch_dimHex1[2].CLK
CS => latch_dimHex1[3].CLK
CS => latch_dimHex1[4].CLK
CS => latch_dimHex1[5].CLK
CS => latch_dimHex1[6].CLK
CS => latch_dimHex0[0].CLK
CS => latch_dimHex0[1].CLK
CS => latch_dimHex0[2].CLK
CS => latch_dimHex0[3].CLK
CS => latch_dimHex0[4].CLK
CS => latch_dimHex0[5].CLK
CS => latch_dimHex0[6].CLK
CS => latch_hex5[0].CLK
CS => latch_hex5[1].CLK
CS => latch_hex5[2].CLK
CS => latch_hex5[3].CLK
CS => latch_hex5[4].CLK
CS => latch_hex5[5].CLK
CS => latch_hex5[6].CLK
CS => latch_hex4[0].CLK
CS => latch_hex4[1].CLK
CS => latch_hex4[2].CLK
CS => latch_hex4[3].CLK
CS => latch_hex4[4].CLK
CS => latch_hex4[5].CLK
CS => latch_hex4[6].CLK
CS => latch_hex3[0].CLK
CS => latch_hex3[1].CLK
CS => latch_hex3[2].CLK
CS => latch_hex3[3].CLK
CS => latch_hex3[4].CLK
CS => latch_hex3[5].CLK
CS => latch_hex3[6].CLK
CS => latch_hex2[0].CLK
CS => latch_hex2[1].CLK
CS => latch_hex2[2].CLK
CS => latch_hex2[3].CLK
CS => latch_hex2[4].CLK
CS => latch_hex2[5].CLK
CS => latch_hex2[6].CLK
CS => latch_hex1[0].CLK
CS => latch_hex1[1].CLK
CS => latch_hex1[2].CLK
CS => latch_hex1[3].CLK
CS => latch_hex1[4].CLK
CS => latch_hex1[5].CLK
CS => latch_hex1[6].CLK
CS => latch_hex0[0].CLK
CS => latch_hex0[1].CLK
CS => latch_hex0[2].CLK
CS => latch_hex0[3].CLK
CS => latch_hex0[4].CLK
CS => latch_hex0[5].CLK
CS => latch_hex0[6].CLK
IO_DATA[0] => Selector84.IN2
IO_DATA[0] => Mux88.IN0
IO_DATA[0] => Mux81.IN0
IO_DATA[0] => Mux74.IN0
IO_DATA[0] => Mux67.IN0
IO_DATA[0] => Mux60.IN0
IO_DATA[0] => Mux53.IN2
IO_DATA[0] => Mux46.IN0
IO_DATA[0] => Mux39.IN0
IO_DATA[0] => Mux32.IN0
IO_DATA[0] => Mux25.IN0
IO_DATA[0] => Mux18.IN0
IO_DATA[0] => Mux11.IN2
IO_DATA[1] => Mux87.IN0
IO_DATA[1] => Mux80.IN0
IO_DATA[1] => Mux73.IN0
IO_DATA[1] => Mux66.IN0
IO_DATA[1] => Mux59.IN0
IO_DATA[1] => Mux52.IN2
IO_DATA[1] => Mux45.IN0
IO_DATA[1] => Mux38.IN0
IO_DATA[1] => Mux31.IN0
IO_DATA[1] => Mux24.IN0
IO_DATA[1] => Mux17.IN0
IO_DATA[1] => Mux10.IN2
IO_DATA[2] => Mux86.IN0
IO_DATA[2] => Mux79.IN0
IO_DATA[2] => Mux72.IN0
IO_DATA[2] => Mux65.IN0
IO_DATA[2] => Mux58.IN0
IO_DATA[2] => Mux51.IN2
IO_DATA[2] => Mux44.IN0
IO_DATA[2] => Mux37.IN0
IO_DATA[2] => Mux30.IN0
IO_DATA[2] => Mux23.IN0
IO_DATA[2] => Mux16.IN0
IO_DATA[2] => Mux9.IN2
IO_DATA[3] => Mux85.IN0
IO_DATA[3] => Mux78.IN0
IO_DATA[3] => Mux71.IN0
IO_DATA[3] => Mux64.IN0
IO_DATA[3] => Mux57.IN0
IO_DATA[3] => Mux50.IN2
IO_DATA[3] => Mux43.IN0
IO_DATA[3] => Mux36.IN0
IO_DATA[3] => Mux29.IN0
IO_DATA[3] => Mux22.IN0
IO_DATA[3] => Mux15.IN0
IO_DATA[3] => Mux8.IN2
IO_DATA[4] => Mux84.IN0
IO_DATA[4] => Mux77.IN0
IO_DATA[4] => Mux70.IN0
IO_DATA[4] => Mux63.IN0
IO_DATA[4] => Mux56.IN0
IO_DATA[4] => Mux49.IN2
IO_DATA[4] => Mux42.IN0
IO_DATA[4] => Mux35.IN0
IO_DATA[4] => Mux28.IN0
IO_DATA[4] => Mux21.IN0
IO_DATA[4] => Mux14.IN0
IO_DATA[4] => Mux7.IN2
IO_DATA[5] => Mux83.IN0
IO_DATA[5] => Mux76.IN0
IO_DATA[5] => Mux69.IN0
IO_DATA[5] => Mux62.IN0
IO_DATA[5] => Mux55.IN0
IO_DATA[5] => Mux48.IN2
IO_DATA[5] => Mux41.IN0
IO_DATA[5] => Mux34.IN0
IO_DATA[5] => Mux27.IN0
IO_DATA[5] => Mux20.IN0
IO_DATA[5] => Mux13.IN0
IO_DATA[5] => Mux6.IN2
IO_DATA[6] => Mux82.IN0
IO_DATA[6] => Mux75.IN0
IO_DATA[6] => Mux68.IN0
IO_DATA[6] => Mux61.IN0
IO_DATA[6] => Mux54.IN0
IO_DATA[6] => Mux47.IN2
IO_DATA[6] => Mux40.IN0
IO_DATA[6] => Mux33.IN0
IO_DATA[6] => Mux26.IN0
IO_DATA[6] => Mux19.IN0
IO_DATA[6] => Mux12.IN0
IO_DATA[6] => Mux5.IN2
IO_DATA[7] => ~NO_FANOUT~
IO_DATA[8] => ~NO_FANOUT~
IO_DATA[9] => Mux5.IN5
IO_DATA[9] => Mux6.IN5
IO_DATA[9] => Mux7.IN5
IO_DATA[9] => Mux8.IN5
IO_DATA[9] => Mux9.IN5
IO_DATA[9] => Mux10.IN5
IO_DATA[9] => Mux11.IN5
IO_DATA[9] => Mux12.IN3
IO_DATA[9] => Mux13.IN3
IO_DATA[9] => Mux14.IN3
IO_DATA[9] => Mux15.IN3
IO_DATA[9] => Mux16.IN3
IO_DATA[9] => Mux17.IN3
IO_DATA[9] => Mux18.IN3
IO_DATA[9] => Mux19.IN3
IO_DATA[9] => Mux20.IN3
IO_DATA[9] => Mux21.IN3
IO_DATA[9] => Mux22.IN3
IO_DATA[9] => Mux23.IN3
IO_DATA[9] => Mux24.IN3
IO_DATA[9] => Mux25.IN3
IO_DATA[9] => Mux26.IN3
IO_DATA[9] => Mux27.IN3
IO_DATA[9] => Mux28.IN3
IO_DATA[9] => Mux29.IN3
IO_DATA[9] => Mux30.IN3
IO_DATA[9] => Mux31.IN3
IO_DATA[9] => Mux32.IN3
IO_DATA[9] => Mux33.IN3
IO_DATA[9] => Mux34.IN3
IO_DATA[9] => Mux35.IN3
IO_DATA[9] => Mux36.IN3
IO_DATA[9] => Mux37.IN3
IO_DATA[9] => Mux38.IN3
IO_DATA[9] => Mux39.IN3
IO_DATA[9] => Mux40.IN3
IO_DATA[9] => Mux41.IN3
IO_DATA[9] => Mux42.IN3
IO_DATA[9] => Mux43.IN3
IO_DATA[9] => Mux44.IN3
IO_DATA[9] => Mux45.IN3
IO_DATA[9] => Mux46.IN3
IO_DATA[9] => Mux47.IN5
IO_DATA[9] => Mux48.IN5
IO_DATA[9] => Mux49.IN5
IO_DATA[9] => Mux50.IN5
IO_DATA[9] => Mux51.IN5
IO_DATA[9] => Mux52.IN5
IO_DATA[9] => Mux53.IN5
IO_DATA[9] => Mux54.IN3
IO_DATA[9] => Mux55.IN3
IO_DATA[9] => Mux56.IN3
IO_DATA[9] => Mux57.IN3
IO_DATA[9] => Mux58.IN3
IO_DATA[9] => Mux59.IN3
IO_DATA[9] => Mux60.IN3
IO_DATA[9] => Mux61.IN3
IO_DATA[9] => Mux62.IN3
IO_DATA[9] => Mux63.IN3
IO_DATA[9] => Mux64.IN3
IO_DATA[9] => Mux65.IN3
IO_DATA[9] => Mux66.IN3
IO_DATA[9] => Mux67.IN3
IO_DATA[9] => Mux68.IN3
IO_DATA[9] => Mux69.IN3
IO_DATA[9] => Mux70.IN3
IO_DATA[9] => Mux71.IN3
IO_DATA[9] => Mux72.IN3
IO_DATA[9] => Mux73.IN3
IO_DATA[9] => Mux74.IN3
IO_DATA[9] => Mux75.IN3
IO_DATA[9] => Mux76.IN3
IO_DATA[9] => Mux77.IN3
IO_DATA[9] => Mux78.IN3
IO_DATA[9] => Mux79.IN3
IO_DATA[9] => Mux80.IN3
IO_DATA[9] => Mux81.IN3
IO_DATA[9] => Mux82.IN3
IO_DATA[9] => Mux83.IN3
IO_DATA[9] => Mux84.IN3
IO_DATA[9] => Mux85.IN3
IO_DATA[9] => Mux86.IN3
IO_DATA[9] => Mux87.IN3
IO_DATA[9] => Mux88.IN3
IO_DATA[10] => Mux5.IN4
IO_DATA[10] => Mux6.IN4
IO_DATA[10] => Mux7.IN4
IO_DATA[10] => Mux8.IN4
IO_DATA[10] => Mux9.IN4
IO_DATA[10] => Mux10.IN4
IO_DATA[10] => Mux11.IN4
IO_DATA[10] => Mux12.IN2
IO_DATA[10] => Mux13.IN2
IO_DATA[10] => Mux14.IN2
IO_DATA[10] => Mux15.IN2
IO_DATA[10] => Mux16.IN2
IO_DATA[10] => Mux17.IN2
IO_DATA[10] => Mux18.IN2
IO_DATA[10] => Mux19.IN2
IO_DATA[10] => Mux20.IN2
IO_DATA[10] => Mux21.IN2
IO_DATA[10] => Mux22.IN2
IO_DATA[10] => Mux23.IN2
IO_DATA[10] => Mux24.IN2
IO_DATA[10] => Mux25.IN2
IO_DATA[10] => Mux26.IN2
IO_DATA[10] => Mux27.IN2
IO_DATA[10] => Mux28.IN2
IO_DATA[10] => Mux29.IN2
IO_DATA[10] => Mux30.IN2
IO_DATA[10] => Mux31.IN2
IO_DATA[10] => Mux32.IN2
IO_DATA[10] => Mux33.IN2
IO_DATA[10] => Mux34.IN2
IO_DATA[10] => Mux35.IN2
IO_DATA[10] => Mux36.IN2
IO_DATA[10] => Mux37.IN2
IO_DATA[10] => Mux38.IN2
IO_DATA[10] => Mux39.IN2
IO_DATA[10] => Mux40.IN2
IO_DATA[10] => Mux41.IN2
IO_DATA[10] => Mux42.IN2
IO_DATA[10] => Mux43.IN2
IO_DATA[10] => Mux44.IN2
IO_DATA[10] => Mux45.IN2
IO_DATA[10] => Mux46.IN2
IO_DATA[10] => Mux47.IN4
IO_DATA[10] => Mux48.IN4
IO_DATA[10] => Mux49.IN4
IO_DATA[10] => Mux50.IN4
IO_DATA[10] => Mux51.IN4
IO_DATA[10] => Mux52.IN4
IO_DATA[10] => Mux53.IN4
IO_DATA[10] => Mux54.IN2
IO_DATA[10] => Mux55.IN2
IO_DATA[10] => Mux56.IN2
IO_DATA[10] => Mux57.IN2
IO_DATA[10] => Mux58.IN2
IO_DATA[10] => Mux59.IN2
IO_DATA[10] => Mux60.IN2
IO_DATA[10] => Mux61.IN2
IO_DATA[10] => Mux62.IN2
IO_DATA[10] => Mux63.IN2
IO_DATA[10] => Mux64.IN2
IO_DATA[10] => Mux65.IN2
IO_DATA[10] => Mux66.IN2
IO_DATA[10] => Mux67.IN2
IO_DATA[10] => Mux68.IN2
IO_DATA[10] => Mux69.IN2
IO_DATA[10] => Mux70.IN2
IO_DATA[10] => Mux71.IN2
IO_DATA[10] => Mux72.IN2
IO_DATA[10] => Mux73.IN2
IO_DATA[10] => Mux74.IN2
IO_DATA[10] => Mux75.IN2
IO_DATA[10] => Mux76.IN2
IO_DATA[10] => Mux77.IN2
IO_DATA[10] => Mux78.IN2
IO_DATA[10] => Mux79.IN2
IO_DATA[10] => Mux80.IN2
IO_DATA[10] => Mux81.IN2
IO_DATA[10] => Mux82.IN2
IO_DATA[10] => Mux83.IN2
IO_DATA[10] => Mux84.IN2
IO_DATA[10] => Mux85.IN2
IO_DATA[10] => Mux86.IN2
IO_DATA[10] => Mux87.IN2
IO_DATA[10] => Mux88.IN2
IO_DATA[11] => Mux5.IN3
IO_DATA[11] => Mux6.IN3
IO_DATA[11] => Mux7.IN3
IO_DATA[11] => Mux8.IN3
IO_DATA[11] => Mux9.IN3
IO_DATA[11] => Mux10.IN3
IO_DATA[11] => Mux11.IN3
IO_DATA[11] => Mux12.IN1
IO_DATA[11] => Mux13.IN1
IO_DATA[11] => Mux14.IN1
IO_DATA[11] => Mux15.IN1
IO_DATA[11] => Mux16.IN1
IO_DATA[11] => Mux17.IN1
IO_DATA[11] => Mux18.IN1
IO_DATA[11] => Mux19.IN1
IO_DATA[11] => Mux20.IN1
IO_DATA[11] => Mux21.IN1
IO_DATA[11] => Mux22.IN1
IO_DATA[11] => Mux23.IN1
IO_DATA[11] => Mux24.IN1
IO_DATA[11] => Mux25.IN1
IO_DATA[11] => Mux26.IN1
IO_DATA[11] => Mux27.IN1
IO_DATA[11] => Mux28.IN1
IO_DATA[11] => Mux29.IN1
IO_DATA[11] => Mux30.IN1
IO_DATA[11] => Mux31.IN1
IO_DATA[11] => Mux32.IN1
IO_DATA[11] => Mux33.IN1
IO_DATA[11] => Mux34.IN1
IO_DATA[11] => Mux35.IN1
IO_DATA[11] => Mux36.IN1
IO_DATA[11] => Mux37.IN1
IO_DATA[11] => Mux38.IN1
IO_DATA[11] => Mux39.IN1
IO_DATA[11] => Mux40.IN1
IO_DATA[11] => Mux41.IN1
IO_DATA[11] => Mux42.IN1
IO_DATA[11] => Mux43.IN1
IO_DATA[11] => Mux44.IN1
IO_DATA[11] => Mux45.IN1
IO_DATA[11] => Mux46.IN1
IO_DATA[11] => Mux47.IN3
IO_DATA[11] => Mux48.IN3
IO_DATA[11] => Mux49.IN3
IO_DATA[11] => Mux50.IN3
IO_DATA[11] => Mux51.IN3
IO_DATA[11] => Mux52.IN3
IO_DATA[11] => Mux53.IN3
IO_DATA[11] => Mux54.IN1
IO_DATA[11] => Mux55.IN1
IO_DATA[11] => Mux56.IN1
IO_DATA[11] => Mux57.IN1
IO_DATA[11] => Mux58.IN1
IO_DATA[11] => Mux59.IN1
IO_DATA[11] => Mux60.IN1
IO_DATA[11] => Mux61.IN1
IO_DATA[11] => Mux62.IN1
IO_DATA[11] => Mux63.IN1
IO_DATA[11] => Mux64.IN1
IO_DATA[11] => Mux65.IN1
IO_DATA[11] => Mux66.IN1
IO_DATA[11] => Mux67.IN1
IO_DATA[11] => Mux68.IN1
IO_DATA[11] => Mux69.IN1
IO_DATA[11] => Mux70.IN1
IO_DATA[11] => Mux71.IN1
IO_DATA[11] => Mux72.IN1
IO_DATA[11] => Mux73.IN1
IO_DATA[11] => Mux74.IN1
IO_DATA[11] => Mux75.IN1
IO_DATA[11] => Mux76.IN1
IO_DATA[11] => Mux77.IN1
IO_DATA[11] => Mux78.IN1
IO_DATA[11] => Mux79.IN1
IO_DATA[11] => Mux80.IN1
IO_DATA[11] => Mux81.IN1
IO_DATA[11] => Mux82.IN1
IO_DATA[11] => Mux83.IN1
IO_DATA[11] => Mux84.IN1
IO_DATA[11] => Mux85.IN1
IO_DATA[11] => Mux86.IN1
IO_DATA[11] => Mux87.IN1
IO_DATA[11] => Mux88.IN1
IO_DATA[12] => Mux0.IN19
IO_DATA[12] => Mux1.IN19
IO_DATA[12] => Mux2.IN19
IO_DATA[12] => Mux3.IN19
IO_DATA[13] => Mux0.IN18
IO_DATA[13] => Mux1.IN18
IO_DATA[13] => Mux2.IN18
IO_DATA[13] => Mux3.IN18
IO_DATA[14] => Mux0.IN17
IO_DATA[14] => Mux1.IN17
IO_DATA[14] => Mux2.IN17
IO_DATA[14] => Mux3.IN17
IO_DATA[14] => Mux4.IN5
IO_DATA[15] => Mux0.IN16
IO_DATA[15] => Mux1.IN16
IO_DATA[15] => Mux2.IN16
IO_DATA[15] => Mux3.IN16
IO_DATA[15] => Mux4.IN4
CLK => cnt[0].CLK
CLK => cnt[1].CLK
CLK => cnt[2].CLK
CLK => cnt[3].CLK
CLK => cnt[4].CLK
CLK => cnt[5].CLK
CLK => cnt[6].CLK
CLK => cnt[7].CLK
resetn => cnt.OUTPUTSELECT
resetn => cnt.OUTPUTSELECT
resetn => cnt.OUTPUTSELECT
resetn => cnt.OUTPUTSELECT
resetn => cnt.OUTPUTSELECT
resetn => cnt.OUTPUTSELECT
resetn => cnt.OUTPUTSELECT
resetn => cnt.OUTPUTSELECT
resetn => instr.clear.OUTPUTSELECT
resetn => instr.writeHex.OUTPUTSELECT
resetn => instr.enablePlayer.OUTPUTSELECT
resetn => instr.writeDimHex.OUTPUTSELECT
resetn => instr.nothing.OUTPUTSELECT
hex0[0] <= hex0.DB_MAX_OUTPUT_PORT_TYPE
hex0[1] <= hex0.DB_MAX_OUTPUT_PORT_TYPE
hex0[2] <= hex0.DB_MAX_OUTPUT_PORT_TYPE
hex0[3] <= hex0.DB_MAX_OUTPUT_PORT_TYPE
hex0[4] <= hex0.DB_MAX_OUTPUT_PORT_TYPE
hex0[5] <= hex0.DB_MAX_OUTPUT_PORT_TYPE
hex0[6] <= hex0.DB_MAX_OUTPUT_PORT_TYPE
hex1[0] <= hex1.DB_MAX_OUTPUT_PORT_TYPE
hex1[1] <= hex1.DB_MAX_OUTPUT_PORT_TYPE
hex1[2] <= hex1.DB_MAX_OUTPUT_PORT_TYPE
hex1[3] <= hex1.DB_MAX_OUTPUT_PORT_TYPE
hex1[4] <= hex1.DB_MAX_OUTPUT_PORT_TYPE
hex1[5] <= hex1.DB_MAX_OUTPUT_PORT_TYPE
hex1[6] <= hex1.DB_MAX_OUTPUT_PORT_TYPE
hex2[0] <= hex2.DB_MAX_OUTPUT_PORT_TYPE
hex2[1] <= hex2.DB_MAX_OUTPUT_PORT_TYPE
hex2[2] <= hex2.DB_MAX_OUTPUT_PORT_TYPE
hex2[3] <= hex2.DB_MAX_OUTPUT_PORT_TYPE
hex2[4] <= hex2.DB_MAX_OUTPUT_PORT_TYPE
hex2[5] <= hex2.DB_MAX_OUTPUT_PORT_TYPE
hex2[6] <= hex2.DB_MAX_OUTPUT_PORT_TYPE
hex3[0] <= hex3.DB_MAX_OUTPUT_PORT_TYPE
hex3[1] <= hex3.DB_MAX_OUTPUT_PORT_TYPE
hex3[2] <= hex3.DB_MAX_OUTPUT_PORT_TYPE
hex3[3] <= hex3.DB_MAX_OUTPUT_PORT_TYPE
hex3[4] <= hex3.DB_MAX_OUTPUT_PORT_TYPE
hex3[5] <= hex3.DB_MAX_OUTPUT_PORT_TYPE
hex3[6] <= hex3.DB_MAX_OUTPUT_PORT_TYPE
hex4[0] <= hex4.DB_MAX_OUTPUT_PORT_TYPE
hex4[1] <= hex4.DB_MAX_OUTPUT_PORT_TYPE
hex4[2] <= hex4.DB_MAX_OUTPUT_PORT_TYPE
hex4[3] <= hex4.DB_MAX_OUTPUT_PORT_TYPE
hex4[4] <= hex4.DB_MAX_OUTPUT_PORT_TYPE
hex4[5] <= hex4.DB_MAX_OUTPUT_PORT_TYPE
hex4[6] <= hex4.DB_MAX_OUTPUT_PORT_TYPE
hex5[0] <= hex5.DB_MAX_OUTPUT_PORT_TYPE
hex5[1] <= hex5.DB_MAX_OUTPUT_PORT_TYPE
hex5[2] <= hex5.DB_MAX_OUTPUT_PORT_TYPE
hex5[3] <= hex5.DB_MAX_OUTPUT_PORT_TYPE
hex5[4] <= hex5.DB_MAX_OUTPUT_PORT_TYPE
hex5[5] <= hex5.DB_MAX_OUTPUT_PORT_TYPE
hex5[6] <= hex5.DB_MAX_OUTPUT_PORT_TYPE
playerSegs[0] => hex0.IN1
playerSegs[1] => hex0.IN1
playerSegs[2] => hex0.IN1
playerSegs[3] => hex0.IN1
playerSegs[4] => hex0.IN1
playerSegs[5] => hex0.IN1
playerSegs[6] => hex0.IN1


|SCOMP_System|DIG_OUT:inst6
RESETN => DATA[0]~reg0.ACLR
RESETN => DATA[1]~reg0.ACLR
RESETN => DATA[2]~reg0.ACLR
RESETN => DATA[3]~reg0.ACLR
RESETN => DATA[4]~reg0.ACLR
RESETN => DATA[5]~reg0.ACLR
RESETN => DATA[6]~reg0.ACLR
RESETN => DATA[7]~reg0.ACLR
RESETN => DATA[8]~reg0.ACLR
RESETN => DATA[9]~reg0.ACLR
RESETN => DATA[10]~reg0.ACLR
RESETN => DATA[11]~reg0.ACLR
RESETN => DATA[12]~reg0.ACLR
RESETN => DATA[13]~reg0.ACLR
RESETN => DATA[14]~reg0.ACLR
RESETN => DATA[15]~reg0.ACLR
CS => DATA[0]~reg0.CLK
CS => DATA[1]~reg0.CLK
CS => DATA[2]~reg0.CLK
CS => DATA[3]~reg0.CLK
CS => DATA[4]~reg0.CLK
CS => DATA[5]~reg0.CLK
CS => DATA[6]~reg0.CLK
CS => DATA[7]~reg0.CLK
CS => DATA[8]~reg0.CLK
CS => DATA[9]~reg0.CLK
CS => DATA[10]~reg0.CLK
CS => DATA[11]~reg0.CLK
CS => DATA[12]~reg0.CLK
CS => DATA[13]~reg0.CLK
CS => DATA[14]~reg0.CLK
CS => DATA[15]~reg0.CLK
DATA[0] <= DATA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[1] <= DATA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[2] <= DATA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[3] <= DATA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[4] <= DATA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[5] <= DATA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[6] <= DATA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[7] <= DATA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[8] <= DATA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[9] <= DATA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[10] <= DATA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[11] <= DATA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[12] <= DATA[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[13] <= DATA[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[14] <= DATA[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[15] <= DATA[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_DATA[0] => DATA[0]~reg0.DATAIN
IO_DATA[1] => DATA[1]~reg0.DATAIN
IO_DATA[2] => DATA[2]~reg0.DATAIN
IO_DATA[3] => DATA[3]~reg0.DATAIN
IO_DATA[4] => DATA[4]~reg0.DATAIN
IO_DATA[5] => DATA[5]~reg0.DATAIN
IO_DATA[6] => DATA[6]~reg0.DATAIN
IO_DATA[7] => DATA[7]~reg0.DATAIN
IO_DATA[8] => DATA[8]~reg0.DATAIN
IO_DATA[9] => DATA[9]~reg0.DATAIN
IO_DATA[10] => DATA[10]~reg0.DATAIN
IO_DATA[11] => DATA[11]~reg0.DATAIN
IO_DATA[12] => DATA[12]~reg0.DATAIN
IO_DATA[13] => DATA[13]~reg0.DATAIN
IO_DATA[14] => DATA[14]~reg0.DATAIN
IO_DATA[15] => DATA[15]~reg0.DATAIN


|SCOMP_System|SQ_GEN:inst16
CLOCK => D.CLK
CLOCK => COUNT[0].CLK
CLOCK => COUNT[1].CLK
CLOCK => COUNT[2].CLK
CLOCK => COUNT[3].CLK
RESETN => COMPARE[0].ACLR
RESETN => COMPARE[1].ACLR
RESETN => COMPARE[2].ACLR
RESETN => COMPARE[3].ACLR
CS => COMPARE[0].CLK
CS => COMPARE[1].CLK
CS => COMPARE[2].CLK
CS => COMPARE[3].CLK
IO_DATA[0] => COMPARE[0].DATAIN
IO_DATA[1] => COMPARE[1].DATAIN
IO_DATA[2] => COMPARE[2].DATAIN
IO_DATA[3] => COMPARE[3].DATAIN
IO_DATA[4] => ~NO_FANOUT~
IO_DATA[5] => ~NO_FANOUT~
IO_DATA[6] => ~NO_FANOUT~
IO_DATA[7] => ~NO_FANOUT~
IO_DATA[8] => ~NO_FANOUT~
IO_DATA[9] => ~NO_FANOUT~
IO_DATA[10] => ~NO_FANOUT~
IO_DATA[11] => ~NO_FANOUT~
IO_DATA[12] => ~NO_FANOUT~
IO_DATA[13] => ~NO_FANOUT~
IO_DATA[14] => ~NO_FANOUT~
IO_DATA[15] => ~NO_FANOUT~
SQ <= D.DB_MAX_OUTPUT_PORT_TYPE


