{
  "family": "ATSAMA5D35",
  "architecture": "arm-cortex-m3",
  "vendor": "Atmel",
  "mcus": {
    "ATSAMA5D35": {
      "flash": {
        "size_kb": 64,
        "base_address": "0x08000000",
        "page_size_kb": 1
      },
      "ram": {
        "size_kb": 20,
        "base_address": "0x20000000"
      },
      "peripherals": {
        "SMD": {
          "instances": [
            {
              "name": "SMD",
              "base": "0x00400000",
              "irq": 11
            }
          ],
          "registers": {}
        },
        "AXIMX": {
          "instances": [
            {
              "name": "AXIMX",
              "base": "0x00800000"
            }
          ],
          "registers": {
            "REMAP": {
              "offset": "0x00",
              "size": 32,
              "description": "Remap Register"
            },
            "PERIPH_ID4": {
              "offset": "0x1FD0",
              "size": 32,
              "description": "Peripheral ID Register 4"
            },
            "PERIPH_ID5": {
              "offset": "0x1FD4",
              "size": 32,
              "description": "Peripheral ID Register 5"
            },
            "PERIPH_ID6": {
              "offset": "0x1FD8",
              "size": 32,
              "description": "Peripheral ID Register 6"
            },
            "PERIPH_ID7": {
              "offset": "0x1FDC",
              "size": 32,
              "description": "Peripheral ID Register 7"
            },
            "PERIPH_ID0": {
              "offset": "0x1FE0",
              "size": 32,
              "description": "Peripheral ID Register 0"
            },
            "PERIPH_ID1": {
              "offset": "0x1FE4",
              "size": 32,
              "description": "Peripheral ID Register 1"
            },
            "PERIPH_ID2": {
              "offset": "0x1FE8",
              "size": 32,
              "description": "Peripheral ID Register 2"
            },
            "PERIPH_ID3": {
              "offset": "0x1FEC",
              "size": 32,
              "description": "Peripheral ID Register 3"
            },
            "COMP_ID[%s]": {
              "offset": "0x1FF0",
              "size": 32,
              "description": "Component ID Register"
            },
            "AMIB3_FN_MOD_BM_ISS": {
              "offset": "0x5008",
              "size": 32,
              "description": "AMIB3 Bus Matrix Functionality Modification Register"
            },
            "AMIB3_FN_MOD2": {
              "offset": "0x5024",
              "size": 32,
              "description": "AMIB3 Bypass Merge"
            },
            "ASIB0_READ_QOS": {
              "offset": "0x42100",
              "size": 32,
              "description": "ASIB0 Read Channel QoS Register"
            },
            "ASIB0_WRITE_QOS": {
              "offset": "0x42104",
              "size": 32,
              "description": "ASIB0 Write Channel QoS Register"
            },
            "ASIB1_FN_MOD_AHB": {
              "offset": "0x43028",
              "size": 32,
              "description": "ASIB1 AHB Functionality Modification Register"
            },
            "ASIB1_READ_QOS": {
              "offset": "0x43100",
              "size": 32,
              "description": "ASIB1 Read Channel QoS Register"
            },
            "ASIB1_WRITE_QOS": {
              "offset": "0x43104",
              "size": 32,
              "description": "ASIB1 Write Channel QoS Register"
            },
            "ASIB1_FN_MOD": {
              "offset": "0x43108",
              "size": 32,
              "description": "ASIB1 Issuing Functionality Modification Register"
            }
          },
          "bits": {
            "REMAP": {
              "REMAP0": {
                "bit": 0,
                "description": "Remap State 0"
              },
              "REMAP1": {
                "bit": 1,
                "description": "Remap State 1"
              }
            },
            "PERIPH_ID4": {
              "ID": {
                "bit": 0,
                "description": "Peripheral ID",
                "width": 8
              }
            },
            "PERIPH_ID5": {
              "ID": {
                "bit": 0,
                "description": "Peripheral ID",
                "width": 8
              }
            },
            "PERIPH_ID6": {
              "ID": {
                "bit": 0,
                "description": "Peripheral ID",
                "width": 8
              }
            },
            "PERIPH_ID7": {
              "ID": {
                "bit": 0,
                "description": "Peripheral ID",
                "width": 8
              }
            },
            "PERIPH_ID0": {
              "ID": {
                "bit": 0,
                "description": "Peripheral ID",
                "width": 8
              }
            },
            "PERIPH_ID1": {
              "ID": {
                "bit": 0,
                "description": "Peripheral ID",
                "width": 8
              }
            },
            "PERIPH_ID2": {
              "ID": {
                "bit": 0,
                "description": "Peripheral ID",
                "width": 8
              }
            },
            "PERIPH_ID3": {
              "ID": {
                "bit": 0,
                "description": "Peripheral ID",
                "width": 8
              }
            },
            "COMP_ID[%s]": {
              "ID": {
                "bit": 0,
                "description": "Component ID",
                "width": 8
              }
            },
            "AMIB3_FN_MOD_BM_ISS": {
              "RD_ISS": {
                "bit": 0,
                "description": "Read Issuing"
              },
              "WR_ISS": {
                "bit": 1,
                "description": "Write Issuing"
              }
            },
            "AMIB3_FN_MOD2": {
              "BP_MRG": {
                "bit": 0,
                "description": "Bypass Merge"
              }
            },
            "ASIB0_READ_QOS": {
              "RD_QOS": {
                "bit": 0,
                "description": "Read QoS",
                "width": 4
              }
            },
            "ASIB0_WRITE_QOS": {
              "WR_QOS": {
                "bit": 0,
                "description": "Write QoS",
                "width": 4
              }
            },
            "ASIB1_FN_MOD_AHB": {
              "RD_INCR_OVR": {
                "bit": 0,
                "description": "Read INCR Override"
              },
              "WR_INCR_OVR": {
                "bit": 1,
                "description": "Write INCR override"
              },
              "LOCK_OVR": {
                "bit": 2,
                "description": "Lock Override"
              }
            },
            "ASIB1_READ_QOS": {
              "RD_QOS": {
                "bit": 0,
                "description": "Read QoS",
                "width": 4
              }
            },
            "ASIB1_WRITE_QOS": {
              "WR_QOS": {
                "bit": 0,
                "description": "Write QoS",
                "width": 4
              }
            },
            "ASIB1_FN_MOD": {
              "RD_ISS": {
                "bit": 0,
                "description": "Read Issuing"
              },
              "WR_ISS": {
                "bit": 1,
                "description": "Write Issuing"
              }
            }
          }
        },
        "HSMCI0": {
          "instances": [
            {
              "name": "HSMCI0",
              "base": "0xF0000000",
              "irq": 21
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "Control Register"
            },
            "MR": {
              "offset": "0x04",
              "size": 32,
              "description": "Mode Register"
            },
            "DTOR": {
              "offset": "0x08",
              "size": 32,
              "description": "Data Timeout Register"
            },
            "SDCR": {
              "offset": "0x0C",
              "size": 32,
              "description": "SD/SDIO Card Register"
            },
            "ARGR": {
              "offset": "0x10",
              "size": 32,
              "description": "Argument Register"
            },
            "CMDR": {
              "offset": "0x14",
              "size": 32,
              "description": "Command Register"
            },
            "BLKR": {
              "offset": "0x18",
              "size": 32,
              "description": "Block Register"
            },
            "CSTOR": {
              "offset": "0x1C",
              "size": 32,
              "description": "Completion Signal Timeout Register"
            },
            "RSPR[%s]": {
              "offset": "0x20",
              "size": 32,
              "description": "Response Register"
            },
            "RDR": {
              "offset": "0x30",
              "size": 32,
              "description": "Receive Data Register"
            },
            "TDR": {
              "offset": "0x34",
              "size": 32,
              "description": "Transmit Data Register"
            },
            "SR": {
              "offset": "0x40",
              "size": 32,
              "description": "Status Register"
            },
            "IER": {
              "offset": "0x44",
              "size": 32,
              "description": "Interrupt Enable Register"
            },
            "IDR": {
              "offset": "0x48",
              "size": 32,
              "description": "Interrupt Disable Register"
            },
            "IMR": {
              "offset": "0x4C",
              "size": 32,
              "description": "Interrupt Mask Register"
            },
            "DMA": {
              "offset": "0x50",
              "size": 32,
              "description": "DMA Configuration Register"
            },
            "CFG": {
              "offset": "0x54",
              "size": 32,
              "description": "Configuration Register"
            },
            "WPMR": {
              "offset": "0xE4",
              "size": 32,
              "description": "Write Protection Mode Register"
            },
            "WPSR": {
              "offset": "0xE8",
              "size": 32,
              "description": "Write Protection Status Register"
            },
            "FIFO[%s]": {
              "offset": "0x200",
              "size": 32,
              "description": "FIFO Memory Aperture0"
            }
          },
          "bits": {
            "CR": {
              "MCIEN": {
                "bit": 0,
                "description": "Multi-Media Interface Enable"
              },
              "MCIDIS": {
                "bit": 1,
                "description": "Multi-Media Interface Disable"
              },
              "PWSEN": {
                "bit": 2,
                "description": "Power Save Mode Enable"
              },
              "PWSDIS": {
                "bit": 3,
                "description": "Power Save Mode Disable"
              },
              "SWRST": {
                "bit": 7,
                "description": "Software Reset"
              }
            },
            "MR": {
              "CLKDIV": {
                "bit": 0,
                "description": "Clock Divider",
                "width": 8
              },
              "PWSDIV": {
                "bit": 8,
                "description": "Power Saving Divider",
                "width": 3
              },
              "RDPROOF": {
                "bit": 11,
                "description": "Read Proof Enable"
              },
              "WRPROOF": {
                "bit": 12,
                "description": "Write Proof Enable"
              },
              "FBYTE": {
                "bit": 13,
                "description": "Force Byte Transfer"
              },
              "PADV": {
                "bit": 14,
                "description": "Padding Value"
              },
              "CLKODD": {
                "bit": 16,
                "description": "Clock divider is odd"
              }
            },
            "DTOR": {
              "DTOCYC": {
                "bit": 0,
                "description": "Data Timeout Cycle Number",
                "width": 4
              },
              "DTOMUL": {
                "bit": 4,
                "description": "Data Timeout Multiplier",
                "width": 3
              }
            },
            "SDCR": {
              "SDCSEL": {
                "bit": 0,
                "description": "SDCard/SDIO Slot",
                "width": 2
              },
              "SDCBUS": {
                "bit": 6,
                "description": "SDCard/SDIO Bus Width",
                "width": 2
              }
            },
            "ARGR": {
              "ARG": {
                "bit": 0,
                "description": "Command Argument",
                "width": 32
              }
            },
            "CMDR": {
              "CMDNB": {
                "bit": 0,
                "description": "Command Number",
                "width": 6
              },
              "RSPTYP": {
                "bit": 6,
                "description": "Response Type",
                "width": 2
              },
              "SPCMD": {
                "bit": 8,
                "description": "Special Command",
                "width": 3
              },
              "OPDCMD": {
                "bit": 11,
                "description": "Open Drain Command"
              },
              "MAXLAT": {
                "bit": 12,
                "description": "Max Latency for Command to Response"
              },
              "TRCMD": {
                "bit": 16,
                "description": "Transfer Command",
                "width": 2
              },
              "TRDIR": {
                "bit": 18,
                "description": "Transfer Direction"
              },
              "TRTYP": {
                "bit": 19,
                "description": "Transfer Type",
                "width": 3
              },
              "IOSPCMD": {
                "bit": 24,
                "description": "SDIO Special Command",
                "width": 2
              },
              "ATACS": {
                "bit": 26,
                "description": "ATA with Command Completion Signal"
              },
              "BOOT_ACK": {
                "bit": 27,
                "description": "Boot Operation Acknowledge."
              }
            },
            "BLKR": {
              "BCNT": {
                "bit": 0,
                "description": "MMC/SDIO Block Count - SDIO Byte Count",
                "width": 16
              },
              "BLKLEN": {
                "bit": 16,
                "description": "Data Block Length",
                "width": 16
              }
            },
            "CSTOR": {
              "CSTOCYC": {
                "bit": 0,
                "description": "Completion Signal Timeout Cycle Number",
                "width": 4
              },
              "CSTOMUL": {
                "bit": 4,
                "description": "Completion Signal Timeout Multiplier",
                "width": 3
              }
            },
            "RSPR[%s]": {
              "RSP": {
                "bit": 0,
                "description": "Response",
                "width": 32
              }
            },
            "RDR": {
              "DATA": {
                "bit": 0,
                "description": "Data to Read",
                "width": 32
              }
            },
            "TDR": {
              "DATA": {
                "bit": 0,
                "description": "Data to Write",
                "width": 32
              }
            },
            "SR": {
              "CMDRDY": {
                "bit": 0,
                "description": "Command Ready"
              },
              "RXRDY": {
                "bit": 1,
                "description": "Receiver Ready"
              },
              "TXRDY": {
                "bit": 2,
                "description": "Transmit Ready"
              },
              "BLKE": {
                "bit": 3,
                "description": "Data Block Ended"
              },
              "DTIP": {
                "bit": 4,
                "description": "Data Transfer in Progress"
              },
              "NOTBUSY": {
                "bit": 5,
                "description": "HSMCI Not Busy"
              },
              "SDIOIRQA": {
                "bit": 8,
                "description": "SDIO Interrupt for Slot A"
              },
              "SDIOWAIT": {
                "bit": 12,
                "description": "SDIO Read Wait Operation Status"
              },
              "CSRCV": {
                "bit": 13,
                "description": "CE-ATA Completion Signal Received"
              },
              "RINDE": {
                "bit": 16,
                "description": "Response Index Error"
              },
              "RDIRE": {
                "bit": 17,
                "description": "Response Direction Error"
              },
              "RCRCE": {
                "bit": 18,
                "description": "Response CRC Error"
              },
              "RENDE": {
                "bit": 19,
                "description": "Response End Bit Error"
              },
              "RTOE": {
                "bit": 20,
                "description": "Response Time-out Error"
              },
              "DCRCE": {
                "bit": 21,
                "description": "Data CRC Error"
              },
              "DTOE": {
                "bit": 22,
                "description": "Data Time-out Error"
              },
              "CSTOE": {
                "bit": 23,
                "description": "Completion Signal Time-out Error"
              },
              "BLKOVRE": {
                "bit": 24,
                "description": "DMA Block Overrun Error"
              },
              "DMADONE": {
                "bit": 25,
                "description": "DMA Transfer done"
              },
              "FIFOEMPTY": {
                "bit": 26,
                "description": "FIFO empty flag"
              },
              "XFRDONE": {
                "bit": 27,
                "description": "Transfer Done flag"
              },
              "ACKRCV": {
                "bit": 28,
                "description": "Boot Operation Acknowledge Received"
              },
              "ACKRCVE": {
                "bit": 29,
                "description": "Boot Operation Acknowledge Error"
              },
              "OVRE": {
                "bit": 30,
                "description": "Overrun"
              },
              "UNRE": {
                "bit": 31,
                "description": "Underrun"
              }
            },
            "IER": {
              "CMDRDY": {
                "bit": 0,
                "description": "Command Ready Interrupt Enable"
              },
              "RXRDY": {
                "bit": 1,
                "description": "Receiver Ready Interrupt Enable"
              },
              "TXRDY": {
                "bit": 2,
                "description": "Transmit Ready Interrupt Enable"
              },
              "BLKE": {
                "bit": 3,
                "description": "Data Block Ended Interrupt Enable"
              },
              "DTIP": {
                "bit": 4,
                "description": "Data Transfer in Progress Interrupt Enable"
              },
              "NOTBUSY": {
                "bit": 5,
                "description": "Data Not Busy Interrupt Enable"
              },
              "SDIOIRQA": {
                "bit": 8,
                "description": "SDIO Interrupt for Slot A Interrupt Enable"
              },
              "SDIOWAIT": {
                "bit": 12,
                "description": "SDIO Read Wait Operation Status Interrupt Enable"
              },
              "CSRCV": {
                "bit": 13,
                "description": "Completion Signal Received Interrupt Enable"
              },
              "RINDE": {
                "bit": 16,
                "description": "Response Index Error Interrupt Enable"
              },
              "RDIRE": {
                "bit": 17,
                "description": "Response Direction Error Interrupt Enable"
              },
              "RCRCE": {
                "bit": 18,
                "description": "Response CRC Error Interrupt Enable"
              },
              "RENDE": {
                "bit": 19,
                "description": "Response End Bit Error Interrupt Enable"
              },
              "RTOE": {
                "bit": 20,
                "description": "Response Time-out Error Interrupt Enable"
              },
              "DCRCE": {
                "bit": 21,
                "description": "Data CRC Error Interrupt Enable"
              },
              "DTOE": {
                "bit": 22,
                "description": "Data Time-out Error Interrupt Enable"
              },
              "CSTOE": {
                "bit": 23,
                "description": "Completion Signal Timeout Error Interrupt Enable"
              },
              "BLKOVRE": {
                "bit": 24,
                "description": "DMA Block Overrun Error Interrupt Enable"
              },
              "DMADONE": {
                "bit": 25,
                "description": "DMA Transfer completed Interrupt Enable"
              },
              "FIFOEMPTY": {
                "bit": 26,
                "description": "FIFO empty Interrupt enable"
              },
              "XFRDONE": {
                "bit": 27,
                "description": "Transfer Done Interrupt enable"
              },
              "ACKRCV": {
                "bit": 28,
                "description": "Boot Acknowledge Interrupt Enable"
              },
              "ACKRCVE": {
                "bit": 29,
                "description": "Boot Acknowledge Error Interrupt Enable"
              },
              "OVRE": {
                "bit": 30,
                "description": "Overrun Interrupt Enable"
              },
              "UNRE": {
                "bit": 31,
                "description": "Underrun Interrupt Enable"
              }
            },
            "IDR": {
              "CMDRDY": {
                "bit": 0,
                "description": "Command Ready Interrupt Disable"
              },
              "RXRDY": {
                "bit": 1,
                "description": "Receiver Ready Interrupt Disable"
              },
              "TXRDY": {
                "bit": 2,
                "description": "Transmit Ready Interrupt Disable"
              },
              "BLKE": {
                "bit": 3,
                "description": "Data Block Ended Interrupt Disable"
              },
              "DTIP": {
                "bit": 4,
                "description": "Data Transfer in Progress Interrupt Disable"
              },
              "NOTBUSY": {
                "bit": 5,
                "description": "Data Not Busy Interrupt Disable"
              },
              "SDIOIRQA": {
                "bit": 8,
                "description": "SDIO Interrupt for Slot A Interrupt Disable"
              },
              "SDIOWAIT": {
                "bit": 12,
                "description": "SDIO Read Wait Operation Status Interrupt Disable"
              },
              "CSRCV": {
                "bit": 13,
                "description": "Completion Signal received interrupt Disable"
              },
              "RINDE": {
                "bit": 16,
                "description": "Response Index Error Interrupt Disable"
              },
              "RDIRE": {
                "bit": 17,
                "description": "Response Direction Error Interrupt Disable"
              },
              "RCRCE": {
                "bit": 18,
                "description": "Response CRC Error Interrupt Disable"
              },
              "RENDE": {
                "bit": 19,
                "description": "Response End Bit Error Interrupt Disable"
              },
              "RTOE": {
                "bit": 20,
                "description": "Response Time-out Error Interrupt Disable"
              },
              "DCRCE": {
                "bit": 21,
                "description": "Data CRC Error Interrupt Disable"
              },
              "DTOE": {
                "bit": 22,
                "description": "Data Time-out Error Interrupt Disable"
              },
              "CSTOE": {
                "bit": 23,
                "description": "Completion Signal Time out Error Interrupt Disable"
              },
              "BLKOVRE": {
                "bit": 24,
                "description": "DMA Block Overrun Error Interrupt Disable"
              },
              "DMADONE": {
                "bit": 25,
                "description": "DMA Transfer completed Interrupt Disable"
              },
              "FIFOEMPTY": {
                "bit": 26,
                "description": "FIFO empty Interrupt Disable"
              },
              "XFRDONE": {
                "bit": 27,
                "description": "Transfer Done Interrupt Disable"
              },
              "ACKRCV": {
                "bit": 28,
                "description": "Boot Acknowledge Interrupt Disable"
              },
              "ACKRCVE": {
                "bit": 29,
                "description": "Boot Acknowledge Error Interrupt Disable"
              },
              "OVRE": {
                "bit": 30,
                "description": "Overrun Interrupt Disable"
              },
              "UNRE": {
                "bit": 31,
                "description": "Underrun Interrupt Disable"
              }
            },
            "IMR": {
              "CMDRDY": {
                "bit": 0,
                "description": "Command Ready Interrupt Mask"
              },
              "RXRDY": {
                "bit": 1,
                "description": "Receiver Ready Interrupt Mask"
              },
              "TXRDY": {
                "bit": 2,
                "description": "Transmit Ready Interrupt Mask"
              },
              "BLKE": {
                "bit": 3,
                "description": "Data Block Ended Interrupt Mask"
              },
              "DTIP": {
                "bit": 4,
                "description": "Data Transfer in Progress Interrupt Mask"
              },
              "NOTBUSY": {
                "bit": 5,
                "description": "Data Not Busy Interrupt Mask"
              },
              "SDIOIRQA": {
                "bit": 8,
                "description": "SDIO Interrupt for Slot A Interrupt Mask"
              },
              "SDIOWAIT": {
                "bit": 12,
                "description": "SDIO Read Wait Operation Status Interrupt Mask"
              },
              "CSRCV": {
                "bit": 13,
                "description": "Completion Signal Received Interrupt Mask"
              },
              "RINDE": {
                "bit": 16,
                "description": "Response Index Error Interrupt Mask"
              },
              "RDIRE": {
                "bit": 17,
                "description": "Response Direction Error Interrupt Mask"
              },
              "RCRCE": {
                "bit": 18,
                "description": "Response CRC Error Interrupt Mask"
              },
              "RENDE": {
                "bit": 19,
                "description": "Response End Bit Error Interrupt Mask"
              },
              "RTOE": {
                "bit": 20,
                "description": "Response Time-out Error Interrupt Mask"
              },
              "DCRCE": {
                "bit": 21,
                "description": "Data CRC Error Interrupt Mask"
              },
              "DTOE": {
                "bit": 22,
                "description": "Data Time-out Error Interrupt Mask"
              },
              "CSTOE": {
                "bit": 23,
                "description": "Completion Signal Time-out Error Interrupt Mask"
              },
              "BLKOVRE": {
                "bit": 24,
                "description": "DMA Block Overrun Error Interrupt Mask"
              },
              "DMADONE": {
                "bit": 25,
                "description": "DMA Transfer Completed Interrupt Mask"
              },
              "FIFOEMPTY": {
                "bit": 26,
                "description": "FIFO Empty Interrupt Mask"
              },
              "XFRDONE": {
                "bit": 27,
                "description": "Transfer Done Interrupt Mask"
              },
              "ACKRCV": {
                "bit": 28,
                "description": "Boot Operation Acknowledge Received Interrupt Mask"
              },
              "ACKRCVE": {
                "bit": 29,
                "description": "Boot Operation Acknowledge Error Interrupt Mask"
              },
              "OVRE": {
                "bit": 30,
                "description": "Overrun Interrupt Mask"
              },
              "UNRE": {
                "bit": 31,
                "description": "Underrun Interrupt Mask"
              }
            },
            "DMA": {
              "OFFSET": {
                "bit": 0,
                "description": "DMA Write Buffer Offset",
                "width": 2
              },
              "CHKSIZE": {
                "bit": 4,
                "description": "DMA Channel Read and Write Chunk Size",
                "width": 3
              },
              "DMAEN": {
                "bit": 8,
                "description": "DMA Hardware Handshaking Enable"
              },
              "ROPT": {
                "bit": 12,
                "description": "Read Optimization with padding"
              }
            },
            "CFG": {
              "FIFOMODE": {
                "bit": 0,
                "description": "HSMCI Internal FIFO control mode"
              },
              "FERRCTRL": {
                "bit": 4,
                "description": "Flow Error flag reset control mode"
              },
              "HSMODE": {
                "bit": 8,
                "description": "High Speed Mode"
              },
              "LSYNC": {
                "bit": 12,
                "description": "Synchronize on the last block"
              }
            },
            "WPMR": {
              "WP_EN": {
                "bit": 0,
                "description": "Write Protection Enable"
              },
              "WP_KEY": {
                "bit": 8,
                "description": "Write Protection Key password",
                "width": 24
              }
            },
            "WPSR": {
              "WP_VS": {
                "bit": 0,
                "description": "Write Protection Violation Status",
                "width": 4
              },
              "WP_VSRC": {
                "bit": 8,
                "description": "Write Protection Violation SouRCe",
                "width": 16
              }
            },
            "FIFO[%s]": {
              "DATA": {
                "bit": 0,
                "description": "Data to Read or Data to Write",
                "width": 32
              }
            }
          }
        },
        "SPI": {
          "instances": [
            {
              "name": "SPI0",
              "base": "0xF0004000",
              "irq": 24
            },
            {
              "name": "SPI1",
              "base": "0xF8008000",
              "irq": 25
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "Control Register"
            },
            "MR": {
              "offset": "0x04",
              "size": 32,
              "description": "Mode Register"
            },
            "RDR": {
              "offset": "0x08",
              "size": 32,
              "description": "Receive Data Register"
            },
            "TDR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Transmit Data Register"
            },
            "SR": {
              "offset": "0x10",
              "size": 32,
              "description": "Status Register"
            },
            "IER": {
              "offset": "0x14",
              "size": 32,
              "description": "Interrupt Enable Register"
            },
            "IDR": {
              "offset": "0x18",
              "size": 32,
              "description": "Interrupt Disable Register"
            },
            "IMR": {
              "offset": "0x1C",
              "size": 32,
              "description": "Interrupt Mask Register"
            },
            "CSR[%s]": {
              "offset": "0x30",
              "size": 32,
              "description": "Chip Select Register"
            },
            "WPMR": {
              "offset": "0xE4",
              "size": 32,
              "description": "Write Protection Control Register"
            },
            "WPSR": {
              "offset": "0xE8",
              "size": 32,
              "description": "Write Protection Status Register"
            }
          },
          "bits": {
            "CR": {
              "SPIEN": {
                "bit": 0,
                "description": "SPI Enable"
              },
              "SPIDIS": {
                "bit": 1,
                "description": "SPI Disable"
              },
              "SWRST": {
                "bit": 7,
                "description": "SPI Software Reset"
              },
              "LASTXFER": {
                "bit": 24,
                "description": "Last Transfer"
              }
            },
            "MR": {
              "MSTR": {
                "bit": 0,
                "description": "Master/Slave Mode"
              },
              "PS": {
                "bit": 1,
                "description": "Peripheral Select"
              },
              "PCSDEC": {
                "bit": 2,
                "description": "Chip Select Decode"
              },
              "MODFDIS": {
                "bit": 4,
                "description": "Mode Fault Detection"
              },
              "WDRBT": {
                "bit": 5,
                "description": "Wait Data Read Before Transfer"
              },
              "LLB": {
                "bit": 7,
                "description": "Local Loopback Enable"
              },
              "PCS": {
                "bit": 16,
                "description": "Peripheral Chip Select",
                "width": 4
              },
              "DLYBCS": {
                "bit": 24,
                "description": "Delay Between Chip Selects",
                "width": 8
              }
            },
            "RDR": {
              "RD": {
                "bit": 0,
                "description": "Receive Data",
                "width": 16
              },
              "PCS": {
                "bit": 16,
                "description": "Peripheral Chip Select",
                "width": 4
              }
            },
            "TDR": {
              "TD": {
                "bit": 0,
                "description": "Transmit Data",
                "width": 16
              },
              "PCS": {
                "bit": 16,
                "description": "Peripheral Chip Select",
                "width": 4
              },
              "LASTXFER": {
                "bit": 24,
                "description": "Last Transfer"
              }
            },
            "SR": {
              "RDRF": {
                "bit": 0,
                "description": "Receive Data Register Full"
              },
              "TDRE": {
                "bit": 1,
                "description": "Transmit Data Register Empty"
              },
              "MODF": {
                "bit": 2,
                "description": "Mode Fault Error"
              },
              "OVRES": {
                "bit": 3,
                "description": "Overrun Error Status"
              },
              "NSSR": {
                "bit": 8,
                "description": "NSS Rising"
              },
              "TXEMPTY": {
                "bit": 9,
                "description": "Transmission Registers Empty"
              },
              "UNDES": {
                "bit": 10,
                "description": "Underrun Error Status (Slave Mode Only)"
              },
              "SPIENS": {
                "bit": 16,
                "description": "SPI Enable Status"
              }
            },
            "IER": {
              "RDRF": {
                "bit": 0,
                "description": "Receive Data Register Full Interrupt Enable"
              },
              "TDRE": {
                "bit": 1,
                "description": "SPI Transmit Data Register Empty Interrupt Enable"
              },
              "MODF": {
                "bit": 2,
                "description": "Mode Fault Error Interrupt Enable"
              },
              "OVRES": {
                "bit": 3,
                "description": "Overrun Error Interrupt Enable"
              },
              "NSSR": {
                "bit": 8,
                "description": "NSS Rising Interrupt Enable"
              },
              "TXEMPTY": {
                "bit": 9,
                "description": "Transmission Registers Empty Enable"
              },
              "UNDES": {
                "bit": 10,
                "description": "Underrun Error Interrupt Enable"
              }
            },
            "IDR": {
              "RDRF": {
                "bit": 0,
                "description": "Receive Data Register Full Interrupt Disable"
              },
              "TDRE": {
                "bit": 1,
                "description": "SPI Transmit Data Register Empty Interrupt Disable"
              },
              "MODF": {
                "bit": 2,
                "description": "Mode Fault Error Interrupt Disable"
              },
              "OVRES": {
                "bit": 3,
                "description": "Overrun Error Interrupt Disable"
              },
              "NSSR": {
                "bit": 8,
                "description": "NSS Rising Interrupt Disable"
              },
              "TXEMPTY": {
                "bit": 9,
                "description": "Transmission Registers Empty Disable"
              },
              "UNDES": {
                "bit": 10,
                "description": "Underrun Error Interrupt Disable"
              }
            },
            "IMR": {
              "RDRF": {
                "bit": 0,
                "description": "Receive Data Register Full Interrupt Mask"
              },
              "TDRE": {
                "bit": 1,
                "description": "SPI Transmit Data Register Empty Interrupt Mask"
              },
              "MODF": {
                "bit": 2,
                "description": "Mode Fault Error Interrupt Mask"
              },
              "OVRES": {
                "bit": 3,
                "description": "Overrun Error Interrupt Mask"
              },
              "NSSR": {
                "bit": 8,
                "description": "NSS Rising Interrupt Mask"
              },
              "TXEMPTY": {
                "bit": 9,
                "description": "Transmission Registers Empty Mask"
              },
              "UNDES": {
                "bit": 10,
                "description": "Underrun Error Interrupt Mask"
              }
            },
            "CSR[%s]": {
              "CPOL": {
                "bit": 0,
                "description": "Clock Polarity"
              },
              "NCPHA": {
                "bit": 1,
                "description": "Clock Phase"
              },
              "CSNAAT": {
                "bit": 2,
                "description": "Chip Select Not Active After Transfer (Ignored if CSAAT = 1)"
              },
              "CSAAT": {
                "bit": 3,
                "description": "Chip Select Active After Transfer"
              },
              "BITS": {
                "bit": 4,
                "description": "Bits Per Transfer",
                "width": 4
              },
              "SCBR": {
                "bit": 8,
                "description": "Serial Clock Baud Rate",
                "width": 8
              },
              "DLYBS": {
                "bit": 16,
                "description": "Delay Before SPCK",
                "width": 8
              },
              "DLYBCT": {
                "bit": 24,
                "description": "Delay Between Consecutive Transfers",
                "width": 8
              }
            },
            "WPMR": {
              "WPEN": {
                "bit": 0,
                "description": "Write Protection Enable"
              },
              "WPKEY": {
                "bit": 8,
                "description": "Write Protection Key Password",
                "width": 24
              }
            },
            "WPSR": {
              "WPVS": {
                "bit": 0,
                "description": "Write Protection Violation Status"
              },
              "WPVSRC": {
                "bit": 8,
                "description": "Write Protection Violation Source",
                "width": 8
              }
            }
          }
        },
        "SSC0": {
          "instances": [
            {
              "name": "SSC0",
              "base": "0xF0008000",
              "irq": 38
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "Control Register"
            },
            "CMR": {
              "offset": "0x04",
              "size": 32,
              "description": "Clock Mode Register"
            },
            "RCMR": {
              "offset": "0x10",
              "size": 32,
              "description": "Receive Clock Mode Register"
            },
            "RFMR": {
              "offset": "0x14",
              "size": 32,
              "description": "Receive Frame Mode Register"
            },
            "TCMR": {
              "offset": "0x18",
              "size": 32,
              "description": "Transmit Clock Mode Register"
            },
            "TFMR": {
              "offset": "0x1C",
              "size": 32,
              "description": "Transmit Frame Mode Register"
            },
            "RHR": {
              "offset": "0x20",
              "size": 32,
              "description": "Receive Holding Register"
            },
            "THR": {
              "offset": "0x24",
              "size": 32,
              "description": "Transmit Holding Register"
            },
            "RSHR": {
              "offset": "0x30",
              "size": 32,
              "description": "Receive Sync. Holding Register"
            },
            "TSHR": {
              "offset": "0x34",
              "size": 32,
              "description": "Transmit Sync. Holding Register"
            },
            "RC0R": {
              "offset": "0x38",
              "size": 32,
              "description": "Receive Compare 0 Register"
            },
            "RC1R": {
              "offset": "0x3C",
              "size": 32,
              "description": "Receive Compare 1 Register"
            },
            "SR": {
              "offset": "0x40",
              "size": 32,
              "description": "Status Register"
            },
            "IER": {
              "offset": "0x44",
              "size": 32,
              "description": "Interrupt Enable Register"
            },
            "IDR": {
              "offset": "0x48",
              "size": 32,
              "description": "Interrupt Disable Register"
            },
            "IMR": {
              "offset": "0x4C",
              "size": 32,
              "description": "Interrupt Mask Register"
            },
            "WPMR": {
              "offset": "0xE4",
              "size": 32,
              "description": "Write Protect Mode Register"
            },
            "WPSR": {
              "offset": "0xE8",
              "size": 32,
              "description": "Write Protect Status Register"
            }
          },
          "bits": {
            "CR": {
              "RXEN": {
                "bit": 0,
                "description": "Receive Enable"
              },
              "RXDIS": {
                "bit": 1,
                "description": "Receive Disable"
              },
              "TXEN": {
                "bit": 8,
                "description": "Transmit Enable"
              },
              "TXDIS": {
                "bit": 9,
                "description": "Transmit Disable"
              },
              "SWRST": {
                "bit": 15,
                "description": "Software Reset"
              }
            },
            "CMR": {
              "DIV": {
                "bit": 0,
                "description": "Clock Divider",
                "width": 12
              }
            },
            "RCMR": {
              "CKS": {
                "bit": 0,
                "description": "Receive Clock Selection",
                "width": 2
              },
              "CKO": {
                "bit": 2,
                "description": "Receive Clock Output Mode Selection",
                "width": 3
              },
              "CKI": {
                "bit": 5,
                "description": "Receive Clock Inversion"
              },
              "CKG": {
                "bit": 6,
                "description": "Receive Clock Gating Selection",
                "width": 2
              },
              "START": {
                "bit": 8,
                "description": "Receive Start Selection",
                "width": 4
              },
              "STOP": {
                "bit": 12,
                "description": "Receive Stop Selection"
              },
              "STTDLY": {
                "bit": 16,
                "description": "Receive Start Delay",
                "width": 8
              },
              "PERIOD": {
                "bit": 24,
                "description": "Receive Period Divider Selection",
                "width": 8
              }
            },
            "RFMR": {
              "DATLEN": {
                "bit": 0,
                "description": "Data Length",
                "width": 5
              },
              "LOOP": {
                "bit": 5,
                "description": "Loop Mode"
              },
              "MSBF": {
                "bit": 7,
                "description": "Most Significant Bit First"
              },
              "DATNB": {
                "bit": 8,
                "description": "Data Number per Frame",
                "width": 4
              },
              "FSLEN": {
                "bit": 16,
                "description": "Receive Frame Sync Length",
                "width": 4
              },
              "FSOS": {
                "bit": 20,
                "description": "Receive Frame Sync Output Selection",
                "width": 3
              },
              "FSEDGE": {
                "bit": 24,
                "description": "Frame Sync Edge Detection"
              },
              "FSLEN_EXT": {
                "bit": 28,
                "description": "FSLEN Field Extension",
                "width": 4
              }
            },
            "TCMR": {
              "CKS": {
                "bit": 0,
                "description": "Transmit Clock Selection",
                "width": 2
              },
              "CKO": {
                "bit": 2,
                "description": "Transmit Clock Output Mode Selection",
                "width": 3
              },
              "CKI": {
                "bit": 5,
                "description": "Transmit Clock Inversion"
              },
              "CKG": {
                "bit": 6,
                "description": "Transmit Clock Gating Selection",
                "width": 2
              },
              "START": {
                "bit": 8,
                "description": "Transmit Start Selection",
                "width": 4
              },
              "STTDLY": {
                "bit": 16,
                "description": "Transmit Start Delay",
                "width": 8
              },
              "PERIOD": {
                "bit": 24,
                "description": "Transmit Period Divider Selection",
                "width": 8
              }
            },
            "TFMR": {
              "DATLEN": {
                "bit": 0,
                "description": "Data Length",
                "width": 5
              },
              "DATDEF": {
                "bit": 5,
                "description": "Data Default Value"
              },
              "MSBF": {
                "bit": 7,
                "description": "Most Significant Bit First"
              },
              "DATNB": {
                "bit": 8,
                "description": "Data Number per frame",
                "width": 4
              },
              "FSLEN": {
                "bit": 16,
                "description": "Transmit Frame Sync Length",
                "width": 4
              },
              "FSOS": {
                "bit": 20,
                "description": "Transmit Frame Sync Output Selection",
                "width": 3
              },
              "FSDEN": {
                "bit": 23,
                "description": "Frame Sync Data Enable"
              },
              "FSEDGE": {
                "bit": 24,
                "description": "Frame Sync Edge Detection"
              },
              "FSLEN_EXT": {
                "bit": 28,
                "description": "FSLEN Field Extension",
                "width": 4
              }
            },
            "RHR": {
              "RDAT": {
                "bit": 0,
                "description": "Receive Data",
                "width": 32
              }
            },
            "THR": {
              "TDAT": {
                "bit": 0,
                "description": "Transmit Data",
                "width": 32
              }
            },
            "RSHR": {
              "RSDAT": {
                "bit": 0,
                "description": "Receive Synchronization Data",
                "width": 16
              }
            },
            "TSHR": {
              "TSDAT": {
                "bit": 0,
                "description": "Transmit Synchronization Data",
                "width": 16
              }
            },
            "RC0R": {
              "CP0": {
                "bit": 0,
                "description": "Receive Compare Data 0",
                "width": 16
              }
            },
            "RC1R": {
              "CP1": {
                "bit": 0,
                "description": "Receive Compare Data 1",
                "width": 16
              }
            },
            "SR": {
              "TXRDY": {
                "bit": 0,
                "description": "Transmit Ready"
              },
              "TXEMPTY": {
                "bit": 1,
                "description": "Transmit Empty"
              },
              "RXRDY": {
                "bit": 4,
                "description": "Receive Ready"
              },
              "OVRUN": {
                "bit": 5,
                "description": "Receive Overrun"
              },
              "CP0": {
                "bit": 8,
                "description": "Compare 0"
              },
              "CP1": {
                "bit": 9,
                "description": "Compare 1"
              },
              "TXSYN": {
                "bit": 10,
                "description": "Transmit Sync"
              },
              "RXSYN": {
                "bit": 11,
                "description": "Receive Sync"
              },
              "TXEN": {
                "bit": 16,
                "description": "Transmit Enable"
              },
              "RXEN": {
                "bit": 17,
                "description": "Receive Enable"
              }
            },
            "IER": {
              "TXRDY": {
                "bit": 0,
                "description": "Transmit Ready Interrupt Enable"
              },
              "TXEMPTY": {
                "bit": 1,
                "description": "Transmit Empty Interrupt Enable"
              },
              "RXRDY": {
                "bit": 4,
                "description": "Receive Ready Interrupt Enable"
              },
              "OVRUN": {
                "bit": 5,
                "description": "Receive Overrun Interrupt Enable"
              },
              "CP0": {
                "bit": 8,
                "description": "Compare 0 Interrupt Enable"
              },
              "CP1": {
                "bit": 9,
                "description": "Compare 1 Interrupt Enable"
              },
              "TXSYN": {
                "bit": 10,
                "description": "Tx Sync Interrupt Enable"
              },
              "RXSYN": {
                "bit": 11,
                "description": "Rx Sync Interrupt Enable"
              }
            },
            "IDR": {
              "TXRDY": {
                "bit": 0,
                "description": "Transmit Ready Interrupt Disable"
              },
              "TXEMPTY": {
                "bit": 1,
                "description": "Transmit Empty Interrupt Disable"
              },
              "RXRDY": {
                "bit": 4,
                "description": "Receive Ready Interrupt Disable"
              },
              "OVRUN": {
                "bit": 5,
                "description": "Receive Overrun Interrupt Disable"
              },
              "CP0": {
                "bit": 8,
                "description": "Compare 0 Interrupt Disable"
              },
              "CP1": {
                "bit": 9,
                "description": "Compare 1 Interrupt Disable"
              },
              "TXSYN": {
                "bit": 10,
                "description": "Tx Sync Interrupt Enable"
              },
              "RXSYN": {
                "bit": 11,
                "description": "Rx Sync Interrupt Enable"
              }
            },
            "IMR": {
              "TXRDY": {
                "bit": 0,
                "description": "Transmit Ready Interrupt Mask"
              },
              "TXEMPTY": {
                "bit": 1,
                "description": "Transmit Empty Interrupt Mask"
              },
              "RXRDY": {
                "bit": 4,
                "description": "Receive Ready Interrupt Mask"
              },
              "OVRUN": {
                "bit": 5,
                "description": "Receive Overrun Interrupt Mask"
              },
              "CP0": {
                "bit": 8,
                "description": "Compare 0 Interrupt Mask"
              },
              "CP1": {
                "bit": 9,
                "description": "Compare 1 Interrupt Mask"
              },
              "TXSYN": {
                "bit": 10,
                "description": "Tx Sync Interrupt Mask"
              },
              "RXSYN": {
                "bit": 11,
                "description": "Rx Sync Interrupt Mask"
              }
            },
            "WPMR": {
              "WPEN": {
                "bit": 0,
                "description": "Write Protect Enable"
              },
              "WPKEY": {
                "bit": 8,
                "description": "Write Protect KEY",
                "width": 24
              }
            }
          }
        },
        "CAN": {
          "instances": [
            {
              "name": "CAN0",
              "base": "0xF000C000",
              "irq": 40
            },
            {
              "name": "CAN1",
              "base": "0xF8010000",
              "irq": 41
            }
          ],
          "registers": {
            "MR": {
              "offset": "0x00",
              "size": 32,
              "description": "Mode Register"
            },
            "IER": {
              "offset": "0x04",
              "size": 32,
              "description": "Interrupt Enable Register"
            },
            "IDR": {
              "offset": "0x08",
              "size": 32,
              "description": "Interrupt Disable Register"
            },
            "IMR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Interrupt Mask Register"
            },
            "SR": {
              "offset": "0x10",
              "size": 32,
              "description": "Status Register"
            },
            "BR": {
              "offset": "0x14",
              "size": 32,
              "description": "Baudrate Register"
            },
            "TIM": {
              "offset": "0x18",
              "size": 32,
              "description": "Timer Register"
            },
            "TIMESTP": {
              "offset": "0x1C",
              "size": 32,
              "description": "Timestamp Register"
            },
            "ECR": {
              "offset": "0x20",
              "size": 32,
              "description": "Error Counter Register"
            },
            "TCR": {
              "offset": "0x24",
              "size": 32,
              "description": "Transfer Command Register"
            },
            "ACR": {
              "offset": "0x28",
              "size": 32,
              "description": "Abort Command Register"
            },
            "WPMR": {
              "offset": "0xE4",
              "size": 32,
              "description": "Write Protect Mode Register"
            },
            "WPSR": {
              "offset": "0xE8",
              "size": 32,
              "description": "Write Protect Status Register"
            },
            "MMR0": {
              "offset": "0x200",
              "size": 32,
              "description": "Mailbox Mode Register (MB = 0)"
            },
            "MAM0": {
              "offset": "0x204",
              "size": 32,
              "description": "Mailbox Acceptance Mask Register (MB = 0)"
            },
            "MID0": {
              "offset": "0x208",
              "size": 32,
              "description": "Mailbox ID Register (MB = 0)"
            },
            "MFID0": {
              "offset": "0x20C",
              "size": 32,
              "description": "Mailbox Family ID Register (MB = 0)"
            },
            "MSR0": {
              "offset": "0x210",
              "size": 32,
              "description": "Mailbox Status Register (MB = 0)"
            },
            "MDL0": {
              "offset": "0x214",
              "size": 32,
              "description": "Mailbox Data Low Register (MB = 0)"
            },
            "MDH0": {
              "offset": "0x218",
              "size": 32,
              "description": "Mailbox Data High Register (MB = 0)"
            },
            "MCR0": {
              "offset": "0x21C",
              "size": 32,
              "description": "Mailbox Control Register (MB = 0)"
            },
            "MMR1": {
              "offset": "0x220",
              "size": 32,
              "description": "Mailbox Mode Register (MB = 1)"
            },
            "MAM1": {
              "offset": "0x224",
              "size": 32,
              "description": "Mailbox Acceptance Mask Register (MB = 1)"
            },
            "MID1": {
              "offset": "0x228",
              "size": 32,
              "description": "Mailbox ID Register (MB = 1)"
            },
            "MFID1": {
              "offset": "0x22C",
              "size": 32,
              "description": "Mailbox Family ID Register (MB = 1)"
            },
            "MSR1": {
              "offset": "0x230",
              "size": 32,
              "description": "Mailbox Status Register (MB = 1)"
            },
            "MDL1": {
              "offset": "0x234",
              "size": 32,
              "description": "Mailbox Data Low Register (MB = 1)"
            },
            "MDH1": {
              "offset": "0x238",
              "size": 32,
              "description": "Mailbox Data High Register (MB = 1)"
            },
            "MCR1": {
              "offset": "0x23C",
              "size": 32,
              "description": "Mailbox Control Register (MB = 1)"
            },
            "MMR2": {
              "offset": "0x240",
              "size": 32,
              "description": "Mailbox Mode Register (MB = 2)"
            },
            "MAM2": {
              "offset": "0x244",
              "size": 32,
              "description": "Mailbox Acceptance Mask Register (MB = 2)"
            },
            "MID2": {
              "offset": "0x248",
              "size": 32,
              "description": "Mailbox ID Register (MB = 2)"
            },
            "MFID2": {
              "offset": "0x24C",
              "size": 32,
              "description": "Mailbox Family ID Register (MB = 2)"
            },
            "MSR2": {
              "offset": "0x250",
              "size": 32,
              "description": "Mailbox Status Register (MB = 2)"
            },
            "MDL2": {
              "offset": "0x254",
              "size": 32,
              "description": "Mailbox Data Low Register (MB = 2)"
            },
            "MDH2": {
              "offset": "0x258",
              "size": 32,
              "description": "Mailbox Data High Register (MB = 2)"
            },
            "MCR2": {
              "offset": "0x25C",
              "size": 32,
              "description": "Mailbox Control Register (MB = 2)"
            },
            "MMR3": {
              "offset": "0x260",
              "size": 32,
              "description": "Mailbox Mode Register (MB = 3)"
            },
            "MAM3": {
              "offset": "0x264",
              "size": 32,
              "description": "Mailbox Acceptance Mask Register (MB = 3)"
            },
            "MID3": {
              "offset": "0x268",
              "size": 32,
              "description": "Mailbox ID Register (MB = 3)"
            },
            "MFID3": {
              "offset": "0x26C",
              "size": 32,
              "description": "Mailbox Family ID Register (MB = 3)"
            },
            "MSR3": {
              "offset": "0x270",
              "size": 32,
              "description": "Mailbox Status Register (MB = 3)"
            },
            "MDL3": {
              "offset": "0x274",
              "size": 32,
              "description": "Mailbox Data Low Register (MB = 3)"
            },
            "MDH3": {
              "offset": "0x278",
              "size": 32,
              "description": "Mailbox Data High Register (MB = 3)"
            },
            "MCR3": {
              "offset": "0x27C",
              "size": 32,
              "description": "Mailbox Control Register (MB = 3)"
            },
            "MMR4": {
              "offset": "0x280",
              "size": 32,
              "description": "Mailbox Mode Register (MB = 4)"
            },
            "MAM4": {
              "offset": "0x284",
              "size": 32,
              "description": "Mailbox Acceptance Mask Register (MB = 4)"
            },
            "MID4": {
              "offset": "0x288",
              "size": 32,
              "description": "Mailbox ID Register (MB = 4)"
            },
            "MFID4": {
              "offset": "0x28C",
              "size": 32,
              "description": "Mailbox Family ID Register (MB = 4)"
            },
            "MSR4": {
              "offset": "0x290",
              "size": 32,
              "description": "Mailbox Status Register (MB = 4)"
            },
            "MDL4": {
              "offset": "0x294",
              "size": 32,
              "description": "Mailbox Data Low Register (MB = 4)"
            },
            "MDH4": {
              "offset": "0x298",
              "size": 32,
              "description": "Mailbox Data High Register (MB = 4)"
            },
            "MCR4": {
              "offset": "0x29C",
              "size": 32,
              "description": "Mailbox Control Register (MB = 4)"
            },
            "MMR5": {
              "offset": "0x2A0",
              "size": 32,
              "description": "Mailbox Mode Register (MB = 5)"
            },
            "MAM5": {
              "offset": "0x2A4",
              "size": 32,
              "description": "Mailbox Acceptance Mask Register (MB = 5)"
            },
            "MID5": {
              "offset": "0x2A8",
              "size": 32,
              "description": "Mailbox ID Register (MB = 5)"
            },
            "MFID5": {
              "offset": "0x2AC",
              "size": 32,
              "description": "Mailbox Family ID Register (MB = 5)"
            },
            "MSR5": {
              "offset": "0x2B0",
              "size": 32,
              "description": "Mailbox Status Register (MB = 5)"
            },
            "MDL5": {
              "offset": "0x2B4",
              "size": 32,
              "description": "Mailbox Data Low Register (MB = 5)"
            },
            "MDH5": {
              "offset": "0x2B8",
              "size": 32,
              "description": "Mailbox Data High Register (MB = 5)"
            },
            "MCR5": {
              "offset": "0x2BC",
              "size": 32,
              "description": "Mailbox Control Register (MB = 5)"
            },
            "MMR6": {
              "offset": "0x2C0",
              "size": 32,
              "description": "Mailbox Mode Register (MB = 6)"
            },
            "MAM6": {
              "offset": "0x2C4",
              "size": 32,
              "description": "Mailbox Acceptance Mask Register (MB = 6)"
            },
            "MID6": {
              "offset": "0x2C8",
              "size": 32,
              "description": "Mailbox ID Register (MB = 6)"
            },
            "MFID6": {
              "offset": "0x2CC",
              "size": 32,
              "description": "Mailbox Family ID Register (MB = 6)"
            },
            "MSR6": {
              "offset": "0x2D0",
              "size": 32,
              "description": "Mailbox Status Register (MB = 6)"
            },
            "MDL6": {
              "offset": "0x2D4",
              "size": 32,
              "description": "Mailbox Data Low Register (MB = 6)"
            },
            "MDH6": {
              "offset": "0x2D8",
              "size": 32,
              "description": "Mailbox Data High Register (MB = 6)"
            },
            "MCR6": {
              "offset": "0x2DC",
              "size": 32,
              "description": "Mailbox Control Register (MB = 6)"
            },
            "MMR7": {
              "offset": "0x2E0",
              "size": 32,
              "description": "Mailbox Mode Register (MB = 7)"
            },
            "MAM7": {
              "offset": "0x2E4",
              "size": 32,
              "description": "Mailbox Acceptance Mask Register (MB = 7)"
            },
            "MID7": {
              "offset": "0x2E8",
              "size": 32,
              "description": "Mailbox ID Register (MB = 7)"
            },
            "MFID7": {
              "offset": "0x2EC",
              "size": 32,
              "description": "Mailbox Family ID Register (MB = 7)"
            },
            "MSR7": {
              "offset": "0x2F0",
              "size": 32,
              "description": "Mailbox Status Register (MB = 7)"
            },
            "MDL7": {
              "offset": "0x2F4",
              "size": 32,
              "description": "Mailbox Data Low Register (MB = 7)"
            },
            "MDH7": {
              "offset": "0x2F8",
              "size": 32,
              "description": "Mailbox Data High Register (MB = 7)"
            },
            "MCR7": {
              "offset": "0x2FC",
              "size": 32,
              "description": "Mailbox Control Register (MB = 7)"
            }
          },
          "bits": {
            "MR": {
              "CANEN": {
                "bit": 0,
                "description": "CAN Controller Enable"
              },
              "LPM": {
                "bit": 1,
                "description": "Disable/Enable Low Power Mode"
              },
              "ABM": {
                "bit": 2,
                "description": "Disable/Enable Autobaud/Listen mode"
              },
              "OVL": {
                "bit": 3,
                "description": "Disable/Enable Overload Frame"
              },
              "TEOF": {
                "bit": 4,
                "description": "Timestamp messages at each end of Frame"
              },
              "TTM": {
                "bit": 5,
                "description": "Disable/Enable Time Triggered Mode"
              },
              "TIMFRZ": {
                "bit": 6,
                "description": "Enable Timer Freeze"
              },
              "DRPT": {
                "bit": 7,
                "description": "Disable Repeat"
              }
            },
            "IER": {
              "MB0": {
                "bit": 0,
                "description": "Mailbox 0 Interrupt Enable"
              },
              "MB1": {
                "bit": 1,
                "description": "Mailbox 1 Interrupt Enable"
              },
              "MB2": {
                "bit": 2,
                "description": "Mailbox 2 Interrupt Enable"
              },
              "MB3": {
                "bit": 3,
                "description": "Mailbox 3 Interrupt Enable"
              },
              "MB4": {
                "bit": 4,
                "description": "Mailbox 4 Interrupt Enable"
              },
              "MB5": {
                "bit": 5,
                "description": "Mailbox 5 Interrupt Enable"
              },
              "MB6": {
                "bit": 6,
                "description": "Mailbox 6 Interrupt Enable"
              },
              "MB7": {
                "bit": 7,
                "description": "Mailbox 7 Interrupt Enable"
              },
              "ERRA": {
                "bit": 16,
                "description": "Error Active Mode Interrupt Enable"
              },
              "WARN": {
                "bit": 17,
                "description": "Warning Limit Interrupt Enable"
              },
              "ERRP": {
                "bit": 18,
                "description": "Error Passive Mode Interrupt Enable"
              },
              "BOFF": {
                "bit": 19,
                "description": "Bus Off Mode Interrupt Enable"
              },
              "SLEEP": {
                "bit": 20,
                "description": "Sleep Interrupt Enable"
              },
              "WAKEUP": {
                "bit": 21,
                "description": "Wakeup Interrupt Enable"
              },
              "TOVF": {
                "bit": 22,
                "description": "Timer Overflow Interrupt Enable"
              },
              "TSTP": {
                "bit": 23,
                "description": "TimeStamp Interrupt Enable"
              },
              "CERR": {
                "bit": 24,
                "description": "CRC Error Interrupt Enable"
              },
              "SERR": {
                "bit": 25,
                "description": "Stuffing Error Interrupt Enable"
              },
              "AERR": {
                "bit": 26,
                "description": "Acknowledgment Error Interrupt Enable"
              },
              "FERR": {
                "bit": 27,
                "description": "Form Error Interrupt Enable"
              },
              "BERR": {
                "bit": 28,
                "description": "Bit Error Interrupt Enable"
              }
            },
            "IDR": {
              "MB0": {
                "bit": 0,
                "description": "Mailbox 0 Interrupt Disable"
              },
              "MB1": {
                "bit": 1,
                "description": "Mailbox 1 Interrupt Disable"
              },
              "MB2": {
                "bit": 2,
                "description": "Mailbox 2 Interrupt Disable"
              },
              "MB3": {
                "bit": 3,
                "description": "Mailbox 3 Interrupt Disable"
              },
              "MB4": {
                "bit": 4,
                "description": "Mailbox 4 Interrupt Disable"
              },
              "MB5": {
                "bit": 5,
                "description": "Mailbox 5 Interrupt Disable"
              },
              "MB6": {
                "bit": 6,
                "description": "Mailbox 6 Interrupt Disable"
              },
              "MB7": {
                "bit": 7,
                "description": "Mailbox 7 Interrupt Disable"
              },
              "ERRA": {
                "bit": 16,
                "description": "Error Active Mode Interrupt Disable"
              },
              "WARN": {
                "bit": 17,
                "description": "Warning Limit Interrupt Disable"
              },
              "ERRP": {
                "bit": 18,
                "description": "Error Passive Mode Interrupt Disable"
              },
              "BOFF": {
                "bit": 19,
                "description": "Bus Off Mode Interrupt Disable"
              },
              "SLEEP": {
                "bit": 20,
                "description": "Sleep Interrupt Disable"
              },
              "WAKEUP": {
                "bit": 21,
                "description": "Wakeup Interrupt Disable"
              },
              "TOVF": {
                "bit": 22,
                "description": "Timer Overflow Interrupt"
              },
              "TSTP": {
                "bit": 23,
                "description": "TimeStamp Interrupt Disable"
              },
              "CERR": {
                "bit": 24,
                "description": "CRC Error Interrupt Disable"
              },
              "SERR": {
                "bit": 25,
                "description": "Stuffing Error Interrupt Disable"
              },
              "AERR": {
                "bit": 26,
                "description": "Acknowledgment Error Interrupt Disable"
              },
              "FERR": {
                "bit": 27,
                "description": "Form Error Interrupt Disable"
              },
              "BERR": {
                "bit": 28,
                "description": "Bit Error Interrupt Disable"
              }
            },
            "IMR": {
              "MB0": {
                "bit": 0,
                "description": "Mailbox 0 Interrupt Mask"
              },
              "MB1": {
                "bit": 1,
                "description": "Mailbox 1 Interrupt Mask"
              },
              "MB2": {
                "bit": 2,
                "description": "Mailbox 2 Interrupt Mask"
              },
              "MB3": {
                "bit": 3,
                "description": "Mailbox 3 Interrupt Mask"
              },
              "MB4": {
                "bit": 4,
                "description": "Mailbox 4 Interrupt Mask"
              },
              "MB5": {
                "bit": 5,
                "description": "Mailbox 5 Interrupt Mask"
              },
              "MB6": {
                "bit": 6,
                "description": "Mailbox 6 Interrupt Mask"
              },
              "MB7": {
                "bit": 7,
                "description": "Mailbox 7 Interrupt Mask"
              },
              "ERRA": {
                "bit": 16,
                "description": "Error Active Mode Interrupt Mask"
              },
              "WARN": {
                "bit": 17,
                "description": "Warning Limit Interrupt Mask"
              },
              "ERRP": {
                "bit": 18,
                "description": "Error Passive Mode Interrupt Mask"
              },
              "BOFF": {
                "bit": 19,
                "description": "Bus Off Mode Interrupt Mask"
              },
              "SLEEP": {
                "bit": 20,
                "description": "Sleep Interrupt Mask"
              },
              "WAKEUP": {
                "bit": 21,
                "description": "Wakeup Interrupt Mask"
              },
              "TOVF": {
                "bit": 22,
                "description": "Timer Overflow Interrupt Mask"
              },
              "TSTP": {
                "bit": 23,
                "description": "Timestamp Interrupt Mask"
              },
              "CERR": {
                "bit": 24,
                "description": "CRC Error Interrupt Mask"
              },
              "SERR": {
                "bit": 25,
                "description": "Stuffing Error Interrupt Mask"
              },
              "AERR": {
                "bit": 26,
                "description": "Acknowledgment Error Interrupt Mask"
              },
              "FERR": {
                "bit": 27,
                "description": "Form Error Interrupt Mask"
              },
              "BERR": {
                "bit": 28,
                "description": "Bit Error Interrupt Mask"
              }
            },
            "SR": {
              "MB0": {
                "bit": 0,
                "description": "Mailbox 0 Event"
              },
              "MB1": {
                "bit": 1,
                "description": "Mailbox 1 Event"
              },
              "MB2": {
                "bit": 2,
                "description": "Mailbox 2 Event"
              },
              "MB3": {
                "bit": 3,
                "description": "Mailbox 3 Event"
              },
              "MB4": {
                "bit": 4,
                "description": "Mailbox 4 Event"
              },
              "MB5": {
                "bit": 5,
                "description": "Mailbox 5 Event"
              },
              "MB6": {
                "bit": 6,
                "description": "Mailbox 6 Event"
              },
              "MB7": {
                "bit": 7,
                "description": "Mailbox 7 Event"
              },
              "ERRA": {
                "bit": 16,
                "description": "Error Active Mode"
              },
              "WARN": {
                "bit": 17,
                "description": "Warning Limit"
              },
              "ERRP": {
                "bit": 18,
                "description": "Error Passive Mode"
              },
              "BOFF": {
                "bit": 19,
                "description": "Bus Off Mode"
              },
              "SLEEP": {
                "bit": 20,
                "description": "CAN controller in Low power Mode"
              },
              "WAKEUP": {
                "bit": 21,
                "description": "CAN controller is not in Low power Mode"
              },
              "TOVF": {
                "bit": 22,
                "description": "Timer Overflow"
              },
              "TSTP": {
                "bit": 23,
                "description": "TSTP"
              },
              "CERR": {
                "bit": 24,
                "description": "Mailbox CRC Error"
              },
              "SERR": {
                "bit": 25,
                "description": "Mailbox Stuffing Error"
              },
              "AERR": {
                "bit": 26,
                "description": "Acknowledgment Error"
              },
              "FERR": {
                "bit": 27,
                "description": "Form Error"
              },
              "BERR": {
                "bit": 28,
                "description": "Bit Error"
              },
              "RBSY": {
                "bit": 29,
                "description": "Receiver busy"
              },
              "TBSY": {
                "bit": 30,
                "description": "Transmitter busy"
              },
              "OVLSY": {
                "bit": 31,
                "description": "Overload busy"
              }
            },
            "BR": {
              "PHASE2": {
                "bit": 0,
                "description": "Phase 2 segment",
                "width": 3
              },
              "PHASE1": {
                "bit": 4,
                "description": "Phase 1 segment",
                "width": 3
              },
              "PROPAG": {
                "bit": 8,
                "description": "Programming time segment",
                "width": 3
              },
              "SJW": {
                "bit": 12,
                "description": "Re-synchronization jump width",
                "width": 2
              },
              "BRP": {
                "bit": 16,
                "description": "Baudrate Prescaler.",
                "width": 7
              },
              "SMP": {
                "bit": 24,
                "description": "Sampling Mode"
              }
            },
            "TIM": {
              "TIMER": {
                "bit": 0,
                "description": "Timer",
                "width": 16
              }
            },
            "TIMESTP": {
              "MTIMESTAMP": {
                "bit": 0,
                "description": "Timestamp",
                "width": 16
              }
            },
            "ECR": {
              "REC": {
                "bit": 0,
                "description": "Receive Error Counter",
                "width": 8
              },
              "TEC": {
                "bit": 16,
                "description": "Transmit Error Counter",
                "width": 9
              }
            },
            "TCR": {
              "MB0": {
                "bit": 0,
                "description": "Transfer Request for Mailbox 0"
              },
              "MB1": {
                "bit": 1,
                "description": "Transfer Request for Mailbox 1"
              },
              "MB2": {
                "bit": 2,
                "description": "Transfer Request for Mailbox 2"
              },
              "MB3": {
                "bit": 3,
                "description": "Transfer Request for Mailbox 3"
              },
              "MB4": {
                "bit": 4,
                "description": "Transfer Request for Mailbox 4"
              },
              "MB5": {
                "bit": 5,
                "description": "Transfer Request for Mailbox 5"
              },
              "MB6": {
                "bit": 6,
                "description": "Transfer Request for Mailbox 6"
              },
              "MB7": {
                "bit": 7,
                "description": "Transfer Request for Mailbox 7"
              },
              "TIMRST": {
                "bit": 31,
                "description": "Timer Reset"
              }
            },
            "ACR": {
              "MB0": {
                "bit": 0,
                "description": "Abort Request for Mailbox 0"
              },
              "MB1": {
                "bit": 1,
                "description": "Abort Request for Mailbox 1"
              },
              "MB2": {
                "bit": 2,
                "description": "Abort Request for Mailbox 2"
              },
              "MB3": {
                "bit": 3,
                "description": "Abort Request for Mailbox 3"
              },
              "MB4": {
                "bit": 4,
                "description": "Abort Request for Mailbox 4"
              },
              "MB5": {
                "bit": 5,
                "description": "Abort Request for Mailbox 5"
              },
              "MB6": {
                "bit": 6,
                "description": "Abort Request for Mailbox 6"
              },
              "MB7": {
                "bit": 7,
                "description": "Abort Request for Mailbox 7"
              }
            },
            "WPMR": {
              "WPEN": {
                "bit": 0,
                "description": "Write Protection Enable"
              },
              "WPKEY": {
                "bit": 8,
                "description": "SPI Write Protection Key Password",
                "width": 24
              }
            },
            "WPSR": {
              "WPVS": {
                "bit": 0,
                "description": "Write Protection Violation Status"
              },
              "WPVSRC": {
                "bit": 8,
                "description": "Write Protection Violation Source",
                "width": 8
              }
            },
            "MMR0": {
              "MTIMEMARK": {
                "bit": 0,
                "description": "Mailbox Timemark",
                "width": 16
              },
              "PRIOR": {
                "bit": 16,
                "description": "Mailbox Priority",
                "width": 4
              },
              "MOT": {
                "bit": 24,
                "description": "Mailbox Object Type",
                "width": 3
              }
            },
            "MAM0": {
              "MIDvB": {
                "bit": 0,
                "description": "Complementary bits for identifier in extended frame mode",
                "width": 18
              },
              "MIDvA": {
                "bit": 18,
                "description": "Identifier for standard frame mode",
                "width": 11
              },
              "MIDE": {
                "bit": 29,
                "description": "Identifier Version"
              }
            },
            "MID0": {
              "MIDvB": {
                "bit": 0,
                "description": "Complementary bits for identifier in extended frame mode",
                "width": 18
              },
              "MIDvA": {
                "bit": 18,
                "description": "Identifier for standard frame mode",
                "width": 11
              },
              "MIDE": {
                "bit": 29,
                "description": "Identifier Version"
              }
            },
            "MFID0": {
              "MFID": {
                "bit": 0,
                "description": "Family ID",
                "width": 29
              }
            },
            "MSR0": {
              "MTIMESTAMP": {
                "bit": 0,
                "description": "Timer value",
                "width": 16
              },
              "MDLC": {
                "bit": 16,
                "description": "Mailbox Data Length Code",
                "width": 4
              },
              "MRTR": {
                "bit": 20,
                "description": "Mailbox Remote Transmission Request"
              },
              "MABT": {
                "bit": 22,
                "description": "Mailbox Message Abort"
              },
              "MRDY": {
                "bit": 23,
                "description": "Mailbox Ready"
              },
              "MMI": {
                "bit": 24,
                "description": "Mailbox Message Ignored"
              }
            },
            "MDL0": {
              "MDL": {
                "bit": 0,
                "description": "Message Data Low Value",
                "width": 32
              }
            },
            "MDH0": {
              "MDH": {
                "bit": 0,
                "description": "Message Data High Value",
                "width": 32
              }
            },
            "MCR0": {
              "MDLC": {
                "bit": 16,
                "description": "Mailbox Data Length Code",
                "width": 4
              },
              "MRTR": {
                "bit": 20,
                "description": "Mailbox Remote Transmission Request"
              },
              "MACR": {
                "bit": 22,
                "description": "Abort Request for Mailbox x"
              },
              "MTCR": {
                "bit": 23,
                "description": "Mailbox Transfer Command"
              }
            },
            "MMR1": {
              "MTIMEMARK": {
                "bit": 0,
                "description": "Mailbox Timemark",
                "width": 16
              },
              "PRIOR": {
                "bit": 16,
                "description": "Mailbox Priority",
                "width": 4
              },
              "MOT": {
                "bit": 24,
                "description": "Mailbox Object Type",
                "width": 3
              }
            },
            "MAM1": {
              "MIDvB": {
                "bit": 0,
                "description": "Complementary bits for identifier in extended frame mode",
                "width": 18
              },
              "MIDvA": {
                "bit": 18,
                "description": "Identifier for standard frame mode",
                "width": 11
              },
              "MIDE": {
                "bit": 29,
                "description": "Identifier Version"
              }
            },
            "MID1": {
              "MIDvB": {
                "bit": 0,
                "description": "Complementary bits for identifier in extended frame mode",
                "width": 18
              },
              "MIDvA": {
                "bit": 18,
                "description": "Identifier for standard frame mode",
                "width": 11
              },
              "MIDE": {
                "bit": 29,
                "description": "Identifier Version"
              }
            },
            "MFID1": {
              "MFID": {
                "bit": 0,
                "description": "Family ID",
                "width": 29
              }
            },
            "MSR1": {
              "MTIMESTAMP": {
                "bit": 0,
                "description": "Timer value",
                "width": 16
              },
              "MDLC": {
                "bit": 16,
                "description": "Mailbox Data Length Code",
                "width": 4
              },
              "MRTR": {
                "bit": 20,
                "description": "Mailbox Remote Transmission Request"
              },
              "MABT": {
                "bit": 22,
                "description": "Mailbox Message Abort"
              },
              "MRDY": {
                "bit": 23,
                "description": "Mailbox Ready"
              },
              "MMI": {
                "bit": 24,
                "description": "Mailbox Message Ignored"
              }
            },
            "MDL1": {
              "MDL": {
                "bit": 0,
                "description": "Message Data Low Value",
                "width": 32
              }
            },
            "MDH1": {
              "MDH": {
                "bit": 0,
                "description": "Message Data High Value",
                "width": 32
              }
            },
            "MCR1": {
              "MDLC": {
                "bit": 16,
                "description": "Mailbox Data Length Code",
                "width": 4
              },
              "MRTR": {
                "bit": 20,
                "description": "Mailbox Remote Transmission Request"
              },
              "MACR": {
                "bit": 22,
                "description": "Abort Request for Mailbox x"
              },
              "MTCR": {
                "bit": 23,
                "description": "Mailbox Transfer Command"
              }
            },
            "MMR2": {
              "MTIMEMARK": {
                "bit": 0,
                "description": "Mailbox Timemark",
                "width": 16
              },
              "PRIOR": {
                "bit": 16,
                "description": "Mailbox Priority",
                "width": 4
              },
              "MOT": {
                "bit": 24,
                "description": "Mailbox Object Type",
                "width": 3
              }
            },
            "MAM2": {
              "MIDvB": {
                "bit": 0,
                "description": "Complementary bits for identifier in extended frame mode",
                "width": 18
              },
              "MIDvA": {
                "bit": 18,
                "description": "Identifier for standard frame mode",
                "width": 11
              },
              "MIDE": {
                "bit": 29,
                "description": "Identifier Version"
              }
            },
            "MID2": {
              "MIDvB": {
                "bit": 0,
                "description": "Complementary bits for identifier in extended frame mode",
                "width": 18
              },
              "MIDvA": {
                "bit": 18,
                "description": "Identifier for standard frame mode",
                "width": 11
              },
              "MIDE": {
                "bit": 29,
                "description": "Identifier Version"
              }
            },
            "MFID2": {
              "MFID": {
                "bit": 0,
                "description": "Family ID",
                "width": 29
              }
            },
            "MSR2": {
              "MTIMESTAMP": {
                "bit": 0,
                "description": "Timer value",
                "width": 16
              },
              "MDLC": {
                "bit": 16,
                "description": "Mailbox Data Length Code",
                "width": 4
              },
              "MRTR": {
                "bit": 20,
                "description": "Mailbox Remote Transmission Request"
              },
              "MABT": {
                "bit": 22,
                "description": "Mailbox Message Abort"
              },
              "MRDY": {
                "bit": 23,
                "description": "Mailbox Ready"
              },
              "MMI": {
                "bit": 24,
                "description": "Mailbox Message Ignored"
              }
            },
            "MDL2": {
              "MDL": {
                "bit": 0,
                "description": "Message Data Low Value",
                "width": 32
              }
            },
            "MDH2": {
              "MDH": {
                "bit": 0,
                "description": "Message Data High Value",
                "width": 32
              }
            },
            "MCR2": {
              "MDLC": {
                "bit": 16,
                "description": "Mailbox Data Length Code",
                "width": 4
              },
              "MRTR": {
                "bit": 20,
                "description": "Mailbox Remote Transmission Request"
              },
              "MACR": {
                "bit": 22,
                "description": "Abort Request for Mailbox x"
              },
              "MTCR": {
                "bit": 23,
                "description": "Mailbox Transfer Command"
              }
            },
            "MMR3": {
              "MTIMEMARK": {
                "bit": 0,
                "description": "Mailbox Timemark",
                "width": 16
              },
              "PRIOR": {
                "bit": 16,
                "description": "Mailbox Priority",
                "width": 4
              },
              "MOT": {
                "bit": 24,
                "description": "Mailbox Object Type",
                "width": 3
              }
            },
            "MAM3": {
              "MIDvB": {
                "bit": 0,
                "description": "Complementary bits for identifier in extended frame mode",
                "width": 18
              },
              "MIDvA": {
                "bit": 18,
                "description": "Identifier for standard frame mode",
                "width": 11
              },
              "MIDE": {
                "bit": 29,
                "description": "Identifier Version"
              }
            },
            "MID3": {
              "MIDvB": {
                "bit": 0,
                "description": "Complementary bits for identifier in extended frame mode",
                "width": 18
              },
              "MIDvA": {
                "bit": 18,
                "description": "Identifier for standard frame mode",
                "width": 11
              },
              "MIDE": {
                "bit": 29,
                "description": "Identifier Version"
              }
            },
            "MFID3": {
              "MFID": {
                "bit": 0,
                "description": "Family ID",
                "width": 29
              }
            },
            "MSR3": {
              "MTIMESTAMP": {
                "bit": 0,
                "description": "Timer value",
                "width": 16
              },
              "MDLC": {
                "bit": 16,
                "description": "Mailbox Data Length Code",
                "width": 4
              },
              "MRTR": {
                "bit": 20,
                "description": "Mailbox Remote Transmission Request"
              },
              "MABT": {
                "bit": 22,
                "description": "Mailbox Message Abort"
              },
              "MRDY": {
                "bit": 23,
                "description": "Mailbox Ready"
              },
              "MMI": {
                "bit": 24,
                "description": "Mailbox Message Ignored"
              }
            },
            "MDL3": {
              "MDL": {
                "bit": 0,
                "description": "Message Data Low Value",
                "width": 32
              }
            },
            "MDH3": {
              "MDH": {
                "bit": 0,
                "description": "Message Data High Value",
                "width": 32
              }
            },
            "MCR3": {
              "MDLC": {
                "bit": 16,
                "description": "Mailbox Data Length Code",
                "width": 4
              },
              "MRTR": {
                "bit": 20,
                "description": "Mailbox Remote Transmission Request"
              },
              "MACR": {
                "bit": 22,
                "description": "Abort Request for Mailbox x"
              },
              "MTCR": {
                "bit": 23,
                "description": "Mailbox Transfer Command"
              }
            },
            "MMR4": {
              "MTIMEMARK": {
                "bit": 0,
                "description": "Mailbox Timemark",
                "width": 16
              },
              "PRIOR": {
                "bit": 16,
                "description": "Mailbox Priority",
                "width": 4
              },
              "MOT": {
                "bit": 24,
                "description": "Mailbox Object Type",
                "width": 3
              }
            },
            "MAM4": {
              "MIDvB": {
                "bit": 0,
                "description": "Complementary bits for identifier in extended frame mode",
                "width": 18
              },
              "MIDvA": {
                "bit": 18,
                "description": "Identifier for standard frame mode",
                "width": 11
              },
              "MIDE": {
                "bit": 29,
                "description": "Identifier Version"
              }
            },
            "MID4": {
              "MIDvB": {
                "bit": 0,
                "description": "Complementary bits for identifier in extended frame mode",
                "width": 18
              },
              "MIDvA": {
                "bit": 18,
                "description": "Identifier for standard frame mode",
                "width": 11
              },
              "MIDE": {
                "bit": 29,
                "description": "Identifier Version"
              }
            },
            "MFID4": {
              "MFID": {
                "bit": 0,
                "description": "Family ID",
                "width": 29
              }
            },
            "MSR4": {
              "MTIMESTAMP": {
                "bit": 0,
                "description": "Timer value",
                "width": 16
              },
              "MDLC": {
                "bit": 16,
                "description": "Mailbox Data Length Code",
                "width": 4
              },
              "MRTR": {
                "bit": 20,
                "description": "Mailbox Remote Transmission Request"
              },
              "MABT": {
                "bit": 22,
                "description": "Mailbox Message Abort"
              },
              "MRDY": {
                "bit": 23,
                "description": "Mailbox Ready"
              },
              "MMI": {
                "bit": 24,
                "description": "Mailbox Message Ignored"
              }
            },
            "MDL4": {
              "MDL": {
                "bit": 0,
                "description": "Message Data Low Value",
                "width": 32
              }
            },
            "MDH4": {
              "MDH": {
                "bit": 0,
                "description": "Message Data High Value",
                "width": 32
              }
            },
            "MCR4": {
              "MDLC": {
                "bit": 16,
                "description": "Mailbox Data Length Code",
                "width": 4
              },
              "MRTR": {
                "bit": 20,
                "description": "Mailbox Remote Transmission Request"
              },
              "MACR": {
                "bit": 22,
                "description": "Abort Request for Mailbox x"
              },
              "MTCR": {
                "bit": 23,
                "description": "Mailbox Transfer Command"
              }
            },
            "MMR5": {
              "MTIMEMARK": {
                "bit": 0,
                "description": "Mailbox Timemark",
                "width": 16
              },
              "PRIOR": {
                "bit": 16,
                "description": "Mailbox Priority",
                "width": 4
              },
              "MOT": {
                "bit": 24,
                "description": "Mailbox Object Type",
                "width": 3
              }
            },
            "MAM5": {
              "MIDvB": {
                "bit": 0,
                "description": "Complementary bits for identifier in extended frame mode",
                "width": 18
              },
              "MIDvA": {
                "bit": 18,
                "description": "Identifier for standard frame mode",
                "width": 11
              },
              "MIDE": {
                "bit": 29,
                "description": "Identifier Version"
              }
            },
            "MID5": {
              "MIDvB": {
                "bit": 0,
                "description": "Complementary bits for identifier in extended frame mode",
                "width": 18
              },
              "MIDvA": {
                "bit": 18,
                "description": "Identifier for standard frame mode",
                "width": 11
              },
              "MIDE": {
                "bit": 29,
                "description": "Identifier Version"
              }
            },
            "MFID5": {
              "MFID": {
                "bit": 0,
                "description": "Family ID",
                "width": 29
              }
            },
            "MSR5": {
              "MTIMESTAMP": {
                "bit": 0,
                "description": "Timer value",
                "width": 16
              },
              "MDLC": {
                "bit": 16,
                "description": "Mailbox Data Length Code",
                "width": 4
              },
              "MRTR": {
                "bit": 20,
                "description": "Mailbox Remote Transmission Request"
              },
              "MABT": {
                "bit": 22,
                "description": "Mailbox Message Abort"
              },
              "MRDY": {
                "bit": 23,
                "description": "Mailbox Ready"
              },
              "MMI": {
                "bit": 24,
                "description": "Mailbox Message Ignored"
              }
            },
            "MDL5": {
              "MDL": {
                "bit": 0,
                "description": "Message Data Low Value",
                "width": 32
              }
            },
            "MDH5": {
              "MDH": {
                "bit": 0,
                "description": "Message Data High Value",
                "width": 32
              }
            },
            "MCR5": {
              "MDLC": {
                "bit": 16,
                "description": "Mailbox Data Length Code",
                "width": 4
              },
              "MRTR": {
                "bit": 20,
                "description": "Mailbox Remote Transmission Request"
              },
              "MACR": {
                "bit": 22,
                "description": "Abort Request for Mailbox x"
              },
              "MTCR": {
                "bit": 23,
                "description": "Mailbox Transfer Command"
              }
            },
            "MMR6": {
              "MTIMEMARK": {
                "bit": 0,
                "description": "Mailbox Timemark",
                "width": 16
              },
              "PRIOR": {
                "bit": 16,
                "description": "Mailbox Priority",
                "width": 4
              },
              "MOT": {
                "bit": 24,
                "description": "Mailbox Object Type",
                "width": 3
              }
            },
            "MAM6": {
              "MIDvB": {
                "bit": 0,
                "description": "Complementary bits for identifier in extended frame mode",
                "width": 18
              },
              "MIDvA": {
                "bit": 18,
                "description": "Identifier for standard frame mode",
                "width": 11
              },
              "MIDE": {
                "bit": 29,
                "description": "Identifier Version"
              }
            },
            "MID6": {
              "MIDvB": {
                "bit": 0,
                "description": "Complementary bits for identifier in extended frame mode",
                "width": 18
              },
              "MIDvA": {
                "bit": 18,
                "description": "Identifier for standard frame mode",
                "width": 11
              },
              "MIDE": {
                "bit": 29,
                "description": "Identifier Version"
              }
            },
            "MFID6": {
              "MFID": {
                "bit": 0,
                "description": "Family ID",
                "width": 29
              }
            },
            "MSR6": {
              "MTIMESTAMP": {
                "bit": 0,
                "description": "Timer value",
                "width": 16
              },
              "MDLC": {
                "bit": 16,
                "description": "Mailbox Data Length Code",
                "width": 4
              },
              "MRTR": {
                "bit": 20,
                "description": "Mailbox Remote Transmission Request"
              },
              "MABT": {
                "bit": 22,
                "description": "Mailbox Message Abort"
              },
              "MRDY": {
                "bit": 23,
                "description": "Mailbox Ready"
              },
              "MMI": {
                "bit": 24,
                "description": "Mailbox Message Ignored"
              }
            },
            "MDL6": {
              "MDL": {
                "bit": 0,
                "description": "Message Data Low Value",
                "width": 32
              }
            },
            "MDH6": {
              "MDH": {
                "bit": 0,
                "description": "Message Data High Value",
                "width": 32
              }
            },
            "MCR6": {
              "MDLC": {
                "bit": 16,
                "description": "Mailbox Data Length Code",
                "width": 4
              },
              "MRTR": {
                "bit": 20,
                "description": "Mailbox Remote Transmission Request"
              },
              "MACR": {
                "bit": 22,
                "description": "Abort Request for Mailbox x"
              },
              "MTCR": {
                "bit": 23,
                "description": "Mailbox Transfer Command"
              }
            },
            "MMR7": {
              "MTIMEMARK": {
                "bit": 0,
                "description": "Mailbox Timemark",
                "width": 16
              },
              "PRIOR": {
                "bit": 16,
                "description": "Mailbox Priority",
                "width": 4
              },
              "MOT": {
                "bit": 24,
                "description": "Mailbox Object Type",
                "width": 3
              }
            },
            "MAM7": {
              "MIDvB": {
                "bit": 0,
                "description": "Complementary bits for identifier in extended frame mode",
                "width": 18
              },
              "MIDvA": {
                "bit": 18,
                "description": "Identifier for standard frame mode",
                "width": 11
              },
              "MIDE": {
                "bit": 29,
                "description": "Identifier Version"
              }
            },
            "MID7": {
              "MIDvB": {
                "bit": 0,
                "description": "Complementary bits for identifier in extended frame mode",
                "width": 18
              },
              "MIDvA": {
                "bit": 18,
                "description": "Identifier for standard frame mode",
                "width": 11
              },
              "MIDE": {
                "bit": 29,
                "description": "Identifier Version"
              }
            },
            "MFID7": {
              "MFID": {
                "bit": 0,
                "description": "Family ID",
                "width": 29
              }
            },
            "MSR7": {
              "MTIMESTAMP": {
                "bit": 0,
                "description": "Timer value",
                "width": 16
              },
              "MDLC": {
                "bit": 16,
                "description": "Mailbox Data Length Code",
                "width": 4
              },
              "MRTR": {
                "bit": 20,
                "description": "Mailbox Remote Transmission Request"
              },
              "MABT": {
                "bit": 22,
                "description": "Mailbox Message Abort"
              },
              "MRDY": {
                "bit": 23,
                "description": "Mailbox Ready"
              },
              "MMI": {
                "bit": 24,
                "description": "Mailbox Message Ignored"
              }
            },
            "MDL7": {
              "MDL": {
                "bit": 0,
                "description": "Message Data Low Value",
                "width": 32
              }
            },
            "MDH7": {
              "MDH": {
                "bit": 0,
                "description": "Message Data High Value",
                "width": 32
              }
            },
            "MCR7": {
              "MDLC": {
                "bit": 16,
                "description": "Mailbox Data Length Code",
                "width": 4
              },
              "MRTR": {
                "bit": 20,
                "description": "Mailbox Remote Transmission Request"
              },
              "MACR": {
                "bit": 22,
                "description": "Abort Request for Mailbox x"
              },
              "MTCR": {
                "bit": 23,
                "description": "Mailbox Transfer Command"
              }
            }
          }
        },
        "TIM": {
          "instances": [
            {
              "name": "TC0",
              "base": "0xF0010000",
              "irq": 26
            },
            {
              "name": "TC1",
              "base": "0xF8014000"
            },
            {
              "name": "PIT",
              "base": "0xFFFFFE30"
            }
          ],
          "registers": {
            "CCR0": {
              "offset": "0x00",
              "size": 32,
              "description": "Channel Control Register (channel = 0)"
            },
            "CMR0": {
              "offset": "0x04",
              "size": 32,
              "description": "Channel Mode Register (channel = 0)"
            },
            "CMR0_WAVE_EQ_1": {
              "offset": "0x04",
              "size": 32,
              "description": "Channel Mode Register (channel = 0)"
            },
            "SMMR0": {
              "offset": "0x08",
              "size": 32,
              "description": "Stepper Motor Mode Register (channel = 0)"
            },
            "RAB0": {
              "offset": "0x0C",
              "size": 32,
              "description": "Register AB (channel = 0)"
            },
            "CV0": {
              "offset": "0x10",
              "size": 32,
              "description": "Counter Value (channel = 0)"
            },
            "RA0": {
              "offset": "0x14",
              "size": 32,
              "description": "Register A (channel = 0)"
            },
            "RB0": {
              "offset": "0x18",
              "size": 32,
              "description": "Register B (channel = 0)"
            },
            "RC0": {
              "offset": "0x1C",
              "size": 32,
              "description": "Register C (channel = 0)"
            },
            "SR0": {
              "offset": "0x20",
              "size": 32,
              "description": "Status Register (channel = 0)"
            },
            "IER0": {
              "offset": "0x24",
              "size": 32,
              "description": "Interrupt Enable Register (channel = 0)"
            },
            "IDR0": {
              "offset": "0x28",
              "size": 32,
              "description": "Interrupt Disable Register (channel = 0)"
            },
            "IMR0": {
              "offset": "0x2C",
              "size": 32,
              "description": "Interrupt Mask Register (channel = 0)"
            },
            "CCR1": {
              "offset": "0x40",
              "size": 32,
              "description": "Channel Control Register (channel = 1)"
            },
            "CMR1": {
              "offset": "0x44",
              "size": 32,
              "description": "Channel Mode Register (channel = 1)"
            },
            "CMR1_WAVE_EQ_1": {
              "offset": "0x44",
              "size": 32,
              "description": "Channel Mode Register (channel = 1)"
            },
            "SMMR1": {
              "offset": "0x48",
              "size": 32,
              "description": "Stepper Motor Mode Register (channel = 1)"
            },
            "RAB1": {
              "offset": "0x4C",
              "size": 32,
              "description": "Register AB (channel = 1)"
            },
            "CV1": {
              "offset": "0x50",
              "size": 32,
              "description": "Counter Value (channel = 1)"
            },
            "RA1": {
              "offset": "0x54",
              "size": 32,
              "description": "Register A (channel = 1)"
            },
            "RB1": {
              "offset": "0x58",
              "size": 32,
              "description": "Register B (channel = 1)"
            },
            "RC1": {
              "offset": "0x5C",
              "size": 32,
              "description": "Register C (channel = 1)"
            },
            "SR1": {
              "offset": "0x60",
              "size": 32,
              "description": "Status Register (channel = 1)"
            },
            "IER1": {
              "offset": "0x64",
              "size": 32,
              "description": "Interrupt Enable Register (channel = 1)"
            },
            "IDR1": {
              "offset": "0x68",
              "size": 32,
              "description": "Interrupt Disable Register (channel = 1)"
            },
            "IMR1": {
              "offset": "0x6C",
              "size": 32,
              "description": "Interrupt Mask Register (channel = 1)"
            },
            "CCR2": {
              "offset": "0x80",
              "size": 32,
              "description": "Channel Control Register (channel = 2)"
            },
            "CMR2": {
              "offset": "0x84",
              "size": 32,
              "description": "Channel Mode Register (channel = 2)"
            },
            "CMR2_WAVE_EQ_1": {
              "offset": "0x84",
              "size": 32,
              "description": "Channel Mode Register (channel = 2)"
            },
            "SMMR2": {
              "offset": "0x88",
              "size": 32,
              "description": "Stepper Motor Mode Register (channel = 2)"
            },
            "RAB2": {
              "offset": "0x8C",
              "size": 32,
              "description": "Register AB (channel = 2)"
            },
            "CV2": {
              "offset": "0x90",
              "size": 32,
              "description": "Counter Value (channel = 2)"
            },
            "RA2": {
              "offset": "0x94",
              "size": 32,
              "description": "Register A (channel = 2)"
            },
            "RB2": {
              "offset": "0x98",
              "size": 32,
              "description": "Register B (channel = 2)"
            },
            "RC2": {
              "offset": "0x9C",
              "size": 32,
              "description": "Register C (channel = 2)"
            },
            "SR2": {
              "offset": "0xA0",
              "size": 32,
              "description": "Status Register (channel = 2)"
            },
            "IER2": {
              "offset": "0xA4",
              "size": 32,
              "description": "Interrupt Enable Register (channel = 2)"
            },
            "IDR2": {
              "offset": "0xA8",
              "size": 32,
              "description": "Interrupt Disable Register (channel = 2)"
            },
            "IMR2": {
              "offset": "0xAC",
              "size": 32,
              "description": "Interrupt Mask Register (channel = 2)"
            },
            "BCR": {
              "offset": "0xC0",
              "size": 32,
              "description": "Block Control Register"
            },
            "BMR": {
              "offset": "0xC4",
              "size": 32,
              "description": "Block Mode Register"
            },
            "QIER": {
              "offset": "0xC8",
              "size": 32,
              "description": "QDEC Interrupt Enable Register"
            },
            "QIDR": {
              "offset": "0xCC",
              "size": 32,
              "description": "QDEC Interrupt Disable Register"
            },
            "QIMR": {
              "offset": "0xD0",
              "size": 32,
              "description": "QDEC Interrupt Mask Register"
            },
            "QISR": {
              "offset": "0xD4",
              "size": 32,
              "description": "QDEC Interrupt Status Register"
            },
            "WPMR": {
              "offset": "0xE4",
              "size": 32,
              "description": "Write Protect Mode Register"
            }
          },
          "bits": {
            "CCR0": {
              "CLKEN": {
                "bit": 0,
                "description": "Counter Clock Enable Command"
              },
              "CLKDIS": {
                "bit": 1,
                "description": "Counter Clock Disable Command"
              },
              "SWTRG": {
                "bit": 2,
                "description": "Software Trigger Command"
              }
            },
            "CMR0": {
              "TCCLKS": {
                "bit": 0,
                "description": "Clock Selection",
                "width": 3
              },
              "CLKI": {
                "bit": 3,
                "description": "Clock Invert"
              },
              "BURST": {
                "bit": 4,
                "description": "Burst Signal Selection",
                "width": 2
              },
              "LDBSTOP": {
                "bit": 6,
                "description": "Counter Clock Stopped with RB Loading"
              },
              "LDBDIS": {
                "bit": 7,
                "description": "Counter Clock Disable with RB Loading"
              },
              "ETRGEDG": {
                "bit": 8,
                "description": "External Trigger Edge Selection",
                "width": 2
              },
              "ABETRG": {
                "bit": 10,
                "description": "TIOA or TIOB External Trigger Selection"
              },
              "CPCTRG": {
                "bit": 14,
                "description": "RC Compare Trigger Enable"
              },
              "WAVE": {
                "bit": 15,
                "description": "Waveform Mode"
              },
              "LDRA": {
                "bit": 16,
                "description": "RA Loading Edge Selection",
                "width": 2
              },
              "LDRB": {
                "bit": 18,
                "description": "RB Loading Edge Selection",
                "width": 2
              }
            },
            "CMR0_WAVE_EQ_1": {
              "TCCLKS": {
                "bit": 0,
                "description": "Clock Selection",
                "width": 3
              },
              "CLKI": {
                "bit": 3,
                "description": "Clock Invert"
              },
              "BURST": {
                "bit": 4,
                "description": "Burst Signal Selection",
                "width": 2
              },
              "CPCSTOP": {
                "bit": 6,
                "description": "Counter Clock Stopped with RC Compare"
              },
              "CPCDIS": {
                "bit": 7,
                "description": "Counter Clock Disable with RC Compare"
              },
              "EEVTEDG": {
                "bit": 8,
                "description": "External Event Edge Selection",
                "width": 2
              },
              "EEVT": {
                "bit": 10,
                "description": "External Event Selection",
                "width": 2
              },
              "ENETRG": {
                "bit": 12,
                "description": "External Event Trigger Enable"
              },
              "WAVSEL": {
                "bit": 13,
                "description": "Waveform Selection",
                "width": 2
              },
              "WAVE": {
                "bit": 15,
                "description": "Waveform Mode"
              },
              "ACPA": {
                "bit": 16,
                "description": "RA Compare Effect on TIOA",
                "width": 2
              },
              "ACPC": {
                "bit": 18,
                "description": "RC Compare Effect on TIOA",
                "width": 2
              },
              "AEEVT": {
                "bit": 20,
                "description": "External Event Effect on TIOA",
                "width": 2
              },
              "ASWTRG": {
                "bit": 22,
                "description": "Software Trigger Effect on TIOA",
                "width": 2
              },
              "BCPB": {
                "bit": 24,
                "description": "RB Compare Effect on TIOB",
                "width": 2
              },
              "BCPC": {
                "bit": 26,
                "description": "RC Compare Effect on TIOB",
                "width": 2
              },
              "BEEVT": {
                "bit": 28,
                "description": "External Event Effect on TIOB",
                "width": 2
              },
              "BSWTRG": {
                "bit": 30,
                "description": "Software Trigger Effect on TIOB",
                "width": 2
              }
            },
            "SMMR0": {
              "GCEN": {
                "bit": 0,
                "description": "Gray Count Enable"
              },
              "DOWN": {
                "bit": 1,
                "description": "DOWN Count"
              }
            },
            "RAB0": {
              "RAB": {
                "bit": 0,
                "description": "Register A or Register B",
                "width": 32
              }
            },
            "CV0": {
              "CV": {
                "bit": 0,
                "description": "Counter Value",
                "width": 32
              }
            },
            "RA0": {
              "RA": {
                "bit": 0,
                "description": "Register A",
                "width": 32
              }
            },
            "RB0": {
              "RB": {
                "bit": 0,
                "description": "Register B",
                "width": 32
              }
            },
            "RC0": {
              "RC": {
                "bit": 0,
                "description": "Register C",
                "width": 32
              }
            },
            "SR0": {
              "COVFS": {
                "bit": 0,
                "description": "Counter Overflow Status"
              },
              "LOVRS": {
                "bit": 1,
                "description": "Load Overrun Status"
              },
              "CPAS": {
                "bit": 2,
                "description": "RA Compare Status"
              },
              "CPBS": {
                "bit": 3,
                "description": "RB Compare Status"
              },
              "CPCS": {
                "bit": 4,
                "description": "RC Compare Status"
              },
              "LDRAS": {
                "bit": 5,
                "description": "RA Loading Status"
              },
              "LDRBS": {
                "bit": 6,
                "description": "RB Loading Status"
              },
              "ETRGS": {
                "bit": 7,
                "description": "External Trigger Status"
              },
              "CLKSTA": {
                "bit": 16,
                "description": "Clock Enabling Status"
              },
              "MTIOA": {
                "bit": 17,
                "description": "TIOA Mirror"
              },
              "MTIOB": {
                "bit": 18,
                "description": "TIOB Mirror"
              }
            },
            "IER0": {
              "COVFS": {
                "bit": 0,
                "description": "Counter Overflow"
              },
              "LOVRS": {
                "bit": 1,
                "description": "Load Overrun"
              },
              "CPAS": {
                "bit": 2,
                "description": "RA Compare"
              },
              "CPBS": {
                "bit": 3,
                "description": "RB Compare"
              },
              "CPCS": {
                "bit": 4,
                "description": "RC Compare"
              },
              "LDRAS": {
                "bit": 5,
                "description": "RA Loading"
              },
              "LDRBS": {
                "bit": 6,
                "description": "RB Loading"
              },
              "ETRGS": {
                "bit": 7,
                "description": "External Trigger"
              }
            },
            "IDR0": {
              "COVFS": {
                "bit": 0,
                "description": "Counter Overflow"
              },
              "LOVRS": {
                "bit": 1,
                "description": "Load Overrun"
              },
              "CPAS": {
                "bit": 2,
                "description": "RA Compare"
              },
              "CPBS": {
                "bit": 3,
                "description": "RB Compare"
              },
              "CPCS": {
                "bit": 4,
                "description": "RC Compare"
              },
              "LDRAS": {
                "bit": 5,
                "description": "RA Loading"
              },
              "LDRBS": {
                "bit": 6,
                "description": "RB Loading"
              },
              "ETRGS": {
                "bit": 7,
                "description": "External Trigger"
              }
            },
            "IMR0": {
              "COVFS": {
                "bit": 0,
                "description": "Counter Overflow"
              },
              "LOVRS": {
                "bit": 1,
                "description": "Load Overrun"
              },
              "CPAS": {
                "bit": 2,
                "description": "RA Compare"
              },
              "CPBS": {
                "bit": 3,
                "description": "RB Compare"
              },
              "CPCS": {
                "bit": 4,
                "description": "RC Compare"
              },
              "LDRAS": {
                "bit": 5,
                "description": "RA Loading"
              },
              "LDRBS": {
                "bit": 6,
                "description": "RB Loading"
              },
              "ETRGS": {
                "bit": 7,
                "description": "External Trigger"
              }
            },
            "CCR1": {
              "CLKEN": {
                "bit": 0,
                "description": "Counter Clock Enable Command"
              },
              "CLKDIS": {
                "bit": 1,
                "description": "Counter Clock Disable Command"
              },
              "SWTRG": {
                "bit": 2,
                "description": "Software Trigger Command"
              }
            },
            "CMR1": {
              "TCCLKS": {
                "bit": 0,
                "description": "Clock Selection",
                "width": 3
              },
              "CLKI": {
                "bit": 3,
                "description": "Clock Invert"
              },
              "BURST": {
                "bit": 4,
                "description": "Burst Signal Selection",
                "width": 2
              },
              "LDBSTOP": {
                "bit": 6,
                "description": "Counter Clock Stopped with RB Loading"
              },
              "LDBDIS": {
                "bit": 7,
                "description": "Counter Clock Disable with RB Loading"
              },
              "ETRGEDG": {
                "bit": 8,
                "description": "External Trigger Edge Selection",
                "width": 2
              },
              "ABETRG": {
                "bit": 10,
                "description": "TIOA or TIOB External Trigger Selection"
              },
              "CPCTRG": {
                "bit": 14,
                "description": "RC Compare Trigger Enable"
              },
              "WAVE": {
                "bit": 15,
                "description": "Waveform Mode"
              },
              "LDRA": {
                "bit": 16,
                "description": "RA Loading Edge Selection",
                "width": 2
              },
              "LDRB": {
                "bit": 18,
                "description": "RB Loading Edge Selection",
                "width": 2
              }
            },
            "CMR1_WAVE_EQ_1": {
              "TCCLKS": {
                "bit": 0,
                "description": "Clock Selection",
                "width": 3
              },
              "CLKI": {
                "bit": 3,
                "description": "Clock Invert"
              },
              "BURST": {
                "bit": 4,
                "description": "Burst Signal Selection",
                "width": 2
              },
              "CPCSTOP": {
                "bit": 6,
                "description": "Counter Clock Stopped with RC Compare"
              },
              "CPCDIS": {
                "bit": 7,
                "description": "Counter Clock Disable with RC Compare"
              },
              "EEVTEDG": {
                "bit": 8,
                "description": "External Event Edge Selection",
                "width": 2
              },
              "EEVT": {
                "bit": 10,
                "description": "External Event Selection",
                "width": 2
              },
              "ENETRG": {
                "bit": 12,
                "description": "External Event Trigger Enable"
              },
              "WAVSEL": {
                "bit": 13,
                "description": "Waveform Selection",
                "width": 2
              },
              "WAVE": {
                "bit": 15,
                "description": "Waveform Mode"
              },
              "ACPA": {
                "bit": 16,
                "description": "RA Compare Effect on TIOA",
                "width": 2
              },
              "ACPC": {
                "bit": 18,
                "description": "RC Compare Effect on TIOA",
                "width": 2
              },
              "AEEVT": {
                "bit": 20,
                "description": "External Event Effect on TIOA",
                "width": 2
              },
              "ASWTRG": {
                "bit": 22,
                "description": "Software Trigger Effect on TIOA",
                "width": 2
              },
              "BCPB": {
                "bit": 24,
                "description": "RB Compare Effect on TIOB",
                "width": 2
              },
              "BCPC": {
                "bit": 26,
                "description": "RC Compare Effect on TIOB",
                "width": 2
              },
              "BEEVT": {
                "bit": 28,
                "description": "External Event Effect on TIOB",
                "width": 2
              },
              "BSWTRG": {
                "bit": 30,
                "description": "Software Trigger Effect on TIOB",
                "width": 2
              }
            },
            "SMMR1": {
              "GCEN": {
                "bit": 0,
                "description": "Gray Count Enable"
              },
              "DOWN": {
                "bit": 1,
                "description": "DOWN Count"
              }
            },
            "RAB1": {
              "RAB": {
                "bit": 0,
                "description": "Register A or Register B",
                "width": 32
              }
            },
            "CV1": {
              "CV": {
                "bit": 0,
                "description": "Counter Value",
                "width": 32
              }
            },
            "RA1": {
              "RA": {
                "bit": 0,
                "description": "Register A",
                "width": 32
              }
            },
            "RB1": {
              "RB": {
                "bit": 0,
                "description": "Register B",
                "width": 32
              }
            },
            "RC1": {
              "RC": {
                "bit": 0,
                "description": "Register C",
                "width": 32
              }
            },
            "SR1": {
              "COVFS": {
                "bit": 0,
                "description": "Counter Overflow Status"
              },
              "LOVRS": {
                "bit": 1,
                "description": "Load Overrun Status"
              },
              "CPAS": {
                "bit": 2,
                "description": "RA Compare Status"
              },
              "CPBS": {
                "bit": 3,
                "description": "RB Compare Status"
              },
              "CPCS": {
                "bit": 4,
                "description": "RC Compare Status"
              },
              "LDRAS": {
                "bit": 5,
                "description": "RA Loading Status"
              },
              "LDRBS": {
                "bit": 6,
                "description": "RB Loading Status"
              },
              "ETRGS": {
                "bit": 7,
                "description": "External Trigger Status"
              },
              "CLKSTA": {
                "bit": 16,
                "description": "Clock Enabling Status"
              },
              "MTIOA": {
                "bit": 17,
                "description": "TIOA Mirror"
              },
              "MTIOB": {
                "bit": 18,
                "description": "TIOB Mirror"
              }
            },
            "IER1": {
              "COVFS": {
                "bit": 0,
                "description": "Counter Overflow"
              },
              "LOVRS": {
                "bit": 1,
                "description": "Load Overrun"
              },
              "CPAS": {
                "bit": 2,
                "description": "RA Compare"
              },
              "CPBS": {
                "bit": 3,
                "description": "RB Compare"
              },
              "CPCS": {
                "bit": 4,
                "description": "RC Compare"
              },
              "LDRAS": {
                "bit": 5,
                "description": "RA Loading"
              },
              "LDRBS": {
                "bit": 6,
                "description": "RB Loading"
              },
              "ETRGS": {
                "bit": 7,
                "description": "External Trigger"
              }
            },
            "IDR1": {
              "COVFS": {
                "bit": 0,
                "description": "Counter Overflow"
              },
              "LOVRS": {
                "bit": 1,
                "description": "Load Overrun"
              },
              "CPAS": {
                "bit": 2,
                "description": "RA Compare"
              },
              "CPBS": {
                "bit": 3,
                "description": "RB Compare"
              },
              "CPCS": {
                "bit": 4,
                "description": "RC Compare"
              },
              "LDRAS": {
                "bit": 5,
                "description": "RA Loading"
              },
              "LDRBS": {
                "bit": 6,
                "description": "RB Loading"
              },
              "ETRGS": {
                "bit": 7,
                "description": "External Trigger"
              }
            },
            "IMR1": {
              "COVFS": {
                "bit": 0,
                "description": "Counter Overflow"
              },
              "LOVRS": {
                "bit": 1,
                "description": "Load Overrun"
              },
              "CPAS": {
                "bit": 2,
                "description": "RA Compare"
              },
              "CPBS": {
                "bit": 3,
                "description": "RB Compare"
              },
              "CPCS": {
                "bit": 4,
                "description": "RC Compare"
              },
              "LDRAS": {
                "bit": 5,
                "description": "RA Loading"
              },
              "LDRBS": {
                "bit": 6,
                "description": "RB Loading"
              },
              "ETRGS": {
                "bit": 7,
                "description": "External Trigger"
              }
            },
            "CCR2": {
              "CLKEN": {
                "bit": 0,
                "description": "Counter Clock Enable Command"
              },
              "CLKDIS": {
                "bit": 1,
                "description": "Counter Clock Disable Command"
              },
              "SWTRG": {
                "bit": 2,
                "description": "Software Trigger Command"
              }
            },
            "CMR2": {
              "TCCLKS": {
                "bit": 0,
                "description": "Clock Selection",
                "width": 3
              },
              "CLKI": {
                "bit": 3,
                "description": "Clock Invert"
              },
              "BURST": {
                "bit": 4,
                "description": "Burst Signal Selection",
                "width": 2
              },
              "LDBSTOP": {
                "bit": 6,
                "description": "Counter Clock Stopped with RB Loading"
              },
              "LDBDIS": {
                "bit": 7,
                "description": "Counter Clock Disable with RB Loading"
              },
              "ETRGEDG": {
                "bit": 8,
                "description": "External Trigger Edge Selection",
                "width": 2
              },
              "ABETRG": {
                "bit": 10,
                "description": "TIOA or TIOB External Trigger Selection"
              },
              "CPCTRG": {
                "bit": 14,
                "description": "RC Compare Trigger Enable"
              },
              "WAVE": {
                "bit": 15,
                "description": "Waveform Mode"
              },
              "LDRA": {
                "bit": 16,
                "description": "RA Loading Edge Selection",
                "width": 2
              },
              "LDRB": {
                "bit": 18,
                "description": "RB Loading Edge Selection",
                "width": 2
              }
            },
            "CMR2_WAVE_EQ_1": {
              "TCCLKS": {
                "bit": 0,
                "description": "Clock Selection",
                "width": 3
              },
              "CLKI": {
                "bit": 3,
                "description": "Clock Invert"
              },
              "BURST": {
                "bit": 4,
                "description": "Burst Signal Selection",
                "width": 2
              },
              "CPCSTOP": {
                "bit": 6,
                "description": "Counter Clock Stopped with RC Compare"
              },
              "CPCDIS": {
                "bit": 7,
                "description": "Counter Clock Disable with RC Compare"
              },
              "EEVTEDG": {
                "bit": 8,
                "description": "External Event Edge Selection",
                "width": 2
              },
              "EEVT": {
                "bit": 10,
                "description": "External Event Selection",
                "width": 2
              },
              "ENETRG": {
                "bit": 12,
                "description": "External Event Trigger Enable"
              },
              "WAVSEL": {
                "bit": 13,
                "description": "Waveform Selection",
                "width": 2
              },
              "WAVE": {
                "bit": 15,
                "description": "Waveform Mode"
              },
              "ACPA": {
                "bit": 16,
                "description": "RA Compare Effect on TIOA",
                "width": 2
              },
              "ACPC": {
                "bit": 18,
                "description": "RC Compare Effect on TIOA",
                "width": 2
              },
              "AEEVT": {
                "bit": 20,
                "description": "External Event Effect on TIOA",
                "width": 2
              },
              "ASWTRG": {
                "bit": 22,
                "description": "Software Trigger Effect on TIOA",
                "width": 2
              },
              "BCPB": {
                "bit": 24,
                "description": "RB Compare Effect on TIOB",
                "width": 2
              },
              "BCPC": {
                "bit": 26,
                "description": "RC Compare Effect on TIOB",
                "width": 2
              },
              "BEEVT": {
                "bit": 28,
                "description": "External Event Effect on TIOB",
                "width": 2
              },
              "BSWTRG": {
                "bit": 30,
                "description": "Software Trigger Effect on TIOB",
                "width": 2
              }
            },
            "SMMR2": {
              "GCEN": {
                "bit": 0,
                "description": "Gray Count Enable"
              },
              "DOWN": {
                "bit": 1,
                "description": "DOWN Count"
              }
            },
            "RAB2": {
              "RAB": {
                "bit": 0,
                "description": "Register A or Register B",
                "width": 32
              }
            },
            "CV2": {
              "CV": {
                "bit": 0,
                "description": "Counter Value",
                "width": 32
              }
            },
            "RA2": {
              "RA": {
                "bit": 0,
                "description": "Register A",
                "width": 32
              }
            },
            "RB2": {
              "RB": {
                "bit": 0,
                "description": "Register B",
                "width": 32
              }
            },
            "RC2": {
              "RC": {
                "bit": 0,
                "description": "Register C",
                "width": 32
              }
            },
            "SR2": {
              "COVFS": {
                "bit": 0,
                "description": "Counter Overflow Status"
              },
              "LOVRS": {
                "bit": 1,
                "description": "Load Overrun Status"
              },
              "CPAS": {
                "bit": 2,
                "description": "RA Compare Status"
              },
              "CPBS": {
                "bit": 3,
                "description": "RB Compare Status"
              },
              "CPCS": {
                "bit": 4,
                "description": "RC Compare Status"
              },
              "LDRAS": {
                "bit": 5,
                "description": "RA Loading Status"
              },
              "LDRBS": {
                "bit": 6,
                "description": "RB Loading Status"
              },
              "ETRGS": {
                "bit": 7,
                "description": "External Trigger Status"
              },
              "CLKSTA": {
                "bit": 16,
                "description": "Clock Enabling Status"
              },
              "MTIOA": {
                "bit": 17,
                "description": "TIOA Mirror"
              },
              "MTIOB": {
                "bit": 18,
                "description": "TIOB Mirror"
              }
            },
            "IER2": {
              "COVFS": {
                "bit": 0,
                "description": "Counter Overflow"
              },
              "LOVRS": {
                "bit": 1,
                "description": "Load Overrun"
              },
              "CPAS": {
                "bit": 2,
                "description": "RA Compare"
              },
              "CPBS": {
                "bit": 3,
                "description": "RB Compare"
              },
              "CPCS": {
                "bit": 4,
                "description": "RC Compare"
              },
              "LDRAS": {
                "bit": 5,
                "description": "RA Loading"
              },
              "LDRBS": {
                "bit": 6,
                "description": "RB Loading"
              },
              "ETRGS": {
                "bit": 7,
                "description": "External Trigger"
              }
            },
            "IDR2": {
              "COVFS": {
                "bit": 0,
                "description": "Counter Overflow"
              },
              "LOVRS": {
                "bit": 1,
                "description": "Load Overrun"
              },
              "CPAS": {
                "bit": 2,
                "description": "RA Compare"
              },
              "CPBS": {
                "bit": 3,
                "description": "RB Compare"
              },
              "CPCS": {
                "bit": 4,
                "description": "RC Compare"
              },
              "LDRAS": {
                "bit": 5,
                "description": "RA Loading"
              },
              "LDRBS": {
                "bit": 6,
                "description": "RB Loading"
              },
              "ETRGS": {
                "bit": 7,
                "description": "External Trigger"
              }
            },
            "IMR2": {
              "COVFS": {
                "bit": 0,
                "description": "Counter Overflow"
              },
              "LOVRS": {
                "bit": 1,
                "description": "Load Overrun"
              },
              "CPAS": {
                "bit": 2,
                "description": "RA Compare"
              },
              "CPBS": {
                "bit": 3,
                "description": "RB Compare"
              },
              "CPCS": {
                "bit": 4,
                "description": "RC Compare"
              },
              "LDRAS": {
                "bit": 5,
                "description": "RA Loading"
              },
              "LDRBS": {
                "bit": 6,
                "description": "RB Loading"
              },
              "ETRGS": {
                "bit": 7,
                "description": "External Trigger"
              }
            },
            "BCR": {
              "SYNC": {
                "bit": 0,
                "description": "Synchro Command"
              }
            },
            "BMR": {
              "TC0XC0S": {
                "bit": 0,
                "description": "External Clock Signal 0 Selection",
                "width": 2
              },
              "TC1XC1S": {
                "bit": 2,
                "description": "External Clock Signal 1 Selection",
                "width": 2
              },
              "TC2XC2S": {
                "bit": 4,
                "description": "External Clock Signal 2 Selection",
                "width": 2
              },
              "QDEN": {
                "bit": 8,
                "description": "Quadrature Decoder ENabled"
              },
              "POSEN": {
                "bit": 9,
                "description": "POSition ENabled"
              },
              "SPEEDEN": {
                "bit": 10,
                "description": "SPEED ENabled"
              },
              "QDTRANS": {
                "bit": 11,
                "description": "Quadrature Decoding TRANSparent"
              },
              "EDGPHA": {
                "bit": 12,
                "description": "EDGe on PHA count mode"
              },
              "INVA": {
                "bit": 13,
                "description": "INVerted phA"
              },
              "INVB": {
                "bit": 14,
                "description": "INVerted phB"
              },
              "INVIDX": {
                "bit": 15,
                "description": "INVerted InDeX"
              },
              "SWAP": {
                "bit": 16,
                "description": "SWAP PHA and PHB"
              },
              "IDXPHB": {
                "bit": 17,
                "description": "InDeX pin is PHB pin"
              },
              "FILTER": {
                "bit": 19,
                "description": "FILTER"
              },
              "MAXFILT": {
                "bit": 20,
                "description": "MAXimum FILTer",
                "width": 6
              }
            },
            "QIER": {
              "IDX": {
                "bit": 0,
                "description": "InDeX"
              },
              "DIRCHG": {
                "bit": 1,
                "description": "DIRection CHanGe"
              },
              "QERR": {
                "bit": 2,
                "description": "Quadrature ERRor"
              }
            },
            "QIDR": {
              "IDX": {
                "bit": 0,
                "description": "InDeX"
              },
              "DIRCHG": {
                "bit": 1,
                "description": "DIRection CHanGe"
              },
              "QERR": {
                "bit": 2,
                "description": "Quadrature ERRor"
              }
            },
            "QIMR": {
              "IDX": {
                "bit": 0,
                "description": "InDeX"
              },
              "DIRCHG": {
                "bit": 1,
                "description": "DIRection CHanGe"
              },
              "QERR": {
                "bit": 2,
                "description": "Quadrature ERRor"
              }
            },
            "QISR": {
              "IDX": {
                "bit": 0,
                "description": "InDeX"
              },
              "DIRCHG": {
                "bit": 1,
                "description": "DIRection CHanGe"
              },
              "QERR": {
                "bit": 2,
                "description": "Quadrature ERRor"
              },
              "DIR": {
                "bit": 8,
                "description": "DIRection"
              }
            },
            "WPMR": {
              "WPEN": {
                "bit": 0,
                "description": "Write Protect Enable"
              },
              "WPKEY": {
                "bit": 8,
                "description": "Write Protect KEY",
                "width": 24
              }
            }
          }
        },
        "I2C": {
          "instances": [
            {
              "name": "TWI0",
              "base": "0xF0014000",
              "irq": 18
            },
            {
              "name": "TWI1",
              "base": "0xF0018000",
              "irq": 19
            },
            {
              "name": "TWI2",
              "base": "0xF801C000",
              "irq": 20
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "Control Register"
            },
            "MMR": {
              "offset": "0x04",
              "size": 32,
              "description": "Master Mode Register"
            },
            "SMR": {
              "offset": "0x08",
              "size": 32,
              "description": "Slave Mode Register"
            },
            "IADR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Internal Address Register"
            },
            "CWGR": {
              "offset": "0x10",
              "size": 32,
              "description": "Clock Waveform Generator Register"
            },
            "SR": {
              "offset": "0x20",
              "size": 32,
              "description": "Status Register"
            },
            "IER": {
              "offset": "0x24",
              "size": 32,
              "description": "Interrupt Enable Register"
            },
            "IDR": {
              "offset": "0x28",
              "size": 32,
              "description": "Interrupt Disable Register"
            },
            "IMR": {
              "offset": "0x2C",
              "size": 32,
              "description": "Interrupt Mask Register"
            },
            "RHR": {
              "offset": "0x30",
              "size": 32,
              "description": "Receive Holding Register"
            },
            "THR": {
              "offset": "0x34",
              "size": 32,
              "description": "Transmit Holding Register"
            },
            "WPROT_MODE": {
              "offset": "0xE4",
              "size": 32,
              "description": "Protection Mode Register"
            },
            "WPROT_STATUS": {
              "offset": "0xE8",
              "size": 32,
              "description": "Protection Status Register"
            }
          },
          "bits": {
            "CR": {
              "START": {
                "bit": 0,
                "description": "Send a START Condition"
              },
              "STOP": {
                "bit": 1,
                "description": "Send a STOP Condition"
              },
              "MSEN": {
                "bit": 2,
                "description": "TWI Master Mode Enabled"
              },
              "MSDIS": {
                "bit": 3,
                "description": "TWI Master Mode Disabled"
              },
              "SVEN": {
                "bit": 4,
                "description": "TWI Slave Mode Enabled"
              },
              "SVDIS": {
                "bit": 5,
                "description": "TWI Slave Mode Disabled"
              },
              "QUICK": {
                "bit": 6,
                "description": "SMBUS Quick Command"
              },
              "SWRST": {
                "bit": 7,
                "description": "Software Reset"
              }
            },
            "MMR": {
              "IADRSZ": {
                "bit": 8,
                "description": "Internal Device Address Size",
                "width": 2
              },
              "MREAD": {
                "bit": 12,
                "description": "Master Read Direction"
              },
              "DADR": {
                "bit": 16,
                "description": "Device Address",
                "width": 7
              }
            },
            "SMR": {
              "SADR": {
                "bit": 16,
                "description": "Slave Address",
                "width": 7
              }
            },
            "IADR": {
              "IADR": {
                "bit": 0,
                "description": "Internal Address",
                "width": 24
              }
            },
            "CWGR": {
              "CLDIV": {
                "bit": 0,
                "description": "Clock Low Divider",
                "width": 8
              },
              "CHDIV": {
                "bit": 8,
                "description": "Clock High Divider",
                "width": 8
              },
              "CKDIV": {
                "bit": 16,
                "description": "Clock Divider",
                "width": 3
              }
            },
            "SR": {
              "TXCOMP": {
                "bit": 0,
                "description": "Transmission Completed (automatically set / reset)"
              },
              "RXRDY": {
                "bit": 1,
                "description": "Receive Holding Register Ready (automatically set / reset)"
              },
              "TXRDY": {
                "bit": 2,
                "description": "Transmit Holding Register Ready (automatically set / reset)"
              },
              "SVREAD": {
                "bit": 3,
                "description": "Slave Read (automatically set / reset)"
              },
              "SVACC": {
                "bit": 4,
                "description": "Slave Access (automatically set / reset)"
              },
              "GACC": {
                "bit": 5,
                "description": "General Call Access (clear on read)"
              },
              "OVRE": {
                "bit": 6,
                "description": "Overrun Error (clear on read)"
              },
              "NACK": {
                "bit": 8,
                "description": "Not Acknowledged (clear on read)"
              },
              "ARBLST": {
                "bit": 9,
                "description": "Arbitration Lost (clear on read)"
              },
              "SCLWS": {
                "bit": 10,
                "description": "Clock Wait State (automatically set / reset)"
              },
              "EOSACC": {
                "bit": 11,
                "description": "End Of Slave Access (clear on read)"
              }
            },
            "IER": {
              "TXCOMP": {
                "bit": 0,
                "description": "Transmission Completed Interrupt Enable"
              },
              "RXRDY": {
                "bit": 1,
                "description": "Receive Holding Register Ready Interrupt Enable"
              },
              "TXRDY": {
                "bit": 2,
                "description": "Transmit Holding Register Ready Interrupt Enable"
              },
              "SVACC": {
                "bit": 4,
                "description": "Slave Access Interrupt Enable"
              },
              "GACC": {
                "bit": 5,
                "description": "General Call Access Interrupt Enable"
              },
              "OVRE": {
                "bit": 6,
                "description": "Overrun Error Interrupt Enable"
              },
              "NACK": {
                "bit": 8,
                "description": "Not Acknowledge Interrupt Enable"
              },
              "ARBLST": {
                "bit": 9,
                "description": "Arbitration Lost Interrupt Enable"
              },
              "SCL_WS": {
                "bit": 10,
                "description": "Clock Wait State Interrupt Enable"
              },
              "EOSACC": {
                "bit": 11,
                "description": "End Of Slave Access Interrupt Enable"
              }
            },
            "IDR": {
              "TXCOMP": {
                "bit": 0,
                "description": "Transmission Completed Interrupt Disable"
              },
              "RXRDY": {
                "bit": 1,
                "description": "Receive Holding Register Ready Interrupt Disable"
              },
              "TXRDY": {
                "bit": 2,
                "description": "Transmit Holding Register Ready Interrupt Disable"
              },
              "SVACC": {
                "bit": 4,
                "description": "Slave Access Interrupt Disable"
              },
              "GACC": {
                "bit": 5,
                "description": "General Call Access Interrupt Disable"
              },
              "OVRE": {
                "bit": 6,
                "description": "Overrun Error Interrupt Disable"
              },
              "NACK": {
                "bit": 8,
                "description": "Not Acknowledge Interrupt Disable"
              },
              "ARBLST": {
                "bit": 9,
                "description": "Arbitration Lost Interrupt Disable"
              },
              "SCL_WS": {
                "bit": 10,
                "description": "Clock Wait State Interrupt Disable"
              },
              "EOSACC": {
                "bit": 11,
                "description": "End Of Slave Access Interrupt Disable"
              }
            },
            "IMR": {
              "TXCOMP": {
                "bit": 0,
                "description": "Transmission Completed Interrupt Mask"
              },
              "RXRDY": {
                "bit": 1,
                "description": "Receive Holding Register Ready Interrupt Mask"
              },
              "TXRDY": {
                "bit": 2,
                "description": "Transmit Holding Register Ready Interrupt Mask"
              },
              "SVACC": {
                "bit": 4,
                "description": "Slave Access Interrupt Mask"
              },
              "GACC": {
                "bit": 5,
                "description": "General Call Access Interrupt Mask"
              },
              "OVRE": {
                "bit": 6,
                "description": "Overrun Error Interrupt Mask"
              },
              "NACK": {
                "bit": 8,
                "description": "Not Acknowledge Interrupt Mask"
              },
              "ARBLST": {
                "bit": 9,
                "description": "Arbitration Lost Interrupt Mask"
              },
              "SCL_WS": {
                "bit": 10,
                "description": "Clock Wait State Interrupt Mask"
              },
              "EOSACC": {
                "bit": 11,
                "description": "End Of Slave Access Interrupt Mask"
              }
            },
            "RHR": {
              "RXDATA": {
                "bit": 0,
                "description": "Master or Slave Receive Holding Data",
                "width": 8
              }
            },
            "THR": {
              "TXDATA": {
                "bit": 0,
                "description": "Master or Slave Transmit Holding Data",
                "width": 8
              }
            },
            "WPROT_MODE": {
              "WPROT": {
                "bit": 0,
                "description": "Write protection bit"
              },
              "SECURITY_CODE": {
                "bit": 8,
                "description": "Write protection mode security code",
                "width": 24
              }
            },
            "WPROT_STATUS": {
              "WPROTERR": {
                "bit": 0,
                "description": "Write Protection Error"
              },
              "WPROTADDR": {
                "bit": 8,
                "description": "Write Protection Error Address",
                "width": 24
              }
            }
          }
        },
        "USART": {
          "instances": [
            {
              "name": "USART0",
              "base": "0xF001C000",
              "irq": 12
            },
            {
              "name": "USART1",
              "base": "0xF0020000",
              "irq": 13
            },
            {
              "name": "UART0",
              "base": "0xF0024000",
              "irq": 16
            },
            {
              "name": "USART2",
              "base": "0xF8020000",
              "irq": 14
            },
            {
              "name": "USART3",
              "base": "0xF8024000",
              "irq": 15
            },
            {
              "name": "UART1",
              "base": "0xF8028000",
              "irq": 17
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "Control Register"
            },
            "CR_SPI_MODE": {
              "offset": "0x00",
              "size": 32,
              "description": "Control Register"
            },
            "MR": {
              "offset": "0x04",
              "size": 32,
              "description": "Mode Register"
            },
            "MR_SPI_MODE": {
              "offset": "0x04",
              "size": 32,
              "description": "Mode Register"
            },
            "IER": {
              "offset": "0x08",
              "size": 32,
              "description": "Interrupt Enable Register"
            },
            "IER_SPI_MODE": {
              "offset": "0x08",
              "size": 32,
              "description": "Interrupt Enable Register"
            },
            "IDR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Interrupt Disable Register"
            },
            "IDR_SPI_MODE": {
              "offset": "0x0C",
              "size": 32,
              "description": "Interrupt Disable Register"
            },
            "IMR": {
              "offset": "0x10",
              "size": 32,
              "description": "Interrupt Mask Register"
            },
            "IMR_SPI_MODE": {
              "offset": "0x10",
              "size": 32,
              "description": "Interrupt Mask Register"
            },
            "CSR": {
              "offset": "0x14",
              "size": 32,
              "description": "Channel Status Register"
            },
            "CSR_SPI_MODE": {
              "offset": "0x14",
              "size": 32,
              "description": "Channel Status Register"
            },
            "RHR": {
              "offset": "0x18",
              "size": 32,
              "description": "Receiver Holding Register"
            },
            "THR": {
              "offset": "0x1C",
              "size": 32,
              "description": "Transmitter Holding Register"
            },
            "BRGR": {
              "offset": "0x20",
              "size": 32,
              "description": "Baud Rate Generator Register"
            },
            "RTOR": {
              "offset": "0x24",
              "size": 32,
              "description": "Receiver Time-out Register"
            },
            "TTGR": {
              "offset": "0x28",
              "size": 32,
              "description": "Transmitter Timeguard Register"
            },
            "FIDI": {
              "offset": "0x40",
              "size": 32,
              "description": "FI DI Ratio Register"
            },
            "NER": {
              "offset": "0x44",
              "size": 32,
              "description": "Number of Errors Register"
            },
            "IF": {
              "offset": "0x4C",
              "size": 32,
              "description": "IrDA Filter Register"
            },
            "MAN": {
              "offset": "0x50",
              "size": 32,
              "description": "Manchester Encoder Decoder Register"
            },
            "WPMR": {
              "offset": "0xE4",
              "size": 32,
              "description": "Write Protect Mode Register"
            },
            "WPSR": {
              "offset": "0xE8",
              "size": 32,
              "description": "Write Protect Status Register"
            }
          },
          "bits": {
            "CR": {
              "RSTRX": {
                "bit": 2,
                "description": "Reset Receiver"
              },
              "RSTTX": {
                "bit": 3,
                "description": "Reset Transmitter"
              },
              "RXEN": {
                "bit": 4,
                "description": "Receiver Enable"
              },
              "RXDIS": {
                "bit": 5,
                "description": "Receiver Disable"
              },
              "TXEN": {
                "bit": 6,
                "description": "Transmitter Enable"
              },
              "TXDIS": {
                "bit": 7,
                "description": "Transmitter Disable"
              },
              "RSTSTA": {
                "bit": 8,
                "description": "Reset Status Bits"
              },
              "STTBRK": {
                "bit": 9,
                "description": "Start Break"
              },
              "STPBRK": {
                "bit": 10,
                "description": "Stop Break"
              },
              "STTTO": {
                "bit": 11,
                "description": "Start Time-out"
              },
              "SENDA": {
                "bit": 12,
                "description": "Send Address"
              },
              "RSTIT": {
                "bit": 13,
                "description": "Reset Iterations"
              },
              "RSTNACK": {
                "bit": 14,
                "description": "Reset Non Acknowledge"
              },
              "RETTO": {
                "bit": 15,
                "description": "Rearm Time-out"
              },
              "RTSEN": {
                "bit": 18,
                "description": "Request to Send Enable"
              },
              "RTSDIS": {
                "bit": 19,
                "description": "Request to Send Disable"
              }
            },
            "CR_SPI_MODE": {
              "RSTRX": {
                "bit": 2,
                "description": "Reset Receiver"
              },
              "RSTTX": {
                "bit": 3,
                "description": "Reset Transmitter"
              },
              "RXEN": {
                "bit": 4,
                "description": "Receiver Enable"
              },
              "RXDIS": {
                "bit": 5,
                "description": "Receiver Disable"
              },
              "TXEN": {
                "bit": 6,
                "description": "Transmitter Enable"
              },
              "TXDIS": {
                "bit": 7,
                "description": "Transmitter Disable"
              },
              "RSTSTA": {
                "bit": 8,
                "description": "Reset Status Bits"
              },
              "FCS": {
                "bit": 18,
                "description": "Force SPI Chip Select"
              },
              "RCS": {
                "bit": 19,
                "description": "Release SPI Chip Select"
              }
            },
            "MR": {
              "USART_MODE": {
                "bit": 0,
                "description": "USART Mode of Operation",
                "width": 4
              },
              "USCLKS": {
                "bit": 4,
                "description": "Clock Selection",
                "width": 2
              },
              "CHRL": {
                "bit": 6,
                "description": "Character Length.",
                "width": 2
              },
              "SYNC": {
                "bit": 8,
                "description": "Synchronous Mode Select"
              },
              "PAR": {
                "bit": 9,
                "description": "Parity Type",
                "width": 3
              },
              "NBSTOP": {
                "bit": 12,
                "description": "Number of Stop Bits",
                "width": 2
              },
              "CHMODE": {
                "bit": 14,
                "description": "Channel Mode",
                "width": 2
              },
              "MSBF": {
                "bit": 16,
                "description": "Bit Order"
              },
              "MODE9": {
                "bit": 17,
                "description": "9-bit Character Length"
              },
              "CLKO": {
                "bit": 18,
                "description": "Clock Output Select"
              },
              "OVER": {
                "bit": 19,
                "description": "Oversampling Mode"
              },
              "INACK": {
                "bit": 20,
                "description": "Inhibit Non Acknowledge"
              },
              "DSNACK": {
                "bit": 21,
                "description": "Disable Successive NACK"
              },
              "VAR_SYNC": {
                "bit": 22,
                "description": "Variable Synchronization of Command/Data Sync Start Frame Delimiter"
              },
              "INVDATA": {
                "bit": 23,
                "description": "Inverted Data"
              },
              "MAX_ITERATION": {
                "bit": 24,
                "description": "Maximum Number of Automatic Iteration",
                "width": 3
              },
              "FILTER": {
                "bit": 28,
                "description": "Infrared Receive Line Filter"
              },
              "MAN": {
                "bit": 29,
                "description": "Manchester Encoder/Decoder Enable"
              },
              "MODSYNC": {
                "bit": 30,
                "description": "Manchester Synchronization Mode"
              },
              "ONEBIT": {
                "bit": 31,
                "description": "Start Frame Delimiter Selector"
              }
            },
            "MR_SPI_MODE": {
              "USART_MODE": {
                "bit": 0,
                "description": "USART Mode of Operation",
                "width": 4
              },
              "USCLKS": {
                "bit": 4,
                "description": "Clock Selection",
                "width": 2
              },
              "CHRL": {
                "bit": 6,
                "description": "Character Length.",
                "width": 2
              },
              "CPHA": {
                "bit": 8,
                "description": "SPI Clock Phase"
              },
              "CPOL": {
                "bit": 16,
                "description": "SPI Clock Polarity"
              },
              "WRDBT": {
                "bit": 20,
                "description": "Wait Read Data Before Transfer"
              }
            },
            "IER": {
              "RXRDY": {
                "bit": 0,
                "description": "RXRDY Interrupt Enable"
              },
              "TXRDY": {
                "bit": 1,
                "description": "TXRDY Interrupt Enable"
              },
              "RXBRK": {
                "bit": 2,
                "description": "Receiver Break Interrupt Enable"
              },
              "OVRE": {
                "bit": 5,
                "description": "Overrun Error Interrupt Enable"
              },
              "FRAME": {
                "bit": 6,
                "description": "Framing Error Interrupt Enable"
              },
              "PARE": {
                "bit": 7,
                "description": "Parity Error Interrupt Enable"
              },
              "TIMEOUT": {
                "bit": 8,
                "description": "Time-out Interrupt Enable"
              },
              "TXEMPTY": {
                "bit": 9,
                "description": "TXEMPTY Interrupt Enable"
              },
              "ITER": {
                "bit": 10,
                "description": "Max number of Repetitions Reached Interrupt Enable"
              },
              "NACK": {
                "bit": 13,
                "description": "Non AcknowledgeInterrupt Enable"
              },
              "CTSIC": {
                "bit": 19,
                "description": "Clear to Send Input Change Interrupt Enable"
              },
              "MANE": {
                "bit": 24,
                "description": "Manchester Error Interrupt Enable"
              }
            },
            "IER_SPI_MODE": {
              "RXRDY": {
                "bit": 0,
                "description": "RXRDY Interrupt Enable"
              },
              "TXRDY": {
                "bit": 1,
                "description": "TXRDY Interrupt Enable"
              },
              "OVRE": {
                "bit": 5,
                "description": "Overrun Error Interrupt Enable"
              },
              "TXEMPTY": {
                "bit": 9,
                "description": "TXEMPTY Interrupt Enable"
              },
              "UNRE": {
                "bit": 10,
                "description": "SPI Underrun Error Interrupt Enable"
              }
            },
            "IDR": {
              "RXRDY": {
                "bit": 0,
                "description": "RXRDY Interrupt Disable"
              },
              "TXRDY": {
                "bit": 1,
                "description": "TXRDY Interrupt Disable"
              },
              "RXBRK": {
                "bit": 2,
                "description": "Receiver Break Interrupt Disable"
              },
              "OVRE": {
                "bit": 5,
                "description": "Overrun Error Interrupt Enable"
              },
              "FRAME": {
                "bit": 6,
                "description": "Framing Error Interrupt Disable"
              },
              "PARE": {
                "bit": 7,
                "description": "Parity Error Interrupt Disable"
              },
              "TIMEOUT": {
                "bit": 8,
                "description": "Time-out Interrupt Disable"
              },
              "TXEMPTY": {
                "bit": 9,
                "description": "TXEMPTY Interrupt Disable"
              },
              "ITER": {
                "bit": 10,
                "description": "Max Number of Repetitions Reached Interrupt Disable"
              },
              "NACK": {
                "bit": 13,
                "description": "Non AcknowledgeInterrupt Disable"
              },
              "CTSIC": {
                "bit": 19,
                "description": "Clear to Send Input Change Interrupt Disable"
              },
              "MANE": {
                "bit": 24,
                "description": "Manchester Error Interrupt Disable"
              }
            },
            "IDR_SPI_MODE": {
              "RXRDY": {
                "bit": 0,
                "description": "RXRDY Interrupt Disable"
              },
              "TXRDY": {
                "bit": 1,
                "description": "TXRDY Interrupt Disable"
              },
              "OVRE": {
                "bit": 5,
                "description": "Overrun Error Interrupt Disable"
              },
              "TXEMPTY": {
                "bit": 9,
                "description": "TXEMPTY Interrupt Disable"
              },
              "UNRE": {
                "bit": 10,
                "description": "SPI Underrun Error Interrupt Disable"
              }
            },
            "IMR": {
              "RXRDY": {
                "bit": 0,
                "description": "RXRDY Interrupt Mask"
              },
              "TXRDY": {
                "bit": 1,
                "description": "TXRDY Interrupt Mask"
              },
              "RXBRK": {
                "bit": 2,
                "description": "Receiver Break Interrupt Mask"
              },
              "OVRE": {
                "bit": 5,
                "description": "Overrun Error Interrupt Mask"
              },
              "FRAME": {
                "bit": 6,
                "description": "Framing Error Interrupt Mask"
              },
              "PARE": {
                "bit": 7,
                "description": "Parity Error Interrupt Mask"
              },
              "TIMEOUT": {
                "bit": 8,
                "description": "Time-out Interrupt Mask"
              },
              "TXEMPTY": {
                "bit": 9,
                "description": "TXEMPTY Interrupt Mask"
              },
              "ITER": {
                "bit": 10,
                "description": "Max Number of Repetitions Reached Interrupt Mask"
              },
              "NACK": {
                "bit": 13,
                "description": "Non AcknowledgeInterrupt Mask"
              },
              "CTSIC": {
                "bit": 19,
                "description": "Clear to Send Input Change Interrupt Mask"
              },
              "MANE": {
                "bit": 24,
                "description": "Manchester Error Interrupt Mask"
              }
            },
            "IMR_SPI_MODE": {
              "RXRDY": {
                "bit": 0,
                "description": "RXRDY Interrupt Mask"
              },
              "TXRDY": {
                "bit": 1,
                "description": "TXRDY Interrupt Mask"
              },
              "OVRE": {
                "bit": 5,
                "description": "Overrun Error Interrupt Mask"
              },
              "TXEMPTY": {
                "bit": 9,
                "description": "TXEMPTY Interrupt Mask"
              },
              "UNRE": {
                "bit": 10,
                "description": "SPI Underrun Error Interrupt Mask"
              }
            },
            "CSR": {
              "RXRDY": {
                "bit": 0,
                "description": "Receiver Ready"
              },
              "TXRDY": {
                "bit": 1,
                "description": "Transmitter Ready"
              },
              "RXBRK": {
                "bit": 2,
                "description": "Break Received/End of Break"
              },
              "OVRE": {
                "bit": 5,
                "description": "Overrun Error"
              },
              "FRAME": {
                "bit": 6,
                "description": "Framing Error"
              },
              "PARE": {
                "bit": 7,
                "description": "Parity Error"
              },
              "TIMEOUT": {
                "bit": 8,
                "description": "Receiver Time-out"
              },
              "TXEMPTY": {
                "bit": 9,
                "description": "Transmitter Empty"
              },
              "ITER": {
                "bit": 10,
                "description": "MaxNumber of Repetitions Reached"
              },
              "NACK": {
                "bit": 13,
                "description": "Non AcknowledgeInterrupt"
              },
              "CTSIC": {
                "bit": 19,
                "description": "Clear to Send Input Change Flag"
              },
              "CTS": {
                "bit": 23,
                "description": "Image of CTS Input"
              },
              "MANERR": {
                "bit": 24,
                "description": "Manchester Error"
              }
            },
            "CSR_SPI_MODE": {
              "RXRDY": {
                "bit": 0,
                "description": "Receiver Ready"
              },
              "TXRDY": {
                "bit": 1,
                "description": "Transmitter Ready"
              },
              "OVRE": {
                "bit": 5,
                "description": "Overrun Error"
              },
              "TXEMPTY": {
                "bit": 9,
                "description": "Transmitter Empty"
              },
              "UNRE": {
                "bit": 10,
                "description": "Underrun Error"
              }
            },
            "RHR": {
              "RXCHR": {
                "bit": 0,
                "description": "Received Character",
                "width": 9
              },
              "RXSYNH": {
                "bit": 15,
                "description": "Received Sync"
              }
            },
            "THR": {
              "TXCHR": {
                "bit": 0,
                "description": "Character to be Transmitted",
                "width": 9
              },
              "TXSYNH": {
                "bit": 15,
                "description": "Sync Field to be Transmitted"
              }
            },
            "BRGR": {
              "CD": {
                "bit": 0,
                "description": "Clock Divider",
                "width": 16
              },
              "FP": {
                "bit": 16,
                "description": "Fractional Part",
                "width": 3
              }
            },
            "RTOR": {
              "TO": {
                "bit": 0,
                "description": "Time-out Value",
                "width": 16
              }
            },
            "TTGR": {
              "TG": {
                "bit": 0,
                "description": "Timeguard Value",
                "width": 8
              }
            },
            "FIDI": {
              "FI_DI_RATIO": {
                "bit": 0,
                "description": "FI Over DI Ratio Value",
                "width": 11
              }
            },
            "NER": {
              "NB_ERRORS": {
                "bit": 0,
                "description": "Number of Errors",
                "width": 8
              }
            },
            "IF": {
              "IRDA_FILTER": {
                "bit": 0,
                "description": "IrDA Filter",
                "width": 8
              }
            },
            "MAN": {
              "TX_PL": {
                "bit": 0,
                "description": "Transmitter Preamble Length",
                "width": 4
              },
              "TX_PP": {
                "bit": 8,
                "description": "Transmitter Preamble Pattern",
                "width": 2
              },
              "TX_MPOL": {
                "bit": 12,
                "description": "Transmitter Manchester Polarity"
              },
              "RX_PL": {
                "bit": 16,
                "description": "Receiver Preamble Length",
                "width": 4
              },
              "RX_PP": {
                "bit": 24,
                "description": "Receiver Preamble Pattern detected",
                "width": 2
              },
              "RX_MPOL": {
                "bit": 28,
                "description": "Receiver Manchester Polarity"
              },
              "ONE": {
                "bit": 29,
                "description": "Must Be Set to 1"
              },
              "DRIFT": {
                "bit": 30,
                "description": "Drift Compensation"
              }
            },
            "WPMR": {
              "WPEN": {
                "bit": 0,
                "description": "Write Protect Enable"
              },
              "WPKEY": {
                "bit": 8,
                "description": "Write Protect KEY",
                "width": 24
              }
            },
            "WPSR": {
              "WPVS": {
                "bit": 0,
                "description": "Write Protect Violation Status"
              },
              "WPVSRC": {
                "bit": 8,
                "description": "Write Protect Violation Source",
                "width": 16
              }
            }
          }
        },
        "GMAC": {
          "instances": [
            {
              "name": "GMAC",
              "base": "0xF0028000",
              "irq": 34
            }
          ],
          "registers": {
            "NCR": {
              "offset": "0x00",
              "size": 32,
              "description": "Network Control Register"
            },
            "NCFGR": {
              "offset": "0x04",
              "size": 32,
              "description": "Network Configuration Register"
            },
            "NSR": {
              "offset": "0x08",
              "size": 32,
              "description": "Network Status Register"
            },
            "UR": {
              "offset": "0x0C",
              "size": 32,
              "description": "User Register"
            },
            "DCFGR": {
              "offset": "0x10",
              "size": 32,
              "description": "DMA Configuration Register"
            },
            "TSR": {
              "offset": "0x14",
              "size": 32,
              "description": "Transmit Status Register"
            },
            "RBQB": {
              "offset": "0x18",
              "size": 32,
              "description": "Receive Buffer Queue Base Address"
            },
            "TBQB": {
              "offset": "0x1C",
              "size": 32,
              "description": "Transmit Buffer Queue Base Address"
            },
            "RSR": {
              "offset": "0x20",
              "size": 32,
              "description": "Receive Status Register"
            },
            "ISR": {
              "offset": "0x24",
              "size": 32,
              "description": "Interrupt Status Register"
            },
            "IER": {
              "offset": "0x28",
              "size": 32,
              "description": "Interrupt Enable Register"
            },
            "IDR": {
              "offset": "0x2C",
              "size": 32,
              "description": "Interrupt Disable Register"
            },
            "IMR": {
              "offset": "0x30",
              "size": 32,
              "description": "Interrupt Mask Register"
            },
            "MAN": {
              "offset": "0x34",
              "size": 32,
              "description": "PHY Maintenance Register"
            },
            "RPQ": {
              "offset": "0x38",
              "size": 32,
              "description": "Received Pause Quantum Register"
            },
            "TPQ": {
              "offset": "0x3C",
              "size": 32,
              "description": "Transmit Pause Quantum Register"
            },
            "TPSF": {
              "offset": "0x40",
              "size": 32,
              "description": "TX Partial Store and Forward Register"
            },
            "RPSF": {
              "offset": "0x44",
              "size": 32,
              "description": "RX Partial Store and Forward Register"
            },
            "HRB": {
              "offset": "0x80",
              "size": 32,
              "description": "Hash Register Bottom [31:0]"
            },
            "HRT": {
              "offset": "0x84",
              "size": 32,
              "description": "Hash Register Top [63:32]"
            },
            "SAB1": {
              "offset": "0x88",
              "size": 32,
              "description": "Specific Address 1 Bottom [31:0] Register"
            },
            "SAT1": {
              "offset": "0x8C",
              "size": 32,
              "description": "Specific Address 1 Top [47:32] Register"
            },
            "SAB2": {
              "offset": "0x90",
              "size": 32,
              "description": "Specific Address 2 Bottom [31:0] Register"
            },
            "SAT2": {
              "offset": "0x94",
              "size": 32,
              "description": "Specific Address 2 Top [47:32] Register"
            },
            "SAB3": {
              "offset": "0x98",
              "size": 32,
              "description": "Specific Address 3 Bottom [31:0] Register"
            },
            "SAT3": {
              "offset": "0x9C",
              "size": 32,
              "description": "Specific Address 3 Top [47:32] Register"
            },
            "SAB4": {
              "offset": "0xA0",
              "size": 32,
              "description": "Specific Address 4 Bottom [31:0] Register"
            },
            "SAT4": {
              "offset": "0xA4",
              "size": 32,
              "description": "Specific Address 4 Top [47:32] Register"
            },
            "TIDM[%s]": {
              "offset": "0xA8",
              "size": 32,
              "description": "Type ID Match 1 Register"
            },
            "WOL": {
              "offset": "0xB8",
              "size": 32,
              "description": "Wake on LAN Register"
            },
            "IPGS": {
              "offset": "0xBC",
              "size": 32,
              "description": "IPG Stretch Register"
            },
            "SVLAN": {
              "offset": "0xC0",
              "size": 32,
              "description": "Stacked VLAN Register"
            },
            "TPFCP": {
              "offset": "0xC4",
              "size": 32,
              "description": "Transmit PFC Pause Register"
            },
            "SAMB1": {
              "offset": "0xC8",
              "size": 32,
              "description": "Specific Address 1 Mask Bottom [31:0] Register"
            },
            "SAMT1": {
              "offset": "0xCC",
              "size": 32,
              "description": "Specific Address 1 Mask Top [47:32] Register"
            },
            "OTLO": {
              "offset": "0x100",
              "size": 32,
              "description": "Octets Transmitted [31:0] Register"
            },
            "OTHI": {
              "offset": "0x104",
              "size": 32,
              "description": "Octets Transmitted [47:32] Register"
            },
            "FT": {
              "offset": "0x108",
              "size": 32,
              "description": "Frames Transmitted Register"
            },
            "BCFT": {
              "offset": "0x10C",
              "size": 32,
              "description": "Broadcast Frames Transmitted Register"
            },
            "MFT": {
              "offset": "0x110",
              "size": 32,
              "description": "Multicast Frames Transmitted Register"
            },
            "PFT": {
              "offset": "0x114",
              "size": 32,
              "description": "Pause Frames Transmitted Register"
            },
            "BFT64": {
              "offset": "0x118",
              "size": 32,
              "description": "64 Byte Frames Transmitted Register"
            },
            "TBFT127": {
              "offset": "0x11C",
              "size": 32,
              "description": "65 to 127 Byte Frames Transmitted Register"
            },
            "TBFT255": {
              "offset": "0x120",
              "size": 32,
              "description": "128 to 255 Byte Frames Transmitted Register"
            },
            "TBFT511": {
              "offset": "0x124",
              "size": 32,
              "description": "256 to 511 Byte Frames Transmitted Register"
            },
            "TBFT1023": {
              "offset": "0x128",
              "size": 32,
              "description": "512 to 1023 Byte Frames Transmitted Register"
            },
            "TBFT1518": {
              "offset": "0x12C",
              "size": 32,
              "description": "1024 to 1518 Byte Frames Transmitted Register"
            },
            "GTBFT1518": {
              "offset": "0x130",
              "size": 32,
              "description": "Greater Than 1518 Byte Frames Transmitted Register"
            },
            "TUR": {
              "offset": "0x134",
              "size": 32,
              "description": "Transmit Under Runs Register"
            },
            "SCF": {
              "offset": "0x138",
              "size": 32,
              "description": "Single Collision Frames Register"
            },
            "MCF": {
              "offset": "0x13C",
              "size": 32,
              "description": "Multiple Collision Frames Register"
            },
            "EC": {
              "offset": "0x140",
              "size": 32,
              "description": "Excessive Collisions Register"
            },
            "LC": {
              "offset": "0x144",
              "size": 32,
              "description": "Late Collisions Register"
            },
            "DTF": {
              "offset": "0x148",
              "size": 32,
              "description": "Deferred Transmission Frames Register"
            },
            "CSE": {
              "offset": "0x14C",
              "size": 32,
              "description": "Carrier Sense Errors Register"
            },
            "ORLO": {
              "offset": "0x150",
              "size": 32,
              "description": "Octets Received [31:0] Received"
            },
            "ORHI": {
              "offset": "0x154",
              "size": 32,
              "description": "Octets Received [47:32] Received"
            },
            "FR": {
              "offset": "0x158",
              "size": 32,
              "description": "Frames Received Register"
            },
            "BCFR": {
              "offset": "0x15C",
              "size": 32,
              "description": "Broadcast Frames Received Register"
            },
            "MFR": {
              "offset": "0x160",
              "size": 32,
              "description": "Multicast Frames Received Register"
            },
            "PFR": {
              "offset": "0x164",
              "size": 32,
              "description": "Pause Frames Received Register"
            },
            "BFR64": {
              "offset": "0x168",
              "size": 32,
              "description": "64 Byte Frames Received Register"
            },
            "TBFR127": {
              "offset": "0x16C",
              "size": 32,
              "description": "65 to 127 Byte Frames Received Register"
            },
            "TBFR255": {
              "offset": "0x170",
              "size": 32,
              "description": "128 to 255 Byte Frames Received Register"
            },
            "TBFR511": {
              "offset": "0x174",
              "size": 32,
              "description": "256 to 511Byte Frames Received Register"
            },
            "TBFR1023": {
              "offset": "0x178",
              "size": 32,
              "description": "512 to 1023 Byte Frames Received Register"
            },
            "TBFR1518": {
              "offset": "0x17C",
              "size": 32,
              "description": "1024 to 1518 Byte Frames Received Register"
            },
            "TMXBFR": {
              "offset": "0x180",
              "size": 32,
              "description": "1519 to Maximum Byte Frames Received Register"
            },
            "UFR": {
              "offset": "0x184",
              "size": 32,
              "description": "Undersize Frames Received Register"
            },
            "OFR": {
              "offset": "0x188",
              "size": 32,
              "description": "Oversize Frames Received Register"
            },
            "JR": {
              "offset": "0x18C",
              "size": 32,
              "description": "Jabbers Received Register"
            },
            "FCSE": {
              "offset": "0x190",
              "size": 32,
              "description": "Frame Check Sequence Errors Register"
            },
            "LFFE": {
              "offset": "0x194",
              "size": 32,
              "description": "Length Field Frame Errors Register"
            },
            "RSE": {
              "offset": "0x198",
              "size": 32,
              "description": "Receive Symbol Errors Register"
            },
            "AE": {
              "offset": "0x19C",
              "size": 32,
              "description": "Alignment Errors Register"
            },
            "RRE": {
              "offset": "0x1A0",
              "size": 32,
              "description": "Receive Resource Errors Register"
            },
            "ROE": {
              "offset": "0x1A4",
              "size": 32,
              "description": "Receive Overrun Register"
            },
            "IHCE": {
              "offset": "0x1A8",
              "size": 32,
              "description": "IP Header Checksum Errors Register"
            },
            "TCE": {
              "offset": "0x1AC",
              "size": 32,
              "description": "TCP Checksum Errors Register"
            },
            "UCE": {
              "offset": "0x1B0",
              "size": 32,
              "description": "UDP Checksum Errors Register"
            },
            "TSSS": {
              "offset": "0x1C8",
              "size": 32,
              "description": "1588 Timer Sync Strobe Seconds Register"
            },
            "TSSN": {
              "offset": "0x1CC",
              "size": 32,
              "description": "1588 Timer Sync Strobe Nanoseconds Register"
            },
            "TS": {
              "offset": "0x1D0",
              "size": 32,
              "description": "1588 Timer Seconds Register"
            },
            "TN": {
              "offset": "0x1D4",
              "size": 32,
              "description": "1588 Timer Nanoseconds Register"
            },
            "TA": {
              "offset": "0x1D8",
              "size": 32,
              "description": "1588 Timer Adjust Register"
            },
            "TI": {
              "offset": "0x1DC",
              "size": 32,
              "description": "1588 Timer Increment Register"
            },
            "EFTS": {
              "offset": "0x1E0",
              "size": 32,
              "description": "PTP Event Frame Transmitted Seconds"
            },
            "EFTN": {
              "offset": "0x1E4",
              "size": 32,
              "description": "PTP Event Frame Transmitted Nanoseconds"
            },
            "EFRS": {
              "offset": "0x1E8",
              "size": 32,
              "description": "PTP Event Frame Received Seconds"
            },
            "EFRN": {
              "offset": "0x1EC",
              "size": 32,
              "description": "PTP Event Frame Received Nanoseconds"
            },
            "PEFTS": {
              "offset": "0x1F0",
              "size": 32,
              "description": "PTP Peer Event Frame Transmitted Seconds"
            },
            "PEFTN": {
              "offset": "0x1F4",
              "size": 32,
              "description": "PTP Peer Event Frame Transmitted Nanoseconds"
            },
            "PEFRS": {
              "offset": "0x1F8",
              "size": 32,
              "description": "PTP Peer Event Frame Received Seconds"
            },
            "PEFRN": {
              "offset": "0x1FC",
              "size": 32,
              "description": "PTP Peer Event Frame Received Nanoseconds"
            },
            "ISRPQ[%s]": {
              "offset": "0x400",
              "size": 32,
              "description": "Interrupt Status Register Priority Queue"
            },
            "TBQBAPQ[%s]": {
              "offset": "0x440",
              "size": 32,
              "description": "Transmit Buffer Queue Base Address Priority Queue"
            },
            "RBQBAPQ[%s]": {
              "offset": "0x480",
              "size": 32,
              "description": "Receive Buffer Queue Base Address Priority Queue"
            },
            "RBSRPQ[%s]": {
              "offset": "0x4A0",
              "size": 32,
              "description": "Receive Buffer Size Register Priority Queue"
            },
            "ST1RPQ[%s]": {
              "offset": "0x500",
              "size": 32,
              "description": "Screening Type1 Register Priority Queue"
            },
            "ST2RPQ[%s]": {
              "offset": "0x540",
              "size": 32,
              "description": "Screening Type2 Register Priority Queue"
            },
            "IERPQ[%s]": {
              "offset": "0x600",
              "size": 32,
              "description": "Interrupt Enable Register Priority Queue"
            },
            "IDRPQ[%s]": {
              "offset": "0x620",
              "size": 32,
              "description": "Interrupt Disable Register Priority Queue"
            },
            "IMRPQ[%s]": {
              "offset": "0x640",
              "size": 32,
              "description": "Interrupt Mask Register Priority Queue"
            }
          },
          "bits": {
            "NCR": {
              "LB": {
                "bit": 0,
                "description": "Loop Back"
              },
              "LBL": {
                "bit": 1,
                "description": "Loop Back Local"
              },
              "RXEN": {
                "bit": 2,
                "description": "Receive Enable"
              },
              "TXEN": {
                "bit": 3,
                "description": "Transmit Enable"
              },
              "MPE": {
                "bit": 4,
                "description": "Management Port Enable"
              },
              "CLRSTAT": {
                "bit": 5,
                "description": "Clear Statistics Registers"
              },
              "INCSTAT": {
                "bit": 6,
                "description": "Increment Statistics Registers"
              },
              "WESTAT": {
                "bit": 7,
                "description": "Write Enable for Statistics Registers"
              },
              "BP": {
                "bit": 8,
                "description": "Back pressure"
              },
              "TSTART": {
                "bit": 9,
                "description": "Start Transmission"
              },
              "THALT": {
                "bit": 10,
                "description": "Transmit Halt"
              },
              "TXPF": {
                "bit": 11,
                "description": "Transmit Pause Frame"
              },
              "TXZQPF": {
                "bit": 12,
                "description": "Transmit Zero Quantum Pause Frame"
              },
              "RDS": {
                "bit": 14,
                "description": "Read Snapshot"
              },
              "SRTSM": {
                "bit": 15,
                "description": "Store Receive Time Stamp to Memory"
              },
              "ENPBPR": {
                "bit": 16,
                "description": "Enable PFC Priority-based Pause Reception"
              },
              "TXPBPF": {
                "bit": 17,
                "description": "Transmit PFC Priority-based Pause Frame"
              },
              "FNP": {
                "bit": 18,
                "description": "Flush Next Packet"
              }
            },
            "NCFGR": {
              "SPD": {
                "bit": 0,
                "description": "Speed"
              },
              "FD": {
                "bit": 1,
                "description": "Full Duplex"
              },
              "DNVLAN": {
                "bit": 2,
                "description": "Discard Non-VLAN FRAMES"
              },
              "JFRAME": {
                "bit": 3,
                "description": "Jumbo Frame Size"
              },
              "CAF": {
                "bit": 4,
                "description": "Copy All Frames"
              },
              "NBC": {
                "bit": 5,
                "description": "No Broadcast"
              },
              "MTIHEN": {
                "bit": 6,
                "description": "Multicast Hash Enable"
              },
              "UNIHEN": {
                "bit": 7,
                "description": "Unicast Hash Enable"
              },
              "MAXFS": {
                "bit": 8,
                "description": "1536 Maximum Frame Size"
              },
              "GBE": {
                "bit": 10,
                "description": "Gigabit Mode Enable"
              },
              "PIS": {
                "bit": 11,
                "description": "Physical Interface Select"
              },
              "RTY": {
                "bit": 12,
                "description": "Retry Test"
              },
              "PEN": {
                "bit": 13,
                "description": "Pause Enable"
              },
              "RXBUFO": {
                "bit": 14,
                "description": "Receive Buffer Offset",
                "width": 2
              },
              "LFERD": {
                "bit": 16,
                "description": "Length Field Error Frame Discard"
              },
              "RFCS": {
                "bit": 17,
                "description": "Remove FCS"
              },
              "CLK": {
                "bit": 18,
                "description": "MDC CLock Division",
                "width": 3
              },
              "DBW": {
                "bit": 21,
                "description": "Data Bus Width",
                "width": 2
              },
              "DCPF": {
                "bit": 23,
                "description": "Disable Copy of Pause Frames"
              },
              "RXCOEN": {
                "bit": 24,
                "description": "Receive Checksum Offload Enable"
              },
              "EFRHD": {
                "bit": 25,
                "description": "Enable Frames Received in Half Duplex"
              },
              "IRXFCS": {
                "bit": 26,
                "description": "Ignore RX FCS"
              },
              "IPGSEN": {
                "bit": 28,
                "description": "IP Stretch Enable"
              },
              "RXBP": {
                "bit": 29,
                "description": "Receive Bad Preamble"
              },
              "IRXER": {
                "bit": 30,
                "description": "Ignore IPG rx_er"
              }
            },
            "NSR": {
              "MDIO": {
                "bit": 1,
                "description": "MDIO Input Status"
              },
              "IDLE": {
                "bit": 2,
                "description": "PHY Management Logic Idle"
              }
            },
            "UR": {
              "RGMII": {
                "bit": 0,
                "description": "RGMII Mode"
              },
              "HDFC": {
                "bit": 6,
                "description": "Half Duplex Flow Control"
              },
              "BPDG": {
                "bit": 7,
                "description": "BPDG Bypass Deglitchers"
              }
            },
            "DCFGR": {
              "FBLDO": {
                "bit": 0,
                "description": "Fixed Burst Length for DMA Data Operations:",
                "width": 5
              },
              "ESMA": {
                "bit": 6,
                "description": "Endian Swap Mode Enable for Management Descriptor Accesses"
              },
              "ESPA": {
                "bit": 7,
                "description": "Endian Swap Mode Enable for Packet Data Accesses"
              },
              "RXBMS": {
                "bit": 8,
                "description": "Receiver Packet Buffer Memory Size Select",
                "width": 2
              },
              "TXPBMS": {
                "bit": 10,
                "description": "Transmitter Packet Buffer Memory Size Select"
              },
              "TXCOEN": {
                "bit": 11,
                "description": "Transmitter Checksum Generation Offload Enable"
              },
              "DRBS": {
                "bit": 16,
                "description": "DMA Receive Buffer Size",
                "width": 8
              },
              "DDRP": {
                "bit": 24,
                "description": "DMA Discard Receive Packets"
              }
            },
            "TSR": {
              "UBR": {
                "bit": 0,
                "description": "Used Bit Read"
              },
              "COL": {
                "bit": 1,
                "description": "Collision Occurred"
              },
              "RLE": {
                "bit": 2,
                "description": "Retry Limit Exceeded"
              },
              "TXGO": {
                "bit": 3,
                "description": "Transmit Go"
              },
              "TFC": {
                "bit": 4,
                "description": "Transmit Frame Corruption due to AHB error"
              },
              "TXCOMP": {
                "bit": 5,
                "description": "Transmit Complete"
              },
              "UND": {
                "bit": 6,
                "description": "Transmit Under Run"
              },
              "LCO": {
                "bit": 7,
                "description": "Late Collision Occurred"
              },
              "HRESP": {
                "bit": 8,
                "description": "HRESP Not OK"
              }
            },
            "RBQB": {
              "ADDR": {
                "bit": 2,
                "description": "Receive buffer queue base address",
                "width": 30
              }
            },
            "TBQB": {
              "ADDR": {
                "bit": 2,
                "description": "Transmit Buffer Queue Base Address",
                "width": 30
              }
            },
            "RSR": {
              "BNA": {
                "bit": 0,
                "description": "Buffer Not Available"
              },
              "REC": {
                "bit": 1,
                "description": "Frame Received"
              },
              "RXOVR": {
                "bit": 2,
                "description": "Receive Overrun"
              },
              "HNO": {
                "bit": 3,
                "description": "HRESP Not OK"
              }
            },
            "ISR": {
              "MFS": {
                "bit": 0,
                "description": "Management Frame Sent"
              },
              "RCOMP": {
                "bit": 1,
                "description": "Receive Complete"
              },
              "RXUBR": {
                "bit": 2,
                "description": "RX Used Bit Read"
              },
              "TXUBR": {
                "bit": 3,
                "description": "TX Used Bit Read"
              },
              "TUR": {
                "bit": 4,
                "description": "Transmit Under Run"
              },
              "RLEX": {
                "bit": 5,
                "description": "Retry Limit Exceeded or Late Collision"
              },
              "TFC": {
                "bit": 6,
                "description": "Transmit Frame Corruption due to AHB error"
              },
              "TCOMP": {
                "bit": 7,
                "description": "Transmit Complete"
              },
              "ROVR": {
                "bit": 10,
                "description": "Receive Overrun"
              },
              "HRESP": {
                "bit": 11,
                "description": "HRESP Not OK"
              },
              "PFNZ": {
                "bit": 12,
                "description": "Pause Frame with Non-zero Pause Quantum Received"
              },
              "PTZ": {
                "bit": 13,
                "description": "Pause Time Zero"
              },
              "PFTR": {
                "bit": 14,
                "description": "Pause Frame Transmitted"
              },
              "EXINT": {
                "bit": 15,
                "description": "External Interrupt"
              },
              "DRQFR": {
                "bit": 18,
                "description": "PTP Delay Request Frame Received"
              },
              "SFR": {
                "bit": 19,
                "description": "PTP Sync Frame Received"
              },
              "DRQFT": {
                "bit": 20,
                "description": "PTP Delay Request Frame Transmitted"
              },
              "SFT": {
                "bit": 21,
                "description": "PTP Sync Frame Transmitted"
              },
              "PDRQFR": {
                "bit": 22,
                "description": "PDelay Request Frame Received"
              },
              "PDRSFR": {
                "bit": 23,
                "description": "PDelay Response Frame Received"
              },
              "PDRQFT": {
                "bit": 24,
                "description": "PDelay Request Frame Transmitted"
              },
              "PDRSFT": {
                "bit": 25,
                "description": "PDelay Response Frame Transmitted"
              },
              "SRI": {
                "bit": 26,
                "description": "TSU Seconds Register Increment"
              },
              "WOL": {
                "bit": 28,
                "description": "Wake On LAN"
              }
            },
            "IER": {
              "MFS": {
                "bit": 0,
                "description": "Management Frame Sent"
              },
              "RCOMP": {
                "bit": 1,
                "description": "Receive Complete"
              },
              "RXUBR": {
                "bit": 2,
                "description": "RX Used Bit Read"
              },
              "TXUBR": {
                "bit": 3,
                "description": "TX Used Bit Read"
              },
              "TUR": {
                "bit": 4,
                "description": "Transmit Under Run"
              },
              "RLEX": {
                "bit": 5,
                "description": "Retry Limit Exceeded or Late Collision"
              },
              "TFC": {
                "bit": 6,
                "description": "Transmit Frame Corruption due to AHB error"
              },
              "TCOMP": {
                "bit": 7,
                "description": "Transmit Complete"
              },
              "ROVR": {
                "bit": 10,
                "description": "Receive Overrun"
              },
              "HRESP": {
                "bit": 11,
                "description": "HRESP Not OK"
              },
              "PFNZ": {
                "bit": 12,
                "description": "Pause Frame with Non-zero Pause Quantum Received"
              },
              "PTZ": {
                "bit": 13,
                "description": "Pause Time Zero"
              },
              "PFTR": {
                "bit": 14,
                "description": "Pause Frame Transmitted"
              },
              "EXINT": {
                "bit": 15,
                "description": "External Interrupt"
              },
              "DRQFR": {
                "bit": 18,
                "description": "PTP Delay Request Frame Received"
              },
              "SFR": {
                "bit": 19,
                "description": "PTP Sync Frame Received"
              },
              "DRQFT": {
                "bit": 20,
                "description": "PTP Delay Request Frame Transmitted"
              },
              "SFT": {
                "bit": 21,
                "description": "PTP Sync Frame Transmitted"
              },
              "PDRQFR": {
                "bit": 22,
                "description": "PDelay Request Frame Received"
              },
              "PDRSFR": {
                "bit": 23,
                "description": "PDelay Response Frame Received"
              },
              "PDRQFT": {
                "bit": 24,
                "description": "PDelay Request Frame Transmitted"
              },
              "PDRSFT": {
                "bit": 25,
                "description": "PDelay Response Frame Transmitted"
              },
              "SRI": {
                "bit": 26,
                "description": "TSU Seconds Register Increment"
              },
              "WOL": {
                "bit": 28,
                "description": "Wake On LAN"
              }
            },
            "IDR": {
              "MFS": {
                "bit": 0,
                "description": "Management Frame Sent"
              },
              "RCOMP": {
                "bit": 1,
                "description": "Receive Complete"
              },
              "RXUBR": {
                "bit": 2,
                "description": "RX Used Bit Read"
              },
              "TXUBR": {
                "bit": 3,
                "description": "TX Used Bit Read"
              },
              "TUR": {
                "bit": 4,
                "description": "Transmit Under Run"
              },
              "RLEX": {
                "bit": 5,
                "description": "Retry Limit Exceeded or Late Collision"
              },
              "TFC": {
                "bit": 6,
                "description": "Transmit Frame Corruption due to AHB error"
              },
              "TCOMP": {
                "bit": 7,
                "description": "Transmit Complete"
              },
              "ROVR": {
                "bit": 10,
                "description": "Receive Overrun"
              },
              "HRESP": {
                "bit": 11,
                "description": "HRESP Not OK"
              },
              "PFNZ": {
                "bit": 12,
                "description": "Pause Frame with Non-zero Pause Quantum Received"
              },
              "PTZ": {
                "bit": 13,
                "description": "Pause Time Zero"
              },
              "PFTR": {
                "bit": 14,
                "description": "Pause Frame Transmitted"
              },
              "EXINT": {
                "bit": 15,
                "description": "External Interrupt"
              },
              "DRQFR": {
                "bit": 18,
                "description": "PTP Delay Request Frame Received"
              },
              "SFR": {
                "bit": 19,
                "description": "PTP Sync Frame Received"
              },
              "DRQFT": {
                "bit": 20,
                "description": "PTP Delay Request Frame Transmitted"
              },
              "SFT": {
                "bit": 21,
                "description": "PTP Sync Frame Transmitted"
              },
              "PDRQFR": {
                "bit": 22,
                "description": "PDelay Request Frame Received"
              },
              "PDRSFR": {
                "bit": 23,
                "description": "PDelay Response Frame Received"
              },
              "PDRQFT": {
                "bit": 24,
                "description": "PDelay Request Frame Transmitted"
              },
              "PDRSFT": {
                "bit": 25,
                "description": "PDelay Response Frame Transmitted"
              },
              "SRI": {
                "bit": 26,
                "description": "TSU Seconds Register Increment"
              },
              "WOL": {
                "bit": 28,
                "description": "Wake On LAN"
              }
            },
            "IMR": {
              "MFS": {
                "bit": 0,
                "description": "Management Frame Sent"
              },
              "RCOMP": {
                "bit": 1,
                "description": "Receive Complete"
              },
              "RXUBR": {
                "bit": 2,
                "description": "RX Used Bit Read"
              },
              "TXUBR": {
                "bit": 3,
                "description": "TX Used Bit Read"
              },
              "TUR": {
                "bit": 4,
                "description": "Transmit Under Run"
              },
              "RLEX": {
                "bit": 5,
                "description": "Retry Limit Exceeded or Late Collision"
              },
              "TFC": {
                "bit": 6,
                "description": "Transmit Frame Corruption due to AHB error"
              },
              "TCOMP": {
                "bit": 7,
                "description": "Transmit Complete"
              },
              "ROVR": {
                "bit": 10,
                "description": "Receive Overrun"
              },
              "HRESP": {
                "bit": 11,
                "description": "HRESP Not OK"
              },
              "PFNZ": {
                "bit": 12,
                "description": "Pause Frame with Non-zero Pause Quantum Received"
              },
              "PTZ": {
                "bit": 13,
                "description": "Pause Time Zero"
              },
              "PFTR": {
                "bit": 14,
                "description": "Pause Frame Transmitted"
              },
              "EXINT": {
                "bit": 15,
                "description": "External Interrupt"
              },
              "DRQFR": {
                "bit": 18,
                "description": "PTP Delay Request Frame Received"
              },
              "SFR": {
                "bit": 19,
                "description": "PTP Sync Frame Received"
              },
              "DRQFT": {
                "bit": 20,
                "description": "PTP Delay Request Frame Transmitted"
              },
              "SFT": {
                "bit": 21,
                "description": "PTP Sync Frame Transmitted"
              },
              "PDRQFR": {
                "bit": 22,
                "description": "PDelay Request Frame Received"
              },
              "PDRSFR": {
                "bit": 23,
                "description": "PDelay Response Frame Received"
              },
              "PDRQFT": {
                "bit": 24,
                "description": "PDelay Request Frame Transmitted"
              },
              "PDRSFT": {
                "bit": 25,
                "description": "PDelay Response Frame Transmitted"
              }
            },
            "MAN": {
              "DATA": {
                "bit": 0,
                "description": "PHY Data",
                "width": 16
              },
              "WTN": {
                "bit": 16,
                "description": "Write Ten",
                "width": 2
              },
              "REGA": {
                "bit": 18,
                "description": "Register Address",
                "width": 5
              },
              "PHYA": {
                "bit": 23,
                "description": "PHY Address",
                "width": 5
              },
              "OP": {
                "bit": 28,
                "description": "Operation",
                "width": 2
              },
              "CLTTO": {
                "bit": 30,
                "description": "Clause 22 Operation"
              },
              "WZO": {
                "bit": 31,
                "description": "Write ZERO"
              }
            },
            "RPQ": {
              "RPQ": {
                "bit": 0,
                "description": "Received Pause Quantum",
                "width": 16
              }
            },
            "TPQ": {
              "TPQ": {
                "bit": 0,
                "description": "Transmit Pause Quantum",
                "width": 16
              }
            },
            "TPSF": {
              "TPB1ADR": {
                "bit": 0,
                "description": "tx_pbuf_addr-1:0",
                "width": 12
              },
              "ENTXP": {
                "bit": 31,
                "description": "Enable TX Partial Store and Forward Operation"
              }
            },
            "RPSF": {
              "RPB1ADR": {
                "bit": 0,
                "description": "rx_pbuf_addr-1:0",
                "width": 12
              },
              "ENRXP": {
                "bit": 31,
                "description": "Enable RX Partial Store and Forward Operation"
              }
            },
            "HRB": {
              "ADDR": {
                "bit": 0,
                "description": "Hash Address",
                "width": 32
              }
            },
            "HRT": {
              "ADDR": {
                "bit": 0,
                "description": "Hash Address",
                "width": 32
              }
            },
            "SAB1": {
              "ADDR": {
                "bit": 0,
                "description": "Specific Address 1",
                "width": 32
              }
            },
            "SAT1": {
              "ADDR": {
                "bit": 0,
                "description": "Specific Address 1",
                "width": 16
              }
            },
            "SAB2": {
              "ADDR": {
                "bit": 0,
                "description": "Specific Address 2",
                "width": 32
              }
            },
            "SAT2": {
              "ADDR": {
                "bit": 0,
                "description": "Specific Address 2",
                "width": 16
              }
            },
            "SAB3": {
              "ADDR": {
                "bit": 0,
                "description": "Specific Address 3",
                "width": 32
              }
            },
            "SAT3": {
              "ADDR": {
                "bit": 0,
                "description": "Specific Address 3",
                "width": 16
              }
            },
            "SAB4": {
              "ADDR": {
                "bit": 0,
                "description": "Specific Address 4",
                "width": 32
              }
            },
            "SAT4": {
              "ADDR": {
                "bit": 0,
                "description": "Specific Address 4",
                "width": 16
              }
            },
            "TIDM[%s]": {
              "TID": {
                "bit": 0,
                "description": "Type ID Match 1",
                "width": 16
              }
            },
            "WOL": {
              "IP": {
                "bit": 0,
                "description": "ARP Request IP Address",
                "width": 16
              },
              "MAG": {
                "bit": 16,
                "description": "Magic Packet Event Enable"
              },
              "ARP": {
                "bit": 17,
                "description": "ARP Request IP Address"
              },
              "SA1": {
                "bit": 18,
                "description": "Specific Address Register 1 Event Enable"
              },
              "MTI": {
                "bit": 19,
                "description": "Multicast Hash Event Enable"
              }
            },
            "IPGS": {
              "FL": {
                "bit": 0,
                "description": "Frame Length",
                "width": 16
              }
            },
            "SVLAN": {
              "VLAN_TYPE": {
                "bit": 0,
                "description": "User Defined VLAN_TYPE Field",
                "width": 16
              },
              "ESVLAN": {
                "bit": 31,
                "description": "Enable Stacked VLAN Processing Mode"
              }
            },
            "TPFCP": {
              "PEV": {
                "bit": 0,
                "description": "Priority Enable Vector",
                "width": 8
              },
              "PQ": {
                "bit": 8,
                "description": "Pause Quantum",
                "width": 8
              }
            },
            "SAMB1": {
              "ADDR": {
                "bit": 0,
                "description": "Specific Address 1 Mask",
                "width": 32
              }
            },
            "SAMT1": {
              "ADDR": {
                "bit": 0,
                "description": "Specific Address 1 Mask",
                "width": 16
              }
            },
            "OTLO": {
              "TXO": {
                "bit": 0,
                "description": "Transmitted Octets",
                "width": 32
              }
            },
            "OTHI": {
              "TXO": {
                "bit": 0,
                "description": "Transmitted Octets",
                "width": 16
              }
            },
            "FT": {
              "FTX": {
                "bit": 0,
                "description": "Frames Transmitted without Error",
                "width": 32
              }
            },
            "BCFT": {
              "BFTX": {
                "bit": 0,
                "description": "Broadcast Frames Transmitted without Error",
                "width": 32
              }
            },
            "MFT": {
              "MFTX": {
                "bit": 0,
                "description": "Multicast Frames Transmitted without Error",
                "width": 32
              }
            },
            "PFT": {
              "PFTX": {
                "bit": 0,
                "description": "Pause Frames Transmitted Register",
                "width": 16
              }
            },
            "BFT64": {
              "NFTX": {
                "bit": 0,
                "description": "64 Byte Frames Transmitted without Error",
                "width": 32
              }
            },
            "TBFT127": {
              "NFTX": {
                "bit": 0,
                "description": "65 to 127 Byte Frames Transmitted without Error",
                "width": 32
              }
            },
            "TBFT255": {
              "NFTX": {
                "bit": 0,
                "description": "128 to 255 Byte Frames Transmitted without Error",
                "width": 32
              }
            },
            "TBFT511": {
              "NFTX": {
                "bit": 0,
                "description": "256 to 511 Byte Frames Transmitted without Error",
                "width": 32
              }
            },
            "TBFT1023": {
              "NFTX": {
                "bit": 0,
                "description": "512 to 1023 Byte Frames Transmitted without Error",
                "width": 32
              }
            },
            "TBFT1518": {
              "NFTX": {
                "bit": 0,
                "description": "1024 to 1518 Byte Frames Transmitted without Error",
                "width": 32
              }
            },
            "GTBFT1518": {
              "NFTX": {
                "bit": 0,
                "description": "Greater than 1518 Byte Frames Transmitted without Error",
                "width": 32
              }
            },
            "TUR": {
              "TXUNR": {
                "bit": 0,
                "description": "Transmit Under Runs",
                "width": 10
              }
            },
            "SCF": {
              "SCOL": {
                "bit": 0,
                "description": "Single Collision",
                "width": 18
              }
            },
            "MCF": {
              "MCOL": {
                "bit": 0,
                "description": "Multiple Collision",
                "width": 18
              }
            },
            "EC": {
              "XCOL": {
                "bit": 0,
                "description": "Excessive Collisions",
                "width": 10
              }
            },
            "LC": {
              "LCOL": {
                "bit": 0,
                "description": "Late Collisions",
                "width": 10
              }
            },
            "DTF": {
              "DEFT": {
                "bit": 0,
                "description": "Deferred Transmission",
                "width": 18
              }
            },
            "CSE": {
              "CSR": {
                "bit": 0,
                "description": "Carrier Sense Error",
                "width": 10
              }
            },
            "ORLO": {
              "RXO": {
                "bit": 0,
                "description": "Received Octets",
                "width": 32
              }
            },
            "ORHI": {
              "RXO": {
                "bit": 0,
                "description": "Received Octets",
                "width": 16
              }
            },
            "FR": {
              "FRX": {
                "bit": 0,
                "description": "Frames Received without Error",
                "width": 32
              }
            },
            "BCFR": {
              "BFRX": {
                "bit": 0,
                "description": "Broadcast Frames Received without Error",
                "width": 32
              }
            },
            "MFR": {
              "MFRX": {
                "bit": 0,
                "description": "Multicast Frames Received without Error",
                "width": 32
              }
            },
            "PFR": {
              "PFRX": {
                "bit": 0,
                "description": "Pause Frames Received Register",
                "width": 16
              }
            },
            "BFR64": {
              "NFRX": {
                "bit": 0,
                "description": "64 Byte Frames Received without Error",
                "width": 32
              }
            },
            "TBFR127": {
              "NFRX": {
                "bit": 0,
                "description": "65 to 127 Byte Frames Received without Error",
                "width": 32
              }
            },
            "TBFR255": {
              "NFRX": {
                "bit": 0,
                "description": "128 to 255 Byte Frames Received without Error",
                "width": 32
              }
            },
            "TBFR511": {
              "NFRX": {
                "bit": 0,
                "description": "256 to 511 Byte Frames Received without Error",
                "width": 32
              }
            },
            "TBFR1023": {
              "NFRX": {
                "bit": 0,
                "description": "512 to 1023 Byte Frames Received without Error",
                "width": 32
              }
            },
            "TBFR1518": {
              "NFRX": {
                "bit": 0,
                "description": "1024 to 1518 Byte Frames Received without Error",
                "width": 32
              }
            },
            "TMXBFR": {
              "NFRX": {
                "bit": 0,
                "description": "1519 to Maximum Byte Frames Received without Error",
                "width": 32
              }
            },
            "UFR": {
              "UFRX": {
                "bit": 0,
                "description": "Undersize Frames Received",
                "width": 10
              }
            },
            "OFR": {
              "OFRX": {
                "bit": 0,
                "description": "Oversized Frames Received",
                "width": 10
              }
            },
            "JR": {
              "JRX": {
                "bit": 0,
                "description": "Jabbers Received",
                "width": 10
              }
            },
            "FCSE": {
              "FCKR": {
                "bit": 0,
                "description": "Frame Check Sequence Errors",
                "width": 10
              }
            },
            "LFFE": {
              "LFER": {
                "bit": 0,
                "description": "Length Field Frame Errors",
                "width": 10
              }
            },
            "RSE": {
              "RXSE": {
                "bit": 0,
                "description": "Receive Symbol Errors",
                "width": 10
              }
            },
            "AE": {
              "AER": {
                "bit": 0,
                "description": "Alignment Errors",
                "width": 10
              }
            },
            "RRE": {
              "RXRER": {
                "bit": 0,
                "description": "Receive Resource Errors",
                "width": 18
              }
            },
            "ROE": {
              "RXOVR": {
                "bit": 0,
                "description": "Receive Overruns",
                "width": 10
              }
            },
            "IHCE": {
              "HCKER": {
                "bit": 0,
                "description": "IP Header Checksum Errors",
                "width": 8
              }
            },
            "TCE": {
              "TCKER": {
                "bit": 0,
                "description": "TCP Checksum Errors",
                "width": 8
              }
            },
            "UCE": {
              "UCKER": {
                "bit": 0,
                "description": "UDP Checksum Errors",
                "width": 8
              }
            },
            "TSSS": {
              "VTS": {
                "bit": 0,
                "description": "Value of Timer Seconds Register Capture",
                "width": 32
              }
            },
            "TSSN": {
              "VTN": {
                "bit": 0,
                "description": "Value Timer Nanoseconds Register Capture",
                "width": 30
              }
            },
            "TS": {
              "TCS": {
                "bit": 0,
                "description": "Timer Count in Seconds",
                "width": 32
              }
            },
            "TN": {
              "TNS": {
                "bit": 0,
                "description": "Timer Count in Nanoseconds",
                "width": 30
              }
            },
            "TA": {
              "ITDT": {
                "bit": 0,
                "description": "Increment/Decrement",
                "width": 30
              },
              "ADJ": {
                "bit": 31,
                "description": "Adjust 1588 Timer"
              }
            },
            "TI": {
              "CNS": {
                "bit": 0,
                "description": "Count Nanoseconds",
                "width": 8
              },
              "ACNS": {
                "bit": 8,
                "description": "Alternative Count Nanoseconds",
                "width": 8
              },
              "NIT": {
                "bit": 16,
                "description": "Number of Increments",
                "width": 8
              }
            },
            "EFTS": {
              "RUD": {
                "bit": 0,
                "description": "Register Update",
                "width": 32
              }
            },
            "EFTN": {
              "RUD": {
                "bit": 0,
                "description": "Register Update",
                "width": 30
              }
            },
            "EFRS": {
              "RUD": {
                "bit": 0,
                "description": "Register Update",
                "width": 32
              }
            },
            "EFRN": {
              "RUD": {
                "bit": 0,
                "description": "Register Update",
                "width": 30
              }
            },
            "PEFTS": {
              "RUD": {
                "bit": 0,
                "description": "Register Update",
                "width": 32
              }
            },
            "PEFTN": {
              "RUD": {
                "bit": 0,
                "description": "Register Update",
                "width": 30
              }
            },
            "PEFRS": {
              "RUD": {
                "bit": 0,
                "description": "Register Update",
                "width": 32
              }
            },
            "PEFRN": {
              "RUD": {
                "bit": 0,
                "description": "Register Update",
                "width": 30
              }
            },
            "ISRPQ[%s]": {
              "RCOMP": {
                "bit": 1,
                "description": "Receive Complete"
              },
              "RXUBR": {
                "bit": 2,
                "description": "RX Used Bit Read"
              },
              "RLEX": {
                "bit": 5,
                "description": "Retry Limit Exceeded or Late Collision"
              },
              "TFC": {
                "bit": 6,
                "description": "Transmit Frame Corruption due to AHB error"
              },
              "TCOMP": {
                "bit": 7,
                "description": "Transmit Complete"
              },
              "ROVR": {
                "bit": 10,
                "description": "Receive Overrun"
              },
              "HRESP": {
                "bit": 11,
                "description": "HRESP Not OK"
              }
            },
            "TBQBAPQ[%s]": {
              "TXBQBA": {
                "bit": 2,
                "description": "Transmit Buffer Queue Base Address",
                "width": 6
              }
            },
            "RBQBAPQ[%s]": {
              "RXBQBA": {
                "bit": 2,
                "description": "Receive Buffer Queue Base Address",
                "width": 6
              }
            },
            "RBSRPQ[%s]": {
              "RBS": {
                "bit": 0,
                "description": "Receive Buffer Size",
                "width": 16
              }
            },
            "ST1RPQ[%s]": {
              "QNB": {
                "bit": 0,
                "description": "Que Number (0->7)",
                "width": 4
              },
              "DSTCM": {
                "bit": 4,
                "description": "Differentiated Services or Traffic Class Match",
                "width": 8
              },
              "UDPM": {
                "bit": 12,
                "description": "UDP Port Match",
                "width": 16
              },
              "DSTCE": {
                "bit": 28,
                "description": "Differentiated Services or Traffic Class Match Enable"
              },
              "UDPE": {
                "bit": 29,
                "description": "UDP Port Match Enable"
              }
            },
            "ST2RPQ[%s]": {
              "QNB": {
                "bit": 0,
                "description": "Que Number (0->7)",
                "width": 4
              },
              "VLANP": {
                "bit": 4,
                "description": "VLAN Priority",
                "width": 4
              },
              "VLANE": {
                "bit": 8,
                "description": "VLAN Enable"
              }
            },
            "IERPQ[%s]": {
              "RCOMP": {
                "bit": 1,
                "description": "Receive Complete"
              },
              "RXUBR": {
                "bit": 2,
                "description": "RX Used Bit Read"
              },
              "RLEX": {
                "bit": 5,
                "description": "Retry Limit Exceeded or Late Collision"
              },
              "TFC": {
                "bit": 6,
                "description": "Transmit Frame Corruption due to AHB error"
              },
              "TCOMP": {
                "bit": 7,
                "description": "Transmit Complete"
              },
              "ROVR": {
                "bit": 10,
                "description": "Receive Overrun"
              },
              "HRESP": {
                "bit": 11,
                "description": "HRESP Not OK"
              }
            },
            "IDRPQ[%s]": {
              "RCOMP": {
                "bit": 1,
                "description": "Receive Complete"
              },
              "RXUBR": {
                "bit": 2,
                "description": "RX Used Bit Read"
              },
              "RLEX": {
                "bit": 5,
                "description": "Retry Limit Exceeded or Late Collision"
              },
              "TFC": {
                "bit": 6,
                "description": "Transmit Frame Corruption due to AHB error"
              },
              "TCOMP": {
                "bit": 7,
                "description": "Transmit Complete"
              },
              "ROVR": {
                "bit": 10,
                "description": "Receive Overrun"
              },
              "HRESP": {
                "bit": 11,
                "description": "HRESP Not OK"
              }
            },
            "IMRPQ[%s]": {
              "RCOMP": {
                "bit": 1,
                "description": "Receive Complete"
              },
              "RXUBR": {
                "bit": 2,
                "description": "RX Used Bit Read"
              },
              "RLEX": {
                "bit": 5,
                "description": "Retry Limit Exceeded or Late Collision"
              },
              "AHB": {
                "bit": 6,
                "description": "AHB Error"
              },
              "TCOMP": {
                "bit": 7,
                "description": "Transmit Complete"
              },
              "ROVR": {
                "bit": 10,
                "description": "Receive Overrun"
              },
              "HRESP": {
                "bit": 11,
                "description": "HRESP Not OK"
              }
            }
          }
        },
        "PWM": {
          "instances": [
            {
              "name": "PWM",
              "base": "0xF002C000",
              "irq": 28
            }
          ],
          "registers": {
            "CLK": {
              "offset": "0x00",
              "size": 32,
              "description": "PWM Clock Register"
            },
            "ENA": {
              "offset": "0x04",
              "size": 32,
              "description": "PWM Enable Register"
            },
            "DIS": {
              "offset": "0x08",
              "size": 32,
              "description": "PWM Disable Register"
            },
            "SR": {
              "offset": "0x0C",
              "size": 32,
              "description": "PWM Status Register"
            },
            "IER1": {
              "offset": "0x10",
              "size": 32,
              "description": "PWM Interrupt Enable Register 1"
            },
            "IDR1": {
              "offset": "0x14",
              "size": 32,
              "description": "PWM Interrupt Disable Register 1"
            },
            "IMR1": {
              "offset": "0x18",
              "size": 32,
              "description": "PWM Interrupt Mask Register 1"
            },
            "ISR1": {
              "offset": "0x1C",
              "size": 32,
              "description": "PWM Interrupt Status Register 1"
            },
            "SCM": {
              "offset": "0x20",
              "size": 32,
              "description": "PWM Sync Channels Mode Register"
            },
            "SCUC": {
              "offset": "0x28",
              "size": 32,
              "description": "PWM Sync Channels Update Control Register"
            },
            "SCUP": {
              "offset": "0x2C",
              "size": 32,
              "description": "PWM Sync Channels Update Period Register"
            },
            "SCUPUPD": {
              "offset": "0x30",
              "size": 32,
              "description": "PWM Sync Channels Update Period Update Register"
            },
            "IER2": {
              "offset": "0x34",
              "size": 32,
              "description": "PWM Interrupt Enable Register 2"
            },
            "IDR2": {
              "offset": "0x38",
              "size": 32,
              "description": "PWM Interrupt Disable Register 2"
            },
            "IMR2": {
              "offset": "0x3C",
              "size": 32,
              "description": "PWM Interrupt Mask Register 2"
            },
            "ISR2": {
              "offset": "0x40",
              "size": 32,
              "description": "PWM Interrupt Status Register 2"
            },
            "OOV": {
              "offset": "0x44",
              "size": 32,
              "description": "PWM Output Override Value Register"
            },
            "OS": {
              "offset": "0x48",
              "size": 32,
              "description": "PWM Output Selection Register"
            },
            "OSS": {
              "offset": "0x4C",
              "size": 32,
              "description": "PWM Output Selection Set Register"
            },
            "OSC": {
              "offset": "0x50",
              "size": 32,
              "description": "PWM Output Selection Clear Register"
            },
            "OSSUPD": {
              "offset": "0x54",
              "size": 32,
              "description": "PWM Output Selection Set Update Register"
            },
            "OSCUPD": {
              "offset": "0x58",
              "size": 32,
              "description": "PWM Output Selection Clear Update Register"
            },
            "FMR": {
              "offset": "0x5C",
              "size": 32,
              "description": "PWM Fault Mode Register"
            },
            "FSR": {
              "offset": "0x60",
              "size": 32,
              "description": "PWM Fault Status Register"
            },
            "FCR": {
              "offset": "0x64",
              "size": 32,
              "description": "PWM Fault Clear Register"
            },
            "FPV": {
              "offset": "0x68",
              "size": 32,
              "description": "PWM Fault Protection Value Register"
            },
            "FPE": {
              "offset": "0x6C",
              "size": 32,
              "description": "PWM Fault Protection Enable Register"
            },
            "ELMR[%s]": {
              "offset": "0x7C",
              "size": 32,
              "description": "PWM Event Line 0 Mode Register"
            },
            "SMMR": {
              "offset": "0xB0",
              "size": 32,
              "description": "PWM Stepper Motor Mode Register"
            },
            "WPCR": {
              "offset": "0xE4",
              "size": 32,
              "description": "PWM Write Protect Control Register"
            },
            "WPSR": {
              "offset": "0xE8",
              "size": 32,
              "description": "PWM Write Protect Status Register"
            },
            "CMPV0": {
              "offset": "0x130",
              "size": 32,
              "description": "PWM Comparison 0 Value Register"
            },
            "CMPVUPD0": {
              "offset": "0x134",
              "size": 32,
              "description": "PWM Comparison 0 Value Update Register"
            },
            "CMPM0": {
              "offset": "0x138",
              "size": 32,
              "description": "PWM Comparison 0 Mode Register"
            },
            "CMPMUPD0": {
              "offset": "0x13C",
              "size": 32,
              "description": "PWM Comparison 0 Mode Update Register"
            },
            "CMPV1": {
              "offset": "0x140",
              "size": 32,
              "description": "PWM Comparison 1 Value Register"
            },
            "CMPVUPD1": {
              "offset": "0x144",
              "size": 32,
              "description": "PWM Comparison 1 Value Update Register"
            },
            "CMPM1": {
              "offset": "0x148",
              "size": 32,
              "description": "PWM Comparison 1 Mode Register"
            },
            "CMPMUPD1": {
              "offset": "0x14C",
              "size": 32,
              "description": "PWM Comparison 1 Mode Update Register"
            },
            "CMPV2": {
              "offset": "0x150",
              "size": 32,
              "description": "PWM Comparison 2 Value Register"
            },
            "CMPVUPD2": {
              "offset": "0x154",
              "size": 32,
              "description": "PWM Comparison 2 Value Update Register"
            },
            "CMPM2": {
              "offset": "0x158",
              "size": 32,
              "description": "PWM Comparison 2 Mode Register"
            },
            "CMPMUPD2": {
              "offset": "0x15C",
              "size": 32,
              "description": "PWM Comparison 2 Mode Update Register"
            },
            "CMPV3": {
              "offset": "0x160",
              "size": 32,
              "description": "PWM Comparison 3 Value Register"
            },
            "CMPVUPD3": {
              "offset": "0x164",
              "size": 32,
              "description": "PWM Comparison 3 Value Update Register"
            },
            "CMPM3": {
              "offset": "0x168",
              "size": 32,
              "description": "PWM Comparison 3 Mode Register"
            },
            "CMPMUPD3": {
              "offset": "0x16C",
              "size": 32,
              "description": "PWM Comparison 3 Mode Update Register"
            },
            "CMPV4": {
              "offset": "0x170",
              "size": 32,
              "description": "PWM Comparison 4 Value Register"
            },
            "CMPVUPD4": {
              "offset": "0x174",
              "size": 32,
              "description": "PWM Comparison 4 Value Update Register"
            },
            "CMPM4": {
              "offset": "0x178",
              "size": 32,
              "description": "PWM Comparison 4 Mode Register"
            },
            "CMPMUPD4": {
              "offset": "0x17C",
              "size": 32,
              "description": "PWM Comparison 4 Mode Update Register"
            },
            "CMPV5": {
              "offset": "0x180",
              "size": 32,
              "description": "PWM Comparison 5 Value Register"
            },
            "CMPVUPD5": {
              "offset": "0x184",
              "size": 32,
              "description": "PWM Comparison 5 Value Update Register"
            },
            "CMPM5": {
              "offset": "0x188",
              "size": 32,
              "description": "PWM Comparison 5 Mode Register"
            },
            "CMPMUPD5": {
              "offset": "0x18C",
              "size": 32,
              "description": "PWM Comparison 5 Mode Update Register"
            },
            "CMPV6": {
              "offset": "0x190",
              "size": 32,
              "description": "PWM Comparison 6 Value Register"
            },
            "CMPVUPD6": {
              "offset": "0x194",
              "size": 32,
              "description": "PWM Comparison 6 Value Update Register"
            },
            "CMPM6": {
              "offset": "0x198",
              "size": 32,
              "description": "PWM Comparison 6 Mode Register"
            },
            "CMPMUPD6": {
              "offset": "0x19C",
              "size": 32,
              "description": "PWM Comparison 6 Mode Update Register"
            },
            "CMPV7": {
              "offset": "0x1A0",
              "size": 32,
              "description": "PWM Comparison 7 Value Register"
            },
            "CMPVUPD7": {
              "offset": "0x1A4",
              "size": 32,
              "description": "PWM Comparison 7 Value Update Register"
            },
            "CMPM7": {
              "offset": "0x1A8",
              "size": 32,
              "description": "PWM Comparison 7 Mode Register"
            },
            "CMPMUPD7": {
              "offset": "0x1AC",
              "size": 32,
              "description": "PWM Comparison 7 Mode Update Register"
            },
            "CMR0": {
              "offset": "0x200",
              "size": 32,
              "description": "PWM Channel Mode Register (ch_num = 0)"
            },
            "CDTY0": {
              "offset": "0x204",
              "size": 32,
              "description": "PWM Channel Duty Cycle Register (ch_num = 0)"
            },
            "CDTYUPD0": {
              "offset": "0x208",
              "size": 32,
              "description": "PWM Channel Duty Cycle Update Register (ch_num = 0)"
            },
            "CPRD0": {
              "offset": "0x20C",
              "size": 32,
              "description": "PWM Channel Period Register (ch_num = 0)"
            },
            "CPRDUPD0": {
              "offset": "0x210",
              "size": 32,
              "description": "PWM Channel Period Update Register (ch_num = 0)"
            },
            "CCNT0": {
              "offset": "0x214",
              "size": 32,
              "description": "PWM Channel Counter Register (ch_num = 0)"
            },
            "DT0": {
              "offset": "0x218",
              "size": 32,
              "description": "PWM Channel Dead Time Register (ch_num = 0)"
            },
            "DTUPD0": {
              "offset": "0x21C",
              "size": 32,
              "description": "PWM Channel Dead Time Update Register (ch_num = 0)"
            },
            "CMR1": {
              "offset": "0x220",
              "size": 32,
              "description": "PWM Channel Mode Register (ch_num = 1)"
            },
            "CDTY1": {
              "offset": "0x224",
              "size": 32,
              "description": "PWM Channel Duty Cycle Register (ch_num = 1)"
            },
            "CDTYUPD1": {
              "offset": "0x228",
              "size": 32,
              "description": "PWM Channel Duty Cycle Update Register (ch_num = 1)"
            },
            "CPRD1": {
              "offset": "0x22C",
              "size": 32,
              "description": "PWM Channel Period Register (ch_num = 1)"
            },
            "CPRDUPD1": {
              "offset": "0x230",
              "size": 32,
              "description": "PWM Channel Period Update Register (ch_num = 1)"
            },
            "CCNT1": {
              "offset": "0x234",
              "size": 32,
              "description": "PWM Channel Counter Register (ch_num = 1)"
            },
            "DT1": {
              "offset": "0x238",
              "size": 32,
              "description": "PWM Channel Dead Time Register (ch_num = 1)"
            },
            "DTUPD1": {
              "offset": "0x23C",
              "size": 32,
              "description": "PWM Channel Dead Time Update Register (ch_num = 1)"
            },
            "CMR2": {
              "offset": "0x240",
              "size": 32,
              "description": "PWM Channel Mode Register (ch_num = 2)"
            },
            "CDTY2": {
              "offset": "0x244",
              "size": 32,
              "description": "PWM Channel Duty Cycle Register (ch_num = 2)"
            },
            "CDTYUPD2": {
              "offset": "0x248",
              "size": 32,
              "description": "PWM Channel Duty Cycle Update Register (ch_num = 2)"
            },
            "CPRD2": {
              "offset": "0x24C",
              "size": 32,
              "description": "PWM Channel Period Register (ch_num = 2)"
            },
            "CPRDUPD2": {
              "offset": "0x250",
              "size": 32,
              "description": "PWM Channel Period Update Register (ch_num = 2)"
            },
            "CCNT2": {
              "offset": "0x254",
              "size": 32,
              "description": "PWM Channel Counter Register (ch_num = 2)"
            },
            "DT2": {
              "offset": "0x258",
              "size": 32,
              "description": "PWM Channel Dead Time Register (ch_num = 2)"
            },
            "DTUPD2": {
              "offset": "0x25C",
              "size": 32,
              "description": "PWM Channel Dead Time Update Register (ch_num = 2)"
            },
            "CMR3": {
              "offset": "0x260",
              "size": 32,
              "description": "PWM Channel Mode Register (ch_num = 3)"
            },
            "CDTY3": {
              "offset": "0x264",
              "size": 32,
              "description": "PWM Channel Duty Cycle Register (ch_num = 3)"
            },
            "CDTYUPD3": {
              "offset": "0x268",
              "size": 32,
              "description": "PWM Channel Duty Cycle Update Register (ch_num = 3)"
            },
            "CPRD3": {
              "offset": "0x26C",
              "size": 32,
              "description": "PWM Channel Period Register (ch_num = 3)"
            },
            "CPRDUPD3": {
              "offset": "0x270",
              "size": 32,
              "description": "PWM Channel Period Update Register (ch_num = 3)"
            },
            "CCNT3": {
              "offset": "0x274",
              "size": 32,
              "description": "PWM Channel Counter Register (ch_num = 3)"
            },
            "DT3": {
              "offset": "0x278",
              "size": 32,
              "description": "PWM Channel Dead Time Register (ch_num = 3)"
            },
            "DTUPD3": {
              "offset": "0x27C",
              "size": 32,
              "description": "PWM Channel Dead Time Update Register (ch_num = 3)"
            }
          },
          "bits": {
            "CLK": {
              "DIVA": {
                "bit": 0,
                "description": "CLKA, CLKB Divide Factor",
                "width": 8
              },
              "PREA": {
                "bit": 8,
                "description": "CLKA, CLKB Source Clock Selection",
                "width": 4
              },
              "DIVB": {
                "bit": 16,
                "description": "CLKA, CLKB Divide Factor",
                "width": 8
              },
              "PREB": {
                "bit": 24,
                "description": "CLKA, CLKB Source Clock Selection",
                "width": 4
              }
            },
            "ENA": {
              "CHID0": {
                "bit": 0,
                "description": "Channel ID"
              },
              "CHID1": {
                "bit": 1,
                "description": "Channel ID"
              },
              "CHID2": {
                "bit": 2,
                "description": "Channel ID"
              },
              "CHID3": {
                "bit": 3,
                "description": "Channel ID"
              }
            },
            "DIS": {
              "CHID0": {
                "bit": 0,
                "description": "Channel ID"
              },
              "CHID1": {
                "bit": 1,
                "description": "Channel ID"
              },
              "CHID2": {
                "bit": 2,
                "description": "Channel ID"
              },
              "CHID3": {
                "bit": 3,
                "description": "Channel ID"
              }
            },
            "SR": {
              "CHID0": {
                "bit": 0,
                "description": "Channel ID"
              },
              "CHID1": {
                "bit": 1,
                "description": "Channel ID"
              },
              "CHID2": {
                "bit": 2,
                "description": "Channel ID"
              },
              "CHID3": {
                "bit": 3,
                "description": "Channel ID"
              }
            },
            "IER1": {
              "CHID0": {
                "bit": 0,
                "description": "Counter Event on Channel 0 Interrupt Enable"
              },
              "CHID1": {
                "bit": 1,
                "description": "Counter Event on Channel 1 Interrupt Enable"
              },
              "CHID2": {
                "bit": 2,
                "description": "Counter Event on Channel 2 Interrupt Enable"
              },
              "CHID3": {
                "bit": 3,
                "description": "Counter Event on Channel 3 Interrupt Enable"
              },
              "FCHID0": {
                "bit": 16,
                "description": "Fault Protection Trigger on Channel 0 Interrupt Enable"
              },
              "FCHID1": {
                "bit": 17,
                "description": "Fault Protection Trigger on Channel 1 Interrupt Enable"
              },
              "FCHID2": {
                "bit": 18,
                "description": "Fault Protection Trigger on Channel 2 Interrupt Enable"
              },
              "FCHID3": {
                "bit": 19,
                "description": "Fault Protection Trigger on Channel 3 Interrupt Enable"
              }
            },
            "IDR1": {
              "CHID0": {
                "bit": 0,
                "description": "Counter Event on Channel 0 Interrupt Disable"
              },
              "CHID1": {
                "bit": 1,
                "description": "Counter Event on Channel 1 Interrupt Disable"
              },
              "CHID2": {
                "bit": 2,
                "description": "Counter Event on Channel 2 Interrupt Disable"
              },
              "CHID3": {
                "bit": 3,
                "description": "Counter Event on Channel 3 Interrupt Disable"
              },
              "FCHID0": {
                "bit": 16,
                "description": "Fault Protection Trigger on Channel 0 Interrupt Disable"
              },
              "FCHID1": {
                "bit": 17,
                "description": "Fault Protection Trigger on Channel 1 Interrupt Disable"
              },
              "FCHID2": {
                "bit": 18,
                "description": "Fault Protection Trigger on Channel 2 Interrupt Disable"
              },
              "FCHID3": {
                "bit": 19,
                "description": "Fault Protection Trigger on Channel 3 Interrupt Disable"
              }
            },
            "IMR1": {
              "CHID0": {
                "bit": 0,
                "description": "Counter Event on Channel 0 Interrupt Mask"
              },
              "CHID1": {
                "bit": 1,
                "description": "Counter Event on Channel 1 Interrupt Mask"
              },
              "CHID2": {
                "bit": 2,
                "description": "Counter Event on Channel 2 Interrupt Mask"
              },
              "CHID3": {
                "bit": 3,
                "description": "Counter Event on Channel 3 Interrupt Mask"
              },
              "FCHID0": {
                "bit": 16,
                "description": "Fault Protection Trigger on Channel 0 Interrupt Mask"
              },
              "FCHID1": {
                "bit": 17,
                "description": "Fault Protection Trigger on Channel 1 Interrupt Mask"
              },
              "FCHID2": {
                "bit": 18,
                "description": "Fault Protection Trigger on Channel 2 Interrupt Mask"
              },
              "FCHID3": {
                "bit": 19,
                "description": "Fault Protection Trigger on Channel 3 Interrupt Mask"
              }
            },
            "ISR1": {
              "CHID0": {
                "bit": 0,
                "description": "Counter Event on Channel 0"
              },
              "CHID1": {
                "bit": 1,
                "description": "Counter Event on Channel 1"
              },
              "CHID2": {
                "bit": 2,
                "description": "Counter Event on Channel 2"
              },
              "CHID3": {
                "bit": 3,
                "description": "Counter Event on Channel 3"
              },
              "FCHID0": {
                "bit": 16,
                "description": "Fault Protection Trigger on Channel 0"
              },
              "FCHID1": {
                "bit": 17,
                "description": "Fault Protection Trigger on Channel 1"
              },
              "FCHID2": {
                "bit": 18,
                "description": "Fault Protection Trigger on Channel 2"
              },
              "FCHID3": {
                "bit": 19,
                "description": "Fault Protection Trigger on Channel 3"
              }
            },
            "SCM": {
              "SYNC0": {
                "bit": 0,
                "description": "Synchronous Channel 0"
              },
              "SYNC1": {
                "bit": 1,
                "description": "Synchronous Channel 1"
              },
              "SYNC2": {
                "bit": 2,
                "description": "Synchronous Channel 2"
              },
              "SYNC3": {
                "bit": 3,
                "description": "Synchronous Channel 3"
              },
              "UPDM": {
                "bit": 16,
                "description": "Synchronous Channels Update Mode",
                "width": 2
              }
            },
            "SCUC": {
              "UPDULOCK": {
                "bit": 0,
                "description": "Synchronous Channels Update Unlock"
              }
            },
            "SCUP": {
              "UPR": {
                "bit": 0,
                "description": "Update Period",
                "width": 4
              },
              "UPRCNT": {
                "bit": 4,
                "description": "Update Period Counter",
                "width": 4
              }
            },
            "SCUPUPD": {
              "UPRUPD": {
                "bit": 0,
                "description": "Update Period Update",
                "width": 4
              }
            },
            "IER2": {
              "WRDY": {
                "bit": 0,
                "description": "Write Ready for Synchronous Channels Update Interrupt Enable"
              },
              "UNRE": {
                "bit": 3,
                "description": "Synchronous Channels Update Underrun Error Interrupt Enable"
              },
              "CMPM0": {
                "bit": 8,
                "description": "Comparison 0 Match Interrupt Enable"
              },
              "CMPM1": {
                "bit": 9,
                "description": "Comparison 1 Match Interrupt Enable"
              },
              "CMPM2": {
                "bit": 10,
                "description": "Comparison 2 Match Interrupt Enable"
              },
              "CMPM3": {
                "bit": 11,
                "description": "Comparison 3 Match Interrupt Enable"
              },
              "CMPM4": {
                "bit": 12,
                "description": "Comparison 4 Match Interrupt Enable"
              },
              "CMPM5": {
                "bit": 13,
                "description": "Comparison 5 Match Interrupt Enable"
              },
              "CMPM6": {
                "bit": 14,
                "description": "Comparison 6 Match Interrupt Enable"
              },
              "CMPM7": {
                "bit": 15,
                "description": "Comparison 7 Match Interrupt Enable"
              },
              "CMPU0": {
                "bit": 16,
                "description": "Comparison 0 Update Interrupt Enable"
              },
              "CMPU1": {
                "bit": 17,
                "description": "Comparison 1 Update Interrupt Enable"
              },
              "CMPU2": {
                "bit": 18,
                "description": "Comparison 2 Update Interrupt Enable"
              },
              "CMPU3": {
                "bit": 19,
                "description": "Comparison 3 Update Interrupt Enable"
              },
              "CMPU4": {
                "bit": 20,
                "description": "Comparison 4 Update Interrupt Enable"
              },
              "CMPU5": {
                "bit": 21,
                "description": "Comparison 5 Update Interrupt Enable"
              },
              "CMPU6": {
                "bit": 22,
                "description": "Comparison 6 Update Interrupt Enable"
              },
              "CMPU7": {
                "bit": 23,
                "description": "Comparison 7 Update Interrupt Enable"
              }
            },
            "IDR2": {
              "WRDY": {
                "bit": 0,
                "description": "Write Ready for Synchronous Channels Update Interrupt Disable"
              },
              "UNRE": {
                "bit": 3,
                "description": "Synchronous Channels Update Underrun Error Interrupt Disable"
              },
              "CMPM0": {
                "bit": 8,
                "description": "Comparison 0 Match Interrupt Disable"
              },
              "CMPM1": {
                "bit": 9,
                "description": "Comparison 1 Match Interrupt Disable"
              },
              "CMPM2": {
                "bit": 10,
                "description": "Comparison 2 Match Interrupt Disable"
              },
              "CMPM3": {
                "bit": 11,
                "description": "Comparison 3 Match Interrupt Disable"
              },
              "CMPM4": {
                "bit": 12,
                "description": "Comparison 4 Match Interrupt Disable"
              },
              "CMPM5": {
                "bit": 13,
                "description": "Comparison 5 Match Interrupt Disable"
              },
              "CMPM6": {
                "bit": 14,
                "description": "Comparison 6 Match Interrupt Disable"
              },
              "CMPM7": {
                "bit": 15,
                "description": "Comparison 7 Match Interrupt Disable"
              },
              "CMPU0": {
                "bit": 16,
                "description": "Comparison 0 Update Interrupt Disable"
              },
              "CMPU1": {
                "bit": 17,
                "description": "Comparison 1 Update Interrupt Disable"
              },
              "CMPU2": {
                "bit": 18,
                "description": "Comparison 2 Update Interrupt Disable"
              },
              "CMPU3": {
                "bit": 19,
                "description": "Comparison 3 Update Interrupt Disable"
              },
              "CMPU4": {
                "bit": 20,
                "description": "Comparison 4 Update Interrupt Disable"
              },
              "CMPU5": {
                "bit": 21,
                "description": "Comparison 5 Update Interrupt Disable"
              },
              "CMPU6": {
                "bit": 22,
                "description": "Comparison 6 Update Interrupt Disable"
              },
              "CMPU7": {
                "bit": 23,
                "description": "Comparison 7 Update Interrupt Disable"
              }
            },
            "IMR2": {
              "WRDY": {
                "bit": 0,
                "description": "Write Ready for Synchronous Channels Update Interrupt Mask"
              },
              "UNRE": {
                "bit": 3,
                "description": "Synchronous Channels Update Underrun Error Interrupt Mask"
              },
              "CMPM0": {
                "bit": 8,
                "description": "Comparison 0 Match Interrupt Mask"
              },
              "CMPM1": {
                "bit": 9,
                "description": "Comparison 1 Match Interrupt Mask"
              },
              "CMPM2": {
                "bit": 10,
                "description": "Comparison 2 Match Interrupt Mask"
              },
              "CMPM3": {
                "bit": 11,
                "description": "Comparison 3 Match Interrupt Mask"
              },
              "CMPM4": {
                "bit": 12,
                "description": "Comparison 4 Match Interrupt Mask"
              },
              "CMPM5": {
                "bit": 13,
                "description": "Comparison 5 Match Interrupt Mask"
              },
              "CMPM6": {
                "bit": 14,
                "description": "Comparison 6 Match Interrupt Mask"
              },
              "CMPM7": {
                "bit": 15,
                "description": "Comparison 7 Match Interrupt Mask"
              },
              "CMPU0": {
                "bit": 16,
                "description": "Comparison 0 Update Interrupt Mask"
              },
              "CMPU1": {
                "bit": 17,
                "description": "Comparison 1 Update Interrupt Mask"
              },
              "CMPU2": {
                "bit": 18,
                "description": "Comparison 2 Update Interrupt Mask"
              },
              "CMPU3": {
                "bit": 19,
                "description": "Comparison 3 Update Interrupt Mask"
              },
              "CMPU4": {
                "bit": 20,
                "description": "Comparison 4 Update Interrupt Mask"
              },
              "CMPU5": {
                "bit": 21,
                "description": "Comparison 5 Update Interrupt Mask"
              },
              "CMPU6": {
                "bit": 22,
                "description": "Comparison 6 Update Interrupt Mask"
              },
              "CMPU7": {
                "bit": 23,
                "description": "Comparison 7 Update Interrupt Mask"
              }
            },
            "ISR2": {
              "WRDY": {
                "bit": 0,
                "description": "Write Ready for Synchronous Channels Update"
              },
              "UNRE": {
                "bit": 3,
                "description": "Synchronous Channels Update Underrun Error"
              },
              "CMPM0": {
                "bit": 8,
                "description": "Comparison 0 Match"
              },
              "CMPM1": {
                "bit": 9,
                "description": "Comparison 1 Match"
              },
              "CMPM2": {
                "bit": 10,
                "description": "Comparison 2 Match"
              },
              "CMPM3": {
                "bit": 11,
                "description": "Comparison 3 Match"
              },
              "CMPM4": {
                "bit": 12,
                "description": "Comparison 4 Match"
              },
              "CMPM5": {
                "bit": 13,
                "description": "Comparison 5 Match"
              },
              "CMPM6": {
                "bit": 14,
                "description": "Comparison 6 Match"
              },
              "CMPM7": {
                "bit": 15,
                "description": "Comparison 7 Match"
              },
              "CMPU0": {
                "bit": 16,
                "description": "Comparison 0 Update"
              },
              "CMPU1": {
                "bit": 17,
                "description": "Comparison 1 Update"
              },
              "CMPU2": {
                "bit": 18,
                "description": "Comparison 2 Update"
              },
              "CMPU3": {
                "bit": 19,
                "description": "Comparison 3 Update"
              },
              "CMPU4": {
                "bit": 20,
                "description": "Comparison 4 Update"
              },
              "CMPU5": {
                "bit": 21,
                "description": "Comparison 5 Update"
              },
              "CMPU6": {
                "bit": 22,
                "description": "Comparison 6 Update"
              },
              "CMPU7": {
                "bit": 23,
                "description": "Comparison 7 Update"
              }
            },
            "OOV": {
              "OOVH0": {
                "bit": 0,
                "description": "Output Override Value for PWMH output of the channel 0"
              },
              "OOVH1": {
                "bit": 1,
                "description": "Output Override Value for PWMH output of the channel 1"
              },
              "OOVH2": {
                "bit": 2,
                "description": "Output Override Value for PWMH output of the channel 2"
              },
              "OOVH3": {
                "bit": 3,
                "description": "Output Override Value for PWMH output of the channel 3"
              },
              "OOVL0": {
                "bit": 16,
                "description": "Output Override Value for PWML output of the channel 0"
              },
              "OOVL1": {
                "bit": 17,
                "description": "Output Override Value for PWML output of the channel 1"
              },
              "OOVL2": {
                "bit": 18,
                "description": "Output Override Value for PWML output of the channel 2"
              },
              "OOVL3": {
                "bit": 19,
                "description": "Output Override Value for PWML output of the channel 3"
              }
            },
            "OS": {
              "OSH0": {
                "bit": 0,
                "description": "Output Selection for PWMH output of the channel 0"
              },
              "OSH1": {
                "bit": 1,
                "description": "Output Selection for PWMH output of the channel 1"
              },
              "OSH2": {
                "bit": 2,
                "description": "Output Selection for PWMH output of the channel 2"
              },
              "OSH3": {
                "bit": 3,
                "description": "Output Selection for PWMH output of the channel 3"
              },
              "OSL0": {
                "bit": 16,
                "description": "Output Selection for PWML output of the channel 0"
              },
              "OSL1": {
                "bit": 17,
                "description": "Output Selection for PWML output of the channel 1"
              },
              "OSL2": {
                "bit": 18,
                "description": "Output Selection for PWML output of the channel 2"
              },
              "OSL3": {
                "bit": 19,
                "description": "Output Selection for PWML output of the channel 3"
              }
            },
            "OSS": {
              "OSSH0": {
                "bit": 0,
                "description": "Output Selection Set for PWMH output of the channel 0"
              },
              "OSSH1": {
                "bit": 1,
                "description": "Output Selection Set for PWMH output of the channel 1"
              },
              "OSSH2": {
                "bit": 2,
                "description": "Output Selection Set for PWMH output of the channel 2"
              },
              "OSSH3": {
                "bit": 3,
                "description": "Output Selection Set for PWMH output of the channel 3"
              },
              "OSSL0": {
                "bit": 16,
                "description": "Output Selection Set for PWML output of the channel 0"
              },
              "OSSL1": {
                "bit": 17,
                "description": "Output Selection Set for PWML output of the channel 1"
              },
              "OSSL2": {
                "bit": 18,
                "description": "Output Selection Set for PWML output of the channel 2"
              },
              "OSSL3": {
                "bit": 19,
                "description": "Output Selection Set for PWML output of the channel 3"
              }
            },
            "OSC": {
              "OSCH0": {
                "bit": 0,
                "description": "Output Selection Clear for PWMH output of the channel 0"
              },
              "OSCH1": {
                "bit": 1,
                "description": "Output Selection Clear for PWMH output of the channel 1"
              },
              "OSCH2": {
                "bit": 2,
                "description": "Output Selection Clear for PWMH output of the channel 2"
              },
              "OSCH3": {
                "bit": 3,
                "description": "Output Selection Clear for PWMH output of the channel 3"
              },
              "OSCL0": {
                "bit": 16,
                "description": "Output Selection Clear for PWML output of the channel 0"
              },
              "OSCL1": {
                "bit": 17,
                "description": "Output Selection Clear for PWML output of the channel 1"
              },
              "OSCL2": {
                "bit": 18,
                "description": "Output Selection Clear for PWML output of the channel 2"
              },
              "OSCL3": {
                "bit": 19,
                "description": "Output Selection Clear for PWML output of the channel 3"
              }
            },
            "OSSUPD": {
              "OSSUPH0": {
                "bit": 0,
                "description": "Output Selection Set for PWMH output of the channel 0"
              },
              "OSSUPH1": {
                "bit": 1,
                "description": "Output Selection Set for PWMH output of the channel 1"
              },
              "OSSUPH2": {
                "bit": 2,
                "description": "Output Selection Set for PWMH output of the channel 2"
              },
              "OSSUPH3": {
                "bit": 3,
                "description": "Output Selection Set for PWMH output of the channel 3"
              },
              "OSSUPL0": {
                "bit": 16,
                "description": "Output Selection Set for PWML output of the channel 0"
              },
              "OSSUPL1": {
                "bit": 17,
                "description": "Output Selection Set for PWML output of the channel 1"
              },
              "OSSUPL2": {
                "bit": 18,
                "description": "Output Selection Set for PWML output of the channel 2"
              },
              "OSSUPL3": {
                "bit": 19,
                "description": "Output Selection Set for PWML output of the channel 3"
              }
            },
            "OSCUPD": {
              "OSCUPH0": {
                "bit": 0,
                "description": "Output Selection Clear for PWMH output of the channel 0"
              },
              "OSCUPH1": {
                "bit": 1,
                "description": "Output Selection Clear for PWMH output of the channel 1"
              },
              "OSCUPH2": {
                "bit": 2,
                "description": "Output Selection Clear for PWMH output of the channel 2"
              },
              "OSCUPH3": {
                "bit": 3,
                "description": "Output Selection Clear for PWMH output of the channel 3"
              },
              "OSCUPL0": {
                "bit": 16,
                "description": "Output Selection Clear for PWML output of the channel 0"
              },
              "OSCUPL1": {
                "bit": 17,
                "description": "Output Selection Clear for PWML output of the channel 1"
              },
              "OSCUPL2": {
                "bit": 18,
                "description": "Output Selection Clear for PWML output of the channel 2"
              },
              "OSCUPL3": {
                "bit": 19,
                "description": "Output Selection Clear for PWML output of the channel 3"
              }
            },
            "FMR": {
              "FPOL": {
                "bit": 0,
                "description": "Fault Polarity (fault input bit varies from 0 to )",
                "width": 8
              },
              "FMOD": {
                "bit": 8,
                "description": "Fault Activation Mode (fault input bit varies from 0 to )",
                "width": 8
              },
              "FFIL": {
                "bit": 16,
                "description": "Fault Filtering (fault input bit varies from 0 to )",
                "width": 8
              }
            },
            "FSR": {
              "FIV": {
                "bit": 0,
                "description": "Fault Input Value (fault input bit varies from 0 to )",
                "width": 8
              },
              "FS": {
                "bit": 8,
                "description": "Fault Status (fault input bit varies from 0 to )",
                "width": 8
              }
            },
            "FCR": {
              "FCLR": {
                "bit": 0,
                "description": "Fault Clear (fault input bit varies from 0 to )",
                "width": 8
              }
            },
            "FPV": {
              "FPVH0": {
                "bit": 0,
                "description": "Fault Protection Value for PWMH output on channel 0"
              },
              "FPVH1": {
                "bit": 1,
                "description": "Fault Protection Value for PWMH output on channel 1"
              },
              "FPVH2": {
                "bit": 2,
                "description": "Fault Protection Value for PWMH output on channel 2"
              },
              "FPVH3": {
                "bit": 3,
                "description": "Fault Protection Value for PWMH output on channel 3"
              },
              "FPVL0": {
                "bit": 16,
                "description": "Fault Protection Value for PWML output on channel 0"
              },
              "FPVL1": {
                "bit": 17,
                "description": "Fault Protection Value for PWML output on channel 1"
              },
              "FPVL2": {
                "bit": 18,
                "description": "Fault Protection Value for PWML output on channel 2"
              },
              "FPVL3": {
                "bit": 19,
                "description": "Fault Protection Value for PWML output on channel 3"
              }
            },
            "FPE": {
              "FPE0": {
                "bit": 0,
                "description": "Fault Protection Enable for channel 0 (fault input bit varies from 0 to )",
                "width": 8
              },
              "FPE1": {
                "bit": 8,
                "description": "Fault Protection Enable for channel 1 (fault input bit varies from 0 to )",
                "width": 8
              },
              "FPE2": {
                "bit": 16,
                "description": "Fault Protection Enable for channel 2 (fault input bit varies from 0 to )",
                "width": 8
              },
              "FPE3": {
                "bit": 24,
                "description": "Fault Protection Enable for channel 3 (fault input bit varies from 0 to )",
                "width": 8
              }
            },
            "ELMR[%s]": {
              "CSEL0": {
                "bit": 0,
                "description": "Comparison 0 Selection"
              },
              "CSEL1": {
                "bit": 1,
                "description": "Comparison 1 Selection"
              },
              "CSEL2": {
                "bit": 2,
                "description": "Comparison 2 Selection"
              },
              "CSEL3": {
                "bit": 3,
                "description": "Comparison 3 Selection"
              },
              "CSEL4": {
                "bit": 4,
                "description": "Comparison 4 Selection"
              },
              "CSEL5": {
                "bit": 5,
                "description": "Comparison 5 Selection"
              },
              "CSEL6": {
                "bit": 6,
                "description": "Comparison 6 Selection"
              },
              "CSEL7": {
                "bit": 7,
                "description": "Comparison 7 Selection"
              }
            },
            "SMMR": {
              "GCEN0": {
                "bit": 0,
                "description": "Gray Count ENable"
              },
              "GCEN1": {
                "bit": 1,
                "description": "Gray Count ENable"
              },
              "DOWN0": {
                "bit": 16,
                "description": "DOWN Count"
              },
              "DOWN1": {
                "bit": 17,
                "description": "DOWN Count"
              }
            },
            "WPCR": {
              "WPCMD": {
                "bit": 0,
                "description": "Write Protect Command",
                "width": 2
              },
              "WPRG0": {
                "bit": 2,
                "description": "Write Protect Register Group 0"
              },
              "WPRG1": {
                "bit": 3,
                "description": "Write Protect Register Group 1"
              },
              "WPRG2": {
                "bit": 4,
                "description": "Write Protect Register Group 2"
              },
              "WPRG3": {
                "bit": 5,
                "description": "Write Protect Register Group 3"
              },
              "WPRG4": {
                "bit": 6,
                "description": "Write Protect Register Group 4"
              },
              "WPRG5": {
                "bit": 7,
                "description": "Write Protect Register Group 5"
              },
              "WPKEY": {
                "bit": 8,
                "description": "Write Protect Key",
                "width": 24
              }
            },
            "WPSR": {
              "WPSWS0": {
                "bit": 0,
                "description": "Write Protect SW Status"
              },
              "WPSWS1": {
                "bit": 1,
                "description": "Write Protect SW Status"
              },
              "WPSWS2": {
                "bit": 2,
                "description": "Write Protect SW Status"
              },
              "WPSWS3": {
                "bit": 3,
                "description": "Write Protect SW Status"
              },
              "WPSWS4": {
                "bit": 4,
                "description": "Write Protect SW Status"
              },
              "WPSWS5": {
                "bit": 5,
                "description": "Write Protect SW Status"
              },
              "WPVS": {
                "bit": 7,
                "description": "Write Protect Violation Status"
              },
              "WPHWS0": {
                "bit": 8,
                "description": "Write Protect HW Status"
              },
              "WPHWS1": {
                "bit": 9,
                "description": "Write Protect HW Status"
              },
              "WPHWS2": {
                "bit": 10,
                "description": "Write Protect HW Status"
              },
              "WPHWS3": {
                "bit": 11,
                "description": "Write Protect HW Status"
              },
              "WPHWS4": {
                "bit": 12,
                "description": "Write Protect HW Status"
              },
              "WPHWS5": {
                "bit": 13,
                "description": "Write Protect HW Status"
              },
              "WPVSRC": {
                "bit": 16,
                "description": "Write Protect Violation Source",
                "width": 16
              }
            },
            "CMPV0": {
              "CV": {
                "bit": 0,
                "description": "Comparison x Value",
                "width": 24
              },
              "CVM": {
                "bit": 24,
                "description": "Comparison x Value Mode"
              }
            },
            "CMPVUPD0": {
              "CVUPD": {
                "bit": 0,
                "description": "Comparison x Value Update",
                "width": 24
              },
              "CVMUPD": {
                "bit": 24,
                "description": "Comparison x Value Mode Update"
              }
            },
            "CMPM0": {
              "CEN": {
                "bit": 0,
                "description": "Comparison x Enable"
              },
              "CTR": {
                "bit": 4,
                "description": "Comparison x Trigger",
                "width": 4
              },
              "CPR": {
                "bit": 8,
                "description": "Comparison x Period",
                "width": 4
              },
              "CPRCNT": {
                "bit": 12,
                "description": "Comparison x Period Counter",
                "width": 4
              },
              "CUPR": {
                "bit": 16,
                "description": "Comparison x Update Period",
                "width": 4
              },
              "CUPRCNT": {
                "bit": 20,
                "description": "Comparison x Update Period Counter",
                "width": 4
              }
            },
            "CMPMUPD0": {
              "CENUPD": {
                "bit": 0,
                "description": "Comparison x Enable Update"
              },
              "CTRUPD": {
                "bit": 4,
                "description": "Comparison x Trigger Update",
                "width": 4
              },
              "CPRUPD": {
                "bit": 8,
                "description": "Comparison x Period Update",
                "width": 4
              },
              "CUPRUPD": {
                "bit": 16,
                "description": "Comparison x Update Period Update",
                "width": 4
              }
            },
            "CMPV1": {
              "CV": {
                "bit": 0,
                "description": "Comparison x Value",
                "width": 24
              },
              "CVM": {
                "bit": 24,
                "description": "Comparison x Value Mode"
              }
            },
            "CMPVUPD1": {
              "CVUPD": {
                "bit": 0,
                "description": "Comparison x Value Update",
                "width": 24
              },
              "CVMUPD": {
                "bit": 24,
                "description": "Comparison x Value Mode Update"
              }
            },
            "CMPM1": {
              "CEN": {
                "bit": 0,
                "description": "Comparison x Enable"
              },
              "CTR": {
                "bit": 4,
                "description": "Comparison x Trigger",
                "width": 4
              },
              "CPR": {
                "bit": 8,
                "description": "Comparison x Period",
                "width": 4
              },
              "CPRCNT": {
                "bit": 12,
                "description": "Comparison x Period Counter",
                "width": 4
              },
              "CUPR": {
                "bit": 16,
                "description": "Comparison x Update Period",
                "width": 4
              },
              "CUPRCNT": {
                "bit": 20,
                "description": "Comparison x Update Period Counter",
                "width": 4
              }
            },
            "CMPMUPD1": {
              "CENUPD": {
                "bit": 0,
                "description": "Comparison x Enable Update"
              },
              "CTRUPD": {
                "bit": 4,
                "description": "Comparison x Trigger Update",
                "width": 4
              },
              "CPRUPD": {
                "bit": 8,
                "description": "Comparison x Period Update",
                "width": 4
              },
              "CUPRUPD": {
                "bit": 16,
                "description": "Comparison x Update Period Update",
                "width": 4
              }
            },
            "CMPV2": {
              "CV": {
                "bit": 0,
                "description": "Comparison x Value",
                "width": 24
              },
              "CVM": {
                "bit": 24,
                "description": "Comparison x Value Mode"
              }
            },
            "CMPVUPD2": {
              "CVUPD": {
                "bit": 0,
                "description": "Comparison x Value Update",
                "width": 24
              },
              "CVMUPD": {
                "bit": 24,
                "description": "Comparison x Value Mode Update"
              }
            },
            "CMPM2": {
              "CEN": {
                "bit": 0,
                "description": "Comparison x Enable"
              },
              "CTR": {
                "bit": 4,
                "description": "Comparison x Trigger",
                "width": 4
              },
              "CPR": {
                "bit": 8,
                "description": "Comparison x Period",
                "width": 4
              },
              "CPRCNT": {
                "bit": 12,
                "description": "Comparison x Period Counter",
                "width": 4
              },
              "CUPR": {
                "bit": 16,
                "description": "Comparison x Update Period",
                "width": 4
              },
              "CUPRCNT": {
                "bit": 20,
                "description": "Comparison x Update Period Counter",
                "width": 4
              }
            },
            "CMPMUPD2": {
              "CENUPD": {
                "bit": 0,
                "description": "Comparison x Enable Update"
              },
              "CTRUPD": {
                "bit": 4,
                "description": "Comparison x Trigger Update",
                "width": 4
              },
              "CPRUPD": {
                "bit": 8,
                "description": "Comparison x Period Update",
                "width": 4
              },
              "CUPRUPD": {
                "bit": 16,
                "description": "Comparison x Update Period Update",
                "width": 4
              }
            },
            "CMPV3": {
              "CV": {
                "bit": 0,
                "description": "Comparison x Value",
                "width": 24
              },
              "CVM": {
                "bit": 24,
                "description": "Comparison x Value Mode"
              }
            },
            "CMPVUPD3": {
              "CVUPD": {
                "bit": 0,
                "description": "Comparison x Value Update",
                "width": 24
              },
              "CVMUPD": {
                "bit": 24,
                "description": "Comparison x Value Mode Update"
              }
            },
            "CMPM3": {
              "CEN": {
                "bit": 0,
                "description": "Comparison x Enable"
              },
              "CTR": {
                "bit": 4,
                "description": "Comparison x Trigger",
                "width": 4
              },
              "CPR": {
                "bit": 8,
                "description": "Comparison x Period",
                "width": 4
              },
              "CPRCNT": {
                "bit": 12,
                "description": "Comparison x Period Counter",
                "width": 4
              },
              "CUPR": {
                "bit": 16,
                "description": "Comparison x Update Period",
                "width": 4
              },
              "CUPRCNT": {
                "bit": 20,
                "description": "Comparison x Update Period Counter",
                "width": 4
              }
            },
            "CMPMUPD3": {
              "CENUPD": {
                "bit": 0,
                "description": "Comparison x Enable Update"
              },
              "CTRUPD": {
                "bit": 4,
                "description": "Comparison x Trigger Update",
                "width": 4
              },
              "CPRUPD": {
                "bit": 8,
                "description": "Comparison x Period Update",
                "width": 4
              },
              "CUPRUPD": {
                "bit": 16,
                "description": "Comparison x Update Period Update",
                "width": 4
              }
            },
            "CMPV4": {
              "CV": {
                "bit": 0,
                "description": "Comparison x Value",
                "width": 24
              },
              "CVM": {
                "bit": 24,
                "description": "Comparison x Value Mode"
              }
            },
            "CMPVUPD4": {
              "CVUPD": {
                "bit": 0,
                "description": "Comparison x Value Update",
                "width": 24
              },
              "CVMUPD": {
                "bit": 24,
                "description": "Comparison x Value Mode Update"
              }
            },
            "CMPM4": {
              "CEN": {
                "bit": 0,
                "description": "Comparison x Enable"
              },
              "CTR": {
                "bit": 4,
                "description": "Comparison x Trigger",
                "width": 4
              },
              "CPR": {
                "bit": 8,
                "description": "Comparison x Period",
                "width": 4
              },
              "CPRCNT": {
                "bit": 12,
                "description": "Comparison x Period Counter",
                "width": 4
              },
              "CUPR": {
                "bit": 16,
                "description": "Comparison x Update Period",
                "width": 4
              },
              "CUPRCNT": {
                "bit": 20,
                "description": "Comparison x Update Period Counter",
                "width": 4
              }
            },
            "CMPMUPD4": {
              "CENUPD": {
                "bit": 0,
                "description": "Comparison x Enable Update"
              },
              "CTRUPD": {
                "bit": 4,
                "description": "Comparison x Trigger Update",
                "width": 4
              },
              "CPRUPD": {
                "bit": 8,
                "description": "Comparison x Period Update",
                "width": 4
              },
              "CUPRUPD": {
                "bit": 16,
                "description": "Comparison x Update Period Update",
                "width": 4
              }
            },
            "CMPV5": {
              "CV": {
                "bit": 0,
                "description": "Comparison x Value",
                "width": 24
              },
              "CVM": {
                "bit": 24,
                "description": "Comparison x Value Mode"
              }
            },
            "CMPVUPD5": {
              "CVUPD": {
                "bit": 0,
                "description": "Comparison x Value Update",
                "width": 24
              },
              "CVMUPD": {
                "bit": 24,
                "description": "Comparison x Value Mode Update"
              }
            },
            "CMPM5": {
              "CEN": {
                "bit": 0,
                "description": "Comparison x Enable"
              },
              "CTR": {
                "bit": 4,
                "description": "Comparison x Trigger",
                "width": 4
              },
              "CPR": {
                "bit": 8,
                "description": "Comparison x Period",
                "width": 4
              },
              "CPRCNT": {
                "bit": 12,
                "description": "Comparison x Period Counter",
                "width": 4
              },
              "CUPR": {
                "bit": 16,
                "description": "Comparison x Update Period",
                "width": 4
              },
              "CUPRCNT": {
                "bit": 20,
                "description": "Comparison x Update Period Counter",
                "width": 4
              }
            },
            "CMPMUPD5": {
              "CENUPD": {
                "bit": 0,
                "description": "Comparison x Enable Update"
              },
              "CTRUPD": {
                "bit": 4,
                "description": "Comparison x Trigger Update",
                "width": 4
              },
              "CPRUPD": {
                "bit": 8,
                "description": "Comparison x Period Update",
                "width": 4
              },
              "CUPRUPD": {
                "bit": 16,
                "description": "Comparison x Update Period Update",
                "width": 4
              }
            },
            "CMPV6": {
              "CV": {
                "bit": 0,
                "description": "Comparison x Value",
                "width": 24
              },
              "CVM": {
                "bit": 24,
                "description": "Comparison x Value Mode"
              }
            },
            "CMPVUPD6": {
              "CVUPD": {
                "bit": 0,
                "description": "Comparison x Value Update",
                "width": 24
              },
              "CVMUPD": {
                "bit": 24,
                "description": "Comparison x Value Mode Update"
              }
            },
            "CMPM6": {
              "CEN": {
                "bit": 0,
                "description": "Comparison x Enable"
              },
              "CTR": {
                "bit": 4,
                "description": "Comparison x Trigger",
                "width": 4
              },
              "CPR": {
                "bit": 8,
                "description": "Comparison x Period",
                "width": 4
              },
              "CPRCNT": {
                "bit": 12,
                "description": "Comparison x Period Counter",
                "width": 4
              },
              "CUPR": {
                "bit": 16,
                "description": "Comparison x Update Period",
                "width": 4
              },
              "CUPRCNT": {
                "bit": 20,
                "description": "Comparison x Update Period Counter",
                "width": 4
              }
            },
            "CMPMUPD6": {
              "CENUPD": {
                "bit": 0,
                "description": "Comparison x Enable Update"
              },
              "CTRUPD": {
                "bit": 4,
                "description": "Comparison x Trigger Update",
                "width": 4
              },
              "CPRUPD": {
                "bit": 8,
                "description": "Comparison x Period Update",
                "width": 4
              },
              "CUPRUPD": {
                "bit": 16,
                "description": "Comparison x Update Period Update",
                "width": 4
              }
            },
            "CMPV7": {
              "CV": {
                "bit": 0,
                "description": "Comparison x Value",
                "width": 24
              },
              "CVM": {
                "bit": 24,
                "description": "Comparison x Value Mode"
              }
            },
            "CMPVUPD7": {
              "CVUPD": {
                "bit": 0,
                "description": "Comparison x Value Update",
                "width": 24
              },
              "CVMUPD": {
                "bit": 24,
                "description": "Comparison x Value Mode Update"
              }
            },
            "CMPM7": {
              "CEN": {
                "bit": 0,
                "description": "Comparison x Enable"
              },
              "CTR": {
                "bit": 4,
                "description": "Comparison x Trigger",
                "width": 4
              },
              "CPR": {
                "bit": 8,
                "description": "Comparison x Period",
                "width": 4
              },
              "CPRCNT": {
                "bit": 12,
                "description": "Comparison x Period Counter",
                "width": 4
              },
              "CUPR": {
                "bit": 16,
                "description": "Comparison x Update Period",
                "width": 4
              },
              "CUPRCNT": {
                "bit": 20,
                "description": "Comparison x Update Period Counter",
                "width": 4
              }
            },
            "CMPMUPD7": {
              "CENUPD": {
                "bit": 0,
                "description": "Comparison x Enable Update"
              },
              "CTRUPD": {
                "bit": 4,
                "description": "Comparison x Trigger Update",
                "width": 4
              },
              "CPRUPD": {
                "bit": 8,
                "description": "Comparison x Period Update",
                "width": 4
              },
              "CUPRUPD": {
                "bit": 16,
                "description": "Comparison x Update Period Update",
                "width": 4
              }
            },
            "CMR0": {
              "CPRE": {
                "bit": 0,
                "description": "Channel Pre-scaler",
                "width": 4
              },
              "CALG": {
                "bit": 8,
                "description": "Channel Alignment"
              },
              "CPOL": {
                "bit": 9,
                "description": "Channel Polarity"
              },
              "CES": {
                "bit": 10,
                "description": "Counter Event Selection"
              },
              "DTE": {
                "bit": 16,
                "description": "Dead-Time Generator Enable"
              },
              "DTHI": {
                "bit": 17,
                "description": "Dead-Time PWMHx Output Inverted"
              },
              "DTLI": {
                "bit": 18,
                "description": "Dead-Time PWMLx Output Inverted"
              }
            },
            "CDTY0": {
              "CDTY": {
                "bit": 0,
                "description": "Channel Duty-Cycle",
                "width": 24
              }
            },
            "CDTYUPD0": {
              "CDTYUPD": {
                "bit": 0,
                "description": "Channel Duty-Cycle Update",
                "width": 24
              }
            },
            "CPRD0": {
              "CPRD": {
                "bit": 0,
                "description": "Channel Period",
                "width": 24
              }
            },
            "CPRDUPD0": {
              "CPRDUPD": {
                "bit": 0,
                "description": "Channel Period Update",
                "width": 24
              }
            },
            "CCNT0": {
              "CNT": {
                "bit": 0,
                "description": "Channel Counter Register",
                "width": 24
              }
            },
            "DT0": {
              "DTH": {
                "bit": 0,
                "description": "Dead-Time Value for PWMHx Output",
                "width": 16
              },
              "DTL": {
                "bit": 16,
                "description": "Dead-Time Value for PWMLx Output",
                "width": 16
              }
            },
            "DTUPD0": {
              "DTHUPD": {
                "bit": 0,
                "description": "Dead-Time Value Update for PWMHx Output",
                "width": 16
              },
              "DTLUPD": {
                "bit": 16,
                "description": "Dead-Time Value Update for PWMLx Output",
                "width": 16
              }
            },
            "CMR1": {
              "CPRE": {
                "bit": 0,
                "description": "Channel Pre-scaler",
                "width": 4
              },
              "CALG": {
                "bit": 8,
                "description": "Channel Alignment"
              },
              "CPOL": {
                "bit": 9,
                "description": "Channel Polarity"
              },
              "CES": {
                "bit": 10,
                "description": "Counter Event Selection"
              },
              "DTE": {
                "bit": 16,
                "description": "Dead-Time Generator Enable"
              },
              "DTHI": {
                "bit": 17,
                "description": "Dead-Time PWMHx Output Inverted"
              },
              "DTLI": {
                "bit": 18,
                "description": "Dead-Time PWMLx Output Inverted"
              }
            },
            "CDTY1": {
              "CDTY": {
                "bit": 0,
                "description": "Channel Duty-Cycle",
                "width": 24
              }
            },
            "CDTYUPD1": {
              "CDTYUPD": {
                "bit": 0,
                "description": "Channel Duty-Cycle Update",
                "width": 24
              }
            },
            "CPRD1": {
              "CPRD": {
                "bit": 0,
                "description": "Channel Period",
                "width": 24
              }
            },
            "CPRDUPD1": {
              "CPRDUPD": {
                "bit": 0,
                "description": "Channel Period Update",
                "width": 24
              }
            },
            "CCNT1": {
              "CNT": {
                "bit": 0,
                "description": "Channel Counter Register",
                "width": 24
              }
            },
            "DT1": {
              "DTH": {
                "bit": 0,
                "description": "Dead-Time Value for PWMHx Output",
                "width": 16
              },
              "DTL": {
                "bit": 16,
                "description": "Dead-Time Value for PWMLx Output",
                "width": 16
              }
            },
            "DTUPD1": {
              "DTHUPD": {
                "bit": 0,
                "description": "Dead-Time Value Update for PWMHx Output",
                "width": 16
              },
              "DTLUPD": {
                "bit": 16,
                "description": "Dead-Time Value Update for PWMLx Output",
                "width": 16
              }
            },
            "CMR2": {
              "CPRE": {
                "bit": 0,
                "description": "Channel Pre-scaler",
                "width": 4
              },
              "CALG": {
                "bit": 8,
                "description": "Channel Alignment"
              },
              "CPOL": {
                "bit": 9,
                "description": "Channel Polarity"
              },
              "CES": {
                "bit": 10,
                "description": "Counter Event Selection"
              },
              "DTE": {
                "bit": 16,
                "description": "Dead-Time Generator Enable"
              },
              "DTHI": {
                "bit": 17,
                "description": "Dead-Time PWMHx Output Inverted"
              },
              "DTLI": {
                "bit": 18,
                "description": "Dead-Time PWMLx Output Inverted"
              }
            },
            "CDTY2": {
              "CDTY": {
                "bit": 0,
                "description": "Channel Duty-Cycle",
                "width": 24
              }
            },
            "CDTYUPD2": {
              "CDTYUPD": {
                "bit": 0,
                "description": "Channel Duty-Cycle Update",
                "width": 24
              }
            },
            "CPRD2": {
              "CPRD": {
                "bit": 0,
                "description": "Channel Period",
                "width": 24
              }
            },
            "CPRDUPD2": {
              "CPRDUPD": {
                "bit": 0,
                "description": "Channel Period Update",
                "width": 24
              }
            },
            "CCNT2": {
              "CNT": {
                "bit": 0,
                "description": "Channel Counter Register",
                "width": 24
              }
            },
            "DT2": {
              "DTH": {
                "bit": 0,
                "description": "Dead-Time Value for PWMHx Output",
                "width": 16
              },
              "DTL": {
                "bit": 16,
                "description": "Dead-Time Value for PWMLx Output",
                "width": 16
              }
            },
            "DTUPD2": {
              "DTHUPD": {
                "bit": 0,
                "description": "Dead-Time Value Update for PWMHx Output",
                "width": 16
              },
              "DTLUPD": {
                "bit": 16,
                "description": "Dead-Time Value Update for PWMLx Output",
                "width": 16
              }
            },
            "CMR3": {
              "CPRE": {
                "bit": 0,
                "description": "Channel Pre-scaler",
                "width": 4
              },
              "CALG": {
                "bit": 8,
                "description": "Channel Alignment"
              },
              "CPOL": {
                "bit": 9,
                "description": "Channel Polarity"
              },
              "CES": {
                "bit": 10,
                "description": "Counter Event Selection"
              },
              "DTE": {
                "bit": 16,
                "description": "Dead-Time Generator Enable"
              },
              "DTHI": {
                "bit": 17,
                "description": "Dead-Time PWMHx Output Inverted"
              },
              "DTLI": {
                "bit": 18,
                "description": "Dead-Time PWMLx Output Inverted"
              }
            },
            "CDTY3": {
              "CDTY": {
                "bit": 0,
                "description": "Channel Duty-Cycle",
                "width": 24
              }
            },
            "CDTYUPD3": {
              "CDTYUPD": {
                "bit": 0,
                "description": "Channel Duty-Cycle Update",
                "width": 24
              }
            },
            "CPRD3": {
              "CPRD": {
                "bit": 0,
                "description": "Channel Period",
                "width": 24
              }
            },
            "CPRDUPD3": {
              "CPRDUPD": {
                "bit": 0,
                "description": "Channel Period Update",
                "width": 24
              }
            },
            "CCNT3": {
              "CNT": {
                "bit": 0,
                "description": "Channel Counter Register",
                "width": 24
              }
            },
            "DT3": {
              "DTH": {
                "bit": 0,
                "description": "Dead-Time Value for PWMHx Output",
                "width": 16
              },
              "DTL": {
                "bit": 16,
                "description": "Dead-Time Value for PWMLx Output",
                "width": 16
              }
            },
            "DTUPD3": {
              "DTHUPD": {
                "bit": 0,
                "description": "Dead-Time Value Update for PWMHx Output",
                "width": 16
              },
              "DTLUPD": {
                "bit": 16,
                "description": "Dead-Time Value Update for PWMLx Output",
                "width": 16
              }
            }
          }
        },
        "ISI": {
          "instances": [
            {
              "name": "ISI",
              "base": "0xF0034000",
              "irq": 37
            }
          ],
          "registers": {
            "CFG1": {
              "offset": "0x00",
              "size": 32,
              "description": "ISI Configuration 1 Register"
            },
            "CFG2": {
              "offset": "0x04",
              "size": 32,
              "description": "ISI Configuration 2 Register"
            },
            "PSIZE": {
              "offset": "0x08",
              "size": 32,
              "description": "ISI Preview Size Register"
            },
            "PDECF": {
              "offset": "0x0C",
              "size": 32,
              "description": "ISI Preview Decimation Factor Register"
            },
            "Y2R_SET0": {
              "offset": "0x10",
              "size": 32,
              "description": "ISI CSC YCrCb To RGB Set 0 Register"
            },
            "Y2R_SET1": {
              "offset": "0x14",
              "size": 32,
              "description": "ISI CSC YCrCb To RGB Set 1 Register"
            },
            "R2Y_SET0": {
              "offset": "0x18",
              "size": 32,
              "description": "ISI CSC RGB To YCrCb Set 0 Register"
            },
            "R2Y_SET1": {
              "offset": "0x1C",
              "size": 32,
              "description": "ISI CSC RGB To YCrCb Set 1 Register"
            },
            "R2Y_SET2": {
              "offset": "0x20",
              "size": 32,
              "description": "ISI CSC RGB To YCrCb Set 2 Register"
            },
            "CR": {
              "offset": "0x24",
              "size": 32,
              "description": "ISI Control Register"
            },
            "SR": {
              "offset": "0x28",
              "size": 32,
              "description": "ISI Status Register"
            },
            "IER": {
              "offset": "0x2C",
              "size": 32,
              "description": "ISI Interrupt Enable Register"
            },
            "IDR": {
              "offset": "0x30",
              "size": 32,
              "description": "ISI Interrupt Disable Register"
            },
            "IMR": {
              "offset": "0x34",
              "size": 32,
              "description": "ISI Interrupt Mask Register"
            },
            "DMA_CHER": {
              "offset": "0x38",
              "size": 32,
              "description": "DMA Channel Enable Register"
            },
            "DMA_CHDR": {
              "offset": "0x3C",
              "size": 32,
              "description": "DMA Channel Disable Register"
            },
            "DMA_CHSR": {
              "offset": "0x40",
              "size": 32,
              "description": "DMA Channel Status Register"
            },
            "DMA_P_ADDR": {
              "offset": "0x44",
              "size": 32,
              "description": "DMA Preview Base Address Register"
            },
            "DMA_P_CTRL": {
              "offset": "0x48",
              "size": 32,
              "description": "DMA Preview Control Register"
            },
            "DMA_P_DSCR": {
              "offset": "0x4C",
              "size": 32,
              "description": "DMA Preview Descriptor Address Register"
            },
            "DMA_C_ADDR": {
              "offset": "0x50",
              "size": 32,
              "description": "DMA Codec Base Address Register"
            },
            "DMA_C_CTRL": {
              "offset": "0x54",
              "size": 32,
              "description": "DMA Codec Control Register"
            },
            "DMA_C_DSCR": {
              "offset": "0x58",
              "size": 32,
              "description": "DMA Codec Descriptor Address Register"
            },
            "WPCR": {
              "offset": "0xE4",
              "size": 32,
              "description": "Write Protection Control Register"
            },
            "WPSR": {
              "offset": "0xE8",
              "size": 32,
              "description": "Write Protection Status Register"
            }
          },
          "bits": {
            "CFG1": {
              "HSYNC_POL": {
                "bit": 2,
                "description": "Horizontal Synchronization Polarity"
              },
              "VSYNC_POL": {
                "bit": 3,
                "description": "Vertical Synchronization Polarity"
              },
              "PIXCLK_POL": {
                "bit": 4,
                "description": "Pixel Clock Polarity"
              },
              "EMB_SYNC": {
                "bit": 6,
                "description": "Embedded Synchronization"
              },
              "CRC_SYNC": {
                "bit": 7,
                "description": "Embedded Synchronization Correction"
              },
              "FRATE": {
                "bit": 8,
                "description": "Frame Rate [0..7]",
                "width": 3
              },
              "DISCR": {
                "bit": 11,
                "description": "Disable Codec Request"
              },
              "FULL": {
                "bit": 12,
                "description": "Full Mode is Allowed"
              },
              "THMASK": {
                "bit": 13,
                "description": "Threshold Mask",
                "width": 2
              },
              "SLD": {
                "bit": 16,
                "description": "Start of Line Delay",
                "width": 8
              },
              "SFD": {
                "bit": 24,
                "description": "Start of Frame Delay",
                "width": 8
              }
            },
            "CFG2": {
              "IM_VSIZE": {
                "bit": 0,
                "description": "Vertical Size of the Image Sensor [0..2047]:",
                "width": 11
              },
              "GS_MODE": {
                "bit": 11,
                "description": "GS_MODE"
              },
              "RGB_MODE": {
                "bit": 12,
                "description": "RGB Input Mode:"
              },
              "GRAYSCALE": {
                "bit": 13,
                "description": "GRAYSCALE"
              },
              "RGB_SWAP": {
                "bit": 14,
                "description": "RGB_SWAP"
              },
              "COL_SPACE": {
                "bit": 15,
                "description": "Color Space for the Image Data"
              },
              "IM_HSIZE": {
                "bit": 16,
                "description": "Horizontal Size of the Image Sensor [0..2047]",
                "width": 11
              },
              "YCC_SWAP": {
                "bit": 28,
                "description": "Defines the YCC Image Data",
                "width": 2
              },
              "RGB_CFG": {
                "bit": 30,
                "description": "Defines RGB Pattern when RGB_MODE is set to 1",
                "width": 2
              }
            },
            "PSIZE": {
              "PREV_VSIZE": {
                "bit": 0,
                "description": "Vertical Size for the Preview Path",
                "width": 10
              },
              "PREV_HSIZE": {
                "bit": 16,
                "description": "Horizontal Size for the Preview Path",
                "width": 10
              }
            },
            "PDECF": {
              "DEC_FACTOR": {
                "bit": 0,
                "description": "Decimation Factor",
                "width": 8
              }
            },
            "Y2R_SET0": {
              "C0": {
                "bit": 0,
                "description": "Color Space Conversion Matrix Coefficient C0",
                "width": 8
              },
              "C1": {
                "bit": 8,
                "description": "Color Space Conversion Matrix Coefficient C1",
                "width": 8
              },
              "C2": {
                "bit": 16,
                "description": "Color Space Conversion Matrix Coefficient C2",
                "width": 8
              },
              "C3": {
                "bit": 24,
                "description": "Color Space Conversion Matrix Coefficient C3",
                "width": 8
              }
            },
            "Y2R_SET1": {
              "C4": {
                "bit": 0,
                "description": "Color Space Conversion Matrix Coefficient C4",
                "width": 9
              },
              "Yoff": {
                "bit": 12,
                "description": "Color Space Conversion Luminance Default Offset"
              },
              "Croff": {
                "bit": 13,
                "description": "Color Space Conversion Red Chrominance Default Offset"
              },
              "Cboff": {
                "bit": 14,
                "description": "Color Space Conversion Blue Chrominance Default Offset"
              }
            },
            "R2Y_SET0": {
              "C0": {
                "bit": 0,
                "description": "Color Space Conversion Matrix Coefficient C0",
                "width": 7
              },
              "C1": {
                "bit": 8,
                "description": "Color Space Conversion Matrix Coefficient C1",
                "width": 7
              },
              "C2": {
                "bit": 16,
                "description": "Color Space Conversion Matrix Coefficient C2",
                "width": 7
              },
              "Roff": {
                "bit": 24,
                "description": "Color Space Conversion Red Component Offset"
              }
            },
            "R2Y_SET1": {
              "C3": {
                "bit": 0,
                "description": "Color Space Conversion Matrix Coefficient C3",
                "width": 7
              },
              "C4": {
                "bit": 8,
                "description": "Color Space Conversion Matrix Coefficient C4",
                "width": 7
              },
              "C5": {
                "bit": 16,
                "description": "Color Space Conversion Matrix Coefficient C5",
                "width": 7
              },
              "Goff": {
                "bit": 24,
                "description": "Color Space Conversion Green Component Offset"
              }
            },
            "R2Y_SET2": {
              "C6": {
                "bit": 0,
                "description": "Color Space Conversion Matrix Coefficient C6",
                "width": 7
              },
              "C7": {
                "bit": 8,
                "description": "Color Space Conversion Matrix Coefficient C7",
                "width": 7
              },
              "C8": {
                "bit": 16,
                "description": "Color Space Conversion Matrix Coefficient C8",
                "width": 7
              },
              "Boff": {
                "bit": 24,
                "description": "Color Space Conversion Blue Component Offset"
              }
            },
            "CR": {
              "ISI_EN": {
                "bit": 0,
                "description": "ISI Module Enable Request"
              },
              "ISI_DIS": {
                "bit": 1,
                "description": "ISI Module Disable Request"
              },
              "ISI_SRST": {
                "bit": 2,
                "description": "ISI Software Reset Request"
              },
              "ISI_CDC": {
                "bit": 8,
                "description": "ISI Codec Request"
              }
            },
            "SR": {
              "ENABLE": {
                "bit": 0,
                "description": "ENABLE"
              },
              "DIS_DONE": {
                "bit": 1,
                "description": "Module Disable Request has Terminated"
              },
              "SRST": {
                "bit": 2,
                "description": "Module Software Reset Request has Terminated"
              },
              "CDC_PND": {
                "bit": 8,
                "description": "Pending Codec Request (this bit is a status bit)"
              },
              "VSYNC": {
                "bit": 10,
                "description": "Vertical Synchronization"
              },
              "PXFR_DONE": {
                "bit": 16,
                "description": "Preview DMA Transfer has Terminated."
              },
              "CXFR_DONE": {
                "bit": 17,
                "description": "Codec DMA Transfer has Terminated."
              },
              "SIP": {
                "bit": 19,
                "description": "Synchronization in Progress (this is a status bit)"
              },
              "P_OVR": {
                "bit": 24,
                "description": "Preview Datapath Overflow"
              },
              "C_OVR": {
                "bit": 25,
                "description": "Codec Datapath Overflow"
              },
              "CRC_ERR": {
                "bit": 26,
                "description": "CRC Synchronization Error"
              },
              "FR_OVR": {
                "bit": 27,
                "description": "Frame Rate Overrun"
              }
            },
            "IER": {
              "DIS_DONE": {
                "bit": 1,
                "description": "Disable Done Interrupt Enable"
              },
              "SRST": {
                "bit": 2,
                "description": "Software Reset Interrupt Enable"
              },
              "VSYNC": {
                "bit": 10,
                "description": "Vertical Synchronization Interrupt Enable"
              },
              "PXFR_DONE": {
                "bit": 16,
                "description": "Preview DMA Transfer Done Interrupt Enable"
              },
              "CXFR_DONE": {
                "bit": 17,
                "description": "Codec DMA Transfer Done Interrupt Enable"
              },
              "P_OVR": {
                "bit": 24,
                "description": "Preview Datapath Overflow Interrupt Enable"
              },
              "C_OVR": {
                "bit": 25,
                "description": "Codec Datapath Overflow Interrupt Enable"
              },
              "CRC_ERR": {
                "bit": 26,
                "description": "Embedded Synchronization CRC Error Interrupt Enable"
              },
              "FR_OVR": {
                "bit": 27,
                "description": "Frame Rate Overflow Interrupt Enable"
              }
            },
            "IDR": {
              "DIS_DONE": {
                "bit": 1,
                "description": "Disable Done Interrupt Disable"
              },
              "SRST": {
                "bit": 2,
                "description": "Software Reset Interrupt Disable"
              },
              "VSYNC": {
                "bit": 10,
                "description": "Vertical Synchronization Interrupt Disable"
              },
              "PXFR_DONE": {
                "bit": 16,
                "description": "Preview DMA Transfer Done Interrupt Disable"
              },
              "CXFR_DONE": {
                "bit": 17,
                "description": "Codec DMA Transfer Done Interrupt Disable"
              },
              "P_OVR": {
                "bit": 24,
                "description": "Preview Datapath Overflow Interrupt Disable"
              },
              "C_OVR": {
                "bit": 25,
                "description": "Codec Datapath Overflow Interrupt Disable"
              },
              "CRC_ERR": {
                "bit": 26,
                "description": "Embedded Synchronization CRC Error Interrupt Disable"
              },
              "FR_OVR": {
                "bit": 27,
                "description": "Frame Rate Overflow Interrupt Disable"
              }
            },
            "IMR": {
              "DIS_DONE": {
                "bit": 1,
                "description": "Module Disable Operation Completed"
              },
              "SRST": {
                "bit": 2,
                "description": "Software Reset Completed"
              },
              "VSYNC": {
                "bit": 10,
                "description": "Vertical Synchronization"
              },
              "PXFR_DONE": {
                "bit": 16,
                "description": "Preview DMA Transfer Interrupt"
              },
              "CXFR_DONE": {
                "bit": 17,
                "description": "Codec DMA Transfer Interrupt"
              },
              "P_OVR": {
                "bit": 24,
                "description": "FIFO Preview Overflow"
              },
              "C_OVR": {
                "bit": 25,
                "description": "FIFO Codec Overflow"
              },
              "CRC_ERR": {
                "bit": 26,
                "description": "CRC Synchronization Error"
              },
              "FR_OVR": {
                "bit": 27,
                "description": "Frame Rate Overrun"
              }
            },
            "DMA_CHER": {
              "P_CH_EN": {
                "bit": 0,
                "description": "Preview Channel Enable"
              },
              "C_CH_EN": {
                "bit": 1,
                "description": "Codec Channel Enable"
              }
            },
            "DMA_CHDR": {
              "P_CH_DIS": {
                "bit": 0,
                "description": "P_CH_DIS"
              },
              "C_CH_DIS": {
                "bit": 1,
                "description": "C_CH_DIS"
              }
            },
            "DMA_CHSR": {
              "P_CH_S": {
                "bit": 0,
                "description": "P_CH_S"
              },
              "C_CH_S": {
                "bit": 1,
                "description": "C_CH_S"
              }
            },
            "DMA_P_ADDR": {
              "P_ADDR": {
                "bit": 2,
                "description": "Preview Image Base Address. (This address is word aligned.)",
                "width": 30
              }
            },
            "DMA_P_CTRL": {
              "P_FETCH": {
                "bit": 0,
                "description": "Descriptor Fetch Control Field"
              },
              "P_WB": {
                "bit": 1,
                "description": "Descriptor Writeback Control Field"
              },
              "P_IEN": {
                "bit": 2,
                "description": "Transfer Done Flag Control"
              },
              "P_DONE": {
                "bit": 3,
                "description": "(This field is only updated in the memory.)"
              }
            },
            "DMA_P_DSCR": {
              "P_DSCR": {
                "bit": 2,
                "description": "Preview Descriptor Base Address (This address is word aligned.)",
                "width": 30
              }
            },
            "DMA_C_ADDR": {
              "C_ADDR": {
                "bit": 2,
                "description": "Codec Image Base Address (This address is word aligned.)",
                "width": 30
              }
            },
            "DMA_C_CTRL": {
              "C_FETCH": {
                "bit": 0,
                "description": "Descriptor Fetch Control Field"
              },
              "C_WB": {
                "bit": 1,
                "description": "Descriptor Writeback Control Field"
              },
              "C_IEN": {
                "bit": 2,
                "description": "Transfer Done flag control"
              },
              "C_DONE": {
                "bit": 3,
                "description": "(This field is only updated in the memory.)"
              }
            },
            "DMA_C_DSCR": {
              "C_DSCR": {
                "bit": 2,
                "description": "Codec Descriptor Base Address (This address is word aligned.)",
                "width": 30
              }
            },
            "WPCR": {
              "WP_EN": {
                "bit": 0,
                "description": "Write Protection Enable"
              },
              "WP_KEY": {
                "bit": 8,
                "description": "Write Protection KEY Password",
                "width": 24
              }
            },
            "WPSR": {
              "WP_VS": {
                "bit": 0,
                "description": "Write Protection Violation Status",
                "width": 4
              },
              "WP_VSRC": {
                "bit": 8,
                "description": "Write Protection Violation Source",
                "width": 16
              }
            }
          }
        },
        "SFR": {
          "instances": [
            {
              "name": "SFR",
              "base": "0xF0038000"
            }
          ],
          "registers": {
            "OHCIICR": {
              "offset": "0x10",
              "size": 32,
              "description": "OHCI Interrupt Configuration Register"
            },
            "OHCIISR": {
              "offset": "0x14",
              "size": 32,
              "description": "OHCI Interrupt Status Register"
            },
            "AHB": {
              "offset": "0x20",
              "size": 32,
              "description": "AHB Configuration Register"
            },
            "BRIDGE": {
              "offset": "0x24",
              "size": 32,
              "description": "Bridge Configuration Register"
            },
            "SECURE": {
              "offset": "0x28",
              "size": 32,
              "description": "Security Configuration Register"
            },
            "UTMICKTRIM": {
              "offset": "0x30",
              "size": 32,
              "description": "UTMI Clock Trimming Register"
            },
            "UTMIHSTRIM": {
              "offset": "0x34",
              "size": 32,
              "description": "UTMI High Speed Trimming Register"
            },
            "UTMIFSTRIM": {
              "offset": "0x38",
              "size": 32,
              "description": "UTMI Full Speed Trimming Register"
            },
            "UTMISWAP": {
              "offset": "0x3C",
              "size": 32,
              "description": "UTMI DP/DM Pin Swapping Register"
            },
            "EBICFG": {
              "offset": "0x40",
              "size": 32,
              "description": "EBI Configuration Register"
            }
          },
          "bits": {
            "OHCIICR": {
              "RES0": {
                "bit": 0,
                "description": "USB PORTx RESET"
              },
              "RES1": {
                "bit": 1,
                "description": "USB PORTx RESET"
              },
              "RES2": {
                "bit": 2,
                "description": "USB PORTx RESET"
              },
              "ARIE": {
                "bit": 4,
                "description": "OHCI Asynchronous Resume Interrupt Enable"
              },
              "APPSTART": {
                "bit": 5,
                "description": "Reserved"
              },
              "UDPPUDIS": {
                "bit": 23,
                "description": "OHCI USB DEVICE PULL-UP DISABLE"
              }
            },
            "OHCIISR": {
              "RIS0": {
                "bit": 0,
                "description": "OHCI Resume Interrupt Status Port 0"
              },
              "RIS1": {
                "bit": 1,
                "description": "OHCI Resume Interrupt Status Port 1"
              },
              "RIS2": {
                "bit": 2,
                "description": "OHCI Resume Interrupt Status Port 2"
              }
            },
            "AHB": {
              "PFETCH10": {
                "bit": 10,
                "description": "AHB MASTERx 10 Converter Prefetch"
              },
              "PFETCH11": {
                "bit": 11,
                "description": "AHB MASTERx 11 Converter Prefetch"
              },
              "PFETCH12": {
                "bit": 12,
                "description": "AHB MASTERx 12 Converter Prefetch"
              },
              "PFETCH13": {
                "bit": 13,
                "description": "AHB MASTERx 13 Converter Prefetch"
              },
              "PFETCH14": {
                "bit": 14,
                "description": "AHB MASTERx 14 Converter Prefetch"
              },
              "DLBOPT10": {
                "bit": 26,
                "description": "AHB MASTERx 10 Converter Define Length Burst Optimization"
              },
              "DLBOPT11": {
                "bit": 27,
                "description": "AHB MASTERx 11 Converter Define Length Burst Optimization"
              },
              "DLBOPT12": {
                "bit": 28,
                "description": "AHB MASTERx 12 Converter Define Length Burst Optimization"
              },
              "DLBOPT13": {
                "bit": 29,
                "description": "AHB MASTERx 13 Converter Define Length Burst Optimization"
              },
              "DLBOPT14": {
                "bit": 30,
                "description": "AHB MASTERx 14 Converter Define Length Burst Optimization"
              }
            },
            "BRIDGE": {
              "APBTURBO": {
                "bit": 0,
                "description": "AHB to APB Bridge mode"
              },
              "AXI2AHBSEL": {
                "bit": 8,
                "description": "AXI to AHB bridge for DDR controller selection"
              }
            },
            "SECURE": {
              "ROM": {
                "bit": 0,
                "description": "Disable Access to ROM Code"
              },
              "FUSE": {
                "bit": 8,
                "description": "Disable Access to Fuse Controller"
              }
            },
            "UTMICKTRIM": {
              "FREQ": {
                "bit": 0,
                "description": "UTMI Reference Clock Frequency",
                "width": 2
              },
              "VBG": {
                "bit": 16,
                "description": "UTMI Band Gap Voltage Trimming",
                "width": 4
              }
            },
            "UTMIHSTRIM": {
              "SQUELCH": {
                "bit": 0,
                "description": "UTMI HS SQUELCH Voltage Trimming",
                "width": 3
              },
              "DISC": {
                "bit": 4,
                "description": "UTMI Disconnect Voltage Trimming",
                "width": 3
              },
              "SLOPE0": {
                "bit": 8,
                "description": "UTMI HS PORTx Transceiver Slope Trimming",
                "width": 3
              },
              "SLOPE1": {
                "bit": 12,
                "description": "UTMI HS PORTx Transceiver Slope Trimming",
                "width": 3
              },
              "SLOPE2": {
                "bit": 16,
                "description": "UTMI HS PORTx Transceiver Slope Trimming",
                "width": 3
              }
            },
            "UTMIFSTRIM": {
              "RISE": {
                "bit": 0,
                "description": "FS Transceiver output rising slope trimming",
                "width": 3
              },
              "FALL": {
                "bit": 4,
                "description": "FS Transceiver output falling slope trimming",
                "width": 3
              },
              "XCVR": {
                "bit": 8,
                "description": "FS Transceiver crossover voltage trimming",
                "width": 2
              },
              "ZN": {
                "bit": 16,
                "description": "FS Transceiver NMOS impedance trimming",
                "width": 3
              },
              "ZP": {
                "bit": 20,
                "description": "FS Transceiver PMOS impedance trimming",
                "width": 3
              }
            },
            "UTMISWAP": {
              "PORT0": {
                "bit": 0,
                "description": "PORT 0 DP/DM Pin Swapping"
              },
              "PORT1": {
                "bit": 1,
                "description": "PORT 1 DP/DM Pin Swapping"
              },
              "PORT2": {
                "bit": 2,
                "description": "PORT 2 DP/DM Pin Swapping"
              }
            },
            "EBICFG": {
              "DRIVE0": {
                "bit": 0,
                "description": "EBI Pins Drive Level",
                "width": 2
              },
              "PULL0": {
                "bit": 2,
                "description": "EBI Pins Pull Value",
                "width": 2
              },
              "SCH0": {
                "bit": 4,
                "description": "EBI Pins Schmitt Trigger"
              },
              "DRIVE1": {
                "bit": 8,
                "description": "EBI Pins Drive Level",
                "width": 2
              },
              "PULL1": {
                "bit": 10,
                "description": "EBI Pins Pull Value",
                "width": 2
              },
              "SCH1": {
                "bit": 12,
                "description": "EBI Pins Schmitt Trigger"
              },
              "BMS": {
                "bit": 16,
                "description": "BMS Sampled Value (Read Only)"
              }
            }
          }
        },
        "HSMCI1": {
          "instances": [
            {
              "name": "HSMCI1",
              "base": "0xF8000000",
              "irq": 22
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "Control Register"
            },
            "MR": {
              "offset": "0x04",
              "size": 32,
              "description": "Mode Register"
            },
            "DTOR": {
              "offset": "0x08",
              "size": 32,
              "description": "Data Timeout Register"
            },
            "SDCR": {
              "offset": "0x0C",
              "size": 32,
              "description": "SD/SDIO Card Register"
            },
            "ARGR": {
              "offset": "0x10",
              "size": 32,
              "description": "Argument Register"
            },
            "CMDR": {
              "offset": "0x14",
              "size": 32,
              "description": "Command Register"
            },
            "BLKR": {
              "offset": "0x18",
              "size": 32,
              "description": "Block Register"
            },
            "CSTOR": {
              "offset": "0x1C",
              "size": 32,
              "description": "Completion Signal Timeout Register"
            },
            "RSPR[%s]": {
              "offset": "0x20",
              "size": 32,
              "description": "Response Register"
            },
            "RDR": {
              "offset": "0x30",
              "size": 32,
              "description": "Receive Data Register"
            },
            "TDR": {
              "offset": "0x34",
              "size": 32,
              "description": "Transmit Data Register"
            },
            "SR": {
              "offset": "0x40",
              "size": 32,
              "description": "Status Register"
            },
            "IER": {
              "offset": "0x44",
              "size": 32,
              "description": "Interrupt Enable Register"
            },
            "IDR": {
              "offset": "0x48",
              "size": 32,
              "description": "Interrupt Disable Register"
            },
            "IMR": {
              "offset": "0x4C",
              "size": 32,
              "description": "Interrupt Mask Register"
            },
            "DMA": {
              "offset": "0x50",
              "size": 32,
              "description": "DMA Configuration Register"
            },
            "CFG": {
              "offset": "0x54",
              "size": 32,
              "description": "Configuration Register"
            },
            "WPMR": {
              "offset": "0xE4",
              "size": 32,
              "description": "Write Protection Mode Register"
            },
            "WPSR": {
              "offset": "0xE8",
              "size": 32,
              "description": "Write Protection Status Register"
            },
            "FIFO[%s]": {
              "offset": "0x200",
              "size": 32,
              "description": "FIFO Memory Aperture0"
            }
          },
          "bits": {
            "CR": {
              "MCIEN": {
                "bit": 0,
                "description": "Multi-Media Interface Enable"
              },
              "MCIDIS": {
                "bit": 1,
                "description": "Multi-Media Interface Disable"
              },
              "PWSEN": {
                "bit": 2,
                "description": "Power Save Mode Enable"
              },
              "PWSDIS": {
                "bit": 3,
                "description": "Power Save Mode Disable"
              },
              "SWRST": {
                "bit": 7,
                "description": "Software Reset"
              }
            },
            "MR": {
              "CLKDIV": {
                "bit": 0,
                "description": "Clock Divider",
                "width": 8
              },
              "PWSDIV": {
                "bit": 8,
                "description": "Power Saving Divider",
                "width": 3
              },
              "RDPROOF": {
                "bit": 11,
                "description": "Read Proof Enable"
              },
              "WRPROOF": {
                "bit": 12,
                "description": "Write Proof Enable"
              },
              "FBYTE": {
                "bit": 13,
                "description": "Force Byte Transfer"
              },
              "PADV": {
                "bit": 14,
                "description": "Padding Value"
              },
              "CLKODD": {
                "bit": 16,
                "description": "Clock divider is odd"
              }
            },
            "DTOR": {
              "DTOCYC": {
                "bit": 0,
                "description": "Data Timeout Cycle Number",
                "width": 4
              },
              "DTOMUL": {
                "bit": 4,
                "description": "Data Timeout Multiplier",
                "width": 3
              }
            },
            "SDCR": {
              "SDCSEL": {
                "bit": 0,
                "description": "SDCard/SDIO Slot",
                "width": 2
              },
              "SDCBUS": {
                "bit": 6,
                "description": "SDCard/SDIO Bus Width",
                "width": 2
              }
            },
            "ARGR": {
              "ARG": {
                "bit": 0,
                "description": "Command Argument",
                "width": 32
              }
            },
            "CMDR": {
              "CMDNB": {
                "bit": 0,
                "description": "Command Number",
                "width": 6
              },
              "RSPTYP": {
                "bit": 6,
                "description": "Response Type",
                "width": 2
              },
              "SPCMD": {
                "bit": 8,
                "description": "Special Command",
                "width": 3
              },
              "OPDCMD": {
                "bit": 11,
                "description": "Open Drain Command"
              },
              "MAXLAT": {
                "bit": 12,
                "description": "Max Latency for Command to Response"
              },
              "TRCMD": {
                "bit": 16,
                "description": "Transfer Command",
                "width": 2
              },
              "TRDIR": {
                "bit": 18,
                "description": "Transfer Direction"
              },
              "TRTYP": {
                "bit": 19,
                "description": "Transfer Type",
                "width": 3
              },
              "IOSPCMD": {
                "bit": 24,
                "description": "SDIO Special Command",
                "width": 2
              },
              "ATACS": {
                "bit": 26,
                "description": "ATA with Command Completion Signal"
              },
              "BOOT_ACK": {
                "bit": 27,
                "description": "Boot Operation Acknowledge."
              }
            },
            "BLKR": {
              "BCNT": {
                "bit": 0,
                "description": "MMC/SDIO Block Count - SDIO Byte Count",
                "width": 16
              },
              "BLKLEN": {
                "bit": 16,
                "description": "Data Block Length",
                "width": 16
              }
            },
            "CSTOR": {
              "CSTOCYC": {
                "bit": 0,
                "description": "Completion Signal Timeout Cycle Number",
                "width": 4
              },
              "CSTOMUL": {
                "bit": 4,
                "description": "Completion Signal Timeout Multiplier",
                "width": 3
              }
            },
            "RSPR[%s]": {
              "RSP": {
                "bit": 0,
                "description": "Response",
                "width": 32
              }
            },
            "RDR": {
              "DATA": {
                "bit": 0,
                "description": "Data to Read",
                "width": 32
              }
            },
            "TDR": {
              "DATA": {
                "bit": 0,
                "description": "Data to Write",
                "width": 32
              }
            },
            "SR": {
              "CMDRDY": {
                "bit": 0,
                "description": "Command Ready"
              },
              "RXRDY": {
                "bit": 1,
                "description": "Receiver Ready"
              },
              "TXRDY": {
                "bit": 2,
                "description": "Transmit Ready"
              },
              "BLKE": {
                "bit": 3,
                "description": "Data Block Ended"
              },
              "DTIP": {
                "bit": 4,
                "description": "Data Transfer in Progress"
              },
              "NOTBUSY": {
                "bit": 5,
                "description": "HSMCI Not Busy"
              },
              "SDIOIRQA": {
                "bit": 8,
                "description": "SDIO Interrupt for Slot A"
              },
              "SDIOWAIT": {
                "bit": 12,
                "description": "SDIO Read Wait Operation Status"
              },
              "CSRCV": {
                "bit": 13,
                "description": "CE-ATA Completion Signal Received"
              },
              "RINDE": {
                "bit": 16,
                "description": "Response Index Error"
              },
              "RDIRE": {
                "bit": 17,
                "description": "Response Direction Error"
              },
              "RCRCE": {
                "bit": 18,
                "description": "Response CRC Error"
              },
              "RENDE": {
                "bit": 19,
                "description": "Response End Bit Error"
              },
              "RTOE": {
                "bit": 20,
                "description": "Response Time-out Error"
              },
              "DCRCE": {
                "bit": 21,
                "description": "Data CRC Error"
              },
              "DTOE": {
                "bit": 22,
                "description": "Data Time-out Error"
              },
              "CSTOE": {
                "bit": 23,
                "description": "Completion Signal Time-out Error"
              },
              "BLKOVRE": {
                "bit": 24,
                "description": "DMA Block Overrun Error"
              },
              "DMADONE": {
                "bit": 25,
                "description": "DMA Transfer done"
              },
              "FIFOEMPTY": {
                "bit": 26,
                "description": "FIFO empty flag"
              },
              "XFRDONE": {
                "bit": 27,
                "description": "Transfer Done flag"
              },
              "ACKRCV": {
                "bit": 28,
                "description": "Boot Operation Acknowledge Received"
              },
              "ACKRCVE": {
                "bit": 29,
                "description": "Boot Operation Acknowledge Error"
              },
              "OVRE": {
                "bit": 30,
                "description": "Overrun"
              },
              "UNRE": {
                "bit": 31,
                "description": "Underrun"
              }
            },
            "IER": {
              "CMDRDY": {
                "bit": 0,
                "description": "Command Ready Interrupt Enable"
              },
              "RXRDY": {
                "bit": 1,
                "description": "Receiver Ready Interrupt Enable"
              },
              "TXRDY": {
                "bit": 2,
                "description": "Transmit Ready Interrupt Enable"
              },
              "BLKE": {
                "bit": 3,
                "description": "Data Block Ended Interrupt Enable"
              },
              "DTIP": {
                "bit": 4,
                "description": "Data Transfer in Progress Interrupt Enable"
              },
              "NOTBUSY": {
                "bit": 5,
                "description": "Data Not Busy Interrupt Enable"
              },
              "SDIOIRQA": {
                "bit": 8,
                "description": "SDIO Interrupt for Slot A Interrupt Enable"
              },
              "SDIOWAIT": {
                "bit": 12,
                "description": "SDIO Read Wait Operation Status Interrupt Enable"
              },
              "CSRCV": {
                "bit": 13,
                "description": "Completion Signal Received Interrupt Enable"
              },
              "RINDE": {
                "bit": 16,
                "description": "Response Index Error Interrupt Enable"
              },
              "RDIRE": {
                "bit": 17,
                "description": "Response Direction Error Interrupt Enable"
              },
              "RCRCE": {
                "bit": 18,
                "description": "Response CRC Error Interrupt Enable"
              },
              "RENDE": {
                "bit": 19,
                "description": "Response End Bit Error Interrupt Enable"
              },
              "RTOE": {
                "bit": 20,
                "description": "Response Time-out Error Interrupt Enable"
              },
              "DCRCE": {
                "bit": 21,
                "description": "Data CRC Error Interrupt Enable"
              },
              "DTOE": {
                "bit": 22,
                "description": "Data Time-out Error Interrupt Enable"
              },
              "CSTOE": {
                "bit": 23,
                "description": "Completion Signal Timeout Error Interrupt Enable"
              },
              "BLKOVRE": {
                "bit": 24,
                "description": "DMA Block Overrun Error Interrupt Enable"
              },
              "DMADONE": {
                "bit": 25,
                "description": "DMA Transfer completed Interrupt Enable"
              },
              "FIFOEMPTY": {
                "bit": 26,
                "description": "FIFO empty Interrupt enable"
              },
              "XFRDONE": {
                "bit": 27,
                "description": "Transfer Done Interrupt enable"
              },
              "ACKRCV": {
                "bit": 28,
                "description": "Boot Acknowledge Interrupt Enable"
              },
              "ACKRCVE": {
                "bit": 29,
                "description": "Boot Acknowledge Error Interrupt Enable"
              },
              "OVRE": {
                "bit": 30,
                "description": "Overrun Interrupt Enable"
              },
              "UNRE": {
                "bit": 31,
                "description": "Underrun Interrupt Enable"
              }
            },
            "IDR": {
              "CMDRDY": {
                "bit": 0,
                "description": "Command Ready Interrupt Disable"
              },
              "RXRDY": {
                "bit": 1,
                "description": "Receiver Ready Interrupt Disable"
              },
              "TXRDY": {
                "bit": 2,
                "description": "Transmit Ready Interrupt Disable"
              },
              "BLKE": {
                "bit": 3,
                "description": "Data Block Ended Interrupt Disable"
              },
              "DTIP": {
                "bit": 4,
                "description": "Data Transfer in Progress Interrupt Disable"
              },
              "NOTBUSY": {
                "bit": 5,
                "description": "Data Not Busy Interrupt Disable"
              },
              "SDIOIRQA": {
                "bit": 8,
                "description": "SDIO Interrupt for Slot A Interrupt Disable"
              },
              "SDIOWAIT": {
                "bit": 12,
                "description": "SDIO Read Wait Operation Status Interrupt Disable"
              },
              "CSRCV": {
                "bit": 13,
                "description": "Completion Signal received interrupt Disable"
              },
              "RINDE": {
                "bit": 16,
                "description": "Response Index Error Interrupt Disable"
              },
              "RDIRE": {
                "bit": 17,
                "description": "Response Direction Error Interrupt Disable"
              },
              "RCRCE": {
                "bit": 18,
                "description": "Response CRC Error Interrupt Disable"
              },
              "RENDE": {
                "bit": 19,
                "description": "Response End Bit Error Interrupt Disable"
              },
              "RTOE": {
                "bit": 20,
                "description": "Response Time-out Error Interrupt Disable"
              },
              "DCRCE": {
                "bit": 21,
                "description": "Data CRC Error Interrupt Disable"
              },
              "DTOE": {
                "bit": 22,
                "description": "Data Time-out Error Interrupt Disable"
              },
              "CSTOE": {
                "bit": 23,
                "description": "Completion Signal Time out Error Interrupt Disable"
              },
              "BLKOVRE": {
                "bit": 24,
                "description": "DMA Block Overrun Error Interrupt Disable"
              },
              "DMADONE": {
                "bit": 25,
                "description": "DMA Transfer completed Interrupt Disable"
              },
              "FIFOEMPTY": {
                "bit": 26,
                "description": "FIFO empty Interrupt Disable"
              },
              "XFRDONE": {
                "bit": 27,
                "description": "Transfer Done Interrupt Disable"
              },
              "ACKRCV": {
                "bit": 28,
                "description": "Boot Acknowledge Interrupt Disable"
              },
              "ACKRCVE": {
                "bit": 29,
                "description": "Boot Acknowledge Error Interrupt Disable"
              },
              "OVRE": {
                "bit": 30,
                "description": "Overrun Interrupt Disable"
              },
              "UNRE": {
                "bit": 31,
                "description": "Underrun Interrupt Disable"
              }
            },
            "IMR": {
              "CMDRDY": {
                "bit": 0,
                "description": "Command Ready Interrupt Mask"
              },
              "RXRDY": {
                "bit": 1,
                "description": "Receiver Ready Interrupt Mask"
              },
              "TXRDY": {
                "bit": 2,
                "description": "Transmit Ready Interrupt Mask"
              },
              "BLKE": {
                "bit": 3,
                "description": "Data Block Ended Interrupt Mask"
              },
              "DTIP": {
                "bit": 4,
                "description": "Data Transfer in Progress Interrupt Mask"
              },
              "NOTBUSY": {
                "bit": 5,
                "description": "Data Not Busy Interrupt Mask"
              },
              "SDIOIRQA": {
                "bit": 8,
                "description": "SDIO Interrupt for Slot A Interrupt Mask"
              },
              "SDIOWAIT": {
                "bit": 12,
                "description": "SDIO Read Wait Operation Status Interrupt Mask"
              },
              "CSRCV": {
                "bit": 13,
                "description": "Completion Signal Received Interrupt Mask"
              },
              "RINDE": {
                "bit": 16,
                "description": "Response Index Error Interrupt Mask"
              },
              "RDIRE": {
                "bit": 17,
                "description": "Response Direction Error Interrupt Mask"
              },
              "RCRCE": {
                "bit": 18,
                "description": "Response CRC Error Interrupt Mask"
              },
              "RENDE": {
                "bit": 19,
                "description": "Response End Bit Error Interrupt Mask"
              },
              "RTOE": {
                "bit": 20,
                "description": "Response Time-out Error Interrupt Mask"
              },
              "DCRCE": {
                "bit": 21,
                "description": "Data CRC Error Interrupt Mask"
              },
              "DTOE": {
                "bit": 22,
                "description": "Data Time-out Error Interrupt Mask"
              },
              "CSTOE": {
                "bit": 23,
                "description": "Completion Signal Time-out Error Interrupt Mask"
              },
              "BLKOVRE": {
                "bit": 24,
                "description": "DMA Block Overrun Error Interrupt Mask"
              },
              "DMADONE": {
                "bit": 25,
                "description": "DMA Transfer Completed Interrupt Mask"
              },
              "FIFOEMPTY": {
                "bit": 26,
                "description": "FIFO Empty Interrupt Mask"
              },
              "XFRDONE": {
                "bit": 27,
                "description": "Transfer Done Interrupt Mask"
              },
              "ACKRCV": {
                "bit": 28,
                "description": "Boot Operation Acknowledge Received Interrupt Mask"
              },
              "ACKRCVE": {
                "bit": 29,
                "description": "Boot Operation Acknowledge Error Interrupt Mask"
              },
              "OVRE": {
                "bit": 30,
                "description": "Overrun Interrupt Mask"
              },
              "UNRE": {
                "bit": 31,
                "description": "Underrun Interrupt Mask"
              }
            },
            "DMA": {
              "OFFSET": {
                "bit": 0,
                "description": "DMA Write Buffer Offset",
                "width": 2
              },
              "CHKSIZE": {
                "bit": 4,
                "description": "DMA Channel Read and Write Chunk Size",
                "width": 3
              },
              "DMAEN": {
                "bit": 8,
                "description": "DMA Hardware Handshaking Enable"
              },
              "ROPT": {
                "bit": 12,
                "description": "Read Optimization with padding"
              }
            },
            "CFG": {
              "FIFOMODE": {
                "bit": 0,
                "description": "HSMCI Internal FIFO control mode"
              },
              "FERRCTRL": {
                "bit": 4,
                "description": "Flow Error flag reset control mode"
              },
              "HSMODE": {
                "bit": 8,
                "description": "High Speed Mode"
              },
              "LSYNC": {
                "bit": 12,
                "description": "Synchronize on the last block"
              }
            },
            "WPMR": {
              "WP_EN": {
                "bit": 0,
                "description": "Write Protection Enable"
              },
              "WP_KEY": {
                "bit": 8,
                "description": "Write Protection Key password",
                "width": 24
              }
            },
            "WPSR": {
              "WP_VS": {
                "bit": 0,
                "description": "Write Protection Violation Status",
                "width": 4
              },
              "WP_VSRC": {
                "bit": 8,
                "description": "Write Protection Violation SouRCe",
                "width": 16
              }
            },
            "FIFO[%s]": {
              "DATA": {
                "bit": 0,
                "description": "Data to Read or Data to Write",
                "width": 32
              }
            }
          }
        },
        "HSMCI2": {
          "instances": [
            {
              "name": "HSMCI2",
              "base": "0xF8004000",
              "irq": 23
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "Control Register"
            },
            "MR": {
              "offset": "0x04",
              "size": 32,
              "description": "Mode Register"
            },
            "DTOR": {
              "offset": "0x08",
              "size": 32,
              "description": "Data Timeout Register"
            },
            "SDCR": {
              "offset": "0x0C",
              "size": 32,
              "description": "SD/SDIO Card Register"
            },
            "ARGR": {
              "offset": "0x10",
              "size": 32,
              "description": "Argument Register"
            },
            "CMDR": {
              "offset": "0x14",
              "size": 32,
              "description": "Command Register"
            },
            "BLKR": {
              "offset": "0x18",
              "size": 32,
              "description": "Block Register"
            },
            "CSTOR": {
              "offset": "0x1C",
              "size": 32,
              "description": "Completion Signal Timeout Register"
            },
            "RSPR[%s]": {
              "offset": "0x20",
              "size": 32,
              "description": "Response Register"
            },
            "RDR": {
              "offset": "0x30",
              "size": 32,
              "description": "Receive Data Register"
            },
            "TDR": {
              "offset": "0x34",
              "size": 32,
              "description": "Transmit Data Register"
            },
            "SR": {
              "offset": "0x40",
              "size": 32,
              "description": "Status Register"
            },
            "IER": {
              "offset": "0x44",
              "size": 32,
              "description": "Interrupt Enable Register"
            },
            "IDR": {
              "offset": "0x48",
              "size": 32,
              "description": "Interrupt Disable Register"
            },
            "IMR": {
              "offset": "0x4C",
              "size": 32,
              "description": "Interrupt Mask Register"
            },
            "DMA": {
              "offset": "0x50",
              "size": 32,
              "description": "DMA Configuration Register"
            },
            "CFG": {
              "offset": "0x54",
              "size": 32,
              "description": "Configuration Register"
            },
            "WPMR": {
              "offset": "0xE4",
              "size": 32,
              "description": "Write Protection Mode Register"
            },
            "WPSR": {
              "offset": "0xE8",
              "size": 32,
              "description": "Write Protection Status Register"
            },
            "FIFO[%s]": {
              "offset": "0x200",
              "size": 32,
              "description": "FIFO Memory Aperture0"
            }
          },
          "bits": {
            "CR": {
              "MCIEN": {
                "bit": 0,
                "description": "Multi-Media Interface Enable"
              },
              "MCIDIS": {
                "bit": 1,
                "description": "Multi-Media Interface Disable"
              },
              "PWSEN": {
                "bit": 2,
                "description": "Power Save Mode Enable"
              },
              "PWSDIS": {
                "bit": 3,
                "description": "Power Save Mode Disable"
              },
              "SWRST": {
                "bit": 7,
                "description": "Software Reset"
              }
            },
            "MR": {
              "CLKDIV": {
                "bit": 0,
                "description": "Clock Divider",
                "width": 8
              },
              "PWSDIV": {
                "bit": 8,
                "description": "Power Saving Divider",
                "width": 3
              },
              "RDPROOF": {
                "bit": 11,
                "description": "Read Proof Enable"
              },
              "WRPROOF": {
                "bit": 12,
                "description": "Write Proof Enable"
              },
              "FBYTE": {
                "bit": 13,
                "description": "Force Byte Transfer"
              },
              "PADV": {
                "bit": 14,
                "description": "Padding Value"
              },
              "CLKODD": {
                "bit": 16,
                "description": "Clock divider is odd"
              }
            },
            "DTOR": {
              "DTOCYC": {
                "bit": 0,
                "description": "Data Timeout Cycle Number",
                "width": 4
              },
              "DTOMUL": {
                "bit": 4,
                "description": "Data Timeout Multiplier",
                "width": 3
              }
            },
            "SDCR": {
              "SDCSEL": {
                "bit": 0,
                "description": "SDCard/SDIO Slot",
                "width": 2
              },
              "SDCBUS": {
                "bit": 6,
                "description": "SDCard/SDIO Bus Width",
                "width": 2
              }
            },
            "ARGR": {
              "ARG": {
                "bit": 0,
                "description": "Command Argument",
                "width": 32
              }
            },
            "CMDR": {
              "CMDNB": {
                "bit": 0,
                "description": "Command Number",
                "width": 6
              },
              "RSPTYP": {
                "bit": 6,
                "description": "Response Type",
                "width": 2
              },
              "SPCMD": {
                "bit": 8,
                "description": "Special Command",
                "width": 3
              },
              "OPDCMD": {
                "bit": 11,
                "description": "Open Drain Command"
              },
              "MAXLAT": {
                "bit": 12,
                "description": "Max Latency for Command to Response"
              },
              "TRCMD": {
                "bit": 16,
                "description": "Transfer Command",
                "width": 2
              },
              "TRDIR": {
                "bit": 18,
                "description": "Transfer Direction"
              },
              "TRTYP": {
                "bit": 19,
                "description": "Transfer Type",
                "width": 3
              },
              "IOSPCMD": {
                "bit": 24,
                "description": "SDIO Special Command",
                "width": 2
              },
              "ATACS": {
                "bit": 26,
                "description": "ATA with Command Completion Signal"
              },
              "BOOT_ACK": {
                "bit": 27,
                "description": "Boot Operation Acknowledge."
              }
            },
            "BLKR": {
              "BCNT": {
                "bit": 0,
                "description": "MMC/SDIO Block Count - SDIO Byte Count",
                "width": 16
              },
              "BLKLEN": {
                "bit": 16,
                "description": "Data Block Length",
                "width": 16
              }
            },
            "CSTOR": {
              "CSTOCYC": {
                "bit": 0,
                "description": "Completion Signal Timeout Cycle Number",
                "width": 4
              },
              "CSTOMUL": {
                "bit": 4,
                "description": "Completion Signal Timeout Multiplier",
                "width": 3
              }
            },
            "RSPR[%s]": {
              "RSP": {
                "bit": 0,
                "description": "Response",
                "width": 32
              }
            },
            "RDR": {
              "DATA": {
                "bit": 0,
                "description": "Data to Read",
                "width": 32
              }
            },
            "TDR": {
              "DATA": {
                "bit": 0,
                "description": "Data to Write",
                "width": 32
              }
            },
            "SR": {
              "CMDRDY": {
                "bit": 0,
                "description": "Command Ready"
              },
              "RXRDY": {
                "bit": 1,
                "description": "Receiver Ready"
              },
              "TXRDY": {
                "bit": 2,
                "description": "Transmit Ready"
              },
              "BLKE": {
                "bit": 3,
                "description": "Data Block Ended"
              },
              "DTIP": {
                "bit": 4,
                "description": "Data Transfer in Progress"
              },
              "NOTBUSY": {
                "bit": 5,
                "description": "HSMCI Not Busy"
              },
              "SDIOIRQA": {
                "bit": 8,
                "description": "SDIO Interrupt for Slot A"
              },
              "SDIOWAIT": {
                "bit": 12,
                "description": "SDIO Read Wait Operation Status"
              },
              "CSRCV": {
                "bit": 13,
                "description": "CE-ATA Completion Signal Received"
              },
              "RINDE": {
                "bit": 16,
                "description": "Response Index Error"
              },
              "RDIRE": {
                "bit": 17,
                "description": "Response Direction Error"
              },
              "RCRCE": {
                "bit": 18,
                "description": "Response CRC Error"
              },
              "RENDE": {
                "bit": 19,
                "description": "Response End Bit Error"
              },
              "RTOE": {
                "bit": 20,
                "description": "Response Time-out Error"
              },
              "DCRCE": {
                "bit": 21,
                "description": "Data CRC Error"
              },
              "DTOE": {
                "bit": 22,
                "description": "Data Time-out Error"
              },
              "CSTOE": {
                "bit": 23,
                "description": "Completion Signal Time-out Error"
              },
              "BLKOVRE": {
                "bit": 24,
                "description": "DMA Block Overrun Error"
              },
              "DMADONE": {
                "bit": 25,
                "description": "DMA Transfer done"
              },
              "FIFOEMPTY": {
                "bit": 26,
                "description": "FIFO empty flag"
              },
              "XFRDONE": {
                "bit": 27,
                "description": "Transfer Done flag"
              },
              "ACKRCV": {
                "bit": 28,
                "description": "Boot Operation Acknowledge Received"
              },
              "ACKRCVE": {
                "bit": 29,
                "description": "Boot Operation Acknowledge Error"
              },
              "OVRE": {
                "bit": 30,
                "description": "Overrun"
              },
              "UNRE": {
                "bit": 31,
                "description": "Underrun"
              }
            },
            "IER": {
              "CMDRDY": {
                "bit": 0,
                "description": "Command Ready Interrupt Enable"
              },
              "RXRDY": {
                "bit": 1,
                "description": "Receiver Ready Interrupt Enable"
              },
              "TXRDY": {
                "bit": 2,
                "description": "Transmit Ready Interrupt Enable"
              },
              "BLKE": {
                "bit": 3,
                "description": "Data Block Ended Interrupt Enable"
              },
              "DTIP": {
                "bit": 4,
                "description": "Data Transfer in Progress Interrupt Enable"
              },
              "NOTBUSY": {
                "bit": 5,
                "description": "Data Not Busy Interrupt Enable"
              },
              "SDIOIRQA": {
                "bit": 8,
                "description": "SDIO Interrupt for Slot A Interrupt Enable"
              },
              "SDIOWAIT": {
                "bit": 12,
                "description": "SDIO Read Wait Operation Status Interrupt Enable"
              },
              "CSRCV": {
                "bit": 13,
                "description": "Completion Signal Received Interrupt Enable"
              },
              "RINDE": {
                "bit": 16,
                "description": "Response Index Error Interrupt Enable"
              },
              "RDIRE": {
                "bit": 17,
                "description": "Response Direction Error Interrupt Enable"
              },
              "RCRCE": {
                "bit": 18,
                "description": "Response CRC Error Interrupt Enable"
              },
              "RENDE": {
                "bit": 19,
                "description": "Response End Bit Error Interrupt Enable"
              },
              "RTOE": {
                "bit": 20,
                "description": "Response Time-out Error Interrupt Enable"
              },
              "DCRCE": {
                "bit": 21,
                "description": "Data CRC Error Interrupt Enable"
              },
              "DTOE": {
                "bit": 22,
                "description": "Data Time-out Error Interrupt Enable"
              },
              "CSTOE": {
                "bit": 23,
                "description": "Completion Signal Timeout Error Interrupt Enable"
              },
              "BLKOVRE": {
                "bit": 24,
                "description": "DMA Block Overrun Error Interrupt Enable"
              },
              "DMADONE": {
                "bit": 25,
                "description": "DMA Transfer completed Interrupt Enable"
              },
              "FIFOEMPTY": {
                "bit": 26,
                "description": "FIFO empty Interrupt enable"
              },
              "XFRDONE": {
                "bit": 27,
                "description": "Transfer Done Interrupt enable"
              },
              "ACKRCV": {
                "bit": 28,
                "description": "Boot Acknowledge Interrupt Enable"
              },
              "ACKRCVE": {
                "bit": 29,
                "description": "Boot Acknowledge Error Interrupt Enable"
              },
              "OVRE": {
                "bit": 30,
                "description": "Overrun Interrupt Enable"
              },
              "UNRE": {
                "bit": 31,
                "description": "Underrun Interrupt Enable"
              }
            },
            "IDR": {
              "CMDRDY": {
                "bit": 0,
                "description": "Command Ready Interrupt Disable"
              },
              "RXRDY": {
                "bit": 1,
                "description": "Receiver Ready Interrupt Disable"
              },
              "TXRDY": {
                "bit": 2,
                "description": "Transmit Ready Interrupt Disable"
              },
              "BLKE": {
                "bit": 3,
                "description": "Data Block Ended Interrupt Disable"
              },
              "DTIP": {
                "bit": 4,
                "description": "Data Transfer in Progress Interrupt Disable"
              },
              "NOTBUSY": {
                "bit": 5,
                "description": "Data Not Busy Interrupt Disable"
              },
              "SDIOIRQA": {
                "bit": 8,
                "description": "SDIO Interrupt for Slot A Interrupt Disable"
              },
              "SDIOWAIT": {
                "bit": 12,
                "description": "SDIO Read Wait Operation Status Interrupt Disable"
              },
              "CSRCV": {
                "bit": 13,
                "description": "Completion Signal received interrupt Disable"
              },
              "RINDE": {
                "bit": 16,
                "description": "Response Index Error Interrupt Disable"
              },
              "RDIRE": {
                "bit": 17,
                "description": "Response Direction Error Interrupt Disable"
              },
              "RCRCE": {
                "bit": 18,
                "description": "Response CRC Error Interrupt Disable"
              },
              "RENDE": {
                "bit": 19,
                "description": "Response End Bit Error Interrupt Disable"
              },
              "RTOE": {
                "bit": 20,
                "description": "Response Time-out Error Interrupt Disable"
              },
              "DCRCE": {
                "bit": 21,
                "description": "Data CRC Error Interrupt Disable"
              },
              "DTOE": {
                "bit": 22,
                "description": "Data Time-out Error Interrupt Disable"
              },
              "CSTOE": {
                "bit": 23,
                "description": "Completion Signal Time out Error Interrupt Disable"
              },
              "BLKOVRE": {
                "bit": 24,
                "description": "DMA Block Overrun Error Interrupt Disable"
              },
              "DMADONE": {
                "bit": 25,
                "description": "DMA Transfer completed Interrupt Disable"
              },
              "FIFOEMPTY": {
                "bit": 26,
                "description": "FIFO empty Interrupt Disable"
              },
              "XFRDONE": {
                "bit": 27,
                "description": "Transfer Done Interrupt Disable"
              },
              "ACKRCV": {
                "bit": 28,
                "description": "Boot Acknowledge Interrupt Disable"
              },
              "ACKRCVE": {
                "bit": 29,
                "description": "Boot Acknowledge Error Interrupt Disable"
              },
              "OVRE": {
                "bit": 30,
                "description": "Overrun Interrupt Disable"
              },
              "UNRE": {
                "bit": 31,
                "description": "Underrun Interrupt Disable"
              }
            },
            "IMR": {
              "CMDRDY": {
                "bit": 0,
                "description": "Command Ready Interrupt Mask"
              },
              "RXRDY": {
                "bit": 1,
                "description": "Receiver Ready Interrupt Mask"
              },
              "TXRDY": {
                "bit": 2,
                "description": "Transmit Ready Interrupt Mask"
              },
              "BLKE": {
                "bit": 3,
                "description": "Data Block Ended Interrupt Mask"
              },
              "DTIP": {
                "bit": 4,
                "description": "Data Transfer in Progress Interrupt Mask"
              },
              "NOTBUSY": {
                "bit": 5,
                "description": "Data Not Busy Interrupt Mask"
              },
              "SDIOIRQA": {
                "bit": 8,
                "description": "SDIO Interrupt for Slot A Interrupt Mask"
              },
              "SDIOWAIT": {
                "bit": 12,
                "description": "SDIO Read Wait Operation Status Interrupt Mask"
              },
              "CSRCV": {
                "bit": 13,
                "description": "Completion Signal Received Interrupt Mask"
              },
              "RINDE": {
                "bit": 16,
                "description": "Response Index Error Interrupt Mask"
              },
              "RDIRE": {
                "bit": 17,
                "description": "Response Direction Error Interrupt Mask"
              },
              "RCRCE": {
                "bit": 18,
                "description": "Response CRC Error Interrupt Mask"
              },
              "RENDE": {
                "bit": 19,
                "description": "Response End Bit Error Interrupt Mask"
              },
              "RTOE": {
                "bit": 20,
                "description": "Response Time-out Error Interrupt Mask"
              },
              "DCRCE": {
                "bit": 21,
                "description": "Data CRC Error Interrupt Mask"
              },
              "DTOE": {
                "bit": 22,
                "description": "Data Time-out Error Interrupt Mask"
              },
              "CSTOE": {
                "bit": 23,
                "description": "Completion Signal Time-out Error Interrupt Mask"
              },
              "BLKOVRE": {
                "bit": 24,
                "description": "DMA Block Overrun Error Interrupt Mask"
              },
              "DMADONE": {
                "bit": 25,
                "description": "DMA Transfer Completed Interrupt Mask"
              },
              "FIFOEMPTY": {
                "bit": 26,
                "description": "FIFO Empty Interrupt Mask"
              },
              "XFRDONE": {
                "bit": 27,
                "description": "Transfer Done Interrupt Mask"
              },
              "ACKRCV": {
                "bit": 28,
                "description": "Boot Operation Acknowledge Received Interrupt Mask"
              },
              "ACKRCVE": {
                "bit": 29,
                "description": "Boot Operation Acknowledge Error Interrupt Mask"
              },
              "OVRE": {
                "bit": 30,
                "description": "Overrun Interrupt Mask"
              },
              "UNRE": {
                "bit": 31,
                "description": "Underrun Interrupt Mask"
              }
            },
            "DMA": {
              "OFFSET": {
                "bit": 0,
                "description": "DMA Write Buffer Offset",
                "width": 2
              },
              "CHKSIZE": {
                "bit": 4,
                "description": "DMA Channel Read and Write Chunk Size",
                "width": 3
              },
              "DMAEN": {
                "bit": 8,
                "description": "DMA Hardware Handshaking Enable"
              },
              "ROPT": {
                "bit": 12,
                "description": "Read Optimization with padding"
              }
            },
            "CFG": {
              "FIFOMODE": {
                "bit": 0,
                "description": "HSMCI Internal FIFO control mode"
              },
              "FERRCTRL": {
                "bit": 4,
                "description": "Flow Error flag reset control mode"
              },
              "HSMODE": {
                "bit": 8,
                "description": "High Speed Mode"
              },
              "LSYNC": {
                "bit": 12,
                "description": "Synchronize on the last block"
              }
            },
            "WPMR": {
              "WP_EN": {
                "bit": 0,
                "description": "Write Protection Enable"
              },
              "WP_KEY": {
                "bit": 8,
                "description": "Write Protection Key password",
                "width": 24
              }
            },
            "WPSR": {
              "WP_VS": {
                "bit": 0,
                "description": "Write Protection Violation Status",
                "width": 4
              },
              "WP_VSRC": {
                "bit": 8,
                "description": "Write Protection Violation SouRCe",
                "width": 16
              }
            },
            "FIFO[%s]": {
              "DATA": {
                "bit": 0,
                "description": "Data to Read or Data to Write",
                "width": 32
              }
            }
          }
        },
        "SSC1": {
          "instances": [
            {
              "name": "SSC1",
              "base": "0xF800C000",
              "irq": 39
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "Control Register"
            },
            "CMR": {
              "offset": "0x04",
              "size": 32,
              "description": "Clock Mode Register"
            },
            "RCMR": {
              "offset": "0x10",
              "size": 32,
              "description": "Receive Clock Mode Register"
            },
            "RFMR": {
              "offset": "0x14",
              "size": 32,
              "description": "Receive Frame Mode Register"
            },
            "TCMR": {
              "offset": "0x18",
              "size": 32,
              "description": "Transmit Clock Mode Register"
            },
            "TFMR": {
              "offset": "0x1C",
              "size": 32,
              "description": "Transmit Frame Mode Register"
            },
            "RHR": {
              "offset": "0x20",
              "size": 32,
              "description": "Receive Holding Register"
            },
            "THR": {
              "offset": "0x24",
              "size": 32,
              "description": "Transmit Holding Register"
            },
            "RSHR": {
              "offset": "0x30",
              "size": 32,
              "description": "Receive Sync. Holding Register"
            },
            "TSHR": {
              "offset": "0x34",
              "size": 32,
              "description": "Transmit Sync. Holding Register"
            },
            "RC0R": {
              "offset": "0x38",
              "size": 32,
              "description": "Receive Compare 0 Register"
            },
            "RC1R": {
              "offset": "0x3C",
              "size": 32,
              "description": "Receive Compare 1 Register"
            },
            "SR": {
              "offset": "0x40",
              "size": 32,
              "description": "Status Register"
            },
            "IER": {
              "offset": "0x44",
              "size": 32,
              "description": "Interrupt Enable Register"
            },
            "IDR": {
              "offset": "0x48",
              "size": 32,
              "description": "Interrupt Disable Register"
            },
            "IMR": {
              "offset": "0x4C",
              "size": 32,
              "description": "Interrupt Mask Register"
            },
            "WPMR": {
              "offset": "0xE4",
              "size": 32,
              "description": "Write Protect Mode Register"
            },
            "WPSR": {
              "offset": "0xE8",
              "size": 32,
              "description": "Write Protect Status Register"
            }
          },
          "bits": {
            "CR": {
              "RXEN": {
                "bit": 0,
                "description": "Receive Enable"
              },
              "RXDIS": {
                "bit": 1,
                "description": "Receive Disable"
              },
              "TXEN": {
                "bit": 8,
                "description": "Transmit Enable"
              },
              "TXDIS": {
                "bit": 9,
                "description": "Transmit Disable"
              },
              "SWRST": {
                "bit": 15,
                "description": "Software Reset"
              }
            },
            "CMR": {
              "DIV": {
                "bit": 0,
                "description": "Clock Divider",
                "width": 12
              }
            },
            "RCMR": {
              "CKS": {
                "bit": 0,
                "description": "Receive Clock Selection",
                "width": 2
              },
              "CKO": {
                "bit": 2,
                "description": "Receive Clock Output Mode Selection",
                "width": 3
              },
              "CKI": {
                "bit": 5,
                "description": "Receive Clock Inversion"
              },
              "CKG": {
                "bit": 6,
                "description": "Receive Clock Gating Selection",
                "width": 2
              },
              "START": {
                "bit": 8,
                "description": "Receive Start Selection",
                "width": 4
              },
              "STOP": {
                "bit": 12,
                "description": "Receive Stop Selection"
              },
              "STTDLY": {
                "bit": 16,
                "description": "Receive Start Delay",
                "width": 8
              },
              "PERIOD": {
                "bit": 24,
                "description": "Receive Period Divider Selection",
                "width": 8
              }
            },
            "RFMR": {
              "DATLEN": {
                "bit": 0,
                "description": "Data Length",
                "width": 5
              },
              "LOOP": {
                "bit": 5,
                "description": "Loop Mode"
              },
              "MSBF": {
                "bit": 7,
                "description": "Most Significant Bit First"
              },
              "DATNB": {
                "bit": 8,
                "description": "Data Number per Frame",
                "width": 4
              },
              "FSLEN": {
                "bit": 16,
                "description": "Receive Frame Sync Length",
                "width": 4
              },
              "FSOS": {
                "bit": 20,
                "description": "Receive Frame Sync Output Selection",
                "width": 3
              },
              "FSEDGE": {
                "bit": 24,
                "description": "Frame Sync Edge Detection"
              },
              "FSLEN_EXT": {
                "bit": 28,
                "description": "FSLEN Field Extension",
                "width": 4
              }
            },
            "TCMR": {
              "CKS": {
                "bit": 0,
                "description": "Transmit Clock Selection",
                "width": 2
              },
              "CKO": {
                "bit": 2,
                "description": "Transmit Clock Output Mode Selection",
                "width": 3
              },
              "CKI": {
                "bit": 5,
                "description": "Transmit Clock Inversion"
              },
              "CKG": {
                "bit": 6,
                "description": "Transmit Clock Gating Selection",
                "width": 2
              },
              "START": {
                "bit": 8,
                "description": "Transmit Start Selection",
                "width": 4
              },
              "STTDLY": {
                "bit": 16,
                "description": "Transmit Start Delay",
                "width": 8
              },
              "PERIOD": {
                "bit": 24,
                "description": "Transmit Period Divider Selection",
                "width": 8
              }
            },
            "TFMR": {
              "DATLEN": {
                "bit": 0,
                "description": "Data Length",
                "width": 5
              },
              "DATDEF": {
                "bit": 5,
                "description": "Data Default Value"
              },
              "MSBF": {
                "bit": 7,
                "description": "Most Significant Bit First"
              },
              "DATNB": {
                "bit": 8,
                "description": "Data Number per frame",
                "width": 4
              },
              "FSLEN": {
                "bit": 16,
                "description": "Transmit Frame Sync Length",
                "width": 4
              },
              "FSOS": {
                "bit": 20,
                "description": "Transmit Frame Sync Output Selection",
                "width": 3
              },
              "FSDEN": {
                "bit": 23,
                "description": "Frame Sync Data Enable"
              },
              "FSEDGE": {
                "bit": 24,
                "description": "Frame Sync Edge Detection"
              },
              "FSLEN_EXT": {
                "bit": 28,
                "description": "FSLEN Field Extension",
                "width": 4
              }
            },
            "RHR": {
              "RDAT": {
                "bit": 0,
                "description": "Receive Data",
                "width": 32
              }
            },
            "THR": {
              "TDAT": {
                "bit": 0,
                "description": "Transmit Data",
                "width": 32
              }
            },
            "RSHR": {
              "RSDAT": {
                "bit": 0,
                "description": "Receive Synchronization Data",
                "width": 16
              }
            },
            "TSHR": {
              "TSDAT": {
                "bit": 0,
                "description": "Transmit Synchronization Data",
                "width": 16
              }
            },
            "RC0R": {
              "CP0": {
                "bit": 0,
                "description": "Receive Compare Data 0",
                "width": 16
              }
            },
            "RC1R": {
              "CP1": {
                "bit": 0,
                "description": "Receive Compare Data 1",
                "width": 16
              }
            },
            "SR": {
              "TXRDY": {
                "bit": 0,
                "description": "Transmit Ready"
              },
              "TXEMPTY": {
                "bit": 1,
                "description": "Transmit Empty"
              },
              "RXRDY": {
                "bit": 4,
                "description": "Receive Ready"
              },
              "OVRUN": {
                "bit": 5,
                "description": "Receive Overrun"
              },
              "CP0": {
                "bit": 8,
                "description": "Compare 0"
              },
              "CP1": {
                "bit": 9,
                "description": "Compare 1"
              },
              "TXSYN": {
                "bit": 10,
                "description": "Transmit Sync"
              },
              "RXSYN": {
                "bit": 11,
                "description": "Receive Sync"
              },
              "TXEN": {
                "bit": 16,
                "description": "Transmit Enable"
              },
              "RXEN": {
                "bit": 17,
                "description": "Receive Enable"
              }
            },
            "IER": {
              "TXRDY": {
                "bit": 0,
                "description": "Transmit Ready Interrupt Enable"
              },
              "TXEMPTY": {
                "bit": 1,
                "description": "Transmit Empty Interrupt Enable"
              },
              "RXRDY": {
                "bit": 4,
                "description": "Receive Ready Interrupt Enable"
              },
              "OVRUN": {
                "bit": 5,
                "description": "Receive Overrun Interrupt Enable"
              },
              "CP0": {
                "bit": 8,
                "description": "Compare 0 Interrupt Enable"
              },
              "CP1": {
                "bit": 9,
                "description": "Compare 1 Interrupt Enable"
              },
              "TXSYN": {
                "bit": 10,
                "description": "Tx Sync Interrupt Enable"
              },
              "RXSYN": {
                "bit": 11,
                "description": "Rx Sync Interrupt Enable"
              }
            },
            "IDR": {
              "TXRDY": {
                "bit": 0,
                "description": "Transmit Ready Interrupt Disable"
              },
              "TXEMPTY": {
                "bit": 1,
                "description": "Transmit Empty Interrupt Disable"
              },
              "RXRDY": {
                "bit": 4,
                "description": "Receive Ready Interrupt Disable"
              },
              "OVRUN": {
                "bit": 5,
                "description": "Receive Overrun Interrupt Disable"
              },
              "CP0": {
                "bit": 8,
                "description": "Compare 0 Interrupt Disable"
              },
              "CP1": {
                "bit": 9,
                "description": "Compare 1 Interrupt Disable"
              },
              "TXSYN": {
                "bit": 10,
                "description": "Tx Sync Interrupt Enable"
              },
              "RXSYN": {
                "bit": 11,
                "description": "Rx Sync Interrupt Enable"
              }
            },
            "IMR": {
              "TXRDY": {
                "bit": 0,
                "description": "Transmit Ready Interrupt Mask"
              },
              "TXEMPTY": {
                "bit": 1,
                "description": "Transmit Empty Interrupt Mask"
              },
              "RXRDY": {
                "bit": 4,
                "description": "Receive Ready Interrupt Mask"
              },
              "OVRUN": {
                "bit": 5,
                "description": "Receive Overrun Interrupt Mask"
              },
              "CP0": {
                "bit": 8,
                "description": "Compare 0 Interrupt Mask"
              },
              "CP1": {
                "bit": 9,
                "description": "Compare 1 Interrupt Mask"
              },
              "TXSYN": {
                "bit": 10,
                "description": "Tx Sync Interrupt Mask"
              },
              "RXSYN": {
                "bit": 11,
                "description": "Rx Sync Interrupt Mask"
              }
            },
            "WPMR": {
              "WPEN": {
                "bit": 0,
                "description": "Write Protect Enable"
              },
              "WPKEY": {
                "bit": 8,
                "description": "Write Protect KEY",
                "width": 24
              }
            }
          }
        },
        "ADC": {
          "instances": [
            {
              "name": "ADC",
              "base": "0xF8018000",
              "irq": 29
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "Control Register"
            },
            "MR": {
              "offset": "0x04",
              "size": 32,
              "description": "Mode Register"
            },
            "SEQR1": {
              "offset": "0x08",
              "size": 32,
              "description": "Channel Sequence Register 1"
            },
            "SEQR2": {
              "offset": "0x0C",
              "size": 32,
              "description": "Channel Sequence Register 2"
            },
            "CHER": {
              "offset": "0x10",
              "size": 32,
              "description": "Channel Enable Register"
            },
            "CHDR": {
              "offset": "0x14",
              "size": 32,
              "description": "Channel Disable Register"
            },
            "CHSR": {
              "offset": "0x18",
              "size": 32,
              "description": "Channel Status Register"
            },
            "LCDR": {
              "offset": "0x20",
              "size": 32,
              "description": "Last Converted Data Register"
            },
            "IER": {
              "offset": "0x24",
              "size": 32,
              "description": "Interrupt Enable Register"
            },
            "IDR": {
              "offset": "0x28",
              "size": 32,
              "description": "Interrupt Disable Register"
            },
            "IMR": {
              "offset": "0x2C",
              "size": 32,
              "description": "Interrupt Mask Register"
            },
            "ISR": {
              "offset": "0x30",
              "size": 32,
              "description": "Interrupt Status Register"
            },
            "OVER": {
              "offset": "0x3C",
              "size": 32,
              "description": "Overrun Status Register"
            },
            "EMR": {
              "offset": "0x40",
              "size": 32,
              "description": "Extended Mode Register"
            },
            "CWR": {
              "offset": "0x44",
              "size": 32,
              "description": "Compare Window Register"
            },
            "CGR": {
              "offset": "0x48",
              "size": 32,
              "description": "Channel Gain Register"
            },
            "COR": {
              "offset": "0x4C",
              "size": 32,
              "description": "Channel Offset Register"
            },
            "CDR[%s]": {
              "offset": "0x50",
              "size": 32,
              "description": "Channel Data Register"
            },
            "ACR": {
              "offset": "0x94",
              "size": 32,
              "description": "Analog Control Register"
            },
            "TSMR": {
              "offset": "0xB0",
              "size": 32,
              "description": "Touchscreen Mode Register"
            },
            "XPOSR": {
              "offset": "0xB4",
              "size": 32,
              "description": "Touchscreen X Position Register"
            },
            "YPOSR": {
              "offset": "0xB8",
              "size": 32,
              "description": "Touchscreen Y Position Register"
            },
            "PRESSR": {
              "offset": "0xBC",
              "size": 32,
              "description": "Touchscreen Pressure Register"
            },
            "TRGR": {
              "offset": "0xC0",
              "size": 32,
              "description": "Trigger Register"
            },
            "WPMR": {
              "offset": "0xE4",
              "size": 32,
              "description": "Write Protect Mode Register"
            },
            "WPSR": {
              "offset": "0xE8",
              "size": 32,
              "description": "Write Protect Status Register"
            }
          },
          "bits": {
            "CR": {
              "SWRST": {
                "bit": 0,
                "description": "Software Reset"
              },
              "START": {
                "bit": 1,
                "description": "Start Conversion"
              },
              "TSCALIB": {
                "bit": 2,
                "description": "Touchscreen Calibration"
              },
              "AUTOCAL": {
                "bit": 3,
                "description": "Automatic Calibration of ADC"
              }
            },
            "MR": {
              "TRGSEL": {
                "bit": 1,
                "description": "Trigger Selection",
                "width": 3
              },
              "SLEEP": {
                "bit": 5,
                "description": "Sleep Mode"
              },
              "FWUP": {
                "bit": 6,
                "description": "Fast Wake Up"
              },
              "PRESCAL": {
                "bit": 8,
                "description": "Prescaler Rate Selection",
                "width": 8
              },
              "STARTUP": {
                "bit": 16,
                "description": "Start Up Time",
                "width": 4
              },
              "SETTLING": {
                "bit": 20,
                "description": "Analog Settling Time",
                "width": 2
              },
              "ANACH": {
                "bit": 23,
                "description": "Analog Change"
              },
              "TRACKTIM": {
                "bit": 24,
                "description": "Tracking Time",
                "width": 4
              },
              "USEQ": {
                "bit": 31,
                "description": "Use Sequence Enable"
              }
            },
            "SEQR1": {
              "USCH1": {
                "bit": 0,
                "description": "User Sequence Number 1",
                "width": 4
              },
              "USCH2": {
                "bit": 4,
                "description": "User Sequence Number 2",
                "width": 4
              },
              "USCH3": {
                "bit": 8,
                "description": "User Sequence Number 3",
                "width": 4
              },
              "USCH4": {
                "bit": 12,
                "description": "User Sequence Number 4",
                "width": 4
              },
              "USCH5": {
                "bit": 16,
                "description": "User Sequence Number 5",
                "width": 4
              },
              "USCH6": {
                "bit": 20,
                "description": "User Sequence Number 6",
                "width": 4
              },
              "USCH7": {
                "bit": 24,
                "description": "User Sequence Number 7",
                "width": 4
              },
              "USCH8": {
                "bit": 28,
                "description": "User Sequence Number 8",
                "width": 4
              }
            },
            "SEQR2": {
              "USCH9": {
                "bit": 0,
                "description": "User Sequence Number 9",
                "width": 4
              },
              "USCH10": {
                "bit": 4,
                "description": "User Sequence Number 10",
                "width": 4
              },
              "USCH11": {
                "bit": 8,
                "description": "User Sequence Number 11",
                "width": 4
              }
            },
            "CHER": {
              "CH0": {
                "bit": 0,
                "description": "Channel 0 Enable"
              },
              "CH1": {
                "bit": 1,
                "description": "Channel 1 Enable"
              },
              "CH2": {
                "bit": 2,
                "description": "Channel 2 Enable"
              },
              "CH3": {
                "bit": 3,
                "description": "Channel 3 Enable"
              },
              "CH4": {
                "bit": 4,
                "description": "Channel 4 Enable"
              },
              "CH5": {
                "bit": 5,
                "description": "Channel 5 Enable"
              },
              "CH6": {
                "bit": 6,
                "description": "Channel 6 Enable"
              },
              "CH7": {
                "bit": 7,
                "description": "Channel 7 Enable"
              },
              "CH8": {
                "bit": 8,
                "description": "Channel 8 Enable"
              },
              "CH9": {
                "bit": 9,
                "description": "Channel 9 Enable"
              },
              "CH10": {
                "bit": 10,
                "description": "Channel 10 Enable"
              },
              "CH11": {
                "bit": 11,
                "description": "Channel 11 Enable"
              }
            },
            "CHDR": {
              "CH0": {
                "bit": 0,
                "description": "Channel 0 Disable"
              },
              "CH1": {
                "bit": 1,
                "description": "Channel 1 Disable"
              },
              "CH2": {
                "bit": 2,
                "description": "Channel 2 Disable"
              },
              "CH3": {
                "bit": 3,
                "description": "Channel 3 Disable"
              },
              "CH4": {
                "bit": 4,
                "description": "Channel 4 Disable"
              },
              "CH5": {
                "bit": 5,
                "description": "Channel 5 Disable"
              },
              "CH6": {
                "bit": 6,
                "description": "Channel 6 Disable"
              },
              "CH7": {
                "bit": 7,
                "description": "Channel 7 Disable"
              },
              "CH8": {
                "bit": 8,
                "description": "Channel 8 Disable"
              },
              "CH9": {
                "bit": 9,
                "description": "Channel 9 Disable"
              },
              "CH10": {
                "bit": 10,
                "description": "Channel 10 Disable"
              },
              "CH11": {
                "bit": 11,
                "description": "Channel 11 Disable"
              }
            },
            "CHSR": {
              "CH0": {
                "bit": 0,
                "description": "Channel 0 Status"
              },
              "CH1": {
                "bit": 1,
                "description": "Channel 1 Status"
              },
              "CH2": {
                "bit": 2,
                "description": "Channel 2 Status"
              },
              "CH3": {
                "bit": 3,
                "description": "Channel 3 Status"
              },
              "CH4": {
                "bit": 4,
                "description": "Channel 4 Status"
              },
              "CH5": {
                "bit": 5,
                "description": "Channel 5 Status"
              },
              "CH6": {
                "bit": 6,
                "description": "Channel 6 Status"
              },
              "CH7": {
                "bit": 7,
                "description": "Channel 7 Status"
              },
              "CH8": {
                "bit": 8,
                "description": "Channel 8 Status"
              },
              "CH9": {
                "bit": 9,
                "description": "Channel 9 Status"
              },
              "CH10": {
                "bit": 10,
                "description": "Channel 10 Status"
              },
              "CH11": {
                "bit": 11,
                "description": "Channel 11 Status"
              }
            },
            "LCDR": {
              "LDATA": {
                "bit": 0,
                "description": "Last Data Converted",
                "width": 12
              },
              "CHNB": {
                "bit": 12,
                "description": "Channel Number",
                "width": 4
              }
            },
            "IER": {
              "EOC0": {
                "bit": 0,
                "description": "End of Conversion Interrupt Enable 0"
              },
              "EOC1": {
                "bit": 1,
                "description": "End of Conversion Interrupt Enable 1"
              },
              "EOC2": {
                "bit": 2,
                "description": "End of Conversion Interrupt Enable 2"
              },
              "EOC3": {
                "bit": 3,
                "description": "End of Conversion Interrupt Enable 3"
              },
              "EOC4": {
                "bit": 4,
                "description": "End of Conversion Interrupt Enable 4"
              },
              "EOC5": {
                "bit": 5,
                "description": "End of Conversion Interrupt Enable 5"
              },
              "EOC6": {
                "bit": 6,
                "description": "End of Conversion Interrupt Enable 6"
              },
              "EOC7": {
                "bit": 7,
                "description": "End of Conversion Interrupt Enable 7"
              },
              "EOC8": {
                "bit": 8,
                "description": "End of Conversion Interrupt Enable 8"
              },
              "EOC9": {
                "bit": 9,
                "description": "End of Conversion Interrupt Enable 9"
              },
              "EOC10": {
                "bit": 10,
                "description": "End of Conversion Interrupt Enable 10"
              },
              "EOC11": {
                "bit": 11,
                "description": "End of Conversion Interrupt Enable 11"
              },
              "XRDY": {
                "bit": 20,
                "description": "Touchscreen Measure XPOS Ready Interrupt Enable"
              },
              "YRDY": {
                "bit": 21,
                "description": "Touchscreen Measure YPOS Ready Interrupt Enable"
              },
              "PRDY": {
                "bit": 22,
                "description": "Touchscreen Measure Pressure Ready Interrupt Enable"
              },
              "EOCAL": {
                "bit": 23,
                "description": "End of Calibration Sequence"
              },
              "DRDY": {
                "bit": 24,
                "description": "Data Ready Interrupt Enable"
              },
              "GOVRE": {
                "bit": 25,
                "description": "General Overrun Error Interrupt Enable"
              },
              "COMPE": {
                "bit": 26,
                "description": "Comparison Event Interrupt Enable"
              },
              "PEN": {
                "bit": 29,
                "description": "Pen Contact Interrupt Enable"
              },
              "NOPEN": {
                "bit": 30,
                "description": "No Pen Contact Interrupt Enable"
              }
            },
            "IDR": {
              "EOC0": {
                "bit": 0,
                "description": "End of Conversion Interrupt Disable 0"
              },
              "EOC1": {
                "bit": 1,
                "description": "End of Conversion Interrupt Disable 1"
              },
              "EOC2": {
                "bit": 2,
                "description": "End of Conversion Interrupt Disable 2"
              },
              "EOC3": {
                "bit": 3,
                "description": "End of Conversion Interrupt Disable 3"
              },
              "EOC4": {
                "bit": 4,
                "description": "End of Conversion Interrupt Disable 4"
              },
              "EOC5": {
                "bit": 5,
                "description": "End of Conversion Interrupt Disable 5"
              },
              "EOC6": {
                "bit": 6,
                "description": "End of Conversion Interrupt Disable 6"
              },
              "EOC7": {
                "bit": 7,
                "description": "End of Conversion Interrupt Disable 7"
              },
              "EOC8": {
                "bit": 8,
                "description": "End of Conversion Interrupt Disable 8"
              },
              "EOC9": {
                "bit": 9,
                "description": "End of Conversion Interrupt Disable 9"
              },
              "EOC10": {
                "bit": 10,
                "description": "End of Conversion Interrupt Disable 10"
              },
              "EOC11": {
                "bit": 11,
                "description": "End of Conversion Interrupt Disable 11"
              },
              "XRDY": {
                "bit": 20,
                "description": "Touchscreen Measure XPOS Ready Interrupt Disable"
              },
              "YRDY": {
                "bit": 21,
                "description": "Touchscreen Measure YPOS Ready Interrupt Disable"
              },
              "PRDY": {
                "bit": 22,
                "description": "Touchscreen Measure Pressure Ready Interrupt Disable"
              },
              "EOCAL": {
                "bit": 23,
                "description": "End of Calibration Sequence"
              },
              "DRDY": {
                "bit": 24,
                "description": "Data Ready Interrupt Disable"
              },
              "GOVRE": {
                "bit": 25,
                "description": "General Overrun Error Interrupt Disable"
              },
              "COMPE": {
                "bit": 26,
                "description": "Comparison Event Interrupt Disable"
              },
              "PEN": {
                "bit": 29,
                "description": "Pen Contact Interrupt Disable"
              },
              "NOPEN": {
                "bit": 30,
                "description": "No Pen Contact Interrupt Disable"
              }
            },
            "IMR": {
              "EOC0": {
                "bit": 0,
                "description": "End of Conversion Interrupt Mask 0"
              },
              "EOC1": {
                "bit": 1,
                "description": "End of Conversion Interrupt Mask 1"
              },
              "EOC2": {
                "bit": 2,
                "description": "End of Conversion Interrupt Mask 2"
              },
              "EOC3": {
                "bit": 3,
                "description": "End of Conversion Interrupt Mask 3"
              },
              "EOC4": {
                "bit": 4,
                "description": "End of Conversion Interrupt Mask 4"
              },
              "EOC5": {
                "bit": 5,
                "description": "End of Conversion Interrupt Mask 5"
              },
              "EOC6": {
                "bit": 6,
                "description": "End of Conversion Interrupt Mask 6"
              },
              "EOC7": {
                "bit": 7,
                "description": "End of Conversion Interrupt Mask 7"
              },
              "EOC8": {
                "bit": 8,
                "description": "End of Conversion Interrupt Mask 8"
              },
              "EOC9": {
                "bit": 9,
                "description": "End of Conversion Interrupt Mask 9"
              },
              "EOC10": {
                "bit": 10,
                "description": "End of Conversion Interrupt Mask 10"
              },
              "EOC11": {
                "bit": 11,
                "description": "End of Conversion Interrupt Mask 11"
              },
              "XRDY": {
                "bit": 20,
                "description": "Touchscreen Measure XPOS Ready Interrupt Mask"
              },
              "YRDY": {
                "bit": 21,
                "description": "Touchscreen Measure YPOS Ready Interrupt Mask"
              },
              "PRDY": {
                "bit": 22,
                "description": "Touchscreen Measure Pressure Ready Interrupt Mask"
              },
              "EOCAL": {
                "bit": 23,
                "description": "End of Calibration Sequence"
              },
              "DRDY": {
                "bit": 24,
                "description": "Data Ready Interrupt Mask"
              },
              "GOVRE": {
                "bit": 25,
                "description": "General Overrun Error Interrupt Mask"
              },
              "COMPE": {
                "bit": 26,
                "description": "Comparison Event Interrupt Mask"
              },
              "PEN": {
                "bit": 29,
                "description": "Pen Contact Interrupt Mask"
              },
              "NOPEN": {
                "bit": 30,
                "description": "No Pen Contact Interrupt Mask"
              }
            },
            "ISR": {
              "EOC0": {
                "bit": 0,
                "description": "End of Conversion 0"
              },
              "EOC1": {
                "bit": 1,
                "description": "End of Conversion 1"
              },
              "EOC2": {
                "bit": 2,
                "description": "End of Conversion 2"
              },
              "EOC3": {
                "bit": 3,
                "description": "End of Conversion 3"
              },
              "EOC4": {
                "bit": 4,
                "description": "End of Conversion 4"
              },
              "EOC5": {
                "bit": 5,
                "description": "End of Conversion 5"
              },
              "EOC6": {
                "bit": 6,
                "description": "End of Conversion 6"
              },
              "EOC7": {
                "bit": 7,
                "description": "End of Conversion 7"
              },
              "EOC8": {
                "bit": 8,
                "description": "End of Conversion 8"
              },
              "EOC9": {
                "bit": 9,
                "description": "End of Conversion 9"
              },
              "EOC10": {
                "bit": 10,
                "description": "End of Conversion 10"
              },
              "EOC11": {
                "bit": 11,
                "description": "End of Conversion 11"
              },
              "XRDY": {
                "bit": 20,
                "description": "Touchscreen XPOS Measure Ready"
              },
              "YRDY": {
                "bit": 21,
                "description": "Touchscreen YPOS Measure Ready"
              },
              "PRDY": {
                "bit": 22,
                "description": "Touchscreen Pressure Measure Ready"
              },
              "EOCAL": {
                "bit": 23,
                "description": "End of Calibration Sequence"
              },
              "DRDY": {
                "bit": 24,
                "description": "Data Ready"
              },
              "GOVRE": {
                "bit": 25,
                "description": "General Overrun Error"
              },
              "COMPE": {
                "bit": 26,
                "description": "Comparison Error"
              },
              "PEN": {
                "bit": 29,
                "description": "Pen contact"
              },
              "NOPEN": {
                "bit": 30,
                "description": "No Pen contact"
              },
              "PENS": {
                "bit": 31,
                "description": "Pen detect Status"
              }
            },
            "OVER": {
              "OVRE0": {
                "bit": 0,
                "description": "Overrun Error 0"
              },
              "OVRE1": {
                "bit": 1,
                "description": "Overrun Error 1"
              },
              "OVRE2": {
                "bit": 2,
                "description": "Overrun Error 2"
              },
              "OVRE3": {
                "bit": 3,
                "description": "Overrun Error 3"
              },
              "OVRE4": {
                "bit": 4,
                "description": "Overrun Error 4"
              },
              "OVRE5": {
                "bit": 5,
                "description": "Overrun Error 5"
              },
              "OVRE6": {
                "bit": 6,
                "description": "Overrun Error 6"
              },
              "OVRE7": {
                "bit": 7,
                "description": "Overrun Error 7"
              },
              "OVRE8": {
                "bit": 8,
                "description": "Overrun Error 8"
              },
              "OVRE9": {
                "bit": 9,
                "description": "Overrun Error 9"
              },
              "OVRE10": {
                "bit": 10,
                "description": "Overrun Error 10"
              },
              "OVRE11": {
                "bit": 11,
                "description": "Overrun Error 11"
              }
            },
            "EMR": {
              "CMPMODE": {
                "bit": 0,
                "description": "Comparison Mode",
                "width": 2
              },
              "CMPSEL": {
                "bit": 4,
                "description": "Comparison Selected Channel",
                "width": 4
              },
              "CMPALL": {
                "bit": 9,
                "description": "Compare All Channels"
              },
              "CMPFILTER": {
                "bit": 12,
                "description": "Compare Event Filtering",
                "width": 2
              },
              "TAG": {
                "bit": 24,
                "description": "TAG of the ADC_LDCR register"
              }
            },
            "CWR": {
              "LOWTHRES": {
                "bit": 0,
                "description": "Low Threshold",
                "width": 12
              },
              "HIGHTHRES": {
                "bit": 16,
                "description": "High Threshold",
                "width": 12
              }
            },
            "CGR": {
              "GAIN0": {
                "bit": 0,
                "description": "Gain for channel 0",
                "width": 2
              },
              "GAIN1": {
                "bit": 2,
                "description": "Gain for channel 1",
                "width": 2
              },
              "GAIN2": {
                "bit": 4,
                "description": "Gain for channel 2",
                "width": 2
              },
              "GAIN3": {
                "bit": 6,
                "description": "Gain for channel 3",
                "width": 2
              },
              "GAIN4": {
                "bit": 8,
                "description": "Gain for channel 4",
                "width": 2
              },
              "GAIN5": {
                "bit": 10,
                "description": "Gain for channel 5",
                "width": 2
              },
              "GAIN6": {
                "bit": 12,
                "description": "Gain for channel 6",
                "width": 2
              },
              "GAIN7": {
                "bit": 14,
                "description": "Gain for channel 7",
                "width": 2
              },
              "GAIN8": {
                "bit": 16,
                "description": "Gain for channel 8",
                "width": 2
              },
              "GAIN9": {
                "bit": 18,
                "description": "Gain for channel 9",
                "width": 2
              },
              "GAIN10": {
                "bit": 20,
                "description": "Gain for channel 10",
                "width": 2
              },
              "GAIN11": {
                "bit": 22,
                "description": "Gain for channel 11",
                "width": 2
              }
            },
            "COR": {
              "OFF0": {
                "bit": 0,
                "description": "Offset for channel 0"
              },
              "OFF1": {
                "bit": 1,
                "description": "Offset for channel 1"
              },
              "OFF2": {
                "bit": 2,
                "description": "Offset for channel 2"
              },
              "OFF3": {
                "bit": 3,
                "description": "Offset for channel 3"
              },
              "OFF4": {
                "bit": 4,
                "description": "Offset for channel 4"
              },
              "OFF5": {
                "bit": 5,
                "description": "Offset for channel 5"
              },
              "OFF6": {
                "bit": 6,
                "description": "Offset for channel 6"
              },
              "OFF7": {
                "bit": 7,
                "description": "Offset for channel 7"
              },
              "OFF8": {
                "bit": 8,
                "description": "Offset for channel 8"
              },
              "OFF9": {
                "bit": 9,
                "description": "Offset for channel 9"
              },
              "OFF10": {
                "bit": 10,
                "description": "Offset for channel 10"
              },
              "OFF11": {
                "bit": 11,
                "description": "Offset for channel 11"
              },
              "DIFF0": {
                "bit": 16,
                "description": "Differential inputs for channel 0"
              },
              "DIFF1": {
                "bit": 17,
                "description": "Differential inputs for channel 1"
              },
              "DIFF2": {
                "bit": 18,
                "description": "Differential inputs for channel 2"
              },
              "DIFF3": {
                "bit": 19,
                "description": "Differential inputs for channel 3"
              },
              "DIFF4": {
                "bit": 20,
                "description": "Differential inputs for channel 4"
              },
              "DIFF5": {
                "bit": 21,
                "description": "Differential inputs for channel 5"
              },
              "DIFF6": {
                "bit": 22,
                "description": "Differential inputs for channel 6"
              },
              "DIFF7": {
                "bit": 23,
                "description": "Differential inputs for channel 7"
              },
              "DIFF8": {
                "bit": 24,
                "description": "Differential inputs for channel 8"
              },
              "DIFF9": {
                "bit": 25,
                "description": "Differential inputs for channel 9"
              },
              "DIFF10": {
                "bit": 26,
                "description": "Differential inputs for channel 10"
              },
              "DIFF11": {
                "bit": 27,
                "description": "Differential inputs for channel 11"
              }
            },
            "CDR[%s]": {
              "DATA": {
                "bit": 0,
                "description": "Converted Data",
                "width": 12
              }
            },
            "ACR": {
              "PENDETSENS": {
                "bit": 0,
                "description": "Pen Detection Sensitivity",
                "width": 2
              }
            },
            "TSMR": {
              "TSMODE": {
                "bit": 0,
                "description": "Touchscreen Mode",
                "width": 2
              },
              "TSAV": {
                "bit": 4,
                "description": "Touchscreen Average",
                "width": 2
              },
              "TSFREQ": {
                "bit": 8,
                "description": "Touchscreen Frequency",
                "width": 4
              },
              "TSSCTIM": {
                "bit": 16,
                "description": "Touchscreen Switches Closure Time",
                "width": 4
              },
              "NOTSDMA": {
                "bit": 22,
                "description": "No TouchScreen DMA"
              },
              "PENDET": {
                "bit": 24,
                "description": "Pen Contact Detection Enable"
              },
              "PENDBC": {
                "bit": 28,
                "description": "Pen Detect Debouncing Period",
                "width": 4
              }
            },
            "XPOSR": {
              "XPOS": {
                "bit": 0,
                "description": "X Position",
                "width": 12
              },
              "XSCALE": {
                "bit": 16,
                "description": "Scale of XPOS",
                "width": 12
              }
            },
            "YPOSR": {
              "YPOS": {
                "bit": 0,
                "description": "Y Position",
                "width": 12
              },
              "YSCALE": {
                "bit": 16,
                "description": "Scale of YPOS",
                "width": 12
              }
            },
            "PRESSR": {
              "Z1": {
                "bit": 0,
                "description": "Data of Z1 Measurement",
                "width": 12
              },
              "Z2": {
                "bit": 16,
                "description": "Data of Z2 Measurement",
                "width": 12
              }
            },
            "TRGR": {
              "TRGMOD": {
                "bit": 0,
                "description": "Trigger Mode",
                "width": 3
              },
              "TRGPER": {
                "bit": 16,
                "description": "Trigger Period",
                "width": 16
              }
            },
            "WPMR": {
              "WPEN": {
                "bit": 0,
                "description": "Write Protect Enable"
              },
              "WPKEY": {
                "bit": 8,
                "description": "Write Protect KEY",
                "width": 24
              }
            },
            "WPSR": {
              "WPVS": {
                "bit": 0,
                "description": "Write Protect Violation Status"
              },
              "WPVSRC": {
                "bit": 8,
                "description": "Write Protect Violation Source",
                "width": 16
              }
            }
          }
        },
        "ETH": {
          "instances": [
            {
              "name": "EMAC",
              "base": "0xF802C000",
              "irq": 35
            }
          ],
          "registers": {
            "NCR": {
              "offset": "0x00",
              "size": 32,
              "description": "Network Control Register"
            },
            "NCFGR": {
              "offset": "0x04",
              "size": 32,
              "description": "Network Configuration Register"
            },
            "NSR": {
              "offset": "0x08",
              "size": 32,
              "description": "Network Status Register"
            },
            "TSR": {
              "offset": "0x14",
              "size": 32,
              "description": "Transmit Status Register"
            },
            "RBQP": {
              "offset": "0x18",
              "size": 32,
              "description": "Receive Buffer Queue Pointer Register"
            },
            "TBQP": {
              "offset": "0x1C",
              "size": 32,
              "description": "Transmit Buffer Queue Pointer Register"
            },
            "RSR": {
              "offset": "0x20",
              "size": 32,
              "description": "Receive Status Register"
            },
            "ISR": {
              "offset": "0x24",
              "size": 32,
              "description": "Interrupt Status Register"
            },
            "IER": {
              "offset": "0x28",
              "size": 32,
              "description": "Interrupt Enable Register"
            },
            "IDR": {
              "offset": "0x2C",
              "size": 32,
              "description": "Interrupt Disable Register"
            },
            "IMR": {
              "offset": "0x30",
              "size": 32,
              "description": "Interrupt Mask Register"
            },
            "MAN": {
              "offset": "0x34",
              "size": 32,
              "description": "Phy Maintenance Register"
            },
            "PTR": {
              "offset": "0x38",
              "size": 32,
              "description": "Pause Time Register"
            },
            "PFR": {
              "offset": "0x3C",
              "size": 32,
              "description": "Pause Frames Received Register"
            },
            "FTO": {
              "offset": "0x40",
              "size": 32,
              "description": "Frames Transmitted Ok Register"
            },
            "SCF": {
              "offset": "0x44",
              "size": 32,
              "description": "Single Collision Frames Register"
            },
            "MCF": {
              "offset": "0x48",
              "size": 32,
              "description": "Multiple Collision Frames Register"
            },
            "FRO": {
              "offset": "0x4C",
              "size": 32,
              "description": "Frames Received Ok Register"
            },
            "FCSE": {
              "offset": "0x50",
              "size": 32,
              "description": "Frame Check Sequence Errors Register"
            },
            "ALE": {
              "offset": "0x54",
              "size": 32,
              "description": "Alignment Errors Register"
            },
            "DTF": {
              "offset": "0x58",
              "size": 32,
              "description": "Deferred Transmission Frames Register"
            },
            "LCOL": {
              "offset": "0x5C",
              "size": 32,
              "description": "Late Collisions Register"
            },
            "ECOL": {
              "offset": "0x60",
              "size": 32,
              "description": "Excessive Collisions Register"
            },
            "TUND": {
              "offset": "0x64",
              "size": 32,
              "description": "Transmit Underrun Errors Register"
            },
            "CSE": {
              "offset": "0x68",
              "size": 32,
              "description": "Carrier Sense Errors Register"
            },
            "RRE": {
              "offset": "0x6C",
              "size": 32,
              "description": "Receive Resource Errors Register"
            },
            "ROV": {
              "offset": "0x70",
              "size": 32,
              "description": "Receive Overrun Errors Register"
            },
            "RSE": {
              "offset": "0x74",
              "size": 32,
              "description": "Receive Symbol Errors Register"
            },
            "ELE": {
              "offset": "0x78",
              "size": 32,
              "description": "Excessive Length Errors Register"
            },
            "RJA": {
              "offset": "0x7C",
              "size": 32,
              "description": "Receive Jabbers Register"
            },
            "USF": {
              "offset": "0x80",
              "size": 32,
              "description": "Undersize Frames Register"
            },
            "STE": {
              "offset": "0x84",
              "size": 32,
              "description": "SQE Test Errors Register"
            },
            "RLE": {
              "offset": "0x88",
              "size": 32,
              "description": "Received Length Field Mismatch Register"
            },
            "HRB": {
              "offset": "0x90",
              "size": 32,
              "description": "Hash Register Bottom [31:0] Register"
            },
            "HRT": {
              "offset": "0x94",
              "size": 32,
              "description": "Hash Register Top [63:32] Register"
            },
            "SA1B": {
              "offset": "0x98",
              "size": 32,
              "description": "Specific Address 1 Bottom Register"
            },
            "SA1T": {
              "offset": "0x9C",
              "size": 32,
              "description": "Specific Address 1 Top Register"
            },
            "SA2B": {
              "offset": "0xA0",
              "size": 32,
              "description": "Specific Address 2 Bottom Register"
            },
            "SA2T": {
              "offset": "0xA4",
              "size": 32,
              "description": "Specific Address 2 Top Register"
            },
            "SA3B": {
              "offset": "0xA8",
              "size": 32,
              "description": "Specific Address 3 Bottom Register"
            },
            "SA3T": {
              "offset": "0xAC",
              "size": 32,
              "description": "Specific Address 3 Top Register"
            },
            "SA4B": {
              "offset": "0xB0",
              "size": 32,
              "description": "Specific Address 4 Bottom Register"
            },
            "SA4T": {
              "offset": "0xB4",
              "size": 32,
              "description": "Specific Address 4 Top Register"
            },
            "TID": {
              "offset": "0xB8",
              "size": 32,
              "description": "Type ID Checking Register"
            },
            "USRIO": {
              "offset": "0xC0",
              "size": 32,
              "description": "User Input/Output Register"
            },
            "WOL": {
              "offset": "0xC4",
              "size": 32,
              "description": "Wake on LAN Register"
            }
          },
          "bits": {
            "NCR": {
              "LB": {
                "bit": 0,
                "description": "LoopBack"
              },
              "LLB": {
                "bit": 1,
                "description": "Loopback local"
              },
              "RE": {
                "bit": 2,
                "description": "Receive enable"
              },
              "TE": {
                "bit": 3,
                "description": "Transmit enable"
              },
              "MPE": {
                "bit": 4,
                "description": "Management port enable"
              },
              "CLRSTAT": {
                "bit": 5,
                "description": "Clear statistics registers"
              },
              "INCSTAT": {
                "bit": 6,
                "description": "Increment statistics registers"
              },
              "WESTAT": {
                "bit": 7,
                "description": "Write enable for statistics registers"
              },
              "BP": {
                "bit": 8,
                "description": "Back pressure"
              },
              "TSTART": {
                "bit": 9,
                "description": "Start transmission"
              },
              "THALT": {
                "bit": 10,
                "description": "Transmit halt"
              }
            },
            "NCFGR": {
              "SPD": {
                "bit": 0,
                "description": "Speed"
              },
              "FD": {
                "bit": 1,
                "description": "Full Duplex"
              },
              "JFRAME": {
                "bit": 3,
                "description": "Jumbo Frames"
              },
              "CAF": {
                "bit": 4,
                "description": "Copy All Frames"
              },
              "NBC": {
                "bit": 5,
                "description": "No Broadcast"
              },
              "MTI": {
                "bit": 6,
                "description": "Multicast Hash Enable"
              },
              "UNI": {
                "bit": 7,
                "description": "Unicast Hash Enable"
              },
              "BIG": {
                "bit": 8,
                "description": "Receive 1536 bytes frames"
              },
              "CLK": {
                "bit": 10,
                "description": "MDC clock divider",
                "width": 2
              },
              "RTY": {
                "bit": 12,
                "description": "Retry test"
              },
              "PAE": {
                "bit": 13,
                "description": "Pause Enable"
              },
              "RBOF": {
                "bit": 14,
                "description": "Receive Buffer Offset",
                "width": 2
              },
              "RLCE": {
                "bit": 16,
                "description": "Receive Length field Checking Enable"
              },
              "DRFCS": {
                "bit": 17,
                "description": "Discard Receive FCS"
              },
              "EFRHD": {
                "bit": 18,
                "description": "EFRHD"
              },
              "IRXFCS": {
                "bit": 19,
                "description": "Ignore RX FCS"
              }
            },
            "NSR": {
              "MDIO": {
                "bit": 1,
                "description": "MDIO"
              },
              "IDLE": {
                "bit": 2,
                "description": "IDLE"
              }
            },
            "TSR": {
              "UBR": {
                "bit": 0,
                "description": "Used Bit Read"
              },
              "COL": {
                "bit": 1,
                "description": "Collision Occurred"
              },
              "RLES": {
                "bit": 2,
                "description": "Retry Limit exceeded"
              },
              "TGO": {
                "bit": 3,
                "description": "Transmit Go"
              },
              "BEX": {
                "bit": 4,
                "description": "Buffers exhausted mid frame"
              },
              "COMP": {
                "bit": 5,
                "description": "Transmit Complete"
              },
              "UND": {
                "bit": 6,
                "description": "Transmit Underrun"
              }
            },
            "RBQP": {
              "ADDR": {
                "bit": 2,
                "description": "Receive buffer queue pointer address",
                "width": 30
              }
            },
            "TBQP": {
              "ADDR": {
                "bit": 2,
                "description": "Transmit buffer queue pointer address",
                "width": 30
              }
            },
            "RSR": {
              "BNA": {
                "bit": 0,
                "description": "Buffer Not Available"
              },
              "REC": {
                "bit": 1,
                "description": "Frame Received"
              },
              "OVR": {
                "bit": 2,
                "description": "Receive Overrun"
              }
            },
            "ISR": {
              "MFD": {
                "bit": 0,
                "description": "Management Frame Done"
              },
              "RCOMP": {
                "bit": 1,
                "description": "Receive Complete"
              },
              "RXUBR": {
                "bit": 2,
                "description": "Receive Used Bit Read"
              },
              "TXUBR": {
                "bit": 3,
                "description": "Transmit Used Bit Read"
              },
              "TUND": {
                "bit": 4,
                "description": "Ethernet Transmit Buffer Underrun"
              },
              "RLEX": {
                "bit": 5,
                "description": "Retry Limit Exceeded"
              },
              "TXERR": {
                "bit": 6,
                "description": "Transmit Error"
              },
              "TCOMP": {
                "bit": 7,
                "description": "Transmit Complete"
              },
              "ROVR": {
                "bit": 10,
                "description": "Receive Overrun"
              },
              "HRESP": {
                "bit": 11,
                "description": "Hresp not OK"
              },
              "PFRE": {
                "bit": 12,
                "description": "Pause Frame Received"
              },
              "PTZ": {
                "bit": 13,
                "description": "Pause Time Zero"
              },
              "WOL": {
                "bit": 14,
                "description": "Wake On LAN"
              }
            },
            "IER": {
              "MFD": {
                "bit": 0,
                "description": "Management Frame sent"
              },
              "RCOMP": {
                "bit": 1,
                "description": "Receive Complete"
              },
              "RXUBR": {
                "bit": 2,
                "description": "Receive Used Bit Read"
              },
              "TXUBR": {
                "bit": 3,
                "description": "Transmit Used Bit Read"
              },
              "TUND": {
                "bit": 4,
                "description": "Ethernet Transmit Buffer Underrun"
              },
              "RLE": {
                "bit": 5,
                "description": "Retry Limit Exceeded"
              },
              "TXERR": {
                "bit": 6,
                "description": "TXERR"
              },
              "TCOMP": {
                "bit": 7,
                "description": "Transmit Complete"
              },
              "ROVR": {
                "bit": 10,
                "description": "Receive Overrun"
              },
              "HRESP": {
                "bit": 11,
                "description": "Hresp not OK"
              },
              "PFR": {
                "bit": 12,
                "description": "Pause Frame Received"
              },
              "PTZ": {
                "bit": 13,
                "description": "Pause Time Zero"
              },
              "WOL": {
                "bit": 14,
                "description": "Wake On LAN"
              }
            },
            "IDR": {
              "MFD": {
                "bit": 0,
                "description": "Management Frame sent"
              },
              "RCOMP": {
                "bit": 1,
                "description": "Receive Complete"
              },
              "RXUBR": {
                "bit": 2,
                "description": "Receive Used Bit Read"
              },
              "TXUBR": {
                "bit": 3,
                "description": "Transmit Used Bit Read"
              },
              "TUND": {
                "bit": 4,
                "description": "Ethernet Transmit Buffer Underrun"
              },
              "RLE": {
                "bit": 5,
                "description": "Retry Limit Exceeded"
              },
              "TXERR": {
                "bit": 6,
                "description": "TXERR"
              },
              "TCOMP": {
                "bit": 7,
                "description": "Transmit Complete"
              },
              "ROVR": {
                "bit": 10,
                "description": "Receive Overrun"
              },
              "HRESP": {
                "bit": 11,
                "description": "Hresp not OK"
              },
              "PFR": {
                "bit": 12,
                "description": "Pause Frame Received"
              },
              "PTZ": {
                "bit": 13,
                "description": "Pause Time Zero"
              },
              "WOL": {
                "bit": 14,
                "description": "Wake On LAN"
              }
            },
            "IMR": {
              "MFD": {
                "bit": 0,
                "description": "Management Frame sent"
              },
              "RCOMP": {
                "bit": 1,
                "description": "Receive Complete"
              },
              "RXUBR": {
                "bit": 2,
                "description": "Receive Used Bit Read"
              },
              "TXUBR": {
                "bit": 3,
                "description": "Transmit Used Bit Read"
              },
              "TUND": {
                "bit": 4,
                "description": "Ethernet Transmit Buffer Underrun"
              },
              "RLE": {
                "bit": 5,
                "description": "Retry Limit Exceeded"
              },
              "TXERR": {
                "bit": 6,
                "description": "TXERR"
              },
              "TCOMP": {
                "bit": 7,
                "description": "Transmit Complete"
              },
              "ROVR": {
                "bit": 10,
                "description": "Receive Overrun"
              },
              "HRESP": {
                "bit": 11,
                "description": "Hresp not OK"
              },
              "PFR": {
                "bit": 12,
                "description": "Pause Frame Received"
              },
              "PTZ": {
                "bit": 13,
                "description": "Pause Time Zero"
              },
              "WOL": {
                "bit": 14,
                "description": "Wake On LAN"
              }
            },
            "MAN": {
              "DATA": {
                "bit": 0,
                "description": "DATA",
                "width": 16
              },
              "CODE": {
                "bit": 16,
                "description": "CODE",
                "width": 2
              },
              "REGA": {
                "bit": 18,
                "description": "Register Address",
                "width": 5
              },
              "PHYA": {
                "bit": 23,
                "description": "PHY Address",
                "width": 5
              },
              "RW": {
                "bit": 28,
                "description": "Read-write",
                "width": 2
              },
              "SOF": {
                "bit": 30,
                "description": "Start of frame",
                "width": 2
              }
            },
            "PTR": {
              "PTIME": {
                "bit": 0,
                "description": "Pause Time",
                "width": 16
              }
            },
            "PFR": {
              "FROK": {
                "bit": 0,
                "description": "Pause Frames received OK",
                "width": 16
              }
            },
            "FTO": {
              "FTOK": {
                "bit": 0,
                "description": "Frames Transmitted OK",
                "width": 24
              }
            },
            "SCF": {
              "SCF": {
                "bit": 0,
                "description": "Single Collision Frames",
                "width": 16
              }
            },
            "MCF": {
              "MCF": {
                "bit": 0,
                "description": "Multicollision Frames",
                "width": 16
              }
            },
            "FRO": {
              "FROK": {
                "bit": 0,
                "description": "Frames Received OK",
                "width": 24
              }
            },
            "FCSE": {
              "FCSE": {
                "bit": 0,
                "description": "Frame Check Sequence Errors",
                "width": 8
              }
            },
            "ALE": {
              "ALE": {
                "bit": 0,
                "description": "Alignment Errors",
                "width": 8
              }
            },
            "DTF": {
              "DTF": {
                "bit": 0,
                "description": "Deferred Transmission Frames",
                "width": 16
              }
            },
            "LCOL": {
              "LCOL": {
                "bit": 0,
                "description": "Late Collisions",
                "width": 8
              }
            },
            "ECOL": {
              "EXCOL": {
                "bit": 0,
                "description": "Excessive Collisions",
                "width": 8
              }
            },
            "TUND": {
              "TUND": {
                "bit": 0,
                "description": "Transmit Underruns",
                "width": 8
              }
            },
            "CSE": {
              "CSE": {
                "bit": 0,
                "description": "Carrier Sense Errors",
                "width": 8
              }
            },
            "RRE": {
              "RRE": {
                "bit": 0,
                "description": "Receive Resource Errors",
                "width": 16
              }
            },
            "ROV": {
              "ROVR": {
                "bit": 0,
                "description": "Receive Overrun",
                "width": 8
              }
            },
            "RSE": {
              "RSE": {
                "bit": 0,
                "description": "Receive Symbol Errors",
                "width": 8
              }
            },
            "ELE": {
              "EXL": {
                "bit": 0,
                "description": "Excessive Length Errors",
                "width": 8
              }
            },
            "RJA": {
              "RJB": {
                "bit": 0,
                "description": "Receive Jabbers",
                "width": 8
              }
            },
            "USF": {
              "USF": {
                "bit": 0,
                "description": "Undersize frames",
                "width": 8
              }
            },
            "STE": {
              "SQER": {
                "bit": 0,
                "description": "SQE test errors",
                "width": 8
              }
            },
            "RLE": {
              "RLFM": {
                "bit": 0,
                "description": "Receive Length Field Mismatch",
                "width": 8
              }
            },
            "HRB": {
              "ADDR": {
                "bit": 0,
                "description": "ADDR",
                "width": 32
              }
            },
            "HRT": {
              "ADDR": {
                "bit": 0,
                "description": "ADDR",
                "width": 32
              }
            },
            "SA1B": {
              "ADDR": {
                "bit": 0,
                "description": "ADDR",
                "width": 32
              }
            },
            "SA1T": {
              "ADDR": {
                "bit": 0,
                "description": "ADDR",
                "width": 16
              }
            },
            "SA2B": {
              "ADDR": {
                "bit": 0,
                "description": "ADDR",
                "width": 32
              }
            },
            "SA2T": {
              "ADDR": {
                "bit": 0,
                "description": "ADDR",
                "width": 16
              }
            },
            "SA3B": {
              "ADDR": {
                "bit": 0,
                "description": "ADDR",
                "width": 32
              }
            },
            "SA3T": {
              "ADDR": {
                "bit": 0,
                "description": "ADDR",
                "width": 16
              }
            },
            "SA4B": {
              "ADDR": {
                "bit": 0,
                "description": "ADDR",
                "width": 32
              }
            },
            "SA4T": {
              "ADDR": {
                "bit": 0,
                "description": "ADDR",
                "width": 16
              }
            },
            "TID": {
              "TID": {
                "bit": 0,
                "description": "Type ID checking",
                "width": 16
              }
            },
            "USRIO": {
              "RMII": {
                "bit": 0,
                "description": "Reduce MII"
              },
              "CLKEN": {
                "bit": 1,
                "description": "Clock Enable"
              }
            },
            "WOL": {
              "IP": {
                "bit": 0,
                "description": "ARP request IP address",
                "width": 16
              },
              "MAG": {
                "bit": 16,
                "description": "Magic packet event enable"
              },
              "ARP": {
                "bit": 17,
                "description": "ARP request IP address"
              },
              "SA1": {
                "bit": 18,
                "description": "Specific address register 1 event enable"
              },
              "MTI": {
                "bit": 19,
                "description": "Multicast hash event enable"
              }
            }
          }
        },
        "UDPHS": {
          "instances": [
            {
              "name": "UDPHS",
              "base": "0xF8030000",
              "irq": 33
            }
          ],
          "registers": {
            "CTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "UDPHS Control Register"
            },
            "FNUM": {
              "offset": "0x04",
              "size": 32,
              "description": "UDPHS Frame Number Register"
            },
            "IEN": {
              "offset": "0x10",
              "size": 32,
              "description": "UDPHS Interrupt Enable Register"
            },
            "INTSTA": {
              "offset": "0x14",
              "size": 32,
              "description": "UDPHS Interrupt Status Register"
            },
            "CLRINT": {
              "offset": "0x18",
              "size": 32,
              "description": "UDPHS Clear Interrupt Register"
            },
            "EPTRST": {
              "offset": "0x1C",
              "size": 32,
              "description": "UDPHS Endpoints Reset Register"
            },
            "TST": {
              "offset": "0xE0",
              "size": 32,
              "description": "UDPHS Test Register"
            },
            "EPTCFG0": {
              "offset": "0x100",
              "size": 32,
              "description": "UDPHS Endpoint Configuration Register (endpoint = 0)"
            },
            "EPTCTLENB0": {
              "offset": "0x104",
              "size": 32,
              "description": "UDPHS Endpoint Control Enable Register (endpoint = 0)"
            },
            "EPTCTLENB0_ISOENDPT": {
              "offset": "0x104",
              "size": 32,
              "description": "UDPHS Endpoint Control Enable Register (endpoint = 0)"
            },
            "EPTCTLDIS0": {
              "offset": "0x108",
              "size": 32,
              "description": "UDPHS Endpoint Control Disable Register (endpoint = 0)"
            },
            "EPTCTLDIS0_ISOENDPT": {
              "offset": "0x108",
              "size": 32,
              "description": "UDPHS Endpoint Control Disable Register (endpoint = 0)"
            },
            "EPTCTL0": {
              "offset": "0x10C",
              "size": 32,
              "description": "UDPHS Endpoint Control Register (endpoint = 0)"
            },
            "EPTCTL0_ISOENDPT": {
              "offset": "0x10C",
              "size": 32,
              "description": "UDPHS Endpoint Control Register (endpoint = 0)"
            },
            "EPTSETSTA0": {
              "offset": "0x114",
              "size": 32,
              "description": "UDPHS Endpoint Set Status Register (endpoint = 0)"
            },
            "EPTSETSTA0_ISOENDPT": {
              "offset": "0x114",
              "size": 32,
              "description": "UDPHS Endpoint Set Status Register (endpoint = 0)"
            },
            "EPTCLRSTA0": {
              "offset": "0x118",
              "size": 32,
              "description": "UDPHS Endpoint Clear Status Register (endpoint = 0)"
            },
            "EPTCLRSTA0_ISOENDPT": {
              "offset": "0x118",
              "size": 32,
              "description": "UDPHS Endpoint Clear Status Register (endpoint = 0)"
            },
            "EPTSTA0": {
              "offset": "0x11C",
              "size": 32,
              "description": "UDPHS Endpoint Status Register (endpoint = 0)"
            },
            "EPTSTA0_ISOENDPT": {
              "offset": "0x11C",
              "size": 32,
              "description": "UDPHS Endpoint Status Register (endpoint = 0)"
            },
            "EPTCFG1": {
              "offset": "0x120",
              "size": 32,
              "description": "UDPHS Endpoint Configuration Register (endpoint = 1)"
            },
            "EPTCTLENB1": {
              "offset": "0x124",
              "size": 32,
              "description": "UDPHS Endpoint Control Enable Register (endpoint = 1)"
            },
            "EPTCTLENB1_ISOENDPT": {
              "offset": "0x124",
              "size": 32,
              "description": "UDPHS Endpoint Control Enable Register (endpoint = 1)"
            },
            "EPTCTLDIS1": {
              "offset": "0x128",
              "size": 32,
              "description": "UDPHS Endpoint Control Disable Register (endpoint = 1)"
            },
            "EPTCTLDIS1_ISOENDPT": {
              "offset": "0x128",
              "size": 32,
              "description": "UDPHS Endpoint Control Disable Register (endpoint = 1)"
            },
            "EPTCTL1": {
              "offset": "0x12C",
              "size": 32,
              "description": "UDPHS Endpoint Control Register (endpoint = 1)"
            },
            "EPTCTL1_ISOENDPT": {
              "offset": "0x12C",
              "size": 32,
              "description": "UDPHS Endpoint Control Register (endpoint = 1)"
            },
            "EPTSETSTA1": {
              "offset": "0x134",
              "size": 32,
              "description": "UDPHS Endpoint Set Status Register (endpoint = 1)"
            },
            "EPTSETSTA1_ISOENDPT": {
              "offset": "0x134",
              "size": 32,
              "description": "UDPHS Endpoint Set Status Register (endpoint = 1)"
            },
            "EPTCLRSTA1": {
              "offset": "0x138",
              "size": 32,
              "description": "UDPHS Endpoint Clear Status Register (endpoint = 1)"
            },
            "EPTCLRSTA1_ISOENDPT": {
              "offset": "0x138",
              "size": 32,
              "description": "UDPHS Endpoint Clear Status Register (endpoint = 1)"
            },
            "EPTSTA1": {
              "offset": "0x13C",
              "size": 32,
              "description": "UDPHS Endpoint Status Register (endpoint = 1)"
            },
            "EPTSTA1_ISOENDPT": {
              "offset": "0x13C",
              "size": 32,
              "description": "UDPHS Endpoint Status Register (endpoint = 1)"
            },
            "EPTCFG2": {
              "offset": "0x140",
              "size": 32,
              "description": "UDPHS Endpoint Configuration Register (endpoint = 2)"
            },
            "EPTCTLENB2": {
              "offset": "0x144",
              "size": 32,
              "description": "UDPHS Endpoint Control Enable Register (endpoint = 2)"
            },
            "EPTCTLENB2_ISOENDPT": {
              "offset": "0x144",
              "size": 32,
              "description": "UDPHS Endpoint Control Enable Register (endpoint = 2)"
            },
            "EPTCTLDIS2": {
              "offset": "0x148",
              "size": 32,
              "description": "UDPHS Endpoint Control Disable Register (endpoint = 2)"
            },
            "EPTCTLDIS2_ISOENDPT": {
              "offset": "0x148",
              "size": 32,
              "description": "UDPHS Endpoint Control Disable Register (endpoint = 2)"
            },
            "EPTCTL2": {
              "offset": "0x14C",
              "size": 32,
              "description": "UDPHS Endpoint Control Register (endpoint = 2)"
            },
            "EPTCTL2_ISOENDPT": {
              "offset": "0x14C",
              "size": 32,
              "description": "UDPHS Endpoint Control Register (endpoint = 2)"
            },
            "EPTSETSTA2": {
              "offset": "0x154",
              "size": 32,
              "description": "UDPHS Endpoint Set Status Register (endpoint = 2)"
            },
            "EPTSETSTA2_ISOENDPT": {
              "offset": "0x154",
              "size": 32,
              "description": "UDPHS Endpoint Set Status Register (endpoint = 2)"
            },
            "EPTCLRSTA2": {
              "offset": "0x158",
              "size": 32,
              "description": "UDPHS Endpoint Clear Status Register (endpoint = 2)"
            },
            "EPTCLRSTA2_ISOENDPT": {
              "offset": "0x158",
              "size": 32,
              "description": "UDPHS Endpoint Clear Status Register (endpoint = 2)"
            },
            "EPTSTA2": {
              "offset": "0x15C",
              "size": 32,
              "description": "UDPHS Endpoint Status Register (endpoint = 2)"
            },
            "EPTSTA2_ISOENDPT": {
              "offset": "0x15C",
              "size": 32,
              "description": "UDPHS Endpoint Status Register (endpoint = 2)"
            },
            "EPTCFG3": {
              "offset": "0x160",
              "size": 32,
              "description": "UDPHS Endpoint Configuration Register (endpoint = 3)"
            },
            "EPTCTLENB3": {
              "offset": "0x164",
              "size": 32,
              "description": "UDPHS Endpoint Control Enable Register (endpoint = 3)"
            },
            "EPTCTLENB3_ISOENDPT": {
              "offset": "0x164",
              "size": 32,
              "description": "UDPHS Endpoint Control Enable Register (endpoint = 3)"
            },
            "EPTCTLDIS3": {
              "offset": "0x168",
              "size": 32,
              "description": "UDPHS Endpoint Control Disable Register (endpoint = 3)"
            },
            "EPTCTLDIS3_ISOENDPT": {
              "offset": "0x168",
              "size": 32,
              "description": "UDPHS Endpoint Control Disable Register (endpoint = 3)"
            },
            "EPTCTL3": {
              "offset": "0x16C",
              "size": 32,
              "description": "UDPHS Endpoint Control Register (endpoint = 3)"
            },
            "EPTCTL3_ISOENDPT": {
              "offset": "0x16C",
              "size": 32,
              "description": "UDPHS Endpoint Control Register (endpoint = 3)"
            },
            "EPTSETSTA3": {
              "offset": "0x174",
              "size": 32,
              "description": "UDPHS Endpoint Set Status Register (endpoint = 3)"
            },
            "EPTSETSTA3_ISOENDPT": {
              "offset": "0x174",
              "size": 32,
              "description": "UDPHS Endpoint Set Status Register (endpoint = 3)"
            },
            "EPTCLRSTA3": {
              "offset": "0x178",
              "size": 32,
              "description": "UDPHS Endpoint Clear Status Register (endpoint = 3)"
            },
            "EPTCLRSTA3_ISOENDPT": {
              "offset": "0x178",
              "size": 32,
              "description": "UDPHS Endpoint Clear Status Register (endpoint = 3)"
            },
            "EPTSTA3": {
              "offset": "0x17C",
              "size": 32,
              "description": "UDPHS Endpoint Status Register (endpoint = 3)"
            },
            "EPTSTA3_ISOENDPT": {
              "offset": "0x17C",
              "size": 32,
              "description": "UDPHS Endpoint Status Register (endpoint = 3)"
            },
            "EPTCFG4": {
              "offset": "0x180",
              "size": 32,
              "description": "UDPHS Endpoint Configuration Register (endpoint = 4)"
            },
            "EPTCTLENB4": {
              "offset": "0x184",
              "size": 32,
              "description": "UDPHS Endpoint Control Enable Register (endpoint = 4)"
            },
            "EPTCTLENB4_ISOENDPT": {
              "offset": "0x184",
              "size": 32,
              "description": "UDPHS Endpoint Control Enable Register (endpoint = 4)"
            },
            "EPTCTLDIS4": {
              "offset": "0x188",
              "size": 32,
              "description": "UDPHS Endpoint Control Disable Register (endpoint = 4)"
            },
            "EPTCTLDIS4_ISOENDPT": {
              "offset": "0x188",
              "size": 32,
              "description": "UDPHS Endpoint Control Disable Register (endpoint = 4)"
            },
            "EPTCTL4": {
              "offset": "0x18C",
              "size": 32,
              "description": "UDPHS Endpoint Control Register (endpoint = 4)"
            },
            "EPTCTL4_ISOENDPT": {
              "offset": "0x18C",
              "size": 32,
              "description": "UDPHS Endpoint Control Register (endpoint = 4)"
            },
            "EPTSETSTA4": {
              "offset": "0x194",
              "size": 32,
              "description": "UDPHS Endpoint Set Status Register (endpoint = 4)"
            },
            "EPTSETSTA4_ISOENDPT": {
              "offset": "0x194",
              "size": 32,
              "description": "UDPHS Endpoint Set Status Register (endpoint = 4)"
            },
            "EPTCLRSTA4": {
              "offset": "0x198",
              "size": 32,
              "description": "UDPHS Endpoint Clear Status Register (endpoint = 4)"
            },
            "EPTCLRSTA4_ISOENDPT": {
              "offset": "0x198",
              "size": 32,
              "description": "UDPHS Endpoint Clear Status Register (endpoint = 4)"
            },
            "EPTSTA4": {
              "offset": "0x19C",
              "size": 32,
              "description": "UDPHS Endpoint Status Register (endpoint = 4)"
            },
            "EPTSTA4_ISOENDPT": {
              "offset": "0x19C",
              "size": 32,
              "description": "UDPHS Endpoint Status Register (endpoint = 4)"
            },
            "EPTCFG5": {
              "offset": "0x1A0",
              "size": 32,
              "description": "UDPHS Endpoint Configuration Register (endpoint = 5)"
            },
            "EPTCTLENB5": {
              "offset": "0x1A4",
              "size": 32,
              "description": "UDPHS Endpoint Control Enable Register (endpoint = 5)"
            },
            "EPTCTLENB5_ISOENDPT": {
              "offset": "0x1A4",
              "size": 32,
              "description": "UDPHS Endpoint Control Enable Register (endpoint = 5)"
            },
            "EPTCTLDIS5": {
              "offset": "0x1A8",
              "size": 32,
              "description": "UDPHS Endpoint Control Disable Register (endpoint = 5)"
            },
            "EPTCTLDIS5_ISOENDPT": {
              "offset": "0x1A8",
              "size": 32,
              "description": "UDPHS Endpoint Control Disable Register (endpoint = 5)"
            },
            "EPTCTL5": {
              "offset": "0x1AC",
              "size": 32,
              "description": "UDPHS Endpoint Control Register (endpoint = 5)"
            },
            "EPTCTL5_ISOENDPT": {
              "offset": "0x1AC",
              "size": 32,
              "description": "UDPHS Endpoint Control Register (endpoint = 5)"
            },
            "EPTSETSTA5": {
              "offset": "0x1B4",
              "size": 32,
              "description": "UDPHS Endpoint Set Status Register (endpoint = 5)"
            },
            "EPTSETSTA5_ISOENDPT": {
              "offset": "0x1B4",
              "size": 32,
              "description": "UDPHS Endpoint Set Status Register (endpoint = 5)"
            },
            "EPTCLRSTA5": {
              "offset": "0x1B8",
              "size": 32,
              "description": "UDPHS Endpoint Clear Status Register (endpoint = 5)"
            },
            "EPTCLRSTA5_ISOENDPT": {
              "offset": "0x1B8",
              "size": 32,
              "description": "UDPHS Endpoint Clear Status Register (endpoint = 5)"
            },
            "EPTSTA5": {
              "offset": "0x1BC",
              "size": 32,
              "description": "UDPHS Endpoint Status Register (endpoint = 5)"
            },
            "EPTSTA5_ISOENDPT": {
              "offset": "0x1BC",
              "size": 32,
              "description": "UDPHS Endpoint Status Register (endpoint = 5)"
            },
            "EPTCFG6": {
              "offset": "0x1C0",
              "size": 32,
              "description": "UDPHS Endpoint Configuration Register (endpoint = 6)"
            },
            "EPTCTLENB6": {
              "offset": "0x1C4",
              "size": 32,
              "description": "UDPHS Endpoint Control Enable Register (endpoint = 6)"
            },
            "EPTCTLENB6_ISOENDPT": {
              "offset": "0x1C4",
              "size": 32,
              "description": "UDPHS Endpoint Control Enable Register (endpoint = 6)"
            },
            "EPTCTLDIS6": {
              "offset": "0x1C8",
              "size": 32,
              "description": "UDPHS Endpoint Control Disable Register (endpoint = 6)"
            },
            "EPTCTLDIS6_ISOENDPT": {
              "offset": "0x1C8",
              "size": 32,
              "description": "UDPHS Endpoint Control Disable Register (endpoint = 6)"
            },
            "EPTCTL6": {
              "offset": "0x1CC",
              "size": 32,
              "description": "UDPHS Endpoint Control Register (endpoint = 6)"
            },
            "EPTCTL6_ISOENDPT": {
              "offset": "0x1CC",
              "size": 32,
              "description": "UDPHS Endpoint Control Register (endpoint = 6)"
            },
            "EPTSETSTA6": {
              "offset": "0x1D4",
              "size": 32,
              "description": "UDPHS Endpoint Set Status Register (endpoint = 6)"
            },
            "EPTSETSTA6_ISOENDPT": {
              "offset": "0x1D4",
              "size": 32,
              "description": "UDPHS Endpoint Set Status Register (endpoint = 6)"
            },
            "EPTCLRSTA6": {
              "offset": "0x1D8",
              "size": 32,
              "description": "UDPHS Endpoint Clear Status Register (endpoint = 6)"
            },
            "EPTCLRSTA6_ISOENDPT": {
              "offset": "0x1D8",
              "size": 32,
              "description": "UDPHS Endpoint Clear Status Register (endpoint = 6)"
            },
            "EPTSTA6": {
              "offset": "0x1DC",
              "size": 32,
              "description": "UDPHS Endpoint Status Register (endpoint = 6)"
            },
            "EPTSTA6_ISOENDPT": {
              "offset": "0x1DC",
              "size": 32,
              "description": "UDPHS Endpoint Status Register (endpoint = 6)"
            },
            "EPTCFG7": {
              "offset": "0x1E0",
              "size": 32,
              "description": "UDPHS Endpoint Configuration Register (endpoint = 7)"
            },
            "EPTCTLENB7": {
              "offset": "0x1E4",
              "size": 32,
              "description": "UDPHS Endpoint Control Enable Register (endpoint = 7)"
            },
            "EPTCTLENB7_ISOENDPT": {
              "offset": "0x1E4",
              "size": 32,
              "description": "UDPHS Endpoint Control Enable Register (endpoint = 7)"
            },
            "EPTCTLDIS7": {
              "offset": "0x1E8",
              "size": 32,
              "description": "UDPHS Endpoint Control Disable Register (endpoint = 7)"
            },
            "EPTCTLDIS7_ISOENDPT": {
              "offset": "0x1E8",
              "size": 32,
              "description": "UDPHS Endpoint Control Disable Register (endpoint = 7)"
            },
            "EPTCTL7": {
              "offset": "0x1EC",
              "size": 32,
              "description": "UDPHS Endpoint Control Register (endpoint = 7)"
            },
            "EPTCTL7_ISOENDPT": {
              "offset": "0x1EC",
              "size": 32,
              "description": "UDPHS Endpoint Control Register (endpoint = 7)"
            },
            "EPTSETSTA7": {
              "offset": "0x1F4",
              "size": 32,
              "description": "UDPHS Endpoint Set Status Register (endpoint = 7)"
            },
            "EPTSETSTA7_ISOENDPT": {
              "offset": "0x1F4",
              "size": 32,
              "description": "UDPHS Endpoint Set Status Register (endpoint = 7)"
            },
            "EPTCLRSTA7": {
              "offset": "0x1F8",
              "size": 32,
              "description": "UDPHS Endpoint Clear Status Register (endpoint = 7)"
            },
            "EPTCLRSTA7_ISOENDPT": {
              "offset": "0x1F8",
              "size": 32,
              "description": "UDPHS Endpoint Clear Status Register (endpoint = 7)"
            },
            "EPTSTA7": {
              "offset": "0x1FC",
              "size": 32,
              "description": "UDPHS Endpoint Status Register (endpoint = 7)"
            },
            "EPTSTA7_ISOENDPT": {
              "offset": "0x1FC",
              "size": 32,
              "description": "UDPHS Endpoint Status Register (endpoint = 7)"
            },
            "EPTCFG8": {
              "offset": "0x200",
              "size": 32,
              "description": "UDPHS Endpoint Configuration Register (endpoint = 8)"
            },
            "EPTCTLENB8": {
              "offset": "0x204",
              "size": 32,
              "description": "UDPHS Endpoint Control Enable Register (endpoint = 8)"
            },
            "EPTCTLENB8_ISOENDPT": {
              "offset": "0x204",
              "size": 32,
              "description": "UDPHS Endpoint Control Enable Register (endpoint = 8)"
            },
            "EPTCTLDIS8": {
              "offset": "0x208",
              "size": 32,
              "description": "UDPHS Endpoint Control Disable Register (endpoint = 8)"
            },
            "EPTCTLDIS8_ISOENDPT": {
              "offset": "0x208",
              "size": 32,
              "description": "UDPHS Endpoint Control Disable Register (endpoint = 8)"
            },
            "EPTCTL8": {
              "offset": "0x20C",
              "size": 32,
              "description": "UDPHS Endpoint Control Register (endpoint = 8)"
            },
            "EPTCTL8_ISOENDPT": {
              "offset": "0x20C",
              "size": 32,
              "description": "UDPHS Endpoint Control Register (endpoint = 8)"
            },
            "EPTSETSTA8": {
              "offset": "0x214",
              "size": 32,
              "description": "UDPHS Endpoint Set Status Register (endpoint = 8)"
            },
            "EPTSETSTA8_ISOENDPT": {
              "offset": "0x214",
              "size": 32,
              "description": "UDPHS Endpoint Set Status Register (endpoint = 8)"
            },
            "EPTCLRSTA8": {
              "offset": "0x218",
              "size": 32,
              "description": "UDPHS Endpoint Clear Status Register (endpoint = 8)"
            },
            "EPTCLRSTA8_ISOENDPT": {
              "offset": "0x218",
              "size": 32,
              "description": "UDPHS Endpoint Clear Status Register (endpoint = 8)"
            },
            "EPTSTA8": {
              "offset": "0x21C",
              "size": 32,
              "description": "UDPHS Endpoint Status Register (endpoint = 8)"
            },
            "EPTSTA8_ISOENDPT": {
              "offset": "0x21C",
              "size": 32,
              "description": "UDPHS Endpoint Status Register (endpoint = 8)"
            },
            "EPTCFG9": {
              "offset": "0x220",
              "size": 32,
              "description": "UDPHS Endpoint Configuration Register (endpoint = 9)"
            },
            "EPTCTLENB9": {
              "offset": "0x224",
              "size": 32,
              "description": "UDPHS Endpoint Control Enable Register (endpoint = 9)"
            },
            "EPTCTLENB9_ISOENDPT": {
              "offset": "0x224",
              "size": 32,
              "description": "UDPHS Endpoint Control Enable Register (endpoint = 9)"
            },
            "EPTCTLDIS9": {
              "offset": "0x228",
              "size": 32,
              "description": "UDPHS Endpoint Control Disable Register (endpoint = 9)"
            },
            "EPTCTLDIS9_ISOENDPT": {
              "offset": "0x228",
              "size": 32,
              "description": "UDPHS Endpoint Control Disable Register (endpoint = 9)"
            },
            "EPTCTL9": {
              "offset": "0x22C",
              "size": 32,
              "description": "UDPHS Endpoint Control Register (endpoint = 9)"
            },
            "EPTCTL9_ISOENDPT": {
              "offset": "0x22C",
              "size": 32,
              "description": "UDPHS Endpoint Control Register (endpoint = 9)"
            },
            "EPTSETSTA9": {
              "offset": "0x234",
              "size": 32,
              "description": "UDPHS Endpoint Set Status Register (endpoint = 9)"
            },
            "EPTSETSTA9_ISOENDPT": {
              "offset": "0x234",
              "size": 32,
              "description": "UDPHS Endpoint Set Status Register (endpoint = 9)"
            },
            "EPTCLRSTA9": {
              "offset": "0x238",
              "size": 32,
              "description": "UDPHS Endpoint Clear Status Register (endpoint = 9)"
            },
            "EPTCLRSTA9_ISOENDPT": {
              "offset": "0x238",
              "size": 32,
              "description": "UDPHS Endpoint Clear Status Register (endpoint = 9)"
            },
            "EPTSTA9": {
              "offset": "0x23C",
              "size": 32,
              "description": "UDPHS Endpoint Status Register (endpoint = 9)"
            },
            "EPTSTA9_ISOENDPT": {
              "offset": "0x23C",
              "size": 32,
              "description": "UDPHS Endpoint Status Register (endpoint = 9)"
            },
            "EPTCFG10": {
              "offset": "0x240",
              "size": 32,
              "description": "UDPHS Endpoint Configuration Register (endpoint = 10)"
            },
            "EPTCTLENB10": {
              "offset": "0x244",
              "size": 32,
              "description": "UDPHS Endpoint Control Enable Register (endpoint = 10)"
            },
            "EPTCTLENB10_ISOENDPT": {
              "offset": "0x244",
              "size": 32,
              "description": "UDPHS Endpoint Control Enable Register (endpoint = 10)"
            },
            "EPTCTLDIS10": {
              "offset": "0x248",
              "size": 32,
              "description": "UDPHS Endpoint Control Disable Register (endpoint = 10)"
            },
            "EPTCTLDIS10_ISOENDPT": {
              "offset": "0x248",
              "size": 32,
              "description": "UDPHS Endpoint Control Disable Register (endpoint = 10)"
            },
            "EPTCTL10": {
              "offset": "0x24C",
              "size": 32,
              "description": "UDPHS Endpoint Control Register (endpoint = 10)"
            },
            "EPTCTL10_ISOENDPT": {
              "offset": "0x24C",
              "size": 32,
              "description": "UDPHS Endpoint Control Register (endpoint = 10)"
            },
            "EPTSETSTA10": {
              "offset": "0x254",
              "size": 32,
              "description": "UDPHS Endpoint Set Status Register (endpoint = 10)"
            },
            "EPTSETSTA10_ISOENDPT": {
              "offset": "0x254",
              "size": 32,
              "description": "UDPHS Endpoint Set Status Register (endpoint = 10)"
            },
            "EPTCLRSTA10": {
              "offset": "0x258",
              "size": 32,
              "description": "UDPHS Endpoint Clear Status Register (endpoint = 10)"
            },
            "EPTCLRSTA10_ISOENDPT": {
              "offset": "0x258",
              "size": 32,
              "description": "UDPHS Endpoint Clear Status Register (endpoint = 10)"
            },
            "EPTSTA10": {
              "offset": "0x25C",
              "size": 32,
              "description": "UDPHS Endpoint Status Register (endpoint = 10)"
            },
            "EPTSTA10_ISOENDPT": {
              "offset": "0x25C",
              "size": 32,
              "description": "UDPHS Endpoint Status Register (endpoint = 10)"
            },
            "EPTCFG11": {
              "offset": "0x260",
              "size": 32,
              "description": "UDPHS Endpoint Configuration Register (endpoint = 11)"
            },
            "EPTCTLENB11": {
              "offset": "0x264",
              "size": 32,
              "description": "UDPHS Endpoint Control Enable Register (endpoint = 11)"
            },
            "EPTCTLENB11_ISOENDPT": {
              "offset": "0x264",
              "size": 32,
              "description": "UDPHS Endpoint Control Enable Register (endpoint = 11)"
            },
            "EPTCTLDIS11": {
              "offset": "0x268",
              "size": 32,
              "description": "UDPHS Endpoint Control Disable Register (endpoint = 11)"
            },
            "EPTCTLDIS11_ISOENDPT": {
              "offset": "0x268",
              "size": 32,
              "description": "UDPHS Endpoint Control Disable Register (endpoint = 11)"
            },
            "EPTCTL11": {
              "offset": "0x26C",
              "size": 32,
              "description": "UDPHS Endpoint Control Register (endpoint = 11)"
            },
            "EPTCTL11_ISOENDPT": {
              "offset": "0x26C",
              "size": 32,
              "description": "UDPHS Endpoint Control Register (endpoint = 11)"
            },
            "EPTSETSTA11": {
              "offset": "0x274",
              "size": 32,
              "description": "UDPHS Endpoint Set Status Register (endpoint = 11)"
            },
            "EPTSETSTA11_ISOENDPT": {
              "offset": "0x274",
              "size": 32,
              "description": "UDPHS Endpoint Set Status Register (endpoint = 11)"
            },
            "EPTCLRSTA11": {
              "offset": "0x278",
              "size": 32,
              "description": "UDPHS Endpoint Clear Status Register (endpoint = 11)"
            },
            "EPTCLRSTA11_ISOENDPT": {
              "offset": "0x278",
              "size": 32,
              "description": "UDPHS Endpoint Clear Status Register (endpoint = 11)"
            },
            "EPTSTA11": {
              "offset": "0x27C",
              "size": 32,
              "description": "UDPHS Endpoint Status Register (endpoint = 11)"
            },
            "EPTSTA11_ISOENDPT": {
              "offset": "0x27C",
              "size": 32,
              "description": "UDPHS Endpoint Status Register (endpoint = 11)"
            },
            "EPTCFG12": {
              "offset": "0x280",
              "size": 32,
              "description": "UDPHS Endpoint Configuration Register (endpoint = 12)"
            },
            "EPTCTLENB12": {
              "offset": "0x284",
              "size": 32,
              "description": "UDPHS Endpoint Control Enable Register (endpoint = 12)"
            },
            "EPTCTLENB12_ISOENDPT": {
              "offset": "0x284",
              "size": 32,
              "description": "UDPHS Endpoint Control Enable Register (endpoint = 12)"
            },
            "EPTCTLDIS12": {
              "offset": "0x288",
              "size": 32,
              "description": "UDPHS Endpoint Control Disable Register (endpoint = 12)"
            },
            "EPTCTLDIS12_ISOENDPT": {
              "offset": "0x288",
              "size": 32,
              "description": "UDPHS Endpoint Control Disable Register (endpoint = 12)"
            },
            "EPTCTL12": {
              "offset": "0x28C",
              "size": 32,
              "description": "UDPHS Endpoint Control Register (endpoint = 12)"
            },
            "EPTCTL12_ISOENDPT": {
              "offset": "0x28C",
              "size": 32,
              "description": "UDPHS Endpoint Control Register (endpoint = 12)"
            },
            "EPTSETSTA12": {
              "offset": "0x294",
              "size": 32,
              "description": "UDPHS Endpoint Set Status Register (endpoint = 12)"
            },
            "EPTSETSTA12_ISOENDPT": {
              "offset": "0x294",
              "size": 32,
              "description": "UDPHS Endpoint Set Status Register (endpoint = 12)"
            },
            "EPTCLRSTA12": {
              "offset": "0x298",
              "size": 32,
              "description": "UDPHS Endpoint Clear Status Register (endpoint = 12)"
            },
            "EPTCLRSTA12_ISOENDPT": {
              "offset": "0x298",
              "size": 32,
              "description": "UDPHS Endpoint Clear Status Register (endpoint = 12)"
            },
            "EPTSTA12": {
              "offset": "0x29C",
              "size": 32,
              "description": "UDPHS Endpoint Status Register (endpoint = 12)"
            },
            "EPTSTA12_ISOENDPT": {
              "offset": "0x29C",
              "size": 32,
              "description": "UDPHS Endpoint Status Register (endpoint = 12)"
            },
            "EPTCFG13": {
              "offset": "0x2A0",
              "size": 32,
              "description": "UDPHS Endpoint Configuration Register (endpoint = 13)"
            },
            "EPTCTLENB13": {
              "offset": "0x2A4",
              "size": 32,
              "description": "UDPHS Endpoint Control Enable Register (endpoint = 13)"
            },
            "EPTCTLENB13_ISOENDPT": {
              "offset": "0x2A4",
              "size": 32,
              "description": "UDPHS Endpoint Control Enable Register (endpoint = 13)"
            },
            "EPTCTLDIS13": {
              "offset": "0x2A8",
              "size": 32,
              "description": "UDPHS Endpoint Control Disable Register (endpoint = 13)"
            },
            "EPTCTLDIS13_ISOENDPT": {
              "offset": "0x2A8",
              "size": 32,
              "description": "UDPHS Endpoint Control Disable Register (endpoint = 13)"
            },
            "EPTCTL13": {
              "offset": "0x2AC",
              "size": 32,
              "description": "UDPHS Endpoint Control Register (endpoint = 13)"
            },
            "EPTCTL13_ISOENDPT": {
              "offset": "0x2AC",
              "size": 32,
              "description": "UDPHS Endpoint Control Register (endpoint = 13)"
            },
            "EPTSETSTA13": {
              "offset": "0x2B4",
              "size": 32,
              "description": "UDPHS Endpoint Set Status Register (endpoint = 13)"
            },
            "EPTSETSTA13_ISOENDPT": {
              "offset": "0x2B4",
              "size": 32,
              "description": "UDPHS Endpoint Set Status Register (endpoint = 13)"
            },
            "EPTCLRSTA13": {
              "offset": "0x2B8",
              "size": 32,
              "description": "UDPHS Endpoint Clear Status Register (endpoint = 13)"
            },
            "EPTCLRSTA13_ISOENDPT": {
              "offset": "0x2B8",
              "size": 32,
              "description": "UDPHS Endpoint Clear Status Register (endpoint = 13)"
            },
            "EPTSTA13": {
              "offset": "0x2BC",
              "size": 32,
              "description": "UDPHS Endpoint Status Register (endpoint = 13)"
            },
            "EPTSTA13_ISOENDPT": {
              "offset": "0x2BC",
              "size": 32,
              "description": "UDPHS Endpoint Status Register (endpoint = 13)"
            },
            "EPTCFG14": {
              "offset": "0x2C0",
              "size": 32,
              "description": "UDPHS Endpoint Configuration Register (endpoint = 14)"
            },
            "EPTCTLENB14": {
              "offset": "0x2C4",
              "size": 32,
              "description": "UDPHS Endpoint Control Enable Register (endpoint = 14)"
            },
            "EPTCTLENB14_ISOENDPT": {
              "offset": "0x2C4",
              "size": 32,
              "description": "UDPHS Endpoint Control Enable Register (endpoint = 14)"
            },
            "EPTCTLDIS14": {
              "offset": "0x2C8",
              "size": 32,
              "description": "UDPHS Endpoint Control Disable Register (endpoint = 14)"
            },
            "EPTCTLDIS14_ISOENDPT": {
              "offset": "0x2C8",
              "size": 32,
              "description": "UDPHS Endpoint Control Disable Register (endpoint = 14)"
            },
            "EPTCTL14": {
              "offset": "0x2CC",
              "size": 32,
              "description": "UDPHS Endpoint Control Register (endpoint = 14)"
            },
            "EPTCTL14_ISOENDPT": {
              "offset": "0x2CC",
              "size": 32,
              "description": "UDPHS Endpoint Control Register (endpoint = 14)"
            },
            "EPTSETSTA14": {
              "offset": "0x2D4",
              "size": 32,
              "description": "UDPHS Endpoint Set Status Register (endpoint = 14)"
            },
            "EPTSETSTA14_ISOENDPT": {
              "offset": "0x2D4",
              "size": 32,
              "description": "UDPHS Endpoint Set Status Register (endpoint = 14)"
            },
            "EPTCLRSTA14": {
              "offset": "0x2D8",
              "size": 32,
              "description": "UDPHS Endpoint Clear Status Register (endpoint = 14)"
            },
            "EPTCLRSTA14_ISOENDPT": {
              "offset": "0x2D8",
              "size": 32,
              "description": "UDPHS Endpoint Clear Status Register (endpoint = 14)"
            },
            "EPTSTA14": {
              "offset": "0x2DC",
              "size": 32,
              "description": "UDPHS Endpoint Status Register (endpoint = 14)"
            },
            "EPTSTA14_ISOENDPT": {
              "offset": "0x2DC",
              "size": 32,
              "description": "UDPHS Endpoint Status Register (endpoint = 14)"
            },
            "EPTCFG15": {
              "offset": "0x2E0",
              "size": 32,
              "description": "UDPHS Endpoint Configuration Register (endpoint = 15)"
            },
            "EPTCTLENB15": {
              "offset": "0x2E4",
              "size": 32,
              "description": "UDPHS Endpoint Control Enable Register (endpoint = 15)"
            },
            "EPTCTLENB15_ISOENDPT": {
              "offset": "0x2E4",
              "size": 32,
              "description": "UDPHS Endpoint Control Enable Register (endpoint = 15)"
            },
            "EPTCTLDIS15": {
              "offset": "0x2E8",
              "size": 32,
              "description": "UDPHS Endpoint Control Disable Register (endpoint = 15)"
            },
            "EPTCTLDIS15_ISOENDPT": {
              "offset": "0x2E8",
              "size": 32,
              "description": "UDPHS Endpoint Control Disable Register (endpoint = 15)"
            },
            "EPTCTL15": {
              "offset": "0x2EC",
              "size": 32,
              "description": "UDPHS Endpoint Control Register (endpoint = 15)"
            },
            "EPTCTL15_ISOENDPT": {
              "offset": "0x2EC",
              "size": 32,
              "description": "UDPHS Endpoint Control Register (endpoint = 15)"
            },
            "EPTSETSTA15": {
              "offset": "0x2F4",
              "size": 32,
              "description": "UDPHS Endpoint Set Status Register (endpoint = 15)"
            },
            "EPTSETSTA15_ISOENDPT": {
              "offset": "0x2F4",
              "size": 32,
              "description": "UDPHS Endpoint Set Status Register (endpoint = 15)"
            },
            "EPTCLRSTA15": {
              "offset": "0x2F8",
              "size": 32,
              "description": "UDPHS Endpoint Clear Status Register (endpoint = 15)"
            },
            "EPTCLRSTA15_ISOENDPT": {
              "offset": "0x2F8",
              "size": 32,
              "description": "UDPHS Endpoint Clear Status Register (endpoint = 15)"
            },
            "EPTSTA15": {
              "offset": "0x2FC",
              "size": 32,
              "description": "UDPHS Endpoint Status Register (endpoint = 15)"
            },
            "EPTSTA15_ISOENDPT": {
              "offset": "0x2FC",
              "size": 32,
              "description": "UDPHS Endpoint Status Register (endpoint = 15)"
            },
            "DMANXTDSC0": {
              "offset": "0x300",
              "size": 32,
              "description": "UDPHS DMA Next Descriptor Address Register (channel = 0)"
            },
            "DMAADDRESS0": {
              "offset": "0x304",
              "size": 32,
              "description": "UDPHS DMA Channel Address Register (channel = 0)"
            },
            "DMACONTROL0": {
              "offset": "0x308",
              "size": 32,
              "description": "UDPHS DMA Channel Control Register (channel = 0)"
            },
            "DMASTATUS0": {
              "offset": "0x30C",
              "size": 32,
              "description": "UDPHS DMA Channel Status Register (channel = 0)"
            },
            "DMANXTDSC1": {
              "offset": "0x310",
              "size": 32,
              "description": "UDPHS DMA Next Descriptor Address Register (channel = 1)"
            },
            "DMAADDRESS1": {
              "offset": "0x314",
              "size": 32,
              "description": "UDPHS DMA Channel Address Register (channel = 1)"
            },
            "DMACONTROL1": {
              "offset": "0x318",
              "size": 32,
              "description": "UDPHS DMA Channel Control Register (channel = 1)"
            },
            "DMASTATUS1": {
              "offset": "0x31C",
              "size": 32,
              "description": "UDPHS DMA Channel Status Register (channel = 1)"
            },
            "DMANXTDSC2": {
              "offset": "0x320",
              "size": 32,
              "description": "UDPHS DMA Next Descriptor Address Register (channel = 2)"
            },
            "DMAADDRESS2": {
              "offset": "0x324",
              "size": 32,
              "description": "UDPHS DMA Channel Address Register (channel = 2)"
            },
            "DMACONTROL2": {
              "offset": "0x328",
              "size": 32,
              "description": "UDPHS DMA Channel Control Register (channel = 2)"
            },
            "DMASTATUS2": {
              "offset": "0x32C",
              "size": 32,
              "description": "UDPHS DMA Channel Status Register (channel = 2)"
            },
            "DMANXTDSC3": {
              "offset": "0x330",
              "size": 32,
              "description": "UDPHS DMA Next Descriptor Address Register (channel = 3)"
            },
            "DMAADDRESS3": {
              "offset": "0x334",
              "size": 32,
              "description": "UDPHS DMA Channel Address Register (channel = 3)"
            },
            "DMACONTROL3": {
              "offset": "0x338",
              "size": 32,
              "description": "UDPHS DMA Channel Control Register (channel = 3)"
            },
            "DMASTATUS3": {
              "offset": "0x33C",
              "size": 32,
              "description": "UDPHS DMA Channel Status Register (channel = 3)"
            },
            "DMANXTDSC4": {
              "offset": "0x340",
              "size": 32,
              "description": "UDPHS DMA Next Descriptor Address Register (channel = 4)"
            },
            "DMAADDRESS4": {
              "offset": "0x344",
              "size": 32,
              "description": "UDPHS DMA Channel Address Register (channel = 4)"
            },
            "DMACONTROL4": {
              "offset": "0x348",
              "size": 32,
              "description": "UDPHS DMA Channel Control Register (channel = 4)"
            },
            "DMASTATUS4": {
              "offset": "0x34C",
              "size": 32,
              "description": "UDPHS DMA Channel Status Register (channel = 4)"
            },
            "DMANXTDSC5": {
              "offset": "0x350",
              "size": 32,
              "description": "UDPHS DMA Next Descriptor Address Register (channel = 5)"
            },
            "DMAADDRESS5": {
              "offset": "0x354",
              "size": 32,
              "description": "UDPHS DMA Channel Address Register (channel = 5)"
            },
            "DMACONTROL5": {
              "offset": "0x358",
              "size": 32,
              "description": "UDPHS DMA Channel Control Register (channel = 5)"
            },
            "DMASTATUS5": {
              "offset": "0x35C",
              "size": 32,
              "description": "UDPHS DMA Channel Status Register (channel = 5)"
            },
            "DMANXTDSC6": {
              "offset": "0x360",
              "size": 32,
              "description": "UDPHS DMA Next Descriptor Address Register (channel = 6)"
            },
            "DMAADDRESS6": {
              "offset": "0x364",
              "size": 32,
              "description": "UDPHS DMA Channel Address Register (channel = 6)"
            },
            "DMACONTROL6": {
              "offset": "0x368",
              "size": 32,
              "description": "UDPHS DMA Channel Control Register (channel = 6)"
            },
            "DMASTATUS6": {
              "offset": "0x36C",
              "size": 32,
              "description": "UDPHS DMA Channel Status Register (channel = 6)"
            }
          },
          "bits": {
            "CTRL": {
              "DEV_ADDR": {
                "bit": 0,
                "description": "UDPHS Address",
                "width": 7
              },
              "FADDR_EN": {
                "bit": 7,
                "description": "Function Address Enable"
              },
              "EN_UDPHS": {
                "bit": 8,
                "description": "UDPHS Enable"
              },
              "DETACH": {
                "bit": 9,
                "description": "Detach Command"
              },
              "REWAKEUP": {
                "bit": 10,
                "description": "Send Remote Wake Up"
              },
              "PULLD_DIS": {
                "bit": 11,
                "description": "Pull-Down Disable"
              }
            },
            "FNUM": {
              "MICRO_FRAME_NUM": {
                "bit": 0,
                "description": "Microframe Number",
                "width": 3
              },
              "FRAME_NUMBER": {
                "bit": 3,
                "description": "Frame Number as defined in the Packet Field Formats",
                "width": 11
              },
              "FNUM_ERR": {
                "bit": 31,
                "description": "Frame Number CRC Error"
              }
            },
            "IEN": {
              "DET_SUSPD": {
                "bit": 1,
                "description": "Suspend Interrupt Enable"
              },
              "MICRO_SOF": {
                "bit": 2,
                "description": "Micro-SOF Interrupt Enable"
              },
              "INT_SOF": {
                "bit": 3,
                "description": "SOF Interrupt Enable"
              },
              "ENDRESET": {
                "bit": 4,
                "description": "End Of Reset Interrupt Enable"
              },
              "WAKE_UP": {
                "bit": 5,
                "description": "Wake Up CPU Interrupt Enable"
              },
              "ENDOFRSM": {
                "bit": 6,
                "description": "End Of Resume Interrupt Enable"
              },
              "UPSTR_RES": {
                "bit": 7,
                "description": "Upstream Resume Interrupt Enable"
              },
              "EPT_0": {
                "bit": 8,
                "description": "Endpoint 0 Interrupt Enable"
              },
              "EPT_1": {
                "bit": 9,
                "description": "Endpoint 1 Interrupt Enable"
              },
              "EPT_2": {
                "bit": 10,
                "description": "Endpoint 2 Interrupt Enable"
              },
              "EPT_3": {
                "bit": 11,
                "description": "Endpoint 3 Interrupt Enable"
              },
              "EPT_4": {
                "bit": 12,
                "description": "Endpoint 4 Interrupt Enable"
              },
              "EPT_5": {
                "bit": 13,
                "description": "Endpoint 5 Interrupt Enable"
              },
              "EPT_6": {
                "bit": 14,
                "description": "Endpoint 6 Interrupt Enable"
              },
              "EPT_7": {
                "bit": 15,
                "description": "Endpoint 7 Interrupt Enable"
              },
              "EPT_8": {
                "bit": 16,
                "description": "Endpoint 8 Interrupt Enable"
              },
              "EPT_9": {
                "bit": 17,
                "description": "Endpoint 9 Interrupt Enable"
              },
              "EPT_10": {
                "bit": 18,
                "description": "Endpoint 10 Interrupt Enable"
              },
              "EPT_11": {
                "bit": 19,
                "description": "Endpoint 11 Interrupt Enable"
              },
              "EPT_12": {
                "bit": 20,
                "description": "Endpoint 12 Interrupt Enable"
              },
              "EPT_13": {
                "bit": 21,
                "description": "Endpoint 13 Interrupt Enable"
              },
              "EPT_14": {
                "bit": 22,
                "description": "Endpoint 14 Interrupt Enable"
              },
              "EPT_15": {
                "bit": 23,
                "description": "Endpoint 15 Interrupt Enable"
              },
              "DMA_1": {
                "bit": 25,
                "description": "DMA Channel 1 Interrupt Enable"
              },
              "DMA_2": {
                "bit": 26,
                "description": "DMA Channel 2 Interrupt Enable"
              },
              "DMA_3": {
                "bit": 27,
                "description": "DMA Channel 3 Interrupt Enable"
              },
              "DMA_4": {
                "bit": 28,
                "description": "DMA Channel 4 Interrupt Enable"
              },
              "DMA_5": {
                "bit": 29,
                "description": "DMA Channel 5 Interrupt Enable"
              },
              "DMA_6": {
                "bit": 30,
                "description": "DMA Channel 6 Interrupt Enable"
              },
              "DMA_7": {
                "bit": 31,
                "description": "DMA Channel 7 Interrupt Enable"
              }
            },
            "INTSTA": {
              "SPEED": {
                "bit": 0,
                "description": "Speed Status"
              },
              "DET_SUSPD": {
                "bit": 1,
                "description": "Suspend Interrupt"
              },
              "MICRO_SOF": {
                "bit": 2,
                "description": "Micro Start Of Frame Interrupt"
              },
              "INT_SOF": {
                "bit": 3,
                "description": "Start Of Frame Interrupt"
              },
              "ENDRESET": {
                "bit": 4,
                "description": "End Of Reset Interrupt"
              },
              "WAKE_UP": {
                "bit": 5,
                "description": "Wake Up CPU Interrupt"
              },
              "ENDOFRSM": {
                "bit": 6,
                "description": "End Of Resume Interrupt"
              },
              "UPSTR_RES": {
                "bit": 7,
                "description": "Upstream Resume Interrupt"
              },
              "EPT_0": {
                "bit": 8,
                "description": "Endpoint 0 Interrupt"
              },
              "EPT_1": {
                "bit": 9,
                "description": "Endpoint 1 Interrupt"
              },
              "EPT_2": {
                "bit": 10,
                "description": "Endpoint 2 Interrupt"
              },
              "EPT_3": {
                "bit": 11,
                "description": "Endpoint 3 Interrupt"
              },
              "EPT_4": {
                "bit": 12,
                "description": "Endpoint 4 Interrupt"
              },
              "EPT_5": {
                "bit": 13,
                "description": "Endpoint 5 Interrupt"
              },
              "EPT_6": {
                "bit": 14,
                "description": "Endpoint 6 Interrupt"
              },
              "EPT_7": {
                "bit": 15,
                "description": "Endpoint 7 Interrupt"
              },
              "EPT_8": {
                "bit": 16,
                "description": "Endpoint 8 Interrupt"
              },
              "EPT_9": {
                "bit": 17,
                "description": "Endpoint 9 Interrupt"
              },
              "EPT_10": {
                "bit": 18,
                "description": "Endpoint 10 Interrupt"
              },
              "EPT_11": {
                "bit": 19,
                "description": "Endpoint 11 Interrupt"
              },
              "EPT_12": {
                "bit": 20,
                "description": "Endpoint 12 Interrupt"
              },
              "EPT_13": {
                "bit": 21,
                "description": "Endpoint 13 Interrupt"
              },
              "EPT_14": {
                "bit": 22,
                "description": "Endpoint 14 Interrupt"
              },
              "EPT_15": {
                "bit": 23,
                "description": "Endpoint 15 Interrupt"
              },
              "DMA_1": {
                "bit": 25,
                "description": "DMA Channel 1 Interrupt"
              },
              "DMA_2": {
                "bit": 26,
                "description": "DMA Channel 2 Interrupt"
              },
              "DMA_3": {
                "bit": 27,
                "description": "DMA Channel 3 Interrupt"
              },
              "DMA_4": {
                "bit": 28,
                "description": "DMA Channel 4 Interrupt"
              },
              "DMA_5": {
                "bit": 29,
                "description": "DMA Channel 5 Interrupt"
              },
              "DMA_6": {
                "bit": 30,
                "description": "DMA Channel 6 Interrupt"
              },
              "DMA_7": {
                "bit": 31,
                "description": "DMA Channel 7 Interrupt"
              }
            },
            "CLRINT": {
              "DET_SUSPD": {
                "bit": 1,
                "description": "Suspend Interrupt Clear"
              },
              "MICRO_SOF": {
                "bit": 2,
                "description": "Micro Start Of Frame Interrupt Clear"
              },
              "INT_SOF": {
                "bit": 3,
                "description": "Start Of Frame Interrupt Clear"
              },
              "ENDRESET": {
                "bit": 4,
                "description": "End Of Reset Interrupt Clear"
              },
              "WAKE_UP": {
                "bit": 5,
                "description": "Wake Up CPU Interrupt Clear"
              },
              "ENDOFRSM": {
                "bit": 6,
                "description": "End Of Resume Interrupt Clear"
              },
              "UPSTR_RES": {
                "bit": 7,
                "description": "Upstream Resume Interrupt Clear"
              }
            },
            "EPTRST": {
              "EPT_0": {
                "bit": 0,
                "description": "Endpoint 0 Reset"
              },
              "EPT_1": {
                "bit": 1,
                "description": "Endpoint 1 Reset"
              },
              "EPT_2": {
                "bit": 2,
                "description": "Endpoint 2 Reset"
              },
              "EPT_3": {
                "bit": 3,
                "description": "Endpoint 3 Reset"
              },
              "EPT_4": {
                "bit": 4,
                "description": "Endpoint 4 Reset"
              },
              "EPT_5": {
                "bit": 5,
                "description": "Endpoint 5 Reset"
              },
              "EPT_6": {
                "bit": 6,
                "description": "Endpoint 6 Reset"
              },
              "EPT_7": {
                "bit": 7,
                "description": "Endpoint 7 Reset"
              },
              "EPT_8": {
                "bit": 8,
                "description": "Endpoint 8 Reset"
              },
              "EPT_9": {
                "bit": 9,
                "description": "Endpoint 9 Reset"
              },
              "EPT_10": {
                "bit": 10,
                "description": "Endpoint 10 Reset"
              },
              "EPT_11": {
                "bit": 11,
                "description": "Endpoint 11 Reset"
              },
              "EPT_12": {
                "bit": 12,
                "description": "Endpoint 12 Reset"
              },
              "EPT_13": {
                "bit": 13,
                "description": "Endpoint 13 Reset"
              },
              "EPT_14": {
                "bit": 14,
                "description": "Endpoint 14 Reset"
              },
              "EPT_15": {
                "bit": 15,
                "description": "Endpoint 15 Reset"
              }
            },
            "TST": {
              "SPEED_CFG": {
                "bit": 0,
                "description": "Speed Configuration",
                "width": 2
              },
              "TST_J": {
                "bit": 2,
                "description": "Test J Mode"
              },
              "TST_K": {
                "bit": 3,
                "description": "Test K Mode"
              },
              "TST_PKT": {
                "bit": 4,
                "description": "Test Packet Mode"
              },
              "OPMODE2": {
                "bit": 5,
                "description": "OpMode2"
              }
            },
            "EPTCFG0": {
              "EPT_SIZE": {
                "bit": 0,
                "description": "Endpoint Size",
                "width": 3
              },
              "EPT_DIR": {
                "bit": 3,
                "description": "Endpoint Direction"
              },
              "EPT_TYPE": {
                "bit": 4,
                "description": "Endpoint Type",
                "width": 2
              },
              "BK_NUMBER": {
                "bit": 6,
                "description": "Number of Banks",
                "width": 2
              },
              "NB_TRANS": {
                "bit": 8,
                "description": "Number Of Transaction per Microframe",
                "width": 2
              },
              "EPT_MAPD": {
                "bit": 31,
                "description": "Endpoint Mapped"
              }
            },
            "EPTCTLENB0": {
              "EPT_ENABL": {
                "bit": 0,
                "description": "Endpoint Enable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Enable"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupts Disable DMA"
              },
              "NYET_DIS": {
                "bit": 4,
                "description": "NYET Disable (Only for High Speed Bulk OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Enable"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Enable"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Enable"
              },
              "TXRDY": {
                "bit": 11,
                "description": "TX Packet Ready Interrupt Enable"
              },
              "RX_SETUP": {
                "bit": 12,
                "description": "Received SETUP"
              },
              "STALL_SNT": {
                "bit": 13,
                "description": "Stall Sent Interrupt Enable"
              },
              "NAK_IN": {
                "bit": 14,
                "description": "NAKIN Interrupt Enable"
              },
              "NAK_OUT": {
                "bit": 15,
                "description": "NAKOUT Interrupt Enable"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Enable"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Send/Short Packet Interrupt Enable"
              }
            },
            "EPTCTLENB0_ISOENDPT": {
              "EPT_ENABL": {
                "bit": 0,
                "description": "Endpoint Enable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Enable"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupts Disable DMA"
              },
              "DATAX_RX": {
                "bit": 6,
                "description": "DATAx Interrupt Enable (Only for high bandwidth Isochronous OUT endpoints)"
              },
              "MDATA_RX": {
                "bit": 7,
                "description": "MDATA Interrupt Enable (Only for high bandwidth Isochronous OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Enable"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Enable"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Enable"
              },
              "TXRDY_TRER": {
                "bit": 11,
                "description": "TX Packet Ready/Transaction Error Interrupt Enable"
              },
              "ERR_FL_ISO": {
                "bit": 12,
                "description": "Error Flow Interrupt Enable"
              },
              "ERR_CRC_NTR": {
                "bit": 13,
                "description": "ISO CRC Error/Number of Transaction Error Interrupt Enable"
              },
              "ERR_FLUSH": {
                "bit": 14,
                "description": "Bank Flush Error Interrupt Enable"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Enable"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Send/Short Packet Interrupt Enable"
              }
            },
            "EPTCTLDIS0": {
              "EPT_DISABL": {
                "bit": 0,
                "description": "Endpoint Disable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Disable"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupts Disable DMA"
              },
              "NYET_DIS": {
                "bit": 4,
                "description": "NYET Enable (Only for High Speed Bulk OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Disable"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Disable"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Disable"
              },
              "TXRDY": {
                "bit": 11,
                "description": "TX Packet Ready Interrupt Disable"
              },
              "RX_SETUP": {
                "bit": 12,
                "description": "Received SETUP Interrupt Disable"
              },
              "STALL_SNT": {
                "bit": 13,
                "description": "Stall Sent Interrupt Disable"
              },
              "NAK_IN": {
                "bit": 14,
                "description": "NAKIN Interrupt Disable"
              },
              "NAK_OUT": {
                "bit": 15,
                "description": "NAKOUT Interrupt Disable"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Disable"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Interrupt Disable"
              }
            },
            "EPTCTLDIS0_ISOENDPT": {
              "EPT_DISABL": {
                "bit": 0,
                "description": "Endpoint Disable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Disable"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupts Disable DMA"
              },
              "DATAX_RX": {
                "bit": 6,
                "description": "DATAx Interrupt Disable (Only for High Bandwidth Isochronous OUT endpoints)"
              },
              "MDATA_RX": {
                "bit": 7,
                "description": "MDATA Interrupt Disable (Only for High Bandwidth Isochronous OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Disable"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Disable"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Disable"
              },
              "TXRDY_TRER": {
                "bit": 11,
                "description": "TX Packet Ready/Transaction Error Interrupt Disable"
              },
              "ERR_FL_ISO": {
                "bit": 12,
                "description": "Error Flow Interrupt Disable"
              },
              "ERR_CRC_NTR": {
                "bit": 13,
                "description": "ISO CRC Error/Number of Transaction Error Interrupt Disable"
              },
              "ERR_FLUSH": {
                "bit": 14,
                "description": "bank flush error Interrupt Disable"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Disable"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Interrupt Disable"
              }
            },
            "EPTCTL0": {
              "EPT_ENABL": {
                "bit": 0,
                "description": "Endpoint Enable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Enabled (Not for CONTROL Endpoints)"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupt Disables DMA"
              },
              "NYET_DIS": {
                "bit": 4,
                "description": "NYET Disable (Only for High Speed Bulk OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Enabled"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Enabled"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Enabled"
              },
              "TXRDY": {
                "bit": 11,
                "description": "TX Packet Ready Interrupt Enabled"
              },
              "RX_SETUP": {
                "bit": 12,
                "description": "Received SETUP Interrupt Enabled"
              },
              "STALL_SNT": {
                "bit": 13,
                "description": "Stall Sent Interrupt Enabled"
              },
              "NAK_IN": {
                "bit": 14,
                "description": "NAKIN Interrupt Enabled"
              },
              "NAK_OUT": {
                "bit": 15,
                "description": "NAKOUT Interrupt Enabled"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Enabled"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Interrupt Enabled"
              }
            },
            "EPTCTL0_ISOENDPT": {
              "EPT_ENABL": {
                "bit": 0,
                "description": "Endpoint Enable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Enabled"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupt Disables DMA"
              },
              "DATAX_RX": {
                "bit": 6,
                "description": "DATAx Interrupt Enabled (Only for High Bandwidth Isochronous OUT endpoints)"
              },
              "MDATA_RX": {
                "bit": 7,
                "description": "MDATA Interrupt Enabled (Only for High Bandwidth Isochronous OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Enabled"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Enabled"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Enabled"
              },
              "TXRDY_TRER": {
                "bit": 11,
                "description": "TX Packet Ready/Transaction Error Interrupt Enabled"
              },
              "ERR_FL_ISO": {
                "bit": 12,
                "description": "Error Flow Interrupt Enabled"
              },
              "ERR_CRC_NTR": {
                "bit": 13,
                "description": "ISO CRC Error/Number of Transaction Error Interrupt Enabled"
              },
              "ERR_FLUSH": {
                "bit": 14,
                "description": "Bank Flush Error Interrupt Enabled"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Enabled"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Interrupt Enabled"
              }
            },
            "EPTSETSTA0": {
              "FRCESTALL": {
                "bit": 5,
                "description": "Stall Handshake Request Set"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "KILL Bank Set (for IN Endpoint)"
              },
              "TXRDY": {
                "bit": 11,
                "description": "TX Packet Ready Set"
              }
            },
            "EPTSETSTA0_ISOENDPT": {
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "KILL Bank Set (for IN Endpoint)"
              },
              "TXRDY_TRER": {
                "bit": 11,
                "description": "TX Packet Ready Set"
              }
            },
            "EPTCLRSTA0": {
              "FRCESTALL": {
                "bit": 5,
                "description": "Stall Handshake Request Clear"
              },
              "TOGGLESQ": {
                "bit": 6,
                "description": "Data Toggle Clear"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Clear"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Clear"
              },
              "RX_SETUP": {
                "bit": 12,
                "description": "Received SETUP Clear"
              },
              "STALL_SNT": {
                "bit": 13,
                "description": "Stall Sent Clear"
              },
              "NAK_IN": {
                "bit": 14,
                "description": "NAKIN Clear"
              },
              "NAK_OUT": {
                "bit": 15,
                "description": "NAKOUT Clear"
              }
            },
            "EPTCLRSTA0_ISOENDPT": {
              "TOGGLESQ": {
                "bit": 6,
                "description": "Data Toggle Clear"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Clear"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Clear"
              },
              "ERR_FL_ISO": {
                "bit": 12,
                "description": "Error Flow Clear"
              },
              "ERR_CRC_NTR": {
                "bit": 13,
                "description": "Number of Transaction Error Clear"
              },
              "ERR_FLUSH": {
                "bit": 14,
                "description": "Bank Flush Error Clear"
              }
            },
            "EPTSTA0": {
              "FRCESTALL": {
                "bit": 5,
                "description": "Stall Handshake Request"
              },
              "TOGGLESQ_STA": {
                "bit": 6,
                "description": "Toggle Sequencing",
                "width": 2
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data/KILL Bank"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete"
              },
              "TXRDY": {
                "bit": 11,
                "description": "TX Packet Ready"
              },
              "RX_SETUP": {
                "bit": 12,
                "description": "Received SETUP"
              },
              "STALL_SNT": {
                "bit": 13,
                "description": "Stall Sent"
              },
              "NAK_IN": {
                "bit": 14,
                "description": "NAK IN"
              },
              "NAK_OUT": {
                "bit": 15,
                "description": "NAK OUT"
              },
              "CURBK_CTLDIR": {
                "bit": 16,
                "description": "Current Bank/Control Direction",
                "width": 2
              },
              "BUSY_BANK_STA": {
                "bit": 18,
                "description": "Busy Bank Number",
                "width": 2
              },
              "BYTE_COUNT": {
                "bit": 20,
                "description": "UDPHS Byte Count",
                "width": 11
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet"
              }
            },
            "EPTSTA0_ISOENDPT": {
              "TOGGLESQ_STA": {
                "bit": 6,
                "description": "Toggle Sequencing",
                "width": 2
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data/KILL Bank"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete"
              },
              "TXRDY_TRER": {
                "bit": 11,
                "description": "TX Packet Ready/Transaction Error"
              },
              "ERR_FL_ISO": {
                "bit": 12,
                "description": "Error Flow"
              },
              "ERR_CRC_NTR": {
                "bit": 13,
                "description": "CRC ISO Error/Number of Transaction Error"
              },
              "ERR_FLUSH": {
                "bit": 14,
                "description": "Bank Flush Error"
              },
              "CURBK": {
                "bit": 16,
                "description": "Current Bank",
                "width": 2
              },
              "BUSY_BANK_STA": {
                "bit": 18,
                "description": "Busy Bank Number",
                "width": 2
              },
              "BYTE_COUNT": {
                "bit": 20,
                "description": "UDPHS Byte Count",
                "width": 11
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet"
              }
            },
            "EPTCFG1": {
              "EPT_SIZE": {
                "bit": 0,
                "description": "Endpoint Size",
                "width": 3
              },
              "EPT_DIR": {
                "bit": 3,
                "description": "Endpoint Direction"
              },
              "EPT_TYPE": {
                "bit": 4,
                "description": "Endpoint Type",
                "width": 2
              },
              "BK_NUMBER": {
                "bit": 6,
                "description": "Number of Banks",
                "width": 2
              },
              "NB_TRANS": {
                "bit": 8,
                "description": "Number Of Transaction per Microframe",
                "width": 2
              },
              "EPT_MAPD": {
                "bit": 31,
                "description": "Endpoint Mapped"
              }
            },
            "EPTCTLENB1": {
              "EPT_ENABL": {
                "bit": 0,
                "description": "Endpoint Enable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Enable"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupts Disable DMA"
              },
              "NYET_DIS": {
                "bit": 4,
                "description": "NYET Disable (Only for High Speed Bulk OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Enable"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Enable"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Enable"
              },
              "TXRDY": {
                "bit": 11,
                "description": "TX Packet Ready Interrupt Enable"
              },
              "RX_SETUP": {
                "bit": 12,
                "description": "Received SETUP"
              },
              "STALL_SNT": {
                "bit": 13,
                "description": "Stall Sent Interrupt Enable"
              },
              "NAK_IN": {
                "bit": 14,
                "description": "NAKIN Interrupt Enable"
              },
              "NAK_OUT": {
                "bit": 15,
                "description": "NAKOUT Interrupt Enable"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Enable"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Send/Short Packet Interrupt Enable"
              }
            },
            "EPTCTLENB1_ISOENDPT": {
              "EPT_ENABL": {
                "bit": 0,
                "description": "Endpoint Enable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Enable"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupts Disable DMA"
              },
              "DATAX_RX": {
                "bit": 6,
                "description": "DATAx Interrupt Enable (Only for high bandwidth Isochronous OUT endpoints)"
              },
              "MDATA_RX": {
                "bit": 7,
                "description": "MDATA Interrupt Enable (Only for high bandwidth Isochronous OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Enable"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Enable"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Enable"
              },
              "TXRDY_TRER": {
                "bit": 11,
                "description": "TX Packet Ready/Transaction Error Interrupt Enable"
              },
              "ERR_FL_ISO": {
                "bit": 12,
                "description": "Error Flow Interrupt Enable"
              },
              "ERR_CRC_NTR": {
                "bit": 13,
                "description": "ISO CRC Error/Number of Transaction Error Interrupt Enable"
              },
              "ERR_FLUSH": {
                "bit": 14,
                "description": "Bank Flush Error Interrupt Enable"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Enable"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Send/Short Packet Interrupt Enable"
              }
            },
            "EPTCTLDIS1": {
              "EPT_DISABL": {
                "bit": 0,
                "description": "Endpoint Disable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Disable"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupts Disable DMA"
              },
              "NYET_DIS": {
                "bit": 4,
                "description": "NYET Enable (Only for High Speed Bulk OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Disable"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Disable"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Disable"
              },
              "TXRDY": {
                "bit": 11,
                "description": "TX Packet Ready Interrupt Disable"
              },
              "RX_SETUP": {
                "bit": 12,
                "description": "Received SETUP Interrupt Disable"
              },
              "STALL_SNT": {
                "bit": 13,
                "description": "Stall Sent Interrupt Disable"
              },
              "NAK_IN": {
                "bit": 14,
                "description": "NAKIN Interrupt Disable"
              },
              "NAK_OUT": {
                "bit": 15,
                "description": "NAKOUT Interrupt Disable"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Disable"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Interrupt Disable"
              }
            },
            "EPTCTLDIS1_ISOENDPT": {
              "EPT_DISABL": {
                "bit": 0,
                "description": "Endpoint Disable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Disable"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupts Disable DMA"
              },
              "DATAX_RX": {
                "bit": 6,
                "description": "DATAx Interrupt Disable (Only for High Bandwidth Isochronous OUT endpoints)"
              },
              "MDATA_RX": {
                "bit": 7,
                "description": "MDATA Interrupt Disable (Only for High Bandwidth Isochronous OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Disable"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Disable"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Disable"
              },
              "TXRDY_TRER": {
                "bit": 11,
                "description": "TX Packet Ready/Transaction Error Interrupt Disable"
              },
              "ERR_FL_ISO": {
                "bit": 12,
                "description": "Error Flow Interrupt Disable"
              },
              "ERR_CRC_NTR": {
                "bit": 13,
                "description": "ISO CRC Error/Number of Transaction Error Interrupt Disable"
              },
              "ERR_FLUSH": {
                "bit": 14,
                "description": "bank flush error Interrupt Disable"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Disable"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Interrupt Disable"
              }
            },
            "EPTCTL1": {
              "EPT_ENABL": {
                "bit": 0,
                "description": "Endpoint Enable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Enabled (Not for CONTROL Endpoints)"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupt Disables DMA"
              },
              "NYET_DIS": {
                "bit": 4,
                "description": "NYET Disable (Only for High Speed Bulk OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Enabled"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Enabled"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Enabled"
              },
              "TXRDY": {
                "bit": 11,
                "description": "TX Packet Ready Interrupt Enabled"
              },
              "RX_SETUP": {
                "bit": 12,
                "description": "Received SETUP Interrupt Enabled"
              },
              "STALL_SNT": {
                "bit": 13,
                "description": "Stall Sent Interrupt Enabled"
              },
              "NAK_IN": {
                "bit": 14,
                "description": "NAKIN Interrupt Enabled"
              },
              "NAK_OUT": {
                "bit": 15,
                "description": "NAKOUT Interrupt Enabled"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Enabled"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Interrupt Enabled"
              }
            },
            "EPTCTL1_ISOENDPT": {
              "EPT_ENABL": {
                "bit": 0,
                "description": "Endpoint Enable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Enabled"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupt Disables DMA"
              },
              "DATAX_RX": {
                "bit": 6,
                "description": "DATAx Interrupt Enabled (Only for High Bandwidth Isochronous OUT endpoints)"
              },
              "MDATA_RX": {
                "bit": 7,
                "description": "MDATA Interrupt Enabled (Only for High Bandwidth Isochronous OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Enabled"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Enabled"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Enabled"
              },
              "TXRDY_TRER": {
                "bit": 11,
                "description": "TX Packet Ready/Transaction Error Interrupt Enabled"
              },
              "ERR_FL_ISO": {
                "bit": 12,
                "description": "Error Flow Interrupt Enabled"
              },
              "ERR_CRC_NTR": {
                "bit": 13,
                "description": "ISO CRC Error/Number of Transaction Error Interrupt Enabled"
              },
              "ERR_FLUSH": {
                "bit": 14,
                "description": "Bank Flush Error Interrupt Enabled"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Enabled"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Interrupt Enabled"
              }
            },
            "EPTSETSTA1": {
              "FRCESTALL": {
                "bit": 5,
                "description": "Stall Handshake Request Set"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "KILL Bank Set (for IN Endpoint)"
              },
              "TXRDY": {
                "bit": 11,
                "description": "TX Packet Ready Set"
              }
            },
            "EPTSETSTA1_ISOENDPT": {
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "KILL Bank Set (for IN Endpoint)"
              },
              "TXRDY_TRER": {
                "bit": 11,
                "description": "TX Packet Ready Set"
              }
            },
            "EPTCLRSTA1": {
              "FRCESTALL": {
                "bit": 5,
                "description": "Stall Handshake Request Clear"
              },
              "TOGGLESQ": {
                "bit": 6,
                "description": "Data Toggle Clear"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Clear"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Clear"
              },
              "RX_SETUP": {
                "bit": 12,
                "description": "Received SETUP Clear"
              },
              "STALL_SNT": {
                "bit": 13,
                "description": "Stall Sent Clear"
              },
              "NAK_IN": {
                "bit": 14,
                "description": "NAKIN Clear"
              },
              "NAK_OUT": {
                "bit": 15,
                "description": "NAKOUT Clear"
              }
            },
            "EPTCLRSTA1_ISOENDPT": {
              "TOGGLESQ": {
                "bit": 6,
                "description": "Data Toggle Clear"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Clear"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Clear"
              },
              "ERR_FL_ISO": {
                "bit": 12,
                "description": "Error Flow Clear"
              },
              "ERR_CRC_NTR": {
                "bit": 13,
                "description": "Number of Transaction Error Clear"
              },
              "ERR_FLUSH": {
                "bit": 14,
                "description": "Bank Flush Error Clear"
              }
            },
            "EPTSTA1": {
              "FRCESTALL": {
                "bit": 5,
                "description": "Stall Handshake Request"
              },
              "TOGGLESQ_STA": {
                "bit": 6,
                "description": "Toggle Sequencing",
                "width": 2
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data/KILL Bank"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete"
              },
              "TXRDY": {
                "bit": 11,
                "description": "TX Packet Ready"
              },
              "RX_SETUP": {
                "bit": 12,
                "description": "Received SETUP"
              },
              "STALL_SNT": {
                "bit": 13,
                "description": "Stall Sent"
              },
              "NAK_IN": {
                "bit": 14,
                "description": "NAK IN"
              },
              "NAK_OUT": {
                "bit": 15,
                "description": "NAK OUT"
              },
              "CURBK_CTLDIR": {
                "bit": 16,
                "description": "Current Bank/Control Direction",
                "width": 2
              },
              "BUSY_BANK_STA": {
                "bit": 18,
                "description": "Busy Bank Number",
                "width": 2
              },
              "BYTE_COUNT": {
                "bit": 20,
                "description": "UDPHS Byte Count",
                "width": 11
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet"
              }
            },
            "EPTSTA1_ISOENDPT": {
              "TOGGLESQ_STA": {
                "bit": 6,
                "description": "Toggle Sequencing",
                "width": 2
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data/KILL Bank"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete"
              },
              "TXRDY_TRER": {
                "bit": 11,
                "description": "TX Packet Ready/Transaction Error"
              },
              "ERR_FL_ISO": {
                "bit": 12,
                "description": "Error Flow"
              },
              "ERR_CRC_NTR": {
                "bit": 13,
                "description": "CRC ISO Error/Number of Transaction Error"
              },
              "ERR_FLUSH": {
                "bit": 14,
                "description": "Bank Flush Error"
              },
              "CURBK": {
                "bit": 16,
                "description": "Current Bank",
                "width": 2
              },
              "BUSY_BANK_STA": {
                "bit": 18,
                "description": "Busy Bank Number",
                "width": 2
              },
              "BYTE_COUNT": {
                "bit": 20,
                "description": "UDPHS Byte Count",
                "width": 11
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet"
              }
            },
            "EPTCFG2": {
              "EPT_SIZE": {
                "bit": 0,
                "description": "Endpoint Size",
                "width": 3
              },
              "EPT_DIR": {
                "bit": 3,
                "description": "Endpoint Direction"
              },
              "EPT_TYPE": {
                "bit": 4,
                "description": "Endpoint Type",
                "width": 2
              },
              "BK_NUMBER": {
                "bit": 6,
                "description": "Number of Banks",
                "width": 2
              },
              "NB_TRANS": {
                "bit": 8,
                "description": "Number Of Transaction per Microframe",
                "width": 2
              },
              "EPT_MAPD": {
                "bit": 31,
                "description": "Endpoint Mapped"
              }
            },
            "EPTCTLENB2": {
              "EPT_ENABL": {
                "bit": 0,
                "description": "Endpoint Enable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Enable"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupts Disable DMA"
              },
              "NYET_DIS": {
                "bit": 4,
                "description": "NYET Disable (Only for High Speed Bulk OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Enable"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Enable"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Enable"
              },
              "TXRDY": {
                "bit": 11,
                "description": "TX Packet Ready Interrupt Enable"
              },
              "RX_SETUP": {
                "bit": 12,
                "description": "Received SETUP"
              },
              "STALL_SNT": {
                "bit": 13,
                "description": "Stall Sent Interrupt Enable"
              },
              "NAK_IN": {
                "bit": 14,
                "description": "NAKIN Interrupt Enable"
              },
              "NAK_OUT": {
                "bit": 15,
                "description": "NAKOUT Interrupt Enable"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Enable"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Send/Short Packet Interrupt Enable"
              }
            },
            "EPTCTLENB2_ISOENDPT": {
              "EPT_ENABL": {
                "bit": 0,
                "description": "Endpoint Enable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Enable"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupts Disable DMA"
              },
              "DATAX_RX": {
                "bit": 6,
                "description": "DATAx Interrupt Enable (Only for high bandwidth Isochronous OUT endpoints)"
              },
              "MDATA_RX": {
                "bit": 7,
                "description": "MDATA Interrupt Enable (Only for high bandwidth Isochronous OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Enable"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Enable"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Enable"
              },
              "TXRDY_TRER": {
                "bit": 11,
                "description": "TX Packet Ready/Transaction Error Interrupt Enable"
              },
              "ERR_FL_ISO": {
                "bit": 12,
                "description": "Error Flow Interrupt Enable"
              },
              "ERR_CRC_NTR": {
                "bit": 13,
                "description": "ISO CRC Error/Number of Transaction Error Interrupt Enable"
              },
              "ERR_FLUSH": {
                "bit": 14,
                "description": "Bank Flush Error Interrupt Enable"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Enable"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Send/Short Packet Interrupt Enable"
              }
            },
            "EPTCTLDIS2": {
              "EPT_DISABL": {
                "bit": 0,
                "description": "Endpoint Disable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Disable"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupts Disable DMA"
              },
              "NYET_DIS": {
                "bit": 4,
                "description": "NYET Enable (Only for High Speed Bulk OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Disable"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Disable"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Disable"
              },
              "TXRDY": {
                "bit": 11,
                "description": "TX Packet Ready Interrupt Disable"
              },
              "RX_SETUP": {
                "bit": 12,
                "description": "Received SETUP Interrupt Disable"
              },
              "STALL_SNT": {
                "bit": 13,
                "description": "Stall Sent Interrupt Disable"
              },
              "NAK_IN": {
                "bit": 14,
                "description": "NAKIN Interrupt Disable"
              },
              "NAK_OUT": {
                "bit": 15,
                "description": "NAKOUT Interrupt Disable"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Disable"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Interrupt Disable"
              }
            },
            "EPTCTLDIS2_ISOENDPT": {
              "EPT_DISABL": {
                "bit": 0,
                "description": "Endpoint Disable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Disable"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupts Disable DMA"
              },
              "DATAX_RX": {
                "bit": 6,
                "description": "DATAx Interrupt Disable (Only for High Bandwidth Isochronous OUT endpoints)"
              },
              "MDATA_RX": {
                "bit": 7,
                "description": "MDATA Interrupt Disable (Only for High Bandwidth Isochronous OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Disable"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Disable"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Disable"
              },
              "TXRDY_TRER": {
                "bit": 11,
                "description": "TX Packet Ready/Transaction Error Interrupt Disable"
              },
              "ERR_FL_ISO": {
                "bit": 12,
                "description": "Error Flow Interrupt Disable"
              },
              "ERR_CRC_NTR": {
                "bit": 13,
                "description": "ISO CRC Error/Number of Transaction Error Interrupt Disable"
              },
              "ERR_FLUSH": {
                "bit": 14,
                "description": "bank flush error Interrupt Disable"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Disable"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Interrupt Disable"
              }
            },
            "EPTCTL2": {
              "EPT_ENABL": {
                "bit": 0,
                "description": "Endpoint Enable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Enabled (Not for CONTROL Endpoints)"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupt Disables DMA"
              },
              "NYET_DIS": {
                "bit": 4,
                "description": "NYET Disable (Only for High Speed Bulk OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Enabled"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Enabled"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Enabled"
              },
              "TXRDY": {
                "bit": 11,
                "description": "TX Packet Ready Interrupt Enabled"
              },
              "RX_SETUP": {
                "bit": 12,
                "description": "Received SETUP Interrupt Enabled"
              },
              "STALL_SNT": {
                "bit": 13,
                "description": "Stall Sent Interrupt Enabled"
              },
              "NAK_IN": {
                "bit": 14,
                "description": "NAKIN Interrupt Enabled"
              },
              "NAK_OUT": {
                "bit": 15,
                "description": "NAKOUT Interrupt Enabled"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Enabled"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Interrupt Enabled"
              }
            },
            "EPTCTL2_ISOENDPT": {
              "EPT_ENABL": {
                "bit": 0,
                "description": "Endpoint Enable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Enabled"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupt Disables DMA"
              },
              "DATAX_RX": {
                "bit": 6,
                "description": "DATAx Interrupt Enabled (Only for High Bandwidth Isochronous OUT endpoints)"
              },
              "MDATA_RX": {
                "bit": 7,
                "description": "MDATA Interrupt Enabled (Only for High Bandwidth Isochronous OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Enabled"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Enabled"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Enabled"
              },
              "TXRDY_TRER": {
                "bit": 11,
                "description": "TX Packet Ready/Transaction Error Interrupt Enabled"
              },
              "ERR_FL_ISO": {
                "bit": 12,
                "description": "Error Flow Interrupt Enabled"
              },
              "ERR_CRC_NTR": {
                "bit": 13,
                "description": "ISO CRC Error/Number of Transaction Error Interrupt Enabled"
              },
              "ERR_FLUSH": {
                "bit": 14,
                "description": "Bank Flush Error Interrupt Enabled"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Enabled"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Interrupt Enabled"
              }
            },
            "EPTSETSTA2": {
              "FRCESTALL": {
                "bit": 5,
                "description": "Stall Handshake Request Set"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "KILL Bank Set (for IN Endpoint)"
              },
              "TXRDY": {
                "bit": 11,
                "description": "TX Packet Ready Set"
              }
            },
            "EPTSETSTA2_ISOENDPT": {
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "KILL Bank Set (for IN Endpoint)"
              },
              "TXRDY_TRER": {
                "bit": 11,
                "description": "TX Packet Ready Set"
              }
            },
            "EPTCLRSTA2": {
              "FRCESTALL": {
                "bit": 5,
                "description": "Stall Handshake Request Clear"
              },
              "TOGGLESQ": {
                "bit": 6,
                "description": "Data Toggle Clear"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Clear"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Clear"
              },
              "RX_SETUP": {
                "bit": 12,
                "description": "Received SETUP Clear"
              },
              "STALL_SNT": {
                "bit": 13,
                "description": "Stall Sent Clear"
              },
              "NAK_IN": {
                "bit": 14,
                "description": "NAKIN Clear"
              },
              "NAK_OUT": {
                "bit": 15,
                "description": "NAKOUT Clear"
              }
            },
            "EPTCLRSTA2_ISOENDPT": {
              "TOGGLESQ": {
                "bit": 6,
                "description": "Data Toggle Clear"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Clear"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Clear"
              },
              "ERR_FL_ISO": {
                "bit": 12,
                "description": "Error Flow Clear"
              },
              "ERR_CRC_NTR": {
                "bit": 13,
                "description": "Number of Transaction Error Clear"
              },
              "ERR_FLUSH": {
                "bit": 14,
                "description": "Bank Flush Error Clear"
              }
            },
            "EPTSTA2": {
              "FRCESTALL": {
                "bit": 5,
                "description": "Stall Handshake Request"
              },
              "TOGGLESQ_STA": {
                "bit": 6,
                "description": "Toggle Sequencing",
                "width": 2
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data/KILL Bank"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete"
              },
              "TXRDY": {
                "bit": 11,
                "description": "TX Packet Ready"
              },
              "RX_SETUP": {
                "bit": 12,
                "description": "Received SETUP"
              },
              "STALL_SNT": {
                "bit": 13,
                "description": "Stall Sent"
              },
              "NAK_IN": {
                "bit": 14,
                "description": "NAK IN"
              },
              "NAK_OUT": {
                "bit": 15,
                "description": "NAK OUT"
              },
              "CURBK_CTLDIR": {
                "bit": 16,
                "description": "Current Bank/Control Direction",
                "width": 2
              },
              "BUSY_BANK_STA": {
                "bit": 18,
                "description": "Busy Bank Number",
                "width": 2
              },
              "BYTE_COUNT": {
                "bit": 20,
                "description": "UDPHS Byte Count",
                "width": 11
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet"
              }
            },
            "EPTSTA2_ISOENDPT": {
              "TOGGLESQ_STA": {
                "bit": 6,
                "description": "Toggle Sequencing",
                "width": 2
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data/KILL Bank"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete"
              },
              "TXRDY_TRER": {
                "bit": 11,
                "description": "TX Packet Ready/Transaction Error"
              },
              "ERR_FL_ISO": {
                "bit": 12,
                "description": "Error Flow"
              },
              "ERR_CRC_NTR": {
                "bit": 13,
                "description": "CRC ISO Error/Number of Transaction Error"
              },
              "ERR_FLUSH": {
                "bit": 14,
                "description": "Bank Flush Error"
              },
              "CURBK": {
                "bit": 16,
                "description": "Current Bank",
                "width": 2
              },
              "BUSY_BANK_STA": {
                "bit": 18,
                "description": "Busy Bank Number",
                "width": 2
              },
              "BYTE_COUNT": {
                "bit": 20,
                "description": "UDPHS Byte Count",
                "width": 11
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet"
              }
            },
            "EPTCFG3": {
              "EPT_SIZE": {
                "bit": 0,
                "description": "Endpoint Size",
                "width": 3
              },
              "EPT_DIR": {
                "bit": 3,
                "description": "Endpoint Direction"
              },
              "EPT_TYPE": {
                "bit": 4,
                "description": "Endpoint Type",
                "width": 2
              },
              "BK_NUMBER": {
                "bit": 6,
                "description": "Number of Banks",
                "width": 2
              },
              "NB_TRANS": {
                "bit": 8,
                "description": "Number Of Transaction per Microframe",
                "width": 2
              },
              "EPT_MAPD": {
                "bit": 31,
                "description": "Endpoint Mapped"
              }
            },
            "EPTCTLENB3": {
              "EPT_ENABL": {
                "bit": 0,
                "description": "Endpoint Enable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Enable"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupts Disable DMA"
              },
              "NYET_DIS": {
                "bit": 4,
                "description": "NYET Disable (Only for High Speed Bulk OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Enable"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Enable"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Enable"
              },
              "TXRDY": {
                "bit": 11,
                "description": "TX Packet Ready Interrupt Enable"
              },
              "RX_SETUP": {
                "bit": 12,
                "description": "Received SETUP"
              },
              "STALL_SNT": {
                "bit": 13,
                "description": "Stall Sent Interrupt Enable"
              },
              "NAK_IN": {
                "bit": 14,
                "description": "NAKIN Interrupt Enable"
              },
              "NAK_OUT": {
                "bit": 15,
                "description": "NAKOUT Interrupt Enable"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Enable"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Send/Short Packet Interrupt Enable"
              }
            },
            "EPTCTLENB3_ISOENDPT": {
              "EPT_ENABL": {
                "bit": 0,
                "description": "Endpoint Enable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Enable"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupts Disable DMA"
              },
              "DATAX_RX": {
                "bit": 6,
                "description": "DATAx Interrupt Enable (Only for high bandwidth Isochronous OUT endpoints)"
              },
              "MDATA_RX": {
                "bit": 7,
                "description": "MDATA Interrupt Enable (Only for high bandwidth Isochronous OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Enable"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Enable"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Enable"
              },
              "TXRDY_TRER": {
                "bit": 11,
                "description": "TX Packet Ready/Transaction Error Interrupt Enable"
              },
              "ERR_FL_ISO": {
                "bit": 12,
                "description": "Error Flow Interrupt Enable"
              },
              "ERR_CRC_NTR": {
                "bit": 13,
                "description": "ISO CRC Error/Number of Transaction Error Interrupt Enable"
              },
              "ERR_FLUSH": {
                "bit": 14,
                "description": "Bank Flush Error Interrupt Enable"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Enable"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Send/Short Packet Interrupt Enable"
              }
            },
            "EPTCTLDIS3": {
              "EPT_DISABL": {
                "bit": 0,
                "description": "Endpoint Disable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Disable"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupts Disable DMA"
              },
              "NYET_DIS": {
                "bit": 4,
                "description": "NYET Enable (Only for High Speed Bulk OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Disable"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Disable"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Disable"
              },
              "TXRDY": {
                "bit": 11,
                "description": "TX Packet Ready Interrupt Disable"
              },
              "RX_SETUP": {
                "bit": 12,
                "description": "Received SETUP Interrupt Disable"
              },
              "STALL_SNT": {
                "bit": 13,
                "description": "Stall Sent Interrupt Disable"
              },
              "NAK_IN": {
                "bit": 14,
                "description": "NAKIN Interrupt Disable"
              },
              "NAK_OUT": {
                "bit": 15,
                "description": "NAKOUT Interrupt Disable"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Disable"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Interrupt Disable"
              }
            },
            "EPTCTLDIS3_ISOENDPT": {
              "EPT_DISABL": {
                "bit": 0,
                "description": "Endpoint Disable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Disable"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupts Disable DMA"
              },
              "DATAX_RX": {
                "bit": 6,
                "description": "DATAx Interrupt Disable (Only for High Bandwidth Isochronous OUT endpoints)"
              },
              "MDATA_RX": {
                "bit": 7,
                "description": "MDATA Interrupt Disable (Only for High Bandwidth Isochronous OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Disable"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Disable"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Disable"
              },
              "TXRDY_TRER": {
                "bit": 11,
                "description": "TX Packet Ready/Transaction Error Interrupt Disable"
              },
              "ERR_FL_ISO": {
                "bit": 12,
                "description": "Error Flow Interrupt Disable"
              },
              "ERR_CRC_NTR": {
                "bit": 13,
                "description": "ISO CRC Error/Number of Transaction Error Interrupt Disable"
              },
              "ERR_FLUSH": {
                "bit": 14,
                "description": "bank flush error Interrupt Disable"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Disable"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Interrupt Disable"
              }
            },
            "EPTCTL3": {
              "EPT_ENABL": {
                "bit": 0,
                "description": "Endpoint Enable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Enabled (Not for CONTROL Endpoints)"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupt Disables DMA"
              },
              "NYET_DIS": {
                "bit": 4,
                "description": "NYET Disable (Only for High Speed Bulk OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Enabled"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Enabled"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Enabled"
              },
              "TXRDY": {
                "bit": 11,
                "description": "TX Packet Ready Interrupt Enabled"
              },
              "RX_SETUP": {
                "bit": 12,
                "description": "Received SETUP Interrupt Enabled"
              },
              "STALL_SNT": {
                "bit": 13,
                "description": "Stall Sent Interrupt Enabled"
              },
              "NAK_IN": {
                "bit": 14,
                "description": "NAKIN Interrupt Enabled"
              },
              "NAK_OUT": {
                "bit": 15,
                "description": "NAKOUT Interrupt Enabled"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Enabled"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Interrupt Enabled"
              }
            },
            "EPTCTL3_ISOENDPT": {
              "EPT_ENABL": {
                "bit": 0,
                "description": "Endpoint Enable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Enabled"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupt Disables DMA"
              },
              "DATAX_RX": {
                "bit": 6,
                "description": "DATAx Interrupt Enabled (Only for High Bandwidth Isochronous OUT endpoints)"
              },
              "MDATA_RX": {
                "bit": 7,
                "description": "MDATA Interrupt Enabled (Only for High Bandwidth Isochronous OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Enabled"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Enabled"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Enabled"
              },
              "TXRDY_TRER": {
                "bit": 11,
                "description": "TX Packet Ready/Transaction Error Interrupt Enabled"
              },
              "ERR_FL_ISO": {
                "bit": 12,
                "description": "Error Flow Interrupt Enabled"
              },
              "ERR_CRC_NTR": {
                "bit": 13,
                "description": "ISO CRC Error/Number of Transaction Error Interrupt Enabled"
              },
              "ERR_FLUSH": {
                "bit": 14,
                "description": "Bank Flush Error Interrupt Enabled"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Enabled"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Interrupt Enabled"
              }
            },
            "EPTSETSTA3": {
              "FRCESTALL": {
                "bit": 5,
                "description": "Stall Handshake Request Set"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "KILL Bank Set (for IN Endpoint)"
              },
              "TXRDY": {
                "bit": 11,
                "description": "TX Packet Ready Set"
              }
            },
            "EPTSETSTA3_ISOENDPT": {
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "KILL Bank Set (for IN Endpoint)"
              },
              "TXRDY_TRER": {
                "bit": 11,
                "description": "TX Packet Ready Set"
              }
            },
            "EPTCLRSTA3": {
              "FRCESTALL": {
                "bit": 5,
                "description": "Stall Handshake Request Clear"
              },
              "TOGGLESQ": {
                "bit": 6,
                "description": "Data Toggle Clear"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Clear"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Clear"
              },
              "RX_SETUP": {
                "bit": 12,
                "description": "Received SETUP Clear"
              },
              "STALL_SNT": {
                "bit": 13,
                "description": "Stall Sent Clear"
              },
              "NAK_IN": {
                "bit": 14,
                "description": "NAKIN Clear"
              },
              "NAK_OUT": {
                "bit": 15,
                "description": "NAKOUT Clear"
              }
            },
            "EPTCLRSTA3_ISOENDPT": {
              "TOGGLESQ": {
                "bit": 6,
                "description": "Data Toggle Clear"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Clear"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Clear"
              },
              "ERR_FL_ISO": {
                "bit": 12,
                "description": "Error Flow Clear"
              },
              "ERR_CRC_NTR": {
                "bit": 13,
                "description": "Number of Transaction Error Clear"
              },
              "ERR_FLUSH": {
                "bit": 14,
                "description": "Bank Flush Error Clear"
              }
            },
            "EPTSTA3": {
              "FRCESTALL": {
                "bit": 5,
                "description": "Stall Handshake Request"
              },
              "TOGGLESQ_STA": {
                "bit": 6,
                "description": "Toggle Sequencing",
                "width": 2
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data/KILL Bank"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete"
              },
              "TXRDY": {
                "bit": 11,
                "description": "TX Packet Ready"
              },
              "RX_SETUP": {
                "bit": 12,
                "description": "Received SETUP"
              },
              "STALL_SNT": {
                "bit": 13,
                "description": "Stall Sent"
              },
              "NAK_IN": {
                "bit": 14,
                "description": "NAK IN"
              },
              "NAK_OUT": {
                "bit": 15,
                "description": "NAK OUT"
              },
              "CURBK_CTLDIR": {
                "bit": 16,
                "description": "Current Bank/Control Direction",
                "width": 2
              },
              "BUSY_BANK_STA": {
                "bit": 18,
                "description": "Busy Bank Number",
                "width": 2
              },
              "BYTE_COUNT": {
                "bit": 20,
                "description": "UDPHS Byte Count",
                "width": 11
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet"
              }
            },
            "EPTSTA3_ISOENDPT": {
              "TOGGLESQ_STA": {
                "bit": 6,
                "description": "Toggle Sequencing",
                "width": 2
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data/KILL Bank"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete"
              },
              "TXRDY_TRER": {
                "bit": 11,
                "description": "TX Packet Ready/Transaction Error"
              },
              "ERR_FL_ISO": {
                "bit": 12,
                "description": "Error Flow"
              },
              "ERR_CRC_NTR": {
                "bit": 13,
                "description": "CRC ISO Error/Number of Transaction Error"
              },
              "ERR_FLUSH": {
                "bit": 14,
                "description": "Bank Flush Error"
              },
              "CURBK": {
                "bit": 16,
                "description": "Current Bank",
                "width": 2
              },
              "BUSY_BANK_STA": {
                "bit": 18,
                "description": "Busy Bank Number",
                "width": 2
              },
              "BYTE_COUNT": {
                "bit": 20,
                "description": "UDPHS Byte Count",
                "width": 11
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet"
              }
            },
            "EPTCFG4": {
              "EPT_SIZE": {
                "bit": 0,
                "description": "Endpoint Size",
                "width": 3
              },
              "EPT_DIR": {
                "bit": 3,
                "description": "Endpoint Direction"
              },
              "EPT_TYPE": {
                "bit": 4,
                "description": "Endpoint Type",
                "width": 2
              },
              "BK_NUMBER": {
                "bit": 6,
                "description": "Number of Banks",
                "width": 2
              },
              "NB_TRANS": {
                "bit": 8,
                "description": "Number Of Transaction per Microframe",
                "width": 2
              },
              "EPT_MAPD": {
                "bit": 31,
                "description": "Endpoint Mapped"
              }
            },
            "EPTCTLENB4": {
              "EPT_ENABL": {
                "bit": 0,
                "description": "Endpoint Enable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Enable"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupts Disable DMA"
              },
              "NYET_DIS": {
                "bit": 4,
                "description": "NYET Disable (Only for High Speed Bulk OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Enable"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Enable"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Enable"
              },
              "TXRDY": {
                "bit": 11,
                "description": "TX Packet Ready Interrupt Enable"
              },
              "RX_SETUP": {
                "bit": 12,
                "description": "Received SETUP"
              },
              "STALL_SNT": {
                "bit": 13,
                "description": "Stall Sent Interrupt Enable"
              },
              "NAK_IN": {
                "bit": 14,
                "description": "NAKIN Interrupt Enable"
              },
              "NAK_OUT": {
                "bit": 15,
                "description": "NAKOUT Interrupt Enable"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Enable"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Send/Short Packet Interrupt Enable"
              }
            },
            "EPTCTLENB4_ISOENDPT": {
              "EPT_ENABL": {
                "bit": 0,
                "description": "Endpoint Enable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Enable"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupts Disable DMA"
              },
              "DATAX_RX": {
                "bit": 6,
                "description": "DATAx Interrupt Enable (Only for high bandwidth Isochronous OUT endpoints)"
              },
              "MDATA_RX": {
                "bit": 7,
                "description": "MDATA Interrupt Enable (Only for high bandwidth Isochronous OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Enable"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Enable"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Enable"
              },
              "TXRDY_TRER": {
                "bit": 11,
                "description": "TX Packet Ready/Transaction Error Interrupt Enable"
              },
              "ERR_FL_ISO": {
                "bit": 12,
                "description": "Error Flow Interrupt Enable"
              },
              "ERR_CRC_NTR": {
                "bit": 13,
                "description": "ISO CRC Error/Number of Transaction Error Interrupt Enable"
              },
              "ERR_FLUSH": {
                "bit": 14,
                "description": "Bank Flush Error Interrupt Enable"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Enable"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Send/Short Packet Interrupt Enable"
              }
            },
            "EPTCTLDIS4": {
              "EPT_DISABL": {
                "bit": 0,
                "description": "Endpoint Disable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Disable"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupts Disable DMA"
              },
              "NYET_DIS": {
                "bit": 4,
                "description": "NYET Enable (Only for High Speed Bulk OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Disable"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Disable"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Disable"
              },
              "TXRDY": {
                "bit": 11,
                "description": "TX Packet Ready Interrupt Disable"
              },
              "RX_SETUP": {
                "bit": 12,
                "description": "Received SETUP Interrupt Disable"
              },
              "STALL_SNT": {
                "bit": 13,
                "description": "Stall Sent Interrupt Disable"
              },
              "NAK_IN": {
                "bit": 14,
                "description": "NAKIN Interrupt Disable"
              },
              "NAK_OUT": {
                "bit": 15,
                "description": "NAKOUT Interrupt Disable"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Disable"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Interrupt Disable"
              }
            },
            "EPTCTLDIS4_ISOENDPT": {
              "EPT_DISABL": {
                "bit": 0,
                "description": "Endpoint Disable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Disable"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupts Disable DMA"
              },
              "DATAX_RX": {
                "bit": 6,
                "description": "DATAx Interrupt Disable (Only for High Bandwidth Isochronous OUT endpoints)"
              },
              "MDATA_RX": {
                "bit": 7,
                "description": "MDATA Interrupt Disable (Only for High Bandwidth Isochronous OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Disable"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Disable"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Disable"
              },
              "TXRDY_TRER": {
                "bit": 11,
                "description": "TX Packet Ready/Transaction Error Interrupt Disable"
              },
              "ERR_FL_ISO": {
                "bit": 12,
                "description": "Error Flow Interrupt Disable"
              },
              "ERR_CRC_NTR": {
                "bit": 13,
                "description": "ISO CRC Error/Number of Transaction Error Interrupt Disable"
              },
              "ERR_FLUSH": {
                "bit": 14,
                "description": "bank flush error Interrupt Disable"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Disable"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Interrupt Disable"
              }
            },
            "EPTCTL4": {
              "EPT_ENABL": {
                "bit": 0,
                "description": "Endpoint Enable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Enabled (Not for CONTROL Endpoints)"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupt Disables DMA"
              },
              "NYET_DIS": {
                "bit": 4,
                "description": "NYET Disable (Only for High Speed Bulk OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Enabled"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Enabled"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Enabled"
              },
              "TXRDY": {
                "bit": 11,
                "description": "TX Packet Ready Interrupt Enabled"
              },
              "RX_SETUP": {
                "bit": 12,
                "description": "Received SETUP Interrupt Enabled"
              },
              "STALL_SNT": {
                "bit": 13,
                "description": "Stall Sent Interrupt Enabled"
              },
              "NAK_IN": {
                "bit": 14,
                "description": "NAKIN Interrupt Enabled"
              },
              "NAK_OUT": {
                "bit": 15,
                "description": "NAKOUT Interrupt Enabled"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Enabled"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Interrupt Enabled"
              }
            },
            "EPTCTL4_ISOENDPT": {
              "EPT_ENABL": {
                "bit": 0,
                "description": "Endpoint Enable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Enabled"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupt Disables DMA"
              },
              "DATAX_RX": {
                "bit": 6,
                "description": "DATAx Interrupt Enabled (Only for High Bandwidth Isochronous OUT endpoints)"
              },
              "MDATA_RX": {
                "bit": 7,
                "description": "MDATA Interrupt Enabled (Only for High Bandwidth Isochronous OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Enabled"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Enabled"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Enabled"
              },
              "TXRDY_TRER": {
                "bit": 11,
                "description": "TX Packet Ready/Transaction Error Interrupt Enabled"
              },
              "ERR_FL_ISO": {
                "bit": 12,
                "description": "Error Flow Interrupt Enabled"
              },
              "ERR_CRC_NTR": {
                "bit": 13,
                "description": "ISO CRC Error/Number of Transaction Error Interrupt Enabled"
              },
              "ERR_FLUSH": {
                "bit": 14,
                "description": "Bank Flush Error Interrupt Enabled"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Enabled"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Interrupt Enabled"
              }
            },
            "EPTSETSTA4": {
              "FRCESTALL": {
                "bit": 5,
                "description": "Stall Handshake Request Set"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "KILL Bank Set (for IN Endpoint)"
              },
              "TXRDY": {
                "bit": 11,
                "description": "TX Packet Ready Set"
              }
            },
            "EPTSETSTA4_ISOENDPT": {
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "KILL Bank Set (for IN Endpoint)"
              },
              "TXRDY_TRER": {
                "bit": 11,
                "description": "TX Packet Ready Set"
              }
            },
            "EPTCLRSTA4": {
              "FRCESTALL": {
                "bit": 5,
                "description": "Stall Handshake Request Clear"
              },
              "TOGGLESQ": {
                "bit": 6,
                "description": "Data Toggle Clear"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Clear"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Clear"
              },
              "RX_SETUP": {
                "bit": 12,
                "description": "Received SETUP Clear"
              },
              "STALL_SNT": {
                "bit": 13,
                "description": "Stall Sent Clear"
              },
              "NAK_IN": {
                "bit": 14,
                "description": "NAKIN Clear"
              },
              "NAK_OUT": {
                "bit": 15,
                "description": "NAKOUT Clear"
              }
            },
            "EPTCLRSTA4_ISOENDPT": {
              "TOGGLESQ": {
                "bit": 6,
                "description": "Data Toggle Clear"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Clear"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Clear"
              },
              "ERR_FL_ISO": {
                "bit": 12,
                "description": "Error Flow Clear"
              },
              "ERR_CRC_NTR": {
                "bit": 13,
                "description": "Number of Transaction Error Clear"
              },
              "ERR_FLUSH": {
                "bit": 14,
                "description": "Bank Flush Error Clear"
              }
            },
            "EPTSTA4": {
              "FRCESTALL": {
                "bit": 5,
                "description": "Stall Handshake Request"
              },
              "TOGGLESQ_STA": {
                "bit": 6,
                "description": "Toggle Sequencing",
                "width": 2
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data/KILL Bank"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete"
              },
              "TXRDY": {
                "bit": 11,
                "description": "TX Packet Ready"
              },
              "RX_SETUP": {
                "bit": 12,
                "description": "Received SETUP"
              },
              "STALL_SNT": {
                "bit": 13,
                "description": "Stall Sent"
              },
              "NAK_IN": {
                "bit": 14,
                "description": "NAK IN"
              },
              "NAK_OUT": {
                "bit": 15,
                "description": "NAK OUT"
              },
              "CURBK_CTLDIR": {
                "bit": 16,
                "description": "Current Bank/Control Direction",
                "width": 2
              },
              "BUSY_BANK_STA": {
                "bit": 18,
                "description": "Busy Bank Number",
                "width": 2
              },
              "BYTE_COUNT": {
                "bit": 20,
                "description": "UDPHS Byte Count",
                "width": 11
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet"
              }
            },
            "EPTSTA4_ISOENDPT": {
              "TOGGLESQ_STA": {
                "bit": 6,
                "description": "Toggle Sequencing",
                "width": 2
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data/KILL Bank"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete"
              },
              "TXRDY_TRER": {
                "bit": 11,
                "description": "TX Packet Ready/Transaction Error"
              },
              "ERR_FL_ISO": {
                "bit": 12,
                "description": "Error Flow"
              },
              "ERR_CRC_NTR": {
                "bit": 13,
                "description": "CRC ISO Error/Number of Transaction Error"
              },
              "ERR_FLUSH": {
                "bit": 14,
                "description": "Bank Flush Error"
              },
              "CURBK": {
                "bit": 16,
                "description": "Current Bank",
                "width": 2
              },
              "BUSY_BANK_STA": {
                "bit": 18,
                "description": "Busy Bank Number",
                "width": 2
              },
              "BYTE_COUNT": {
                "bit": 20,
                "description": "UDPHS Byte Count",
                "width": 11
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet"
              }
            },
            "EPTCFG5": {
              "EPT_SIZE": {
                "bit": 0,
                "description": "Endpoint Size",
                "width": 3
              },
              "EPT_DIR": {
                "bit": 3,
                "description": "Endpoint Direction"
              },
              "EPT_TYPE": {
                "bit": 4,
                "description": "Endpoint Type",
                "width": 2
              },
              "BK_NUMBER": {
                "bit": 6,
                "description": "Number of Banks",
                "width": 2
              },
              "NB_TRANS": {
                "bit": 8,
                "description": "Number Of Transaction per Microframe",
                "width": 2
              },
              "EPT_MAPD": {
                "bit": 31,
                "description": "Endpoint Mapped"
              }
            },
            "EPTCTLENB5": {
              "EPT_ENABL": {
                "bit": 0,
                "description": "Endpoint Enable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Enable"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupts Disable DMA"
              },
              "NYET_DIS": {
                "bit": 4,
                "description": "NYET Disable (Only for High Speed Bulk OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Enable"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Enable"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Enable"
              },
              "TXRDY": {
                "bit": 11,
                "description": "TX Packet Ready Interrupt Enable"
              },
              "RX_SETUP": {
                "bit": 12,
                "description": "Received SETUP"
              },
              "STALL_SNT": {
                "bit": 13,
                "description": "Stall Sent Interrupt Enable"
              },
              "NAK_IN": {
                "bit": 14,
                "description": "NAKIN Interrupt Enable"
              },
              "NAK_OUT": {
                "bit": 15,
                "description": "NAKOUT Interrupt Enable"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Enable"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Send/Short Packet Interrupt Enable"
              }
            },
            "EPTCTLENB5_ISOENDPT": {
              "EPT_ENABL": {
                "bit": 0,
                "description": "Endpoint Enable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Enable"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupts Disable DMA"
              },
              "DATAX_RX": {
                "bit": 6,
                "description": "DATAx Interrupt Enable (Only for high bandwidth Isochronous OUT endpoints)"
              },
              "MDATA_RX": {
                "bit": 7,
                "description": "MDATA Interrupt Enable (Only for high bandwidth Isochronous OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Enable"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Enable"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Enable"
              },
              "TXRDY_TRER": {
                "bit": 11,
                "description": "TX Packet Ready/Transaction Error Interrupt Enable"
              },
              "ERR_FL_ISO": {
                "bit": 12,
                "description": "Error Flow Interrupt Enable"
              },
              "ERR_CRC_NTR": {
                "bit": 13,
                "description": "ISO CRC Error/Number of Transaction Error Interrupt Enable"
              },
              "ERR_FLUSH": {
                "bit": 14,
                "description": "Bank Flush Error Interrupt Enable"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Enable"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Send/Short Packet Interrupt Enable"
              }
            },
            "EPTCTLDIS5": {
              "EPT_DISABL": {
                "bit": 0,
                "description": "Endpoint Disable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Disable"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupts Disable DMA"
              },
              "NYET_DIS": {
                "bit": 4,
                "description": "NYET Enable (Only for High Speed Bulk OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Disable"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Disable"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Disable"
              },
              "TXRDY": {
                "bit": 11,
                "description": "TX Packet Ready Interrupt Disable"
              },
              "RX_SETUP": {
                "bit": 12,
                "description": "Received SETUP Interrupt Disable"
              },
              "STALL_SNT": {
                "bit": 13,
                "description": "Stall Sent Interrupt Disable"
              },
              "NAK_IN": {
                "bit": 14,
                "description": "NAKIN Interrupt Disable"
              },
              "NAK_OUT": {
                "bit": 15,
                "description": "NAKOUT Interrupt Disable"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Disable"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Interrupt Disable"
              }
            },
            "EPTCTLDIS5_ISOENDPT": {
              "EPT_DISABL": {
                "bit": 0,
                "description": "Endpoint Disable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Disable"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupts Disable DMA"
              },
              "DATAX_RX": {
                "bit": 6,
                "description": "DATAx Interrupt Disable (Only for High Bandwidth Isochronous OUT endpoints)"
              },
              "MDATA_RX": {
                "bit": 7,
                "description": "MDATA Interrupt Disable (Only for High Bandwidth Isochronous OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Disable"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Disable"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Disable"
              },
              "TXRDY_TRER": {
                "bit": 11,
                "description": "TX Packet Ready/Transaction Error Interrupt Disable"
              },
              "ERR_FL_ISO": {
                "bit": 12,
                "description": "Error Flow Interrupt Disable"
              },
              "ERR_CRC_NTR": {
                "bit": 13,
                "description": "ISO CRC Error/Number of Transaction Error Interrupt Disable"
              },
              "ERR_FLUSH": {
                "bit": 14,
                "description": "bank flush error Interrupt Disable"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Disable"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Interrupt Disable"
              }
            },
            "EPTCTL5": {
              "EPT_ENABL": {
                "bit": 0,
                "description": "Endpoint Enable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Enabled (Not for CONTROL Endpoints)"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupt Disables DMA"
              },
              "NYET_DIS": {
                "bit": 4,
                "description": "NYET Disable (Only for High Speed Bulk OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Enabled"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Enabled"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Enabled"
              },
              "TXRDY": {
                "bit": 11,
                "description": "TX Packet Ready Interrupt Enabled"
              },
              "RX_SETUP": {
                "bit": 12,
                "description": "Received SETUP Interrupt Enabled"
              },
              "STALL_SNT": {
                "bit": 13,
                "description": "Stall Sent Interrupt Enabled"
              },
              "NAK_IN": {
                "bit": 14,
                "description": "NAKIN Interrupt Enabled"
              },
              "NAK_OUT": {
                "bit": 15,
                "description": "NAKOUT Interrupt Enabled"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Enabled"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Interrupt Enabled"
              }
            },
            "EPTCTL5_ISOENDPT": {
              "EPT_ENABL": {
                "bit": 0,
                "description": "Endpoint Enable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Enabled"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupt Disables DMA"
              },
              "DATAX_RX": {
                "bit": 6,
                "description": "DATAx Interrupt Enabled (Only for High Bandwidth Isochronous OUT endpoints)"
              },
              "MDATA_RX": {
                "bit": 7,
                "description": "MDATA Interrupt Enabled (Only for High Bandwidth Isochronous OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Enabled"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Enabled"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Enabled"
              },
              "TXRDY_TRER": {
                "bit": 11,
                "description": "TX Packet Ready/Transaction Error Interrupt Enabled"
              },
              "ERR_FL_ISO": {
                "bit": 12,
                "description": "Error Flow Interrupt Enabled"
              },
              "ERR_CRC_NTR": {
                "bit": 13,
                "description": "ISO CRC Error/Number of Transaction Error Interrupt Enabled"
              },
              "ERR_FLUSH": {
                "bit": 14,
                "description": "Bank Flush Error Interrupt Enabled"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Enabled"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Interrupt Enabled"
              }
            },
            "EPTSETSTA5": {
              "FRCESTALL": {
                "bit": 5,
                "description": "Stall Handshake Request Set"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "KILL Bank Set (for IN Endpoint)"
              },
              "TXRDY": {
                "bit": 11,
                "description": "TX Packet Ready Set"
              }
            },
            "EPTSETSTA5_ISOENDPT": {
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "KILL Bank Set (for IN Endpoint)"
              },
              "TXRDY_TRER": {
                "bit": 11,
                "description": "TX Packet Ready Set"
              }
            },
            "EPTCLRSTA5": {
              "FRCESTALL": {
                "bit": 5,
                "description": "Stall Handshake Request Clear"
              },
              "TOGGLESQ": {
                "bit": 6,
                "description": "Data Toggle Clear"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Clear"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Clear"
              },
              "RX_SETUP": {
                "bit": 12,
                "description": "Received SETUP Clear"
              },
              "STALL_SNT": {
                "bit": 13,
                "description": "Stall Sent Clear"
              },
              "NAK_IN": {
                "bit": 14,
                "description": "NAKIN Clear"
              },
              "NAK_OUT": {
                "bit": 15,
                "description": "NAKOUT Clear"
              }
            },
            "EPTCLRSTA5_ISOENDPT": {
              "TOGGLESQ": {
                "bit": 6,
                "description": "Data Toggle Clear"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Clear"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Clear"
              },
              "ERR_FL_ISO": {
                "bit": 12,
                "description": "Error Flow Clear"
              },
              "ERR_CRC_NTR": {
                "bit": 13,
                "description": "Number of Transaction Error Clear"
              },
              "ERR_FLUSH": {
                "bit": 14,
                "description": "Bank Flush Error Clear"
              }
            },
            "EPTSTA5": {
              "FRCESTALL": {
                "bit": 5,
                "description": "Stall Handshake Request"
              },
              "TOGGLESQ_STA": {
                "bit": 6,
                "description": "Toggle Sequencing",
                "width": 2
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data/KILL Bank"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete"
              },
              "TXRDY": {
                "bit": 11,
                "description": "TX Packet Ready"
              },
              "RX_SETUP": {
                "bit": 12,
                "description": "Received SETUP"
              },
              "STALL_SNT": {
                "bit": 13,
                "description": "Stall Sent"
              },
              "NAK_IN": {
                "bit": 14,
                "description": "NAK IN"
              },
              "NAK_OUT": {
                "bit": 15,
                "description": "NAK OUT"
              },
              "CURBK_CTLDIR": {
                "bit": 16,
                "description": "Current Bank/Control Direction",
                "width": 2
              },
              "BUSY_BANK_STA": {
                "bit": 18,
                "description": "Busy Bank Number",
                "width": 2
              },
              "BYTE_COUNT": {
                "bit": 20,
                "description": "UDPHS Byte Count",
                "width": 11
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet"
              }
            },
            "EPTSTA5_ISOENDPT": {
              "TOGGLESQ_STA": {
                "bit": 6,
                "description": "Toggle Sequencing",
                "width": 2
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data/KILL Bank"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete"
              },
              "TXRDY_TRER": {
                "bit": 11,
                "description": "TX Packet Ready/Transaction Error"
              },
              "ERR_FL_ISO": {
                "bit": 12,
                "description": "Error Flow"
              },
              "ERR_CRC_NTR": {
                "bit": 13,
                "description": "CRC ISO Error/Number of Transaction Error"
              },
              "ERR_FLUSH": {
                "bit": 14,
                "description": "Bank Flush Error"
              },
              "CURBK": {
                "bit": 16,
                "description": "Current Bank",
                "width": 2
              },
              "BUSY_BANK_STA": {
                "bit": 18,
                "description": "Busy Bank Number",
                "width": 2
              },
              "BYTE_COUNT": {
                "bit": 20,
                "description": "UDPHS Byte Count",
                "width": 11
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet"
              }
            },
            "EPTCFG6": {
              "EPT_SIZE": {
                "bit": 0,
                "description": "Endpoint Size",
                "width": 3
              },
              "EPT_DIR": {
                "bit": 3,
                "description": "Endpoint Direction"
              },
              "EPT_TYPE": {
                "bit": 4,
                "description": "Endpoint Type",
                "width": 2
              },
              "BK_NUMBER": {
                "bit": 6,
                "description": "Number of Banks",
                "width": 2
              },
              "NB_TRANS": {
                "bit": 8,
                "description": "Number Of Transaction per Microframe",
                "width": 2
              },
              "EPT_MAPD": {
                "bit": 31,
                "description": "Endpoint Mapped"
              }
            },
            "EPTCTLENB6": {
              "EPT_ENABL": {
                "bit": 0,
                "description": "Endpoint Enable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Enable"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupts Disable DMA"
              },
              "NYET_DIS": {
                "bit": 4,
                "description": "NYET Disable (Only for High Speed Bulk OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Enable"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Enable"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Enable"
              },
              "TXRDY": {
                "bit": 11,
                "description": "TX Packet Ready Interrupt Enable"
              },
              "RX_SETUP": {
                "bit": 12,
                "description": "Received SETUP"
              },
              "STALL_SNT": {
                "bit": 13,
                "description": "Stall Sent Interrupt Enable"
              },
              "NAK_IN": {
                "bit": 14,
                "description": "NAKIN Interrupt Enable"
              },
              "NAK_OUT": {
                "bit": 15,
                "description": "NAKOUT Interrupt Enable"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Enable"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Send/Short Packet Interrupt Enable"
              }
            },
            "EPTCTLENB6_ISOENDPT": {
              "EPT_ENABL": {
                "bit": 0,
                "description": "Endpoint Enable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Enable"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupts Disable DMA"
              },
              "DATAX_RX": {
                "bit": 6,
                "description": "DATAx Interrupt Enable (Only for high bandwidth Isochronous OUT endpoints)"
              },
              "MDATA_RX": {
                "bit": 7,
                "description": "MDATA Interrupt Enable (Only for high bandwidth Isochronous OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Enable"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Enable"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Enable"
              },
              "TXRDY_TRER": {
                "bit": 11,
                "description": "TX Packet Ready/Transaction Error Interrupt Enable"
              },
              "ERR_FL_ISO": {
                "bit": 12,
                "description": "Error Flow Interrupt Enable"
              },
              "ERR_CRC_NTR": {
                "bit": 13,
                "description": "ISO CRC Error/Number of Transaction Error Interrupt Enable"
              },
              "ERR_FLUSH": {
                "bit": 14,
                "description": "Bank Flush Error Interrupt Enable"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Enable"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Send/Short Packet Interrupt Enable"
              }
            },
            "EPTCTLDIS6": {
              "EPT_DISABL": {
                "bit": 0,
                "description": "Endpoint Disable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Disable"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupts Disable DMA"
              },
              "NYET_DIS": {
                "bit": 4,
                "description": "NYET Enable (Only for High Speed Bulk OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Disable"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Disable"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Disable"
              },
              "TXRDY": {
                "bit": 11,
                "description": "TX Packet Ready Interrupt Disable"
              },
              "RX_SETUP": {
                "bit": 12,
                "description": "Received SETUP Interrupt Disable"
              },
              "STALL_SNT": {
                "bit": 13,
                "description": "Stall Sent Interrupt Disable"
              },
              "NAK_IN": {
                "bit": 14,
                "description": "NAKIN Interrupt Disable"
              },
              "NAK_OUT": {
                "bit": 15,
                "description": "NAKOUT Interrupt Disable"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Disable"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Interrupt Disable"
              }
            },
            "EPTCTLDIS6_ISOENDPT": {
              "EPT_DISABL": {
                "bit": 0,
                "description": "Endpoint Disable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Disable"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupts Disable DMA"
              },
              "DATAX_RX": {
                "bit": 6,
                "description": "DATAx Interrupt Disable (Only for High Bandwidth Isochronous OUT endpoints)"
              },
              "MDATA_RX": {
                "bit": 7,
                "description": "MDATA Interrupt Disable (Only for High Bandwidth Isochronous OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Disable"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Disable"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Disable"
              },
              "TXRDY_TRER": {
                "bit": 11,
                "description": "TX Packet Ready/Transaction Error Interrupt Disable"
              },
              "ERR_FL_ISO": {
                "bit": 12,
                "description": "Error Flow Interrupt Disable"
              },
              "ERR_CRC_NTR": {
                "bit": 13,
                "description": "ISO CRC Error/Number of Transaction Error Interrupt Disable"
              },
              "ERR_FLUSH": {
                "bit": 14,
                "description": "bank flush error Interrupt Disable"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Disable"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Interrupt Disable"
              }
            },
            "EPTCTL6": {
              "EPT_ENABL": {
                "bit": 0,
                "description": "Endpoint Enable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Enabled (Not for CONTROL Endpoints)"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupt Disables DMA"
              },
              "NYET_DIS": {
                "bit": 4,
                "description": "NYET Disable (Only for High Speed Bulk OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Enabled"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Enabled"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Enabled"
              },
              "TXRDY": {
                "bit": 11,
                "description": "TX Packet Ready Interrupt Enabled"
              },
              "RX_SETUP": {
                "bit": 12,
                "description": "Received SETUP Interrupt Enabled"
              },
              "STALL_SNT": {
                "bit": 13,
                "description": "Stall Sent Interrupt Enabled"
              },
              "NAK_IN": {
                "bit": 14,
                "description": "NAKIN Interrupt Enabled"
              },
              "NAK_OUT": {
                "bit": 15,
                "description": "NAKOUT Interrupt Enabled"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Enabled"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Interrupt Enabled"
              }
            },
            "EPTCTL6_ISOENDPT": {
              "EPT_ENABL": {
                "bit": 0,
                "description": "Endpoint Enable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Enabled"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupt Disables DMA"
              },
              "DATAX_RX": {
                "bit": 6,
                "description": "DATAx Interrupt Enabled (Only for High Bandwidth Isochronous OUT endpoints)"
              },
              "MDATA_RX": {
                "bit": 7,
                "description": "MDATA Interrupt Enabled (Only for High Bandwidth Isochronous OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Enabled"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Enabled"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Enabled"
              },
              "TXRDY_TRER": {
                "bit": 11,
                "description": "TX Packet Ready/Transaction Error Interrupt Enabled"
              },
              "ERR_FL_ISO": {
                "bit": 12,
                "description": "Error Flow Interrupt Enabled"
              },
              "ERR_CRC_NTR": {
                "bit": 13,
                "description": "ISO CRC Error/Number of Transaction Error Interrupt Enabled"
              },
              "ERR_FLUSH": {
                "bit": 14,
                "description": "Bank Flush Error Interrupt Enabled"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Enabled"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Interrupt Enabled"
              }
            },
            "EPTSETSTA6": {
              "FRCESTALL": {
                "bit": 5,
                "description": "Stall Handshake Request Set"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "KILL Bank Set (for IN Endpoint)"
              },
              "TXRDY": {
                "bit": 11,
                "description": "TX Packet Ready Set"
              }
            },
            "EPTSETSTA6_ISOENDPT": {
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "KILL Bank Set (for IN Endpoint)"
              },
              "TXRDY_TRER": {
                "bit": 11,
                "description": "TX Packet Ready Set"
              }
            },
            "EPTCLRSTA6": {
              "FRCESTALL": {
                "bit": 5,
                "description": "Stall Handshake Request Clear"
              },
              "TOGGLESQ": {
                "bit": 6,
                "description": "Data Toggle Clear"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Clear"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Clear"
              },
              "RX_SETUP": {
                "bit": 12,
                "description": "Received SETUP Clear"
              },
              "STALL_SNT": {
                "bit": 13,
                "description": "Stall Sent Clear"
              },
              "NAK_IN": {
                "bit": 14,
                "description": "NAKIN Clear"
              },
              "NAK_OUT": {
                "bit": 15,
                "description": "NAKOUT Clear"
              }
            },
            "EPTCLRSTA6_ISOENDPT": {
              "TOGGLESQ": {
                "bit": 6,
                "description": "Data Toggle Clear"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Clear"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Clear"
              },
              "ERR_FL_ISO": {
                "bit": 12,
                "description": "Error Flow Clear"
              },
              "ERR_CRC_NTR": {
                "bit": 13,
                "description": "Number of Transaction Error Clear"
              },
              "ERR_FLUSH": {
                "bit": 14,
                "description": "Bank Flush Error Clear"
              }
            },
            "EPTSTA6": {
              "FRCESTALL": {
                "bit": 5,
                "description": "Stall Handshake Request"
              },
              "TOGGLESQ_STA": {
                "bit": 6,
                "description": "Toggle Sequencing",
                "width": 2
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data/KILL Bank"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete"
              },
              "TXRDY": {
                "bit": 11,
                "description": "TX Packet Ready"
              },
              "RX_SETUP": {
                "bit": 12,
                "description": "Received SETUP"
              },
              "STALL_SNT": {
                "bit": 13,
                "description": "Stall Sent"
              },
              "NAK_IN": {
                "bit": 14,
                "description": "NAK IN"
              },
              "NAK_OUT": {
                "bit": 15,
                "description": "NAK OUT"
              },
              "CURBK_CTLDIR": {
                "bit": 16,
                "description": "Current Bank/Control Direction",
                "width": 2
              },
              "BUSY_BANK_STA": {
                "bit": 18,
                "description": "Busy Bank Number",
                "width": 2
              },
              "BYTE_COUNT": {
                "bit": 20,
                "description": "UDPHS Byte Count",
                "width": 11
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet"
              }
            },
            "EPTSTA6_ISOENDPT": {
              "TOGGLESQ_STA": {
                "bit": 6,
                "description": "Toggle Sequencing",
                "width": 2
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data/KILL Bank"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete"
              },
              "TXRDY_TRER": {
                "bit": 11,
                "description": "TX Packet Ready/Transaction Error"
              },
              "ERR_FL_ISO": {
                "bit": 12,
                "description": "Error Flow"
              },
              "ERR_CRC_NTR": {
                "bit": 13,
                "description": "CRC ISO Error/Number of Transaction Error"
              },
              "ERR_FLUSH": {
                "bit": 14,
                "description": "Bank Flush Error"
              },
              "CURBK": {
                "bit": 16,
                "description": "Current Bank",
                "width": 2
              },
              "BUSY_BANK_STA": {
                "bit": 18,
                "description": "Busy Bank Number",
                "width": 2
              },
              "BYTE_COUNT": {
                "bit": 20,
                "description": "UDPHS Byte Count",
                "width": 11
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet"
              }
            },
            "EPTCFG7": {
              "EPT_SIZE": {
                "bit": 0,
                "description": "Endpoint Size",
                "width": 3
              },
              "EPT_DIR": {
                "bit": 3,
                "description": "Endpoint Direction"
              },
              "EPT_TYPE": {
                "bit": 4,
                "description": "Endpoint Type",
                "width": 2
              },
              "BK_NUMBER": {
                "bit": 6,
                "description": "Number of Banks",
                "width": 2
              },
              "NB_TRANS": {
                "bit": 8,
                "description": "Number Of Transaction per Microframe",
                "width": 2
              },
              "EPT_MAPD": {
                "bit": 31,
                "description": "Endpoint Mapped"
              }
            },
            "EPTCTLENB7": {
              "EPT_ENABL": {
                "bit": 0,
                "description": "Endpoint Enable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Enable"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupts Disable DMA"
              },
              "NYET_DIS": {
                "bit": 4,
                "description": "NYET Disable (Only for High Speed Bulk OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Enable"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Enable"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Enable"
              },
              "TXRDY": {
                "bit": 11,
                "description": "TX Packet Ready Interrupt Enable"
              },
              "RX_SETUP": {
                "bit": 12,
                "description": "Received SETUP"
              },
              "STALL_SNT": {
                "bit": 13,
                "description": "Stall Sent Interrupt Enable"
              },
              "NAK_IN": {
                "bit": 14,
                "description": "NAKIN Interrupt Enable"
              },
              "NAK_OUT": {
                "bit": 15,
                "description": "NAKOUT Interrupt Enable"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Enable"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Send/Short Packet Interrupt Enable"
              }
            },
            "EPTCTLENB7_ISOENDPT": {
              "EPT_ENABL": {
                "bit": 0,
                "description": "Endpoint Enable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Enable"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupts Disable DMA"
              },
              "DATAX_RX": {
                "bit": 6,
                "description": "DATAx Interrupt Enable (Only for high bandwidth Isochronous OUT endpoints)"
              },
              "MDATA_RX": {
                "bit": 7,
                "description": "MDATA Interrupt Enable (Only for high bandwidth Isochronous OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Enable"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Enable"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Enable"
              },
              "TXRDY_TRER": {
                "bit": 11,
                "description": "TX Packet Ready/Transaction Error Interrupt Enable"
              },
              "ERR_FL_ISO": {
                "bit": 12,
                "description": "Error Flow Interrupt Enable"
              },
              "ERR_CRC_NTR": {
                "bit": 13,
                "description": "ISO CRC Error/Number of Transaction Error Interrupt Enable"
              },
              "ERR_FLUSH": {
                "bit": 14,
                "description": "Bank Flush Error Interrupt Enable"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Enable"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Send/Short Packet Interrupt Enable"
              }
            },
            "EPTCTLDIS7": {
              "EPT_DISABL": {
                "bit": 0,
                "description": "Endpoint Disable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Disable"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupts Disable DMA"
              },
              "NYET_DIS": {
                "bit": 4,
                "description": "NYET Enable (Only for High Speed Bulk OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Disable"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Disable"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Disable"
              },
              "TXRDY": {
                "bit": 11,
                "description": "TX Packet Ready Interrupt Disable"
              },
              "RX_SETUP": {
                "bit": 12,
                "description": "Received SETUP Interrupt Disable"
              },
              "STALL_SNT": {
                "bit": 13,
                "description": "Stall Sent Interrupt Disable"
              },
              "NAK_IN": {
                "bit": 14,
                "description": "NAKIN Interrupt Disable"
              },
              "NAK_OUT": {
                "bit": 15,
                "description": "NAKOUT Interrupt Disable"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Disable"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Interrupt Disable"
              }
            },
            "EPTCTLDIS7_ISOENDPT": {
              "EPT_DISABL": {
                "bit": 0,
                "description": "Endpoint Disable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Disable"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupts Disable DMA"
              },
              "DATAX_RX": {
                "bit": 6,
                "description": "DATAx Interrupt Disable (Only for High Bandwidth Isochronous OUT endpoints)"
              },
              "MDATA_RX": {
                "bit": 7,
                "description": "MDATA Interrupt Disable (Only for High Bandwidth Isochronous OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Disable"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Disable"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Disable"
              },
              "TXRDY_TRER": {
                "bit": 11,
                "description": "TX Packet Ready/Transaction Error Interrupt Disable"
              },
              "ERR_FL_ISO": {
                "bit": 12,
                "description": "Error Flow Interrupt Disable"
              },
              "ERR_CRC_NTR": {
                "bit": 13,
                "description": "ISO CRC Error/Number of Transaction Error Interrupt Disable"
              },
              "ERR_FLUSH": {
                "bit": 14,
                "description": "bank flush error Interrupt Disable"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Disable"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Interrupt Disable"
              }
            },
            "EPTCTL7": {
              "EPT_ENABL": {
                "bit": 0,
                "description": "Endpoint Enable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Enabled (Not for CONTROL Endpoints)"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupt Disables DMA"
              },
              "NYET_DIS": {
                "bit": 4,
                "description": "NYET Disable (Only for High Speed Bulk OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Enabled"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Enabled"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Enabled"
              },
              "TXRDY": {
                "bit": 11,
                "description": "TX Packet Ready Interrupt Enabled"
              },
              "RX_SETUP": {
                "bit": 12,
                "description": "Received SETUP Interrupt Enabled"
              },
              "STALL_SNT": {
                "bit": 13,
                "description": "Stall Sent Interrupt Enabled"
              },
              "NAK_IN": {
                "bit": 14,
                "description": "NAKIN Interrupt Enabled"
              },
              "NAK_OUT": {
                "bit": 15,
                "description": "NAKOUT Interrupt Enabled"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Enabled"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Interrupt Enabled"
              }
            },
            "EPTCTL7_ISOENDPT": {
              "EPT_ENABL": {
                "bit": 0,
                "description": "Endpoint Enable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Enabled"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupt Disables DMA"
              },
              "DATAX_RX": {
                "bit": 6,
                "description": "DATAx Interrupt Enabled (Only for High Bandwidth Isochronous OUT endpoints)"
              },
              "MDATA_RX": {
                "bit": 7,
                "description": "MDATA Interrupt Enabled (Only for High Bandwidth Isochronous OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Enabled"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Enabled"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Enabled"
              },
              "TXRDY_TRER": {
                "bit": 11,
                "description": "TX Packet Ready/Transaction Error Interrupt Enabled"
              },
              "ERR_FL_ISO": {
                "bit": 12,
                "description": "Error Flow Interrupt Enabled"
              },
              "ERR_CRC_NTR": {
                "bit": 13,
                "description": "ISO CRC Error/Number of Transaction Error Interrupt Enabled"
              },
              "ERR_FLUSH": {
                "bit": 14,
                "description": "Bank Flush Error Interrupt Enabled"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Enabled"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Interrupt Enabled"
              }
            },
            "EPTSETSTA7": {
              "FRCESTALL": {
                "bit": 5,
                "description": "Stall Handshake Request Set"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "KILL Bank Set (for IN Endpoint)"
              },
              "TXRDY": {
                "bit": 11,
                "description": "TX Packet Ready Set"
              }
            },
            "EPTSETSTA7_ISOENDPT": {
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "KILL Bank Set (for IN Endpoint)"
              },
              "TXRDY_TRER": {
                "bit": 11,
                "description": "TX Packet Ready Set"
              }
            },
            "EPTCLRSTA7": {
              "FRCESTALL": {
                "bit": 5,
                "description": "Stall Handshake Request Clear"
              },
              "TOGGLESQ": {
                "bit": 6,
                "description": "Data Toggle Clear"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Clear"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Clear"
              },
              "RX_SETUP": {
                "bit": 12,
                "description": "Received SETUP Clear"
              },
              "STALL_SNT": {
                "bit": 13,
                "description": "Stall Sent Clear"
              },
              "NAK_IN": {
                "bit": 14,
                "description": "NAKIN Clear"
              },
              "NAK_OUT": {
                "bit": 15,
                "description": "NAKOUT Clear"
              }
            },
            "EPTCLRSTA7_ISOENDPT": {
              "TOGGLESQ": {
                "bit": 6,
                "description": "Data Toggle Clear"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Clear"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Clear"
              },
              "ERR_FL_ISO": {
                "bit": 12,
                "description": "Error Flow Clear"
              },
              "ERR_CRC_NTR": {
                "bit": 13,
                "description": "Number of Transaction Error Clear"
              },
              "ERR_FLUSH": {
                "bit": 14,
                "description": "Bank Flush Error Clear"
              }
            },
            "EPTSTA7": {
              "FRCESTALL": {
                "bit": 5,
                "description": "Stall Handshake Request"
              },
              "TOGGLESQ_STA": {
                "bit": 6,
                "description": "Toggle Sequencing",
                "width": 2
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data/KILL Bank"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete"
              },
              "TXRDY": {
                "bit": 11,
                "description": "TX Packet Ready"
              },
              "RX_SETUP": {
                "bit": 12,
                "description": "Received SETUP"
              },
              "STALL_SNT": {
                "bit": 13,
                "description": "Stall Sent"
              },
              "NAK_IN": {
                "bit": 14,
                "description": "NAK IN"
              },
              "NAK_OUT": {
                "bit": 15,
                "description": "NAK OUT"
              },
              "CURBK_CTLDIR": {
                "bit": 16,
                "description": "Current Bank/Control Direction",
                "width": 2
              },
              "BUSY_BANK_STA": {
                "bit": 18,
                "description": "Busy Bank Number",
                "width": 2
              },
              "BYTE_COUNT": {
                "bit": 20,
                "description": "UDPHS Byte Count",
                "width": 11
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet"
              }
            },
            "EPTSTA7_ISOENDPT": {
              "TOGGLESQ_STA": {
                "bit": 6,
                "description": "Toggle Sequencing",
                "width": 2
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data/KILL Bank"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete"
              },
              "TXRDY_TRER": {
                "bit": 11,
                "description": "TX Packet Ready/Transaction Error"
              },
              "ERR_FL_ISO": {
                "bit": 12,
                "description": "Error Flow"
              },
              "ERR_CRC_NTR": {
                "bit": 13,
                "description": "CRC ISO Error/Number of Transaction Error"
              },
              "ERR_FLUSH": {
                "bit": 14,
                "description": "Bank Flush Error"
              },
              "CURBK": {
                "bit": 16,
                "description": "Current Bank",
                "width": 2
              },
              "BUSY_BANK_STA": {
                "bit": 18,
                "description": "Busy Bank Number",
                "width": 2
              },
              "BYTE_COUNT": {
                "bit": 20,
                "description": "UDPHS Byte Count",
                "width": 11
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet"
              }
            },
            "EPTCFG8": {
              "EPT_SIZE": {
                "bit": 0,
                "description": "Endpoint Size",
                "width": 3
              },
              "EPT_DIR": {
                "bit": 3,
                "description": "Endpoint Direction"
              },
              "EPT_TYPE": {
                "bit": 4,
                "description": "Endpoint Type",
                "width": 2
              },
              "BK_NUMBER": {
                "bit": 6,
                "description": "Number of Banks",
                "width": 2
              },
              "NB_TRANS": {
                "bit": 8,
                "description": "Number Of Transaction per Microframe",
                "width": 2
              },
              "EPT_MAPD": {
                "bit": 31,
                "description": "Endpoint Mapped"
              }
            },
            "EPTCTLENB8": {
              "EPT_ENABL": {
                "bit": 0,
                "description": "Endpoint Enable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Enable"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupts Disable DMA"
              },
              "NYET_DIS": {
                "bit": 4,
                "description": "NYET Disable (Only for High Speed Bulk OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Enable"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Enable"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Enable"
              },
              "TXRDY": {
                "bit": 11,
                "description": "TX Packet Ready Interrupt Enable"
              },
              "RX_SETUP": {
                "bit": 12,
                "description": "Received SETUP"
              },
              "STALL_SNT": {
                "bit": 13,
                "description": "Stall Sent Interrupt Enable"
              },
              "NAK_IN": {
                "bit": 14,
                "description": "NAKIN Interrupt Enable"
              },
              "NAK_OUT": {
                "bit": 15,
                "description": "NAKOUT Interrupt Enable"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Enable"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Send/Short Packet Interrupt Enable"
              }
            },
            "EPTCTLENB8_ISOENDPT": {
              "EPT_ENABL": {
                "bit": 0,
                "description": "Endpoint Enable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Enable"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupts Disable DMA"
              },
              "DATAX_RX": {
                "bit": 6,
                "description": "DATAx Interrupt Enable (Only for high bandwidth Isochronous OUT endpoints)"
              },
              "MDATA_RX": {
                "bit": 7,
                "description": "MDATA Interrupt Enable (Only for high bandwidth Isochronous OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Enable"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Enable"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Enable"
              },
              "TXRDY_TRER": {
                "bit": 11,
                "description": "TX Packet Ready/Transaction Error Interrupt Enable"
              },
              "ERR_FL_ISO": {
                "bit": 12,
                "description": "Error Flow Interrupt Enable"
              },
              "ERR_CRC_NTR": {
                "bit": 13,
                "description": "ISO CRC Error/Number of Transaction Error Interrupt Enable"
              },
              "ERR_FLUSH": {
                "bit": 14,
                "description": "Bank Flush Error Interrupt Enable"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Enable"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Send/Short Packet Interrupt Enable"
              }
            },
            "EPTCTLDIS8": {
              "EPT_DISABL": {
                "bit": 0,
                "description": "Endpoint Disable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Disable"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupts Disable DMA"
              },
              "NYET_DIS": {
                "bit": 4,
                "description": "NYET Enable (Only for High Speed Bulk OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Disable"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Disable"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Disable"
              },
              "TXRDY": {
                "bit": 11,
                "description": "TX Packet Ready Interrupt Disable"
              },
              "RX_SETUP": {
                "bit": 12,
                "description": "Received SETUP Interrupt Disable"
              },
              "STALL_SNT": {
                "bit": 13,
                "description": "Stall Sent Interrupt Disable"
              },
              "NAK_IN": {
                "bit": 14,
                "description": "NAKIN Interrupt Disable"
              },
              "NAK_OUT": {
                "bit": 15,
                "description": "NAKOUT Interrupt Disable"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Disable"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Interrupt Disable"
              }
            },
            "EPTCTLDIS8_ISOENDPT": {
              "EPT_DISABL": {
                "bit": 0,
                "description": "Endpoint Disable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Disable"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupts Disable DMA"
              },
              "DATAX_RX": {
                "bit": 6,
                "description": "DATAx Interrupt Disable (Only for High Bandwidth Isochronous OUT endpoints)"
              },
              "MDATA_RX": {
                "bit": 7,
                "description": "MDATA Interrupt Disable (Only for High Bandwidth Isochronous OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Disable"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Disable"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Disable"
              },
              "TXRDY_TRER": {
                "bit": 11,
                "description": "TX Packet Ready/Transaction Error Interrupt Disable"
              },
              "ERR_FL_ISO": {
                "bit": 12,
                "description": "Error Flow Interrupt Disable"
              },
              "ERR_CRC_NTR": {
                "bit": 13,
                "description": "ISO CRC Error/Number of Transaction Error Interrupt Disable"
              },
              "ERR_FLUSH": {
                "bit": 14,
                "description": "bank flush error Interrupt Disable"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Disable"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Interrupt Disable"
              }
            },
            "EPTCTL8": {
              "EPT_ENABL": {
                "bit": 0,
                "description": "Endpoint Enable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Enabled (Not for CONTROL Endpoints)"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupt Disables DMA"
              },
              "NYET_DIS": {
                "bit": 4,
                "description": "NYET Disable (Only for High Speed Bulk OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Enabled"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Enabled"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Enabled"
              },
              "TXRDY": {
                "bit": 11,
                "description": "TX Packet Ready Interrupt Enabled"
              },
              "RX_SETUP": {
                "bit": 12,
                "description": "Received SETUP Interrupt Enabled"
              },
              "STALL_SNT": {
                "bit": 13,
                "description": "Stall Sent Interrupt Enabled"
              },
              "NAK_IN": {
                "bit": 14,
                "description": "NAKIN Interrupt Enabled"
              },
              "NAK_OUT": {
                "bit": 15,
                "description": "NAKOUT Interrupt Enabled"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Enabled"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Interrupt Enabled"
              }
            },
            "EPTCTL8_ISOENDPT": {
              "EPT_ENABL": {
                "bit": 0,
                "description": "Endpoint Enable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Enabled"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupt Disables DMA"
              },
              "DATAX_RX": {
                "bit": 6,
                "description": "DATAx Interrupt Enabled (Only for High Bandwidth Isochronous OUT endpoints)"
              },
              "MDATA_RX": {
                "bit": 7,
                "description": "MDATA Interrupt Enabled (Only for High Bandwidth Isochronous OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Enabled"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Enabled"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Enabled"
              },
              "TXRDY_TRER": {
                "bit": 11,
                "description": "TX Packet Ready/Transaction Error Interrupt Enabled"
              },
              "ERR_FL_ISO": {
                "bit": 12,
                "description": "Error Flow Interrupt Enabled"
              },
              "ERR_CRC_NTR": {
                "bit": 13,
                "description": "ISO CRC Error/Number of Transaction Error Interrupt Enabled"
              },
              "ERR_FLUSH": {
                "bit": 14,
                "description": "Bank Flush Error Interrupt Enabled"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Enabled"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Interrupt Enabled"
              }
            },
            "EPTSETSTA8": {
              "FRCESTALL": {
                "bit": 5,
                "description": "Stall Handshake Request Set"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "KILL Bank Set (for IN Endpoint)"
              },
              "TXRDY": {
                "bit": 11,
                "description": "TX Packet Ready Set"
              }
            },
            "EPTSETSTA8_ISOENDPT": {
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "KILL Bank Set (for IN Endpoint)"
              },
              "TXRDY_TRER": {
                "bit": 11,
                "description": "TX Packet Ready Set"
              }
            },
            "EPTCLRSTA8": {
              "FRCESTALL": {
                "bit": 5,
                "description": "Stall Handshake Request Clear"
              },
              "TOGGLESQ": {
                "bit": 6,
                "description": "Data Toggle Clear"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Clear"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Clear"
              },
              "RX_SETUP": {
                "bit": 12,
                "description": "Received SETUP Clear"
              },
              "STALL_SNT": {
                "bit": 13,
                "description": "Stall Sent Clear"
              },
              "NAK_IN": {
                "bit": 14,
                "description": "NAKIN Clear"
              },
              "NAK_OUT": {
                "bit": 15,
                "description": "NAKOUT Clear"
              }
            },
            "EPTCLRSTA8_ISOENDPT": {
              "TOGGLESQ": {
                "bit": 6,
                "description": "Data Toggle Clear"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Clear"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Clear"
              },
              "ERR_FL_ISO": {
                "bit": 12,
                "description": "Error Flow Clear"
              },
              "ERR_CRC_NTR": {
                "bit": 13,
                "description": "Number of Transaction Error Clear"
              },
              "ERR_FLUSH": {
                "bit": 14,
                "description": "Bank Flush Error Clear"
              }
            },
            "EPTSTA8": {
              "FRCESTALL": {
                "bit": 5,
                "description": "Stall Handshake Request"
              },
              "TOGGLESQ_STA": {
                "bit": 6,
                "description": "Toggle Sequencing",
                "width": 2
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data/KILL Bank"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete"
              },
              "TXRDY": {
                "bit": 11,
                "description": "TX Packet Ready"
              },
              "RX_SETUP": {
                "bit": 12,
                "description": "Received SETUP"
              },
              "STALL_SNT": {
                "bit": 13,
                "description": "Stall Sent"
              },
              "NAK_IN": {
                "bit": 14,
                "description": "NAK IN"
              },
              "NAK_OUT": {
                "bit": 15,
                "description": "NAK OUT"
              },
              "CURBK_CTLDIR": {
                "bit": 16,
                "description": "Current Bank/Control Direction",
                "width": 2
              },
              "BUSY_BANK_STA": {
                "bit": 18,
                "description": "Busy Bank Number",
                "width": 2
              },
              "BYTE_COUNT": {
                "bit": 20,
                "description": "UDPHS Byte Count",
                "width": 11
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet"
              }
            },
            "EPTSTA8_ISOENDPT": {
              "TOGGLESQ_STA": {
                "bit": 6,
                "description": "Toggle Sequencing",
                "width": 2
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data/KILL Bank"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete"
              },
              "TXRDY_TRER": {
                "bit": 11,
                "description": "TX Packet Ready/Transaction Error"
              },
              "ERR_FL_ISO": {
                "bit": 12,
                "description": "Error Flow"
              },
              "ERR_CRC_NTR": {
                "bit": 13,
                "description": "CRC ISO Error/Number of Transaction Error"
              },
              "ERR_FLUSH": {
                "bit": 14,
                "description": "Bank Flush Error"
              },
              "CURBK": {
                "bit": 16,
                "description": "Current Bank",
                "width": 2
              },
              "BUSY_BANK_STA": {
                "bit": 18,
                "description": "Busy Bank Number",
                "width": 2
              },
              "BYTE_COUNT": {
                "bit": 20,
                "description": "UDPHS Byte Count",
                "width": 11
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet"
              }
            },
            "EPTCFG9": {
              "EPT_SIZE": {
                "bit": 0,
                "description": "Endpoint Size",
                "width": 3
              },
              "EPT_DIR": {
                "bit": 3,
                "description": "Endpoint Direction"
              },
              "EPT_TYPE": {
                "bit": 4,
                "description": "Endpoint Type",
                "width": 2
              },
              "BK_NUMBER": {
                "bit": 6,
                "description": "Number of Banks",
                "width": 2
              },
              "NB_TRANS": {
                "bit": 8,
                "description": "Number Of Transaction per Microframe",
                "width": 2
              },
              "EPT_MAPD": {
                "bit": 31,
                "description": "Endpoint Mapped"
              }
            },
            "EPTCTLENB9": {
              "EPT_ENABL": {
                "bit": 0,
                "description": "Endpoint Enable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Enable"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupts Disable DMA"
              },
              "NYET_DIS": {
                "bit": 4,
                "description": "NYET Disable (Only for High Speed Bulk OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Enable"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Enable"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Enable"
              },
              "TXRDY": {
                "bit": 11,
                "description": "TX Packet Ready Interrupt Enable"
              },
              "RX_SETUP": {
                "bit": 12,
                "description": "Received SETUP"
              },
              "STALL_SNT": {
                "bit": 13,
                "description": "Stall Sent Interrupt Enable"
              },
              "NAK_IN": {
                "bit": 14,
                "description": "NAKIN Interrupt Enable"
              },
              "NAK_OUT": {
                "bit": 15,
                "description": "NAKOUT Interrupt Enable"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Enable"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Send/Short Packet Interrupt Enable"
              }
            },
            "EPTCTLENB9_ISOENDPT": {
              "EPT_ENABL": {
                "bit": 0,
                "description": "Endpoint Enable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Enable"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupts Disable DMA"
              },
              "DATAX_RX": {
                "bit": 6,
                "description": "DATAx Interrupt Enable (Only for high bandwidth Isochronous OUT endpoints)"
              },
              "MDATA_RX": {
                "bit": 7,
                "description": "MDATA Interrupt Enable (Only for high bandwidth Isochronous OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Enable"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Enable"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Enable"
              },
              "TXRDY_TRER": {
                "bit": 11,
                "description": "TX Packet Ready/Transaction Error Interrupt Enable"
              },
              "ERR_FL_ISO": {
                "bit": 12,
                "description": "Error Flow Interrupt Enable"
              },
              "ERR_CRC_NTR": {
                "bit": 13,
                "description": "ISO CRC Error/Number of Transaction Error Interrupt Enable"
              },
              "ERR_FLUSH": {
                "bit": 14,
                "description": "Bank Flush Error Interrupt Enable"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Enable"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Send/Short Packet Interrupt Enable"
              }
            },
            "EPTCTLDIS9": {
              "EPT_DISABL": {
                "bit": 0,
                "description": "Endpoint Disable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Disable"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupts Disable DMA"
              },
              "NYET_DIS": {
                "bit": 4,
                "description": "NYET Enable (Only for High Speed Bulk OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Disable"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Disable"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Disable"
              },
              "TXRDY": {
                "bit": 11,
                "description": "TX Packet Ready Interrupt Disable"
              },
              "RX_SETUP": {
                "bit": 12,
                "description": "Received SETUP Interrupt Disable"
              },
              "STALL_SNT": {
                "bit": 13,
                "description": "Stall Sent Interrupt Disable"
              },
              "NAK_IN": {
                "bit": 14,
                "description": "NAKIN Interrupt Disable"
              },
              "NAK_OUT": {
                "bit": 15,
                "description": "NAKOUT Interrupt Disable"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Disable"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Interrupt Disable"
              }
            },
            "EPTCTLDIS9_ISOENDPT": {
              "EPT_DISABL": {
                "bit": 0,
                "description": "Endpoint Disable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Disable"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupts Disable DMA"
              },
              "DATAX_RX": {
                "bit": 6,
                "description": "DATAx Interrupt Disable (Only for High Bandwidth Isochronous OUT endpoints)"
              },
              "MDATA_RX": {
                "bit": 7,
                "description": "MDATA Interrupt Disable (Only for High Bandwidth Isochronous OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Disable"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Disable"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Disable"
              },
              "TXRDY_TRER": {
                "bit": 11,
                "description": "TX Packet Ready/Transaction Error Interrupt Disable"
              },
              "ERR_FL_ISO": {
                "bit": 12,
                "description": "Error Flow Interrupt Disable"
              },
              "ERR_CRC_NTR": {
                "bit": 13,
                "description": "ISO CRC Error/Number of Transaction Error Interrupt Disable"
              },
              "ERR_FLUSH": {
                "bit": 14,
                "description": "bank flush error Interrupt Disable"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Disable"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Interrupt Disable"
              }
            },
            "EPTCTL9": {
              "EPT_ENABL": {
                "bit": 0,
                "description": "Endpoint Enable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Enabled (Not for CONTROL Endpoints)"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupt Disables DMA"
              },
              "NYET_DIS": {
                "bit": 4,
                "description": "NYET Disable (Only for High Speed Bulk OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Enabled"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Enabled"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Enabled"
              },
              "TXRDY": {
                "bit": 11,
                "description": "TX Packet Ready Interrupt Enabled"
              },
              "RX_SETUP": {
                "bit": 12,
                "description": "Received SETUP Interrupt Enabled"
              },
              "STALL_SNT": {
                "bit": 13,
                "description": "Stall Sent Interrupt Enabled"
              },
              "NAK_IN": {
                "bit": 14,
                "description": "NAKIN Interrupt Enabled"
              },
              "NAK_OUT": {
                "bit": 15,
                "description": "NAKOUT Interrupt Enabled"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Enabled"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Interrupt Enabled"
              }
            },
            "EPTCTL9_ISOENDPT": {
              "EPT_ENABL": {
                "bit": 0,
                "description": "Endpoint Enable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Enabled"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupt Disables DMA"
              },
              "DATAX_RX": {
                "bit": 6,
                "description": "DATAx Interrupt Enabled (Only for High Bandwidth Isochronous OUT endpoints)"
              },
              "MDATA_RX": {
                "bit": 7,
                "description": "MDATA Interrupt Enabled (Only for High Bandwidth Isochronous OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Enabled"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Enabled"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Enabled"
              },
              "TXRDY_TRER": {
                "bit": 11,
                "description": "TX Packet Ready/Transaction Error Interrupt Enabled"
              },
              "ERR_FL_ISO": {
                "bit": 12,
                "description": "Error Flow Interrupt Enabled"
              },
              "ERR_CRC_NTR": {
                "bit": 13,
                "description": "ISO CRC Error/Number of Transaction Error Interrupt Enabled"
              },
              "ERR_FLUSH": {
                "bit": 14,
                "description": "Bank Flush Error Interrupt Enabled"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Enabled"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Interrupt Enabled"
              }
            },
            "EPTSETSTA9": {
              "FRCESTALL": {
                "bit": 5,
                "description": "Stall Handshake Request Set"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "KILL Bank Set (for IN Endpoint)"
              },
              "TXRDY": {
                "bit": 11,
                "description": "TX Packet Ready Set"
              }
            },
            "EPTSETSTA9_ISOENDPT": {
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "KILL Bank Set (for IN Endpoint)"
              },
              "TXRDY_TRER": {
                "bit": 11,
                "description": "TX Packet Ready Set"
              }
            },
            "EPTCLRSTA9": {
              "FRCESTALL": {
                "bit": 5,
                "description": "Stall Handshake Request Clear"
              },
              "TOGGLESQ": {
                "bit": 6,
                "description": "Data Toggle Clear"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Clear"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Clear"
              },
              "RX_SETUP": {
                "bit": 12,
                "description": "Received SETUP Clear"
              },
              "STALL_SNT": {
                "bit": 13,
                "description": "Stall Sent Clear"
              },
              "NAK_IN": {
                "bit": 14,
                "description": "NAKIN Clear"
              },
              "NAK_OUT": {
                "bit": 15,
                "description": "NAKOUT Clear"
              }
            },
            "EPTCLRSTA9_ISOENDPT": {
              "TOGGLESQ": {
                "bit": 6,
                "description": "Data Toggle Clear"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Clear"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Clear"
              },
              "ERR_FL_ISO": {
                "bit": 12,
                "description": "Error Flow Clear"
              },
              "ERR_CRC_NTR": {
                "bit": 13,
                "description": "Number of Transaction Error Clear"
              },
              "ERR_FLUSH": {
                "bit": 14,
                "description": "Bank Flush Error Clear"
              }
            },
            "EPTSTA9": {
              "FRCESTALL": {
                "bit": 5,
                "description": "Stall Handshake Request"
              },
              "TOGGLESQ_STA": {
                "bit": 6,
                "description": "Toggle Sequencing",
                "width": 2
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data/KILL Bank"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete"
              },
              "TXRDY": {
                "bit": 11,
                "description": "TX Packet Ready"
              },
              "RX_SETUP": {
                "bit": 12,
                "description": "Received SETUP"
              },
              "STALL_SNT": {
                "bit": 13,
                "description": "Stall Sent"
              },
              "NAK_IN": {
                "bit": 14,
                "description": "NAK IN"
              },
              "NAK_OUT": {
                "bit": 15,
                "description": "NAK OUT"
              },
              "CURBK_CTLDIR": {
                "bit": 16,
                "description": "Current Bank/Control Direction",
                "width": 2
              },
              "BUSY_BANK_STA": {
                "bit": 18,
                "description": "Busy Bank Number",
                "width": 2
              },
              "BYTE_COUNT": {
                "bit": 20,
                "description": "UDPHS Byte Count",
                "width": 11
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet"
              }
            },
            "EPTSTA9_ISOENDPT": {
              "TOGGLESQ_STA": {
                "bit": 6,
                "description": "Toggle Sequencing",
                "width": 2
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data/KILL Bank"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete"
              },
              "TXRDY_TRER": {
                "bit": 11,
                "description": "TX Packet Ready/Transaction Error"
              },
              "ERR_FL_ISO": {
                "bit": 12,
                "description": "Error Flow"
              },
              "ERR_CRC_NTR": {
                "bit": 13,
                "description": "CRC ISO Error/Number of Transaction Error"
              },
              "ERR_FLUSH": {
                "bit": 14,
                "description": "Bank Flush Error"
              },
              "CURBK": {
                "bit": 16,
                "description": "Current Bank",
                "width": 2
              },
              "BUSY_BANK_STA": {
                "bit": 18,
                "description": "Busy Bank Number",
                "width": 2
              },
              "BYTE_COUNT": {
                "bit": 20,
                "description": "UDPHS Byte Count",
                "width": 11
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet"
              }
            },
            "EPTCFG10": {
              "EPT_SIZE": {
                "bit": 0,
                "description": "Endpoint Size",
                "width": 3
              },
              "EPT_DIR": {
                "bit": 3,
                "description": "Endpoint Direction"
              },
              "EPT_TYPE": {
                "bit": 4,
                "description": "Endpoint Type",
                "width": 2
              },
              "BK_NUMBER": {
                "bit": 6,
                "description": "Number of Banks",
                "width": 2
              },
              "NB_TRANS": {
                "bit": 8,
                "description": "Number Of Transaction per Microframe",
                "width": 2
              },
              "EPT_MAPD": {
                "bit": 31,
                "description": "Endpoint Mapped"
              }
            },
            "EPTCTLENB10": {
              "EPT_ENABL": {
                "bit": 0,
                "description": "Endpoint Enable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Enable"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupts Disable DMA"
              },
              "NYET_DIS": {
                "bit": 4,
                "description": "NYET Disable (Only for High Speed Bulk OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Enable"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Enable"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Enable"
              },
              "TXRDY": {
                "bit": 11,
                "description": "TX Packet Ready Interrupt Enable"
              },
              "RX_SETUP": {
                "bit": 12,
                "description": "Received SETUP"
              },
              "STALL_SNT": {
                "bit": 13,
                "description": "Stall Sent Interrupt Enable"
              },
              "NAK_IN": {
                "bit": 14,
                "description": "NAKIN Interrupt Enable"
              },
              "NAK_OUT": {
                "bit": 15,
                "description": "NAKOUT Interrupt Enable"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Enable"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Send/Short Packet Interrupt Enable"
              }
            },
            "EPTCTLENB10_ISOENDPT": {
              "EPT_ENABL": {
                "bit": 0,
                "description": "Endpoint Enable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Enable"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupts Disable DMA"
              },
              "DATAX_RX": {
                "bit": 6,
                "description": "DATAx Interrupt Enable (Only for high bandwidth Isochronous OUT endpoints)"
              },
              "MDATA_RX": {
                "bit": 7,
                "description": "MDATA Interrupt Enable (Only for high bandwidth Isochronous OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Enable"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Enable"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Enable"
              },
              "TXRDY_TRER": {
                "bit": 11,
                "description": "TX Packet Ready/Transaction Error Interrupt Enable"
              },
              "ERR_FL_ISO": {
                "bit": 12,
                "description": "Error Flow Interrupt Enable"
              },
              "ERR_CRC_NTR": {
                "bit": 13,
                "description": "ISO CRC Error/Number of Transaction Error Interrupt Enable"
              },
              "ERR_FLUSH": {
                "bit": 14,
                "description": "Bank Flush Error Interrupt Enable"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Enable"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Send/Short Packet Interrupt Enable"
              }
            },
            "EPTCTLDIS10": {
              "EPT_DISABL": {
                "bit": 0,
                "description": "Endpoint Disable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Disable"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupts Disable DMA"
              },
              "NYET_DIS": {
                "bit": 4,
                "description": "NYET Enable (Only for High Speed Bulk OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Disable"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Disable"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Disable"
              },
              "TXRDY": {
                "bit": 11,
                "description": "TX Packet Ready Interrupt Disable"
              },
              "RX_SETUP": {
                "bit": 12,
                "description": "Received SETUP Interrupt Disable"
              },
              "STALL_SNT": {
                "bit": 13,
                "description": "Stall Sent Interrupt Disable"
              },
              "NAK_IN": {
                "bit": 14,
                "description": "NAKIN Interrupt Disable"
              },
              "NAK_OUT": {
                "bit": 15,
                "description": "NAKOUT Interrupt Disable"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Disable"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Interrupt Disable"
              }
            },
            "EPTCTLDIS10_ISOENDPT": {
              "EPT_DISABL": {
                "bit": 0,
                "description": "Endpoint Disable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Disable"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupts Disable DMA"
              },
              "DATAX_RX": {
                "bit": 6,
                "description": "DATAx Interrupt Disable (Only for High Bandwidth Isochronous OUT endpoints)"
              },
              "MDATA_RX": {
                "bit": 7,
                "description": "MDATA Interrupt Disable (Only for High Bandwidth Isochronous OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Disable"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Disable"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Disable"
              },
              "TXRDY_TRER": {
                "bit": 11,
                "description": "TX Packet Ready/Transaction Error Interrupt Disable"
              },
              "ERR_FL_ISO": {
                "bit": 12,
                "description": "Error Flow Interrupt Disable"
              },
              "ERR_CRC_NTR": {
                "bit": 13,
                "description": "ISO CRC Error/Number of Transaction Error Interrupt Disable"
              },
              "ERR_FLUSH": {
                "bit": 14,
                "description": "bank flush error Interrupt Disable"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Disable"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Interrupt Disable"
              }
            },
            "EPTCTL10": {
              "EPT_ENABL": {
                "bit": 0,
                "description": "Endpoint Enable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Enabled (Not for CONTROL Endpoints)"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupt Disables DMA"
              },
              "NYET_DIS": {
                "bit": 4,
                "description": "NYET Disable (Only for High Speed Bulk OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Enabled"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Enabled"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Enabled"
              },
              "TXRDY": {
                "bit": 11,
                "description": "TX Packet Ready Interrupt Enabled"
              },
              "RX_SETUP": {
                "bit": 12,
                "description": "Received SETUP Interrupt Enabled"
              },
              "STALL_SNT": {
                "bit": 13,
                "description": "Stall Sent Interrupt Enabled"
              },
              "NAK_IN": {
                "bit": 14,
                "description": "NAKIN Interrupt Enabled"
              },
              "NAK_OUT": {
                "bit": 15,
                "description": "NAKOUT Interrupt Enabled"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Enabled"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Interrupt Enabled"
              }
            },
            "EPTCTL10_ISOENDPT": {
              "EPT_ENABL": {
                "bit": 0,
                "description": "Endpoint Enable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Enabled"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupt Disables DMA"
              },
              "DATAX_RX": {
                "bit": 6,
                "description": "DATAx Interrupt Enabled (Only for High Bandwidth Isochronous OUT endpoints)"
              },
              "MDATA_RX": {
                "bit": 7,
                "description": "MDATA Interrupt Enabled (Only for High Bandwidth Isochronous OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Enabled"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Enabled"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Enabled"
              },
              "TXRDY_TRER": {
                "bit": 11,
                "description": "TX Packet Ready/Transaction Error Interrupt Enabled"
              },
              "ERR_FL_ISO": {
                "bit": 12,
                "description": "Error Flow Interrupt Enabled"
              },
              "ERR_CRC_NTR": {
                "bit": 13,
                "description": "ISO CRC Error/Number of Transaction Error Interrupt Enabled"
              },
              "ERR_FLUSH": {
                "bit": 14,
                "description": "Bank Flush Error Interrupt Enabled"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Enabled"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Interrupt Enabled"
              }
            },
            "EPTSETSTA10": {
              "FRCESTALL": {
                "bit": 5,
                "description": "Stall Handshake Request Set"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "KILL Bank Set (for IN Endpoint)"
              },
              "TXRDY": {
                "bit": 11,
                "description": "TX Packet Ready Set"
              }
            },
            "EPTSETSTA10_ISOENDPT": {
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "KILL Bank Set (for IN Endpoint)"
              },
              "TXRDY_TRER": {
                "bit": 11,
                "description": "TX Packet Ready Set"
              }
            },
            "EPTCLRSTA10": {
              "FRCESTALL": {
                "bit": 5,
                "description": "Stall Handshake Request Clear"
              },
              "TOGGLESQ": {
                "bit": 6,
                "description": "Data Toggle Clear"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Clear"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Clear"
              },
              "RX_SETUP": {
                "bit": 12,
                "description": "Received SETUP Clear"
              },
              "STALL_SNT": {
                "bit": 13,
                "description": "Stall Sent Clear"
              },
              "NAK_IN": {
                "bit": 14,
                "description": "NAKIN Clear"
              },
              "NAK_OUT": {
                "bit": 15,
                "description": "NAKOUT Clear"
              }
            },
            "EPTCLRSTA10_ISOENDPT": {
              "TOGGLESQ": {
                "bit": 6,
                "description": "Data Toggle Clear"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Clear"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Clear"
              },
              "ERR_FL_ISO": {
                "bit": 12,
                "description": "Error Flow Clear"
              },
              "ERR_CRC_NTR": {
                "bit": 13,
                "description": "Number of Transaction Error Clear"
              },
              "ERR_FLUSH": {
                "bit": 14,
                "description": "Bank Flush Error Clear"
              }
            },
            "EPTSTA10": {
              "FRCESTALL": {
                "bit": 5,
                "description": "Stall Handshake Request"
              },
              "TOGGLESQ_STA": {
                "bit": 6,
                "description": "Toggle Sequencing",
                "width": 2
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data/KILL Bank"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete"
              },
              "TXRDY": {
                "bit": 11,
                "description": "TX Packet Ready"
              },
              "RX_SETUP": {
                "bit": 12,
                "description": "Received SETUP"
              },
              "STALL_SNT": {
                "bit": 13,
                "description": "Stall Sent"
              },
              "NAK_IN": {
                "bit": 14,
                "description": "NAK IN"
              },
              "NAK_OUT": {
                "bit": 15,
                "description": "NAK OUT"
              },
              "CURBK_CTLDIR": {
                "bit": 16,
                "description": "Current Bank/Control Direction",
                "width": 2
              },
              "BUSY_BANK_STA": {
                "bit": 18,
                "description": "Busy Bank Number",
                "width": 2
              },
              "BYTE_COUNT": {
                "bit": 20,
                "description": "UDPHS Byte Count",
                "width": 11
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet"
              }
            },
            "EPTSTA10_ISOENDPT": {
              "TOGGLESQ_STA": {
                "bit": 6,
                "description": "Toggle Sequencing",
                "width": 2
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data/KILL Bank"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete"
              },
              "TXRDY_TRER": {
                "bit": 11,
                "description": "TX Packet Ready/Transaction Error"
              },
              "ERR_FL_ISO": {
                "bit": 12,
                "description": "Error Flow"
              },
              "ERR_CRC_NTR": {
                "bit": 13,
                "description": "CRC ISO Error/Number of Transaction Error"
              },
              "ERR_FLUSH": {
                "bit": 14,
                "description": "Bank Flush Error"
              },
              "CURBK": {
                "bit": 16,
                "description": "Current Bank",
                "width": 2
              },
              "BUSY_BANK_STA": {
                "bit": 18,
                "description": "Busy Bank Number",
                "width": 2
              },
              "BYTE_COUNT": {
                "bit": 20,
                "description": "UDPHS Byte Count",
                "width": 11
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet"
              }
            },
            "EPTCFG11": {
              "EPT_SIZE": {
                "bit": 0,
                "description": "Endpoint Size",
                "width": 3
              },
              "EPT_DIR": {
                "bit": 3,
                "description": "Endpoint Direction"
              },
              "EPT_TYPE": {
                "bit": 4,
                "description": "Endpoint Type",
                "width": 2
              },
              "BK_NUMBER": {
                "bit": 6,
                "description": "Number of Banks",
                "width": 2
              },
              "NB_TRANS": {
                "bit": 8,
                "description": "Number Of Transaction per Microframe",
                "width": 2
              },
              "EPT_MAPD": {
                "bit": 31,
                "description": "Endpoint Mapped"
              }
            },
            "EPTCTLENB11": {
              "EPT_ENABL": {
                "bit": 0,
                "description": "Endpoint Enable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Enable"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupts Disable DMA"
              },
              "NYET_DIS": {
                "bit": 4,
                "description": "NYET Disable (Only for High Speed Bulk OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Enable"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Enable"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Enable"
              },
              "TXRDY": {
                "bit": 11,
                "description": "TX Packet Ready Interrupt Enable"
              },
              "RX_SETUP": {
                "bit": 12,
                "description": "Received SETUP"
              },
              "STALL_SNT": {
                "bit": 13,
                "description": "Stall Sent Interrupt Enable"
              },
              "NAK_IN": {
                "bit": 14,
                "description": "NAKIN Interrupt Enable"
              },
              "NAK_OUT": {
                "bit": 15,
                "description": "NAKOUT Interrupt Enable"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Enable"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Send/Short Packet Interrupt Enable"
              }
            },
            "EPTCTLENB11_ISOENDPT": {
              "EPT_ENABL": {
                "bit": 0,
                "description": "Endpoint Enable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Enable"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupts Disable DMA"
              },
              "DATAX_RX": {
                "bit": 6,
                "description": "DATAx Interrupt Enable (Only for high bandwidth Isochronous OUT endpoints)"
              },
              "MDATA_RX": {
                "bit": 7,
                "description": "MDATA Interrupt Enable (Only for high bandwidth Isochronous OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Enable"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Enable"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Enable"
              },
              "TXRDY_TRER": {
                "bit": 11,
                "description": "TX Packet Ready/Transaction Error Interrupt Enable"
              },
              "ERR_FL_ISO": {
                "bit": 12,
                "description": "Error Flow Interrupt Enable"
              },
              "ERR_CRC_NTR": {
                "bit": 13,
                "description": "ISO CRC Error/Number of Transaction Error Interrupt Enable"
              },
              "ERR_FLUSH": {
                "bit": 14,
                "description": "Bank Flush Error Interrupt Enable"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Enable"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Send/Short Packet Interrupt Enable"
              }
            },
            "EPTCTLDIS11": {
              "EPT_DISABL": {
                "bit": 0,
                "description": "Endpoint Disable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Disable"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupts Disable DMA"
              },
              "NYET_DIS": {
                "bit": 4,
                "description": "NYET Enable (Only for High Speed Bulk OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Disable"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Disable"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Disable"
              },
              "TXRDY": {
                "bit": 11,
                "description": "TX Packet Ready Interrupt Disable"
              },
              "RX_SETUP": {
                "bit": 12,
                "description": "Received SETUP Interrupt Disable"
              },
              "STALL_SNT": {
                "bit": 13,
                "description": "Stall Sent Interrupt Disable"
              },
              "NAK_IN": {
                "bit": 14,
                "description": "NAKIN Interrupt Disable"
              },
              "NAK_OUT": {
                "bit": 15,
                "description": "NAKOUT Interrupt Disable"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Disable"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Interrupt Disable"
              }
            },
            "EPTCTLDIS11_ISOENDPT": {
              "EPT_DISABL": {
                "bit": 0,
                "description": "Endpoint Disable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Disable"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupts Disable DMA"
              },
              "DATAX_RX": {
                "bit": 6,
                "description": "DATAx Interrupt Disable (Only for High Bandwidth Isochronous OUT endpoints)"
              },
              "MDATA_RX": {
                "bit": 7,
                "description": "MDATA Interrupt Disable (Only for High Bandwidth Isochronous OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Disable"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Disable"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Disable"
              },
              "TXRDY_TRER": {
                "bit": 11,
                "description": "TX Packet Ready/Transaction Error Interrupt Disable"
              },
              "ERR_FL_ISO": {
                "bit": 12,
                "description": "Error Flow Interrupt Disable"
              },
              "ERR_CRC_NTR": {
                "bit": 13,
                "description": "ISO CRC Error/Number of Transaction Error Interrupt Disable"
              },
              "ERR_FLUSH": {
                "bit": 14,
                "description": "bank flush error Interrupt Disable"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Disable"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Interrupt Disable"
              }
            },
            "EPTCTL11": {
              "EPT_ENABL": {
                "bit": 0,
                "description": "Endpoint Enable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Enabled (Not for CONTROL Endpoints)"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupt Disables DMA"
              },
              "NYET_DIS": {
                "bit": 4,
                "description": "NYET Disable (Only for High Speed Bulk OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Enabled"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Enabled"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Enabled"
              },
              "TXRDY": {
                "bit": 11,
                "description": "TX Packet Ready Interrupt Enabled"
              },
              "RX_SETUP": {
                "bit": 12,
                "description": "Received SETUP Interrupt Enabled"
              },
              "STALL_SNT": {
                "bit": 13,
                "description": "Stall Sent Interrupt Enabled"
              },
              "NAK_IN": {
                "bit": 14,
                "description": "NAKIN Interrupt Enabled"
              },
              "NAK_OUT": {
                "bit": 15,
                "description": "NAKOUT Interrupt Enabled"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Enabled"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Interrupt Enabled"
              }
            },
            "EPTCTL11_ISOENDPT": {
              "EPT_ENABL": {
                "bit": 0,
                "description": "Endpoint Enable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Enabled"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupt Disables DMA"
              },
              "DATAX_RX": {
                "bit": 6,
                "description": "DATAx Interrupt Enabled (Only for High Bandwidth Isochronous OUT endpoints)"
              },
              "MDATA_RX": {
                "bit": 7,
                "description": "MDATA Interrupt Enabled (Only for High Bandwidth Isochronous OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Enabled"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Enabled"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Enabled"
              },
              "TXRDY_TRER": {
                "bit": 11,
                "description": "TX Packet Ready/Transaction Error Interrupt Enabled"
              },
              "ERR_FL_ISO": {
                "bit": 12,
                "description": "Error Flow Interrupt Enabled"
              },
              "ERR_CRC_NTR": {
                "bit": 13,
                "description": "ISO CRC Error/Number of Transaction Error Interrupt Enabled"
              },
              "ERR_FLUSH": {
                "bit": 14,
                "description": "Bank Flush Error Interrupt Enabled"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Enabled"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Interrupt Enabled"
              }
            },
            "EPTSETSTA11": {
              "FRCESTALL": {
                "bit": 5,
                "description": "Stall Handshake Request Set"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "KILL Bank Set (for IN Endpoint)"
              },
              "TXRDY": {
                "bit": 11,
                "description": "TX Packet Ready Set"
              }
            },
            "EPTSETSTA11_ISOENDPT": {
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "KILL Bank Set (for IN Endpoint)"
              },
              "TXRDY_TRER": {
                "bit": 11,
                "description": "TX Packet Ready Set"
              }
            },
            "EPTCLRSTA11": {
              "FRCESTALL": {
                "bit": 5,
                "description": "Stall Handshake Request Clear"
              },
              "TOGGLESQ": {
                "bit": 6,
                "description": "Data Toggle Clear"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Clear"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Clear"
              },
              "RX_SETUP": {
                "bit": 12,
                "description": "Received SETUP Clear"
              },
              "STALL_SNT": {
                "bit": 13,
                "description": "Stall Sent Clear"
              },
              "NAK_IN": {
                "bit": 14,
                "description": "NAKIN Clear"
              },
              "NAK_OUT": {
                "bit": 15,
                "description": "NAKOUT Clear"
              }
            },
            "EPTCLRSTA11_ISOENDPT": {
              "TOGGLESQ": {
                "bit": 6,
                "description": "Data Toggle Clear"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Clear"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Clear"
              },
              "ERR_FL_ISO": {
                "bit": 12,
                "description": "Error Flow Clear"
              },
              "ERR_CRC_NTR": {
                "bit": 13,
                "description": "Number of Transaction Error Clear"
              },
              "ERR_FLUSH": {
                "bit": 14,
                "description": "Bank Flush Error Clear"
              }
            },
            "EPTSTA11": {
              "FRCESTALL": {
                "bit": 5,
                "description": "Stall Handshake Request"
              },
              "TOGGLESQ_STA": {
                "bit": 6,
                "description": "Toggle Sequencing",
                "width": 2
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data/KILL Bank"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete"
              },
              "TXRDY": {
                "bit": 11,
                "description": "TX Packet Ready"
              },
              "RX_SETUP": {
                "bit": 12,
                "description": "Received SETUP"
              },
              "STALL_SNT": {
                "bit": 13,
                "description": "Stall Sent"
              },
              "NAK_IN": {
                "bit": 14,
                "description": "NAK IN"
              },
              "NAK_OUT": {
                "bit": 15,
                "description": "NAK OUT"
              },
              "CURBK_CTLDIR": {
                "bit": 16,
                "description": "Current Bank/Control Direction",
                "width": 2
              },
              "BUSY_BANK_STA": {
                "bit": 18,
                "description": "Busy Bank Number",
                "width": 2
              },
              "BYTE_COUNT": {
                "bit": 20,
                "description": "UDPHS Byte Count",
                "width": 11
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet"
              }
            },
            "EPTSTA11_ISOENDPT": {
              "TOGGLESQ_STA": {
                "bit": 6,
                "description": "Toggle Sequencing",
                "width": 2
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data/KILL Bank"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete"
              },
              "TXRDY_TRER": {
                "bit": 11,
                "description": "TX Packet Ready/Transaction Error"
              },
              "ERR_FL_ISO": {
                "bit": 12,
                "description": "Error Flow"
              },
              "ERR_CRC_NTR": {
                "bit": 13,
                "description": "CRC ISO Error/Number of Transaction Error"
              },
              "ERR_FLUSH": {
                "bit": 14,
                "description": "Bank Flush Error"
              },
              "CURBK": {
                "bit": 16,
                "description": "Current Bank",
                "width": 2
              },
              "BUSY_BANK_STA": {
                "bit": 18,
                "description": "Busy Bank Number",
                "width": 2
              },
              "BYTE_COUNT": {
                "bit": 20,
                "description": "UDPHS Byte Count",
                "width": 11
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet"
              }
            },
            "EPTCFG12": {
              "EPT_SIZE": {
                "bit": 0,
                "description": "Endpoint Size",
                "width": 3
              },
              "EPT_DIR": {
                "bit": 3,
                "description": "Endpoint Direction"
              },
              "EPT_TYPE": {
                "bit": 4,
                "description": "Endpoint Type",
                "width": 2
              },
              "BK_NUMBER": {
                "bit": 6,
                "description": "Number of Banks",
                "width": 2
              },
              "NB_TRANS": {
                "bit": 8,
                "description": "Number Of Transaction per Microframe",
                "width": 2
              },
              "EPT_MAPD": {
                "bit": 31,
                "description": "Endpoint Mapped"
              }
            },
            "EPTCTLENB12": {
              "EPT_ENABL": {
                "bit": 0,
                "description": "Endpoint Enable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Enable"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupts Disable DMA"
              },
              "NYET_DIS": {
                "bit": 4,
                "description": "NYET Disable (Only for High Speed Bulk OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Enable"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Enable"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Enable"
              },
              "TXRDY": {
                "bit": 11,
                "description": "TX Packet Ready Interrupt Enable"
              },
              "RX_SETUP": {
                "bit": 12,
                "description": "Received SETUP"
              },
              "STALL_SNT": {
                "bit": 13,
                "description": "Stall Sent Interrupt Enable"
              },
              "NAK_IN": {
                "bit": 14,
                "description": "NAKIN Interrupt Enable"
              },
              "NAK_OUT": {
                "bit": 15,
                "description": "NAKOUT Interrupt Enable"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Enable"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Send/Short Packet Interrupt Enable"
              }
            },
            "EPTCTLENB12_ISOENDPT": {
              "EPT_ENABL": {
                "bit": 0,
                "description": "Endpoint Enable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Enable"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupts Disable DMA"
              },
              "DATAX_RX": {
                "bit": 6,
                "description": "DATAx Interrupt Enable (Only for high bandwidth Isochronous OUT endpoints)"
              },
              "MDATA_RX": {
                "bit": 7,
                "description": "MDATA Interrupt Enable (Only for high bandwidth Isochronous OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Enable"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Enable"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Enable"
              },
              "TXRDY_TRER": {
                "bit": 11,
                "description": "TX Packet Ready/Transaction Error Interrupt Enable"
              },
              "ERR_FL_ISO": {
                "bit": 12,
                "description": "Error Flow Interrupt Enable"
              },
              "ERR_CRC_NTR": {
                "bit": 13,
                "description": "ISO CRC Error/Number of Transaction Error Interrupt Enable"
              },
              "ERR_FLUSH": {
                "bit": 14,
                "description": "Bank Flush Error Interrupt Enable"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Enable"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Send/Short Packet Interrupt Enable"
              }
            },
            "EPTCTLDIS12": {
              "EPT_DISABL": {
                "bit": 0,
                "description": "Endpoint Disable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Disable"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupts Disable DMA"
              },
              "NYET_DIS": {
                "bit": 4,
                "description": "NYET Enable (Only for High Speed Bulk OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Disable"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Disable"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Disable"
              },
              "TXRDY": {
                "bit": 11,
                "description": "TX Packet Ready Interrupt Disable"
              },
              "RX_SETUP": {
                "bit": 12,
                "description": "Received SETUP Interrupt Disable"
              },
              "STALL_SNT": {
                "bit": 13,
                "description": "Stall Sent Interrupt Disable"
              },
              "NAK_IN": {
                "bit": 14,
                "description": "NAKIN Interrupt Disable"
              },
              "NAK_OUT": {
                "bit": 15,
                "description": "NAKOUT Interrupt Disable"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Disable"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Interrupt Disable"
              }
            },
            "EPTCTLDIS12_ISOENDPT": {
              "EPT_DISABL": {
                "bit": 0,
                "description": "Endpoint Disable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Disable"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupts Disable DMA"
              },
              "DATAX_RX": {
                "bit": 6,
                "description": "DATAx Interrupt Disable (Only for High Bandwidth Isochronous OUT endpoints)"
              },
              "MDATA_RX": {
                "bit": 7,
                "description": "MDATA Interrupt Disable (Only for High Bandwidth Isochronous OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Disable"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Disable"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Disable"
              },
              "TXRDY_TRER": {
                "bit": 11,
                "description": "TX Packet Ready/Transaction Error Interrupt Disable"
              },
              "ERR_FL_ISO": {
                "bit": 12,
                "description": "Error Flow Interrupt Disable"
              },
              "ERR_CRC_NTR": {
                "bit": 13,
                "description": "ISO CRC Error/Number of Transaction Error Interrupt Disable"
              },
              "ERR_FLUSH": {
                "bit": 14,
                "description": "bank flush error Interrupt Disable"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Disable"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Interrupt Disable"
              }
            },
            "EPTCTL12": {
              "EPT_ENABL": {
                "bit": 0,
                "description": "Endpoint Enable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Enabled (Not for CONTROL Endpoints)"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupt Disables DMA"
              },
              "NYET_DIS": {
                "bit": 4,
                "description": "NYET Disable (Only for High Speed Bulk OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Enabled"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Enabled"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Enabled"
              },
              "TXRDY": {
                "bit": 11,
                "description": "TX Packet Ready Interrupt Enabled"
              },
              "RX_SETUP": {
                "bit": 12,
                "description": "Received SETUP Interrupt Enabled"
              },
              "STALL_SNT": {
                "bit": 13,
                "description": "Stall Sent Interrupt Enabled"
              },
              "NAK_IN": {
                "bit": 14,
                "description": "NAKIN Interrupt Enabled"
              },
              "NAK_OUT": {
                "bit": 15,
                "description": "NAKOUT Interrupt Enabled"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Enabled"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Interrupt Enabled"
              }
            },
            "EPTCTL12_ISOENDPT": {
              "EPT_ENABL": {
                "bit": 0,
                "description": "Endpoint Enable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Enabled"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupt Disables DMA"
              },
              "DATAX_RX": {
                "bit": 6,
                "description": "DATAx Interrupt Enabled (Only for High Bandwidth Isochronous OUT endpoints)"
              },
              "MDATA_RX": {
                "bit": 7,
                "description": "MDATA Interrupt Enabled (Only for High Bandwidth Isochronous OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Enabled"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Enabled"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Enabled"
              },
              "TXRDY_TRER": {
                "bit": 11,
                "description": "TX Packet Ready/Transaction Error Interrupt Enabled"
              },
              "ERR_FL_ISO": {
                "bit": 12,
                "description": "Error Flow Interrupt Enabled"
              },
              "ERR_CRC_NTR": {
                "bit": 13,
                "description": "ISO CRC Error/Number of Transaction Error Interrupt Enabled"
              },
              "ERR_FLUSH": {
                "bit": 14,
                "description": "Bank Flush Error Interrupt Enabled"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Enabled"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Interrupt Enabled"
              }
            },
            "EPTSETSTA12": {
              "FRCESTALL": {
                "bit": 5,
                "description": "Stall Handshake Request Set"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "KILL Bank Set (for IN Endpoint)"
              },
              "TXRDY": {
                "bit": 11,
                "description": "TX Packet Ready Set"
              }
            },
            "EPTSETSTA12_ISOENDPT": {
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "KILL Bank Set (for IN Endpoint)"
              },
              "TXRDY_TRER": {
                "bit": 11,
                "description": "TX Packet Ready Set"
              }
            },
            "EPTCLRSTA12": {
              "FRCESTALL": {
                "bit": 5,
                "description": "Stall Handshake Request Clear"
              },
              "TOGGLESQ": {
                "bit": 6,
                "description": "Data Toggle Clear"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Clear"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Clear"
              },
              "RX_SETUP": {
                "bit": 12,
                "description": "Received SETUP Clear"
              },
              "STALL_SNT": {
                "bit": 13,
                "description": "Stall Sent Clear"
              },
              "NAK_IN": {
                "bit": 14,
                "description": "NAKIN Clear"
              },
              "NAK_OUT": {
                "bit": 15,
                "description": "NAKOUT Clear"
              }
            },
            "EPTCLRSTA12_ISOENDPT": {
              "TOGGLESQ": {
                "bit": 6,
                "description": "Data Toggle Clear"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Clear"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Clear"
              },
              "ERR_FL_ISO": {
                "bit": 12,
                "description": "Error Flow Clear"
              },
              "ERR_CRC_NTR": {
                "bit": 13,
                "description": "Number of Transaction Error Clear"
              },
              "ERR_FLUSH": {
                "bit": 14,
                "description": "Bank Flush Error Clear"
              }
            },
            "EPTSTA12": {
              "FRCESTALL": {
                "bit": 5,
                "description": "Stall Handshake Request"
              },
              "TOGGLESQ_STA": {
                "bit": 6,
                "description": "Toggle Sequencing",
                "width": 2
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data/KILL Bank"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete"
              },
              "TXRDY": {
                "bit": 11,
                "description": "TX Packet Ready"
              },
              "RX_SETUP": {
                "bit": 12,
                "description": "Received SETUP"
              },
              "STALL_SNT": {
                "bit": 13,
                "description": "Stall Sent"
              },
              "NAK_IN": {
                "bit": 14,
                "description": "NAK IN"
              },
              "NAK_OUT": {
                "bit": 15,
                "description": "NAK OUT"
              },
              "CURBK_CTLDIR": {
                "bit": 16,
                "description": "Current Bank/Control Direction",
                "width": 2
              },
              "BUSY_BANK_STA": {
                "bit": 18,
                "description": "Busy Bank Number",
                "width": 2
              },
              "BYTE_COUNT": {
                "bit": 20,
                "description": "UDPHS Byte Count",
                "width": 11
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet"
              }
            },
            "EPTSTA12_ISOENDPT": {
              "TOGGLESQ_STA": {
                "bit": 6,
                "description": "Toggle Sequencing",
                "width": 2
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data/KILL Bank"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete"
              },
              "TXRDY_TRER": {
                "bit": 11,
                "description": "TX Packet Ready/Transaction Error"
              },
              "ERR_FL_ISO": {
                "bit": 12,
                "description": "Error Flow"
              },
              "ERR_CRC_NTR": {
                "bit": 13,
                "description": "CRC ISO Error/Number of Transaction Error"
              },
              "ERR_FLUSH": {
                "bit": 14,
                "description": "Bank Flush Error"
              },
              "CURBK": {
                "bit": 16,
                "description": "Current Bank",
                "width": 2
              },
              "BUSY_BANK_STA": {
                "bit": 18,
                "description": "Busy Bank Number",
                "width": 2
              },
              "BYTE_COUNT": {
                "bit": 20,
                "description": "UDPHS Byte Count",
                "width": 11
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet"
              }
            },
            "EPTCFG13": {
              "EPT_SIZE": {
                "bit": 0,
                "description": "Endpoint Size",
                "width": 3
              },
              "EPT_DIR": {
                "bit": 3,
                "description": "Endpoint Direction"
              },
              "EPT_TYPE": {
                "bit": 4,
                "description": "Endpoint Type",
                "width": 2
              },
              "BK_NUMBER": {
                "bit": 6,
                "description": "Number of Banks",
                "width": 2
              },
              "NB_TRANS": {
                "bit": 8,
                "description": "Number Of Transaction per Microframe",
                "width": 2
              },
              "EPT_MAPD": {
                "bit": 31,
                "description": "Endpoint Mapped"
              }
            },
            "EPTCTLENB13": {
              "EPT_ENABL": {
                "bit": 0,
                "description": "Endpoint Enable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Enable"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupts Disable DMA"
              },
              "NYET_DIS": {
                "bit": 4,
                "description": "NYET Disable (Only for High Speed Bulk OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Enable"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Enable"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Enable"
              },
              "TXRDY": {
                "bit": 11,
                "description": "TX Packet Ready Interrupt Enable"
              },
              "RX_SETUP": {
                "bit": 12,
                "description": "Received SETUP"
              },
              "STALL_SNT": {
                "bit": 13,
                "description": "Stall Sent Interrupt Enable"
              },
              "NAK_IN": {
                "bit": 14,
                "description": "NAKIN Interrupt Enable"
              },
              "NAK_OUT": {
                "bit": 15,
                "description": "NAKOUT Interrupt Enable"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Enable"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Send/Short Packet Interrupt Enable"
              }
            },
            "EPTCTLENB13_ISOENDPT": {
              "EPT_ENABL": {
                "bit": 0,
                "description": "Endpoint Enable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Enable"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupts Disable DMA"
              },
              "DATAX_RX": {
                "bit": 6,
                "description": "DATAx Interrupt Enable (Only for high bandwidth Isochronous OUT endpoints)"
              },
              "MDATA_RX": {
                "bit": 7,
                "description": "MDATA Interrupt Enable (Only for high bandwidth Isochronous OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Enable"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Enable"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Enable"
              },
              "TXRDY_TRER": {
                "bit": 11,
                "description": "TX Packet Ready/Transaction Error Interrupt Enable"
              },
              "ERR_FL_ISO": {
                "bit": 12,
                "description": "Error Flow Interrupt Enable"
              },
              "ERR_CRC_NTR": {
                "bit": 13,
                "description": "ISO CRC Error/Number of Transaction Error Interrupt Enable"
              },
              "ERR_FLUSH": {
                "bit": 14,
                "description": "Bank Flush Error Interrupt Enable"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Enable"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Send/Short Packet Interrupt Enable"
              }
            },
            "EPTCTLDIS13": {
              "EPT_DISABL": {
                "bit": 0,
                "description": "Endpoint Disable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Disable"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupts Disable DMA"
              },
              "NYET_DIS": {
                "bit": 4,
                "description": "NYET Enable (Only for High Speed Bulk OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Disable"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Disable"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Disable"
              },
              "TXRDY": {
                "bit": 11,
                "description": "TX Packet Ready Interrupt Disable"
              },
              "RX_SETUP": {
                "bit": 12,
                "description": "Received SETUP Interrupt Disable"
              },
              "STALL_SNT": {
                "bit": 13,
                "description": "Stall Sent Interrupt Disable"
              },
              "NAK_IN": {
                "bit": 14,
                "description": "NAKIN Interrupt Disable"
              },
              "NAK_OUT": {
                "bit": 15,
                "description": "NAKOUT Interrupt Disable"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Disable"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Interrupt Disable"
              }
            },
            "EPTCTLDIS13_ISOENDPT": {
              "EPT_DISABL": {
                "bit": 0,
                "description": "Endpoint Disable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Disable"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupts Disable DMA"
              },
              "DATAX_RX": {
                "bit": 6,
                "description": "DATAx Interrupt Disable (Only for High Bandwidth Isochronous OUT endpoints)"
              },
              "MDATA_RX": {
                "bit": 7,
                "description": "MDATA Interrupt Disable (Only for High Bandwidth Isochronous OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Disable"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Disable"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Disable"
              },
              "TXRDY_TRER": {
                "bit": 11,
                "description": "TX Packet Ready/Transaction Error Interrupt Disable"
              },
              "ERR_FL_ISO": {
                "bit": 12,
                "description": "Error Flow Interrupt Disable"
              },
              "ERR_CRC_NTR": {
                "bit": 13,
                "description": "ISO CRC Error/Number of Transaction Error Interrupt Disable"
              },
              "ERR_FLUSH": {
                "bit": 14,
                "description": "bank flush error Interrupt Disable"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Disable"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Interrupt Disable"
              }
            },
            "EPTCTL13": {
              "EPT_ENABL": {
                "bit": 0,
                "description": "Endpoint Enable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Enabled (Not for CONTROL Endpoints)"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupt Disables DMA"
              },
              "NYET_DIS": {
                "bit": 4,
                "description": "NYET Disable (Only for High Speed Bulk OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Enabled"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Enabled"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Enabled"
              },
              "TXRDY": {
                "bit": 11,
                "description": "TX Packet Ready Interrupt Enabled"
              },
              "RX_SETUP": {
                "bit": 12,
                "description": "Received SETUP Interrupt Enabled"
              },
              "STALL_SNT": {
                "bit": 13,
                "description": "Stall Sent Interrupt Enabled"
              },
              "NAK_IN": {
                "bit": 14,
                "description": "NAKIN Interrupt Enabled"
              },
              "NAK_OUT": {
                "bit": 15,
                "description": "NAKOUT Interrupt Enabled"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Enabled"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Interrupt Enabled"
              }
            },
            "EPTCTL13_ISOENDPT": {
              "EPT_ENABL": {
                "bit": 0,
                "description": "Endpoint Enable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Enabled"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupt Disables DMA"
              },
              "DATAX_RX": {
                "bit": 6,
                "description": "DATAx Interrupt Enabled (Only for High Bandwidth Isochronous OUT endpoints)"
              },
              "MDATA_RX": {
                "bit": 7,
                "description": "MDATA Interrupt Enabled (Only for High Bandwidth Isochronous OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Enabled"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Enabled"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Enabled"
              },
              "TXRDY_TRER": {
                "bit": 11,
                "description": "TX Packet Ready/Transaction Error Interrupt Enabled"
              },
              "ERR_FL_ISO": {
                "bit": 12,
                "description": "Error Flow Interrupt Enabled"
              },
              "ERR_CRC_NTR": {
                "bit": 13,
                "description": "ISO CRC Error/Number of Transaction Error Interrupt Enabled"
              },
              "ERR_FLUSH": {
                "bit": 14,
                "description": "Bank Flush Error Interrupt Enabled"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Enabled"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Interrupt Enabled"
              }
            },
            "EPTSETSTA13": {
              "FRCESTALL": {
                "bit": 5,
                "description": "Stall Handshake Request Set"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "KILL Bank Set (for IN Endpoint)"
              },
              "TXRDY": {
                "bit": 11,
                "description": "TX Packet Ready Set"
              }
            },
            "EPTSETSTA13_ISOENDPT": {
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "KILL Bank Set (for IN Endpoint)"
              },
              "TXRDY_TRER": {
                "bit": 11,
                "description": "TX Packet Ready Set"
              }
            },
            "EPTCLRSTA13": {
              "FRCESTALL": {
                "bit": 5,
                "description": "Stall Handshake Request Clear"
              },
              "TOGGLESQ": {
                "bit": 6,
                "description": "Data Toggle Clear"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Clear"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Clear"
              },
              "RX_SETUP": {
                "bit": 12,
                "description": "Received SETUP Clear"
              },
              "STALL_SNT": {
                "bit": 13,
                "description": "Stall Sent Clear"
              },
              "NAK_IN": {
                "bit": 14,
                "description": "NAKIN Clear"
              },
              "NAK_OUT": {
                "bit": 15,
                "description": "NAKOUT Clear"
              }
            },
            "EPTCLRSTA13_ISOENDPT": {
              "TOGGLESQ": {
                "bit": 6,
                "description": "Data Toggle Clear"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Clear"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Clear"
              },
              "ERR_FL_ISO": {
                "bit": 12,
                "description": "Error Flow Clear"
              },
              "ERR_CRC_NTR": {
                "bit": 13,
                "description": "Number of Transaction Error Clear"
              },
              "ERR_FLUSH": {
                "bit": 14,
                "description": "Bank Flush Error Clear"
              }
            },
            "EPTSTA13": {
              "FRCESTALL": {
                "bit": 5,
                "description": "Stall Handshake Request"
              },
              "TOGGLESQ_STA": {
                "bit": 6,
                "description": "Toggle Sequencing",
                "width": 2
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data/KILL Bank"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete"
              },
              "TXRDY": {
                "bit": 11,
                "description": "TX Packet Ready"
              },
              "RX_SETUP": {
                "bit": 12,
                "description": "Received SETUP"
              },
              "STALL_SNT": {
                "bit": 13,
                "description": "Stall Sent"
              },
              "NAK_IN": {
                "bit": 14,
                "description": "NAK IN"
              },
              "NAK_OUT": {
                "bit": 15,
                "description": "NAK OUT"
              },
              "CURBK_CTLDIR": {
                "bit": 16,
                "description": "Current Bank/Control Direction",
                "width": 2
              },
              "BUSY_BANK_STA": {
                "bit": 18,
                "description": "Busy Bank Number",
                "width": 2
              },
              "BYTE_COUNT": {
                "bit": 20,
                "description": "UDPHS Byte Count",
                "width": 11
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet"
              }
            },
            "EPTSTA13_ISOENDPT": {
              "TOGGLESQ_STA": {
                "bit": 6,
                "description": "Toggle Sequencing",
                "width": 2
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data/KILL Bank"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete"
              },
              "TXRDY_TRER": {
                "bit": 11,
                "description": "TX Packet Ready/Transaction Error"
              },
              "ERR_FL_ISO": {
                "bit": 12,
                "description": "Error Flow"
              },
              "ERR_CRC_NTR": {
                "bit": 13,
                "description": "CRC ISO Error/Number of Transaction Error"
              },
              "ERR_FLUSH": {
                "bit": 14,
                "description": "Bank Flush Error"
              },
              "CURBK": {
                "bit": 16,
                "description": "Current Bank",
                "width": 2
              },
              "BUSY_BANK_STA": {
                "bit": 18,
                "description": "Busy Bank Number",
                "width": 2
              },
              "BYTE_COUNT": {
                "bit": 20,
                "description": "UDPHS Byte Count",
                "width": 11
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet"
              }
            },
            "EPTCFG14": {
              "EPT_SIZE": {
                "bit": 0,
                "description": "Endpoint Size",
                "width": 3
              },
              "EPT_DIR": {
                "bit": 3,
                "description": "Endpoint Direction"
              },
              "EPT_TYPE": {
                "bit": 4,
                "description": "Endpoint Type",
                "width": 2
              },
              "BK_NUMBER": {
                "bit": 6,
                "description": "Number of Banks",
                "width": 2
              },
              "NB_TRANS": {
                "bit": 8,
                "description": "Number Of Transaction per Microframe",
                "width": 2
              },
              "EPT_MAPD": {
                "bit": 31,
                "description": "Endpoint Mapped"
              }
            },
            "EPTCTLENB14": {
              "EPT_ENABL": {
                "bit": 0,
                "description": "Endpoint Enable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Enable"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupts Disable DMA"
              },
              "NYET_DIS": {
                "bit": 4,
                "description": "NYET Disable (Only for High Speed Bulk OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Enable"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Enable"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Enable"
              },
              "TXRDY": {
                "bit": 11,
                "description": "TX Packet Ready Interrupt Enable"
              },
              "RX_SETUP": {
                "bit": 12,
                "description": "Received SETUP"
              },
              "STALL_SNT": {
                "bit": 13,
                "description": "Stall Sent Interrupt Enable"
              },
              "NAK_IN": {
                "bit": 14,
                "description": "NAKIN Interrupt Enable"
              },
              "NAK_OUT": {
                "bit": 15,
                "description": "NAKOUT Interrupt Enable"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Enable"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Send/Short Packet Interrupt Enable"
              }
            },
            "EPTCTLENB14_ISOENDPT": {
              "EPT_ENABL": {
                "bit": 0,
                "description": "Endpoint Enable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Enable"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupts Disable DMA"
              },
              "DATAX_RX": {
                "bit": 6,
                "description": "DATAx Interrupt Enable (Only for high bandwidth Isochronous OUT endpoints)"
              },
              "MDATA_RX": {
                "bit": 7,
                "description": "MDATA Interrupt Enable (Only for high bandwidth Isochronous OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Enable"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Enable"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Enable"
              },
              "TXRDY_TRER": {
                "bit": 11,
                "description": "TX Packet Ready/Transaction Error Interrupt Enable"
              },
              "ERR_FL_ISO": {
                "bit": 12,
                "description": "Error Flow Interrupt Enable"
              },
              "ERR_CRC_NTR": {
                "bit": 13,
                "description": "ISO CRC Error/Number of Transaction Error Interrupt Enable"
              },
              "ERR_FLUSH": {
                "bit": 14,
                "description": "Bank Flush Error Interrupt Enable"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Enable"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Send/Short Packet Interrupt Enable"
              }
            },
            "EPTCTLDIS14": {
              "EPT_DISABL": {
                "bit": 0,
                "description": "Endpoint Disable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Disable"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupts Disable DMA"
              },
              "NYET_DIS": {
                "bit": 4,
                "description": "NYET Enable (Only for High Speed Bulk OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Disable"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Disable"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Disable"
              },
              "TXRDY": {
                "bit": 11,
                "description": "TX Packet Ready Interrupt Disable"
              },
              "RX_SETUP": {
                "bit": 12,
                "description": "Received SETUP Interrupt Disable"
              },
              "STALL_SNT": {
                "bit": 13,
                "description": "Stall Sent Interrupt Disable"
              },
              "NAK_IN": {
                "bit": 14,
                "description": "NAKIN Interrupt Disable"
              },
              "NAK_OUT": {
                "bit": 15,
                "description": "NAKOUT Interrupt Disable"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Disable"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Interrupt Disable"
              }
            },
            "EPTCTLDIS14_ISOENDPT": {
              "EPT_DISABL": {
                "bit": 0,
                "description": "Endpoint Disable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Disable"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupts Disable DMA"
              },
              "DATAX_RX": {
                "bit": 6,
                "description": "DATAx Interrupt Disable (Only for High Bandwidth Isochronous OUT endpoints)"
              },
              "MDATA_RX": {
                "bit": 7,
                "description": "MDATA Interrupt Disable (Only for High Bandwidth Isochronous OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Disable"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Disable"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Disable"
              },
              "TXRDY_TRER": {
                "bit": 11,
                "description": "TX Packet Ready/Transaction Error Interrupt Disable"
              },
              "ERR_FL_ISO": {
                "bit": 12,
                "description": "Error Flow Interrupt Disable"
              },
              "ERR_CRC_NTR": {
                "bit": 13,
                "description": "ISO CRC Error/Number of Transaction Error Interrupt Disable"
              },
              "ERR_FLUSH": {
                "bit": 14,
                "description": "bank flush error Interrupt Disable"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Disable"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Interrupt Disable"
              }
            },
            "EPTCTL14": {
              "EPT_ENABL": {
                "bit": 0,
                "description": "Endpoint Enable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Enabled (Not for CONTROL Endpoints)"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupt Disables DMA"
              },
              "NYET_DIS": {
                "bit": 4,
                "description": "NYET Disable (Only for High Speed Bulk OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Enabled"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Enabled"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Enabled"
              },
              "TXRDY": {
                "bit": 11,
                "description": "TX Packet Ready Interrupt Enabled"
              },
              "RX_SETUP": {
                "bit": 12,
                "description": "Received SETUP Interrupt Enabled"
              },
              "STALL_SNT": {
                "bit": 13,
                "description": "Stall Sent Interrupt Enabled"
              },
              "NAK_IN": {
                "bit": 14,
                "description": "NAKIN Interrupt Enabled"
              },
              "NAK_OUT": {
                "bit": 15,
                "description": "NAKOUT Interrupt Enabled"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Enabled"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Interrupt Enabled"
              }
            },
            "EPTCTL14_ISOENDPT": {
              "EPT_ENABL": {
                "bit": 0,
                "description": "Endpoint Enable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Enabled"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupt Disables DMA"
              },
              "DATAX_RX": {
                "bit": 6,
                "description": "DATAx Interrupt Enabled (Only for High Bandwidth Isochronous OUT endpoints)"
              },
              "MDATA_RX": {
                "bit": 7,
                "description": "MDATA Interrupt Enabled (Only for High Bandwidth Isochronous OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Enabled"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Enabled"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Enabled"
              },
              "TXRDY_TRER": {
                "bit": 11,
                "description": "TX Packet Ready/Transaction Error Interrupt Enabled"
              },
              "ERR_FL_ISO": {
                "bit": 12,
                "description": "Error Flow Interrupt Enabled"
              },
              "ERR_CRC_NTR": {
                "bit": 13,
                "description": "ISO CRC Error/Number of Transaction Error Interrupt Enabled"
              },
              "ERR_FLUSH": {
                "bit": 14,
                "description": "Bank Flush Error Interrupt Enabled"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Enabled"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Interrupt Enabled"
              }
            },
            "EPTSETSTA14": {
              "FRCESTALL": {
                "bit": 5,
                "description": "Stall Handshake Request Set"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "KILL Bank Set (for IN Endpoint)"
              },
              "TXRDY": {
                "bit": 11,
                "description": "TX Packet Ready Set"
              }
            },
            "EPTSETSTA14_ISOENDPT": {
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "KILL Bank Set (for IN Endpoint)"
              },
              "TXRDY_TRER": {
                "bit": 11,
                "description": "TX Packet Ready Set"
              }
            },
            "EPTCLRSTA14": {
              "FRCESTALL": {
                "bit": 5,
                "description": "Stall Handshake Request Clear"
              },
              "TOGGLESQ": {
                "bit": 6,
                "description": "Data Toggle Clear"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Clear"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Clear"
              },
              "RX_SETUP": {
                "bit": 12,
                "description": "Received SETUP Clear"
              },
              "STALL_SNT": {
                "bit": 13,
                "description": "Stall Sent Clear"
              },
              "NAK_IN": {
                "bit": 14,
                "description": "NAKIN Clear"
              },
              "NAK_OUT": {
                "bit": 15,
                "description": "NAKOUT Clear"
              }
            },
            "EPTCLRSTA14_ISOENDPT": {
              "TOGGLESQ": {
                "bit": 6,
                "description": "Data Toggle Clear"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Clear"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Clear"
              },
              "ERR_FL_ISO": {
                "bit": 12,
                "description": "Error Flow Clear"
              },
              "ERR_CRC_NTR": {
                "bit": 13,
                "description": "Number of Transaction Error Clear"
              },
              "ERR_FLUSH": {
                "bit": 14,
                "description": "Bank Flush Error Clear"
              }
            },
            "EPTSTA14": {
              "FRCESTALL": {
                "bit": 5,
                "description": "Stall Handshake Request"
              },
              "TOGGLESQ_STA": {
                "bit": 6,
                "description": "Toggle Sequencing",
                "width": 2
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data/KILL Bank"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete"
              },
              "TXRDY": {
                "bit": 11,
                "description": "TX Packet Ready"
              },
              "RX_SETUP": {
                "bit": 12,
                "description": "Received SETUP"
              },
              "STALL_SNT": {
                "bit": 13,
                "description": "Stall Sent"
              },
              "NAK_IN": {
                "bit": 14,
                "description": "NAK IN"
              },
              "NAK_OUT": {
                "bit": 15,
                "description": "NAK OUT"
              },
              "CURBK_CTLDIR": {
                "bit": 16,
                "description": "Current Bank/Control Direction",
                "width": 2
              },
              "BUSY_BANK_STA": {
                "bit": 18,
                "description": "Busy Bank Number",
                "width": 2
              },
              "BYTE_COUNT": {
                "bit": 20,
                "description": "UDPHS Byte Count",
                "width": 11
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet"
              }
            },
            "EPTSTA14_ISOENDPT": {
              "TOGGLESQ_STA": {
                "bit": 6,
                "description": "Toggle Sequencing",
                "width": 2
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data/KILL Bank"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete"
              },
              "TXRDY_TRER": {
                "bit": 11,
                "description": "TX Packet Ready/Transaction Error"
              },
              "ERR_FL_ISO": {
                "bit": 12,
                "description": "Error Flow"
              },
              "ERR_CRC_NTR": {
                "bit": 13,
                "description": "CRC ISO Error/Number of Transaction Error"
              },
              "ERR_FLUSH": {
                "bit": 14,
                "description": "Bank Flush Error"
              },
              "CURBK": {
                "bit": 16,
                "description": "Current Bank",
                "width": 2
              },
              "BUSY_BANK_STA": {
                "bit": 18,
                "description": "Busy Bank Number",
                "width": 2
              },
              "BYTE_COUNT": {
                "bit": 20,
                "description": "UDPHS Byte Count",
                "width": 11
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet"
              }
            },
            "EPTCFG15": {
              "EPT_SIZE": {
                "bit": 0,
                "description": "Endpoint Size",
                "width": 3
              },
              "EPT_DIR": {
                "bit": 3,
                "description": "Endpoint Direction"
              },
              "EPT_TYPE": {
                "bit": 4,
                "description": "Endpoint Type",
                "width": 2
              },
              "BK_NUMBER": {
                "bit": 6,
                "description": "Number of Banks",
                "width": 2
              },
              "NB_TRANS": {
                "bit": 8,
                "description": "Number Of Transaction per Microframe",
                "width": 2
              },
              "EPT_MAPD": {
                "bit": 31,
                "description": "Endpoint Mapped"
              }
            },
            "EPTCTLENB15": {
              "EPT_ENABL": {
                "bit": 0,
                "description": "Endpoint Enable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Enable"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupts Disable DMA"
              },
              "NYET_DIS": {
                "bit": 4,
                "description": "NYET Disable (Only for High Speed Bulk OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Enable"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Enable"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Enable"
              },
              "TXRDY": {
                "bit": 11,
                "description": "TX Packet Ready Interrupt Enable"
              },
              "RX_SETUP": {
                "bit": 12,
                "description": "Received SETUP"
              },
              "STALL_SNT": {
                "bit": 13,
                "description": "Stall Sent Interrupt Enable"
              },
              "NAK_IN": {
                "bit": 14,
                "description": "NAKIN Interrupt Enable"
              },
              "NAK_OUT": {
                "bit": 15,
                "description": "NAKOUT Interrupt Enable"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Enable"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Send/Short Packet Interrupt Enable"
              }
            },
            "EPTCTLENB15_ISOENDPT": {
              "EPT_ENABL": {
                "bit": 0,
                "description": "Endpoint Enable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Enable"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupts Disable DMA"
              },
              "DATAX_RX": {
                "bit": 6,
                "description": "DATAx Interrupt Enable (Only for high bandwidth Isochronous OUT endpoints)"
              },
              "MDATA_RX": {
                "bit": 7,
                "description": "MDATA Interrupt Enable (Only for high bandwidth Isochronous OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Enable"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Enable"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Enable"
              },
              "TXRDY_TRER": {
                "bit": 11,
                "description": "TX Packet Ready/Transaction Error Interrupt Enable"
              },
              "ERR_FL_ISO": {
                "bit": 12,
                "description": "Error Flow Interrupt Enable"
              },
              "ERR_CRC_NTR": {
                "bit": 13,
                "description": "ISO CRC Error/Number of Transaction Error Interrupt Enable"
              },
              "ERR_FLUSH": {
                "bit": 14,
                "description": "Bank Flush Error Interrupt Enable"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Enable"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Send/Short Packet Interrupt Enable"
              }
            },
            "EPTCTLDIS15": {
              "EPT_DISABL": {
                "bit": 0,
                "description": "Endpoint Disable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Disable"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupts Disable DMA"
              },
              "NYET_DIS": {
                "bit": 4,
                "description": "NYET Enable (Only for High Speed Bulk OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Disable"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Disable"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Disable"
              },
              "TXRDY": {
                "bit": 11,
                "description": "TX Packet Ready Interrupt Disable"
              },
              "RX_SETUP": {
                "bit": 12,
                "description": "Received SETUP Interrupt Disable"
              },
              "STALL_SNT": {
                "bit": 13,
                "description": "Stall Sent Interrupt Disable"
              },
              "NAK_IN": {
                "bit": 14,
                "description": "NAKIN Interrupt Disable"
              },
              "NAK_OUT": {
                "bit": 15,
                "description": "NAKOUT Interrupt Disable"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Disable"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Interrupt Disable"
              }
            },
            "EPTCTLDIS15_ISOENDPT": {
              "EPT_DISABL": {
                "bit": 0,
                "description": "Endpoint Disable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Disable"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupts Disable DMA"
              },
              "DATAX_RX": {
                "bit": 6,
                "description": "DATAx Interrupt Disable (Only for High Bandwidth Isochronous OUT endpoints)"
              },
              "MDATA_RX": {
                "bit": 7,
                "description": "MDATA Interrupt Disable (Only for High Bandwidth Isochronous OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Disable"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Disable"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Disable"
              },
              "TXRDY_TRER": {
                "bit": 11,
                "description": "TX Packet Ready/Transaction Error Interrupt Disable"
              },
              "ERR_FL_ISO": {
                "bit": 12,
                "description": "Error Flow Interrupt Disable"
              },
              "ERR_CRC_NTR": {
                "bit": 13,
                "description": "ISO CRC Error/Number of Transaction Error Interrupt Disable"
              },
              "ERR_FLUSH": {
                "bit": 14,
                "description": "bank flush error Interrupt Disable"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Disable"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Interrupt Disable"
              }
            },
            "EPTCTL15": {
              "EPT_ENABL": {
                "bit": 0,
                "description": "Endpoint Enable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Enabled (Not for CONTROL Endpoints)"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupt Disables DMA"
              },
              "NYET_DIS": {
                "bit": 4,
                "description": "NYET Disable (Only for High Speed Bulk OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Enabled"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Enabled"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Enabled"
              },
              "TXRDY": {
                "bit": 11,
                "description": "TX Packet Ready Interrupt Enabled"
              },
              "RX_SETUP": {
                "bit": 12,
                "description": "Received SETUP Interrupt Enabled"
              },
              "STALL_SNT": {
                "bit": 13,
                "description": "Stall Sent Interrupt Enabled"
              },
              "NAK_IN": {
                "bit": 14,
                "description": "NAKIN Interrupt Enabled"
              },
              "NAK_OUT": {
                "bit": 15,
                "description": "NAKOUT Interrupt Enabled"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Enabled"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Interrupt Enabled"
              }
            },
            "EPTCTL15_ISOENDPT": {
              "EPT_ENABL": {
                "bit": 0,
                "description": "Endpoint Enable"
              },
              "AUTO_VALID": {
                "bit": 1,
                "description": "Packet Auto-Valid Enabled"
              },
              "INTDIS_DMA": {
                "bit": 3,
                "description": "Interrupt Disables DMA"
              },
              "DATAX_RX": {
                "bit": 6,
                "description": "DATAx Interrupt Enabled (Only for High Bandwidth Isochronous OUT endpoints)"
              },
              "MDATA_RX": {
                "bit": 7,
                "description": "MDATA Interrupt Enabled (Only for High Bandwidth Isochronous OUT endpoints)"
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error Interrupt Enabled"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Interrupt Enabled"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Interrupt Enabled"
              },
              "TXRDY_TRER": {
                "bit": 11,
                "description": "TX Packet Ready/Transaction Error Interrupt Enabled"
              },
              "ERR_FL_ISO": {
                "bit": 12,
                "description": "Error Flow Interrupt Enabled"
              },
              "ERR_CRC_NTR": {
                "bit": 13,
                "description": "ISO CRC Error/Number of Transaction Error Interrupt Enabled"
              },
              "ERR_FLUSH": {
                "bit": 14,
                "description": "Bank Flush Error Interrupt Enabled"
              },
              "BUSY_BANK": {
                "bit": 18,
                "description": "Busy Bank Interrupt Enabled"
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet Interrupt Enabled"
              }
            },
            "EPTSETSTA15": {
              "FRCESTALL": {
                "bit": 5,
                "description": "Stall Handshake Request Set"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "KILL Bank Set (for IN Endpoint)"
              },
              "TXRDY": {
                "bit": 11,
                "description": "TX Packet Ready Set"
              }
            },
            "EPTSETSTA15_ISOENDPT": {
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "KILL Bank Set (for IN Endpoint)"
              },
              "TXRDY_TRER": {
                "bit": 11,
                "description": "TX Packet Ready Set"
              }
            },
            "EPTCLRSTA15": {
              "FRCESTALL": {
                "bit": 5,
                "description": "Stall Handshake Request Clear"
              },
              "TOGGLESQ": {
                "bit": 6,
                "description": "Data Toggle Clear"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Clear"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Clear"
              },
              "RX_SETUP": {
                "bit": 12,
                "description": "Received SETUP Clear"
              },
              "STALL_SNT": {
                "bit": 13,
                "description": "Stall Sent Clear"
              },
              "NAK_IN": {
                "bit": 14,
                "description": "NAKIN Clear"
              },
              "NAK_OUT": {
                "bit": 15,
                "description": "NAKOUT Clear"
              }
            },
            "EPTCLRSTA15_ISOENDPT": {
              "TOGGLESQ": {
                "bit": 6,
                "description": "Data Toggle Clear"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data Clear"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete Clear"
              },
              "ERR_FL_ISO": {
                "bit": 12,
                "description": "Error Flow Clear"
              },
              "ERR_CRC_NTR": {
                "bit": 13,
                "description": "Number of Transaction Error Clear"
              },
              "ERR_FLUSH": {
                "bit": 14,
                "description": "Bank Flush Error Clear"
              }
            },
            "EPTSTA15": {
              "FRCESTALL": {
                "bit": 5,
                "description": "Stall Handshake Request"
              },
              "TOGGLESQ_STA": {
                "bit": 6,
                "description": "Toggle Sequencing",
                "width": 2
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data/KILL Bank"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete"
              },
              "TXRDY": {
                "bit": 11,
                "description": "TX Packet Ready"
              },
              "RX_SETUP": {
                "bit": 12,
                "description": "Received SETUP"
              },
              "STALL_SNT": {
                "bit": 13,
                "description": "Stall Sent"
              },
              "NAK_IN": {
                "bit": 14,
                "description": "NAK IN"
              },
              "NAK_OUT": {
                "bit": 15,
                "description": "NAK OUT"
              },
              "CURBK_CTLDIR": {
                "bit": 16,
                "description": "Current Bank/Control Direction",
                "width": 2
              },
              "BUSY_BANK_STA": {
                "bit": 18,
                "description": "Busy Bank Number",
                "width": 2
              },
              "BYTE_COUNT": {
                "bit": 20,
                "description": "UDPHS Byte Count",
                "width": 11
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet"
              }
            },
            "EPTSTA15_ISOENDPT": {
              "TOGGLESQ_STA": {
                "bit": 6,
                "description": "Toggle Sequencing",
                "width": 2
              },
              "ERR_OVFLW": {
                "bit": 8,
                "description": "Overflow Error"
              },
              "RXRDY_TXKL": {
                "bit": 9,
                "description": "Received OUT Data/KILL Bank"
              },
              "TX_COMPLT": {
                "bit": 10,
                "description": "Transmitted IN Data Complete"
              },
              "TXRDY_TRER": {
                "bit": 11,
                "description": "TX Packet Ready/Transaction Error"
              },
              "ERR_FL_ISO": {
                "bit": 12,
                "description": "Error Flow"
              },
              "ERR_CRC_NTR": {
                "bit": 13,
                "description": "CRC ISO Error/Number of Transaction Error"
              },
              "ERR_FLUSH": {
                "bit": 14,
                "description": "Bank Flush Error"
              },
              "CURBK": {
                "bit": 16,
                "description": "Current Bank",
                "width": 2
              },
              "BUSY_BANK_STA": {
                "bit": 18,
                "description": "Busy Bank Number",
                "width": 2
              },
              "BYTE_COUNT": {
                "bit": 20,
                "description": "UDPHS Byte Count",
                "width": 11
              },
              "SHRT_PCKT": {
                "bit": 31,
                "description": "Short Packet"
              }
            },
            "DMANXTDSC0": {
              "NXT_DSC_ADD": {
                "bit": 0,
                "description": "Next Descriptor Address",
                "width": 32
              }
            },
            "DMAADDRESS0": {
              "BUFF_ADD": {
                "bit": 0,
                "description": "Buffer Address",
                "width": 32
              }
            },
            "DMACONTROL0": {
              "CHANN_ENB": {
                "bit": 0,
                "description": "(Channel Enable Command)"
              },
              "LDNXT_DSC": {
                "bit": 1,
                "description": "Load Next Channel Transfer Descriptor Enable (Command)"
              },
              "END_TR_EN": {
                "bit": 2,
                "description": "End of Transfer Enable (Control)"
              },
              "END_B_EN": {
                "bit": 3,
                "description": "End of Buffer Enable (Control)"
              },
              "END_TR_IT": {
                "bit": 4,
                "description": "End of Transfer Interrupt Enable"
              },
              "END_BUFFIT": {
                "bit": 5,
                "description": "End of Buffer Interrupt Enable"
              },
              "DESC_LD_IT": {
                "bit": 6,
                "description": "Descriptor Loaded Interrupt Enable"
              },
              "BURST_LCK": {
                "bit": 7,
                "description": "Burst Lock Enable"
              },
              "BUFF_LENGTH": {
                "bit": 16,
                "description": "Buffer Byte Length (Write-only)",
                "width": 16
              }
            },
            "DMASTATUS0": {
              "CHANN_ENB": {
                "bit": 0,
                "description": "Channel Enable Status"
              },
              "CHANN_ACT": {
                "bit": 1,
                "description": "Channel Active Status"
              },
              "END_TR_ST": {
                "bit": 4,
                "description": "End of Channel Transfer Status"
              },
              "END_BF_ST": {
                "bit": 5,
                "description": "End of Channel Buffer Status"
              },
              "DESC_LDST": {
                "bit": 6,
                "description": "Descriptor Loaded Status"
              },
              "BUFF_COUNT": {
                "bit": 16,
                "description": "Buffer Byte Count",
                "width": 16
              }
            },
            "DMANXTDSC1": {
              "NXT_DSC_ADD": {
                "bit": 0,
                "description": "Next Descriptor Address",
                "width": 32
              }
            },
            "DMAADDRESS1": {
              "BUFF_ADD": {
                "bit": 0,
                "description": "Buffer Address",
                "width": 32
              }
            },
            "DMACONTROL1": {
              "CHANN_ENB": {
                "bit": 0,
                "description": "(Channel Enable Command)"
              },
              "LDNXT_DSC": {
                "bit": 1,
                "description": "Load Next Channel Transfer Descriptor Enable (Command)"
              },
              "END_TR_EN": {
                "bit": 2,
                "description": "End of Transfer Enable (Control)"
              },
              "END_B_EN": {
                "bit": 3,
                "description": "End of Buffer Enable (Control)"
              },
              "END_TR_IT": {
                "bit": 4,
                "description": "End of Transfer Interrupt Enable"
              },
              "END_BUFFIT": {
                "bit": 5,
                "description": "End of Buffer Interrupt Enable"
              },
              "DESC_LD_IT": {
                "bit": 6,
                "description": "Descriptor Loaded Interrupt Enable"
              },
              "BURST_LCK": {
                "bit": 7,
                "description": "Burst Lock Enable"
              },
              "BUFF_LENGTH": {
                "bit": 16,
                "description": "Buffer Byte Length (Write-only)",
                "width": 16
              }
            },
            "DMASTATUS1": {
              "CHANN_ENB": {
                "bit": 0,
                "description": "Channel Enable Status"
              },
              "CHANN_ACT": {
                "bit": 1,
                "description": "Channel Active Status"
              },
              "END_TR_ST": {
                "bit": 4,
                "description": "End of Channel Transfer Status"
              },
              "END_BF_ST": {
                "bit": 5,
                "description": "End of Channel Buffer Status"
              },
              "DESC_LDST": {
                "bit": 6,
                "description": "Descriptor Loaded Status"
              },
              "BUFF_COUNT": {
                "bit": 16,
                "description": "Buffer Byte Count",
                "width": 16
              }
            },
            "DMANXTDSC2": {
              "NXT_DSC_ADD": {
                "bit": 0,
                "description": "Next Descriptor Address",
                "width": 32
              }
            },
            "DMAADDRESS2": {
              "BUFF_ADD": {
                "bit": 0,
                "description": "Buffer Address",
                "width": 32
              }
            },
            "DMACONTROL2": {
              "CHANN_ENB": {
                "bit": 0,
                "description": "(Channel Enable Command)"
              },
              "LDNXT_DSC": {
                "bit": 1,
                "description": "Load Next Channel Transfer Descriptor Enable (Command)"
              },
              "END_TR_EN": {
                "bit": 2,
                "description": "End of Transfer Enable (Control)"
              },
              "END_B_EN": {
                "bit": 3,
                "description": "End of Buffer Enable (Control)"
              },
              "END_TR_IT": {
                "bit": 4,
                "description": "End of Transfer Interrupt Enable"
              },
              "END_BUFFIT": {
                "bit": 5,
                "description": "End of Buffer Interrupt Enable"
              },
              "DESC_LD_IT": {
                "bit": 6,
                "description": "Descriptor Loaded Interrupt Enable"
              },
              "BURST_LCK": {
                "bit": 7,
                "description": "Burst Lock Enable"
              },
              "BUFF_LENGTH": {
                "bit": 16,
                "description": "Buffer Byte Length (Write-only)",
                "width": 16
              }
            },
            "DMASTATUS2": {
              "CHANN_ENB": {
                "bit": 0,
                "description": "Channel Enable Status"
              },
              "CHANN_ACT": {
                "bit": 1,
                "description": "Channel Active Status"
              },
              "END_TR_ST": {
                "bit": 4,
                "description": "End of Channel Transfer Status"
              },
              "END_BF_ST": {
                "bit": 5,
                "description": "End of Channel Buffer Status"
              },
              "DESC_LDST": {
                "bit": 6,
                "description": "Descriptor Loaded Status"
              },
              "BUFF_COUNT": {
                "bit": 16,
                "description": "Buffer Byte Count",
                "width": 16
              }
            },
            "DMANXTDSC3": {
              "NXT_DSC_ADD": {
                "bit": 0,
                "description": "Next Descriptor Address",
                "width": 32
              }
            },
            "DMAADDRESS3": {
              "BUFF_ADD": {
                "bit": 0,
                "description": "Buffer Address",
                "width": 32
              }
            },
            "DMACONTROL3": {
              "CHANN_ENB": {
                "bit": 0,
                "description": "(Channel Enable Command)"
              },
              "LDNXT_DSC": {
                "bit": 1,
                "description": "Load Next Channel Transfer Descriptor Enable (Command)"
              },
              "END_TR_EN": {
                "bit": 2,
                "description": "End of Transfer Enable (Control)"
              },
              "END_B_EN": {
                "bit": 3,
                "description": "End of Buffer Enable (Control)"
              },
              "END_TR_IT": {
                "bit": 4,
                "description": "End of Transfer Interrupt Enable"
              },
              "END_BUFFIT": {
                "bit": 5,
                "description": "End of Buffer Interrupt Enable"
              },
              "DESC_LD_IT": {
                "bit": 6,
                "description": "Descriptor Loaded Interrupt Enable"
              },
              "BURST_LCK": {
                "bit": 7,
                "description": "Burst Lock Enable"
              },
              "BUFF_LENGTH": {
                "bit": 16,
                "description": "Buffer Byte Length (Write-only)",
                "width": 16
              }
            },
            "DMASTATUS3": {
              "CHANN_ENB": {
                "bit": 0,
                "description": "Channel Enable Status"
              },
              "CHANN_ACT": {
                "bit": 1,
                "description": "Channel Active Status"
              },
              "END_TR_ST": {
                "bit": 4,
                "description": "End of Channel Transfer Status"
              },
              "END_BF_ST": {
                "bit": 5,
                "description": "End of Channel Buffer Status"
              },
              "DESC_LDST": {
                "bit": 6,
                "description": "Descriptor Loaded Status"
              },
              "BUFF_COUNT": {
                "bit": 16,
                "description": "Buffer Byte Count",
                "width": 16
              }
            },
            "DMANXTDSC4": {
              "NXT_DSC_ADD": {
                "bit": 0,
                "description": "Next Descriptor Address",
                "width": 32
              }
            },
            "DMAADDRESS4": {
              "BUFF_ADD": {
                "bit": 0,
                "description": "Buffer Address",
                "width": 32
              }
            },
            "DMACONTROL4": {
              "CHANN_ENB": {
                "bit": 0,
                "description": "(Channel Enable Command)"
              },
              "LDNXT_DSC": {
                "bit": 1,
                "description": "Load Next Channel Transfer Descriptor Enable (Command)"
              },
              "END_TR_EN": {
                "bit": 2,
                "description": "End of Transfer Enable (Control)"
              },
              "END_B_EN": {
                "bit": 3,
                "description": "End of Buffer Enable (Control)"
              },
              "END_TR_IT": {
                "bit": 4,
                "description": "End of Transfer Interrupt Enable"
              },
              "END_BUFFIT": {
                "bit": 5,
                "description": "End of Buffer Interrupt Enable"
              },
              "DESC_LD_IT": {
                "bit": 6,
                "description": "Descriptor Loaded Interrupt Enable"
              },
              "BURST_LCK": {
                "bit": 7,
                "description": "Burst Lock Enable"
              },
              "BUFF_LENGTH": {
                "bit": 16,
                "description": "Buffer Byte Length (Write-only)",
                "width": 16
              }
            },
            "DMASTATUS4": {
              "CHANN_ENB": {
                "bit": 0,
                "description": "Channel Enable Status"
              },
              "CHANN_ACT": {
                "bit": 1,
                "description": "Channel Active Status"
              },
              "END_TR_ST": {
                "bit": 4,
                "description": "End of Channel Transfer Status"
              },
              "END_BF_ST": {
                "bit": 5,
                "description": "End of Channel Buffer Status"
              },
              "DESC_LDST": {
                "bit": 6,
                "description": "Descriptor Loaded Status"
              },
              "BUFF_COUNT": {
                "bit": 16,
                "description": "Buffer Byte Count",
                "width": 16
              }
            },
            "DMANXTDSC5": {
              "NXT_DSC_ADD": {
                "bit": 0,
                "description": "Next Descriptor Address",
                "width": 32
              }
            },
            "DMAADDRESS5": {
              "BUFF_ADD": {
                "bit": 0,
                "description": "Buffer Address",
                "width": 32
              }
            },
            "DMACONTROL5": {
              "CHANN_ENB": {
                "bit": 0,
                "description": "(Channel Enable Command)"
              },
              "LDNXT_DSC": {
                "bit": 1,
                "description": "Load Next Channel Transfer Descriptor Enable (Command)"
              },
              "END_TR_EN": {
                "bit": 2,
                "description": "End of Transfer Enable (Control)"
              },
              "END_B_EN": {
                "bit": 3,
                "description": "End of Buffer Enable (Control)"
              },
              "END_TR_IT": {
                "bit": 4,
                "description": "End of Transfer Interrupt Enable"
              },
              "END_BUFFIT": {
                "bit": 5,
                "description": "End of Buffer Interrupt Enable"
              },
              "DESC_LD_IT": {
                "bit": 6,
                "description": "Descriptor Loaded Interrupt Enable"
              },
              "BURST_LCK": {
                "bit": 7,
                "description": "Burst Lock Enable"
              },
              "BUFF_LENGTH": {
                "bit": 16,
                "description": "Buffer Byte Length (Write-only)",
                "width": 16
              }
            },
            "DMASTATUS5": {
              "CHANN_ENB": {
                "bit": 0,
                "description": "Channel Enable Status"
              },
              "CHANN_ACT": {
                "bit": 1,
                "description": "Channel Active Status"
              },
              "END_TR_ST": {
                "bit": 4,
                "description": "End of Channel Transfer Status"
              },
              "END_BF_ST": {
                "bit": 5,
                "description": "End of Channel Buffer Status"
              },
              "DESC_LDST": {
                "bit": 6,
                "description": "Descriptor Loaded Status"
              },
              "BUFF_COUNT": {
                "bit": 16,
                "description": "Buffer Byte Count",
                "width": 16
              }
            },
            "DMANXTDSC6": {
              "NXT_DSC_ADD": {
                "bit": 0,
                "description": "Next Descriptor Address",
                "width": 32
              }
            },
            "DMAADDRESS6": {
              "BUFF_ADD": {
                "bit": 0,
                "description": "Buffer Address",
                "width": 32
              }
            },
            "DMACONTROL6": {
              "CHANN_ENB": {
                "bit": 0,
                "description": "(Channel Enable Command)"
              },
              "LDNXT_DSC": {
                "bit": 1,
                "description": "Load Next Channel Transfer Descriptor Enable (Command)"
              },
              "END_TR_EN": {
                "bit": 2,
                "description": "End of Transfer Enable (Control)"
              },
              "END_B_EN": {
                "bit": 3,
                "description": "End of Buffer Enable (Control)"
              },
              "END_TR_IT": {
                "bit": 4,
                "description": "End of Transfer Interrupt Enable"
              },
              "END_BUFFIT": {
                "bit": 5,
                "description": "End of Buffer Interrupt Enable"
              },
              "DESC_LD_IT": {
                "bit": 6,
                "description": "Descriptor Loaded Interrupt Enable"
              },
              "BURST_LCK": {
                "bit": 7,
                "description": "Burst Lock Enable"
              },
              "BUFF_LENGTH": {
                "bit": 16,
                "description": "Buffer Byte Length (Write-only)",
                "width": 16
              }
            },
            "DMASTATUS6": {
              "CHANN_ENB": {
                "bit": 0,
                "description": "Channel Enable Status"
              },
              "CHANN_ACT": {
                "bit": 1,
                "description": "Channel Active Status"
              },
              "END_TR_ST": {
                "bit": 4,
                "description": "End of Channel Transfer Status"
              },
              "END_BF_ST": {
                "bit": 5,
                "description": "End of Channel Buffer Status"
              },
              "DESC_LDST": {
                "bit": 6,
                "description": "Descriptor Loaded Status"
              },
              "BUFF_COUNT": {
                "bit": 16,
                "description": "Buffer Byte Count",
                "width": 16
              }
            }
          }
        },
        "RNG": {
          "instances": [
            {
              "name": "TRNG",
              "base": "0xF8040000",
              "irq": 45
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "Control Register"
            },
            "IER": {
              "offset": "0x10",
              "size": 32,
              "description": "Interrupt Enable Register"
            },
            "IDR": {
              "offset": "0x14",
              "size": 32,
              "description": "Interrupt Disable Register"
            },
            "IMR": {
              "offset": "0x18",
              "size": 32,
              "description": "Interrupt Mask Register"
            },
            "ISR": {
              "offset": "0x1C",
              "size": 32,
              "description": "Interrupt Status Register"
            },
            "ODATA": {
              "offset": "0x50",
              "size": 32,
              "description": "Output Data Register"
            }
          },
          "bits": {
            "CR": {
              "ENABLE": {
                "bit": 0,
                "description": "Enables the TRNG to provide random values"
              },
              "KEY": {
                "bit": 8,
                "description": "Security Key",
                "width": 24
              }
            },
            "IER": {
              "DATRDY": {
                "bit": 0,
                "description": "Data Ready Interrupt Enable"
              }
            },
            "IDR": {
              "DATRDY": {
                "bit": 0,
                "description": "Data Ready Interrupt Disable"
              }
            },
            "IMR": {
              "DATRDY": {
                "bit": 0,
                "description": "Data Ready Interrupt Mask"
              }
            },
            "ISR": {
              "DATRDY": {
                "bit": 0,
                "description": "Data Ready"
              }
            },
            "ODATA": {
              "ODATA": {
                "bit": 0,
                "description": "Output Data",
                "width": 32
              }
            }
          }
        },
        "FUSE": {
          "instances": [
            {
              "name": "FUSE",
              "base": "0xFFFFE400",
              "irq": 48
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "Fuse Control Register"
            },
            "MR": {
              "offset": "0x04",
              "size": 32,
              "description": "Fuse Mode Register"
            },
            "IR": {
              "offset": "0x08",
              "size": 32,
              "description": "Fuse Index Register"
            },
            "DR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Fuse Data Register"
            },
            "SR[%s]": {
              "offset": "0x10",
              "size": 32,
              "description": "Fuse Status Register"
            }
          },
          "bits": {
            "CR": {
              "WRQ": {
                "bit": 0,
                "description": "Write Request"
              },
              "RRQ": {
                "bit": 1,
                "description": "Read Request"
              },
              "KEY": {
                "bit": 8,
                "description": "Key code",
                "width": 8
              }
            },
            "MR": {
              "MSK": {
                "bit": 0,
                "description": "Mask Fuse Status Registers"
              }
            },
            "IR": {
              "WS": {
                "bit": 0,
                "description": "Write Status"
              },
              "RS": {
                "bit": 1,
                "description": "Read Status"
              },
              "WSEL": {
                "bit": 8,
                "description": "Word Selection",
                "width": 4
              }
            },
            "DR": {
              "DATA": {
                "bit": 0,
                "description": "Data to Program",
                "width": 32
              }
            },
            "SR[%s]": {
              "FUSE": {
                "bit": 0,
                "description": "Fuse Status",
                "width": 32
              }
            }
          }
        },
        "DMA": {
          "instances": [
            {
              "name": "DMAC0",
              "base": "0xFFFFE600",
              "irq": 30
            },
            {
              "name": "DMAC1",
              "base": "0xFFFFE800",
              "irq": 31
            }
          ],
          "registers": {
            "GCFG": {
              "offset": "0x00",
              "size": 32,
              "description": "DMAC Global Configuration Register"
            },
            "EN": {
              "offset": "0x04",
              "size": 32,
              "description": "DMAC Enable Register"
            },
            "SREQ": {
              "offset": "0x08",
              "size": 32,
              "description": "DMAC Software Single Request Register"
            },
            "CREQ": {
              "offset": "0x0C",
              "size": 32,
              "description": "DMAC Software Chunk Transfer Request Register"
            },
            "LAST": {
              "offset": "0x10",
              "size": 32,
              "description": "DMAC Software Last Transfer Flag Register"
            },
            "EBCIER": {
              "offset": "0x18",
              "size": 32,
              "description": "DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer Transfer Completed Interrupt Enable register."
            },
            "EBCIDR": {
              "offset": "0x1C",
              "size": 32,
              "description": "DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer Transfer Completed Interrupt Disable register."
            },
            "EBCIMR": {
              "offset": "0x20",
              "size": 32,
              "description": "DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer transfer completed Mask Register."
            },
            "EBCISR": {
              "offset": "0x24",
              "size": 32,
              "description": "DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer transfer completed Status Register."
            },
            "CHER": {
              "offset": "0x28",
              "size": 32,
              "description": "DMAC Channel Handler Enable Register"
            },
            "CHDR": {
              "offset": "0x2C",
              "size": 32,
              "description": "DMAC Channel Handler Disable Register"
            },
            "CHSR": {
              "offset": "0x30",
              "size": 32,
              "description": "DMAC Channel Handler Status Register"
            },
            "SADDR0": {
              "offset": "0x3C",
              "size": 32,
              "description": "DMAC Channel Source Address Register (ch_num = 0)"
            },
            "DADDR0": {
              "offset": "0x40",
              "size": 32,
              "description": "DMAC Channel Destination Address Register (ch_num = 0)"
            },
            "DSCR0": {
              "offset": "0x44",
              "size": 32,
              "description": "DMAC Channel Descriptor Address Register (ch_num = 0)"
            },
            "CTRLA0": {
              "offset": "0x48",
              "size": 32,
              "description": "DMAC Channel Control A Register (ch_num = 0)"
            },
            "CTRLB0": {
              "offset": "0x4C",
              "size": 32,
              "description": "DMAC Channel Control B Register (ch_num = 0)"
            },
            "CFG0": {
              "offset": "0x50",
              "size": 32,
              "description": "DMAC Channel Configuration Register (ch_num = 0)"
            },
            "SPIP0": {
              "offset": "0x54",
              "size": 32,
              "description": "DMAC Channel Source Picture-in-Picture Configuration Register (ch_num = 0)"
            },
            "DPIP0": {
              "offset": "0x58",
              "size": 32,
              "description": "DMAC Channel Destination Picture-in-Picture Configuration Register (ch_num = 0)"
            },
            "SADDR1": {
              "offset": "0x64",
              "size": 32,
              "description": "DMAC Channel Source Address Register (ch_num = 1)"
            },
            "DADDR1": {
              "offset": "0x68",
              "size": 32,
              "description": "DMAC Channel Destination Address Register (ch_num = 1)"
            },
            "DSCR1": {
              "offset": "0x6C",
              "size": 32,
              "description": "DMAC Channel Descriptor Address Register (ch_num = 1)"
            },
            "CTRLA1": {
              "offset": "0x70",
              "size": 32,
              "description": "DMAC Channel Control A Register (ch_num = 1)"
            },
            "CTRLB1": {
              "offset": "0x74",
              "size": 32,
              "description": "DMAC Channel Control B Register (ch_num = 1)"
            },
            "CFG1": {
              "offset": "0x78",
              "size": 32,
              "description": "DMAC Channel Configuration Register (ch_num = 1)"
            },
            "SPIP1": {
              "offset": "0x7C",
              "size": 32,
              "description": "DMAC Channel Source Picture-in-Picture Configuration Register (ch_num = 1)"
            },
            "DPIP1": {
              "offset": "0x80",
              "size": 32,
              "description": "DMAC Channel Destination Picture-in-Picture Configuration Register (ch_num = 1)"
            },
            "SADDR2": {
              "offset": "0x8C",
              "size": 32,
              "description": "DMAC Channel Source Address Register (ch_num = 2)"
            },
            "DADDR2": {
              "offset": "0x90",
              "size": 32,
              "description": "DMAC Channel Destination Address Register (ch_num = 2)"
            },
            "DSCR2": {
              "offset": "0x94",
              "size": 32,
              "description": "DMAC Channel Descriptor Address Register (ch_num = 2)"
            },
            "CTRLA2": {
              "offset": "0x98",
              "size": 32,
              "description": "DMAC Channel Control A Register (ch_num = 2)"
            },
            "CTRLB2": {
              "offset": "0x9C",
              "size": 32,
              "description": "DMAC Channel Control B Register (ch_num = 2)"
            },
            "CFG2": {
              "offset": "0xA0",
              "size": 32,
              "description": "DMAC Channel Configuration Register (ch_num = 2)"
            },
            "SPIP2": {
              "offset": "0xA4",
              "size": 32,
              "description": "DMAC Channel Source Picture-in-Picture Configuration Register (ch_num = 2)"
            },
            "DPIP2": {
              "offset": "0xA8",
              "size": 32,
              "description": "DMAC Channel Destination Picture-in-Picture Configuration Register (ch_num = 2)"
            },
            "SADDR3": {
              "offset": "0xB4",
              "size": 32,
              "description": "DMAC Channel Source Address Register (ch_num = 3)"
            },
            "DADDR3": {
              "offset": "0xB8",
              "size": 32,
              "description": "DMAC Channel Destination Address Register (ch_num = 3)"
            },
            "DSCR3": {
              "offset": "0xBC",
              "size": 32,
              "description": "DMAC Channel Descriptor Address Register (ch_num = 3)"
            },
            "CTRLA3": {
              "offset": "0xC0",
              "size": 32,
              "description": "DMAC Channel Control A Register (ch_num = 3)"
            },
            "CTRLB3": {
              "offset": "0xC4",
              "size": 32,
              "description": "DMAC Channel Control B Register (ch_num = 3)"
            },
            "CFG3": {
              "offset": "0xC8",
              "size": 32,
              "description": "DMAC Channel Configuration Register (ch_num = 3)"
            },
            "SPIP3": {
              "offset": "0xCC",
              "size": 32,
              "description": "DMAC Channel Source Picture-in-Picture Configuration Register (ch_num = 3)"
            },
            "DPIP3": {
              "offset": "0xD0",
              "size": 32,
              "description": "DMAC Channel Destination Picture-in-Picture Configuration Register (ch_num = 3)"
            },
            "SADDR4": {
              "offset": "0xDC",
              "size": 32,
              "description": "DMAC Channel Source Address Register (ch_num = 4)"
            },
            "DADDR4": {
              "offset": "0xE0",
              "size": 32,
              "description": "DMAC Channel Destination Address Register (ch_num = 4)"
            },
            "DSCR4": {
              "offset": "0xE4",
              "size": 32,
              "description": "DMAC Channel Descriptor Address Register (ch_num = 4)"
            },
            "CTRLA4": {
              "offset": "0xE8",
              "size": 32,
              "description": "DMAC Channel Control A Register (ch_num = 4)"
            },
            "CTRLB4": {
              "offset": "0xEC",
              "size": 32,
              "description": "DMAC Channel Control B Register (ch_num = 4)"
            },
            "CFG4": {
              "offset": "0xF0",
              "size": 32,
              "description": "DMAC Channel Configuration Register (ch_num = 4)"
            },
            "SPIP4": {
              "offset": "0xF4",
              "size": 32,
              "description": "DMAC Channel Source Picture-in-Picture Configuration Register (ch_num = 4)"
            },
            "DPIP4": {
              "offset": "0xF8",
              "size": 32,
              "description": "DMAC Channel Destination Picture-in-Picture Configuration Register (ch_num = 4)"
            },
            "SADDR5": {
              "offset": "0x104",
              "size": 32,
              "description": "DMAC Channel Source Address Register (ch_num = 5)"
            },
            "DADDR5": {
              "offset": "0x108",
              "size": 32,
              "description": "DMAC Channel Destination Address Register (ch_num = 5)"
            },
            "DSCR5": {
              "offset": "0x10C",
              "size": 32,
              "description": "DMAC Channel Descriptor Address Register (ch_num = 5)"
            },
            "CTRLA5": {
              "offset": "0x110",
              "size": 32,
              "description": "DMAC Channel Control A Register (ch_num = 5)"
            },
            "CTRLB5": {
              "offset": "0x114",
              "size": 32,
              "description": "DMAC Channel Control B Register (ch_num = 5)"
            },
            "CFG5": {
              "offset": "0x118",
              "size": 32,
              "description": "DMAC Channel Configuration Register (ch_num = 5)"
            },
            "SPIP5": {
              "offset": "0x11C",
              "size": 32,
              "description": "DMAC Channel Source Picture-in-Picture Configuration Register (ch_num = 5)"
            },
            "DPIP5": {
              "offset": "0x120",
              "size": 32,
              "description": "DMAC Channel Destination Picture-in-Picture Configuration Register (ch_num = 5)"
            },
            "SADDR6": {
              "offset": "0x12C",
              "size": 32,
              "description": "DMAC Channel Source Address Register (ch_num = 6)"
            },
            "DADDR6": {
              "offset": "0x130",
              "size": 32,
              "description": "DMAC Channel Destination Address Register (ch_num = 6)"
            },
            "DSCR6": {
              "offset": "0x134",
              "size": 32,
              "description": "DMAC Channel Descriptor Address Register (ch_num = 6)"
            },
            "CTRLA6": {
              "offset": "0x138",
              "size": 32,
              "description": "DMAC Channel Control A Register (ch_num = 6)"
            },
            "CTRLB6": {
              "offset": "0x13C",
              "size": 32,
              "description": "DMAC Channel Control B Register (ch_num = 6)"
            },
            "CFG6": {
              "offset": "0x140",
              "size": 32,
              "description": "DMAC Channel Configuration Register (ch_num = 6)"
            },
            "SPIP6": {
              "offset": "0x144",
              "size": 32,
              "description": "DMAC Channel Source Picture-in-Picture Configuration Register (ch_num = 6)"
            },
            "DPIP6": {
              "offset": "0x148",
              "size": 32,
              "description": "DMAC Channel Destination Picture-in-Picture Configuration Register (ch_num = 6)"
            },
            "SADDR7": {
              "offset": "0x154",
              "size": 32,
              "description": "DMAC Channel Source Address Register (ch_num = 7)"
            },
            "DADDR7": {
              "offset": "0x158",
              "size": 32,
              "description": "DMAC Channel Destination Address Register (ch_num = 7)"
            },
            "DSCR7": {
              "offset": "0x15C",
              "size": 32,
              "description": "DMAC Channel Descriptor Address Register (ch_num = 7)"
            },
            "CTRLA7": {
              "offset": "0x160",
              "size": 32,
              "description": "DMAC Channel Control A Register (ch_num = 7)"
            },
            "CTRLB7": {
              "offset": "0x164",
              "size": 32,
              "description": "DMAC Channel Control B Register (ch_num = 7)"
            },
            "CFG7": {
              "offset": "0x168",
              "size": 32,
              "description": "DMAC Channel Configuration Register (ch_num = 7)"
            },
            "SPIP7": {
              "offset": "0x16C",
              "size": 32,
              "description": "DMAC Channel Source Picture-in-Picture Configuration Register (ch_num = 7)"
            },
            "DPIP7": {
              "offset": "0x170",
              "size": 32,
              "description": "DMAC Channel Destination Picture-in-Picture Configuration Register (ch_num = 7)"
            },
            "WPMR": {
              "offset": "0x1E4",
              "size": 32,
              "description": "DMAC Write Protect Mode Register"
            },
            "WPSR": {
              "offset": "0x1E8",
              "size": 32,
              "description": "DMAC Write Protect Status Register"
            }
          },
          "bits": {
            "GCFG": {
              "ARB_CFG": {
                "bit": 4,
                "description": "Arbiter Configuration"
              },
              "DICEN": {
                "bit": 8,
                "description": "Descriptor Integrity Check"
              }
            },
            "EN": {
              "ENABLE": {
                "bit": 0,
                "description": "General Enable of DMA"
              }
            },
            "SREQ": {
              "SSREQ0": {
                "bit": 0,
                "description": "Source Request"
              },
              "DSREQ0": {
                "bit": 1,
                "description": "Destination Request"
              },
              "SSREQ1": {
                "bit": 2,
                "description": "Source Request"
              },
              "DSREQ1": {
                "bit": 3,
                "description": "Destination Request"
              },
              "SSREQ2": {
                "bit": 4,
                "description": "Source Request"
              },
              "DSREQ2": {
                "bit": 5,
                "description": "Destination Request"
              },
              "SSREQ3": {
                "bit": 6,
                "description": "Source Request"
              },
              "DSREQ3": {
                "bit": 7,
                "description": "Destination Request"
              },
              "SSREQ4": {
                "bit": 8,
                "description": "Source Request"
              },
              "DSREQ4": {
                "bit": 9,
                "description": "Destination Request"
              },
              "SSREQ5": {
                "bit": 10,
                "description": "Source Request"
              },
              "DSREQ5": {
                "bit": 11,
                "description": "Destination Request"
              },
              "SSREQ6": {
                "bit": 12,
                "description": "Source Request"
              },
              "DSREQ6": {
                "bit": 13,
                "description": "Destination Request"
              },
              "SSREQ7": {
                "bit": 14,
                "description": "Source Request"
              },
              "DSREQ7": {
                "bit": 15,
                "description": "Destination Request"
              }
            },
            "CREQ": {
              "SCREQ0": {
                "bit": 0,
                "description": "Source Chunk Request"
              },
              "DCREQ0": {
                "bit": 1,
                "description": "Destination Chunk Request"
              },
              "SCREQ1": {
                "bit": 2,
                "description": "Source Chunk Request"
              },
              "DCREQ1": {
                "bit": 3,
                "description": "Destination Chunk Request"
              },
              "SCREQ2": {
                "bit": 4,
                "description": "Source Chunk Request"
              },
              "DCREQ2": {
                "bit": 5,
                "description": "Destination Chunk Request"
              },
              "SCREQ3": {
                "bit": 6,
                "description": "Source Chunk Request"
              },
              "DCREQ3": {
                "bit": 7,
                "description": "Destination Chunk Request"
              },
              "SCREQ4": {
                "bit": 8,
                "description": "Source Chunk Request"
              },
              "DCREQ4": {
                "bit": 9,
                "description": "Destination Chunk Request"
              },
              "SCREQ5": {
                "bit": 10,
                "description": "Source Chunk Request"
              },
              "DCREQ5": {
                "bit": 11,
                "description": "Destination Chunk Request"
              },
              "SCREQ6": {
                "bit": 12,
                "description": "Source Chunk Request"
              },
              "DCREQ6": {
                "bit": 13,
                "description": "Destination Chunk Request"
              },
              "SCREQ7": {
                "bit": 14,
                "description": "Source Chunk Request"
              },
              "DCREQ7": {
                "bit": 15,
                "description": "Destination Chunk Request"
              }
            },
            "LAST": {
              "SLAST0": {
                "bit": 0,
                "description": "Source Last"
              },
              "DLAST0": {
                "bit": 1,
                "description": "Destination Last"
              },
              "SLAST1": {
                "bit": 2,
                "description": "Source Last"
              },
              "DLAST1": {
                "bit": 3,
                "description": "Destination Last"
              },
              "SLAST2": {
                "bit": 4,
                "description": "Source Last"
              },
              "DLAST2": {
                "bit": 5,
                "description": "Destination Last"
              },
              "SLAST3": {
                "bit": 6,
                "description": "Source Last"
              },
              "DLAST3": {
                "bit": 7,
                "description": "Destination Last"
              },
              "SLAST4": {
                "bit": 8,
                "description": "Source Last"
              },
              "DLAST4": {
                "bit": 9,
                "description": "Destination Last"
              },
              "SLAST5": {
                "bit": 10,
                "description": "Source Last"
              },
              "DLAST5": {
                "bit": 11,
                "description": "Destination Last"
              },
              "SLAST6": {
                "bit": 12,
                "description": "Source Last"
              },
              "DLAST6": {
                "bit": 13,
                "description": "Destination Last"
              },
              "SLAST7": {
                "bit": 14,
                "description": "Source Last"
              },
              "DLAST7": {
                "bit": 15,
                "description": "Destination Last"
              }
            },
            "EBCIER": {
              "BTC0": {
                "bit": 0,
                "description": "Buffer Transfer Completed [7:0]"
              },
              "BTC1": {
                "bit": 1,
                "description": "Buffer Transfer Completed [7:0]"
              },
              "BTC2": {
                "bit": 2,
                "description": "Buffer Transfer Completed [7:0]"
              },
              "BTC3": {
                "bit": 3,
                "description": "Buffer Transfer Completed [7:0]"
              },
              "BTC4": {
                "bit": 4,
                "description": "Buffer Transfer Completed [7:0]"
              },
              "BTC5": {
                "bit": 5,
                "description": "Buffer Transfer Completed [7:0]"
              },
              "BTC6": {
                "bit": 6,
                "description": "Buffer Transfer Completed [7:0]"
              },
              "BTC7": {
                "bit": 7,
                "description": "Buffer Transfer Completed [7:0]"
              },
              "CBTC0": {
                "bit": 8,
                "description": "Chained Buffer Transfer Completed [7:0]"
              },
              "CBTC1": {
                "bit": 9,
                "description": "Chained Buffer Transfer Completed [7:0]"
              },
              "CBTC2": {
                "bit": 10,
                "description": "Chained Buffer Transfer Completed [7:0]"
              },
              "CBTC3": {
                "bit": 11,
                "description": "Chained Buffer Transfer Completed [7:0]"
              },
              "CBTC4": {
                "bit": 12,
                "description": "Chained Buffer Transfer Completed [7:0]"
              },
              "CBTC5": {
                "bit": 13,
                "description": "Chained Buffer Transfer Completed [7:0]"
              },
              "CBTC6": {
                "bit": 14,
                "description": "Chained Buffer Transfer Completed [7:0]"
              },
              "CBTC7": {
                "bit": 15,
                "description": "Chained Buffer Transfer Completed [7:0]"
              },
              "ERR0": {
                "bit": 16,
                "description": "Access Error [7:0]"
              },
              "ERR1": {
                "bit": 17,
                "description": "Access Error [7:0]"
              },
              "ERR2": {
                "bit": 18,
                "description": "Access Error [7:0]"
              },
              "ERR3": {
                "bit": 19,
                "description": "Access Error [7:0]"
              },
              "ERR4": {
                "bit": 20,
                "description": "Access Error [7:0]"
              },
              "ERR5": {
                "bit": 21,
                "description": "Access Error [7:0]"
              },
              "ERR6": {
                "bit": 22,
                "description": "Access Error [7:0]"
              },
              "ERR7": {
                "bit": 23,
                "description": "Access Error [7:0]"
              },
              "DICERR0": {
                "bit": 24,
                "description": "Descriptor Integrity Check Error [7:0]"
              },
              "DICERR1": {
                "bit": 25,
                "description": "Descriptor Integrity Check Error [7:0]"
              },
              "DICERR2": {
                "bit": 26,
                "description": "Descriptor Integrity Check Error [7:0]"
              },
              "DICERR3": {
                "bit": 27,
                "description": "Descriptor Integrity Check Error [7:0]"
              },
              "DICERR4": {
                "bit": 28,
                "description": "Descriptor Integrity Check Error [7:0]"
              },
              "DICERR5": {
                "bit": 29,
                "description": "Descriptor Integrity Check Error [7:0]"
              },
              "DICERR6": {
                "bit": 30,
                "description": "Descriptor Integrity Check Error [7:0]"
              },
              "DICERR7": {
                "bit": 31,
                "description": "Descriptor Integrity Check Error [7:0]"
              }
            },
            "EBCIDR": {
              "BTC0": {
                "bit": 0,
                "description": "Buffer Transfer Completed [7:0]"
              },
              "BTC1": {
                "bit": 1,
                "description": "Buffer Transfer Completed [7:0]"
              },
              "BTC2": {
                "bit": 2,
                "description": "Buffer Transfer Completed [7:0]"
              },
              "BTC3": {
                "bit": 3,
                "description": "Buffer Transfer Completed [7:0]"
              },
              "BTC4": {
                "bit": 4,
                "description": "Buffer Transfer Completed [7:0]"
              },
              "BTC5": {
                "bit": 5,
                "description": "Buffer Transfer Completed [7:0]"
              },
              "BTC6": {
                "bit": 6,
                "description": "Buffer Transfer Completed [7:0]"
              },
              "BTC7": {
                "bit": 7,
                "description": "Buffer Transfer Completed [7:0]"
              },
              "CBTC0": {
                "bit": 8,
                "description": "Chained Buffer Transfer Completed [7:0]"
              },
              "CBTC1": {
                "bit": 9,
                "description": "Chained Buffer Transfer Completed [7:0]"
              },
              "CBTC2": {
                "bit": 10,
                "description": "Chained Buffer Transfer Completed [7:0]"
              },
              "CBTC3": {
                "bit": 11,
                "description": "Chained Buffer Transfer Completed [7:0]"
              },
              "CBTC4": {
                "bit": 12,
                "description": "Chained Buffer Transfer Completed [7:0]"
              },
              "CBTC5": {
                "bit": 13,
                "description": "Chained Buffer Transfer Completed [7:0]"
              },
              "CBTC6": {
                "bit": 14,
                "description": "Chained Buffer Transfer Completed [7:0]"
              },
              "CBTC7": {
                "bit": 15,
                "description": "Chained Buffer Transfer Completed [7:0]"
              },
              "ERR0": {
                "bit": 16,
                "description": "Access Error [7:0]"
              },
              "ERR1": {
                "bit": 17,
                "description": "Access Error [7:0]"
              },
              "ERR2": {
                "bit": 18,
                "description": "Access Error [7:0]"
              },
              "ERR3": {
                "bit": 19,
                "description": "Access Error [7:0]"
              },
              "ERR4": {
                "bit": 20,
                "description": "Access Error [7:0]"
              },
              "ERR5": {
                "bit": 21,
                "description": "Access Error [7:0]"
              },
              "ERR6": {
                "bit": 22,
                "description": "Access Error [7:0]"
              },
              "ERR7": {
                "bit": 23,
                "description": "Access Error [7:0]"
              },
              "DICERR0": {
                "bit": 24,
                "description": "Descriptor Integrity Check Error [7:0]"
              },
              "DICERR1": {
                "bit": 25,
                "description": "Descriptor Integrity Check Error [7:0]"
              },
              "DICERR2": {
                "bit": 26,
                "description": "Descriptor Integrity Check Error [7:0]"
              },
              "DICERR3": {
                "bit": 27,
                "description": "Descriptor Integrity Check Error [7:0]"
              },
              "DICERR4": {
                "bit": 28,
                "description": "Descriptor Integrity Check Error [7:0]"
              },
              "DICERR5": {
                "bit": 29,
                "description": "Descriptor Integrity Check Error [7:0]"
              },
              "DICERR6": {
                "bit": 30,
                "description": "Descriptor Integrity Check Error [7:0]"
              },
              "DICERR7": {
                "bit": 31,
                "description": "Descriptor Integrity Check Error [7:0]"
              }
            },
            "EBCIMR": {
              "BTC0": {
                "bit": 0,
                "description": "Buffer Transfer Completed [7:0]"
              },
              "BTC1": {
                "bit": 1,
                "description": "Buffer Transfer Completed [7:0]"
              },
              "BTC2": {
                "bit": 2,
                "description": "Buffer Transfer Completed [7:0]"
              },
              "BTC3": {
                "bit": 3,
                "description": "Buffer Transfer Completed [7:0]"
              },
              "BTC4": {
                "bit": 4,
                "description": "Buffer Transfer Completed [7:0]"
              },
              "BTC5": {
                "bit": 5,
                "description": "Buffer Transfer Completed [7:0]"
              },
              "BTC6": {
                "bit": 6,
                "description": "Buffer Transfer Completed [7:0]"
              },
              "BTC7": {
                "bit": 7,
                "description": "Buffer Transfer Completed [7:0]"
              },
              "CBTC0": {
                "bit": 8,
                "description": "Chained Buffer Transfer Completed [7:0]"
              },
              "CBTC1": {
                "bit": 9,
                "description": "Chained Buffer Transfer Completed [7:0]"
              },
              "CBTC2": {
                "bit": 10,
                "description": "Chained Buffer Transfer Completed [7:0]"
              },
              "CBTC3": {
                "bit": 11,
                "description": "Chained Buffer Transfer Completed [7:0]"
              },
              "CBTC4": {
                "bit": 12,
                "description": "Chained Buffer Transfer Completed [7:0]"
              },
              "CBTC5": {
                "bit": 13,
                "description": "Chained Buffer Transfer Completed [7:0]"
              },
              "CBTC6": {
                "bit": 14,
                "description": "Chained Buffer Transfer Completed [7:0]"
              },
              "CBTC7": {
                "bit": 15,
                "description": "Chained Buffer Transfer Completed [7:0]"
              },
              "ERR0": {
                "bit": 16,
                "description": "Access Error [7:0]"
              },
              "ERR1": {
                "bit": 17,
                "description": "Access Error [7:0]"
              },
              "ERR2": {
                "bit": 18,
                "description": "Access Error [7:0]"
              },
              "ERR3": {
                "bit": 19,
                "description": "Access Error [7:0]"
              },
              "ERR4": {
                "bit": 20,
                "description": "Access Error [7:0]"
              },
              "ERR5": {
                "bit": 21,
                "description": "Access Error [7:0]"
              },
              "ERR6": {
                "bit": 22,
                "description": "Access Error [7:0]"
              },
              "ERR7": {
                "bit": 23,
                "description": "Access Error [7:0]"
              },
              "DICERR0": {
                "bit": 24,
                "description": "Descriptor Integrity Check Error [7:0]"
              },
              "DICERR1": {
                "bit": 25,
                "description": "Descriptor Integrity Check Error [7:0]"
              },
              "DICERR2": {
                "bit": 26,
                "description": "Descriptor Integrity Check Error [7:0]"
              },
              "DICERR3": {
                "bit": 27,
                "description": "Descriptor Integrity Check Error [7:0]"
              },
              "DICERR4": {
                "bit": 28,
                "description": "Descriptor Integrity Check Error [7:0]"
              },
              "DICERR5": {
                "bit": 29,
                "description": "Descriptor Integrity Check Error [7:0]"
              },
              "DICERR6": {
                "bit": 30,
                "description": "Descriptor Integrity Check Error [7:0]"
              },
              "DICERR7": {
                "bit": 31,
                "description": "Descriptor Integrity Check Error [7:0]"
              }
            },
            "EBCISR": {
              "BTC0": {
                "bit": 0,
                "description": "Buffer Transfer Completed [7:0]"
              },
              "BTC1": {
                "bit": 1,
                "description": "Buffer Transfer Completed [7:0]"
              },
              "BTC2": {
                "bit": 2,
                "description": "Buffer Transfer Completed [7:0]"
              },
              "BTC3": {
                "bit": 3,
                "description": "Buffer Transfer Completed [7:0]"
              },
              "BTC4": {
                "bit": 4,
                "description": "Buffer Transfer Completed [7:0]"
              },
              "BTC5": {
                "bit": 5,
                "description": "Buffer Transfer Completed [7:0]"
              },
              "BTC6": {
                "bit": 6,
                "description": "Buffer Transfer Completed [7:0]"
              },
              "BTC7": {
                "bit": 7,
                "description": "Buffer Transfer Completed [7:0]"
              },
              "CBTC0": {
                "bit": 8,
                "description": "Chained Buffer Transfer Completed [7:0]"
              },
              "CBTC1": {
                "bit": 9,
                "description": "Chained Buffer Transfer Completed [7:0]"
              },
              "CBTC2": {
                "bit": 10,
                "description": "Chained Buffer Transfer Completed [7:0]"
              },
              "CBTC3": {
                "bit": 11,
                "description": "Chained Buffer Transfer Completed [7:0]"
              },
              "CBTC4": {
                "bit": 12,
                "description": "Chained Buffer Transfer Completed [7:0]"
              },
              "CBTC5": {
                "bit": 13,
                "description": "Chained Buffer Transfer Completed [7:0]"
              },
              "CBTC6": {
                "bit": 14,
                "description": "Chained Buffer Transfer Completed [7:0]"
              },
              "CBTC7": {
                "bit": 15,
                "description": "Chained Buffer Transfer Completed [7:0]"
              },
              "ERR0": {
                "bit": 16,
                "description": "Access Error [7:0]"
              },
              "ERR1": {
                "bit": 17,
                "description": "Access Error [7:0]"
              },
              "ERR2": {
                "bit": 18,
                "description": "Access Error [7:0]"
              },
              "ERR3": {
                "bit": 19,
                "description": "Access Error [7:0]"
              },
              "ERR4": {
                "bit": 20,
                "description": "Access Error [7:0]"
              },
              "ERR5": {
                "bit": 21,
                "description": "Access Error [7:0]"
              },
              "ERR6": {
                "bit": 22,
                "description": "Access Error [7:0]"
              },
              "ERR7": {
                "bit": 23,
                "description": "Access Error [7:0]"
              },
              "DICERR0": {
                "bit": 24,
                "description": "Descriptor Integrity Check Error [7:0]"
              },
              "DICERR1": {
                "bit": 25,
                "description": "Descriptor Integrity Check Error [7:0]"
              },
              "DICERR2": {
                "bit": 26,
                "description": "Descriptor Integrity Check Error [7:0]"
              },
              "DICERR3": {
                "bit": 27,
                "description": "Descriptor Integrity Check Error [7:0]"
              },
              "DICERR4": {
                "bit": 28,
                "description": "Descriptor Integrity Check Error [7:0]"
              },
              "DICERR5": {
                "bit": 29,
                "description": "Descriptor Integrity Check Error [7:0]"
              },
              "DICERR6": {
                "bit": 30,
                "description": "Descriptor Integrity Check Error [7:0]"
              },
              "DICERR7": {
                "bit": 31,
                "description": "Descriptor Integrity Check Error [7:0]"
              }
            },
            "CHER": {
              "ENA0": {
                "bit": 0,
                "description": "Enable [7:0]"
              },
              "ENA1": {
                "bit": 1,
                "description": "Enable [7:0]"
              },
              "ENA2": {
                "bit": 2,
                "description": "Enable [7:0]"
              },
              "ENA3": {
                "bit": 3,
                "description": "Enable [7:0]"
              },
              "ENA4": {
                "bit": 4,
                "description": "Enable [7:0]"
              },
              "ENA5": {
                "bit": 5,
                "description": "Enable [7:0]"
              },
              "ENA6": {
                "bit": 6,
                "description": "Enable [7:0]"
              },
              "ENA7": {
                "bit": 7,
                "description": "Enable [7:0]"
              },
              "SUSP0": {
                "bit": 8,
                "description": "Suspend [7:0]"
              },
              "SUSP1": {
                "bit": 9,
                "description": "Suspend [7:0]"
              },
              "SUSP2": {
                "bit": 10,
                "description": "Suspend [7:0]"
              },
              "SUSP3": {
                "bit": 11,
                "description": "Suspend [7:0]"
              },
              "SUSP4": {
                "bit": 12,
                "description": "Suspend [7:0]"
              },
              "SUSP5": {
                "bit": 13,
                "description": "Suspend [7:0]"
              },
              "SUSP6": {
                "bit": 14,
                "description": "Suspend [7:0]"
              },
              "SUSP7": {
                "bit": 15,
                "description": "Suspend [7:0]"
              },
              "KEEP0": {
                "bit": 24,
                "description": "Keep on [7:0]"
              },
              "KEEP1": {
                "bit": 25,
                "description": "Keep on [7:0]"
              },
              "KEEP2": {
                "bit": 26,
                "description": "Keep on [7:0]"
              },
              "KEEP3": {
                "bit": 27,
                "description": "Keep on [7:0]"
              },
              "KEEP4": {
                "bit": 28,
                "description": "Keep on [7:0]"
              },
              "KEEP5": {
                "bit": 29,
                "description": "Keep on [7:0]"
              },
              "KEEP6": {
                "bit": 30,
                "description": "Keep on [7:0]"
              },
              "KEEP7": {
                "bit": 31,
                "description": "Keep on [7:0]"
              }
            },
            "CHDR": {
              "DIS0": {
                "bit": 0,
                "description": "Disable [7:0]"
              },
              "DIS1": {
                "bit": 1,
                "description": "Disable [7:0]"
              },
              "DIS2": {
                "bit": 2,
                "description": "Disable [7:0]"
              },
              "DIS3": {
                "bit": 3,
                "description": "Disable [7:0]"
              },
              "DIS4": {
                "bit": 4,
                "description": "Disable [7:0]"
              },
              "DIS5": {
                "bit": 5,
                "description": "Disable [7:0]"
              },
              "DIS6": {
                "bit": 6,
                "description": "Disable [7:0]"
              },
              "DIS7": {
                "bit": 7,
                "description": "Disable [7:0]"
              },
              "RES0": {
                "bit": 8,
                "description": "Resume [7:0]"
              },
              "RES1": {
                "bit": 9,
                "description": "Resume [7:0]"
              },
              "RES2": {
                "bit": 10,
                "description": "Resume [7:0]"
              },
              "RES3": {
                "bit": 11,
                "description": "Resume [7:0]"
              },
              "RES4": {
                "bit": 12,
                "description": "Resume [7:0]"
              },
              "RES5": {
                "bit": 13,
                "description": "Resume [7:0]"
              },
              "RES6": {
                "bit": 14,
                "description": "Resume [7:0]"
              },
              "RES7": {
                "bit": 15,
                "description": "Resume [7:0]"
              }
            },
            "CHSR": {
              "ENA0": {
                "bit": 0,
                "description": "Enable [7:0]"
              },
              "ENA1": {
                "bit": 1,
                "description": "Enable [7:0]"
              },
              "ENA2": {
                "bit": 2,
                "description": "Enable [7:0]"
              },
              "ENA3": {
                "bit": 3,
                "description": "Enable [7:0]"
              },
              "ENA4": {
                "bit": 4,
                "description": "Enable [7:0]"
              },
              "ENA5": {
                "bit": 5,
                "description": "Enable [7:0]"
              },
              "ENA6": {
                "bit": 6,
                "description": "Enable [7:0]"
              },
              "ENA7": {
                "bit": 7,
                "description": "Enable [7:0]"
              },
              "SUSP0": {
                "bit": 8,
                "description": "Suspend [7:0]"
              },
              "SUSP1": {
                "bit": 9,
                "description": "Suspend [7:0]"
              },
              "SUSP2": {
                "bit": 10,
                "description": "Suspend [7:0]"
              },
              "SUSP3": {
                "bit": 11,
                "description": "Suspend [7:0]"
              },
              "SUSP4": {
                "bit": 12,
                "description": "Suspend [7:0]"
              },
              "SUSP5": {
                "bit": 13,
                "description": "Suspend [7:0]"
              },
              "SUSP6": {
                "bit": 14,
                "description": "Suspend [7:0]"
              },
              "SUSP7": {
                "bit": 15,
                "description": "Suspend [7:0]"
              },
              "EMPT0": {
                "bit": 16,
                "description": "Empty [7:0]"
              },
              "EMPT1": {
                "bit": 17,
                "description": "Empty [7:0]"
              },
              "EMPT2": {
                "bit": 18,
                "description": "Empty [7:0]"
              },
              "EMPT3": {
                "bit": 19,
                "description": "Empty [7:0]"
              },
              "EMPT4": {
                "bit": 20,
                "description": "Empty [7:0]"
              },
              "EMPT5": {
                "bit": 21,
                "description": "Empty [7:0]"
              },
              "EMPT6": {
                "bit": 22,
                "description": "Empty [7:0]"
              },
              "EMPT7": {
                "bit": 23,
                "description": "Empty [7:0]"
              },
              "STAL0": {
                "bit": 24,
                "description": "Stalled [7:0]"
              },
              "STAL1": {
                "bit": 25,
                "description": "Stalled [7:0]"
              },
              "STAL2": {
                "bit": 26,
                "description": "Stalled [7:0]"
              },
              "STAL3": {
                "bit": 27,
                "description": "Stalled [7:0]"
              },
              "STAL4": {
                "bit": 28,
                "description": "Stalled [7:0]"
              },
              "STAL5": {
                "bit": 29,
                "description": "Stalled [7:0]"
              },
              "STAL6": {
                "bit": 30,
                "description": "Stalled [7:0]"
              },
              "STAL7": {
                "bit": 31,
                "description": "Stalled [7:0]"
              }
            },
            "SADDR0": {
              "SADDR": {
                "bit": 0,
                "description": "Channel x Source Address",
                "width": 32
              }
            },
            "DADDR0": {
              "DADDR": {
                "bit": 0,
                "description": "Channel x Destination Address",
                "width": 32
              }
            },
            "DSCR0": {
              "DSCR_IF": {
                "bit": 0,
                "description": "Descriptor Interface Selection",
                "width": 2
              },
              "DSCR": {
                "bit": 2,
                "description": "Buffer Transfer Descriptor Address",
                "width": 30
              }
            },
            "CTRLA0": {
              "BTSIZE": {
                "bit": 0,
                "description": "Buffer Transfer Size",
                "width": 16
              },
              "SCSIZE": {
                "bit": 16,
                "description": "Source Chunk Transfer Size.",
                "width": 3
              },
              "DCSIZE": {
                "bit": 20,
                "description": "Destination Chunk Transfer Size",
                "width": 3
              },
              "SRC_WIDTH": {
                "bit": 24,
                "description": "Transfer Width for the Source",
                "width": 2
              },
              "DST_WIDTH": {
                "bit": 28,
                "description": "Transfer Width for the Destination",
                "width": 2
              },
              "DONE": {
                "bit": 31,
                "description": "Current Descriptor Stop Command and Transfer Completed Memory Indicator"
              }
            },
            "CTRLB0": {
              "SIF": {
                "bit": 0,
                "description": "Source Interface Selection Field",
                "width": 2
              },
              "DIF": {
                "bit": 4,
                "description": "Destination Interface Selection Field",
                "width": 2
              },
              "SRC_PIP": {
                "bit": 8,
                "description": "Source Picture-in-Picture Mode"
              },
              "DST_PIP": {
                "bit": 12,
                "description": "Destination Picture-in-Picture Mode"
              },
              "SRC_DSCR": {
                "bit": 16,
                "description": "Source Address Descriptor"
              },
              "DST_DSCR": {
                "bit": 20,
                "description": "Destination Address Descriptor"
              },
              "FC": {
                "bit": 21,
                "description": "Flow Control",
                "width": 2
              },
              "SRC_INCR": {
                "bit": 24,
                "description": "Incrementing, Decrementing or Fixed Address for the Source",
                "width": 2
              },
              "DST_INCR": {
                "bit": 28,
                "description": "Incrementing, Decrementing or Fixed Address for the Destination",
                "width": 2
              },
              "IEN": {
                "bit": 30,
                "description": "Interrupt Enable Not"
              },
              "AUTO": {
                "bit": 31,
                "description": "Automatic Multiple Buffer Transfer"
              }
            },
            "CFG0": {
              "SRC_PER": {
                "bit": 0,
                "description": "Source with Peripheral identifier",
                "width": 4
              },
              "DST_PER": {
                "bit": 4,
                "description": "Destination with Peripheral identifier",
                "width": 4
              },
              "SRC_REP": {
                "bit": 8,
                "description": "Source Reloaded from Previous"
              },
              "SRC_H2SEL": {
                "bit": 9,
                "description": "Software or Hardware Selection for the Source"
              },
              "SRC_PER_MSB": {
                "bit": 10,
                "description": "SRC_PER Most Significant Bits",
                "width": 2
              },
              "DST_REP": {
                "bit": 12,
                "description": "Destination Reloaded from Previous"
              },
              "DST_H2SEL": {
                "bit": 13,
                "description": "Software or Hardware Selection for the Destination"
              },
              "DST_PER_MSB": {
                "bit": 14,
                "description": "DST_PER Most Significant Bits",
                "width": 2
              },
              "SOD": {
                "bit": 16,
                "description": "Stop On Done"
              },
              "LOCK_IF": {
                "bit": 20,
                "description": "Interface Lock"
              },
              "LOCK_B": {
                "bit": 21,
                "description": "Bus Lock"
              },
              "LOCK_IF_L": {
                "bit": 22,
                "description": "Master Interface Arbiter Lock"
              },
              "AHB_PROT": {
                "bit": 24,
                "description": "AHB Protection",
                "width": 3
              },
              "FIFOCFG": {
                "bit": 28,
                "description": "FIFO Configuration",
                "width": 2
              }
            },
            "SPIP0": {
              "SPIP_HOLE": {
                "bit": 0,
                "description": "Source Picture-in-Picture Hole",
                "width": 16
              },
              "SPIP_BOUNDARY": {
                "bit": 16,
                "description": "Source Picture-in-Picture Boundary",
                "width": 10
              }
            },
            "DPIP0": {
              "DPIP_HOLE": {
                "bit": 0,
                "description": "Destination Picture-in-Picture Hole",
                "width": 16
              },
              "DPIP_BOUNDARY": {
                "bit": 16,
                "description": "Destination Picture-in-Picture Boundary",
                "width": 10
              }
            },
            "SADDR1": {
              "SADDR": {
                "bit": 0,
                "description": "Channel x Source Address",
                "width": 32
              }
            },
            "DADDR1": {
              "DADDR": {
                "bit": 0,
                "description": "Channel x Destination Address",
                "width": 32
              }
            },
            "DSCR1": {
              "DSCR_IF": {
                "bit": 0,
                "description": "Descriptor Interface Selection",
                "width": 2
              },
              "DSCR": {
                "bit": 2,
                "description": "Buffer Transfer Descriptor Address",
                "width": 30
              }
            },
            "CTRLA1": {
              "BTSIZE": {
                "bit": 0,
                "description": "Buffer Transfer Size",
                "width": 16
              },
              "SCSIZE": {
                "bit": 16,
                "description": "Source Chunk Transfer Size.",
                "width": 3
              },
              "DCSIZE": {
                "bit": 20,
                "description": "Destination Chunk Transfer Size",
                "width": 3
              },
              "SRC_WIDTH": {
                "bit": 24,
                "description": "Transfer Width for the Source",
                "width": 2
              },
              "DST_WIDTH": {
                "bit": 28,
                "description": "Transfer Width for the Destination",
                "width": 2
              },
              "DONE": {
                "bit": 31,
                "description": "Current Descriptor Stop Command and Transfer Completed Memory Indicator"
              }
            },
            "CTRLB1": {
              "SIF": {
                "bit": 0,
                "description": "Source Interface Selection Field",
                "width": 2
              },
              "DIF": {
                "bit": 4,
                "description": "Destination Interface Selection Field",
                "width": 2
              },
              "SRC_PIP": {
                "bit": 8,
                "description": "Source Picture-in-Picture Mode"
              },
              "DST_PIP": {
                "bit": 12,
                "description": "Destination Picture-in-Picture Mode"
              },
              "SRC_DSCR": {
                "bit": 16,
                "description": "Source Address Descriptor"
              },
              "DST_DSCR": {
                "bit": 20,
                "description": "Destination Address Descriptor"
              },
              "FC": {
                "bit": 21,
                "description": "Flow Control",
                "width": 2
              },
              "SRC_INCR": {
                "bit": 24,
                "description": "Incrementing, Decrementing or Fixed Address for the Source",
                "width": 2
              },
              "DST_INCR": {
                "bit": 28,
                "description": "Incrementing, Decrementing or Fixed Address for the Destination",
                "width": 2
              },
              "IEN": {
                "bit": 30,
                "description": "Interrupt Enable Not"
              },
              "AUTO": {
                "bit": 31,
                "description": "Automatic Multiple Buffer Transfer"
              }
            },
            "CFG1": {
              "SRC_PER": {
                "bit": 0,
                "description": "Source with Peripheral identifier",
                "width": 4
              },
              "DST_PER": {
                "bit": 4,
                "description": "Destination with Peripheral identifier",
                "width": 4
              },
              "SRC_REP": {
                "bit": 8,
                "description": "Source Reloaded from Previous"
              },
              "SRC_H2SEL": {
                "bit": 9,
                "description": "Software or Hardware Selection for the Source"
              },
              "SRC_PER_MSB": {
                "bit": 10,
                "description": "SRC_PER Most Significant Bits",
                "width": 2
              },
              "DST_REP": {
                "bit": 12,
                "description": "Destination Reloaded from Previous"
              },
              "DST_H2SEL": {
                "bit": 13,
                "description": "Software or Hardware Selection for the Destination"
              },
              "DST_PER_MSB": {
                "bit": 14,
                "description": "DST_PER Most Significant Bits",
                "width": 2
              },
              "SOD": {
                "bit": 16,
                "description": "Stop On Done"
              },
              "LOCK_IF": {
                "bit": 20,
                "description": "Interface Lock"
              },
              "LOCK_B": {
                "bit": 21,
                "description": "Bus Lock"
              },
              "LOCK_IF_L": {
                "bit": 22,
                "description": "Master Interface Arbiter Lock"
              },
              "AHB_PROT": {
                "bit": 24,
                "description": "AHB Protection",
                "width": 3
              },
              "FIFOCFG": {
                "bit": 28,
                "description": "FIFO Configuration",
                "width": 2
              }
            },
            "SPIP1": {
              "SPIP_HOLE": {
                "bit": 0,
                "description": "Source Picture-in-Picture Hole",
                "width": 16
              },
              "SPIP_BOUNDARY": {
                "bit": 16,
                "description": "Source Picture-in-Picture Boundary",
                "width": 10
              }
            },
            "DPIP1": {
              "DPIP_HOLE": {
                "bit": 0,
                "description": "Destination Picture-in-Picture Hole",
                "width": 16
              },
              "DPIP_BOUNDARY": {
                "bit": 16,
                "description": "Destination Picture-in-Picture Boundary",
                "width": 10
              }
            },
            "SADDR2": {
              "SADDR": {
                "bit": 0,
                "description": "Channel x Source Address",
                "width": 32
              }
            },
            "DADDR2": {
              "DADDR": {
                "bit": 0,
                "description": "Channel x Destination Address",
                "width": 32
              }
            },
            "DSCR2": {
              "DSCR_IF": {
                "bit": 0,
                "description": "Descriptor Interface Selection",
                "width": 2
              },
              "DSCR": {
                "bit": 2,
                "description": "Buffer Transfer Descriptor Address",
                "width": 30
              }
            },
            "CTRLA2": {
              "BTSIZE": {
                "bit": 0,
                "description": "Buffer Transfer Size",
                "width": 16
              },
              "SCSIZE": {
                "bit": 16,
                "description": "Source Chunk Transfer Size.",
                "width": 3
              },
              "DCSIZE": {
                "bit": 20,
                "description": "Destination Chunk Transfer Size",
                "width": 3
              },
              "SRC_WIDTH": {
                "bit": 24,
                "description": "Transfer Width for the Source",
                "width": 2
              },
              "DST_WIDTH": {
                "bit": 28,
                "description": "Transfer Width for the Destination",
                "width": 2
              },
              "DONE": {
                "bit": 31,
                "description": "Current Descriptor Stop Command and Transfer Completed Memory Indicator"
              }
            },
            "CTRLB2": {
              "SIF": {
                "bit": 0,
                "description": "Source Interface Selection Field",
                "width": 2
              },
              "DIF": {
                "bit": 4,
                "description": "Destination Interface Selection Field",
                "width": 2
              },
              "SRC_PIP": {
                "bit": 8,
                "description": "Source Picture-in-Picture Mode"
              },
              "DST_PIP": {
                "bit": 12,
                "description": "Destination Picture-in-Picture Mode"
              },
              "SRC_DSCR": {
                "bit": 16,
                "description": "Source Address Descriptor"
              },
              "DST_DSCR": {
                "bit": 20,
                "description": "Destination Address Descriptor"
              },
              "FC": {
                "bit": 21,
                "description": "Flow Control",
                "width": 2
              },
              "SRC_INCR": {
                "bit": 24,
                "description": "Incrementing, Decrementing or Fixed Address for the Source",
                "width": 2
              },
              "DST_INCR": {
                "bit": 28,
                "description": "Incrementing, Decrementing or Fixed Address for the Destination",
                "width": 2
              },
              "IEN": {
                "bit": 30,
                "description": "Interrupt Enable Not"
              },
              "AUTO": {
                "bit": 31,
                "description": "Automatic Multiple Buffer Transfer"
              }
            },
            "CFG2": {
              "SRC_PER": {
                "bit": 0,
                "description": "Source with Peripheral identifier",
                "width": 4
              },
              "DST_PER": {
                "bit": 4,
                "description": "Destination with Peripheral identifier",
                "width": 4
              },
              "SRC_REP": {
                "bit": 8,
                "description": "Source Reloaded from Previous"
              },
              "SRC_H2SEL": {
                "bit": 9,
                "description": "Software or Hardware Selection for the Source"
              },
              "SRC_PER_MSB": {
                "bit": 10,
                "description": "SRC_PER Most Significant Bits",
                "width": 2
              },
              "DST_REP": {
                "bit": 12,
                "description": "Destination Reloaded from Previous"
              },
              "DST_H2SEL": {
                "bit": 13,
                "description": "Software or Hardware Selection for the Destination"
              },
              "DST_PER_MSB": {
                "bit": 14,
                "description": "DST_PER Most Significant Bits",
                "width": 2
              },
              "SOD": {
                "bit": 16,
                "description": "Stop On Done"
              },
              "LOCK_IF": {
                "bit": 20,
                "description": "Interface Lock"
              },
              "LOCK_B": {
                "bit": 21,
                "description": "Bus Lock"
              },
              "LOCK_IF_L": {
                "bit": 22,
                "description": "Master Interface Arbiter Lock"
              },
              "AHB_PROT": {
                "bit": 24,
                "description": "AHB Protection",
                "width": 3
              },
              "FIFOCFG": {
                "bit": 28,
                "description": "FIFO Configuration",
                "width": 2
              }
            },
            "SPIP2": {
              "SPIP_HOLE": {
                "bit": 0,
                "description": "Source Picture-in-Picture Hole",
                "width": 16
              },
              "SPIP_BOUNDARY": {
                "bit": 16,
                "description": "Source Picture-in-Picture Boundary",
                "width": 10
              }
            },
            "DPIP2": {
              "DPIP_HOLE": {
                "bit": 0,
                "description": "Destination Picture-in-Picture Hole",
                "width": 16
              },
              "DPIP_BOUNDARY": {
                "bit": 16,
                "description": "Destination Picture-in-Picture Boundary",
                "width": 10
              }
            },
            "SADDR3": {
              "SADDR": {
                "bit": 0,
                "description": "Channel x Source Address",
                "width": 32
              }
            },
            "DADDR3": {
              "DADDR": {
                "bit": 0,
                "description": "Channel x Destination Address",
                "width": 32
              }
            },
            "DSCR3": {
              "DSCR_IF": {
                "bit": 0,
                "description": "Descriptor Interface Selection",
                "width": 2
              },
              "DSCR": {
                "bit": 2,
                "description": "Buffer Transfer Descriptor Address",
                "width": 30
              }
            },
            "CTRLA3": {
              "BTSIZE": {
                "bit": 0,
                "description": "Buffer Transfer Size",
                "width": 16
              },
              "SCSIZE": {
                "bit": 16,
                "description": "Source Chunk Transfer Size.",
                "width": 3
              },
              "DCSIZE": {
                "bit": 20,
                "description": "Destination Chunk Transfer Size",
                "width": 3
              },
              "SRC_WIDTH": {
                "bit": 24,
                "description": "Transfer Width for the Source",
                "width": 2
              },
              "DST_WIDTH": {
                "bit": 28,
                "description": "Transfer Width for the Destination",
                "width": 2
              },
              "DONE": {
                "bit": 31,
                "description": "Current Descriptor Stop Command and Transfer Completed Memory Indicator"
              }
            },
            "CTRLB3": {
              "SIF": {
                "bit": 0,
                "description": "Source Interface Selection Field",
                "width": 2
              },
              "DIF": {
                "bit": 4,
                "description": "Destination Interface Selection Field",
                "width": 2
              },
              "SRC_PIP": {
                "bit": 8,
                "description": "Source Picture-in-Picture Mode"
              },
              "DST_PIP": {
                "bit": 12,
                "description": "Destination Picture-in-Picture Mode"
              },
              "SRC_DSCR": {
                "bit": 16,
                "description": "Source Address Descriptor"
              },
              "DST_DSCR": {
                "bit": 20,
                "description": "Destination Address Descriptor"
              },
              "FC": {
                "bit": 21,
                "description": "Flow Control",
                "width": 2
              },
              "SRC_INCR": {
                "bit": 24,
                "description": "Incrementing, Decrementing or Fixed Address for the Source",
                "width": 2
              },
              "DST_INCR": {
                "bit": 28,
                "description": "Incrementing, Decrementing or Fixed Address for the Destination",
                "width": 2
              },
              "IEN": {
                "bit": 30,
                "description": "Interrupt Enable Not"
              },
              "AUTO": {
                "bit": 31,
                "description": "Automatic Multiple Buffer Transfer"
              }
            },
            "CFG3": {
              "SRC_PER": {
                "bit": 0,
                "description": "Source with Peripheral identifier",
                "width": 4
              },
              "DST_PER": {
                "bit": 4,
                "description": "Destination with Peripheral identifier",
                "width": 4
              },
              "SRC_REP": {
                "bit": 8,
                "description": "Source Reloaded from Previous"
              },
              "SRC_H2SEL": {
                "bit": 9,
                "description": "Software or Hardware Selection for the Source"
              },
              "SRC_PER_MSB": {
                "bit": 10,
                "description": "SRC_PER Most Significant Bits",
                "width": 2
              },
              "DST_REP": {
                "bit": 12,
                "description": "Destination Reloaded from Previous"
              },
              "DST_H2SEL": {
                "bit": 13,
                "description": "Software or Hardware Selection for the Destination"
              },
              "DST_PER_MSB": {
                "bit": 14,
                "description": "DST_PER Most Significant Bits",
                "width": 2
              },
              "SOD": {
                "bit": 16,
                "description": "Stop On Done"
              },
              "LOCK_IF": {
                "bit": 20,
                "description": "Interface Lock"
              },
              "LOCK_B": {
                "bit": 21,
                "description": "Bus Lock"
              },
              "LOCK_IF_L": {
                "bit": 22,
                "description": "Master Interface Arbiter Lock"
              },
              "AHB_PROT": {
                "bit": 24,
                "description": "AHB Protection",
                "width": 3
              },
              "FIFOCFG": {
                "bit": 28,
                "description": "FIFO Configuration",
                "width": 2
              }
            },
            "SPIP3": {
              "SPIP_HOLE": {
                "bit": 0,
                "description": "Source Picture-in-Picture Hole",
                "width": 16
              },
              "SPIP_BOUNDARY": {
                "bit": 16,
                "description": "Source Picture-in-Picture Boundary",
                "width": 10
              }
            },
            "DPIP3": {
              "DPIP_HOLE": {
                "bit": 0,
                "description": "Destination Picture-in-Picture Hole",
                "width": 16
              },
              "DPIP_BOUNDARY": {
                "bit": 16,
                "description": "Destination Picture-in-Picture Boundary",
                "width": 10
              }
            },
            "SADDR4": {
              "SADDR": {
                "bit": 0,
                "description": "Channel x Source Address",
                "width": 32
              }
            },
            "DADDR4": {
              "DADDR": {
                "bit": 0,
                "description": "Channel x Destination Address",
                "width": 32
              }
            },
            "DSCR4": {
              "DSCR_IF": {
                "bit": 0,
                "description": "Descriptor Interface Selection",
                "width": 2
              },
              "DSCR": {
                "bit": 2,
                "description": "Buffer Transfer Descriptor Address",
                "width": 30
              }
            },
            "CTRLA4": {
              "BTSIZE": {
                "bit": 0,
                "description": "Buffer Transfer Size",
                "width": 16
              },
              "SCSIZE": {
                "bit": 16,
                "description": "Source Chunk Transfer Size.",
                "width": 3
              },
              "DCSIZE": {
                "bit": 20,
                "description": "Destination Chunk Transfer Size",
                "width": 3
              },
              "SRC_WIDTH": {
                "bit": 24,
                "description": "Transfer Width for the Source",
                "width": 2
              },
              "DST_WIDTH": {
                "bit": 28,
                "description": "Transfer Width for the Destination",
                "width": 2
              },
              "DONE": {
                "bit": 31,
                "description": "Current Descriptor Stop Command and Transfer Completed Memory Indicator"
              }
            },
            "CTRLB4": {
              "SIF": {
                "bit": 0,
                "description": "Source Interface Selection Field",
                "width": 2
              },
              "DIF": {
                "bit": 4,
                "description": "Destination Interface Selection Field",
                "width": 2
              },
              "SRC_PIP": {
                "bit": 8,
                "description": "Source Picture-in-Picture Mode"
              },
              "DST_PIP": {
                "bit": 12,
                "description": "Destination Picture-in-Picture Mode"
              },
              "SRC_DSCR": {
                "bit": 16,
                "description": "Source Address Descriptor"
              },
              "DST_DSCR": {
                "bit": 20,
                "description": "Destination Address Descriptor"
              },
              "FC": {
                "bit": 21,
                "description": "Flow Control",
                "width": 2
              },
              "SRC_INCR": {
                "bit": 24,
                "description": "Incrementing, Decrementing or Fixed Address for the Source",
                "width": 2
              },
              "DST_INCR": {
                "bit": 28,
                "description": "Incrementing, Decrementing or Fixed Address for the Destination",
                "width": 2
              },
              "IEN": {
                "bit": 30,
                "description": "Interrupt Enable Not"
              },
              "AUTO": {
                "bit": 31,
                "description": "Automatic Multiple Buffer Transfer"
              }
            },
            "CFG4": {
              "SRC_PER": {
                "bit": 0,
                "description": "Source with Peripheral identifier",
                "width": 4
              },
              "DST_PER": {
                "bit": 4,
                "description": "Destination with Peripheral identifier",
                "width": 4
              },
              "SRC_REP": {
                "bit": 8,
                "description": "Source Reloaded from Previous"
              },
              "SRC_H2SEL": {
                "bit": 9,
                "description": "Software or Hardware Selection for the Source"
              },
              "SRC_PER_MSB": {
                "bit": 10,
                "description": "SRC_PER Most Significant Bits",
                "width": 2
              },
              "DST_REP": {
                "bit": 12,
                "description": "Destination Reloaded from Previous"
              },
              "DST_H2SEL": {
                "bit": 13,
                "description": "Software or Hardware Selection for the Destination"
              },
              "DST_PER_MSB": {
                "bit": 14,
                "description": "DST_PER Most Significant Bits",
                "width": 2
              },
              "SOD": {
                "bit": 16,
                "description": "Stop On Done"
              },
              "LOCK_IF": {
                "bit": 20,
                "description": "Interface Lock"
              },
              "LOCK_B": {
                "bit": 21,
                "description": "Bus Lock"
              },
              "LOCK_IF_L": {
                "bit": 22,
                "description": "Master Interface Arbiter Lock"
              },
              "AHB_PROT": {
                "bit": 24,
                "description": "AHB Protection",
                "width": 3
              },
              "FIFOCFG": {
                "bit": 28,
                "description": "FIFO Configuration",
                "width": 2
              }
            },
            "SPIP4": {
              "SPIP_HOLE": {
                "bit": 0,
                "description": "Source Picture-in-Picture Hole",
                "width": 16
              },
              "SPIP_BOUNDARY": {
                "bit": 16,
                "description": "Source Picture-in-Picture Boundary",
                "width": 10
              }
            },
            "DPIP4": {
              "DPIP_HOLE": {
                "bit": 0,
                "description": "Destination Picture-in-Picture Hole",
                "width": 16
              },
              "DPIP_BOUNDARY": {
                "bit": 16,
                "description": "Destination Picture-in-Picture Boundary",
                "width": 10
              }
            },
            "SADDR5": {
              "SADDR": {
                "bit": 0,
                "description": "Channel x Source Address",
                "width": 32
              }
            },
            "DADDR5": {
              "DADDR": {
                "bit": 0,
                "description": "Channel x Destination Address",
                "width": 32
              }
            },
            "DSCR5": {
              "DSCR_IF": {
                "bit": 0,
                "description": "Descriptor Interface Selection",
                "width": 2
              },
              "DSCR": {
                "bit": 2,
                "description": "Buffer Transfer Descriptor Address",
                "width": 30
              }
            },
            "CTRLA5": {
              "BTSIZE": {
                "bit": 0,
                "description": "Buffer Transfer Size",
                "width": 16
              },
              "SCSIZE": {
                "bit": 16,
                "description": "Source Chunk Transfer Size.",
                "width": 3
              },
              "DCSIZE": {
                "bit": 20,
                "description": "Destination Chunk Transfer Size",
                "width": 3
              },
              "SRC_WIDTH": {
                "bit": 24,
                "description": "Transfer Width for the Source",
                "width": 2
              },
              "DST_WIDTH": {
                "bit": 28,
                "description": "Transfer Width for the Destination",
                "width": 2
              },
              "DONE": {
                "bit": 31,
                "description": "Current Descriptor Stop Command and Transfer Completed Memory Indicator"
              }
            },
            "CTRLB5": {
              "SIF": {
                "bit": 0,
                "description": "Source Interface Selection Field",
                "width": 2
              },
              "DIF": {
                "bit": 4,
                "description": "Destination Interface Selection Field",
                "width": 2
              },
              "SRC_PIP": {
                "bit": 8,
                "description": "Source Picture-in-Picture Mode"
              },
              "DST_PIP": {
                "bit": 12,
                "description": "Destination Picture-in-Picture Mode"
              },
              "SRC_DSCR": {
                "bit": 16,
                "description": "Source Address Descriptor"
              },
              "DST_DSCR": {
                "bit": 20,
                "description": "Destination Address Descriptor"
              },
              "FC": {
                "bit": 21,
                "description": "Flow Control",
                "width": 2
              },
              "SRC_INCR": {
                "bit": 24,
                "description": "Incrementing, Decrementing or Fixed Address for the Source",
                "width": 2
              },
              "DST_INCR": {
                "bit": 28,
                "description": "Incrementing, Decrementing or Fixed Address for the Destination",
                "width": 2
              },
              "IEN": {
                "bit": 30,
                "description": "Interrupt Enable Not"
              },
              "AUTO": {
                "bit": 31,
                "description": "Automatic Multiple Buffer Transfer"
              }
            },
            "CFG5": {
              "SRC_PER": {
                "bit": 0,
                "description": "Source with Peripheral identifier",
                "width": 4
              },
              "DST_PER": {
                "bit": 4,
                "description": "Destination with Peripheral identifier",
                "width": 4
              },
              "SRC_REP": {
                "bit": 8,
                "description": "Source Reloaded from Previous"
              },
              "SRC_H2SEL": {
                "bit": 9,
                "description": "Software or Hardware Selection for the Source"
              },
              "SRC_PER_MSB": {
                "bit": 10,
                "description": "SRC_PER Most Significant Bits",
                "width": 2
              },
              "DST_REP": {
                "bit": 12,
                "description": "Destination Reloaded from Previous"
              },
              "DST_H2SEL": {
                "bit": 13,
                "description": "Software or Hardware Selection for the Destination"
              },
              "DST_PER_MSB": {
                "bit": 14,
                "description": "DST_PER Most Significant Bits",
                "width": 2
              },
              "SOD": {
                "bit": 16,
                "description": "Stop On Done"
              },
              "LOCK_IF": {
                "bit": 20,
                "description": "Interface Lock"
              },
              "LOCK_B": {
                "bit": 21,
                "description": "Bus Lock"
              },
              "LOCK_IF_L": {
                "bit": 22,
                "description": "Master Interface Arbiter Lock"
              },
              "AHB_PROT": {
                "bit": 24,
                "description": "AHB Protection",
                "width": 3
              },
              "FIFOCFG": {
                "bit": 28,
                "description": "FIFO Configuration",
                "width": 2
              }
            },
            "SPIP5": {
              "SPIP_HOLE": {
                "bit": 0,
                "description": "Source Picture-in-Picture Hole",
                "width": 16
              },
              "SPIP_BOUNDARY": {
                "bit": 16,
                "description": "Source Picture-in-Picture Boundary",
                "width": 10
              }
            },
            "DPIP5": {
              "DPIP_HOLE": {
                "bit": 0,
                "description": "Destination Picture-in-Picture Hole",
                "width": 16
              },
              "DPIP_BOUNDARY": {
                "bit": 16,
                "description": "Destination Picture-in-Picture Boundary",
                "width": 10
              }
            },
            "SADDR6": {
              "SADDR": {
                "bit": 0,
                "description": "Channel x Source Address",
                "width": 32
              }
            },
            "DADDR6": {
              "DADDR": {
                "bit": 0,
                "description": "Channel x Destination Address",
                "width": 32
              }
            },
            "DSCR6": {
              "DSCR_IF": {
                "bit": 0,
                "description": "Descriptor Interface Selection",
                "width": 2
              },
              "DSCR": {
                "bit": 2,
                "description": "Buffer Transfer Descriptor Address",
                "width": 30
              }
            },
            "CTRLA6": {
              "BTSIZE": {
                "bit": 0,
                "description": "Buffer Transfer Size",
                "width": 16
              },
              "SCSIZE": {
                "bit": 16,
                "description": "Source Chunk Transfer Size.",
                "width": 3
              },
              "DCSIZE": {
                "bit": 20,
                "description": "Destination Chunk Transfer Size",
                "width": 3
              },
              "SRC_WIDTH": {
                "bit": 24,
                "description": "Transfer Width for the Source",
                "width": 2
              },
              "DST_WIDTH": {
                "bit": 28,
                "description": "Transfer Width for the Destination",
                "width": 2
              },
              "DONE": {
                "bit": 31,
                "description": "Current Descriptor Stop Command and Transfer Completed Memory Indicator"
              }
            },
            "CTRLB6": {
              "SIF": {
                "bit": 0,
                "description": "Source Interface Selection Field",
                "width": 2
              },
              "DIF": {
                "bit": 4,
                "description": "Destination Interface Selection Field",
                "width": 2
              },
              "SRC_PIP": {
                "bit": 8,
                "description": "Source Picture-in-Picture Mode"
              },
              "DST_PIP": {
                "bit": 12,
                "description": "Destination Picture-in-Picture Mode"
              },
              "SRC_DSCR": {
                "bit": 16,
                "description": "Source Address Descriptor"
              },
              "DST_DSCR": {
                "bit": 20,
                "description": "Destination Address Descriptor"
              },
              "FC": {
                "bit": 21,
                "description": "Flow Control",
                "width": 2
              },
              "SRC_INCR": {
                "bit": 24,
                "description": "Incrementing, Decrementing or Fixed Address for the Source",
                "width": 2
              },
              "DST_INCR": {
                "bit": 28,
                "description": "Incrementing, Decrementing or Fixed Address for the Destination",
                "width": 2
              },
              "IEN": {
                "bit": 30,
                "description": "Interrupt Enable Not"
              },
              "AUTO": {
                "bit": 31,
                "description": "Automatic Multiple Buffer Transfer"
              }
            },
            "CFG6": {
              "SRC_PER": {
                "bit": 0,
                "description": "Source with Peripheral identifier",
                "width": 4
              },
              "DST_PER": {
                "bit": 4,
                "description": "Destination with Peripheral identifier",
                "width": 4
              },
              "SRC_REP": {
                "bit": 8,
                "description": "Source Reloaded from Previous"
              },
              "SRC_H2SEL": {
                "bit": 9,
                "description": "Software or Hardware Selection for the Source"
              },
              "SRC_PER_MSB": {
                "bit": 10,
                "description": "SRC_PER Most Significant Bits",
                "width": 2
              },
              "DST_REP": {
                "bit": 12,
                "description": "Destination Reloaded from Previous"
              },
              "DST_H2SEL": {
                "bit": 13,
                "description": "Software or Hardware Selection for the Destination"
              },
              "DST_PER_MSB": {
                "bit": 14,
                "description": "DST_PER Most Significant Bits",
                "width": 2
              },
              "SOD": {
                "bit": 16,
                "description": "Stop On Done"
              },
              "LOCK_IF": {
                "bit": 20,
                "description": "Interface Lock"
              },
              "LOCK_B": {
                "bit": 21,
                "description": "Bus Lock"
              },
              "LOCK_IF_L": {
                "bit": 22,
                "description": "Master Interface Arbiter Lock"
              },
              "AHB_PROT": {
                "bit": 24,
                "description": "AHB Protection",
                "width": 3
              },
              "FIFOCFG": {
                "bit": 28,
                "description": "FIFO Configuration",
                "width": 2
              }
            },
            "SPIP6": {
              "SPIP_HOLE": {
                "bit": 0,
                "description": "Source Picture-in-Picture Hole",
                "width": 16
              },
              "SPIP_BOUNDARY": {
                "bit": 16,
                "description": "Source Picture-in-Picture Boundary",
                "width": 10
              }
            },
            "DPIP6": {
              "DPIP_HOLE": {
                "bit": 0,
                "description": "Destination Picture-in-Picture Hole",
                "width": 16
              },
              "DPIP_BOUNDARY": {
                "bit": 16,
                "description": "Destination Picture-in-Picture Boundary",
                "width": 10
              }
            },
            "SADDR7": {
              "SADDR": {
                "bit": 0,
                "description": "Channel x Source Address",
                "width": 32
              }
            },
            "DADDR7": {
              "DADDR": {
                "bit": 0,
                "description": "Channel x Destination Address",
                "width": 32
              }
            },
            "DSCR7": {
              "DSCR_IF": {
                "bit": 0,
                "description": "Descriptor Interface Selection",
                "width": 2
              },
              "DSCR": {
                "bit": 2,
                "description": "Buffer Transfer Descriptor Address",
                "width": 30
              }
            },
            "CTRLA7": {
              "BTSIZE": {
                "bit": 0,
                "description": "Buffer Transfer Size",
                "width": 16
              },
              "SCSIZE": {
                "bit": 16,
                "description": "Source Chunk Transfer Size.",
                "width": 3
              },
              "DCSIZE": {
                "bit": 20,
                "description": "Destination Chunk Transfer Size",
                "width": 3
              },
              "SRC_WIDTH": {
                "bit": 24,
                "description": "Transfer Width for the Source",
                "width": 2
              },
              "DST_WIDTH": {
                "bit": 28,
                "description": "Transfer Width for the Destination",
                "width": 2
              },
              "DONE": {
                "bit": 31,
                "description": "Current Descriptor Stop Command and Transfer Completed Memory Indicator"
              }
            },
            "CTRLB7": {
              "SIF": {
                "bit": 0,
                "description": "Source Interface Selection Field",
                "width": 2
              },
              "DIF": {
                "bit": 4,
                "description": "Destination Interface Selection Field",
                "width": 2
              },
              "SRC_PIP": {
                "bit": 8,
                "description": "Source Picture-in-Picture Mode"
              },
              "DST_PIP": {
                "bit": 12,
                "description": "Destination Picture-in-Picture Mode"
              },
              "SRC_DSCR": {
                "bit": 16,
                "description": "Source Address Descriptor"
              },
              "DST_DSCR": {
                "bit": 20,
                "description": "Destination Address Descriptor"
              },
              "FC": {
                "bit": 21,
                "description": "Flow Control",
                "width": 2
              },
              "SRC_INCR": {
                "bit": 24,
                "description": "Incrementing, Decrementing or Fixed Address for the Source",
                "width": 2
              },
              "DST_INCR": {
                "bit": 28,
                "description": "Incrementing, Decrementing or Fixed Address for the Destination",
                "width": 2
              },
              "IEN": {
                "bit": 30,
                "description": "Interrupt Enable Not"
              },
              "AUTO": {
                "bit": 31,
                "description": "Automatic Multiple Buffer Transfer"
              }
            },
            "CFG7": {
              "SRC_PER": {
                "bit": 0,
                "description": "Source with Peripheral identifier",
                "width": 4
              },
              "DST_PER": {
                "bit": 4,
                "description": "Destination with Peripheral identifier",
                "width": 4
              },
              "SRC_REP": {
                "bit": 8,
                "description": "Source Reloaded from Previous"
              },
              "SRC_H2SEL": {
                "bit": 9,
                "description": "Software or Hardware Selection for the Source"
              },
              "SRC_PER_MSB": {
                "bit": 10,
                "description": "SRC_PER Most Significant Bits",
                "width": 2
              },
              "DST_REP": {
                "bit": 12,
                "description": "Destination Reloaded from Previous"
              },
              "DST_H2SEL": {
                "bit": 13,
                "description": "Software or Hardware Selection for the Destination"
              },
              "DST_PER_MSB": {
                "bit": 14,
                "description": "DST_PER Most Significant Bits",
                "width": 2
              },
              "SOD": {
                "bit": 16,
                "description": "Stop On Done"
              },
              "LOCK_IF": {
                "bit": 20,
                "description": "Interface Lock"
              },
              "LOCK_B": {
                "bit": 21,
                "description": "Bus Lock"
              },
              "LOCK_IF_L": {
                "bit": 22,
                "description": "Master Interface Arbiter Lock"
              },
              "AHB_PROT": {
                "bit": 24,
                "description": "AHB Protection",
                "width": 3
              },
              "FIFOCFG": {
                "bit": 28,
                "description": "FIFO Configuration",
                "width": 2
              }
            },
            "SPIP7": {
              "SPIP_HOLE": {
                "bit": 0,
                "description": "Source Picture-in-Picture Hole",
                "width": 16
              },
              "SPIP_BOUNDARY": {
                "bit": 16,
                "description": "Source Picture-in-Picture Boundary",
                "width": 10
              }
            },
            "DPIP7": {
              "DPIP_HOLE": {
                "bit": 0,
                "description": "Destination Picture-in-Picture Hole",
                "width": 16
              },
              "DPIP_BOUNDARY": {
                "bit": 16,
                "description": "Destination Picture-in-Picture Boundary",
                "width": 10
              }
            },
            "WPMR": {
              "WPEN": {
                "bit": 0,
                "description": "Write Protect Enable"
              },
              "WPKEY": {
                "bit": 8,
                "description": "Write Protect KEY",
                "width": 24
              }
            },
            "WPSR": {
              "WPVS": {
                "bit": 0,
                "description": "Write Protect Violation Status"
              },
              "WPVSRC": {
                "bit": 8,
                "description": "Write Protect Violation Source",
                "width": 16
              }
            }
          }
        },
        "MPDDRC": {
          "instances": [
            {
              "name": "MPDDRC",
              "base": "0xFFFFEA00"
            }
          ],
          "registers": {
            "MR": {
              "offset": "0x00",
              "size": 32,
              "description": "MPDDRC Mode Register"
            },
            "RTR": {
              "offset": "0x04",
              "size": 32,
              "description": "MPDDRC Refresh Timer Register"
            },
            "CR": {
              "offset": "0x08",
              "size": 32,
              "description": "MPDDRC Configuration Register"
            },
            "TPR0": {
              "offset": "0x0C",
              "size": 32,
              "description": "MPDDRC Timing Parameter 0 Register"
            },
            "TPR1": {
              "offset": "0x10",
              "size": 32,
              "description": "MPDDRC Timing Parameter 1 Register"
            },
            "TPR2": {
              "offset": "0x14",
              "size": 32,
              "description": "MPDDRC Timing Parameter 2 Register"
            },
            "LPR": {
              "offset": "0x1C",
              "size": 32,
              "description": "MPDDRC Low-power Register"
            },
            "MD": {
              "offset": "0x20",
              "size": 32,
              "description": "MPDDRC Memory Device Register"
            },
            "HS": {
              "offset": "0x24",
              "size": 32,
              "description": "MPDDRC High Speed Register"
            },
            "LPDDR2_LPR": {
              "offset": "0x28",
              "size": 32,
              "description": "MPDDRC LPDDR2 Low-power Register"
            },
            "LPDDR2_CAL_MR4": {
              "offset": "0x2C",
              "size": 32,
              "description": "MPDDRC LPDDR2 Calibration and MR4 Register"
            },
            "LPDDR2_TIM_CAL": {
              "offset": "0x30",
              "size": 32,
              "description": "MPDDRC LPDDR2 Timing Calibration Register"
            },
            "IO_CALIBR": {
              "offset": "0x34",
              "size": 32,
              "description": "MPDDRC IO Calibration"
            },
            "SAW[%s]": {
              "offset": "0x44",
              "size": 32,
              "description": "MPDDRC Smart Adaptation Wrapper 0 Register"
            },
            "DLL_MO": {
              "offset": "0x74",
              "size": 32,
              "description": "MPDDRC DLL Master Offset Register"
            },
            "DLL_SOF": {
              "offset": "0x78",
              "size": 32,
              "description": "MPDDRC DLL Slave Offset Register"
            },
            "DLL_MS": {
              "offset": "0x7C",
              "size": 32,
              "description": "MPDDRC DLL Status Master  Register"
            },
            "DLL_SS[%s]": {
              "offset": "0x80",
              "size": 32,
              "description": "MPDDRC DLL Status Slave 0  Register"
            },
            "WPCR": {
              "offset": "0xE4",
              "size": 32,
              "description": "MPDDRC Write Protect Control Register"
            },
            "WPSR": {
              "offset": "0xE8",
              "size": 32,
              "description": "MPDDRC Write Protect Status Register"
            }
          },
          "bits": {
            "MR": {
              "MODE": {
                "bit": 0,
                "description": "MPDDRC Command Mode",
                "width": 3
              },
              "MRS": {
                "bit": 8,
                "description": "Mode Register Select LPDDR2",
                "width": 8
              }
            },
            "RTR": {
              "COUNT": {
                "bit": 0,
                "description": "MPDDRC Refresh Timer Count",
                "width": 12
              },
              "ADJ_REF": {
                "bit": 16,
                "description": "Adjust Refresh Rate"
              },
              "REF_PB": {
                "bit": 17,
                "description": "Refresh Per Bank"
              },
              "MR4_VALUE": {
                "bit": 20,
                "description": "Content of MR4 Register",
                "width": 3
              }
            },
            "CR": {
              "NC": {
                "bit": 0,
                "description": "Number of Column Bits.",
                "width": 2
              },
              "NR": {
                "bit": 2,
                "description": "Number of Row Bits",
                "width": 2
              },
              "CAS": {
                "bit": 4,
                "description": "CAS Latency",
                "width": 3
              },
              "DLL": {
                "bit": 7,
                "description": "Reset DLL"
              },
              "DIC_DS": {
                "bit": 8,
                "description": "Output Driver Impedance Control (Drive Strength)"
              },
              "DIS_DLL": {
                "bit": 9,
                "description": "DISABLE DLL"
              },
              "ZQ": {
                "bit": 10,
                "description": "ZQ Calibration",
                "width": 2
              },
              "OCD": {
                "bit": 12,
                "description": "Off-chip Driver",
                "width": 3
              },
              "DQMS": {
                "bit": 16,
                "description": "Mask Data is Shared"
              },
              "ENRDM": {
                "bit": 17,
                "description": "Enable Read Measure"
              },
              "NB": {
                "bit": 20,
                "description": "Number of Banks."
              },
              "NDQS": {
                "bit": 21,
                "description": "Not DQS:"
              },
              "DECOD": {
                "bit": 22,
                "description": "Type of Decoding"
              },
              "UNAL": {
                "bit": 23,
                "description": "Support Unaligned Access"
              }
            },
            "TPR0": {
              "TRAS": {
                "bit": 0,
                "description": "Active to Precharge Delay",
                "width": 4
              },
              "TRCD": {
                "bit": 4,
                "description": "Row to Column Delay",
                "width": 4
              },
              "TWR": {
                "bit": 8,
                "description": "Write Recovery Delay",
                "width": 4
              },
              "TRC": {
                "bit": 12,
                "description": "Row Cycle Delay",
                "width": 4
              },
              "TRP": {
                "bit": 16,
                "description": "Row Precharge Delay",
                "width": 4
              },
              "TRRD": {
                "bit": 20,
                "description": "Active BankA to Active BankB",
                "width": 4
              },
              "TWTR": {
                "bit": 24,
                "description": "Internal Write to Read Delay",
                "width": 3
              },
              "RDC_WRRD": {
                "bit": 27,
                "description": "Reduce Write to Read Delay"
              },
              "TMRD": {
                "bit": 28,
                "description": "Load Mode Register Command to Activate or Refresh Command",
                "width": 4
              }
            },
            "TPR1": {
              "TRFC": {
                "bit": 0,
                "description": "Row Cycle Delay",
                "width": 7
              },
              "TXSNR": {
                "bit": 8,
                "description": "Exit Self Refresh Delay to Non Read Command",
                "width": 8
              },
              "TXSRD": {
                "bit": 16,
                "description": "Exit Self Refresh Delay to Read Command",
                "width": 8
              },
              "TXP": {
                "bit": 24,
                "description": "Exit Power-down Delay to First Command",
                "width": 4
              }
            },
            "TPR2": {
              "TXARD": {
                "bit": 0,
                "description": "Exit Active Power Down Delay to Read Command in Mode \"Fast Exit\".",
                "width": 4
              },
              "TXARDS": {
                "bit": 4,
                "description": "Exit Active Power Down Delay to Read Command in Mode \"Slow Exit\".",
                "width": 4
              },
              "TRPA": {
                "bit": 8,
                "description": "Row Precharge All Delay",
                "width": 4
              },
              "TRTP": {
                "bit": 12,
                "description": "Read to Precharge",
                "width": 3
              },
              "TFAW": {
                "bit": 16,
                "description": "Four Active Windows",
                "width": 4
              }
            },
            "LPR": {
              "LPCB": {
                "bit": 0,
                "description": "Low-power Command Bit",
                "width": 2
              },
              "CLK_FR": {
                "bit": 2,
                "description": "Clock Frozen Command Bit"
              },
              "LPDDR2_PWOFF": {
                "bit": 3,
                "description": "LPDDR2 Power Off Bit"
              },
              "PASR": {
                "bit": 4,
                "description": "Partial Array Self Refresh",
                "width": 3
              },
              "DS": {
                "bit": 8,
                "description": "Drive Strength",
                "width": 3
              },
              "TIMEOUT": {
                "bit": 12,
                "description": "Enter Low-power Mode",
                "width": 2
              },
              "APDE": {
                "bit": 16,
                "description": "Active Power Down Exit Time"
              },
              "UPD_MR": {
                "bit": 20,
                "description": "Update Load Mode Register and Extended Mode Register",
                "width": 2
              }
            },
            "MD": {
              "MD": {
                "bit": 0,
                "description": "Memory Device",
                "width": 3
              },
              "DBW": {
                "bit": 4,
                "description": "Data Bus Width"
              }
            },
            "HS": {
              "DIS_ANTICIP_READ": {
                "bit": 2,
                "description": "Disable Anticip Read Access"
              }
            },
            "LPDDR2_LPR": {
              "BK_MASK_PASR": {
                "bit": 0,
                "description": "Bank Mask Bit/PASR",
                "width": 8
              },
              "SEG_MASK": {
                "bit": 8,
                "description": "Segment Mask Bit",
                "width": 16
              },
              "DS": {
                "bit": 24,
                "description": "Drive strength",
                "width": 4
              }
            },
            "LPDDR2_CAL_MR4": {
              "COUNT_CAL": {
                "bit": 0,
                "description": "LPDDR2 Calibration Timer Count",
                "width": 16
              },
              "MR4_READ": {
                "bit": 16,
                "description": "Mode Register 4 Read Interval",
                "width": 16
              }
            },
            "LPDDR2_TIM_CAL": {
              "ZQCS": {
                "bit": 0,
                "description": "ZQ Calibration Short",
                "width": 8
              }
            },
            "IO_CALIBR": {
              "RDIV": {
                "bit": 0,
                "description": "Resistor Divider, output driver impedance",
                "width": 3
              },
              "TZQIO": {
                "bit": 8,
                "description": "IO Calibration",
                "width": 3
              },
              "CALCODEP": {
                "bit": 16,
                "description": "Number of Transistor P",
                "width": 4
              },
              "CALCODEN": {
                "bit": 20,
                "description": "Number of Transistor N",
                "width": 4
              }
            },
            "SAW[%s]": {
              "FLUSH_MAX": {
                "bit": 0,
                "description": "Clears FIFO Content",
                "width": 8
              },
              "INCR_THRESH": {
                "bit": 8,
                "description": "Incremental Threshold",
                "width": 6
              },
              "PFCH_THRESH": {
                "bit": 16,
                "description": "Prefetch Threshold",
                "width": 6
              }
            },
            "DLL_MO": {
              "MOFF": {
                "bit": 0,
                "description": "DLL Master Delay Line Offset",
                "width": 4
              },
              "CLK90OFF": {
                "bit": 8,
                "description": "DLL CLK90 Delay Line Offset",
                "width": 5
              },
              "SELOFF": {
                "bit": 16,
                "description": "DLL Offset Selection"
              }
            },
            "DLL_SOF": {
              "S0OFF": {
                "bit": 0,
                "description": "DLL Slave 0 Delay Line Offset ([x=0..3])",
                "width": 5
              },
              "S1OFF": {
                "bit": 8,
                "description": "DLL Slave 1 Delay Line Offset ([x=0..3])",
                "width": 5
              },
              "S2OFF": {
                "bit": 16,
                "description": "DLL Slave 2 Delay Line Offset ([x=0..3])",
                "width": 5
              },
              "S3OFF": {
                "bit": 24,
                "description": "DLL Slave 3 Delay Line Offset ([x=0..3])",
                "width": 5
              }
            },
            "DLL_MS": {
              "MDINC": {
                "bit": 0,
                "description": "DLL Master Delay Increment"
              },
              "MDDEC": {
                "bit": 1,
                "description": "DLL Master Delay Decrement"
              },
              "MDOVF": {
                "bit": 2,
                "description": "DLL Master Delay Overflow Flag"
              },
              "MDVAL": {
                "bit": 8,
                "description": "DLL Master Delay Value",
                "width": 8
              }
            },
            "DLL_SS[%s]": {
              "SDCOVF": {
                "bit": 0,
                "description": "DLL Slave x Delay Correction Overflow Flag"
              },
              "SDCUDF": {
                "bit": 1,
                "description": "DLL Slave x Delay Correction Underflow Flag"
              },
              "SDERF": {
                "bit": 2,
                "description": "DLL Slave x Delay Correction Error Flag"
              },
              "SDVAL": {
                "bit": 8,
                "description": "DLL Slave x Delay Value",
                "width": 8
              },
              "SDCVAL": {
                "bit": 16,
                "description": "DLL Slave x Delay Correction Value",
                "width": 8
              }
            },
            "WPCR": {
              "WPEN": {
                "bit": 0,
                "description": "Write Protection Enable"
              },
              "WPKEY": {
                "bit": 8,
                "description": "Write Protection KEY",
                "width": 24
              }
            },
            "WPSR": {
              "WPVS": {
                "bit": 0,
                "description": "Write Protection Enable"
              },
              "WPVSRC": {
                "bit": 8,
                "description": "Write Protection Violation Source",
                "width": 16
              }
            }
          }
        },
        "MATRIX": {
          "instances": [
            {
              "name": "MATRIX",
              "base": "0xFFFFEC00"
            }
          ],
          "registers": {
            "MCFG[%s]": {
              "offset": "0x00",
              "size": 32,
              "description": "Master Configuration Register"
            },
            "SCFG[%s]": {
              "offset": "0x40",
              "size": 32,
              "description": "Slave Configuration Register"
            },
            "PRAS0": {
              "offset": "0x80",
              "size": 32,
              "description": "Priority Register A for Slave 0"
            },
            "PRBS0": {
              "offset": "0x84",
              "size": 32,
              "description": "Priority Register B for Slave 0"
            },
            "PRAS1": {
              "offset": "0x88",
              "size": 32,
              "description": "Priority Register A for Slave 1"
            },
            "PRBS1": {
              "offset": "0x8C",
              "size": 32,
              "description": "Priority Register B for Slave 1"
            },
            "PRAS2": {
              "offset": "0x90",
              "size": 32,
              "description": "Priority Register A for Slave 2"
            },
            "PRBS2": {
              "offset": "0x94",
              "size": 32,
              "description": "Priority Register B for Slave 2"
            },
            "PRAS3": {
              "offset": "0x98",
              "size": 32,
              "description": "Priority Register A for Slave 3"
            },
            "PRBS3": {
              "offset": "0x9C",
              "size": 32,
              "description": "Priority Register B for Slave 3"
            },
            "PRAS4": {
              "offset": "0xA0",
              "size": 32,
              "description": "Priority Register A for Slave 4"
            },
            "PRBS4": {
              "offset": "0xA4",
              "size": 32,
              "description": "Priority Register B for Slave 4"
            },
            "PRAS5": {
              "offset": "0xA8",
              "size": 32,
              "description": "Priority Register A for Slave 5"
            },
            "PRBS5": {
              "offset": "0xAC",
              "size": 32,
              "description": "Priority Register B for Slave 5"
            },
            "PRAS6": {
              "offset": "0xB0",
              "size": 32,
              "description": "Priority Register A for Slave 6"
            },
            "PRBS6": {
              "offset": "0xB4",
              "size": 32,
              "description": "Priority Register B for Slave 6"
            },
            "PRAS7": {
              "offset": "0xB8",
              "size": 32,
              "description": "Priority Register A for Slave 7"
            },
            "PRBS7": {
              "offset": "0xBC",
              "size": 32,
              "description": "Priority Register B for Slave 7"
            },
            "PRAS8": {
              "offset": "0xC0",
              "size": 32,
              "description": "Priority Register A for Slave 8"
            },
            "PRBS8": {
              "offset": "0xC4",
              "size": 32,
              "description": "Priority Register B for Slave 8"
            },
            "PRAS9": {
              "offset": "0xC8",
              "size": 32,
              "description": "Priority Register A for Slave 9"
            },
            "PRBS9": {
              "offset": "0xCC",
              "size": 32,
              "description": "Priority Register B for Slave 9"
            },
            "PRAS10": {
              "offset": "0xD0",
              "size": 32,
              "description": "Priority Register A for Slave 10"
            },
            "PRBS10": {
              "offset": "0xD4",
              "size": 32,
              "description": "Priority Register B for Slave 10"
            },
            "PRAS11": {
              "offset": "0xD8",
              "size": 32,
              "description": "Priority Register A for Slave 11"
            },
            "PRBS11": {
              "offset": "0xDC",
              "size": 32,
              "description": "Priority Register B for Slave 11"
            },
            "PRAS12": {
              "offset": "0xE0",
              "size": 32,
              "description": "Priority Register A for Slave 12"
            },
            "PRBS12": {
              "offset": "0xE4",
              "size": 32,
              "description": "Priority Register B for Slave 12"
            },
            "PRAS13": {
              "offset": "0xE8",
              "size": 32,
              "description": "Priority Register A for Slave 13"
            },
            "PRBS13": {
              "offset": "0xEC",
              "size": 32,
              "description": "Priority Register B for Slave 13"
            },
            "PRAS14": {
              "offset": "0xF0",
              "size": 32,
              "description": "Priority Register A for Slave 14"
            },
            "PRBS14": {
              "offset": "0xF4",
              "size": 32,
              "description": "Priority Register B for Slave 14"
            },
            "PRAS15": {
              "offset": "0xF8",
              "size": 32,
              "description": "Priority Register A for Slave 15"
            },
            "PRBS15": {
              "offset": "0xFC",
              "size": 32,
              "description": "Priority Register B for Slave 15"
            },
            "MRCR": {
              "offset": "0x100",
              "size": 32,
              "description": "Master Remap Control Register"
            },
            "SFR[%s]": {
              "offset": "0x110",
              "size": 32,
              "description": "Special Function Register"
            },
            "WPMR": {
              "offset": "0x1E4",
              "size": 32,
              "description": "Write Protect Mode Register"
            },
            "WPSR": {
              "offset": "0x1E8",
              "size": 32,
              "description": "Write Protect Status Register"
            }
          },
          "bits": {
            "MCFG[%s]": {
              "ULBT": {
                "bit": 0,
                "description": "Undefined Length Burst Type",
                "width": 3
              }
            },
            "SCFG[%s]": {
              "SLOT_CYCLE": {
                "bit": 0,
                "description": "Maximum Bus Grant Duration for Masters",
                "width": 9
              },
              "DEFMSTR_TYPE": {
                "bit": 16,
                "description": "Default Master Type",
                "width": 2
              },
              "FIXED_DEFMSTR": {
                "bit": 18,
                "description": "Fixed Default Master",
                "width": 4
              }
            },
            "PRAS0": {
              "M0PR": {
                "bit": 0,
                "description": "Master 0 Priority",
                "width": 2
              },
              "M1PR": {
                "bit": 4,
                "description": "Master 1 Priority",
                "width": 2
              },
              "M2PR": {
                "bit": 8,
                "description": "Master 2 Priority",
                "width": 2
              },
              "M3PR": {
                "bit": 12,
                "description": "Master 3 Priority",
                "width": 2
              },
              "M4PR": {
                "bit": 16,
                "description": "Master 4 Priority",
                "width": 2
              },
              "M5PR": {
                "bit": 20,
                "description": "Master 5 Priority",
                "width": 2
              },
              "M6PR": {
                "bit": 24,
                "description": "Master 6 Priority",
                "width": 2
              },
              "M7PR": {
                "bit": 28,
                "description": "Master 7 Priority",
                "width": 2
              }
            },
            "PRBS0": {
              "M8PR": {
                "bit": 0,
                "description": "Master 8 Priority",
                "width": 2
              },
              "M9PR": {
                "bit": 4,
                "description": "Master 9 Priority",
                "width": 2
              },
              "M10PR": {
                "bit": 8,
                "description": "Master 10 Priority",
                "width": 2
              },
              "M11PR": {
                "bit": 12,
                "description": "Master 11 Priority",
                "width": 2
              },
              "M12PR": {
                "bit": 16,
                "description": "Master 12 Priority",
                "width": 2
              },
              "M13PR": {
                "bit": 20,
                "description": "Master 13 Priority",
                "width": 2
              },
              "M14PR": {
                "bit": 24,
                "description": "Master 14 Priority",
                "width": 2
              },
              "M15PR": {
                "bit": 28,
                "description": "Master 15 Priority",
                "width": 2
              }
            },
            "PRAS1": {
              "M0PR": {
                "bit": 0,
                "description": "Master 0 Priority",
                "width": 2
              },
              "M1PR": {
                "bit": 4,
                "description": "Master 1 Priority",
                "width": 2
              },
              "M2PR": {
                "bit": 8,
                "description": "Master 2 Priority",
                "width": 2
              },
              "M3PR": {
                "bit": 12,
                "description": "Master 3 Priority",
                "width": 2
              },
              "M4PR": {
                "bit": 16,
                "description": "Master 4 Priority",
                "width": 2
              },
              "M5PR": {
                "bit": 20,
                "description": "Master 5 Priority",
                "width": 2
              },
              "M6PR": {
                "bit": 24,
                "description": "Master 6 Priority",
                "width": 2
              },
              "M7PR": {
                "bit": 28,
                "description": "Master 7 Priority",
                "width": 2
              }
            },
            "PRBS1": {
              "M8PR": {
                "bit": 0,
                "description": "Master 8 Priority",
                "width": 2
              },
              "M9PR": {
                "bit": 4,
                "description": "Master 9 Priority",
                "width": 2
              },
              "M10PR": {
                "bit": 8,
                "description": "Master 10 Priority",
                "width": 2
              },
              "M11PR": {
                "bit": 12,
                "description": "Master 11 Priority",
                "width": 2
              },
              "M12PR": {
                "bit": 16,
                "description": "Master 12 Priority",
                "width": 2
              },
              "M13PR": {
                "bit": 20,
                "description": "Master 13 Priority",
                "width": 2
              },
              "M14PR": {
                "bit": 24,
                "description": "Master 14 Priority",
                "width": 2
              },
              "M15PR": {
                "bit": 28,
                "description": "Master 15 Priority",
                "width": 2
              }
            },
            "PRAS2": {
              "M0PR": {
                "bit": 0,
                "description": "Master 0 Priority",
                "width": 2
              },
              "M1PR": {
                "bit": 4,
                "description": "Master 1 Priority",
                "width": 2
              },
              "M2PR": {
                "bit": 8,
                "description": "Master 2 Priority",
                "width": 2
              },
              "M3PR": {
                "bit": 12,
                "description": "Master 3 Priority",
                "width": 2
              },
              "M4PR": {
                "bit": 16,
                "description": "Master 4 Priority",
                "width": 2
              },
              "M5PR": {
                "bit": 20,
                "description": "Master 5 Priority",
                "width": 2
              },
              "M6PR": {
                "bit": 24,
                "description": "Master 6 Priority",
                "width": 2
              },
              "M7PR": {
                "bit": 28,
                "description": "Master 7 Priority",
                "width": 2
              }
            },
            "PRBS2": {
              "M8PR": {
                "bit": 0,
                "description": "Master 8 Priority",
                "width": 2
              },
              "M9PR": {
                "bit": 4,
                "description": "Master 9 Priority",
                "width": 2
              },
              "M10PR": {
                "bit": 8,
                "description": "Master 10 Priority",
                "width": 2
              },
              "M11PR": {
                "bit": 12,
                "description": "Master 11 Priority",
                "width": 2
              },
              "M12PR": {
                "bit": 16,
                "description": "Master 12 Priority",
                "width": 2
              },
              "M13PR": {
                "bit": 20,
                "description": "Master 13 Priority",
                "width": 2
              },
              "M14PR": {
                "bit": 24,
                "description": "Master 14 Priority",
                "width": 2
              },
              "M15PR": {
                "bit": 28,
                "description": "Master 15 Priority",
                "width": 2
              }
            },
            "PRAS3": {
              "M0PR": {
                "bit": 0,
                "description": "Master 0 Priority",
                "width": 2
              },
              "M1PR": {
                "bit": 4,
                "description": "Master 1 Priority",
                "width": 2
              },
              "M2PR": {
                "bit": 8,
                "description": "Master 2 Priority",
                "width": 2
              },
              "M3PR": {
                "bit": 12,
                "description": "Master 3 Priority",
                "width": 2
              },
              "M4PR": {
                "bit": 16,
                "description": "Master 4 Priority",
                "width": 2
              },
              "M5PR": {
                "bit": 20,
                "description": "Master 5 Priority",
                "width": 2
              },
              "M6PR": {
                "bit": 24,
                "description": "Master 6 Priority",
                "width": 2
              },
              "M7PR": {
                "bit": 28,
                "description": "Master 7 Priority",
                "width": 2
              }
            },
            "PRBS3": {
              "M8PR": {
                "bit": 0,
                "description": "Master 8 Priority",
                "width": 2
              },
              "M9PR": {
                "bit": 4,
                "description": "Master 9 Priority",
                "width": 2
              },
              "M10PR": {
                "bit": 8,
                "description": "Master 10 Priority",
                "width": 2
              },
              "M11PR": {
                "bit": 12,
                "description": "Master 11 Priority",
                "width": 2
              },
              "M12PR": {
                "bit": 16,
                "description": "Master 12 Priority",
                "width": 2
              },
              "M13PR": {
                "bit": 20,
                "description": "Master 13 Priority",
                "width": 2
              },
              "M14PR": {
                "bit": 24,
                "description": "Master 14 Priority",
                "width": 2
              },
              "M15PR": {
                "bit": 28,
                "description": "Master 15 Priority",
                "width": 2
              }
            },
            "PRAS4": {
              "M0PR": {
                "bit": 0,
                "description": "Master 0 Priority",
                "width": 2
              },
              "M1PR": {
                "bit": 4,
                "description": "Master 1 Priority",
                "width": 2
              },
              "M2PR": {
                "bit": 8,
                "description": "Master 2 Priority",
                "width": 2
              },
              "M3PR": {
                "bit": 12,
                "description": "Master 3 Priority",
                "width": 2
              },
              "M4PR": {
                "bit": 16,
                "description": "Master 4 Priority",
                "width": 2
              },
              "M5PR": {
                "bit": 20,
                "description": "Master 5 Priority",
                "width": 2
              },
              "M6PR": {
                "bit": 24,
                "description": "Master 6 Priority",
                "width": 2
              },
              "M7PR": {
                "bit": 28,
                "description": "Master 7 Priority",
                "width": 2
              }
            },
            "PRBS4": {
              "M8PR": {
                "bit": 0,
                "description": "Master 8 Priority",
                "width": 2
              },
              "M9PR": {
                "bit": 4,
                "description": "Master 9 Priority",
                "width": 2
              },
              "M10PR": {
                "bit": 8,
                "description": "Master 10 Priority",
                "width": 2
              },
              "M11PR": {
                "bit": 12,
                "description": "Master 11 Priority",
                "width": 2
              },
              "M12PR": {
                "bit": 16,
                "description": "Master 12 Priority",
                "width": 2
              },
              "M13PR": {
                "bit": 20,
                "description": "Master 13 Priority",
                "width": 2
              },
              "M14PR": {
                "bit": 24,
                "description": "Master 14 Priority",
                "width": 2
              },
              "M15PR": {
                "bit": 28,
                "description": "Master 15 Priority",
                "width": 2
              }
            },
            "PRAS5": {
              "M0PR": {
                "bit": 0,
                "description": "Master 0 Priority",
                "width": 2
              },
              "M1PR": {
                "bit": 4,
                "description": "Master 1 Priority",
                "width": 2
              },
              "M2PR": {
                "bit": 8,
                "description": "Master 2 Priority",
                "width": 2
              },
              "M3PR": {
                "bit": 12,
                "description": "Master 3 Priority",
                "width": 2
              },
              "M4PR": {
                "bit": 16,
                "description": "Master 4 Priority",
                "width": 2
              },
              "M5PR": {
                "bit": 20,
                "description": "Master 5 Priority",
                "width": 2
              },
              "M6PR": {
                "bit": 24,
                "description": "Master 6 Priority",
                "width": 2
              },
              "M7PR": {
                "bit": 28,
                "description": "Master 7 Priority",
                "width": 2
              }
            },
            "PRBS5": {
              "M8PR": {
                "bit": 0,
                "description": "Master 8 Priority",
                "width": 2
              },
              "M9PR": {
                "bit": 4,
                "description": "Master 9 Priority",
                "width": 2
              },
              "M10PR": {
                "bit": 8,
                "description": "Master 10 Priority",
                "width": 2
              },
              "M11PR": {
                "bit": 12,
                "description": "Master 11 Priority",
                "width": 2
              },
              "M12PR": {
                "bit": 16,
                "description": "Master 12 Priority",
                "width": 2
              },
              "M13PR": {
                "bit": 20,
                "description": "Master 13 Priority",
                "width": 2
              },
              "M14PR": {
                "bit": 24,
                "description": "Master 14 Priority",
                "width": 2
              },
              "M15PR": {
                "bit": 28,
                "description": "Master 15 Priority",
                "width": 2
              }
            },
            "PRAS6": {
              "M0PR": {
                "bit": 0,
                "description": "Master 0 Priority",
                "width": 2
              },
              "M1PR": {
                "bit": 4,
                "description": "Master 1 Priority",
                "width": 2
              },
              "M2PR": {
                "bit": 8,
                "description": "Master 2 Priority",
                "width": 2
              },
              "M3PR": {
                "bit": 12,
                "description": "Master 3 Priority",
                "width": 2
              },
              "M4PR": {
                "bit": 16,
                "description": "Master 4 Priority",
                "width": 2
              },
              "M5PR": {
                "bit": 20,
                "description": "Master 5 Priority",
                "width": 2
              },
              "M6PR": {
                "bit": 24,
                "description": "Master 6 Priority",
                "width": 2
              },
              "M7PR": {
                "bit": 28,
                "description": "Master 7 Priority",
                "width": 2
              }
            },
            "PRBS6": {
              "M8PR": {
                "bit": 0,
                "description": "Master 8 Priority",
                "width": 2
              },
              "M9PR": {
                "bit": 4,
                "description": "Master 9 Priority",
                "width": 2
              },
              "M10PR": {
                "bit": 8,
                "description": "Master 10 Priority",
                "width": 2
              },
              "M11PR": {
                "bit": 12,
                "description": "Master 11 Priority",
                "width": 2
              },
              "M12PR": {
                "bit": 16,
                "description": "Master 12 Priority",
                "width": 2
              },
              "M13PR": {
                "bit": 20,
                "description": "Master 13 Priority",
                "width": 2
              },
              "M14PR": {
                "bit": 24,
                "description": "Master 14 Priority",
                "width": 2
              },
              "M15PR": {
                "bit": 28,
                "description": "Master 15 Priority",
                "width": 2
              }
            },
            "PRAS7": {
              "M0PR": {
                "bit": 0,
                "description": "Master 0 Priority",
                "width": 2
              },
              "M1PR": {
                "bit": 4,
                "description": "Master 1 Priority",
                "width": 2
              },
              "M2PR": {
                "bit": 8,
                "description": "Master 2 Priority",
                "width": 2
              },
              "M3PR": {
                "bit": 12,
                "description": "Master 3 Priority",
                "width": 2
              },
              "M4PR": {
                "bit": 16,
                "description": "Master 4 Priority",
                "width": 2
              },
              "M5PR": {
                "bit": 20,
                "description": "Master 5 Priority",
                "width": 2
              },
              "M6PR": {
                "bit": 24,
                "description": "Master 6 Priority",
                "width": 2
              },
              "M7PR": {
                "bit": 28,
                "description": "Master 7 Priority",
                "width": 2
              }
            },
            "PRBS7": {
              "M8PR": {
                "bit": 0,
                "description": "Master 8 Priority",
                "width": 2
              },
              "M9PR": {
                "bit": 4,
                "description": "Master 9 Priority",
                "width": 2
              },
              "M10PR": {
                "bit": 8,
                "description": "Master 10 Priority",
                "width": 2
              },
              "M11PR": {
                "bit": 12,
                "description": "Master 11 Priority",
                "width": 2
              },
              "M12PR": {
                "bit": 16,
                "description": "Master 12 Priority",
                "width": 2
              },
              "M13PR": {
                "bit": 20,
                "description": "Master 13 Priority",
                "width": 2
              },
              "M14PR": {
                "bit": 24,
                "description": "Master 14 Priority",
                "width": 2
              },
              "M15PR": {
                "bit": 28,
                "description": "Master 15 Priority",
                "width": 2
              }
            },
            "PRAS8": {
              "M0PR": {
                "bit": 0,
                "description": "Master 0 Priority",
                "width": 2
              },
              "M1PR": {
                "bit": 4,
                "description": "Master 1 Priority",
                "width": 2
              },
              "M2PR": {
                "bit": 8,
                "description": "Master 2 Priority",
                "width": 2
              },
              "M3PR": {
                "bit": 12,
                "description": "Master 3 Priority",
                "width": 2
              },
              "M4PR": {
                "bit": 16,
                "description": "Master 4 Priority",
                "width": 2
              },
              "M5PR": {
                "bit": 20,
                "description": "Master 5 Priority",
                "width": 2
              },
              "M6PR": {
                "bit": 24,
                "description": "Master 6 Priority",
                "width": 2
              },
              "M7PR": {
                "bit": 28,
                "description": "Master 7 Priority",
                "width": 2
              }
            },
            "PRBS8": {
              "M8PR": {
                "bit": 0,
                "description": "Master 8 Priority",
                "width": 2
              },
              "M9PR": {
                "bit": 4,
                "description": "Master 9 Priority",
                "width": 2
              },
              "M10PR": {
                "bit": 8,
                "description": "Master 10 Priority",
                "width": 2
              },
              "M11PR": {
                "bit": 12,
                "description": "Master 11 Priority",
                "width": 2
              },
              "M12PR": {
                "bit": 16,
                "description": "Master 12 Priority",
                "width": 2
              },
              "M13PR": {
                "bit": 20,
                "description": "Master 13 Priority",
                "width": 2
              },
              "M14PR": {
                "bit": 24,
                "description": "Master 14 Priority",
                "width": 2
              },
              "M15PR": {
                "bit": 28,
                "description": "Master 15 Priority",
                "width": 2
              }
            },
            "PRAS9": {
              "M0PR": {
                "bit": 0,
                "description": "Master 0 Priority",
                "width": 2
              },
              "M1PR": {
                "bit": 4,
                "description": "Master 1 Priority",
                "width": 2
              },
              "M2PR": {
                "bit": 8,
                "description": "Master 2 Priority",
                "width": 2
              },
              "M3PR": {
                "bit": 12,
                "description": "Master 3 Priority",
                "width": 2
              },
              "M4PR": {
                "bit": 16,
                "description": "Master 4 Priority",
                "width": 2
              },
              "M5PR": {
                "bit": 20,
                "description": "Master 5 Priority",
                "width": 2
              },
              "M6PR": {
                "bit": 24,
                "description": "Master 6 Priority",
                "width": 2
              },
              "M7PR": {
                "bit": 28,
                "description": "Master 7 Priority",
                "width": 2
              }
            },
            "PRBS9": {
              "M8PR": {
                "bit": 0,
                "description": "Master 8 Priority",
                "width": 2
              },
              "M9PR": {
                "bit": 4,
                "description": "Master 9 Priority",
                "width": 2
              },
              "M10PR": {
                "bit": 8,
                "description": "Master 10 Priority",
                "width": 2
              },
              "M11PR": {
                "bit": 12,
                "description": "Master 11 Priority",
                "width": 2
              },
              "M12PR": {
                "bit": 16,
                "description": "Master 12 Priority",
                "width": 2
              },
              "M13PR": {
                "bit": 20,
                "description": "Master 13 Priority",
                "width": 2
              },
              "M14PR": {
                "bit": 24,
                "description": "Master 14 Priority",
                "width": 2
              },
              "M15PR": {
                "bit": 28,
                "description": "Master 15 Priority",
                "width": 2
              }
            },
            "PRAS10": {
              "M0PR": {
                "bit": 0,
                "description": "Master 0 Priority",
                "width": 2
              },
              "M1PR": {
                "bit": 4,
                "description": "Master 1 Priority",
                "width": 2
              },
              "M2PR": {
                "bit": 8,
                "description": "Master 2 Priority",
                "width": 2
              },
              "M3PR": {
                "bit": 12,
                "description": "Master 3 Priority",
                "width": 2
              },
              "M4PR": {
                "bit": 16,
                "description": "Master 4 Priority",
                "width": 2
              },
              "M5PR": {
                "bit": 20,
                "description": "Master 5 Priority",
                "width": 2
              },
              "M6PR": {
                "bit": 24,
                "description": "Master 6 Priority",
                "width": 2
              },
              "M7PR": {
                "bit": 28,
                "description": "Master 7 Priority",
                "width": 2
              }
            },
            "PRBS10": {
              "M8PR": {
                "bit": 0,
                "description": "Master 8 Priority",
                "width": 2
              },
              "M9PR": {
                "bit": 4,
                "description": "Master 9 Priority",
                "width": 2
              },
              "M10PR": {
                "bit": 8,
                "description": "Master 10 Priority",
                "width": 2
              },
              "M11PR": {
                "bit": 12,
                "description": "Master 11 Priority",
                "width": 2
              },
              "M12PR": {
                "bit": 16,
                "description": "Master 12 Priority",
                "width": 2
              },
              "M13PR": {
                "bit": 20,
                "description": "Master 13 Priority",
                "width": 2
              },
              "M14PR": {
                "bit": 24,
                "description": "Master 14 Priority",
                "width": 2
              },
              "M15PR": {
                "bit": 28,
                "description": "Master 15 Priority",
                "width": 2
              }
            },
            "PRAS11": {
              "M0PR": {
                "bit": 0,
                "description": "Master 0 Priority",
                "width": 2
              },
              "M1PR": {
                "bit": 4,
                "description": "Master 1 Priority",
                "width": 2
              },
              "M2PR": {
                "bit": 8,
                "description": "Master 2 Priority",
                "width": 2
              },
              "M3PR": {
                "bit": 12,
                "description": "Master 3 Priority",
                "width": 2
              },
              "M4PR": {
                "bit": 16,
                "description": "Master 4 Priority",
                "width": 2
              },
              "M5PR": {
                "bit": 20,
                "description": "Master 5 Priority",
                "width": 2
              },
              "M6PR": {
                "bit": 24,
                "description": "Master 6 Priority",
                "width": 2
              },
              "M7PR": {
                "bit": 28,
                "description": "Master 7 Priority",
                "width": 2
              }
            },
            "PRBS11": {
              "M8PR": {
                "bit": 0,
                "description": "Master 8 Priority",
                "width": 2
              },
              "M9PR": {
                "bit": 4,
                "description": "Master 9 Priority",
                "width": 2
              },
              "M10PR": {
                "bit": 8,
                "description": "Master 10 Priority",
                "width": 2
              },
              "M11PR": {
                "bit": 12,
                "description": "Master 11 Priority",
                "width": 2
              },
              "M12PR": {
                "bit": 16,
                "description": "Master 12 Priority",
                "width": 2
              },
              "M13PR": {
                "bit": 20,
                "description": "Master 13 Priority",
                "width": 2
              },
              "M14PR": {
                "bit": 24,
                "description": "Master 14 Priority",
                "width": 2
              },
              "M15PR": {
                "bit": 28,
                "description": "Master 15 Priority",
                "width": 2
              }
            },
            "PRAS12": {
              "M0PR": {
                "bit": 0,
                "description": "Master 0 Priority",
                "width": 2
              },
              "M1PR": {
                "bit": 4,
                "description": "Master 1 Priority",
                "width": 2
              },
              "M2PR": {
                "bit": 8,
                "description": "Master 2 Priority",
                "width": 2
              },
              "M3PR": {
                "bit": 12,
                "description": "Master 3 Priority",
                "width": 2
              },
              "M4PR": {
                "bit": 16,
                "description": "Master 4 Priority",
                "width": 2
              },
              "M5PR": {
                "bit": 20,
                "description": "Master 5 Priority",
                "width": 2
              },
              "M6PR": {
                "bit": 24,
                "description": "Master 6 Priority",
                "width": 2
              },
              "M7PR": {
                "bit": 28,
                "description": "Master 7 Priority",
                "width": 2
              }
            },
            "PRBS12": {
              "M8PR": {
                "bit": 0,
                "description": "Master 8 Priority",
                "width": 2
              },
              "M9PR": {
                "bit": 4,
                "description": "Master 9 Priority",
                "width": 2
              },
              "M10PR": {
                "bit": 8,
                "description": "Master 10 Priority",
                "width": 2
              },
              "M11PR": {
                "bit": 12,
                "description": "Master 11 Priority",
                "width": 2
              },
              "M12PR": {
                "bit": 16,
                "description": "Master 12 Priority",
                "width": 2
              },
              "M13PR": {
                "bit": 20,
                "description": "Master 13 Priority",
                "width": 2
              },
              "M14PR": {
                "bit": 24,
                "description": "Master 14 Priority",
                "width": 2
              },
              "M15PR": {
                "bit": 28,
                "description": "Master 15 Priority",
                "width": 2
              }
            },
            "PRAS13": {
              "M0PR": {
                "bit": 0,
                "description": "Master 0 Priority",
                "width": 2
              },
              "M1PR": {
                "bit": 4,
                "description": "Master 1 Priority",
                "width": 2
              },
              "M2PR": {
                "bit": 8,
                "description": "Master 2 Priority",
                "width": 2
              },
              "M3PR": {
                "bit": 12,
                "description": "Master 3 Priority",
                "width": 2
              },
              "M4PR": {
                "bit": 16,
                "description": "Master 4 Priority",
                "width": 2
              },
              "M5PR": {
                "bit": 20,
                "description": "Master 5 Priority",
                "width": 2
              },
              "M6PR": {
                "bit": 24,
                "description": "Master 6 Priority",
                "width": 2
              },
              "M7PR": {
                "bit": 28,
                "description": "Master 7 Priority",
                "width": 2
              }
            },
            "PRBS13": {
              "M8PR": {
                "bit": 0,
                "description": "Master 8 Priority",
                "width": 2
              },
              "M9PR": {
                "bit": 4,
                "description": "Master 9 Priority",
                "width": 2
              },
              "M10PR": {
                "bit": 8,
                "description": "Master 10 Priority",
                "width": 2
              },
              "M11PR": {
                "bit": 12,
                "description": "Master 11 Priority",
                "width": 2
              },
              "M12PR": {
                "bit": 16,
                "description": "Master 12 Priority",
                "width": 2
              },
              "M13PR": {
                "bit": 20,
                "description": "Master 13 Priority",
                "width": 2
              },
              "M14PR": {
                "bit": 24,
                "description": "Master 14 Priority",
                "width": 2
              },
              "M15PR": {
                "bit": 28,
                "description": "Master 15 Priority",
                "width": 2
              }
            },
            "PRAS14": {
              "M0PR": {
                "bit": 0,
                "description": "Master 0 Priority",
                "width": 2
              },
              "M1PR": {
                "bit": 4,
                "description": "Master 1 Priority",
                "width": 2
              },
              "M2PR": {
                "bit": 8,
                "description": "Master 2 Priority",
                "width": 2
              },
              "M3PR": {
                "bit": 12,
                "description": "Master 3 Priority",
                "width": 2
              },
              "M4PR": {
                "bit": 16,
                "description": "Master 4 Priority",
                "width": 2
              },
              "M5PR": {
                "bit": 20,
                "description": "Master 5 Priority",
                "width": 2
              },
              "M6PR": {
                "bit": 24,
                "description": "Master 6 Priority",
                "width": 2
              },
              "M7PR": {
                "bit": 28,
                "description": "Master 7 Priority",
                "width": 2
              }
            },
            "PRBS14": {
              "M8PR": {
                "bit": 0,
                "description": "Master 8 Priority",
                "width": 2
              },
              "M9PR": {
                "bit": 4,
                "description": "Master 9 Priority",
                "width": 2
              },
              "M10PR": {
                "bit": 8,
                "description": "Master 10 Priority",
                "width": 2
              },
              "M11PR": {
                "bit": 12,
                "description": "Master 11 Priority",
                "width": 2
              },
              "M12PR": {
                "bit": 16,
                "description": "Master 12 Priority",
                "width": 2
              },
              "M13PR": {
                "bit": 20,
                "description": "Master 13 Priority",
                "width": 2
              },
              "M14PR": {
                "bit": 24,
                "description": "Master 14 Priority",
                "width": 2
              },
              "M15PR": {
                "bit": 28,
                "description": "Master 15 Priority",
                "width": 2
              }
            },
            "PRAS15": {
              "M0PR": {
                "bit": 0,
                "description": "Master 0 Priority",
                "width": 2
              },
              "M1PR": {
                "bit": 4,
                "description": "Master 1 Priority",
                "width": 2
              },
              "M2PR": {
                "bit": 8,
                "description": "Master 2 Priority",
                "width": 2
              },
              "M3PR": {
                "bit": 12,
                "description": "Master 3 Priority",
                "width": 2
              },
              "M4PR": {
                "bit": 16,
                "description": "Master 4 Priority",
                "width": 2
              },
              "M5PR": {
                "bit": 20,
                "description": "Master 5 Priority",
                "width": 2
              },
              "M6PR": {
                "bit": 24,
                "description": "Master 6 Priority",
                "width": 2
              },
              "M7PR": {
                "bit": 28,
                "description": "Master 7 Priority",
                "width": 2
              }
            },
            "PRBS15": {
              "M8PR": {
                "bit": 0,
                "description": "Master 8 Priority",
                "width": 2
              },
              "M9PR": {
                "bit": 4,
                "description": "Master 9 Priority",
                "width": 2
              },
              "M10PR": {
                "bit": 8,
                "description": "Master 10 Priority",
                "width": 2
              },
              "M11PR": {
                "bit": 12,
                "description": "Master 11 Priority",
                "width": 2
              },
              "M12PR": {
                "bit": 16,
                "description": "Master 12 Priority",
                "width": 2
              },
              "M13PR": {
                "bit": 20,
                "description": "Master 13 Priority",
                "width": 2
              },
              "M14PR": {
                "bit": 24,
                "description": "Master 14 Priority",
                "width": 2
              },
              "M15PR": {
                "bit": 28,
                "description": "Master 15 Priority",
                "width": 2
              }
            },
            "MRCR": {
              "RCB0": {
                "bit": 0,
                "description": "RCB0"
              },
              "RCB1": {
                "bit": 1,
                "description": "RCB1"
              },
              "RCB2": {
                "bit": 2,
                "description": "RCB2"
              },
              "RCB3": {
                "bit": 3,
                "description": "RCB3"
              },
              "RCB4": {
                "bit": 4,
                "description": "RCB4"
              },
              "RCB5": {
                "bit": 5,
                "description": "RCB5"
              },
              "RCB6": {
                "bit": 6,
                "description": "RCB6"
              },
              "RCB7": {
                "bit": 7,
                "description": "RCB7"
              },
              "RCB8": {
                "bit": 8,
                "description": "RCB8"
              },
              "RCB9": {
                "bit": 9,
                "description": "RCB9"
              },
              "RCB10": {
                "bit": 10,
                "description": "RCB10"
              },
              "RCB11": {
                "bit": 11,
                "description": "RCB11"
              },
              "RCB12": {
                "bit": 12,
                "description": "RCB12"
              },
              "RCB13": {
                "bit": 13,
                "description": "RCB13"
              },
              "RCB14": {
                "bit": 14,
                "description": "RCB14"
              },
              "RCB15": {
                "bit": 15,
                "description": "RCB15"
              }
            },
            "SFR[%s]": {
              "SFR": {
                "bit": 0,
                "description": "Special Function Register Fields",
                "width": 32
              }
            },
            "WPMR": {
              "WPEN": {
                "bit": 0,
                "description": "Write Protect Enable"
              },
              "WPKEY": {
                "bit": 8,
                "description": "Write Protect KEY (Write-only)",
                "width": 24
              }
            },
            "WPSR": {
              "WPVS": {
                "bit": 0,
                "description": "Write Protect Violation Status"
              },
              "WPVSRC": {
                "bit": 8,
                "description": "Write Protect Violation Source",
                "width": 16
              }
            }
          }
        },
        "DBGU": {
          "instances": [
            {
              "name": "DBGU",
              "base": "0xFFFFEE00",
              "irq": 2
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "Control Register"
            },
            "MR": {
              "offset": "0x04",
              "size": 32,
              "description": "Mode Register"
            },
            "IER": {
              "offset": "0x08",
              "size": 32,
              "description": "Interrupt Enable Register"
            },
            "IDR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Interrupt Disable Register"
            },
            "IMR": {
              "offset": "0x10",
              "size": 32,
              "description": "Interrupt Mask Register"
            },
            "SR": {
              "offset": "0x14",
              "size": 32,
              "description": "Status Register"
            },
            "RHR": {
              "offset": "0x18",
              "size": 32,
              "description": "Receive Holding Register"
            },
            "THR": {
              "offset": "0x1C",
              "size": 32,
              "description": "Transmit Holding Register"
            },
            "BRGR": {
              "offset": "0x20",
              "size": 32,
              "description": "Baud Rate Generator Register"
            },
            "CIDR": {
              "offset": "0x40",
              "size": 32,
              "description": "Chip ID Register"
            },
            "EXID": {
              "offset": "0x44",
              "size": 32,
              "description": "Chip ID Extension Register"
            },
            "FNR": {
              "offset": "0x48",
              "size": 32,
              "description": "Force NTRST Register"
            }
          },
          "bits": {
            "CR": {
              "RSTRX": {
                "bit": 2,
                "description": "Reset Receiver"
              },
              "RSTTX": {
                "bit": 3,
                "description": "Reset Transmitter"
              },
              "RXEN": {
                "bit": 4,
                "description": "Receiver Enable"
              },
              "RXDIS": {
                "bit": 5,
                "description": "Receiver Disable"
              },
              "TXEN": {
                "bit": 6,
                "description": "Transmitter Enable"
              },
              "TXDIS": {
                "bit": 7,
                "description": "Transmitter Disable"
              },
              "RSTSTA": {
                "bit": 8,
                "description": "Reset Status Bits"
              }
            },
            "MR": {
              "PAR": {
                "bit": 9,
                "description": "Parity Type",
                "width": 3
              },
              "CHMODE": {
                "bit": 14,
                "description": "Channel Mode",
                "width": 2
              }
            },
            "IER": {
              "RXRDY": {
                "bit": 0,
                "description": "Enable RXRDY Interrupt"
              },
              "TXRDY": {
                "bit": 1,
                "description": "Enable TXRDY Interrupt"
              },
              "OVRE": {
                "bit": 5,
                "description": "Enable Overrun Error Interrupt"
              },
              "FRAME": {
                "bit": 6,
                "description": "Enable Framing Error Interrupt"
              },
              "PARE": {
                "bit": 7,
                "description": "Enable Parity Error Interrupt"
              },
              "TXEMPTY": {
                "bit": 9,
                "description": "Enable TXEMPTY Interrupt"
              },
              "COMMTX": {
                "bit": 30,
                "description": "Enable COMMTX (from ARM) Interrupt"
              },
              "COMMRX": {
                "bit": 31,
                "description": "Enable COMMRX (from ARM) Interrupt"
              }
            },
            "IDR": {
              "RXRDY": {
                "bit": 0,
                "description": "Disable RXRDY Interrupt"
              },
              "TXRDY": {
                "bit": 1,
                "description": "Disable TXRDY Interrupt"
              },
              "OVRE": {
                "bit": 5,
                "description": "Disable Overrun Error Interrupt"
              },
              "FRAME": {
                "bit": 6,
                "description": "Disable Framing Error Interrupt"
              },
              "PARE": {
                "bit": 7,
                "description": "Disable Parity Error Interrupt"
              },
              "TXEMPTY": {
                "bit": 9,
                "description": "Disable TXEMPTY Interrupt"
              },
              "COMMTX": {
                "bit": 30,
                "description": "Disable COMMTX (from ARM) Interrupt"
              },
              "COMMRX": {
                "bit": 31,
                "description": "Disable COMMRX (from ARM) Interrupt"
              }
            },
            "IMR": {
              "RXRDY": {
                "bit": 0,
                "description": "Mask RXRDY Interrupt"
              },
              "TXRDY": {
                "bit": 1,
                "description": "Disable TXRDY Interrupt"
              },
              "OVRE": {
                "bit": 5,
                "description": "Mask Overrun Error Interrupt"
              },
              "FRAME": {
                "bit": 6,
                "description": "Mask Framing Error Interrupt"
              },
              "PARE": {
                "bit": 7,
                "description": "Mask Parity Error Interrupt"
              },
              "TXEMPTY": {
                "bit": 9,
                "description": "Mask TXEMPTY Interrupt"
              },
              "COMMTX": {
                "bit": 30,
                "description": "Mask COMMTX Interrupt"
              },
              "COMMRX": {
                "bit": 31,
                "description": "Mask COMMRX Interrupt"
              }
            },
            "SR": {
              "RXRDY": {
                "bit": 0,
                "description": "Receiver Ready"
              },
              "TXRDY": {
                "bit": 1,
                "description": "Transmitter Ready"
              },
              "OVRE": {
                "bit": 5,
                "description": "Overrun Error"
              },
              "FRAME": {
                "bit": 6,
                "description": "Framing Error"
              },
              "PARE": {
                "bit": 7,
                "description": "Parity Error"
              },
              "TXEMPTY": {
                "bit": 9,
                "description": "Transmitter Empty"
              },
              "COMMTX": {
                "bit": 30,
                "description": "Debug Communication Channel Write Status"
              },
              "COMMRX": {
                "bit": 31,
                "description": "Debug Communication Channel Read Status"
              }
            },
            "RHR": {
              "RXCHR": {
                "bit": 0,
                "description": "Received Character",
                "width": 8
              }
            },
            "THR": {
              "TXCHR": {
                "bit": 0,
                "description": "Character to be Transmitted",
                "width": 8
              }
            },
            "BRGR": {
              "CD": {
                "bit": 0,
                "description": "Clock Divisor",
                "width": 16
              }
            },
            "CIDR": {
              "VERSION": {
                "bit": 0,
                "description": "Version of the Device",
                "width": 5
              },
              "EPROC": {
                "bit": 5,
                "description": "Embedded Processor",
                "width": 3
              },
              "NVPSIZ": {
                "bit": 8,
                "description": "Nonvolatile Program Memory Size",
                "width": 4
              },
              "NVPSIZ2": {
                "bit": 12,
                "description": "None",
                "width": 4
              },
              "SRAMSIZ": {
                "bit": 16,
                "description": "Internal SRAM Size",
                "width": 4
              },
              "ARCH": {
                "bit": 20,
                "description": "Architecture Identifier",
                "width": 8
              },
              "NVPTYP": {
                "bit": 28,
                "description": "Nonvolatile Program Memory Type",
                "width": 3
              },
              "EXT": {
                "bit": 31,
                "description": "Extension Flag"
              }
            },
            "EXID": {
              "EXID": {
                "bit": 0,
                "description": "Chip ID Extension",
                "width": 32
              }
            },
            "FNR": {
              "FNTRST": {
                "bit": 0,
                "description": "Force NTRST"
              }
            }
          }
        },
        "AIC": {
          "instances": [
            {
              "name": "AIC",
              "base": "0xFFFFF000",
              "irq": 0
            }
          ],
          "registers": {
            "SSR": {
              "offset": "0x00",
              "size": 32,
              "description": "Source Select Register"
            },
            "SMR": {
              "offset": "0x04",
              "size": 32,
              "description": "Source Mode Register"
            },
            "SVR": {
              "offset": "0x08",
              "size": 32,
              "description": "Source Vector Register"
            },
            "IVR": {
              "offset": "0x10",
              "size": 32,
              "description": "Interrupt Vector Register"
            },
            "FVR": {
              "offset": "0x14",
              "size": 32,
              "description": "FIQ Interrupt Vector Register"
            },
            "ISR": {
              "offset": "0x18",
              "size": 32,
              "description": "Interrupt Status Register"
            },
            "IPR0": {
              "offset": "0x20",
              "size": 32,
              "description": "Interrupt Pending Register 0"
            },
            "IPR1": {
              "offset": "0x24",
              "size": 32,
              "description": "Interrupt Pending Register 1"
            },
            "IPR2": {
              "offset": "0x28",
              "size": 32,
              "description": "Interrupt Pending Register 2"
            },
            "IPR3": {
              "offset": "0x2C",
              "size": 32,
              "description": "Interrupt Pending Register 3"
            },
            "IMR": {
              "offset": "0x30",
              "size": 32,
              "description": "Interrupt Mask Register"
            },
            "CISR": {
              "offset": "0x34",
              "size": 32,
              "description": "Core Interrupt Status Register"
            },
            "EOICR": {
              "offset": "0x38",
              "size": 32,
              "description": "End of Interrupt Command Register"
            },
            "SPU": {
              "offset": "0x3C",
              "size": 32,
              "description": "Spurious Interrupt Vector Register"
            },
            "IECR": {
              "offset": "0x40",
              "size": 32,
              "description": "Interrupt Enable Command Register"
            },
            "IDCR": {
              "offset": "0x44",
              "size": 32,
              "description": "Interrupt Disable Command Register"
            },
            "ICCR": {
              "offset": "0x48",
              "size": 32,
              "description": "Interrupt Clear Command Register"
            },
            "ISCR": {
              "offset": "0x4C",
              "size": 32,
              "description": "Interrupt Set Command Register"
            },
            "FFER": {
              "offset": "0x50",
              "size": 32,
              "description": "Fast Forcing Enable Register"
            },
            "FFDR": {
              "offset": "0x54",
              "size": 32,
              "description": "Fast Forcing Disable Register"
            },
            "FFSR": {
              "offset": "0x58",
              "size": 32,
              "description": "Fast Forcing Status Register"
            },
            "DCR": {
              "offset": "0x6C",
              "size": 32,
              "description": "Debug Control Register"
            },
            "WPMR": {
              "offset": "0xE4",
              "size": 32,
              "description": "Write Protect Mode Register"
            },
            "WPSR": {
              "offset": "0xE8",
              "size": 32,
              "description": "Write Protect Status Register"
            }
          },
          "bits": {
            "SSR": {
              "INTSEL": {
                "bit": 0,
                "description": "Interrupt line Selection",
                "width": 7
              }
            },
            "SMR": {
              "PRIOR": {
                "bit": 0,
                "description": "Priority Level",
                "width": 3
              },
              "SRCTYPE": {
                "bit": 5,
                "description": "Interrupt Source Type",
                "width": 2
              }
            },
            "SVR": {
              "VECTOR": {
                "bit": 0,
                "description": "Source Vector",
                "width": 32
              }
            },
            "IVR": {
              "IRQV": {
                "bit": 0,
                "description": "Interrupt Vector Register",
                "width": 32
              }
            },
            "FVR": {
              "FIQV": {
                "bit": 0,
                "description": "FIQ Vector Register",
                "width": 32
              }
            },
            "ISR": {
              "IRQID": {
                "bit": 0,
                "description": "Current Interrupt Identifier",
                "width": 7
              }
            },
            "IPR0": {
              "FIQ": {
                "bit": 0,
                "description": "Interrupt Pending"
              },
              "SYS": {
                "bit": 1,
                "description": "Interrupt Pending"
              },
              "PID2": {
                "bit": 2,
                "description": "Interrupt Pending"
              },
              "PID3": {
                "bit": 3,
                "description": "Interrupt Pending"
              },
              "PID4": {
                "bit": 4,
                "description": "Interrupt Pending"
              },
              "PID5": {
                "bit": 5,
                "description": "Interrupt Pending"
              },
              "PID6": {
                "bit": 6,
                "description": "Interrupt Pending"
              },
              "PID7": {
                "bit": 7,
                "description": "Interrupt Pending"
              },
              "PID8": {
                "bit": 8,
                "description": "Interrupt Pending"
              },
              "PID9": {
                "bit": 9,
                "description": "Interrupt Pending"
              },
              "PID10": {
                "bit": 10,
                "description": "Interrupt Pending"
              },
              "PID11": {
                "bit": 11,
                "description": "Interrupt Pending"
              },
              "PID12": {
                "bit": 12,
                "description": "Interrupt Pending"
              },
              "PID13": {
                "bit": 13,
                "description": "Interrupt Pending"
              },
              "PID14": {
                "bit": 14,
                "description": "Interrupt Pending"
              },
              "PID15": {
                "bit": 15,
                "description": "Interrupt Pending"
              },
              "PID16": {
                "bit": 16,
                "description": "Interrupt Pending"
              },
              "PID17": {
                "bit": 17,
                "description": "Interrupt Pending"
              },
              "PID18": {
                "bit": 18,
                "description": "Interrupt Pending"
              },
              "PID19": {
                "bit": 19,
                "description": "Interrupt Pending"
              },
              "PID20": {
                "bit": 20,
                "description": "Interrupt Pending"
              },
              "PID21": {
                "bit": 21,
                "description": "Interrupt Pending"
              },
              "PID22": {
                "bit": 22,
                "description": "Interrupt Pending"
              },
              "PID23": {
                "bit": 23,
                "description": "Interrupt Pending"
              },
              "PID24": {
                "bit": 24,
                "description": "Interrupt Pending"
              },
              "PID25": {
                "bit": 25,
                "description": "Interrupt Pending"
              },
              "PID26": {
                "bit": 26,
                "description": "Interrupt Pending"
              },
              "PID27": {
                "bit": 27,
                "description": "Interrupt Pending"
              },
              "PID28": {
                "bit": 28,
                "description": "Interrupt Pending"
              },
              "PID29": {
                "bit": 29,
                "description": "Interrupt Pending"
              },
              "PID30": {
                "bit": 30,
                "description": "Interrupt Pending"
              },
              "PID31": {
                "bit": 31,
                "description": "Interrupt Pending"
              }
            },
            "IPR1": {
              "PID32": {
                "bit": 0,
                "description": "Interrupt Pending"
              },
              "PID33": {
                "bit": 1,
                "description": "Interrupt Pending"
              },
              "PID34": {
                "bit": 2,
                "description": "Interrupt Pending"
              },
              "PID35": {
                "bit": 3,
                "description": "Interrupt Pending"
              },
              "PID36": {
                "bit": 4,
                "description": "Interrupt Pending"
              },
              "PID37": {
                "bit": 5,
                "description": "Interrupt Pending"
              },
              "PID38": {
                "bit": 6,
                "description": "Interrupt Pending"
              },
              "PID39": {
                "bit": 7,
                "description": "Interrupt Pending"
              },
              "PID40": {
                "bit": 8,
                "description": "Interrupt Pending"
              },
              "PID41": {
                "bit": 9,
                "description": "Interrupt Pending"
              },
              "PID42": {
                "bit": 10,
                "description": "Interrupt Pending"
              },
              "PID43": {
                "bit": 11,
                "description": "Interrupt Pending"
              },
              "PID44": {
                "bit": 12,
                "description": "Interrupt Pending"
              },
              "PID45": {
                "bit": 13,
                "description": "Interrupt Pending"
              },
              "PID46": {
                "bit": 14,
                "description": "Interrupt Pending"
              },
              "PID47": {
                "bit": 15,
                "description": "Interrupt Pending"
              },
              "PID48": {
                "bit": 16,
                "description": "Interrupt Pending"
              },
              "PID49": {
                "bit": 17,
                "description": "Interrupt Pending"
              },
              "PID50": {
                "bit": 18,
                "description": "Interrupt Pending"
              },
              "PID51": {
                "bit": 19,
                "description": "Interrupt Pending"
              },
              "PID52": {
                "bit": 20,
                "description": "Interrupt Pending"
              },
              "PID53": {
                "bit": 21,
                "description": "Interrupt Pending"
              },
              "PID54": {
                "bit": 22,
                "description": "Interrupt Pending"
              },
              "PID55": {
                "bit": 23,
                "description": "Interrupt Pending"
              },
              "PID56": {
                "bit": 24,
                "description": "Interrupt Pending"
              },
              "PID57": {
                "bit": 25,
                "description": "Interrupt Pending"
              },
              "PID58": {
                "bit": 26,
                "description": "Interrupt Pending"
              },
              "PID59": {
                "bit": 27,
                "description": "Interrupt Pending"
              },
              "PID60": {
                "bit": 28,
                "description": "Interrupt Pending"
              },
              "PID61": {
                "bit": 29,
                "description": "Interrupt Pending"
              },
              "PID62": {
                "bit": 30,
                "description": "Interrupt Pending"
              },
              "PID63": {
                "bit": 31,
                "description": "Interrupt Pending"
              }
            },
            "IPR2": {
              "PID64": {
                "bit": 0,
                "description": "Interrupt Pending"
              },
              "PID65": {
                "bit": 1,
                "description": "Interrupt Pending"
              },
              "PID66": {
                "bit": 2,
                "description": "Interrupt Pending"
              },
              "PID67": {
                "bit": 3,
                "description": "Interrupt Pending"
              },
              "PID68": {
                "bit": 4,
                "description": "Interrupt Pending"
              },
              "PID69": {
                "bit": 5,
                "description": "Interrupt Pending"
              },
              "PID70": {
                "bit": 6,
                "description": "Interrupt Pending"
              },
              "PID71": {
                "bit": 7,
                "description": "Interrupt Pending"
              },
              "PID72": {
                "bit": 8,
                "description": "Interrupt Pending"
              },
              "PID73": {
                "bit": 9,
                "description": "Interrupt Pending"
              },
              "PID74": {
                "bit": 10,
                "description": "Interrupt Pending"
              },
              "PID75": {
                "bit": 11,
                "description": "Interrupt Pending"
              },
              "PID76": {
                "bit": 12,
                "description": "Interrupt Pending"
              },
              "PID77": {
                "bit": 13,
                "description": "Interrupt Pending"
              },
              "PID78": {
                "bit": 14,
                "description": "Interrupt Pending"
              },
              "PID79": {
                "bit": 15,
                "description": "Interrupt Pending"
              },
              "PID80": {
                "bit": 16,
                "description": "Interrupt Pending"
              },
              "PID81": {
                "bit": 17,
                "description": "Interrupt Pending"
              },
              "PID82": {
                "bit": 18,
                "description": "Interrupt Pending"
              },
              "PID83": {
                "bit": 19,
                "description": "Interrupt Pending"
              },
              "PID84": {
                "bit": 20,
                "description": "Interrupt Pending"
              },
              "PID85": {
                "bit": 21,
                "description": "Interrupt Pending"
              },
              "PID86": {
                "bit": 22,
                "description": "Interrupt Pending"
              },
              "PID87": {
                "bit": 23,
                "description": "Interrupt Pending"
              },
              "PID88": {
                "bit": 24,
                "description": "Interrupt Pending"
              },
              "PID89": {
                "bit": 25,
                "description": "Interrupt Pending"
              },
              "PID90": {
                "bit": 26,
                "description": "Interrupt Pending"
              },
              "PID91": {
                "bit": 27,
                "description": "Interrupt Pending"
              },
              "PID92": {
                "bit": 28,
                "description": "Interrupt Pending"
              },
              "PID93": {
                "bit": 29,
                "description": "Interrupt Pending"
              },
              "PID94": {
                "bit": 30,
                "description": "Interrupt Pending"
              },
              "PID95": {
                "bit": 31,
                "description": "Interrupt Pending"
              }
            },
            "IPR3": {
              "PID96": {
                "bit": 0,
                "description": "Interrupt Pending"
              },
              "PID97": {
                "bit": 1,
                "description": "Interrupt Pending"
              },
              "PID98": {
                "bit": 2,
                "description": "Interrupt Pending"
              },
              "PID99": {
                "bit": 3,
                "description": "Interrupt Pending"
              },
              "PID100": {
                "bit": 4,
                "description": "Interrupt Pending"
              },
              "PID101": {
                "bit": 5,
                "description": "Interrupt Pending"
              },
              "PID102": {
                "bit": 6,
                "description": "Interrupt Pending"
              },
              "PID103": {
                "bit": 7,
                "description": "Interrupt Pending"
              },
              "PID104": {
                "bit": 8,
                "description": "Interrupt Pending"
              },
              "PID105": {
                "bit": 9,
                "description": "Interrupt Pending"
              },
              "PID106": {
                "bit": 10,
                "description": "Interrupt Pending"
              },
              "PID107": {
                "bit": 11,
                "description": "Interrupt Pending"
              },
              "PID108": {
                "bit": 12,
                "description": "Interrupt Pending"
              },
              "PID109": {
                "bit": 13,
                "description": "Interrupt Pending"
              },
              "PID110": {
                "bit": 14,
                "description": "Interrupt Pending"
              },
              "PID111": {
                "bit": 15,
                "description": "Interrupt Pending"
              },
              "PID112": {
                "bit": 16,
                "description": "Interrupt Pending"
              },
              "PID113": {
                "bit": 17,
                "description": "Interrupt Pending"
              },
              "PID114": {
                "bit": 18,
                "description": "Interrupt Pending"
              },
              "PID115": {
                "bit": 19,
                "description": "Interrupt Pending"
              },
              "PID116": {
                "bit": 20,
                "description": "Interrupt Pending"
              },
              "PID117": {
                "bit": 21,
                "description": "Interrupt Pending"
              },
              "PID118": {
                "bit": 22,
                "description": "Interrupt Pending"
              },
              "PID119": {
                "bit": 23,
                "description": "Interrupt Pending"
              },
              "PID120": {
                "bit": 24,
                "description": "Interrupt Pending"
              },
              "PID121": {
                "bit": 25,
                "description": "Interrupt Pending"
              },
              "PID122": {
                "bit": 26,
                "description": "Interrupt Pending"
              },
              "PID123": {
                "bit": 27,
                "description": "Interrupt Pending"
              },
              "PID124": {
                "bit": 28,
                "description": "Interrupt Pending"
              },
              "PID125": {
                "bit": 29,
                "description": "Interrupt Pending"
              },
              "PID126": {
                "bit": 30,
                "description": "Interrupt Pending"
              },
              "PID127": {
                "bit": 31,
                "description": "Interrupt Pending"
              }
            },
            "IMR": {
              "INTM": {
                "bit": 0,
                "description": "Interrupt Mask"
              }
            },
            "CISR": {
              "NFIQ": {
                "bit": 0,
                "description": "NFIQ Status"
              },
              "NIRQ": {
                "bit": 1,
                "description": "NIRQ Status"
              }
            },
            "EOICR": {
              "ENDIT": {
                "bit": 0,
                "description": "Interrupt Processing Complete Command"
              }
            },
            "SPU": {
              "SIVR": {
                "bit": 0,
                "description": "Spurious Interrupt Vector Register",
                "width": 32
              }
            },
            "IECR": {
              "INTEN": {
                "bit": 0,
                "description": "Interrupt Enable"
              }
            },
            "IDCR": {
              "INTD": {
                "bit": 0,
                "description": "Interrupt Disable"
              }
            },
            "ICCR": {
              "INTCLR": {
                "bit": 0,
                "description": "Interrupt Clear"
              }
            },
            "ISCR": {
              "INTSET": {
                "bit": 0,
                "description": "Interrupt Set"
              }
            },
            "FFER": {
              "FFEN": {
                "bit": 0,
                "description": "Fast Forcing Enable"
              }
            },
            "FFDR": {
              "FFDIS": {
                "bit": 0,
                "description": "Fast Forcing Disable"
              }
            },
            "FFSR": {
              "FFS": {
                "bit": 0,
                "description": "Fast Forcing Status"
              }
            },
            "DCR": {
              "PROT": {
                "bit": 0,
                "description": "Protection Mode"
              },
              "GMSK": {
                "bit": 1,
                "description": "General Mask"
              }
            },
            "WPMR": {
              "WPEN": {
                "bit": 0,
                "description": "Write Protect Enable"
              },
              "WPKEY": {
                "bit": 8,
                "description": "Write Protect KEY",
                "width": 24
              }
            },
            "WPSR": {
              "WPVS": {
                "bit": 0,
                "description": "Write Protect Violation Status"
              },
              "WPVSRC": {
                "bit": 8,
                "description": "Write Protect Violation Source",
                "width": 16
              }
            }
          }
        },
        "PIOA": {
          "instances": [
            {
              "name": "PIOA",
              "base": "0xFFFFF200",
              "irq": 6
            }
          ],
          "registers": {
            "PER": {
              "offset": "0x00",
              "size": 32,
              "description": "PIO Enable Register"
            },
            "PDR": {
              "offset": "0x04",
              "size": 32,
              "description": "PIO Disable Register"
            },
            "PSR": {
              "offset": "0x08",
              "size": 32,
              "description": "PIO Status Register"
            },
            "OER": {
              "offset": "0x10",
              "size": 32,
              "description": "Output Enable Register"
            },
            "ODR": {
              "offset": "0x14",
              "size": 32,
              "description": "Output Disable Register"
            },
            "OSR": {
              "offset": "0x18",
              "size": 32,
              "description": "Output Status Register"
            },
            "IFER": {
              "offset": "0x20",
              "size": 32,
              "description": "Glitch Input Filter Enable Register"
            },
            "IFDR": {
              "offset": "0x24",
              "size": 32,
              "description": "Glitch Input Filter Disable Register"
            },
            "IFSR": {
              "offset": "0x28",
              "size": 32,
              "description": "Glitch Input Filter Status Register"
            },
            "SODR": {
              "offset": "0x30",
              "size": 32,
              "description": "Set Output Data Register"
            },
            "CODR": {
              "offset": "0x34",
              "size": 32,
              "description": "Clear Output Data Register"
            },
            "ODSR": {
              "offset": "0x38",
              "size": 32,
              "description": "Output Data Status Register"
            },
            "PDSR": {
              "offset": "0x3C",
              "size": 32,
              "description": "Pin Data Status Register"
            },
            "IER": {
              "offset": "0x40",
              "size": 32,
              "description": "Interrupt Enable Register"
            },
            "IDR": {
              "offset": "0x44",
              "size": 32,
              "description": "Interrupt Disable Register"
            },
            "IMR": {
              "offset": "0x48",
              "size": 32,
              "description": "Interrupt Mask Register"
            },
            "ISR": {
              "offset": "0x4C",
              "size": 32,
              "description": "Interrupt Status Register"
            },
            "MDER": {
              "offset": "0x50",
              "size": 32,
              "description": "Multi-driver Enable Register"
            },
            "MDDR": {
              "offset": "0x54",
              "size": 32,
              "description": "Multi-driver Disable Register"
            },
            "MDSR": {
              "offset": "0x58",
              "size": 32,
              "description": "Multi-driver Status Register"
            },
            "PUDR": {
              "offset": "0x60",
              "size": 32,
              "description": "Pull-up Disable Register"
            },
            "PUER": {
              "offset": "0x64",
              "size": 32,
              "description": "Pull-up Enable Register"
            },
            "PUSR": {
              "offset": "0x68",
              "size": 32,
              "description": "Pad Pull-up Status Register"
            },
            "ABCDSR[%s]": {
              "offset": "0x70",
              "size": 32,
              "description": "Peripheral Select Register"
            },
            "IFSCDR": {
              "offset": "0x80",
              "size": 32,
              "description": "Input Filter Slow Clock Disable Register"
            },
            "IFSCER": {
              "offset": "0x84",
              "size": 32,
              "description": "Input Filter Slow Clock Enable Register"
            },
            "IFSCSR": {
              "offset": "0x88",
              "size": 32,
              "description": "Input Filter Slow Clock Status Register"
            },
            "SCDR": {
              "offset": "0x8C",
              "size": 32,
              "description": "Slow Clock Divider Debouncing Register"
            },
            "PPDDR": {
              "offset": "0x90",
              "size": 32,
              "description": "Pad Pull-down Disable Register"
            },
            "PPDER": {
              "offset": "0x94",
              "size": 32,
              "description": "Pad Pull-down Enable Register"
            },
            "PPDSR": {
              "offset": "0x98",
              "size": 32,
              "description": "Pad Pull-down Status Register"
            },
            "OWER": {
              "offset": "0xA0",
              "size": 32,
              "description": "Output Write Enable"
            },
            "OWDR": {
              "offset": "0xA4",
              "size": 32,
              "description": "Output Write Disable"
            },
            "OWSR": {
              "offset": "0xA8",
              "size": 32,
              "description": "Output Write Status Register"
            },
            "AIMER": {
              "offset": "0xB0",
              "size": 32,
              "description": "Additional Interrupt Modes Enable Register"
            },
            "AIMDR": {
              "offset": "0xB4",
              "size": 32,
              "description": "Additional Interrupt Modes Disables Register"
            },
            "AIMMR": {
              "offset": "0xB8",
              "size": 32,
              "description": "Additional Interrupt Modes Mask Register"
            },
            "ESR": {
              "offset": "0xC0",
              "size": 32,
              "description": "Edge Select Register"
            },
            "LSR": {
              "offset": "0xC4",
              "size": 32,
              "description": "Level Select Register"
            },
            "ELSR": {
              "offset": "0xC8",
              "size": 32,
              "description": "Edge/Level Status Register"
            },
            "FELLSR": {
              "offset": "0xD0",
              "size": 32,
              "description": "Falling Edge/Low Level Select Register"
            },
            "REHLSR": {
              "offset": "0xD4",
              "size": 32,
              "description": "Rising Edge/ High Level Select Register"
            },
            "FRLHSR": {
              "offset": "0xD8",
              "size": 32,
              "description": "Fall/Rise - Low/High Status Register"
            },
            "LOCKSR": {
              "offset": "0xE0",
              "size": 32,
              "description": "Lock Status"
            },
            "WPMR": {
              "offset": "0xE4",
              "size": 32,
              "description": "Write Protect Mode Register"
            },
            "WPSR": {
              "offset": "0xE8",
              "size": 32,
              "description": "Write Protect Status Register"
            },
            "SCHMITT": {
              "offset": "0x100",
              "size": 32,
              "description": "Schmitt Trigger Register"
            },
            "DRIVER1": {
              "offset": "0x118",
              "size": 32,
              "description": "I/O Drive Register 1"
            },
            "DRIVER2": {
              "offset": "0x11C",
              "size": 32,
              "description": "I/O Drive Register 2"
            }
          },
          "bits": {
            "PER": {
              "P0": {
                "bit": 0,
                "description": "PIO Enable"
              },
              "P1": {
                "bit": 1,
                "description": "PIO Enable"
              },
              "P2": {
                "bit": 2,
                "description": "PIO Enable"
              },
              "P3": {
                "bit": 3,
                "description": "PIO Enable"
              },
              "P4": {
                "bit": 4,
                "description": "PIO Enable"
              },
              "P5": {
                "bit": 5,
                "description": "PIO Enable"
              },
              "P6": {
                "bit": 6,
                "description": "PIO Enable"
              },
              "P7": {
                "bit": 7,
                "description": "PIO Enable"
              },
              "P8": {
                "bit": 8,
                "description": "PIO Enable"
              },
              "P9": {
                "bit": 9,
                "description": "PIO Enable"
              },
              "P10": {
                "bit": 10,
                "description": "PIO Enable"
              },
              "P11": {
                "bit": 11,
                "description": "PIO Enable"
              },
              "P12": {
                "bit": 12,
                "description": "PIO Enable"
              },
              "P13": {
                "bit": 13,
                "description": "PIO Enable"
              },
              "P14": {
                "bit": 14,
                "description": "PIO Enable"
              },
              "P15": {
                "bit": 15,
                "description": "PIO Enable"
              },
              "P16": {
                "bit": 16,
                "description": "PIO Enable"
              },
              "P17": {
                "bit": 17,
                "description": "PIO Enable"
              },
              "P18": {
                "bit": 18,
                "description": "PIO Enable"
              },
              "P19": {
                "bit": 19,
                "description": "PIO Enable"
              },
              "P20": {
                "bit": 20,
                "description": "PIO Enable"
              },
              "P21": {
                "bit": 21,
                "description": "PIO Enable"
              },
              "P22": {
                "bit": 22,
                "description": "PIO Enable"
              },
              "P23": {
                "bit": 23,
                "description": "PIO Enable"
              },
              "P24": {
                "bit": 24,
                "description": "PIO Enable"
              },
              "P25": {
                "bit": 25,
                "description": "PIO Enable"
              },
              "P26": {
                "bit": 26,
                "description": "PIO Enable"
              },
              "P27": {
                "bit": 27,
                "description": "PIO Enable"
              },
              "P28": {
                "bit": 28,
                "description": "PIO Enable"
              },
              "P29": {
                "bit": 29,
                "description": "PIO Enable"
              },
              "P30": {
                "bit": 30,
                "description": "PIO Enable"
              },
              "P31": {
                "bit": 31,
                "description": "PIO Enable"
              }
            },
            "PDR": {
              "P0": {
                "bit": 0,
                "description": "PIO Disable"
              },
              "P1": {
                "bit": 1,
                "description": "PIO Disable"
              },
              "P2": {
                "bit": 2,
                "description": "PIO Disable"
              },
              "P3": {
                "bit": 3,
                "description": "PIO Disable"
              },
              "P4": {
                "bit": 4,
                "description": "PIO Disable"
              },
              "P5": {
                "bit": 5,
                "description": "PIO Disable"
              },
              "P6": {
                "bit": 6,
                "description": "PIO Disable"
              },
              "P7": {
                "bit": 7,
                "description": "PIO Disable"
              },
              "P8": {
                "bit": 8,
                "description": "PIO Disable"
              },
              "P9": {
                "bit": 9,
                "description": "PIO Disable"
              },
              "P10": {
                "bit": 10,
                "description": "PIO Disable"
              },
              "P11": {
                "bit": 11,
                "description": "PIO Disable"
              },
              "P12": {
                "bit": 12,
                "description": "PIO Disable"
              },
              "P13": {
                "bit": 13,
                "description": "PIO Disable"
              },
              "P14": {
                "bit": 14,
                "description": "PIO Disable"
              },
              "P15": {
                "bit": 15,
                "description": "PIO Disable"
              },
              "P16": {
                "bit": 16,
                "description": "PIO Disable"
              },
              "P17": {
                "bit": 17,
                "description": "PIO Disable"
              },
              "P18": {
                "bit": 18,
                "description": "PIO Disable"
              },
              "P19": {
                "bit": 19,
                "description": "PIO Disable"
              },
              "P20": {
                "bit": 20,
                "description": "PIO Disable"
              },
              "P21": {
                "bit": 21,
                "description": "PIO Disable"
              },
              "P22": {
                "bit": 22,
                "description": "PIO Disable"
              },
              "P23": {
                "bit": 23,
                "description": "PIO Disable"
              },
              "P24": {
                "bit": 24,
                "description": "PIO Disable"
              },
              "P25": {
                "bit": 25,
                "description": "PIO Disable"
              },
              "P26": {
                "bit": 26,
                "description": "PIO Disable"
              },
              "P27": {
                "bit": 27,
                "description": "PIO Disable"
              },
              "P28": {
                "bit": 28,
                "description": "PIO Disable"
              },
              "P29": {
                "bit": 29,
                "description": "PIO Disable"
              },
              "P30": {
                "bit": 30,
                "description": "PIO Disable"
              },
              "P31": {
                "bit": 31,
                "description": "PIO Disable"
              }
            },
            "PSR": {
              "P0": {
                "bit": 0,
                "description": "PIO Status"
              },
              "P1": {
                "bit": 1,
                "description": "PIO Status"
              },
              "P2": {
                "bit": 2,
                "description": "PIO Status"
              },
              "P3": {
                "bit": 3,
                "description": "PIO Status"
              },
              "P4": {
                "bit": 4,
                "description": "PIO Status"
              },
              "P5": {
                "bit": 5,
                "description": "PIO Status"
              },
              "P6": {
                "bit": 6,
                "description": "PIO Status"
              },
              "P7": {
                "bit": 7,
                "description": "PIO Status"
              },
              "P8": {
                "bit": 8,
                "description": "PIO Status"
              },
              "P9": {
                "bit": 9,
                "description": "PIO Status"
              },
              "P10": {
                "bit": 10,
                "description": "PIO Status"
              },
              "P11": {
                "bit": 11,
                "description": "PIO Status"
              },
              "P12": {
                "bit": 12,
                "description": "PIO Status"
              },
              "P13": {
                "bit": 13,
                "description": "PIO Status"
              },
              "P14": {
                "bit": 14,
                "description": "PIO Status"
              },
              "P15": {
                "bit": 15,
                "description": "PIO Status"
              },
              "P16": {
                "bit": 16,
                "description": "PIO Status"
              },
              "P17": {
                "bit": 17,
                "description": "PIO Status"
              },
              "P18": {
                "bit": 18,
                "description": "PIO Status"
              },
              "P19": {
                "bit": 19,
                "description": "PIO Status"
              },
              "P20": {
                "bit": 20,
                "description": "PIO Status"
              },
              "P21": {
                "bit": 21,
                "description": "PIO Status"
              },
              "P22": {
                "bit": 22,
                "description": "PIO Status"
              },
              "P23": {
                "bit": 23,
                "description": "PIO Status"
              },
              "P24": {
                "bit": 24,
                "description": "PIO Status"
              },
              "P25": {
                "bit": 25,
                "description": "PIO Status"
              },
              "P26": {
                "bit": 26,
                "description": "PIO Status"
              },
              "P27": {
                "bit": 27,
                "description": "PIO Status"
              },
              "P28": {
                "bit": 28,
                "description": "PIO Status"
              },
              "P29": {
                "bit": 29,
                "description": "PIO Status"
              },
              "P30": {
                "bit": 30,
                "description": "PIO Status"
              },
              "P31": {
                "bit": 31,
                "description": "PIO Status"
              }
            },
            "OER": {
              "P0": {
                "bit": 0,
                "description": "Output Enable"
              },
              "P1": {
                "bit": 1,
                "description": "Output Enable"
              },
              "P2": {
                "bit": 2,
                "description": "Output Enable"
              },
              "P3": {
                "bit": 3,
                "description": "Output Enable"
              },
              "P4": {
                "bit": 4,
                "description": "Output Enable"
              },
              "P5": {
                "bit": 5,
                "description": "Output Enable"
              },
              "P6": {
                "bit": 6,
                "description": "Output Enable"
              },
              "P7": {
                "bit": 7,
                "description": "Output Enable"
              },
              "P8": {
                "bit": 8,
                "description": "Output Enable"
              },
              "P9": {
                "bit": 9,
                "description": "Output Enable"
              },
              "P10": {
                "bit": 10,
                "description": "Output Enable"
              },
              "P11": {
                "bit": 11,
                "description": "Output Enable"
              },
              "P12": {
                "bit": 12,
                "description": "Output Enable"
              },
              "P13": {
                "bit": 13,
                "description": "Output Enable"
              },
              "P14": {
                "bit": 14,
                "description": "Output Enable"
              },
              "P15": {
                "bit": 15,
                "description": "Output Enable"
              },
              "P16": {
                "bit": 16,
                "description": "Output Enable"
              },
              "P17": {
                "bit": 17,
                "description": "Output Enable"
              },
              "P18": {
                "bit": 18,
                "description": "Output Enable"
              },
              "P19": {
                "bit": 19,
                "description": "Output Enable"
              },
              "P20": {
                "bit": 20,
                "description": "Output Enable"
              },
              "P21": {
                "bit": 21,
                "description": "Output Enable"
              },
              "P22": {
                "bit": 22,
                "description": "Output Enable"
              },
              "P23": {
                "bit": 23,
                "description": "Output Enable"
              },
              "P24": {
                "bit": 24,
                "description": "Output Enable"
              },
              "P25": {
                "bit": 25,
                "description": "Output Enable"
              },
              "P26": {
                "bit": 26,
                "description": "Output Enable"
              },
              "P27": {
                "bit": 27,
                "description": "Output Enable"
              },
              "P28": {
                "bit": 28,
                "description": "Output Enable"
              },
              "P29": {
                "bit": 29,
                "description": "Output Enable"
              },
              "P30": {
                "bit": 30,
                "description": "Output Enable"
              },
              "P31": {
                "bit": 31,
                "description": "Output Enable"
              }
            },
            "ODR": {
              "P0": {
                "bit": 0,
                "description": "Output Disable"
              },
              "P1": {
                "bit": 1,
                "description": "Output Disable"
              },
              "P2": {
                "bit": 2,
                "description": "Output Disable"
              },
              "P3": {
                "bit": 3,
                "description": "Output Disable"
              },
              "P4": {
                "bit": 4,
                "description": "Output Disable"
              },
              "P5": {
                "bit": 5,
                "description": "Output Disable"
              },
              "P6": {
                "bit": 6,
                "description": "Output Disable"
              },
              "P7": {
                "bit": 7,
                "description": "Output Disable"
              },
              "P8": {
                "bit": 8,
                "description": "Output Disable"
              },
              "P9": {
                "bit": 9,
                "description": "Output Disable"
              },
              "P10": {
                "bit": 10,
                "description": "Output Disable"
              },
              "P11": {
                "bit": 11,
                "description": "Output Disable"
              },
              "P12": {
                "bit": 12,
                "description": "Output Disable"
              },
              "P13": {
                "bit": 13,
                "description": "Output Disable"
              },
              "P14": {
                "bit": 14,
                "description": "Output Disable"
              },
              "P15": {
                "bit": 15,
                "description": "Output Disable"
              },
              "P16": {
                "bit": 16,
                "description": "Output Disable"
              },
              "P17": {
                "bit": 17,
                "description": "Output Disable"
              },
              "P18": {
                "bit": 18,
                "description": "Output Disable"
              },
              "P19": {
                "bit": 19,
                "description": "Output Disable"
              },
              "P20": {
                "bit": 20,
                "description": "Output Disable"
              },
              "P21": {
                "bit": 21,
                "description": "Output Disable"
              },
              "P22": {
                "bit": 22,
                "description": "Output Disable"
              },
              "P23": {
                "bit": 23,
                "description": "Output Disable"
              },
              "P24": {
                "bit": 24,
                "description": "Output Disable"
              },
              "P25": {
                "bit": 25,
                "description": "Output Disable"
              },
              "P26": {
                "bit": 26,
                "description": "Output Disable"
              },
              "P27": {
                "bit": 27,
                "description": "Output Disable"
              },
              "P28": {
                "bit": 28,
                "description": "Output Disable"
              },
              "P29": {
                "bit": 29,
                "description": "Output Disable"
              },
              "P30": {
                "bit": 30,
                "description": "Output Disable"
              },
              "P31": {
                "bit": 31,
                "description": "Output Disable"
              }
            },
            "OSR": {
              "P0": {
                "bit": 0,
                "description": "Output Status"
              },
              "P1": {
                "bit": 1,
                "description": "Output Status"
              },
              "P2": {
                "bit": 2,
                "description": "Output Status"
              },
              "P3": {
                "bit": 3,
                "description": "Output Status"
              },
              "P4": {
                "bit": 4,
                "description": "Output Status"
              },
              "P5": {
                "bit": 5,
                "description": "Output Status"
              },
              "P6": {
                "bit": 6,
                "description": "Output Status"
              },
              "P7": {
                "bit": 7,
                "description": "Output Status"
              },
              "P8": {
                "bit": 8,
                "description": "Output Status"
              },
              "P9": {
                "bit": 9,
                "description": "Output Status"
              },
              "P10": {
                "bit": 10,
                "description": "Output Status"
              },
              "P11": {
                "bit": 11,
                "description": "Output Status"
              },
              "P12": {
                "bit": 12,
                "description": "Output Status"
              },
              "P13": {
                "bit": 13,
                "description": "Output Status"
              },
              "P14": {
                "bit": 14,
                "description": "Output Status"
              },
              "P15": {
                "bit": 15,
                "description": "Output Status"
              },
              "P16": {
                "bit": 16,
                "description": "Output Status"
              },
              "P17": {
                "bit": 17,
                "description": "Output Status"
              },
              "P18": {
                "bit": 18,
                "description": "Output Status"
              },
              "P19": {
                "bit": 19,
                "description": "Output Status"
              },
              "P20": {
                "bit": 20,
                "description": "Output Status"
              },
              "P21": {
                "bit": 21,
                "description": "Output Status"
              },
              "P22": {
                "bit": 22,
                "description": "Output Status"
              },
              "P23": {
                "bit": 23,
                "description": "Output Status"
              },
              "P24": {
                "bit": 24,
                "description": "Output Status"
              },
              "P25": {
                "bit": 25,
                "description": "Output Status"
              },
              "P26": {
                "bit": 26,
                "description": "Output Status"
              },
              "P27": {
                "bit": 27,
                "description": "Output Status"
              },
              "P28": {
                "bit": 28,
                "description": "Output Status"
              },
              "P29": {
                "bit": 29,
                "description": "Output Status"
              },
              "P30": {
                "bit": 30,
                "description": "Output Status"
              },
              "P31": {
                "bit": 31,
                "description": "Output Status"
              }
            },
            "IFER": {
              "P0": {
                "bit": 0,
                "description": "Input Filter Enable"
              },
              "P1": {
                "bit": 1,
                "description": "Input Filter Enable"
              },
              "P2": {
                "bit": 2,
                "description": "Input Filter Enable"
              },
              "P3": {
                "bit": 3,
                "description": "Input Filter Enable"
              },
              "P4": {
                "bit": 4,
                "description": "Input Filter Enable"
              },
              "P5": {
                "bit": 5,
                "description": "Input Filter Enable"
              },
              "P6": {
                "bit": 6,
                "description": "Input Filter Enable"
              },
              "P7": {
                "bit": 7,
                "description": "Input Filter Enable"
              },
              "P8": {
                "bit": 8,
                "description": "Input Filter Enable"
              },
              "P9": {
                "bit": 9,
                "description": "Input Filter Enable"
              },
              "P10": {
                "bit": 10,
                "description": "Input Filter Enable"
              },
              "P11": {
                "bit": 11,
                "description": "Input Filter Enable"
              },
              "P12": {
                "bit": 12,
                "description": "Input Filter Enable"
              },
              "P13": {
                "bit": 13,
                "description": "Input Filter Enable"
              },
              "P14": {
                "bit": 14,
                "description": "Input Filter Enable"
              },
              "P15": {
                "bit": 15,
                "description": "Input Filter Enable"
              },
              "P16": {
                "bit": 16,
                "description": "Input Filter Enable"
              },
              "P17": {
                "bit": 17,
                "description": "Input Filter Enable"
              },
              "P18": {
                "bit": 18,
                "description": "Input Filter Enable"
              },
              "P19": {
                "bit": 19,
                "description": "Input Filter Enable"
              },
              "P20": {
                "bit": 20,
                "description": "Input Filter Enable"
              },
              "P21": {
                "bit": 21,
                "description": "Input Filter Enable"
              },
              "P22": {
                "bit": 22,
                "description": "Input Filter Enable"
              },
              "P23": {
                "bit": 23,
                "description": "Input Filter Enable"
              },
              "P24": {
                "bit": 24,
                "description": "Input Filter Enable"
              },
              "P25": {
                "bit": 25,
                "description": "Input Filter Enable"
              },
              "P26": {
                "bit": 26,
                "description": "Input Filter Enable"
              },
              "P27": {
                "bit": 27,
                "description": "Input Filter Enable"
              },
              "P28": {
                "bit": 28,
                "description": "Input Filter Enable"
              },
              "P29": {
                "bit": 29,
                "description": "Input Filter Enable"
              },
              "P30": {
                "bit": 30,
                "description": "Input Filter Enable"
              },
              "P31": {
                "bit": 31,
                "description": "Input Filter Enable"
              }
            },
            "IFDR": {
              "P0": {
                "bit": 0,
                "description": "Input Filter Disable"
              },
              "P1": {
                "bit": 1,
                "description": "Input Filter Disable"
              },
              "P2": {
                "bit": 2,
                "description": "Input Filter Disable"
              },
              "P3": {
                "bit": 3,
                "description": "Input Filter Disable"
              },
              "P4": {
                "bit": 4,
                "description": "Input Filter Disable"
              },
              "P5": {
                "bit": 5,
                "description": "Input Filter Disable"
              },
              "P6": {
                "bit": 6,
                "description": "Input Filter Disable"
              },
              "P7": {
                "bit": 7,
                "description": "Input Filter Disable"
              },
              "P8": {
                "bit": 8,
                "description": "Input Filter Disable"
              },
              "P9": {
                "bit": 9,
                "description": "Input Filter Disable"
              },
              "P10": {
                "bit": 10,
                "description": "Input Filter Disable"
              },
              "P11": {
                "bit": 11,
                "description": "Input Filter Disable"
              },
              "P12": {
                "bit": 12,
                "description": "Input Filter Disable"
              },
              "P13": {
                "bit": 13,
                "description": "Input Filter Disable"
              },
              "P14": {
                "bit": 14,
                "description": "Input Filter Disable"
              },
              "P15": {
                "bit": 15,
                "description": "Input Filter Disable"
              },
              "P16": {
                "bit": 16,
                "description": "Input Filter Disable"
              },
              "P17": {
                "bit": 17,
                "description": "Input Filter Disable"
              },
              "P18": {
                "bit": 18,
                "description": "Input Filter Disable"
              },
              "P19": {
                "bit": 19,
                "description": "Input Filter Disable"
              },
              "P20": {
                "bit": 20,
                "description": "Input Filter Disable"
              },
              "P21": {
                "bit": 21,
                "description": "Input Filter Disable"
              },
              "P22": {
                "bit": 22,
                "description": "Input Filter Disable"
              },
              "P23": {
                "bit": 23,
                "description": "Input Filter Disable"
              },
              "P24": {
                "bit": 24,
                "description": "Input Filter Disable"
              },
              "P25": {
                "bit": 25,
                "description": "Input Filter Disable"
              },
              "P26": {
                "bit": 26,
                "description": "Input Filter Disable"
              },
              "P27": {
                "bit": 27,
                "description": "Input Filter Disable"
              },
              "P28": {
                "bit": 28,
                "description": "Input Filter Disable"
              },
              "P29": {
                "bit": 29,
                "description": "Input Filter Disable"
              },
              "P30": {
                "bit": 30,
                "description": "Input Filter Disable"
              },
              "P31": {
                "bit": 31,
                "description": "Input Filter Disable"
              }
            },
            "IFSR": {
              "P0": {
                "bit": 0,
                "description": "Input Filer Status"
              },
              "P1": {
                "bit": 1,
                "description": "Input Filer Status"
              },
              "P2": {
                "bit": 2,
                "description": "Input Filer Status"
              },
              "P3": {
                "bit": 3,
                "description": "Input Filer Status"
              },
              "P4": {
                "bit": 4,
                "description": "Input Filer Status"
              },
              "P5": {
                "bit": 5,
                "description": "Input Filer Status"
              },
              "P6": {
                "bit": 6,
                "description": "Input Filer Status"
              },
              "P7": {
                "bit": 7,
                "description": "Input Filer Status"
              },
              "P8": {
                "bit": 8,
                "description": "Input Filer Status"
              },
              "P9": {
                "bit": 9,
                "description": "Input Filer Status"
              },
              "P10": {
                "bit": 10,
                "description": "Input Filer Status"
              },
              "P11": {
                "bit": 11,
                "description": "Input Filer Status"
              },
              "P12": {
                "bit": 12,
                "description": "Input Filer Status"
              },
              "P13": {
                "bit": 13,
                "description": "Input Filer Status"
              },
              "P14": {
                "bit": 14,
                "description": "Input Filer Status"
              },
              "P15": {
                "bit": 15,
                "description": "Input Filer Status"
              },
              "P16": {
                "bit": 16,
                "description": "Input Filer Status"
              },
              "P17": {
                "bit": 17,
                "description": "Input Filer Status"
              },
              "P18": {
                "bit": 18,
                "description": "Input Filer Status"
              },
              "P19": {
                "bit": 19,
                "description": "Input Filer Status"
              },
              "P20": {
                "bit": 20,
                "description": "Input Filer Status"
              },
              "P21": {
                "bit": 21,
                "description": "Input Filer Status"
              },
              "P22": {
                "bit": 22,
                "description": "Input Filer Status"
              },
              "P23": {
                "bit": 23,
                "description": "Input Filer Status"
              },
              "P24": {
                "bit": 24,
                "description": "Input Filer Status"
              },
              "P25": {
                "bit": 25,
                "description": "Input Filer Status"
              },
              "P26": {
                "bit": 26,
                "description": "Input Filer Status"
              },
              "P27": {
                "bit": 27,
                "description": "Input Filer Status"
              },
              "P28": {
                "bit": 28,
                "description": "Input Filer Status"
              },
              "P29": {
                "bit": 29,
                "description": "Input Filer Status"
              },
              "P30": {
                "bit": 30,
                "description": "Input Filer Status"
              },
              "P31": {
                "bit": 31,
                "description": "Input Filer Status"
              }
            },
            "SODR": {
              "P0": {
                "bit": 0,
                "description": "Set Output Data"
              },
              "P1": {
                "bit": 1,
                "description": "Set Output Data"
              },
              "P2": {
                "bit": 2,
                "description": "Set Output Data"
              },
              "P3": {
                "bit": 3,
                "description": "Set Output Data"
              },
              "P4": {
                "bit": 4,
                "description": "Set Output Data"
              },
              "P5": {
                "bit": 5,
                "description": "Set Output Data"
              },
              "P6": {
                "bit": 6,
                "description": "Set Output Data"
              },
              "P7": {
                "bit": 7,
                "description": "Set Output Data"
              },
              "P8": {
                "bit": 8,
                "description": "Set Output Data"
              },
              "P9": {
                "bit": 9,
                "description": "Set Output Data"
              },
              "P10": {
                "bit": 10,
                "description": "Set Output Data"
              },
              "P11": {
                "bit": 11,
                "description": "Set Output Data"
              },
              "P12": {
                "bit": 12,
                "description": "Set Output Data"
              },
              "P13": {
                "bit": 13,
                "description": "Set Output Data"
              },
              "P14": {
                "bit": 14,
                "description": "Set Output Data"
              },
              "P15": {
                "bit": 15,
                "description": "Set Output Data"
              },
              "P16": {
                "bit": 16,
                "description": "Set Output Data"
              },
              "P17": {
                "bit": 17,
                "description": "Set Output Data"
              },
              "P18": {
                "bit": 18,
                "description": "Set Output Data"
              },
              "P19": {
                "bit": 19,
                "description": "Set Output Data"
              },
              "P20": {
                "bit": 20,
                "description": "Set Output Data"
              },
              "P21": {
                "bit": 21,
                "description": "Set Output Data"
              },
              "P22": {
                "bit": 22,
                "description": "Set Output Data"
              },
              "P23": {
                "bit": 23,
                "description": "Set Output Data"
              },
              "P24": {
                "bit": 24,
                "description": "Set Output Data"
              },
              "P25": {
                "bit": 25,
                "description": "Set Output Data"
              },
              "P26": {
                "bit": 26,
                "description": "Set Output Data"
              },
              "P27": {
                "bit": 27,
                "description": "Set Output Data"
              },
              "P28": {
                "bit": 28,
                "description": "Set Output Data"
              },
              "P29": {
                "bit": 29,
                "description": "Set Output Data"
              },
              "P30": {
                "bit": 30,
                "description": "Set Output Data"
              },
              "P31": {
                "bit": 31,
                "description": "Set Output Data"
              }
            },
            "CODR": {
              "P0": {
                "bit": 0,
                "description": "Clear Output Data"
              },
              "P1": {
                "bit": 1,
                "description": "Clear Output Data"
              },
              "P2": {
                "bit": 2,
                "description": "Clear Output Data"
              },
              "P3": {
                "bit": 3,
                "description": "Clear Output Data"
              },
              "P4": {
                "bit": 4,
                "description": "Clear Output Data"
              },
              "P5": {
                "bit": 5,
                "description": "Clear Output Data"
              },
              "P6": {
                "bit": 6,
                "description": "Clear Output Data"
              },
              "P7": {
                "bit": 7,
                "description": "Clear Output Data"
              },
              "P8": {
                "bit": 8,
                "description": "Clear Output Data"
              },
              "P9": {
                "bit": 9,
                "description": "Clear Output Data"
              },
              "P10": {
                "bit": 10,
                "description": "Clear Output Data"
              },
              "P11": {
                "bit": 11,
                "description": "Clear Output Data"
              },
              "P12": {
                "bit": 12,
                "description": "Clear Output Data"
              },
              "P13": {
                "bit": 13,
                "description": "Clear Output Data"
              },
              "P14": {
                "bit": 14,
                "description": "Clear Output Data"
              },
              "P15": {
                "bit": 15,
                "description": "Clear Output Data"
              },
              "P16": {
                "bit": 16,
                "description": "Clear Output Data"
              },
              "P17": {
                "bit": 17,
                "description": "Clear Output Data"
              },
              "P18": {
                "bit": 18,
                "description": "Clear Output Data"
              },
              "P19": {
                "bit": 19,
                "description": "Clear Output Data"
              },
              "P20": {
                "bit": 20,
                "description": "Clear Output Data"
              },
              "P21": {
                "bit": 21,
                "description": "Clear Output Data"
              },
              "P22": {
                "bit": 22,
                "description": "Clear Output Data"
              },
              "P23": {
                "bit": 23,
                "description": "Clear Output Data"
              },
              "P24": {
                "bit": 24,
                "description": "Clear Output Data"
              },
              "P25": {
                "bit": 25,
                "description": "Clear Output Data"
              },
              "P26": {
                "bit": 26,
                "description": "Clear Output Data"
              },
              "P27": {
                "bit": 27,
                "description": "Clear Output Data"
              },
              "P28": {
                "bit": 28,
                "description": "Clear Output Data"
              },
              "P29": {
                "bit": 29,
                "description": "Clear Output Data"
              },
              "P30": {
                "bit": 30,
                "description": "Clear Output Data"
              },
              "P31": {
                "bit": 31,
                "description": "Clear Output Data"
              }
            },
            "ODSR": {
              "P0": {
                "bit": 0,
                "description": "Output Data Status"
              },
              "P1": {
                "bit": 1,
                "description": "Output Data Status"
              },
              "P2": {
                "bit": 2,
                "description": "Output Data Status"
              },
              "P3": {
                "bit": 3,
                "description": "Output Data Status"
              },
              "P4": {
                "bit": 4,
                "description": "Output Data Status"
              },
              "P5": {
                "bit": 5,
                "description": "Output Data Status"
              },
              "P6": {
                "bit": 6,
                "description": "Output Data Status"
              },
              "P7": {
                "bit": 7,
                "description": "Output Data Status"
              },
              "P8": {
                "bit": 8,
                "description": "Output Data Status"
              },
              "P9": {
                "bit": 9,
                "description": "Output Data Status"
              },
              "P10": {
                "bit": 10,
                "description": "Output Data Status"
              },
              "P11": {
                "bit": 11,
                "description": "Output Data Status"
              },
              "P12": {
                "bit": 12,
                "description": "Output Data Status"
              },
              "P13": {
                "bit": 13,
                "description": "Output Data Status"
              },
              "P14": {
                "bit": 14,
                "description": "Output Data Status"
              },
              "P15": {
                "bit": 15,
                "description": "Output Data Status"
              },
              "P16": {
                "bit": 16,
                "description": "Output Data Status"
              },
              "P17": {
                "bit": 17,
                "description": "Output Data Status"
              },
              "P18": {
                "bit": 18,
                "description": "Output Data Status"
              },
              "P19": {
                "bit": 19,
                "description": "Output Data Status"
              },
              "P20": {
                "bit": 20,
                "description": "Output Data Status"
              },
              "P21": {
                "bit": 21,
                "description": "Output Data Status"
              },
              "P22": {
                "bit": 22,
                "description": "Output Data Status"
              },
              "P23": {
                "bit": 23,
                "description": "Output Data Status"
              },
              "P24": {
                "bit": 24,
                "description": "Output Data Status"
              },
              "P25": {
                "bit": 25,
                "description": "Output Data Status"
              },
              "P26": {
                "bit": 26,
                "description": "Output Data Status"
              },
              "P27": {
                "bit": 27,
                "description": "Output Data Status"
              },
              "P28": {
                "bit": 28,
                "description": "Output Data Status"
              },
              "P29": {
                "bit": 29,
                "description": "Output Data Status"
              },
              "P30": {
                "bit": 30,
                "description": "Output Data Status"
              },
              "P31": {
                "bit": 31,
                "description": "Output Data Status"
              }
            },
            "PDSR": {
              "P0": {
                "bit": 0,
                "description": "Output Data Status"
              },
              "P1": {
                "bit": 1,
                "description": "Output Data Status"
              },
              "P2": {
                "bit": 2,
                "description": "Output Data Status"
              },
              "P3": {
                "bit": 3,
                "description": "Output Data Status"
              },
              "P4": {
                "bit": 4,
                "description": "Output Data Status"
              },
              "P5": {
                "bit": 5,
                "description": "Output Data Status"
              },
              "P6": {
                "bit": 6,
                "description": "Output Data Status"
              },
              "P7": {
                "bit": 7,
                "description": "Output Data Status"
              },
              "P8": {
                "bit": 8,
                "description": "Output Data Status"
              },
              "P9": {
                "bit": 9,
                "description": "Output Data Status"
              },
              "P10": {
                "bit": 10,
                "description": "Output Data Status"
              },
              "P11": {
                "bit": 11,
                "description": "Output Data Status"
              },
              "P12": {
                "bit": 12,
                "description": "Output Data Status"
              },
              "P13": {
                "bit": 13,
                "description": "Output Data Status"
              },
              "P14": {
                "bit": 14,
                "description": "Output Data Status"
              },
              "P15": {
                "bit": 15,
                "description": "Output Data Status"
              },
              "P16": {
                "bit": 16,
                "description": "Output Data Status"
              },
              "P17": {
                "bit": 17,
                "description": "Output Data Status"
              },
              "P18": {
                "bit": 18,
                "description": "Output Data Status"
              },
              "P19": {
                "bit": 19,
                "description": "Output Data Status"
              },
              "P20": {
                "bit": 20,
                "description": "Output Data Status"
              },
              "P21": {
                "bit": 21,
                "description": "Output Data Status"
              },
              "P22": {
                "bit": 22,
                "description": "Output Data Status"
              },
              "P23": {
                "bit": 23,
                "description": "Output Data Status"
              },
              "P24": {
                "bit": 24,
                "description": "Output Data Status"
              },
              "P25": {
                "bit": 25,
                "description": "Output Data Status"
              },
              "P26": {
                "bit": 26,
                "description": "Output Data Status"
              },
              "P27": {
                "bit": 27,
                "description": "Output Data Status"
              },
              "P28": {
                "bit": 28,
                "description": "Output Data Status"
              },
              "P29": {
                "bit": 29,
                "description": "Output Data Status"
              },
              "P30": {
                "bit": 30,
                "description": "Output Data Status"
              },
              "P31": {
                "bit": 31,
                "description": "Output Data Status"
              }
            },
            "IER": {
              "P0": {
                "bit": 0,
                "description": "Input Change Interrupt Enable"
              },
              "P1": {
                "bit": 1,
                "description": "Input Change Interrupt Enable"
              },
              "P2": {
                "bit": 2,
                "description": "Input Change Interrupt Enable"
              },
              "P3": {
                "bit": 3,
                "description": "Input Change Interrupt Enable"
              },
              "P4": {
                "bit": 4,
                "description": "Input Change Interrupt Enable"
              },
              "P5": {
                "bit": 5,
                "description": "Input Change Interrupt Enable"
              },
              "P6": {
                "bit": 6,
                "description": "Input Change Interrupt Enable"
              },
              "P7": {
                "bit": 7,
                "description": "Input Change Interrupt Enable"
              },
              "P8": {
                "bit": 8,
                "description": "Input Change Interrupt Enable"
              },
              "P9": {
                "bit": 9,
                "description": "Input Change Interrupt Enable"
              },
              "P10": {
                "bit": 10,
                "description": "Input Change Interrupt Enable"
              },
              "P11": {
                "bit": 11,
                "description": "Input Change Interrupt Enable"
              },
              "P12": {
                "bit": 12,
                "description": "Input Change Interrupt Enable"
              },
              "P13": {
                "bit": 13,
                "description": "Input Change Interrupt Enable"
              },
              "P14": {
                "bit": 14,
                "description": "Input Change Interrupt Enable"
              },
              "P15": {
                "bit": 15,
                "description": "Input Change Interrupt Enable"
              },
              "P16": {
                "bit": 16,
                "description": "Input Change Interrupt Enable"
              },
              "P17": {
                "bit": 17,
                "description": "Input Change Interrupt Enable"
              },
              "P18": {
                "bit": 18,
                "description": "Input Change Interrupt Enable"
              },
              "P19": {
                "bit": 19,
                "description": "Input Change Interrupt Enable"
              },
              "P20": {
                "bit": 20,
                "description": "Input Change Interrupt Enable"
              },
              "P21": {
                "bit": 21,
                "description": "Input Change Interrupt Enable"
              },
              "P22": {
                "bit": 22,
                "description": "Input Change Interrupt Enable"
              },
              "P23": {
                "bit": 23,
                "description": "Input Change Interrupt Enable"
              },
              "P24": {
                "bit": 24,
                "description": "Input Change Interrupt Enable"
              },
              "P25": {
                "bit": 25,
                "description": "Input Change Interrupt Enable"
              },
              "P26": {
                "bit": 26,
                "description": "Input Change Interrupt Enable"
              },
              "P27": {
                "bit": 27,
                "description": "Input Change Interrupt Enable"
              },
              "P28": {
                "bit": 28,
                "description": "Input Change Interrupt Enable"
              },
              "P29": {
                "bit": 29,
                "description": "Input Change Interrupt Enable"
              },
              "P30": {
                "bit": 30,
                "description": "Input Change Interrupt Enable"
              },
              "P31": {
                "bit": 31,
                "description": "Input Change Interrupt Enable"
              }
            },
            "IDR": {
              "P0": {
                "bit": 0,
                "description": "Input Change Interrupt Disable"
              },
              "P1": {
                "bit": 1,
                "description": "Input Change Interrupt Disable"
              },
              "P2": {
                "bit": 2,
                "description": "Input Change Interrupt Disable"
              },
              "P3": {
                "bit": 3,
                "description": "Input Change Interrupt Disable"
              },
              "P4": {
                "bit": 4,
                "description": "Input Change Interrupt Disable"
              },
              "P5": {
                "bit": 5,
                "description": "Input Change Interrupt Disable"
              },
              "P6": {
                "bit": 6,
                "description": "Input Change Interrupt Disable"
              },
              "P7": {
                "bit": 7,
                "description": "Input Change Interrupt Disable"
              },
              "P8": {
                "bit": 8,
                "description": "Input Change Interrupt Disable"
              },
              "P9": {
                "bit": 9,
                "description": "Input Change Interrupt Disable"
              },
              "P10": {
                "bit": 10,
                "description": "Input Change Interrupt Disable"
              },
              "P11": {
                "bit": 11,
                "description": "Input Change Interrupt Disable"
              },
              "P12": {
                "bit": 12,
                "description": "Input Change Interrupt Disable"
              },
              "P13": {
                "bit": 13,
                "description": "Input Change Interrupt Disable"
              },
              "P14": {
                "bit": 14,
                "description": "Input Change Interrupt Disable"
              },
              "P15": {
                "bit": 15,
                "description": "Input Change Interrupt Disable"
              },
              "P16": {
                "bit": 16,
                "description": "Input Change Interrupt Disable"
              },
              "P17": {
                "bit": 17,
                "description": "Input Change Interrupt Disable"
              },
              "P18": {
                "bit": 18,
                "description": "Input Change Interrupt Disable"
              },
              "P19": {
                "bit": 19,
                "description": "Input Change Interrupt Disable"
              },
              "P20": {
                "bit": 20,
                "description": "Input Change Interrupt Disable"
              },
              "P21": {
                "bit": 21,
                "description": "Input Change Interrupt Disable"
              },
              "P22": {
                "bit": 22,
                "description": "Input Change Interrupt Disable"
              },
              "P23": {
                "bit": 23,
                "description": "Input Change Interrupt Disable"
              },
              "P24": {
                "bit": 24,
                "description": "Input Change Interrupt Disable"
              },
              "P25": {
                "bit": 25,
                "description": "Input Change Interrupt Disable"
              },
              "P26": {
                "bit": 26,
                "description": "Input Change Interrupt Disable"
              },
              "P27": {
                "bit": 27,
                "description": "Input Change Interrupt Disable"
              },
              "P28": {
                "bit": 28,
                "description": "Input Change Interrupt Disable"
              },
              "P29": {
                "bit": 29,
                "description": "Input Change Interrupt Disable"
              },
              "P30": {
                "bit": 30,
                "description": "Input Change Interrupt Disable"
              },
              "P31": {
                "bit": 31,
                "description": "Input Change Interrupt Disable"
              }
            },
            "IMR": {
              "P0": {
                "bit": 0,
                "description": "Input Change Interrupt Mask"
              },
              "P1": {
                "bit": 1,
                "description": "Input Change Interrupt Mask"
              },
              "P2": {
                "bit": 2,
                "description": "Input Change Interrupt Mask"
              },
              "P3": {
                "bit": 3,
                "description": "Input Change Interrupt Mask"
              },
              "P4": {
                "bit": 4,
                "description": "Input Change Interrupt Mask"
              },
              "P5": {
                "bit": 5,
                "description": "Input Change Interrupt Mask"
              },
              "P6": {
                "bit": 6,
                "description": "Input Change Interrupt Mask"
              },
              "P7": {
                "bit": 7,
                "description": "Input Change Interrupt Mask"
              },
              "P8": {
                "bit": 8,
                "description": "Input Change Interrupt Mask"
              },
              "P9": {
                "bit": 9,
                "description": "Input Change Interrupt Mask"
              },
              "P10": {
                "bit": 10,
                "description": "Input Change Interrupt Mask"
              },
              "P11": {
                "bit": 11,
                "description": "Input Change Interrupt Mask"
              },
              "P12": {
                "bit": 12,
                "description": "Input Change Interrupt Mask"
              },
              "P13": {
                "bit": 13,
                "description": "Input Change Interrupt Mask"
              },
              "P14": {
                "bit": 14,
                "description": "Input Change Interrupt Mask"
              },
              "P15": {
                "bit": 15,
                "description": "Input Change Interrupt Mask"
              },
              "P16": {
                "bit": 16,
                "description": "Input Change Interrupt Mask"
              },
              "P17": {
                "bit": 17,
                "description": "Input Change Interrupt Mask"
              },
              "P18": {
                "bit": 18,
                "description": "Input Change Interrupt Mask"
              },
              "P19": {
                "bit": 19,
                "description": "Input Change Interrupt Mask"
              },
              "P20": {
                "bit": 20,
                "description": "Input Change Interrupt Mask"
              },
              "P21": {
                "bit": 21,
                "description": "Input Change Interrupt Mask"
              },
              "P22": {
                "bit": 22,
                "description": "Input Change Interrupt Mask"
              },
              "P23": {
                "bit": 23,
                "description": "Input Change Interrupt Mask"
              },
              "P24": {
                "bit": 24,
                "description": "Input Change Interrupt Mask"
              },
              "P25": {
                "bit": 25,
                "description": "Input Change Interrupt Mask"
              },
              "P26": {
                "bit": 26,
                "description": "Input Change Interrupt Mask"
              },
              "P27": {
                "bit": 27,
                "description": "Input Change Interrupt Mask"
              },
              "P28": {
                "bit": 28,
                "description": "Input Change Interrupt Mask"
              },
              "P29": {
                "bit": 29,
                "description": "Input Change Interrupt Mask"
              },
              "P30": {
                "bit": 30,
                "description": "Input Change Interrupt Mask"
              },
              "P31": {
                "bit": 31,
                "description": "Input Change Interrupt Mask"
              }
            },
            "ISR": {
              "P0": {
                "bit": 0,
                "description": "Input Change Interrupt Status"
              },
              "P1": {
                "bit": 1,
                "description": "Input Change Interrupt Status"
              },
              "P2": {
                "bit": 2,
                "description": "Input Change Interrupt Status"
              },
              "P3": {
                "bit": 3,
                "description": "Input Change Interrupt Status"
              },
              "P4": {
                "bit": 4,
                "description": "Input Change Interrupt Status"
              },
              "P5": {
                "bit": 5,
                "description": "Input Change Interrupt Status"
              },
              "P6": {
                "bit": 6,
                "description": "Input Change Interrupt Status"
              },
              "P7": {
                "bit": 7,
                "description": "Input Change Interrupt Status"
              },
              "P8": {
                "bit": 8,
                "description": "Input Change Interrupt Status"
              },
              "P9": {
                "bit": 9,
                "description": "Input Change Interrupt Status"
              },
              "P10": {
                "bit": 10,
                "description": "Input Change Interrupt Status"
              },
              "P11": {
                "bit": 11,
                "description": "Input Change Interrupt Status"
              },
              "P12": {
                "bit": 12,
                "description": "Input Change Interrupt Status"
              },
              "P13": {
                "bit": 13,
                "description": "Input Change Interrupt Status"
              },
              "P14": {
                "bit": 14,
                "description": "Input Change Interrupt Status"
              },
              "P15": {
                "bit": 15,
                "description": "Input Change Interrupt Status"
              },
              "P16": {
                "bit": 16,
                "description": "Input Change Interrupt Status"
              },
              "P17": {
                "bit": 17,
                "description": "Input Change Interrupt Status"
              },
              "P18": {
                "bit": 18,
                "description": "Input Change Interrupt Status"
              },
              "P19": {
                "bit": 19,
                "description": "Input Change Interrupt Status"
              },
              "P20": {
                "bit": 20,
                "description": "Input Change Interrupt Status"
              },
              "P21": {
                "bit": 21,
                "description": "Input Change Interrupt Status"
              },
              "P22": {
                "bit": 22,
                "description": "Input Change Interrupt Status"
              },
              "P23": {
                "bit": 23,
                "description": "Input Change Interrupt Status"
              },
              "P24": {
                "bit": 24,
                "description": "Input Change Interrupt Status"
              },
              "P25": {
                "bit": 25,
                "description": "Input Change Interrupt Status"
              },
              "P26": {
                "bit": 26,
                "description": "Input Change Interrupt Status"
              },
              "P27": {
                "bit": 27,
                "description": "Input Change Interrupt Status"
              },
              "P28": {
                "bit": 28,
                "description": "Input Change Interrupt Status"
              },
              "P29": {
                "bit": 29,
                "description": "Input Change Interrupt Status"
              },
              "P30": {
                "bit": 30,
                "description": "Input Change Interrupt Status"
              },
              "P31": {
                "bit": 31,
                "description": "Input Change Interrupt Status"
              }
            },
            "MDER": {
              "P0": {
                "bit": 0,
                "description": "Multi Drive Enable."
              },
              "P1": {
                "bit": 1,
                "description": "Multi Drive Enable."
              },
              "P2": {
                "bit": 2,
                "description": "Multi Drive Enable."
              },
              "P3": {
                "bit": 3,
                "description": "Multi Drive Enable."
              },
              "P4": {
                "bit": 4,
                "description": "Multi Drive Enable."
              },
              "P5": {
                "bit": 5,
                "description": "Multi Drive Enable."
              },
              "P6": {
                "bit": 6,
                "description": "Multi Drive Enable."
              },
              "P7": {
                "bit": 7,
                "description": "Multi Drive Enable."
              },
              "P8": {
                "bit": 8,
                "description": "Multi Drive Enable."
              },
              "P9": {
                "bit": 9,
                "description": "Multi Drive Enable."
              },
              "P10": {
                "bit": 10,
                "description": "Multi Drive Enable."
              },
              "P11": {
                "bit": 11,
                "description": "Multi Drive Enable."
              },
              "P12": {
                "bit": 12,
                "description": "Multi Drive Enable."
              },
              "P13": {
                "bit": 13,
                "description": "Multi Drive Enable."
              },
              "P14": {
                "bit": 14,
                "description": "Multi Drive Enable."
              },
              "P15": {
                "bit": 15,
                "description": "Multi Drive Enable."
              },
              "P16": {
                "bit": 16,
                "description": "Multi Drive Enable."
              },
              "P17": {
                "bit": 17,
                "description": "Multi Drive Enable."
              },
              "P18": {
                "bit": 18,
                "description": "Multi Drive Enable."
              },
              "P19": {
                "bit": 19,
                "description": "Multi Drive Enable."
              },
              "P20": {
                "bit": 20,
                "description": "Multi Drive Enable."
              },
              "P21": {
                "bit": 21,
                "description": "Multi Drive Enable."
              },
              "P22": {
                "bit": 22,
                "description": "Multi Drive Enable."
              },
              "P23": {
                "bit": 23,
                "description": "Multi Drive Enable."
              },
              "P24": {
                "bit": 24,
                "description": "Multi Drive Enable."
              },
              "P25": {
                "bit": 25,
                "description": "Multi Drive Enable."
              },
              "P26": {
                "bit": 26,
                "description": "Multi Drive Enable."
              },
              "P27": {
                "bit": 27,
                "description": "Multi Drive Enable."
              },
              "P28": {
                "bit": 28,
                "description": "Multi Drive Enable."
              },
              "P29": {
                "bit": 29,
                "description": "Multi Drive Enable."
              },
              "P30": {
                "bit": 30,
                "description": "Multi Drive Enable."
              },
              "P31": {
                "bit": 31,
                "description": "Multi Drive Enable."
              }
            },
            "MDDR": {
              "P0": {
                "bit": 0,
                "description": "Multi Drive Disable."
              },
              "P1": {
                "bit": 1,
                "description": "Multi Drive Disable."
              },
              "P2": {
                "bit": 2,
                "description": "Multi Drive Disable."
              },
              "P3": {
                "bit": 3,
                "description": "Multi Drive Disable."
              },
              "P4": {
                "bit": 4,
                "description": "Multi Drive Disable."
              },
              "P5": {
                "bit": 5,
                "description": "Multi Drive Disable."
              },
              "P6": {
                "bit": 6,
                "description": "Multi Drive Disable."
              },
              "P7": {
                "bit": 7,
                "description": "Multi Drive Disable."
              },
              "P8": {
                "bit": 8,
                "description": "Multi Drive Disable."
              },
              "P9": {
                "bit": 9,
                "description": "Multi Drive Disable."
              },
              "P10": {
                "bit": 10,
                "description": "Multi Drive Disable."
              },
              "P11": {
                "bit": 11,
                "description": "Multi Drive Disable."
              },
              "P12": {
                "bit": 12,
                "description": "Multi Drive Disable."
              },
              "P13": {
                "bit": 13,
                "description": "Multi Drive Disable."
              },
              "P14": {
                "bit": 14,
                "description": "Multi Drive Disable."
              },
              "P15": {
                "bit": 15,
                "description": "Multi Drive Disable."
              },
              "P16": {
                "bit": 16,
                "description": "Multi Drive Disable."
              },
              "P17": {
                "bit": 17,
                "description": "Multi Drive Disable."
              },
              "P18": {
                "bit": 18,
                "description": "Multi Drive Disable."
              },
              "P19": {
                "bit": 19,
                "description": "Multi Drive Disable."
              },
              "P20": {
                "bit": 20,
                "description": "Multi Drive Disable."
              },
              "P21": {
                "bit": 21,
                "description": "Multi Drive Disable."
              },
              "P22": {
                "bit": 22,
                "description": "Multi Drive Disable."
              },
              "P23": {
                "bit": 23,
                "description": "Multi Drive Disable."
              },
              "P24": {
                "bit": 24,
                "description": "Multi Drive Disable."
              },
              "P25": {
                "bit": 25,
                "description": "Multi Drive Disable."
              },
              "P26": {
                "bit": 26,
                "description": "Multi Drive Disable."
              },
              "P27": {
                "bit": 27,
                "description": "Multi Drive Disable."
              },
              "P28": {
                "bit": 28,
                "description": "Multi Drive Disable."
              },
              "P29": {
                "bit": 29,
                "description": "Multi Drive Disable."
              },
              "P30": {
                "bit": 30,
                "description": "Multi Drive Disable."
              },
              "P31": {
                "bit": 31,
                "description": "Multi Drive Disable."
              }
            },
            "MDSR": {
              "P0": {
                "bit": 0,
                "description": "Multi Drive Status."
              },
              "P1": {
                "bit": 1,
                "description": "Multi Drive Status."
              },
              "P2": {
                "bit": 2,
                "description": "Multi Drive Status."
              },
              "P3": {
                "bit": 3,
                "description": "Multi Drive Status."
              },
              "P4": {
                "bit": 4,
                "description": "Multi Drive Status."
              },
              "P5": {
                "bit": 5,
                "description": "Multi Drive Status."
              },
              "P6": {
                "bit": 6,
                "description": "Multi Drive Status."
              },
              "P7": {
                "bit": 7,
                "description": "Multi Drive Status."
              },
              "P8": {
                "bit": 8,
                "description": "Multi Drive Status."
              },
              "P9": {
                "bit": 9,
                "description": "Multi Drive Status."
              },
              "P10": {
                "bit": 10,
                "description": "Multi Drive Status."
              },
              "P11": {
                "bit": 11,
                "description": "Multi Drive Status."
              },
              "P12": {
                "bit": 12,
                "description": "Multi Drive Status."
              },
              "P13": {
                "bit": 13,
                "description": "Multi Drive Status."
              },
              "P14": {
                "bit": 14,
                "description": "Multi Drive Status."
              },
              "P15": {
                "bit": 15,
                "description": "Multi Drive Status."
              },
              "P16": {
                "bit": 16,
                "description": "Multi Drive Status."
              },
              "P17": {
                "bit": 17,
                "description": "Multi Drive Status."
              },
              "P18": {
                "bit": 18,
                "description": "Multi Drive Status."
              },
              "P19": {
                "bit": 19,
                "description": "Multi Drive Status."
              },
              "P20": {
                "bit": 20,
                "description": "Multi Drive Status."
              },
              "P21": {
                "bit": 21,
                "description": "Multi Drive Status."
              },
              "P22": {
                "bit": 22,
                "description": "Multi Drive Status."
              },
              "P23": {
                "bit": 23,
                "description": "Multi Drive Status."
              },
              "P24": {
                "bit": 24,
                "description": "Multi Drive Status."
              },
              "P25": {
                "bit": 25,
                "description": "Multi Drive Status."
              },
              "P26": {
                "bit": 26,
                "description": "Multi Drive Status."
              },
              "P27": {
                "bit": 27,
                "description": "Multi Drive Status."
              },
              "P28": {
                "bit": 28,
                "description": "Multi Drive Status."
              },
              "P29": {
                "bit": 29,
                "description": "Multi Drive Status."
              },
              "P30": {
                "bit": 30,
                "description": "Multi Drive Status."
              },
              "P31": {
                "bit": 31,
                "description": "Multi Drive Status."
              }
            },
            "PUDR": {
              "P0": {
                "bit": 0,
                "description": "Pull Up Disable."
              },
              "P1": {
                "bit": 1,
                "description": "Pull Up Disable."
              },
              "P2": {
                "bit": 2,
                "description": "Pull Up Disable."
              },
              "P3": {
                "bit": 3,
                "description": "Pull Up Disable."
              },
              "P4": {
                "bit": 4,
                "description": "Pull Up Disable."
              },
              "P5": {
                "bit": 5,
                "description": "Pull Up Disable."
              },
              "P6": {
                "bit": 6,
                "description": "Pull Up Disable."
              },
              "P7": {
                "bit": 7,
                "description": "Pull Up Disable."
              },
              "P8": {
                "bit": 8,
                "description": "Pull Up Disable."
              },
              "P9": {
                "bit": 9,
                "description": "Pull Up Disable."
              },
              "P10": {
                "bit": 10,
                "description": "Pull Up Disable."
              },
              "P11": {
                "bit": 11,
                "description": "Pull Up Disable."
              },
              "P12": {
                "bit": 12,
                "description": "Pull Up Disable."
              },
              "P13": {
                "bit": 13,
                "description": "Pull Up Disable."
              },
              "P14": {
                "bit": 14,
                "description": "Pull Up Disable."
              },
              "P15": {
                "bit": 15,
                "description": "Pull Up Disable."
              },
              "P16": {
                "bit": 16,
                "description": "Pull Up Disable."
              },
              "P17": {
                "bit": 17,
                "description": "Pull Up Disable."
              },
              "P18": {
                "bit": 18,
                "description": "Pull Up Disable."
              },
              "P19": {
                "bit": 19,
                "description": "Pull Up Disable."
              },
              "P20": {
                "bit": 20,
                "description": "Pull Up Disable."
              },
              "P21": {
                "bit": 21,
                "description": "Pull Up Disable."
              },
              "P22": {
                "bit": 22,
                "description": "Pull Up Disable."
              },
              "P23": {
                "bit": 23,
                "description": "Pull Up Disable."
              },
              "P24": {
                "bit": 24,
                "description": "Pull Up Disable."
              },
              "P25": {
                "bit": 25,
                "description": "Pull Up Disable."
              },
              "P26": {
                "bit": 26,
                "description": "Pull Up Disable."
              },
              "P27": {
                "bit": 27,
                "description": "Pull Up Disable."
              },
              "P28": {
                "bit": 28,
                "description": "Pull Up Disable."
              },
              "P29": {
                "bit": 29,
                "description": "Pull Up Disable."
              },
              "P30": {
                "bit": 30,
                "description": "Pull Up Disable."
              },
              "P31": {
                "bit": 31,
                "description": "Pull Up Disable."
              }
            },
            "PUER": {
              "P0": {
                "bit": 0,
                "description": "Pull Up Enable."
              },
              "P1": {
                "bit": 1,
                "description": "Pull Up Enable."
              },
              "P2": {
                "bit": 2,
                "description": "Pull Up Enable."
              },
              "P3": {
                "bit": 3,
                "description": "Pull Up Enable."
              },
              "P4": {
                "bit": 4,
                "description": "Pull Up Enable."
              },
              "P5": {
                "bit": 5,
                "description": "Pull Up Enable."
              },
              "P6": {
                "bit": 6,
                "description": "Pull Up Enable."
              },
              "P7": {
                "bit": 7,
                "description": "Pull Up Enable."
              },
              "P8": {
                "bit": 8,
                "description": "Pull Up Enable."
              },
              "P9": {
                "bit": 9,
                "description": "Pull Up Enable."
              },
              "P10": {
                "bit": 10,
                "description": "Pull Up Enable."
              },
              "P11": {
                "bit": 11,
                "description": "Pull Up Enable."
              },
              "P12": {
                "bit": 12,
                "description": "Pull Up Enable."
              },
              "P13": {
                "bit": 13,
                "description": "Pull Up Enable."
              },
              "P14": {
                "bit": 14,
                "description": "Pull Up Enable."
              },
              "P15": {
                "bit": 15,
                "description": "Pull Up Enable."
              },
              "P16": {
                "bit": 16,
                "description": "Pull Up Enable."
              },
              "P17": {
                "bit": 17,
                "description": "Pull Up Enable."
              },
              "P18": {
                "bit": 18,
                "description": "Pull Up Enable."
              },
              "P19": {
                "bit": 19,
                "description": "Pull Up Enable."
              },
              "P20": {
                "bit": 20,
                "description": "Pull Up Enable."
              },
              "P21": {
                "bit": 21,
                "description": "Pull Up Enable."
              },
              "P22": {
                "bit": 22,
                "description": "Pull Up Enable."
              },
              "P23": {
                "bit": 23,
                "description": "Pull Up Enable."
              },
              "P24": {
                "bit": 24,
                "description": "Pull Up Enable."
              },
              "P25": {
                "bit": 25,
                "description": "Pull Up Enable."
              },
              "P26": {
                "bit": 26,
                "description": "Pull Up Enable."
              },
              "P27": {
                "bit": 27,
                "description": "Pull Up Enable."
              },
              "P28": {
                "bit": 28,
                "description": "Pull Up Enable."
              },
              "P29": {
                "bit": 29,
                "description": "Pull Up Enable."
              },
              "P30": {
                "bit": 30,
                "description": "Pull Up Enable."
              },
              "P31": {
                "bit": 31,
                "description": "Pull Up Enable."
              }
            },
            "PUSR": {
              "P0": {
                "bit": 0,
                "description": "Pull Up Status."
              },
              "P1": {
                "bit": 1,
                "description": "Pull Up Status."
              },
              "P2": {
                "bit": 2,
                "description": "Pull Up Status."
              },
              "P3": {
                "bit": 3,
                "description": "Pull Up Status."
              },
              "P4": {
                "bit": 4,
                "description": "Pull Up Status."
              },
              "P5": {
                "bit": 5,
                "description": "Pull Up Status."
              },
              "P6": {
                "bit": 6,
                "description": "Pull Up Status."
              },
              "P7": {
                "bit": 7,
                "description": "Pull Up Status."
              },
              "P8": {
                "bit": 8,
                "description": "Pull Up Status."
              },
              "P9": {
                "bit": 9,
                "description": "Pull Up Status."
              },
              "P10": {
                "bit": 10,
                "description": "Pull Up Status."
              },
              "P11": {
                "bit": 11,
                "description": "Pull Up Status."
              },
              "P12": {
                "bit": 12,
                "description": "Pull Up Status."
              },
              "P13": {
                "bit": 13,
                "description": "Pull Up Status."
              },
              "P14": {
                "bit": 14,
                "description": "Pull Up Status."
              },
              "P15": {
                "bit": 15,
                "description": "Pull Up Status."
              },
              "P16": {
                "bit": 16,
                "description": "Pull Up Status."
              },
              "P17": {
                "bit": 17,
                "description": "Pull Up Status."
              },
              "P18": {
                "bit": 18,
                "description": "Pull Up Status."
              },
              "P19": {
                "bit": 19,
                "description": "Pull Up Status."
              },
              "P20": {
                "bit": 20,
                "description": "Pull Up Status."
              },
              "P21": {
                "bit": 21,
                "description": "Pull Up Status."
              },
              "P22": {
                "bit": 22,
                "description": "Pull Up Status."
              },
              "P23": {
                "bit": 23,
                "description": "Pull Up Status."
              },
              "P24": {
                "bit": 24,
                "description": "Pull Up Status."
              },
              "P25": {
                "bit": 25,
                "description": "Pull Up Status."
              },
              "P26": {
                "bit": 26,
                "description": "Pull Up Status."
              },
              "P27": {
                "bit": 27,
                "description": "Pull Up Status."
              },
              "P28": {
                "bit": 28,
                "description": "Pull Up Status."
              },
              "P29": {
                "bit": 29,
                "description": "Pull Up Status."
              },
              "P30": {
                "bit": 30,
                "description": "Pull Up Status."
              },
              "P31": {
                "bit": 31,
                "description": "Pull Up Status."
              }
            },
            "ABCDSR[%s]": {
              "P0": {
                "bit": 0,
                "description": "Peripheral Select."
              },
              "P1": {
                "bit": 1,
                "description": "Peripheral Select."
              },
              "P2": {
                "bit": 2,
                "description": "Peripheral Select."
              },
              "P3": {
                "bit": 3,
                "description": "Peripheral Select."
              },
              "P4": {
                "bit": 4,
                "description": "Peripheral Select."
              },
              "P5": {
                "bit": 5,
                "description": "Peripheral Select."
              },
              "P6": {
                "bit": 6,
                "description": "Peripheral Select."
              },
              "P7": {
                "bit": 7,
                "description": "Peripheral Select."
              },
              "P8": {
                "bit": 8,
                "description": "Peripheral Select."
              },
              "P9": {
                "bit": 9,
                "description": "Peripheral Select."
              },
              "P10": {
                "bit": 10,
                "description": "Peripheral Select."
              },
              "P11": {
                "bit": 11,
                "description": "Peripheral Select."
              },
              "P12": {
                "bit": 12,
                "description": "Peripheral Select."
              },
              "P13": {
                "bit": 13,
                "description": "Peripheral Select."
              },
              "P14": {
                "bit": 14,
                "description": "Peripheral Select."
              },
              "P15": {
                "bit": 15,
                "description": "Peripheral Select."
              },
              "P16": {
                "bit": 16,
                "description": "Peripheral Select."
              },
              "P17": {
                "bit": 17,
                "description": "Peripheral Select."
              },
              "P18": {
                "bit": 18,
                "description": "Peripheral Select."
              },
              "P19": {
                "bit": 19,
                "description": "Peripheral Select."
              },
              "P20": {
                "bit": 20,
                "description": "Peripheral Select."
              },
              "P21": {
                "bit": 21,
                "description": "Peripheral Select."
              },
              "P22": {
                "bit": 22,
                "description": "Peripheral Select."
              },
              "P23": {
                "bit": 23,
                "description": "Peripheral Select."
              },
              "P24": {
                "bit": 24,
                "description": "Peripheral Select."
              },
              "P25": {
                "bit": 25,
                "description": "Peripheral Select."
              },
              "P26": {
                "bit": 26,
                "description": "Peripheral Select."
              },
              "P27": {
                "bit": 27,
                "description": "Peripheral Select."
              },
              "P28": {
                "bit": 28,
                "description": "Peripheral Select."
              },
              "P29": {
                "bit": 29,
                "description": "Peripheral Select."
              },
              "P30": {
                "bit": 30,
                "description": "Peripheral Select."
              },
              "P31": {
                "bit": 31,
                "description": "Peripheral Select."
              }
            },
            "IFSCDR": {
              "P0": {
                "bit": 0,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P1": {
                "bit": 1,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P2": {
                "bit": 2,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P3": {
                "bit": 3,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P4": {
                "bit": 4,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P5": {
                "bit": 5,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P6": {
                "bit": 6,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P7": {
                "bit": 7,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P8": {
                "bit": 8,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P9": {
                "bit": 9,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P10": {
                "bit": 10,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P11": {
                "bit": 11,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P12": {
                "bit": 12,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P13": {
                "bit": 13,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P14": {
                "bit": 14,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P15": {
                "bit": 15,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P16": {
                "bit": 16,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P17": {
                "bit": 17,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P18": {
                "bit": 18,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P19": {
                "bit": 19,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P20": {
                "bit": 20,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P21": {
                "bit": 21,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P22": {
                "bit": 22,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P23": {
                "bit": 23,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P24": {
                "bit": 24,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P25": {
                "bit": 25,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P26": {
                "bit": 26,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P27": {
                "bit": 27,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P28": {
                "bit": 28,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P29": {
                "bit": 29,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P30": {
                "bit": 30,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P31": {
                "bit": 31,
                "description": "PIO Clock Glitch Filtering Select."
              }
            },
            "IFSCER": {
              "P0": {
                "bit": 0,
                "description": "Debouncing Filtering Select."
              },
              "P1": {
                "bit": 1,
                "description": "Debouncing Filtering Select."
              },
              "P2": {
                "bit": 2,
                "description": "Debouncing Filtering Select."
              },
              "P3": {
                "bit": 3,
                "description": "Debouncing Filtering Select."
              },
              "P4": {
                "bit": 4,
                "description": "Debouncing Filtering Select."
              },
              "P5": {
                "bit": 5,
                "description": "Debouncing Filtering Select."
              },
              "P6": {
                "bit": 6,
                "description": "Debouncing Filtering Select."
              },
              "P7": {
                "bit": 7,
                "description": "Debouncing Filtering Select."
              },
              "P8": {
                "bit": 8,
                "description": "Debouncing Filtering Select."
              },
              "P9": {
                "bit": 9,
                "description": "Debouncing Filtering Select."
              },
              "P10": {
                "bit": 10,
                "description": "Debouncing Filtering Select."
              },
              "P11": {
                "bit": 11,
                "description": "Debouncing Filtering Select."
              },
              "P12": {
                "bit": 12,
                "description": "Debouncing Filtering Select."
              },
              "P13": {
                "bit": 13,
                "description": "Debouncing Filtering Select."
              },
              "P14": {
                "bit": 14,
                "description": "Debouncing Filtering Select."
              },
              "P15": {
                "bit": 15,
                "description": "Debouncing Filtering Select."
              },
              "P16": {
                "bit": 16,
                "description": "Debouncing Filtering Select."
              },
              "P17": {
                "bit": 17,
                "description": "Debouncing Filtering Select."
              },
              "P18": {
                "bit": 18,
                "description": "Debouncing Filtering Select."
              },
              "P19": {
                "bit": 19,
                "description": "Debouncing Filtering Select."
              },
              "P20": {
                "bit": 20,
                "description": "Debouncing Filtering Select."
              },
              "P21": {
                "bit": 21,
                "description": "Debouncing Filtering Select."
              },
              "P22": {
                "bit": 22,
                "description": "Debouncing Filtering Select."
              },
              "P23": {
                "bit": 23,
                "description": "Debouncing Filtering Select."
              },
              "P24": {
                "bit": 24,
                "description": "Debouncing Filtering Select."
              },
              "P25": {
                "bit": 25,
                "description": "Debouncing Filtering Select."
              },
              "P26": {
                "bit": 26,
                "description": "Debouncing Filtering Select."
              },
              "P27": {
                "bit": 27,
                "description": "Debouncing Filtering Select."
              },
              "P28": {
                "bit": 28,
                "description": "Debouncing Filtering Select."
              },
              "P29": {
                "bit": 29,
                "description": "Debouncing Filtering Select."
              },
              "P30": {
                "bit": 30,
                "description": "Debouncing Filtering Select."
              },
              "P31": {
                "bit": 31,
                "description": "Debouncing Filtering Select."
              }
            },
            "IFSCSR": {
              "P0": {
                "bit": 0,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P1": {
                "bit": 1,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P2": {
                "bit": 2,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P3": {
                "bit": 3,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P4": {
                "bit": 4,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P5": {
                "bit": 5,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P6": {
                "bit": 6,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P7": {
                "bit": 7,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P8": {
                "bit": 8,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P9": {
                "bit": 9,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P10": {
                "bit": 10,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P11": {
                "bit": 11,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P12": {
                "bit": 12,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P13": {
                "bit": 13,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P14": {
                "bit": 14,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P15": {
                "bit": 15,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P16": {
                "bit": 16,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P17": {
                "bit": 17,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P18": {
                "bit": 18,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P19": {
                "bit": 19,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P20": {
                "bit": 20,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P21": {
                "bit": 21,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P22": {
                "bit": 22,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P23": {
                "bit": 23,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P24": {
                "bit": 24,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P25": {
                "bit": 25,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P26": {
                "bit": 26,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P27": {
                "bit": 27,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P28": {
                "bit": 28,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P29": {
                "bit": 29,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P30": {
                "bit": 30,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P31": {
                "bit": 31,
                "description": "Glitch or Debouncing Filter Selection Status"
              }
            },
            "SCDR": {
              "DIV": {
                "bit": 0,
                "description": "DIV",
                "width": 14
              }
            },
            "PPDDR": {
              "P0": {
                "bit": 0,
                "description": "Pull Down Disable."
              },
              "P1": {
                "bit": 1,
                "description": "Pull Down Disable."
              },
              "P2": {
                "bit": 2,
                "description": "Pull Down Disable."
              },
              "P3": {
                "bit": 3,
                "description": "Pull Down Disable."
              },
              "P4": {
                "bit": 4,
                "description": "Pull Down Disable."
              },
              "P5": {
                "bit": 5,
                "description": "Pull Down Disable."
              },
              "P6": {
                "bit": 6,
                "description": "Pull Down Disable."
              },
              "P7": {
                "bit": 7,
                "description": "Pull Down Disable."
              },
              "P8": {
                "bit": 8,
                "description": "Pull Down Disable."
              },
              "P9": {
                "bit": 9,
                "description": "Pull Down Disable."
              },
              "P10": {
                "bit": 10,
                "description": "Pull Down Disable."
              },
              "P11": {
                "bit": 11,
                "description": "Pull Down Disable."
              },
              "P12": {
                "bit": 12,
                "description": "Pull Down Disable."
              },
              "P13": {
                "bit": 13,
                "description": "Pull Down Disable."
              },
              "P14": {
                "bit": 14,
                "description": "Pull Down Disable."
              },
              "P15": {
                "bit": 15,
                "description": "Pull Down Disable."
              },
              "P16": {
                "bit": 16,
                "description": "Pull Down Disable."
              },
              "P17": {
                "bit": 17,
                "description": "Pull Down Disable."
              },
              "P18": {
                "bit": 18,
                "description": "Pull Down Disable."
              },
              "P19": {
                "bit": 19,
                "description": "Pull Down Disable."
              },
              "P20": {
                "bit": 20,
                "description": "Pull Down Disable."
              },
              "P21": {
                "bit": 21,
                "description": "Pull Down Disable."
              },
              "P22": {
                "bit": 22,
                "description": "Pull Down Disable."
              },
              "P23": {
                "bit": 23,
                "description": "Pull Down Disable."
              },
              "P24": {
                "bit": 24,
                "description": "Pull Down Disable."
              },
              "P25": {
                "bit": 25,
                "description": "Pull Down Disable."
              },
              "P26": {
                "bit": 26,
                "description": "Pull Down Disable."
              },
              "P27": {
                "bit": 27,
                "description": "Pull Down Disable."
              },
              "P28": {
                "bit": 28,
                "description": "Pull Down Disable."
              },
              "P29": {
                "bit": 29,
                "description": "Pull Down Disable."
              },
              "P30": {
                "bit": 30,
                "description": "Pull Down Disable."
              },
              "P31": {
                "bit": 31,
                "description": "Pull Down Disable."
              }
            },
            "PPDER": {
              "P0": {
                "bit": 0,
                "description": "Pull Down Enable."
              },
              "P1": {
                "bit": 1,
                "description": "Pull Down Enable."
              },
              "P2": {
                "bit": 2,
                "description": "Pull Down Enable."
              },
              "P3": {
                "bit": 3,
                "description": "Pull Down Enable."
              },
              "P4": {
                "bit": 4,
                "description": "Pull Down Enable."
              },
              "P5": {
                "bit": 5,
                "description": "Pull Down Enable."
              },
              "P6": {
                "bit": 6,
                "description": "Pull Down Enable."
              },
              "P7": {
                "bit": 7,
                "description": "Pull Down Enable."
              },
              "P8": {
                "bit": 8,
                "description": "Pull Down Enable."
              },
              "P9": {
                "bit": 9,
                "description": "Pull Down Enable."
              },
              "P10": {
                "bit": 10,
                "description": "Pull Down Enable."
              },
              "P11": {
                "bit": 11,
                "description": "Pull Down Enable."
              },
              "P12": {
                "bit": 12,
                "description": "Pull Down Enable."
              },
              "P13": {
                "bit": 13,
                "description": "Pull Down Enable."
              },
              "P14": {
                "bit": 14,
                "description": "Pull Down Enable."
              },
              "P15": {
                "bit": 15,
                "description": "Pull Down Enable."
              },
              "P16": {
                "bit": 16,
                "description": "Pull Down Enable."
              },
              "P17": {
                "bit": 17,
                "description": "Pull Down Enable."
              },
              "P18": {
                "bit": 18,
                "description": "Pull Down Enable."
              },
              "P19": {
                "bit": 19,
                "description": "Pull Down Enable."
              },
              "P20": {
                "bit": 20,
                "description": "Pull Down Enable."
              },
              "P21": {
                "bit": 21,
                "description": "Pull Down Enable."
              },
              "P22": {
                "bit": 22,
                "description": "Pull Down Enable."
              },
              "P23": {
                "bit": 23,
                "description": "Pull Down Enable."
              },
              "P24": {
                "bit": 24,
                "description": "Pull Down Enable."
              },
              "P25": {
                "bit": 25,
                "description": "Pull Down Enable."
              },
              "P26": {
                "bit": 26,
                "description": "Pull Down Enable."
              },
              "P27": {
                "bit": 27,
                "description": "Pull Down Enable."
              },
              "P28": {
                "bit": 28,
                "description": "Pull Down Enable."
              },
              "P29": {
                "bit": 29,
                "description": "Pull Down Enable."
              },
              "P30": {
                "bit": 30,
                "description": "Pull Down Enable."
              },
              "P31": {
                "bit": 31,
                "description": "Pull Down Enable."
              }
            },
            "PPDSR": {
              "P0": {
                "bit": 0,
                "description": "Pull Down Status."
              },
              "P1": {
                "bit": 1,
                "description": "Pull Down Status."
              },
              "P2": {
                "bit": 2,
                "description": "Pull Down Status."
              },
              "P3": {
                "bit": 3,
                "description": "Pull Down Status."
              },
              "P4": {
                "bit": 4,
                "description": "Pull Down Status."
              },
              "P5": {
                "bit": 5,
                "description": "Pull Down Status."
              },
              "P6": {
                "bit": 6,
                "description": "Pull Down Status."
              },
              "P7": {
                "bit": 7,
                "description": "Pull Down Status."
              },
              "P8": {
                "bit": 8,
                "description": "Pull Down Status."
              },
              "P9": {
                "bit": 9,
                "description": "Pull Down Status."
              },
              "P10": {
                "bit": 10,
                "description": "Pull Down Status."
              },
              "P11": {
                "bit": 11,
                "description": "Pull Down Status."
              },
              "P12": {
                "bit": 12,
                "description": "Pull Down Status."
              },
              "P13": {
                "bit": 13,
                "description": "Pull Down Status."
              },
              "P14": {
                "bit": 14,
                "description": "Pull Down Status."
              },
              "P15": {
                "bit": 15,
                "description": "Pull Down Status."
              },
              "P16": {
                "bit": 16,
                "description": "Pull Down Status."
              },
              "P17": {
                "bit": 17,
                "description": "Pull Down Status."
              },
              "P18": {
                "bit": 18,
                "description": "Pull Down Status."
              },
              "P19": {
                "bit": 19,
                "description": "Pull Down Status."
              },
              "P20": {
                "bit": 20,
                "description": "Pull Down Status."
              },
              "P21": {
                "bit": 21,
                "description": "Pull Down Status."
              },
              "P22": {
                "bit": 22,
                "description": "Pull Down Status."
              },
              "P23": {
                "bit": 23,
                "description": "Pull Down Status."
              },
              "P24": {
                "bit": 24,
                "description": "Pull Down Status."
              },
              "P25": {
                "bit": 25,
                "description": "Pull Down Status."
              },
              "P26": {
                "bit": 26,
                "description": "Pull Down Status."
              },
              "P27": {
                "bit": 27,
                "description": "Pull Down Status."
              },
              "P28": {
                "bit": 28,
                "description": "Pull Down Status."
              },
              "P29": {
                "bit": 29,
                "description": "Pull Down Status."
              },
              "P30": {
                "bit": 30,
                "description": "Pull Down Status."
              },
              "P31": {
                "bit": 31,
                "description": "Pull Down Status."
              }
            },
            "OWER": {
              "P0": {
                "bit": 0,
                "description": "Output Write Enable."
              },
              "P1": {
                "bit": 1,
                "description": "Output Write Enable."
              },
              "P2": {
                "bit": 2,
                "description": "Output Write Enable."
              },
              "P3": {
                "bit": 3,
                "description": "Output Write Enable."
              },
              "P4": {
                "bit": 4,
                "description": "Output Write Enable."
              },
              "P5": {
                "bit": 5,
                "description": "Output Write Enable."
              },
              "P6": {
                "bit": 6,
                "description": "Output Write Enable."
              },
              "P7": {
                "bit": 7,
                "description": "Output Write Enable."
              },
              "P8": {
                "bit": 8,
                "description": "Output Write Enable."
              },
              "P9": {
                "bit": 9,
                "description": "Output Write Enable."
              },
              "P10": {
                "bit": 10,
                "description": "Output Write Enable."
              },
              "P11": {
                "bit": 11,
                "description": "Output Write Enable."
              },
              "P12": {
                "bit": 12,
                "description": "Output Write Enable."
              },
              "P13": {
                "bit": 13,
                "description": "Output Write Enable."
              },
              "P14": {
                "bit": 14,
                "description": "Output Write Enable."
              },
              "P15": {
                "bit": 15,
                "description": "Output Write Enable."
              },
              "P16": {
                "bit": 16,
                "description": "Output Write Enable."
              },
              "P17": {
                "bit": 17,
                "description": "Output Write Enable."
              },
              "P18": {
                "bit": 18,
                "description": "Output Write Enable."
              },
              "P19": {
                "bit": 19,
                "description": "Output Write Enable."
              },
              "P20": {
                "bit": 20,
                "description": "Output Write Enable."
              },
              "P21": {
                "bit": 21,
                "description": "Output Write Enable."
              },
              "P22": {
                "bit": 22,
                "description": "Output Write Enable."
              },
              "P23": {
                "bit": 23,
                "description": "Output Write Enable."
              },
              "P24": {
                "bit": 24,
                "description": "Output Write Enable."
              },
              "P25": {
                "bit": 25,
                "description": "Output Write Enable."
              },
              "P26": {
                "bit": 26,
                "description": "Output Write Enable."
              },
              "P27": {
                "bit": 27,
                "description": "Output Write Enable."
              },
              "P28": {
                "bit": 28,
                "description": "Output Write Enable."
              },
              "P29": {
                "bit": 29,
                "description": "Output Write Enable."
              },
              "P30": {
                "bit": 30,
                "description": "Output Write Enable."
              },
              "P31": {
                "bit": 31,
                "description": "Output Write Enable."
              }
            },
            "OWDR": {
              "P0": {
                "bit": 0,
                "description": "Output Write Disable."
              },
              "P1": {
                "bit": 1,
                "description": "Output Write Disable."
              },
              "P2": {
                "bit": 2,
                "description": "Output Write Disable."
              },
              "P3": {
                "bit": 3,
                "description": "Output Write Disable."
              },
              "P4": {
                "bit": 4,
                "description": "Output Write Disable."
              },
              "P5": {
                "bit": 5,
                "description": "Output Write Disable."
              },
              "P6": {
                "bit": 6,
                "description": "Output Write Disable."
              },
              "P7": {
                "bit": 7,
                "description": "Output Write Disable."
              },
              "P8": {
                "bit": 8,
                "description": "Output Write Disable."
              },
              "P9": {
                "bit": 9,
                "description": "Output Write Disable."
              },
              "P10": {
                "bit": 10,
                "description": "Output Write Disable."
              },
              "P11": {
                "bit": 11,
                "description": "Output Write Disable."
              },
              "P12": {
                "bit": 12,
                "description": "Output Write Disable."
              },
              "P13": {
                "bit": 13,
                "description": "Output Write Disable."
              },
              "P14": {
                "bit": 14,
                "description": "Output Write Disable."
              },
              "P15": {
                "bit": 15,
                "description": "Output Write Disable."
              },
              "P16": {
                "bit": 16,
                "description": "Output Write Disable."
              },
              "P17": {
                "bit": 17,
                "description": "Output Write Disable."
              },
              "P18": {
                "bit": 18,
                "description": "Output Write Disable."
              },
              "P19": {
                "bit": 19,
                "description": "Output Write Disable."
              },
              "P20": {
                "bit": 20,
                "description": "Output Write Disable."
              },
              "P21": {
                "bit": 21,
                "description": "Output Write Disable."
              },
              "P22": {
                "bit": 22,
                "description": "Output Write Disable."
              },
              "P23": {
                "bit": 23,
                "description": "Output Write Disable."
              },
              "P24": {
                "bit": 24,
                "description": "Output Write Disable."
              },
              "P25": {
                "bit": 25,
                "description": "Output Write Disable."
              },
              "P26": {
                "bit": 26,
                "description": "Output Write Disable."
              },
              "P27": {
                "bit": 27,
                "description": "Output Write Disable."
              },
              "P28": {
                "bit": 28,
                "description": "Output Write Disable."
              },
              "P29": {
                "bit": 29,
                "description": "Output Write Disable."
              },
              "P30": {
                "bit": 30,
                "description": "Output Write Disable."
              },
              "P31": {
                "bit": 31,
                "description": "Output Write Disable."
              }
            },
            "OWSR": {
              "P0": {
                "bit": 0,
                "description": "Output Write Status."
              },
              "P1": {
                "bit": 1,
                "description": "Output Write Status."
              },
              "P2": {
                "bit": 2,
                "description": "Output Write Status."
              },
              "P3": {
                "bit": 3,
                "description": "Output Write Status."
              },
              "P4": {
                "bit": 4,
                "description": "Output Write Status."
              },
              "P5": {
                "bit": 5,
                "description": "Output Write Status."
              },
              "P6": {
                "bit": 6,
                "description": "Output Write Status."
              },
              "P7": {
                "bit": 7,
                "description": "Output Write Status."
              },
              "P8": {
                "bit": 8,
                "description": "Output Write Status."
              },
              "P9": {
                "bit": 9,
                "description": "Output Write Status."
              },
              "P10": {
                "bit": 10,
                "description": "Output Write Status."
              },
              "P11": {
                "bit": 11,
                "description": "Output Write Status."
              },
              "P12": {
                "bit": 12,
                "description": "Output Write Status."
              },
              "P13": {
                "bit": 13,
                "description": "Output Write Status."
              },
              "P14": {
                "bit": 14,
                "description": "Output Write Status."
              },
              "P15": {
                "bit": 15,
                "description": "Output Write Status."
              },
              "P16": {
                "bit": 16,
                "description": "Output Write Status."
              },
              "P17": {
                "bit": 17,
                "description": "Output Write Status."
              },
              "P18": {
                "bit": 18,
                "description": "Output Write Status."
              },
              "P19": {
                "bit": 19,
                "description": "Output Write Status."
              },
              "P20": {
                "bit": 20,
                "description": "Output Write Status."
              },
              "P21": {
                "bit": 21,
                "description": "Output Write Status."
              },
              "P22": {
                "bit": 22,
                "description": "Output Write Status."
              },
              "P23": {
                "bit": 23,
                "description": "Output Write Status."
              },
              "P24": {
                "bit": 24,
                "description": "Output Write Status."
              },
              "P25": {
                "bit": 25,
                "description": "Output Write Status."
              },
              "P26": {
                "bit": 26,
                "description": "Output Write Status."
              },
              "P27": {
                "bit": 27,
                "description": "Output Write Status."
              },
              "P28": {
                "bit": 28,
                "description": "Output Write Status."
              },
              "P29": {
                "bit": 29,
                "description": "Output Write Status."
              },
              "P30": {
                "bit": 30,
                "description": "Output Write Status."
              },
              "P31": {
                "bit": 31,
                "description": "Output Write Status."
              }
            },
            "AIMER": {
              "P0": {
                "bit": 0,
                "description": "Additional Interrupt Modes Enable."
              },
              "P1": {
                "bit": 1,
                "description": "Additional Interrupt Modes Enable."
              },
              "P2": {
                "bit": 2,
                "description": "Additional Interrupt Modes Enable."
              },
              "P3": {
                "bit": 3,
                "description": "Additional Interrupt Modes Enable."
              },
              "P4": {
                "bit": 4,
                "description": "Additional Interrupt Modes Enable."
              },
              "P5": {
                "bit": 5,
                "description": "Additional Interrupt Modes Enable."
              },
              "P6": {
                "bit": 6,
                "description": "Additional Interrupt Modes Enable."
              },
              "P7": {
                "bit": 7,
                "description": "Additional Interrupt Modes Enable."
              },
              "P8": {
                "bit": 8,
                "description": "Additional Interrupt Modes Enable."
              },
              "P9": {
                "bit": 9,
                "description": "Additional Interrupt Modes Enable."
              },
              "P10": {
                "bit": 10,
                "description": "Additional Interrupt Modes Enable."
              },
              "P11": {
                "bit": 11,
                "description": "Additional Interrupt Modes Enable."
              },
              "P12": {
                "bit": 12,
                "description": "Additional Interrupt Modes Enable."
              },
              "P13": {
                "bit": 13,
                "description": "Additional Interrupt Modes Enable."
              },
              "P14": {
                "bit": 14,
                "description": "Additional Interrupt Modes Enable."
              },
              "P15": {
                "bit": 15,
                "description": "Additional Interrupt Modes Enable."
              },
              "P16": {
                "bit": 16,
                "description": "Additional Interrupt Modes Enable."
              },
              "P17": {
                "bit": 17,
                "description": "Additional Interrupt Modes Enable."
              },
              "P18": {
                "bit": 18,
                "description": "Additional Interrupt Modes Enable."
              },
              "P19": {
                "bit": 19,
                "description": "Additional Interrupt Modes Enable."
              },
              "P20": {
                "bit": 20,
                "description": "Additional Interrupt Modes Enable."
              },
              "P21": {
                "bit": 21,
                "description": "Additional Interrupt Modes Enable."
              },
              "P22": {
                "bit": 22,
                "description": "Additional Interrupt Modes Enable."
              },
              "P23": {
                "bit": 23,
                "description": "Additional Interrupt Modes Enable."
              },
              "P24": {
                "bit": 24,
                "description": "Additional Interrupt Modes Enable."
              },
              "P25": {
                "bit": 25,
                "description": "Additional Interrupt Modes Enable."
              },
              "P26": {
                "bit": 26,
                "description": "Additional Interrupt Modes Enable."
              },
              "P27": {
                "bit": 27,
                "description": "Additional Interrupt Modes Enable."
              },
              "P28": {
                "bit": 28,
                "description": "Additional Interrupt Modes Enable."
              },
              "P29": {
                "bit": 29,
                "description": "Additional Interrupt Modes Enable."
              },
              "P30": {
                "bit": 30,
                "description": "Additional Interrupt Modes Enable."
              },
              "P31": {
                "bit": 31,
                "description": "Additional Interrupt Modes Enable."
              }
            },
            "AIMDR": {
              "P0": {
                "bit": 0,
                "description": "Additional Interrupt Modes Disable."
              },
              "P1": {
                "bit": 1,
                "description": "Additional Interrupt Modes Disable."
              },
              "P2": {
                "bit": 2,
                "description": "Additional Interrupt Modes Disable."
              },
              "P3": {
                "bit": 3,
                "description": "Additional Interrupt Modes Disable."
              },
              "P4": {
                "bit": 4,
                "description": "Additional Interrupt Modes Disable."
              },
              "P5": {
                "bit": 5,
                "description": "Additional Interrupt Modes Disable."
              },
              "P6": {
                "bit": 6,
                "description": "Additional Interrupt Modes Disable."
              },
              "P7": {
                "bit": 7,
                "description": "Additional Interrupt Modes Disable."
              },
              "P8": {
                "bit": 8,
                "description": "Additional Interrupt Modes Disable."
              },
              "P9": {
                "bit": 9,
                "description": "Additional Interrupt Modes Disable."
              },
              "P10": {
                "bit": 10,
                "description": "Additional Interrupt Modes Disable."
              },
              "P11": {
                "bit": 11,
                "description": "Additional Interrupt Modes Disable."
              },
              "P12": {
                "bit": 12,
                "description": "Additional Interrupt Modes Disable."
              },
              "P13": {
                "bit": 13,
                "description": "Additional Interrupt Modes Disable."
              },
              "P14": {
                "bit": 14,
                "description": "Additional Interrupt Modes Disable."
              },
              "P15": {
                "bit": 15,
                "description": "Additional Interrupt Modes Disable."
              },
              "P16": {
                "bit": 16,
                "description": "Additional Interrupt Modes Disable."
              },
              "P17": {
                "bit": 17,
                "description": "Additional Interrupt Modes Disable."
              },
              "P18": {
                "bit": 18,
                "description": "Additional Interrupt Modes Disable."
              },
              "P19": {
                "bit": 19,
                "description": "Additional Interrupt Modes Disable."
              },
              "P20": {
                "bit": 20,
                "description": "Additional Interrupt Modes Disable."
              },
              "P21": {
                "bit": 21,
                "description": "Additional Interrupt Modes Disable."
              },
              "P22": {
                "bit": 22,
                "description": "Additional Interrupt Modes Disable."
              },
              "P23": {
                "bit": 23,
                "description": "Additional Interrupt Modes Disable."
              },
              "P24": {
                "bit": 24,
                "description": "Additional Interrupt Modes Disable."
              },
              "P25": {
                "bit": 25,
                "description": "Additional Interrupt Modes Disable."
              },
              "P26": {
                "bit": 26,
                "description": "Additional Interrupt Modes Disable."
              },
              "P27": {
                "bit": 27,
                "description": "Additional Interrupt Modes Disable."
              },
              "P28": {
                "bit": 28,
                "description": "Additional Interrupt Modes Disable."
              },
              "P29": {
                "bit": 29,
                "description": "Additional Interrupt Modes Disable."
              },
              "P30": {
                "bit": 30,
                "description": "Additional Interrupt Modes Disable."
              },
              "P31": {
                "bit": 31,
                "description": "Additional Interrupt Modes Disable."
              }
            },
            "AIMMR": {
              "P0": {
                "bit": 0,
                "description": "Peripheral CD Status."
              },
              "P1": {
                "bit": 1,
                "description": "Peripheral CD Status."
              },
              "P2": {
                "bit": 2,
                "description": "Peripheral CD Status."
              },
              "P3": {
                "bit": 3,
                "description": "Peripheral CD Status."
              },
              "P4": {
                "bit": 4,
                "description": "Peripheral CD Status."
              },
              "P5": {
                "bit": 5,
                "description": "Peripheral CD Status."
              },
              "P6": {
                "bit": 6,
                "description": "Peripheral CD Status."
              },
              "P7": {
                "bit": 7,
                "description": "Peripheral CD Status."
              },
              "P8": {
                "bit": 8,
                "description": "Peripheral CD Status."
              },
              "P9": {
                "bit": 9,
                "description": "Peripheral CD Status."
              },
              "P10": {
                "bit": 10,
                "description": "Peripheral CD Status."
              },
              "P11": {
                "bit": 11,
                "description": "Peripheral CD Status."
              },
              "P12": {
                "bit": 12,
                "description": "Peripheral CD Status."
              },
              "P13": {
                "bit": 13,
                "description": "Peripheral CD Status."
              },
              "P14": {
                "bit": 14,
                "description": "Peripheral CD Status."
              },
              "P15": {
                "bit": 15,
                "description": "Peripheral CD Status."
              },
              "P16": {
                "bit": 16,
                "description": "Peripheral CD Status."
              },
              "P17": {
                "bit": 17,
                "description": "Peripheral CD Status."
              },
              "P18": {
                "bit": 18,
                "description": "Peripheral CD Status."
              },
              "P19": {
                "bit": 19,
                "description": "Peripheral CD Status."
              },
              "P20": {
                "bit": 20,
                "description": "Peripheral CD Status."
              },
              "P21": {
                "bit": 21,
                "description": "Peripheral CD Status."
              },
              "P22": {
                "bit": 22,
                "description": "Peripheral CD Status."
              },
              "P23": {
                "bit": 23,
                "description": "Peripheral CD Status."
              },
              "P24": {
                "bit": 24,
                "description": "Peripheral CD Status."
              },
              "P25": {
                "bit": 25,
                "description": "Peripheral CD Status."
              },
              "P26": {
                "bit": 26,
                "description": "Peripheral CD Status."
              },
              "P27": {
                "bit": 27,
                "description": "Peripheral CD Status."
              },
              "P28": {
                "bit": 28,
                "description": "Peripheral CD Status."
              },
              "P29": {
                "bit": 29,
                "description": "Peripheral CD Status."
              },
              "P30": {
                "bit": 30,
                "description": "Peripheral CD Status."
              },
              "P31": {
                "bit": 31,
                "description": "Peripheral CD Status."
              }
            },
            "ESR": {
              "P0": {
                "bit": 0,
                "description": "Edge Interrupt Selection."
              },
              "P1": {
                "bit": 1,
                "description": "Edge Interrupt Selection."
              },
              "P2": {
                "bit": 2,
                "description": "Edge Interrupt Selection."
              },
              "P3": {
                "bit": 3,
                "description": "Edge Interrupt Selection."
              },
              "P4": {
                "bit": 4,
                "description": "Edge Interrupt Selection."
              },
              "P5": {
                "bit": 5,
                "description": "Edge Interrupt Selection."
              },
              "P6": {
                "bit": 6,
                "description": "Edge Interrupt Selection."
              },
              "P7": {
                "bit": 7,
                "description": "Edge Interrupt Selection."
              },
              "P8": {
                "bit": 8,
                "description": "Edge Interrupt Selection."
              },
              "P9": {
                "bit": 9,
                "description": "Edge Interrupt Selection."
              },
              "P10": {
                "bit": 10,
                "description": "Edge Interrupt Selection."
              },
              "P11": {
                "bit": 11,
                "description": "Edge Interrupt Selection."
              },
              "P12": {
                "bit": 12,
                "description": "Edge Interrupt Selection."
              },
              "P13": {
                "bit": 13,
                "description": "Edge Interrupt Selection."
              },
              "P14": {
                "bit": 14,
                "description": "Edge Interrupt Selection."
              },
              "P15": {
                "bit": 15,
                "description": "Edge Interrupt Selection."
              },
              "P16": {
                "bit": 16,
                "description": "Edge Interrupt Selection."
              },
              "P17": {
                "bit": 17,
                "description": "Edge Interrupt Selection."
              },
              "P18": {
                "bit": 18,
                "description": "Edge Interrupt Selection."
              },
              "P19": {
                "bit": 19,
                "description": "Edge Interrupt Selection."
              },
              "P20": {
                "bit": 20,
                "description": "Edge Interrupt Selection."
              },
              "P21": {
                "bit": 21,
                "description": "Edge Interrupt Selection."
              },
              "P22": {
                "bit": 22,
                "description": "Edge Interrupt Selection."
              },
              "P23": {
                "bit": 23,
                "description": "Edge Interrupt Selection."
              },
              "P24": {
                "bit": 24,
                "description": "Edge Interrupt Selection."
              },
              "P25": {
                "bit": 25,
                "description": "Edge Interrupt Selection."
              },
              "P26": {
                "bit": 26,
                "description": "Edge Interrupt Selection."
              },
              "P27": {
                "bit": 27,
                "description": "Edge Interrupt Selection."
              },
              "P28": {
                "bit": 28,
                "description": "Edge Interrupt Selection."
              },
              "P29": {
                "bit": 29,
                "description": "Edge Interrupt Selection."
              },
              "P30": {
                "bit": 30,
                "description": "Edge Interrupt Selection."
              },
              "P31": {
                "bit": 31,
                "description": "Edge Interrupt Selection."
              }
            },
            "LSR": {
              "P0": {
                "bit": 0,
                "description": "Level Interrupt Selection."
              },
              "P1": {
                "bit": 1,
                "description": "Level Interrupt Selection."
              },
              "P2": {
                "bit": 2,
                "description": "Level Interrupt Selection."
              },
              "P3": {
                "bit": 3,
                "description": "Level Interrupt Selection."
              },
              "P4": {
                "bit": 4,
                "description": "Level Interrupt Selection."
              },
              "P5": {
                "bit": 5,
                "description": "Level Interrupt Selection."
              },
              "P6": {
                "bit": 6,
                "description": "Level Interrupt Selection."
              },
              "P7": {
                "bit": 7,
                "description": "Level Interrupt Selection."
              },
              "P8": {
                "bit": 8,
                "description": "Level Interrupt Selection."
              },
              "P9": {
                "bit": 9,
                "description": "Level Interrupt Selection."
              },
              "P10": {
                "bit": 10,
                "description": "Level Interrupt Selection."
              },
              "P11": {
                "bit": 11,
                "description": "Level Interrupt Selection."
              },
              "P12": {
                "bit": 12,
                "description": "Level Interrupt Selection."
              },
              "P13": {
                "bit": 13,
                "description": "Level Interrupt Selection."
              },
              "P14": {
                "bit": 14,
                "description": "Level Interrupt Selection."
              },
              "P15": {
                "bit": 15,
                "description": "Level Interrupt Selection."
              },
              "P16": {
                "bit": 16,
                "description": "Level Interrupt Selection."
              },
              "P17": {
                "bit": 17,
                "description": "Level Interrupt Selection."
              },
              "P18": {
                "bit": 18,
                "description": "Level Interrupt Selection."
              },
              "P19": {
                "bit": 19,
                "description": "Level Interrupt Selection."
              },
              "P20": {
                "bit": 20,
                "description": "Level Interrupt Selection."
              },
              "P21": {
                "bit": 21,
                "description": "Level Interrupt Selection."
              },
              "P22": {
                "bit": 22,
                "description": "Level Interrupt Selection."
              },
              "P23": {
                "bit": 23,
                "description": "Level Interrupt Selection."
              },
              "P24": {
                "bit": 24,
                "description": "Level Interrupt Selection."
              },
              "P25": {
                "bit": 25,
                "description": "Level Interrupt Selection."
              },
              "P26": {
                "bit": 26,
                "description": "Level Interrupt Selection."
              },
              "P27": {
                "bit": 27,
                "description": "Level Interrupt Selection."
              },
              "P28": {
                "bit": 28,
                "description": "Level Interrupt Selection."
              },
              "P29": {
                "bit": 29,
                "description": "Level Interrupt Selection."
              },
              "P30": {
                "bit": 30,
                "description": "Level Interrupt Selection."
              },
              "P31": {
                "bit": 31,
                "description": "Level Interrupt Selection."
              }
            },
            "ELSR": {
              "P0": {
                "bit": 0,
                "description": "Edge/Level Interrupt source selection."
              },
              "P1": {
                "bit": 1,
                "description": "Edge/Level Interrupt source selection."
              },
              "P2": {
                "bit": 2,
                "description": "Edge/Level Interrupt source selection."
              },
              "P3": {
                "bit": 3,
                "description": "Edge/Level Interrupt source selection."
              },
              "P4": {
                "bit": 4,
                "description": "Edge/Level Interrupt source selection."
              },
              "P5": {
                "bit": 5,
                "description": "Edge/Level Interrupt source selection."
              },
              "P6": {
                "bit": 6,
                "description": "Edge/Level Interrupt source selection."
              },
              "P7": {
                "bit": 7,
                "description": "Edge/Level Interrupt source selection."
              },
              "P8": {
                "bit": 8,
                "description": "Edge/Level Interrupt source selection."
              },
              "P9": {
                "bit": 9,
                "description": "Edge/Level Interrupt source selection."
              },
              "P10": {
                "bit": 10,
                "description": "Edge/Level Interrupt source selection."
              },
              "P11": {
                "bit": 11,
                "description": "Edge/Level Interrupt source selection."
              },
              "P12": {
                "bit": 12,
                "description": "Edge/Level Interrupt source selection."
              },
              "P13": {
                "bit": 13,
                "description": "Edge/Level Interrupt source selection."
              },
              "P14": {
                "bit": 14,
                "description": "Edge/Level Interrupt source selection."
              },
              "P15": {
                "bit": 15,
                "description": "Edge/Level Interrupt source selection."
              },
              "P16": {
                "bit": 16,
                "description": "Edge/Level Interrupt source selection."
              },
              "P17": {
                "bit": 17,
                "description": "Edge/Level Interrupt source selection."
              },
              "P18": {
                "bit": 18,
                "description": "Edge/Level Interrupt source selection."
              },
              "P19": {
                "bit": 19,
                "description": "Edge/Level Interrupt source selection."
              },
              "P20": {
                "bit": 20,
                "description": "Edge/Level Interrupt source selection."
              },
              "P21": {
                "bit": 21,
                "description": "Edge/Level Interrupt source selection."
              },
              "P22": {
                "bit": 22,
                "description": "Edge/Level Interrupt source selection."
              },
              "P23": {
                "bit": 23,
                "description": "Edge/Level Interrupt source selection."
              },
              "P24": {
                "bit": 24,
                "description": "Edge/Level Interrupt source selection."
              },
              "P25": {
                "bit": 25,
                "description": "Edge/Level Interrupt source selection."
              },
              "P26": {
                "bit": 26,
                "description": "Edge/Level Interrupt source selection."
              },
              "P27": {
                "bit": 27,
                "description": "Edge/Level Interrupt source selection."
              },
              "P28": {
                "bit": 28,
                "description": "Edge/Level Interrupt source selection."
              },
              "P29": {
                "bit": 29,
                "description": "Edge/Level Interrupt source selection."
              },
              "P30": {
                "bit": 30,
                "description": "Edge/Level Interrupt source selection."
              },
              "P31": {
                "bit": 31,
                "description": "Edge/Level Interrupt source selection."
              }
            },
            "FELLSR": {
              "P0": {
                "bit": 0,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P1": {
                "bit": 1,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P2": {
                "bit": 2,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P3": {
                "bit": 3,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P4": {
                "bit": 4,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P5": {
                "bit": 5,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P6": {
                "bit": 6,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P7": {
                "bit": 7,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P8": {
                "bit": 8,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P9": {
                "bit": 9,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P10": {
                "bit": 10,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P11": {
                "bit": 11,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P12": {
                "bit": 12,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P13": {
                "bit": 13,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P14": {
                "bit": 14,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P15": {
                "bit": 15,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P16": {
                "bit": 16,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P17": {
                "bit": 17,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P18": {
                "bit": 18,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P19": {
                "bit": 19,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P20": {
                "bit": 20,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P21": {
                "bit": 21,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P22": {
                "bit": 22,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P23": {
                "bit": 23,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P24": {
                "bit": 24,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P25": {
                "bit": 25,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P26": {
                "bit": 26,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P27": {
                "bit": 27,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P28": {
                "bit": 28,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P29": {
                "bit": 29,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P30": {
                "bit": 30,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P31": {
                "bit": 31,
                "description": "Falling Edge/Low Level Interrupt Selection."
              }
            },
            "REHLSR": {
              "P0": {
                "bit": 0,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P1": {
                "bit": 1,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P2": {
                "bit": 2,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P3": {
                "bit": 3,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P4": {
                "bit": 4,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P5": {
                "bit": 5,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P6": {
                "bit": 6,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P7": {
                "bit": 7,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P8": {
                "bit": 8,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P9": {
                "bit": 9,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P10": {
                "bit": 10,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P11": {
                "bit": 11,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P12": {
                "bit": 12,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P13": {
                "bit": 13,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P14": {
                "bit": 14,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P15": {
                "bit": 15,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P16": {
                "bit": 16,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P17": {
                "bit": 17,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P18": {
                "bit": 18,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P19": {
                "bit": 19,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P20": {
                "bit": 20,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P21": {
                "bit": 21,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P22": {
                "bit": 22,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P23": {
                "bit": 23,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P24": {
                "bit": 24,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P25": {
                "bit": 25,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P26": {
                "bit": 26,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P27": {
                "bit": 27,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P28": {
                "bit": 28,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P29": {
                "bit": 29,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P30": {
                "bit": 30,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P31": {
                "bit": 31,
                "description": "Rising Edge /High Level Interrupt Selection."
              }
            },
            "FRLHSR": {
              "P0": {
                "bit": 0,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P1": {
                "bit": 1,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P2": {
                "bit": 2,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P3": {
                "bit": 3,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P4": {
                "bit": 4,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P5": {
                "bit": 5,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P6": {
                "bit": 6,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P7": {
                "bit": 7,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P8": {
                "bit": 8,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P9": {
                "bit": 9,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P10": {
                "bit": 10,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P11": {
                "bit": 11,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P12": {
                "bit": 12,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P13": {
                "bit": 13,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P14": {
                "bit": 14,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P15": {
                "bit": 15,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P16": {
                "bit": 16,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P17": {
                "bit": 17,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P18": {
                "bit": 18,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P19": {
                "bit": 19,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P20": {
                "bit": 20,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P21": {
                "bit": 21,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P22": {
                "bit": 22,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P23": {
                "bit": 23,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P24": {
                "bit": 24,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P25": {
                "bit": 25,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P26": {
                "bit": 26,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P27": {
                "bit": 27,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P28": {
                "bit": 28,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P29": {
                "bit": 29,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P30": {
                "bit": 30,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P31": {
                "bit": 31,
                "description": "Edge /Level Interrupt Source Selection."
              }
            },
            "LOCKSR": {
              "P0": {
                "bit": 0,
                "description": "Lock Status."
              },
              "P1": {
                "bit": 1,
                "description": "Lock Status."
              },
              "P2": {
                "bit": 2,
                "description": "Lock Status."
              },
              "P3": {
                "bit": 3,
                "description": "Lock Status."
              },
              "P4": {
                "bit": 4,
                "description": "Lock Status."
              },
              "P5": {
                "bit": 5,
                "description": "Lock Status."
              },
              "P6": {
                "bit": 6,
                "description": "Lock Status."
              },
              "P7": {
                "bit": 7,
                "description": "Lock Status."
              },
              "P8": {
                "bit": 8,
                "description": "Lock Status."
              },
              "P9": {
                "bit": 9,
                "description": "Lock Status."
              },
              "P10": {
                "bit": 10,
                "description": "Lock Status."
              },
              "P11": {
                "bit": 11,
                "description": "Lock Status."
              },
              "P12": {
                "bit": 12,
                "description": "Lock Status."
              },
              "P13": {
                "bit": 13,
                "description": "Lock Status."
              },
              "P14": {
                "bit": 14,
                "description": "Lock Status."
              },
              "P15": {
                "bit": 15,
                "description": "Lock Status."
              },
              "P16": {
                "bit": 16,
                "description": "Lock Status."
              },
              "P17": {
                "bit": 17,
                "description": "Lock Status."
              },
              "P18": {
                "bit": 18,
                "description": "Lock Status."
              },
              "P19": {
                "bit": 19,
                "description": "Lock Status."
              },
              "P20": {
                "bit": 20,
                "description": "Lock Status."
              },
              "P21": {
                "bit": 21,
                "description": "Lock Status."
              },
              "P22": {
                "bit": 22,
                "description": "Lock Status."
              },
              "P23": {
                "bit": 23,
                "description": "Lock Status."
              },
              "P24": {
                "bit": 24,
                "description": "Lock Status."
              },
              "P25": {
                "bit": 25,
                "description": "Lock Status."
              },
              "P26": {
                "bit": 26,
                "description": "Lock Status."
              },
              "P27": {
                "bit": 27,
                "description": "Lock Status."
              },
              "P28": {
                "bit": 28,
                "description": "Lock Status."
              },
              "P29": {
                "bit": 29,
                "description": "Lock Status."
              },
              "P30": {
                "bit": 30,
                "description": "Lock Status."
              },
              "P31": {
                "bit": 31,
                "description": "Lock Status."
              }
            },
            "WPMR": {
              "WPEN": {
                "bit": 0,
                "description": "Write Protect Enable"
              },
              "WPKEY": {
                "bit": 8,
                "description": "Write Protect KEY",
                "width": 24
              }
            },
            "WPSR": {
              "WPVS": {
                "bit": 0,
                "description": "Write Protect Violation Status"
              },
              "WPVSRC": {
                "bit": 8,
                "description": "Write Protect Violation Source",
                "width": 16
              }
            },
            "SCHMITT": {
              "SCHMITT0": {
                "bit": 0,
                "description": "SCHMITT0"
              },
              "SCHMITT1": {
                "bit": 1,
                "description": "SCHMITT1"
              },
              "SCHMITT2": {
                "bit": 2,
                "description": "SCHMITT2"
              },
              "SCHMITT3": {
                "bit": 3,
                "description": "SCHMITT3"
              },
              "SCHMITT4": {
                "bit": 4,
                "description": "SCHMITT4"
              },
              "SCHMITT5": {
                "bit": 5,
                "description": "SCHMITT5"
              },
              "SCHMITT6": {
                "bit": 6,
                "description": "SCHMITT6"
              },
              "SCHMITT7": {
                "bit": 7,
                "description": "SCHMITT7"
              },
              "SCHMITT8": {
                "bit": 8,
                "description": "SCHMITT8"
              },
              "SCHMITT9": {
                "bit": 9,
                "description": "SCHMITT9"
              },
              "SCHMITT10": {
                "bit": 10,
                "description": "SCHMITT10"
              },
              "SCHMITT11": {
                "bit": 11,
                "description": "SCHMITT11"
              },
              "SCHMITT12": {
                "bit": 12,
                "description": "SCHMITT12"
              },
              "SCHMITT13": {
                "bit": 13,
                "description": "SCHMITT13"
              },
              "SCHMITT14": {
                "bit": 14,
                "description": "SCHMITT14"
              },
              "SCHMITT15": {
                "bit": 15,
                "description": "SCHMITT15"
              },
              "SCHMITT16": {
                "bit": 16,
                "description": "SCHMITT16"
              },
              "SCHMITT17": {
                "bit": 17,
                "description": "SCHMITT17"
              },
              "SCHMITT18": {
                "bit": 18,
                "description": "SCHMITT18"
              },
              "SCHMITT19": {
                "bit": 19,
                "description": "SCHMITT19"
              },
              "SCHMITT20": {
                "bit": 20,
                "description": "SCHMITT20"
              },
              "SCHMITT21": {
                "bit": 21,
                "description": "SCHMITT21"
              },
              "SCHMITT22": {
                "bit": 22,
                "description": "SCHMITT22"
              },
              "SCHMITT23": {
                "bit": 23,
                "description": "SCHMITT23"
              },
              "SCHMITT24": {
                "bit": 24,
                "description": "SCHMITT24"
              },
              "SCHMITT25": {
                "bit": 25,
                "description": "SCHMITT25"
              },
              "SCHMITT26": {
                "bit": 26,
                "description": "SCHMITT26"
              },
              "SCHMITT27": {
                "bit": 27,
                "description": "SCHMITT27"
              },
              "SCHMITT28": {
                "bit": 28,
                "description": "SCHMITT28"
              },
              "SCHMITT29": {
                "bit": 29,
                "description": "SCHMITT29"
              },
              "SCHMITT30": {
                "bit": 30,
                "description": "SCHMITT30"
              },
              "SCHMITT31": {
                "bit": 31,
                "description": "SCHMITT31"
              }
            },
            "DRIVER1": {
              "LINE0": {
                "bit": 0,
                "description": "Drive of PIO Line 0",
                "width": 2
              },
              "LINE1": {
                "bit": 2,
                "description": "Drive of PIO Line 1",
                "width": 2
              },
              "LINE2": {
                "bit": 4,
                "description": "Drive of PIO Line 2",
                "width": 2
              },
              "LINE3": {
                "bit": 6,
                "description": "Drive of PIO Line 3",
                "width": 2
              },
              "LINE4": {
                "bit": 8,
                "description": "Drive of PIO Line 4",
                "width": 2
              },
              "LINE5": {
                "bit": 10,
                "description": "Drive of PIO Line 5",
                "width": 2
              },
              "LINE6": {
                "bit": 12,
                "description": "Drive of PIO Line 6",
                "width": 2
              },
              "LINE7": {
                "bit": 14,
                "description": "Drive of PIO Line 7",
                "width": 2
              },
              "LINE8": {
                "bit": 16,
                "description": "Drive of PIO Line 8",
                "width": 2
              },
              "LINE9": {
                "bit": 18,
                "description": "Drive of PIO Line 9",
                "width": 2
              },
              "LINE10": {
                "bit": 20,
                "description": "Drive of PIO Line 10",
                "width": 2
              },
              "LINE11": {
                "bit": 22,
                "description": "Drive of PIO Line 11",
                "width": 2
              },
              "LINE12": {
                "bit": 24,
                "description": "Drive of PIO Line 12",
                "width": 2
              },
              "LINE13": {
                "bit": 26,
                "description": "Drive of PIO Line 13",
                "width": 2
              },
              "LINE14": {
                "bit": 28,
                "description": "Drive of PIO Line 14",
                "width": 2
              },
              "LINE15": {
                "bit": 30,
                "description": "Drive of PIO Line 15",
                "width": 2
              }
            },
            "DRIVER2": {
              "LINE16": {
                "bit": 0,
                "description": "Drive of PIO line 16",
                "width": 2
              },
              "LINE17": {
                "bit": 2,
                "description": "Drive of PIO line 17",
                "width": 2
              },
              "LINE18": {
                "bit": 4,
                "description": "Drive of PIO line 18",
                "width": 2
              },
              "LINE19": {
                "bit": 6,
                "description": "Drive of PIO line 19",
                "width": 2
              },
              "LINE20": {
                "bit": 8,
                "description": "Drive of PIO line 20",
                "width": 2
              },
              "LINE21": {
                "bit": 10,
                "description": "Drive of PIO line 21",
                "width": 2
              },
              "LINE22": {
                "bit": 12,
                "description": "Drive of PIO line 22",
                "width": 2
              },
              "LINE23": {
                "bit": 14,
                "description": "Drive of PIO line 23",
                "width": 2
              },
              "LINE24": {
                "bit": 16,
                "description": "Drive of PIO line 24",
                "width": 2
              },
              "LINE25": {
                "bit": 18,
                "description": "Drive of PIO line 25",
                "width": 2
              },
              "LINE26": {
                "bit": 20,
                "description": "Drive of PIO line 26",
                "width": 2
              },
              "LINE27": {
                "bit": 22,
                "description": "Drive of PIO line 27",
                "width": 2
              },
              "LINE28": {
                "bit": 24,
                "description": "Drive of PIO line 28",
                "width": 2
              },
              "LINE29": {
                "bit": 26,
                "description": "Drive of PIO line 29",
                "width": 2
              },
              "LINE30": {
                "bit": 28,
                "description": "Drive of PIO line 30",
                "width": 2
              },
              "LINE31": {
                "bit": 30,
                "description": "Drive of PIO line 31",
                "width": 2
              }
            }
          }
        },
        "PIOB": {
          "instances": [
            {
              "name": "PIOB",
              "base": "0xFFFFF400",
              "irq": 7
            }
          ],
          "registers": {
            "PER": {
              "offset": "0x00",
              "size": 32,
              "description": "PIO Enable Register"
            },
            "PDR": {
              "offset": "0x04",
              "size": 32,
              "description": "PIO Disable Register"
            },
            "PSR": {
              "offset": "0x08",
              "size": 32,
              "description": "PIO Status Register"
            },
            "OER": {
              "offset": "0x10",
              "size": 32,
              "description": "Output Enable Register"
            },
            "ODR": {
              "offset": "0x14",
              "size": 32,
              "description": "Output Disable Register"
            },
            "OSR": {
              "offset": "0x18",
              "size": 32,
              "description": "Output Status Register"
            },
            "IFER": {
              "offset": "0x20",
              "size": 32,
              "description": "Glitch Input Filter Enable Register"
            },
            "IFDR": {
              "offset": "0x24",
              "size": 32,
              "description": "Glitch Input Filter Disable Register"
            },
            "IFSR": {
              "offset": "0x28",
              "size": 32,
              "description": "Glitch Input Filter Status Register"
            },
            "SODR": {
              "offset": "0x30",
              "size": 32,
              "description": "Set Output Data Register"
            },
            "CODR": {
              "offset": "0x34",
              "size": 32,
              "description": "Clear Output Data Register"
            },
            "ODSR": {
              "offset": "0x38",
              "size": 32,
              "description": "Output Data Status Register"
            },
            "PDSR": {
              "offset": "0x3C",
              "size": 32,
              "description": "Pin Data Status Register"
            },
            "IER": {
              "offset": "0x40",
              "size": 32,
              "description": "Interrupt Enable Register"
            },
            "IDR": {
              "offset": "0x44",
              "size": 32,
              "description": "Interrupt Disable Register"
            },
            "IMR": {
              "offset": "0x48",
              "size": 32,
              "description": "Interrupt Mask Register"
            },
            "ISR": {
              "offset": "0x4C",
              "size": 32,
              "description": "Interrupt Status Register"
            },
            "MDER": {
              "offset": "0x50",
              "size": 32,
              "description": "Multi-driver Enable Register"
            },
            "MDDR": {
              "offset": "0x54",
              "size": 32,
              "description": "Multi-driver Disable Register"
            },
            "MDSR": {
              "offset": "0x58",
              "size": 32,
              "description": "Multi-driver Status Register"
            },
            "PUDR": {
              "offset": "0x60",
              "size": 32,
              "description": "Pull-up Disable Register"
            },
            "PUER": {
              "offset": "0x64",
              "size": 32,
              "description": "Pull-up Enable Register"
            },
            "PUSR": {
              "offset": "0x68",
              "size": 32,
              "description": "Pad Pull-up Status Register"
            },
            "ABCDSR[%s]": {
              "offset": "0x70",
              "size": 32,
              "description": "Peripheral Select Register"
            },
            "IFSCDR": {
              "offset": "0x80",
              "size": 32,
              "description": "Input Filter Slow Clock Disable Register"
            },
            "IFSCER": {
              "offset": "0x84",
              "size": 32,
              "description": "Input Filter Slow Clock Enable Register"
            },
            "IFSCSR": {
              "offset": "0x88",
              "size": 32,
              "description": "Input Filter Slow Clock Status Register"
            },
            "SCDR": {
              "offset": "0x8C",
              "size": 32,
              "description": "Slow Clock Divider Debouncing Register"
            },
            "PPDDR": {
              "offset": "0x90",
              "size": 32,
              "description": "Pad Pull-down Disable Register"
            },
            "PPDER": {
              "offset": "0x94",
              "size": 32,
              "description": "Pad Pull-down Enable Register"
            },
            "PPDSR": {
              "offset": "0x98",
              "size": 32,
              "description": "Pad Pull-down Status Register"
            },
            "OWER": {
              "offset": "0xA0",
              "size": 32,
              "description": "Output Write Enable"
            },
            "OWDR": {
              "offset": "0xA4",
              "size": 32,
              "description": "Output Write Disable"
            },
            "OWSR": {
              "offset": "0xA8",
              "size": 32,
              "description": "Output Write Status Register"
            },
            "AIMER": {
              "offset": "0xB0",
              "size": 32,
              "description": "Additional Interrupt Modes Enable Register"
            },
            "AIMDR": {
              "offset": "0xB4",
              "size": 32,
              "description": "Additional Interrupt Modes Disables Register"
            },
            "AIMMR": {
              "offset": "0xB8",
              "size": 32,
              "description": "Additional Interrupt Modes Mask Register"
            },
            "ESR": {
              "offset": "0xC0",
              "size": 32,
              "description": "Edge Select Register"
            },
            "LSR": {
              "offset": "0xC4",
              "size": 32,
              "description": "Level Select Register"
            },
            "ELSR": {
              "offset": "0xC8",
              "size": 32,
              "description": "Edge/Level Status Register"
            },
            "FELLSR": {
              "offset": "0xD0",
              "size": 32,
              "description": "Falling Edge/Low Level Select Register"
            },
            "REHLSR": {
              "offset": "0xD4",
              "size": 32,
              "description": "Rising Edge/ High Level Select Register"
            },
            "FRLHSR": {
              "offset": "0xD8",
              "size": 32,
              "description": "Fall/Rise - Low/High Status Register"
            },
            "LOCKSR": {
              "offset": "0xE0",
              "size": 32,
              "description": "Lock Status"
            },
            "WPMR": {
              "offset": "0xE4",
              "size": 32,
              "description": "Write Protect Mode Register"
            },
            "WPSR": {
              "offset": "0xE8",
              "size": 32,
              "description": "Write Protect Status Register"
            },
            "SCHMITT": {
              "offset": "0x100",
              "size": 32,
              "description": "Schmitt Trigger Register"
            },
            "DRIVER1": {
              "offset": "0x118",
              "size": 32,
              "description": "I/O Drive Register 1"
            },
            "DRIVER2": {
              "offset": "0x11C",
              "size": 32,
              "description": "I/O Drive Register 2"
            }
          },
          "bits": {
            "PER": {
              "P0": {
                "bit": 0,
                "description": "PIO Enable"
              },
              "P1": {
                "bit": 1,
                "description": "PIO Enable"
              },
              "P2": {
                "bit": 2,
                "description": "PIO Enable"
              },
              "P3": {
                "bit": 3,
                "description": "PIO Enable"
              },
              "P4": {
                "bit": 4,
                "description": "PIO Enable"
              },
              "P5": {
                "bit": 5,
                "description": "PIO Enable"
              },
              "P6": {
                "bit": 6,
                "description": "PIO Enable"
              },
              "P7": {
                "bit": 7,
                "description": "PIO Enable"
              },
              "P8": {
                "bit": 8,
                "description": "PIO Enable"
              },
              "P9": {
                "bit": 9,
                "description": "PIO Enable"
              },
              "P10": {
                "bit": 10,
                "description": "PIO Enable"
              },
              "P11": {
                "bit": 11,
                "description": "PIO Enable"
              },
              "P12": {
                "bit": 12,
                "description": "PIO Enable"
              },
              "P13": {
                "bit": 13,
                "description": "PIO Enable"
              },
              "P14": {
                "bit": 14,
                "description": "PIO Enable"
              },
              "P15": {
                "bit": 15,
                "description": "PIO Enable"
              },
              "P16": {
                "bit": 16,
                "description": "PIO Enable"
              },
              "P17": {
                "bit": 17,
                "description": "PIO Enable"
              },
              "P18": {
                "bit": 18,
                "description": "PIO Enable"
              },
              "P19": {
                "bit": 19,
                "description": "PIO Enable"
              },
              "P20": {
                "bit": 20,
                "description": "PIO Enable"
              },
              "P21": {
                "bit": 21,
                "description": "PIO Enable"
              },
              "P22": {
                "bit": 22,
                "description": "PIO Enable"
              },
              "P23": {
                "bit": 23,
                "description": "PIO Enable"
              },
              "P24": {
                "bit": 24,
                "description": "PIO Enable"
              },
              "P25": {
                "bit": 25,
                "description": "PIO Enable"
              },
              "P26": {
                "bit": 26,
                "description": "PIO Enable"
              },
              "P27": {
                "bit": 27,
                "description": "PIO Enable"
              },
              "P28": {
                "bit": 28,
                "description": "PIO Enable"
              },
              "P29": {
                "bit": 29,
                "description": "PIO Enable"
              },
              "P30": {
                "bit": 30,
                "description": "PIO Enable"
              },
              "P31": {
                "bit": 31,
                "description": "PIO Enable"
              }
            },
            "PDR": {
              "P0": {
                "bit": 0,
                "description": "PIO Disable"
              },
              "P1": {
                "bit": 1,
                "description": "PIO Disable"
              },
              "P2": {
                "bit": 2,
                "description": "PIO Disable"
              },
              "P3": {
                "bit": 3,
                "description": "PIO Disable"
              },
              "P4": {
                "bit": 4,
                "description": "PIO Disable"
              },
              "P5": {
                "bit": 5,
                "description": "PIO Disable"
              },
              "P6": {
                "bit": 6,
                "description": "PIO Disable"
              },
              "P7": {
                "bit": 7,
                "description": "PIO Disable"
              },
              "P8": {
                "bit": 8,
                "description": "PIO Disable"
              },
              "P9": {
                "bit": 9,
                "description": "PIO Disable"
              },
              "P10": {
                "bit": 10,
                "description": "PIO Disable"
              },
              "P11": {
                "bit": 11,
                "description": "PIO Disable"
              },
              "P12": {
                "bit": 12,
                "description": "PIO Disable"
              },
              "P13": {
                "bit": 13,
                "description": "PIO Disable"
              },
              "P14": {
                "bit": 14,
                "description": "PIO Disable"
              },
              "P15": {
                "bit": 15,
                "description": "PIO Disable"
              },
              "P16": {
                "bit": 16,
                "description": "PIO Disable"
              },
              "P17": {
                "bit": 17,
                "description": "PIO Disable"
              },
              "P18": {
                "bit": 18,
                "description": "PIO Disable"
              },
              "P19": {
                "bit": 19,
                "description": "PIO Disable"
              },
              "P20": {
                "bit": 20,
                "description": "PIO Disable"
              },
              "P21": {
                "bit": 21,
                "description": "PIO Disable"
              },
              "P22": {
                "bit": 22,
                "description": "PIO Disable"
              },
              "P23": {
                "bit": 23,
                "description": "PIO Disable"
              },
              "P24": {
                "bit": 24,
                "description": "PIO Disable"
              },
              "P25": {
                "bit": 25,
                "description": "PIO Disable"
              },
              "P26": {
                "bit": 26,
                "description": "PIO Disable"
              },
              "P27": {
                "bit": 27,
                "description": "PIO Disable"
              },
              "P28": {
                "bit": 28,
                "description": "PIO Disable"
              },
              "P29": {
                "bit": 29,
                "description": "PIO Disable"
              },
              "P30": {
                "bit": 30,
                "description": "PIO Disable"
              },
              "P31": {
                "bit": 31,
                "description": "PIO Disable"
              }
            },
            "PSR": {
              "P0": {
                "bit": 0,
                "description": "PIO Status"
              },
              "P1": {
                "bit": 1,
                "description": "PIO Status"
              },
              "P2": {
                "bit": 2,
                "description": "PIO Status"
              },
              "P3": {
                "bit": 3,
                "description": "PIO Status"
              },
              "P4": {
                "bit": 4,
                "description": "PIO Status"
              },
              "P5": {
                "bit": 5,
                "description": "PIO Status"
              },
              "P6": {
                "bit": 6,
                "description": "PIO Status"
              },
              "P7": {
                "bit": 7,
                "description": "PIO Status"
              },
              "P8": {
                "bit": 8,
                "description": "PIO Status"
              },
              "P9": {
                "bit": 9,
                "description": "PIO Status"
              },
              "P10": {
                "bit": 10,
                "description": "PIO Status"
              },
              "P11": {
                "bit": 11,
                "description": "PIO Status"
              },
              "P12": {
                "bit": 12,
                "description": "PIO Status"
              },
              "P13": {
                "bit": 13,
                "description": "PIO Status"
              },
              "P14": {
                "bit": 14,
                "description": "PIO Status"
              },
              "P15": {
                "bit": 15,
                "description": "PIO Status"
              },
              "P16": {
                "bit": 16,
                "description": "PIO Status"
              },
              "P17": {
                "bit": 17,
                "description": "PIO Status"
              },
              "P18": {
                "bit": 18,
                "description": "PIO Status"
              },
              "P19": {
                "bit": 19,
                "description": "PIO Status"
              },
              "P20": {
                "bit": 20,
                "description": "PIO Status"
              },
              "P21": {
                "bit": 21,
                "description": "PIO Status"
              },
              "P22": {
                "bit": 22,
                "description": "PIO Status"
              },
              "P23": {
                "bit": 23,
                "description": "PIO Status"
              },
              "P24": {
                "bit": 24,
                "description": "PIO Status"
              },
              "P25": {
                "bit": 25,
                "description": "PIO Status"
              },
              "P26": {
                "bit": 26,
                "description": "PIO Status"
              },
              "P27": {
                "bit": 27,
                "description": "PIO Status"
              },
              "P28": {
                "bit": 28,
                "description": "PIO Status"
              },
              "P29": {
                "bit": 29,
                "description": "PIO Status"
              },
              "P30": {
                "bit": 30,
                "description": "PIO Status"
              },
              "P31": {
                "bit": 31,
                "description": "PIO Status"
              }
            },
            "OER": {
              "P0": {
                "bit": 0,
                "description": "Output Enable"
              },
              "P1": {
                "bit": 1,
                "description": "Output Enable"
              },
              "P2": {
                "bit": 2,
                "description": "Output Enable"
              },
              "P3": {
                "bit": 3,
                "description": "Output Enable"
              },
              "P4": {
                "bit": 4,
                "description": "Output Enable"
              },
              "P5": {
                "bit": 5,
                "description": "Output Enable"
              },
              "P6": {
                "bit": 6,
                "description": "Output Enable"
              },
              "P7": {
                "bit": 7,
                "description": "Output Enable"
              },
              "P8": {
                "bit": 8,
                "description": "Output Enable"
              },
              "P9": {
                "bit": 9,
                "description": "Output Enable"
              },
              "P10": {
                "bit": 10,
                "description": "Output Enable"
              },
              "P11": {
                "bit": 11,
                "description": "Output Enable"
              },
              "P12": {
                "bit": 12,
                "description": "Output Enable"
              },
              "P13": {
                "bit": 13,
                "description": "Output Enable"
              },
              "P14": {
                "bit": 14,
                "description": "Output Enable"
              },
              "P15": {
                "bit": 15,
                "description": "Output Enable"
              },
              "P16": {
                "bit": 16,
                "description": "Output Enable"
              },
              "P17": {
                "bit": 17,
                "description": "Output Enable"
              },
              "P18": {
                "bit": 18,
                "description": "Output Enable"
              },
              "P19": {
                "bit": 19,
                "description": "Output Enable"
              },
              "P20": {
                "bit": 20,
                "description": "Output Enable"
              },
              "P21": {
                "bit": 21,
                "description": "Output Enable"
              },
              "P22": {
                "bit": 22,
                "description": "Output Enable"
              },
              "P23": {
                "bit": 23,
                "description": "Output Enable"
              },
              "P24": {
                "bit": 24,
                "description": "Output Enable"
              },
              "P25": {
                "bit": 25,
                "description": "Output Enable"
              },
              "P26": {
                "bit": 26,
                "description": "Output Enable"
              },
              "P27": {
                "bit": 27,
                "description": "Output Enable"
              },
              "P28": {
                "bit": 28,
                "description": "Output Enable"
              },
              "P29": {
                "bit": 29,
                "description": "Output Enable"
              },
              "P30": {
                "bit": 30,
                "description": "Output Enable"
              },
              "P31": {
                "bit": 31,
                "description": "Output Enable"
              }
            },
            "ODR": {
              "P0": {
                "bit": 0,
                "description": "Output Disable"
              },
              "P1": {
                "bit": 1,
                "description": "Output Disable"
              },
              "P2": {
                "bit": 2,
                "description": "Output Disable"
              },
              "P3": {
                "bit": 3,
                "description": "Output Disable"
              },
              "P4": {
                "bit": 4,
                "description": "Output Disable"
              },
              "P5": {
                "bit": 5,
                "description": "Output Disable"
              },
              "P6": {
                "bit": 6,
                "description": "Output Disable"
              },
              "P7": {
                "bit": 7,
                "description": "Output Disable"
              },
              "P8": {
                "bit": 8,
                "description": "Output Disable"
              },
              "P9": {
                "bit": 9,
                "description": "Output Disable"
              },
              "P10": {
                "bit": 10,
                "description": "Output Disable"
              },
              "P11": {
                "bit": 11,
                "description": "Output Disable"
              },
              "P12": {
                "bit": 12,
                "description": "Output Disable"
              },
              "P13": {
                "bit": 13,
                "description": "Output Disable"
              },
              "P14": {
                "bit": 14,
                "description": "Output Disable"
              },
              "P15": {
                "bit": 15,
                "description": "Output Disable"
              },
              "P16": {
                "bit": 16,
                "description": "Output Disable"
              },
              "P17": {
                "bit": 17,
                "description": "Output Disable"
              },
              "P18": {
                "bit": 18,
                "description": "Output Disable"
              },
              "P19": {
                "bit": 19,
                "description": "Output Disable"
              },
              "P20": {
                "bit": 20,
                "description": "Output Disable"
              },
              "P21": {
                "bit": 21,
                "description": "Output Disable"
              },
              "P22": {
                "bit": 22,
                "description": "Output Disable"
              },
              "P23": {
                "bit": 23,
                "description": "Output Disable"
              },
              "P24": {
                "bit": 24,
                "description": "Output Disable"
              },
              "P25": {
                "bit": 25,
                "description": "Output Disable"
              },
              "P26": {
                "bit": 26,
                "description": "Output Disable"
              },
              "P27": {
                "bit": 27,
                "description": "Output Disable"
              },
              "P28": {
                "bit": 28,
                "description": "Output Disable"
              },
              "P29": {
                "bit": 29,
                "description": "Output Disable"
              },
              "P30": {
                "bit": 30,
                "description": "Output Disable"
              },
              "P31": {
                "bit": 31,
                "description": "Output Disable"
              }
            },
            "OSR": {
              "P0": {
                "bit": 0,
                "description": "Output Status"
              },
              "P1": {
                "bit": 1,
                "description": "Output Status"
              },
              "P2": {
                "bit": 2,
                "description": "Output Status"
              },
              "P3": {
                "bit": 3,
                "description": "Output Status"
              },
              "P4": {
                "bit": 4,
                "description": "Output Status"
              },
              "P5": {
                "bit": 5,
                "description": "Output Status"
              },
              "P6": {
                "bit": 6,
                "description": "Output Status"
              },
              "P7": {
                "bit": 7,
                "description": "Output Status"
              },
              "P8": {
                "bit": 8,
                "description": "Output Status"
              },
              "P9": {
                "bit": 9,
                "description": "Output Status"
              },
              "P10": {
                "bit": 10,
                "description": "Output Status"
              },
              "P11": {
                "bit": 11,
                "description": "Output Status"
              },
              "P12": {
                "bit": 12,
                "description": "Output Status"
              },
              "P13": {
                "bit": 13,
                "description": "Output Status"
              },
              "P14": {
                "bit": 14,
                "description": "Output Status"
              },
              "P15": {
                "bit": 15,
                "description": "Output Status"
              },
              "P16": {
                "bit": 16,
                "description": "Output Status"
              },
              "P17": {
                "bit": 17,
                "description": "Output Status"
              },
              "P18": {
                "bit": 18,
                "description": "Output Status"
              },
              "P19": {
                "bit": 19,
                "description": "Output Status"
              },
              "P20": {
                "bit": 20,
                "description": "Output Status"
              },
              "P21": {
                "bit": 21,
                "description": "Output Status"
              },
              "P22": {
                "bit": 22,
                "description": "Output Status"
              },
              "P23": {
                "bit": 23,
                "description": "Output Status"
              },
              "P24": {
                "bit": 24,
                "description": "Output Status"
              },
              "P25": {
                "bit": 25,
                "description": "Output Status"
              },
              "P26": {
                "bit": 26,
                "description": "Output Status"
              },
              "P27": {
                "bit": 27,
                "description": "Output Status"
              },
              "P28": {
                "bit": 28,
                "description": "Output Status"
              },
              "P29": {
                "bit": 29,
                "description": "Output Status"
              },
              "P30": {
                "bit": 30,
                "description": "Output Status"
              },
              "P31": {
                "bit": 31,
                "description": "Output Status"
              }
            },
            "IFER": {
              "P0": {
                "bit": 0,
                "description": "Input Filter Enable"
              },
              "P1": {
                "bit": 1,
                "description": "Input Filter Enable"
              },
              "P2": {
                "bit": 2,
                "description": "Input Filter Enable"
              },
              "P3": {
                "bit": 3,
                "description": "Input Filter Enable"
              },
              "P4": {
                "bit": 4,
                "description": "Input Filter Enable"
              },
              "P5": {
                "bit": 5,
                "description": "Input Filter Enable"
              },
              "P6": {
                "bit": 6,
                "description": "Input Filter Enable"
              },
              "P7": {
                "bit": 7,
                "description": "Input Filter Enable"
              },
              "P8": {
                "bit": 8,
                "description": "Input Filter Enable"
              },
              "P9": {
                "bit": 9,
                "description": "Input Filter Enable"
              },
              "P10": {
                "bit": 10,
                "description": "Input Filter Enable"
              },
              "P11": {
                "bit": 11,
                "description": "Input Filter Enable"
              },
              "P12": {
                "bit": 12,
                "description": "Input Filter Enable"
              },
              "P13": {
                "bit": 13,
                "description": "Input Filter Enable"
              },
              "P14": {
                "bit": 14,
                "description": "Input Filter Enable"
              },
              "P15": {
                "bit": 15,
                "description": "Input Filter Enable"
              },
              "P16": {
                "bit": 16,
                "description": "Input Filter Enable"
              },
              "P17": {
                "bit": 17,
                "description": "Input Filter Enable"
              },
              "P18": {
                "bit": 18,
                "description": "Input Filter Enable"
              },
              "P19": {
                "bit": 19,
                "description": "Input Filter Enable"
              },
              "P20": {
                "bit": 20,
                "description": "Input Filter Enable"
              },
              "P21": {
                "bit": 21,
                "description": "Input Filter Enable"
              },
              "P22": {
                "bit": 22,
                "description": "Input Filter Enable"
              },
              "P23": {
                "bit": 23,
                "description": "Input Filter Enable"
              },
              "P24": {
                "bit": 24,
                "description": "Input Filter Enable"
              },
              "P25": {
                "bit": 25,
                "description": "Input Filter Enable"
              },
              "P26": {
                "bit": 26,
                "description": "Input Filter Enable"
              },
              "P27": {
                "bit": 27,
                "description": "Input Filter Enable"
              },
              "P28": {
                "bit": 28,
                "description": "Input Filter Enable"
              },
              "P29": {
                "bit": 29,
                "description": "Input Filter Enable"
              },
              "P30": {
                "bit": 30,
                "description": "Input Filter Enable"
              },
              "P31": {
                "bit": 31,
                "description": "Input Filter Enable"
              }
            },
            "IFDR": {
              "P0": {
                "bit": 0,
                "description": "Input Filter Disable"
              },
              "P1": {
                "bit": 1,
                "description": "Input Filter Disable"
              },
              "P2": {
                "bit": 2,
                "description": "Input Filter Disable"
              },
              "P3": {
                "bit": 3,
                "description": "Input Filter Disable"
              },
              "P4": {
                "bit": 4,
                "description": "Input Filter Disable"
              },
              "P5": {
                "bit": 5,
                "description": "Input Filter Disable"
              },
              "P6": {
                "bit": 6,
                "description": "Input Filter Disable"
              },
              "P7": {
                "bit": 7,
                "description": "Input Filter Disable"
              },
              "P8": {
                "bit": 8,
                "description": "Input Filter Disable"
              },
              "P9": {
                "bit": 9,
                "description": "Input Filter Disable"
              },
              "P10": {
                "bit": 10,
                "description": "Input Filter Disable"
              },
              "P11": {
                "bit": 11,
                "description": "Input Filter Disable"
              },
              "P12": {
                "bit": 12,
                "description": "Input Filter Disable"
              },
              "P13": {
                "bit": 13,
                "description": "Input Filter Disable"
              },
              "P14": {
                "bit": 14,
                "description": "Input Filter Disable"
              },
              "P15": {
                "bit": 15,
                "description": "Input Filter Disable"
              },
              "P16": {
                "bit": 16,
                "description": "Input Filter Disable"
              },
              "P17": {
                "bit": 17,
                "description": "Input Filter Disable"
              },
              "P18": {
                "bit": 18,
                "description": "Input Filter Disable"
              },
              "P19": {
                "bit": 19,
                "description": "Input Filter Disable"
              },
              "P20": {
                "bit": 20,
                "description": "Input Filter Disable"
              },
              "P21": {
                "bit": 21,
                "description": "Input Filter Disable"
              },
              "P22": {
                "bit": 22,
                "description": "Input Filter Disable"
              },
              "P23": {
                "bit": 23,
                "description": "Input Filter Disable"
              },
              "P24": {
                "bit": 24,
                "description": "Input Filter Disable"
              },
              "P25": {
                "bit": 25,
                "description": "Input Filter Disable"
              },
              "P26": {
                "bit": 26,
                "description": "Input Filter Disable"
              },
              "P27": {
                "bit": 27,
                "description": "Input Filter Disable"
              },
              "P28": {
                "bit": 28,
                "description": "Input Filter Disable"
              },
              "P29": {
                "bit": 29,
                "description": "Input Filter Disable"
              },
              "P30": {
                "bit": 30,
                "description": "Input Filter Disable"
              },
              "P31": {
                "bit": 31,
                "description": "Input Filter Disable"
              }
            },
            "IFSR": {
              "P0": {
                "bit": 0,
                "description": "Input Filer Status"
              },
              "P1": {
                "bit": 1,
                "description": "Input Filer Status"
              },
              "P2": {
                "bit": 2,
                "description": "Input Filer Status"
              },
              "P3": {
                "bit": 3,
                "description": "Input Filer Status"
              },
              "P4": {
                "bit": 4,
                "description": "Input Filer Status"
              },
              "P5": {
                "bit": 5,
                "description": "Input Filer Status"
              },
              "P6": {
                "bit": 6,
                "description": "Input Filer Status"
              },
              "P7": {
                "bit": 7,
                "description": "Input Filer Status"
              },
              "P8": {
                "bit": 8,
                "description": "Input Filer Status"
              },
              "P9": {
                "bit": 9,
                "description": "Input Filer Status"
              },
              "P10": {
                "bit": 10,
                "description": "Input Filer Status"
              },
              "P11": {
                "bit": 11,
                "description": "Input Filer Status"
              },
              "P12": {
                "bit": 12,
                "description": "Input Filer Status"
              },
              "P13": {
                "bit": 13,
                "description": "Input Filer Status"
              },
              "P14": {
                "bit": 14,
                "description": "Input Filer Status"
              },
              "P15": {
                "bit": 15,
                "description": "Input Filer Status"
              },
              "P16": {
                "bit": 16,
                "description": "Input Filer Status"
              },
              "P17": {
                "bit": 17,
                "description": "Input Filer Status"
              },
              "P18": {
                "bit": 18,
                "description": "Input Filer Status"
              },
              "P19": {
                "bit": 19,
                "description": "Input Filer Status"
              },
              "P20": {
                "bit": 20,
                "description": "Input Filer Status"
              },
              "P21": {
                "bit": 21,
                "description": "Input Filer Status"
              },
              "P22": {
                "bit": 22,
                "description": "Input Filer Status"
              },
              "P23": {
                "bit": 23,
                "description": "Input Filer Status"
              },
              "P24": {
                "bit": 24,
                "description": "Input Filer Status"
              },
              "P25": {
                "bit": 25,
                "description": "Input Filer Status"
              },
              "P26": {
                "bit": 26,
                "description": "Input Filer Status"
              },
              "P27": {
                "bit": 27,
                "description": "Input Filer Status"
              },
              "P28": {
                "bit": 28,
                "description": "Input Filer Status"
              },
              "P29": {
                "bit": 29,
                "description": "Input Filer Status"
              },
              "P30": {
                "bit": 30,
                "description": "Input Filer Status"
              },
              "P31": {
                "bit": 31,
                "description": "Input Filer Status"
              }
            },
            "SODR": {
              "P0": {
                "bit": 0,
                "description": "Set Output Data"
              },
              "P1": {
                "bit": 1,
                "description": "Set Output Data"
              },
              "P2": {
                "bit": 2,
                "description": "Set Output Data"
              },
              "P3": {
                "bit": 3,
                "description": "Set Output Data"
              },
              "P4": {
                "bit": 4,
                "description": "Set Output Data"
              },
              "P5": {
                "bit": 5,
                "description": "Set Output Data"
              },
              "P6": {
                "bit": 6,
                "description": "Set Output Data"
              },
              "P7": {
                "bit": 7,
                "description": "Set Output Data"
              },
              "P8": {
                "bit": 8,
                "description": "Set Output Data"
              },
              "P9": {
                "bit": 9,
                "description": "Set Output Data"
              },
              "P10": {
                "bit": 10,
                "description": "Set Output Data"
              },
              "P11": {
                "bit": 11,
                "description": "Set Output Data"
              },
              "P12": {
                "bit": 12,
                "description": "Set Output Data"
              },
              "P13": {
                "bit": 13,
                "description": "Set Output Data"
              },
              "P14": {
                "bit": 14,
                "description": "Set Output Data"
              },
              "P15": {
                "bit": 15,
                "description": "Set Output Data"
              },
              "P16": {
                "bit": 16,
                "description": "Set Output Data"
              },
              "P17": {
                "bit": 17,
                "description": "Set Output Data"
              },
              "P18": {
                "bit": 18,
                "description": "Set Output Data"
              },
              "P19": {
                "bit": 19,
                "description": "Set Output Data"
              },
              "P20": {
                "bit": 20,
                "description": "Set Output Data"
              },
              "P21": {
                "bit": 21,
                "description": "Set Output Data"
              },
              "P22": {
                "bit": 22,
                "description": "Set Output Data"
              },
              "P23": {
                "bit": 23,
                "description": "Set Output Data"
              },
              "P24": {
                "bit": 24,
                "description": "Set Output Data"
              },
              "P25": {
                "bit": 25,
                "description": "Set Output Data"
              },
              "P26": {
                "bit": 26,
                "description": "Set Output Data"
              },
              "P27": {
                "bit": 27,
                "description": "Set Output Data"
              },
              "P28": {
                "bit": 28,
                "description": "Set Output Data"
              },
              "P29": {
                "bit": 29,
                "description": "Set Output Data"
              },
              "P30": {
                "bit": 30,
                "description": "Set Output Data"
              },
              "P31": {
                "bit": 31,
                "description": "Set Output Data"
              }
            },
            "CODR": {
              "P0": {
                "bit": 0,
                "description": "Clear Output Data"
              },
              "P1": {
                "bit": 1,
                "description": "Clear Output Data"
              },
              "P2": {
                "bit": 2,
                "description": "Clear Output Data"
              },
              "P3": {
                "bit": 3,
                "description": "Clear Output Data"
              },
              "P4": {
                "bit": 4,
                "description": "Clear Output Data"
              },
              "P5": {
                "bit": 5,
                "description": "Clear Output Data"
              },
              "P6": {
                "bit": 6,
                "description": "Clear Output Data"
              },
              "P7": {
                "bit": 7,
                "description": "Clear Output Data"
              },
              "P8": {
                "bit": 8,
                "description": "Clear Output Data"
              },
              "P9": {
                "bit": 9,
                "description": "Clear Output Data"
              },
              "P10": {
                "bit": 10,
                "description": "Clear Output Data"
              },
              "P11": {
                "bit": 11,
                "description": "Clear Output Data"
              },
              "P12": {
                "bit": 12,
                "description": "Clear Output Data"
              },
              "P13": {
                "bit": 13,
                "description": "Clear Output Data"
              },
              "P14": {
                "bit": 14,
                "description": "Clear Output Data"
              },
              "P15": {
                "bit": 15,
                "description": "Clear Output Data"
              },
              "P16": {
                "bit": 16,
                "description": "Clear Output Data"
              },
              "P17": {
                "bit": 17,
                "description": "Clear Output Data"
              },
              "P18": {
                "bit": 18,
                "description": "Clear Output Data"
              },
              "P19": {
                "bit": 19,
                "description": "Clear Output Data"
              },
              "P20": {
                "bit": 20,
                "description": "Clear Output Data"
              },
              "P21": {
                "bit": 21,
                "description": "Clear Output Data"
              },
              "P22": {
                "bit": 22,
                "description": "Clear Output Data"
              },
              "P23": {
                "bit": 23,
                "description": "Clear Output Data"
              },
              "P24": {
                "bit": 24,
                "description": "Clear Output Data"
              },
              "P25": {
                "bit": 25,
                "description": "Clear Output Data"
              },
              "P26": {
                "bit": 26,
                "description": "Clear Output Data"
              },
              "P27": {
                "bit": 27,
                "description": "Clear Output Data"
              },
              "P28": {
                "bit": 28,
                "description": "Clear Output Data"
              },
              "P29": {
                "bit": 29,
                "description": "Clear Output Data"
              },
              "P30": {
                "bit": 30,
                "description": "Clear Output Data"
              },
              "P31": {
                "bit": 31,
                "description": "Clear Output Data"
              }
            },
            "ODSR": {
              "P0": {
                "bit": 0,
                "description": "Output Data Status"
              },
              "P1": {
                "bit": 1,
                "description": "Output Data Status"
              },
              "P2": {
                "bit": 2,
                "description": "Output Data Status"
              },
              "P3": {
                "bit": 3,
                "description": "Output Data Status"
              },
              "P4": {
                "bit": 4,
                "description": "Output Data Status"
              },
              "P5": {
                "bit": 5,
                "description": "Output Data Status"
              },
              "P6": {
                "bit": 6,
                "description": "Output Data Status"
              },
              "P7": {
                "bit": 7,
                "description": "Output Data Status"
              },
              "P8": {
                "bit": 8,
                "description": "Output Data Status"
              },
              "P9": {
                "bit": 9,
                "description": "Output Data Status"
              },
              "P10": {
                "bit": 10,
                "description": "Output Data Status"
              },
              "P11": {
                "bit": 11,
                "description": "Output Data Status"
              },
              "P12": {
                "bit": 12,
                "description": "Output Data Status"
              },
              "P13": {
                "bit": 13,
                "description": "Output Data Status"
              },
              "P14": {
                "bit": 14,
                "description": "Output Data Status"
              },
              "P15": {
                "bit": 15,
                "description": "Output Data Status"
              },
              "P16": {
                "bit": 16,
                "description": "Output Data Status"
              },
              "P17": {
                "bit": 17,
                "description": "Output Data Status"
              },
              "P18": {
                "bit": 18,
                "description": "Output Data Status"
              },
              "P19": {
                "bit": 19,
                "description": "Output Data Status"
              },
              "P20": {
                "bit": 20,
                "description": "Output Data Status"
              },
              "P21": {
                "bit": 21,
                "description": "Output Data Status"
              },
              "P22": {
                "bit": 22,
                "description": "Output Data Status"
              },
              "P23": {
                "bit": 23,
                "description": "Output Data Status"
              },
              "P24": {
                "bit": 24,
                "description": "Output Data Status"
              },
              "P25": {
                "bit": 25,
                "description": "Output Data Status"
              },
              "P26": {
                "bit": 26,
                "description": "Output Data Status"
              },
              "P27": {
                "bit": 27,
                "description": "Output Data Status"
              },
              "P28": {
                "bit": 28,
                "description": "Output Data Status"
              },
              "P29": {
                "bit": 29,
                "description": "Output Data Status"
              },
              "P30": {
                "bit": 30,
                "description": "Output Data Status"
              },
              "P31": {
                "bit": 31,
                "description": "Output Data Status"
              }
            },
            "PDSR": {
              "P0": {
                "bit": 0,
                "description": "Output Data Status"
              },
              "P1": {
                "bit": 1,
                "description": "Output Data Status"
              },
              "P2": {
                "bit": 2,
                "description": "Output Data Status"
              },
              "P3": {
                "bit": 3,
                "description": "Output Data Status"
              },
              "P4": {
                "bit": 4,
                "description": "Output Data Status"
              },
              "P5": {
                "bit": 5,
                "description": "Output Data Status"
              },
              "P6": {
                "bit": 6,
                "description": "Output Data Status"
              },
              "P7": {
                "bit": 7,
                "description": "Output Data Status"
              },
              "P8": {
                "bit": 8,
                "description": "Output Data Status"
              },
              "P9": {
                "bit": 9,
                "description": "Output Data Status"
              },
              "P10": {
                "bit": 10,
                "description": "Output Data Status"
              },
              "P11": {
                "bit": 11,
                "description": "Output Data Status"
              },
              "P12": {
                "bit": 12,
                "description": "Output Data Status"
              },
              "P13": {
                "bit": 13,
                "description": "Output Data Status"
              },
              "P14": {
                "bit": 14,
                "description": "Output Data Status"
              },
              "P15": {
                "bit": 15,
                "description": "Output Data Status"
              },
              "P16": {
                "bit": 16,
                "description": "Output Data Status"
              },
              "P17": {
                "bit": 17,
                "description": "Output Data Status"
              },
              "P18": {
                "bit": 18,
                "description": "Output Data Status"
              },
              "P19": {
                "bit": 19,
                "description": "Output Data Status"
              },
              "P20": {
                "bit": 20,
                "description": "Output Data Status"
              },
              "P21": {
                "bit": 21,
                "description": "Output Data Status"
              },
              "P22": {
                "bit": 22,
                "description": "Output Data Status"
              },
              "P23": {
                "bit": 23,
                "description": "Output Data Status"
              },
              "P24": {
                "bit": 24,
                "description": "Output Data Status"
              },
              "P25": {
                "bit": 25,
                "description": "Output Data Status"
              },
              "P26": {
                "bit": 26,
                "description": "Output Data Status"
              },
              "P27": {
                "bit": 27,
                "description": "Output Data Status"
              },
              "P28": {
                "bit": 28,
                "description": "Output Data Status"
              },
              "P29": {
                "bit": 29,
                "description": "Output Data Status"
              },
              "P30": {
                "bit": 30,
                "description": "Output Data Status"
              },
              "P31": {
                "bit": 31,
                "description": "Output Data Status"
              }
            },
            "IER": {
              "P0": {
                "bit": 0,
                "description": "Input Change Interrupt Enable"
              },
              "P1": {
                "bit": 1,
                "description": "Input Change Interrupt Enable"
              },
              "P2": {
                "bit": 2,
                "description": "Input Change Interrupt Enable"
              },
              "P3": {
                "bit": 3,
                "description": "Input Change Interrupt Enable"
              },
              "P4": {
                "bit": 4,
                "description": "Input Change Interrupt Enable"
              },
              "P5": {
                "bit": 5,
                "description": "Input Change Interrupt Enable"
              },
              "P6": {
                "bit": 6,
                "description": "Input Change Interrupt Enable"
              },
              "P7": {
                "bit": 7,
                "description": "Input Change Interrupt Enable"
              },
              "P8": {
                "bit": 8,
                "description": "Input Change Interrupt Enable"
              },
              "P9": {
                "bit": 9,
                "description": "Input Change Interrupt Enable"
              },
              "P10": {
                "bit": 10,
                "description": "Input Change Interrupt Enable"
              },
              "P11": {
                "bit": 11,
                "description": "Input Change Interrupt Enable"
              },
              "P12": {
                "bit": 12,
                "description": "Input Change Interrupt Enable"
              },
              "P13": {
                "bit": 13,
                "description": "Input Change Interrupt Enable"
              },
              "P14": {
                "bit": 14,
                "description": "Input Change Interrupt Enable"
              },
              "P15": {
                "bit": 15,
                "description": "Input Change Interrupt Enable"
              },
              "P16": {
                "bit": 16,
                "description": "Input Change Interrupt Enable"
              },
              "P17": {
                "bit": 17,
                "description": "Input Change Interrupt Enable"
              },
              "P18": {
                "bit": 18,
                "description": "Input Change Interrupt Enable"
              },
              "P19": {
                "bit": 19,
                "description": "Input Change Interrupt Enable"
              },
              "P20": {
                "bit": 20,
                "description": "Input Change Interrupt Enable"
              },
              "P21": {
                "bit": 21,
                "description": "Input Change Interrupt Enable"
              },
              "P22": {
                "bit": 22,
                "description": "Input Change Interrupt Enable"
              },
              "P23": {
                "bit": 23,
                "description": "Input Change Interrupt Enable"
              },
              "P24": {
                "bit": 24,
                "description": "Input Change Interrupt Enable"
              },
              "P25": {
                "bit": 25,
                "description": "Input Change Interrupt Enable"
              },
              "P26": {
                "bit": 26,
                "description": "Input Change Interrupt Enable"
              },
              "P27": {
                "bit": 27,
                "description": "Input Change Interrupt Enable"
              },
              "P28": {
                "bit": 28,
                "description": "Input Change Interrupt Enable"
              },
              "P29": {
                "bit": 29,
                "description": "Input Change Interrupt Enable"
              },
              "P30": {
                "bit": 30,
                "description": "Input Change Interrupt Enable"
              },
              "P31": {
                "bit": 31,
                "description": "Input Change Interrupt Enable"
              }
            },
            "IDR": {
              "P0": {
                "bit": 0,
                "description": "Input Change Interrupt Disable"
              },
              "P1": {
                "bit": 1,
                "description": "Input Change Interrupt Disable"
              },
              "P2": {
                "bit": 2,
                "description": "Input Change Interrupt Disable"
              },
              "P3": {
                "bit": 3,
                "description": "Input Change Interrupt Disable"
              },
              "P4": {
                "bit": 4,
                "description": "Input Change Interrupt Disable"
              },
              "P5": {
                "bit": 5,
                "description": "Input Change Interrupt Disable"
              },
              "P6": {
                "bit": 6,
                "description": "Input Change Interrupt Disable"
              },
              "P7": {
                "bit": 7,
                "description": "Input Change Interrupt Disable"
              },
              "P8": {
                "bit": 8,
                "description": "Input Change Interrupt Disable"
              },
              "P9": {
                "bit": 9,
                "description": "Input Change Interrupt Disable"
              },
              "P10": {
                "bit": 10,
                "description": "Input Change Interrupt Disable"
              },
              "P11": {
                "bit": 11,
                "description": "Input Change Interrupt Disable"
              },
              "P12": {
                "bit": 12,
                "description": "Input Change Interrupt Disable"
              },
              "P13": {
                "bit": 13,
                "description": "Input Change Interrupt Disable"
              },
              "P14": {
                "bit": 14,
                "description": "Input Change Interrupt Disable"
              },
              "P15": {
                "bit": 15,
                "description": "Input Change Interrupt Disable"
              },
              "P16": {
                "bit": 16,
                "description": "Input Change Interrupt Disable"
              },
              "P17": {
                "bit": 17,
                "description": "Input Change Interrupt Disable"
              },
              "P18": {
                "bit": 18,
                "description": "Input Change Interrupt Disable"
              },
              "P19": {
                "bit": 19,
                "description": "Input Change Interrupt Disable"
              },
              "P20": {
                "bit": 20,
                "description": "Input Change Interrupt Disable"
              },
              "P21": {
                "bit": 21,
                "description": "Input Change Interrupt Disable"
              },
              "P22": {
                "bit": 22,
                "description": "Input Change Interrupt Disable"
              },
              "P23": {
                "bit": 23,
                "description": "Input Change Interrupt Disable"
              },
              "P24": {
                "bit": 24,
                "description": "Input Change Interrupt Disable"
              },
              "P25": {
                "bit": 25,
                "description": "Input Change Interrupt Disable"
              },
              "P26": {
                "bit": 26,
                "description": "Input Change Interrupt Disable"
              },
              "P27": {
                "bit": 27,
                "description": "Input Change Interrupt Disable"
              },
              "P28": {
                "bit": 28,
                "description": "Input Change Interrupt Disable"
              },
              "P29": {
                "bit": 29,
                "description": "Input Change Interrupt Disable"
              },
              "P30": {
                "bit": 30,
                "description": "Input Change Interrupt Disable"
              },
              "P31": {
                "bit": 31,
                "description": "Input Change Interrupt Disable"
              }
            },
            "IMR": {
              "P0": {
                "bit": 0,
                "description": "Input Change Interrupt Mask"
              },
              "P1": {
                "bit": 1,
                "description": "Input Change Interrupt Mask"
              },
              "P2": {
                "bit": 2,
                "description": "Input Change Interrupt Mask"
              },
              "P3": {
                "bit": 3,
                "description": "Input Change Interrupt Mask"
              },
              "P4": {
                "bit": 4,
                "description": "Input Change Interrupt Mask"
              },
              "P5": {
                "bit": 5,
                "description": "Input Change Interrupt Mask"
              },
              "P6": {
                "bit": 6,
                "description": "Input Change Interrupt Mask"
              },
              "P7": {
                "bit": 7,
                "description": "Input Change Interrupt Mask"
              },
              "P8": {
                "bit": 8,
                "description": "Input Change Interrupt Mask"
              },
              "P9": {
                "bit": 9,
                "description": "Input Change Interrupt Mask"
              },
              "P10": {
                "bit": 10,
                "description": "Input Change Interrupt Mask"
              },
              "P11": {
                "bit": 11,
                "description": "Input Change Interrupt Mask"
              },
              "P12": {
                "bit": 12,
                "description": "Input Change Interrupt Mask"
              },
              "P13": {
                "bit": 13,
                "description": "Input Change Interrupt Mask"
              },
              "P14": {
                "bit": 14,
                "description": "Input Change Interrupt Mask"
              },
              "P15": {
                "bit": 15,
                "description": "Input Change Interrupt Mask"
              },
              "P16": {
                "bit": 16,
                "description": "Input Change Interrupt Mask"
              },
              "P17": {
                "bit": 17,
                "description": "Input Change Interrupt Mask"
              },
              "P18": {
                "bit": 18,
                "description": "Input Change Interrupt Mask"
              },
              "P19": {
                "bit": 19,
                "description": "Input Change Interrupt Mask"
              },
              "P20": {
                "bit": 20,
                "description": "Input Change Interrupt Mask"
              },
              "P21": {
                "bit": 21,
                "description": "Input Change Interrupt Mask"
              },
              "P22": {
                "bit": 22,
                "description": "Input Change Interrupt Mask"
              },
              "P23": {
                "bit": 23,
                "description": "Input Change Interrupt Mask"
              },
              "P24": {
                "bit": 24,
                "description": "Input Change Interrupt Mask"
              },
              "P25": {
                "bit": 25,
                "description": "Input Change Interrupt Mask"
              },
              "P26": {
                "bit": 26,
                "description": "Input Change Interrupt Mask"
              },
              "P27": {
                "bit": 27,
                "description": "Input Change Interrupt Mask"
              },
              "P28": {
                "bit": 28,
                "description": "Input Change Interrupt Mask"
              },
              "P29": {
                "bit": 29,
                "description": "Input Change Interrupt Mask"
              },
              "P30": {
                "bit": 30,
                "description": "Input Change Interrupt Mask"
              },
              "P31": {
                "bit": 31,
                "description": "Input Change Interrupt Mask"
              }
            },
            "ISR": {
              "P0": {
                "bit": 0,
                "description": "Input Change Interrupt Status"
              },
              "P1": {
                "bit": 1,
                "description": "Input Change Interrupt Status"
              },
              "P2": {
                "bit": 2,
                "description": "Input Change Interrupt Status"
              },
              "P3": {
                "bit": 3,
                "description": "Input Change Interrupt Status"
              },
              "P4": {
                "bit": 4,
                "description": "Input Change Interrupt Status"
              },
              "P5": {
                "bit": 5,
                "description": "Input Change Interrupt Status"
              },
              "P6": {
                "bit": 6,
                "description": "Input Change Interrupt Status"
              },
              "P7": {
                "bit": 7,
                "description": "Input Change Interrupt Status"
              },
              "P8": {
                "bit": 8,
                "description": "Input Change Interrupt Status"
              },
              "P9": {
                "bit": 9,
                "description": "Input Change Interrupt Status"
              },
              "P10": {
                "bit": 10,
                "description": "Input Change Interrupt Status"
              },
              "P11": {
                "bit": 11,
                "description": "Input Change Interrupt Status"
              },
              "P12": {
                "bit": 12,
                "description": "Input Change Interrupt Status"
              },
              "P13": {
                "bit": 13,
                "description": "Input Change Interrupt Status"
              },
              "P14": {
                "bit": 14,
                "description": "Input Change Interrupt Status"
              },
              "P15": {
                "bit": 15,
                "description": "Input Change Interrupt Status"
              },
              "P16": {
                "bit": 16,
                "description": "Input Change Interrupt Status"
              },
              "P17": {
                "bit": 17,
                "description": "Input Change Interrupt Status"
              },
              "P18": {
                "bit": 18,
                "description": "Input Change Interrupt Status"
              },
              "P19": {
                "bit": 19,
                "description": "Input Change Interrupt Status"
              },
              "P20": {
                "bit": 20,
                "description": "Input Change Interrupt Status"
              },
              "P21": {
                "bit": 21,
                "description": "Input Change Interrupt Status"
              },
              "P22": {
                "bit": 22,
                "description": "Input Change Interrupt Status"
              },
              "P23": {
                "bit": 23,
                "description": "Input Change Interrupt Status"
              },
              "P24": {
                "bit": 24,
                "description": "Input Change Interrupt Status"
              },
              "P25": {
                "bit": 25,
                "description": "Input Change Interrupt Status"
              },
              "P26": {
                "bit": 26,
                "description": "Input Change Interrupt Status"
              },
              "P27": {
                "bit": 27,
                "description": "Input Change Interrupt Status"
              },
              "P28": {
                "bit": 28,
                "description": "Input Change Interrupt Status"
              },
              "P29": {
                "bit": 29,
                "description": "Input Change Interrupt Status"
              },
              "P30": {
                "bit": 30,
                "description": "Input Change Interrupt Status"
              },
              "P31": {
                "bit": 31,
                "description": "Input Change Interrupt Status"
              }
            },
            "MDER": {
              "P0": {
                "bit": 0,
                "description": "Multi Drive Enable."
              },
              "P1": {
                "bit": 1,
                "description": "Multi Drive Enable."
              },
              "P2": {
                "bit": 2,
                "description": "Multi Drive Enable."
              },
              "P3": {
                "bit": 3,
                "description": "Multi Drive Enable."
              },
              "P4": {
                "bit": 4,
                "description": "Multi Drive Enable."
              },
              "P5": {
                "bit": 5,
                "description": "Multi Drive Enable."
              },
              "P6": {
                "bit": 6,
                "description": "Multi Drive Enable."
              },
              "P7": {
                "bit": 7,
                "description": "Multi Drive Enable."
              },
              "P8": {
                "bit": 8,
                "description": "Multi Drive Enable."
              },
              "P9": {
                "bit": 9,
                "description": "Multi Drive Enable."
              },
              "P10": {
                "bit": 10,
                "description": "Multi Drive Enable."
              },
              "P11": {
                "bit": 11,
                "description": "Multi Drive Enable."
              },
              "P12": {
                "bit": 12,
                "description": "Multi Drive Enable."
              },
              "P13": {
                "bit": 13,
                "description": "Multi Drive Enable."
              },
              "P14": {
                "bit": 14,
                "description": "Multi Drive Enable."
              },
              "P15": {
                "bit": 15,
                "description": "Multi Drive Enable."
              },
              "P16": {
                "bit": 16,
                "description": "Multi Drive Enable."
              },
              "P17": {
                "bit": 17,
                "description": "Multi Drive Enable."
              },
              "P18": {
                "bit": 18,
                "description": "Multi Drive Enable."
              },
              "P19": {
                "bit": 19,
                "description": "Multi Drive Enable."
              },
              "P20": {
                "bit": 20,
                "description": "Multi Drive Enable."
              },
              "P21": {
                "bit": 21,
                "description": "Multi Drive Enable."
              },
              "P22": {
                "bit": 22,
                "description": "Multi Drive Enable."
              },
              "P23": {
                "bit": 23,
                "description": "Multi Drive Enable."
              },
              "P24": {
                "bit": 24,
                "description": "Multi Drive Enable."
              },
              "P25": {
                "bit": 25,
                "description": "Multi Drive Enable."
              },
              "P26": {
                "bit": 26,
                "description": "Multi Drive Enable."
              },
              "P27": {
                "bit": 27,
                "description": "Multi Drive Enable."
              },
              "P28": {
                "bit": 28,
                "description": "Multi Drive Enable."
              },
              "P29": {
                "bit": 29,
                "description": "Multi Drive Enable."
              },
              "P30": {
                "bit": 30,
                "description": "Multi Drive Enable."
              },
              "P31": {
                "bit": 31,
                "description": "Multi Drive Enable."
              }
            },
            "MDDR": {
              "P0": {
                "bit": 0,
                "description": "Multi Drive Disable."
              },
              "P1": {
                "bit": 1,
                "description": "Multi Drive Disable."
              },
              "P2": {
                "bit": 2,
                "description": "Multi Drive Disable."
              },
              "P3": {
                "bit": 3,
                "description": "Multi Drive Disable."
              },
              "P4": {
                "bit": 4,
                "description": "Multi Drive Disable."
              },
              "P5": {
                "bit": 5,
                "description": "Multi Drive Disable."
              },
              "P6": {
                "bit": 6,
                "description": "Multi Drive Disable."
              },
              "P7": {
                "bit": 7,
                "description": "Multi Drive Disable."
              },
              "P8": {
                "bit": 8,
                "description": "Multi Drive Disable."
              },
              "P9": {
                "bit": 9,
                "description": "Multi Drive Disable."
              },
              "P10": {
                "bit": 10,
                "description": "Multi Drive Disable."
              },
              "P11": {
                "bit": 11,
                "description": "Multi Drive Disable."
              },
              "P12": {
                "bit": 12,
                "description": "Multi Drive Disable."
              },
              "P13": {
                "bit": 13,
                "description": "Multi Drive Disable."
              },
              "P14": {
                "bit": 14,
                "description": "Multi Drive Disable."
              },
              "P15": {
                "bit": 15,
                "description": "Multi Drive Disable."
              },
              "P16": {
                "bit": 16,
                "description": "Multi Drive Disable."
              },
              "P17": {
                "bit": 17,
                "description": "Multi Drive Disable."
              },
              "P18": {
                "bit": 18,
                "description": "Multi Drive Disable."
              },
              "P19": {
                "bit": 19,
                "description": "Multi Drive Disable."
              },
              "P20": {
                "bit": 20,
                "description": "Multi Drive Disable."
              },
              "P21": {
                "bit": 21,
                "description": "Multi Drive Disable."
              },
              "P22": {
                "bit": 22,
                "description": "Multi Drive Disable."
              },
              "P23": {
                "bit": 23,
                "description": "Multi Drive Disable."
              },
              "P24": {
                "bit": 24,
                "description": "Multi Drive Disable."
              },
              "P25": {
                "bit": 25,
                "description": "Multi Drive Disable."
              },
              "P26": {
                "bit": 26,
                "description": "Multi Drive Disable."
              },
              "P27": {
                "bit": 27,
                "description": "Multi Drive Disable."
              },
              "P28": {
                "bit": 28,
                "description": "Multi Drive Disable."
              },
              "P29": {
                "bit": 29,
                "description": "Multi Drive Disable."
              },
              "P30": {
                "bit": 30,
                "description": "Multi Drive Disable."
              },
              "P31": {
                "bit": 31,
                "description": "Multi Drive Disable."
              }
            },
            "MDSR": {
              "P0": {
                "bit": 0,
                "description": "Multi Drive Status."
              },
              "P1": {
                "bit": 1,
                "description": "Multi Drive Status."
              },
              "P2": {
                "bit": 2,
                "description": "Multi Drive Status."
              },
              "P3": {
                "bit": 3,
                "description": "Multi Drive Status."
              },
              "P4": {
                "bit": 4,
                "description": "Multi Drive Status."
              },
              "P5": {
                "bit": 5,
                "description": "Multi Drive Status."
              },
              "P6": {
                "bit": 6,
                "description": "Multi Drive Status."
              },
              "P7": {
                "bit": 7,
                "description": "Multi Drive Status."
              },
              "P8": {
                "bit": 8,
                "description": "Multi Drive Status."
              },
              "P9": {
                "bit": 9,
                "description": "Multi Drive Status."
              },
              "P10": {
                "bit": 10,
                "description": "Multi Drive Status."
              },
              "P11": {
                "bit": 11,
                "description": "Multi Drive Status."
              },
              "P12": {
                "bit": 12,
                "description": "Multi Drive Status."
              },
              "P13": {
                "bit": 13,
                "description": "Multi Drive Status."
              },
              "P14": {
                "bit": 14,
                "description": "Multi Drive Status."
              },
              "P15": {
                "bit": 15,
                "description": "Multi Drive Status."
              },
              "P16": {
                "bit": 16,
                "description": "Multi Drive Status."
              },
              "P17": {
                "bit": 17,
                "description": "Multi Drive Status."
              },
              "P18": {
                "bit": 18,
                "description": "Multi Drive Status."
              },
              "P19": {
                "bit": 19,
                "description": "Multi Drive Status."
              },
              "P20": {
                "bit": 20,
                "description": "Multi Drive Status."
              },
              "P21": {
                "bit": 21,
                "description": "Multi Drive Status."
              },
              "P22": {
                "bit": 22,
                "description": "Multi Drive Status."
              },
              "P23": {
                "bit": 23,
                "description": "Multi Drive Status."
              },
              "P24": {
                "bit": 24,
                "description": "Multi Drive Status."
              },
              "P25": {
                "bit": 25,
                "description": "Multi Drive Status."
              },
              "P26": {
                "bit": 26,
                "description": "Multi Drive Status."
              },
              "P27": {
                "bit": 27,
                "description": "Multi Drive Status."
              },
              "P28": {
                "bit": 28,
                "description": "Multi Drive Status."
              },
              "P29": {
                "bit": 29,
                "description": "Multi Drive Status."
              },
              "P30": {
                "bit": 30,
                "description": "Multi Drive Status."
              },
              "P31": {
                "bit": 31,
                "description": "Multi Drive Status."
              }
            },
            "PUDR": {
              "P0": {
                "bit": 0,
                "description": "Pull Up Disable."
              },
              "P1": {
                "bit": 1,
                "description": "Pull Up Disable."
              },
              "P2": {
                "bit": 2,
                "description": "Pull Up Disable."
              },
              "P3": {
                "bit": 3,
                "description": "Pull Up Disable."
              },
              "P4": {
                "bit": 4,
                "description": "Pull Up Disable."
              },
              "P5": {
                "bit": 5,
                "description": "Pull Up Disable."
              },
              "P6": {
                "bit": 6,
                "description": "Pull Up Disable."
              },
              "P7": {
                "bit": 7,
                "description": "Pull Up Disable."
              },
              "P8": {
                "bit": 8,
                "description": "Pull Up Disable."
              },
              "P9": {
                "bit": 9,
                "description": "Pull Up Disable."
              },
              "P10": {
                "bit": 10,
                "description": "Pull Up Disable."
              },
              "P11": {
                "bit": 11,
                "description": "Pull Up Disable."
              },
              "P12": {
                "bit": 12,
                "description": "Pull Up Disable."
              },
              "P13": {
                "bit": 13,
                "description": "Pull Up Disable."
              },
              "P14": {
                "bit": 14,
                "description": "Pull Up Disable."
              },
              "P15": {
                "bit": 15,
                "description": "Pull Up Disable."
              },
              "P16": {
                "bit": 16,
                "description": "Pull Up Disable."
              },
              "P17": {
                "bit": 17,
                "description": "Pull Up Disable."
              },
              "P18": {
                "bit": 18,
                "description": "Pull Up Disable."
              },
              "P19": {
                "bit": 19,
                "description": "Pull Up Disable."
              },
              "P20": {
                "bit": 20,
                "description": "Pull Up Disable."
              },
              "P21": {
                "bit": 21,
                "description": "Pull Up Disable."
              },
              "P22": {
                "bit": 22,
                "description": "Pull Up Disable."
              },
              "P23": {
                "bit": 23,
                "description": "Pull Up Disable."
              },
              "P24": {
                "bit": 24,
                "description": "Pull Up Disable."
              },
              "P25": {
                "bit": 25,
                "description": "Pull Up Disable."
              },
              "P26": {
                "bit": 26,
                "description": "Pull Up Disable."
              },
              "P27": {
                "bit": 27,
                "description": "Pull Up Disable."
              },
              "P28": {
                "bit": 28,
                "description": "Pull Up Disable."
              },
              "P29": {
                "bit": 29,
                "description": "Pull Up Disable."
              },
              "P30": {
                "bit": 30,
                "description": "Pull Up Disable."
              },
              "P31": {
                "bit": 31,
                "description": "Pull Up Disable."
              }
            },
            "PUER": {
              "P0": {
                "bit": 0,
                "description": "Pull Up Enable."
              },
              "P1": {
                "bit": 1,
                "description": "Pull Up Enable."
              },
              "P2": {
                "bit": 2,
                "description": "Pull Up Enable."
              },
              "P3": {
                "bit": 3,
                "description": "Pull Up Enable."
              },
              "P4": {
                "bit": 4,
                "description": "Pull Up Enable."
              },
              "P5": {
                "bit": 5,
                "description": "Pull Up Enable."
              },
              "P6": {
                "bit": 6,
                "description": "Pull Up Enable."
              },
              "P7": {
                "bit": 7,
                "description": "Pull Up Enable."
              },
              "P8": {
                "bit": 8,
                "description": "Pull Up Enable."
              },
              "P9": {
                "bit": 9,
                "description": "Pull Up Enable."
              },
              "P10": {
                "bit": 10,
                "description": "Pull Up Enable."
              },
              "P11": {
                "bit": 11,
                "description": "Pull Up Enable."
              },
              "P12": {
                "bit": 12,
                "description": "Pull Up Enable."
              },
              "P13": {
                "bit": 13,
                "description": "Pull Up Enable."
              },
              "P14": {
                "bit": 14,
                "description": "Pull Up Enable."
              },
              "P15": {
                "bit": 15,
                "description": "Pull Up Enable."
              },
              "P16": {
                "bit": 16,
                "description": "Pull Up Enable."
              },
              "P17": {
                "bit": 17,
                "description": "Pull Up Enable."
              },
              "P18": {
                "bit": 18,
                "description": "Pull Up Enable."
              },
              "P19": {
                "bit": 19,
                "description": "Pull Up Enable."
              },
              "P20": {
                "bit": 20,
                "description": "Pull Up Enable."
              },
              "P21": {
                "bit": 21,
                "description": "Pull Up Enable."
              },
              "P22": {
                "bit": 22,
                "description": "Pull Up Enable."
              },
              "P23": {
                "bit": 23,
                "description": "Pull Up Enable."
              },
              "P24": {
                "bit": 24,
                "description": "Pull Up Enable."
              },
              "P25": {
                "bit": 25,
                "description": "Pull Up Enable."
              },
              "P26": {
                "bit": 26,
                "description": "Pull Up Enable."
              },
              "P27": {
                "bit": 27,
                "description": "Pull Up Enable."
              },
              "P28": {
                "bit": 28,
                "description": "Pull Up Enable."
              },
              "P29": {
                "bit": 29,
                "description": "Pull Up Enable."
              },
              "P30": {
                "bit": 30,
                "description": "Pull Up Enable."
              },
              "P31": {
                "bit": 31,
                "description": "Pull Up Enable."
              }
            },
            "PUSR": {
              "P0": {
                "bit": 0,
                "description": "Pull Up Status."
              },
              "P1": {
                "bit": 1,
                "description": "Pull Up Status."
              },
              "P2": {
                "bit": 2,
                "description": "Pull Up Status."
              },
              "P3": {
                "bit": 3,
                "description": "Pull Up Status."
              },
              "P4": {
                "bit": 4,
                "description": "Pull Up Status."
              },
              "P5": {
                "bit": 5,
                "description": "Pull Up Status."
              },
              "P6": {
                "bit": 6,
                "description": "Pull Up Status."
              },
              "P7": {
                "bit": 7,
                "description": "Pull Up Status."
              },
              "P8": {
                "bit": 8,
                "description": "Pull Up Status."
              },
              "P9": {
                "bit": 9,
                "description": "Pull Up Status."
              },
              "P10": {
                "bit": 10,
                "description": "Pull Up Status."
              },
              "P11": {
                "bit": 11,
                "description": "Pull Up Status."
              },
              "P12": {
                "bit": 12,
                "description": "Pull Up Status."
              },
              "P13": {
                "bit": 13,
                "description": "Pull Up Status."
              },
              "P14": {
                "bit": 14,
                "description": "Pull Up Status."
              },
              "P15": {
                "bit": 15,
                "description": "Pull Up Status."
              },
              "P16": {
                "bit": 16,
                "description": "Pull Up Status."
              },
              "P17": {
                "bit": 17,
                "description": "Pull Up Status."
              },
              "P18": {
                "bit": 18,
                "description": "Pull Up Status."
              },
              "P19": {
                "bit": 19,
                "description": "Pull Up Status."
              },
              "P20": {
                "bit": 20,
                "description": "Pull Up Status."
              },
              "P21": {
                "bit": 21,
                "description": "Pull Up Status."
              },
              "P22": {
                "bit": 22,
                "description": "Pull Up Status."
              },
              "P23": {
                "bit": 23,
                "description": "Pull Up Status."
              },
              "P24": {
                "bit": 24,
                "description": "Pull Up Status."
              },
              "P25": {
                "bit": 25,
                "description": "Pull Up Status."
              },
              "P26": {
                "bit": 26,
                "description": "Pull Up Status."
              },
              "P27": {
                "bit": 27,
                "description": "Pull Up Status."
              },
              "P28": {
                "bit": 28,
                "description": "Pull Up Status."
              },
              "P29": {
                "bit": 29,
                "description": "Pull Up Status."
              },
              "P30": {
                "bit": 30,
                "description": "Pull Up Status."
              },
              "P31": {
                "bit": 31,
                "description": "Pull Up Status."
              }
            },
            "ABCDSR[%s]": {
              "P0": {
                "bit": 0,
                "description": "Peripheral Select."
              },
              "P1": {
                "bit": 1,
                "description": "Peripheral Select."
              },
              "P2": {
                "bit": 2,
                "description": "Peripheral Select."
              },
              "P3": {
                "bit": 3,
                "description": "Peripheral Select."
              },
              "P4": {
                "bit": 4,
                "description": "Peripheral Select."
              },
              "P5": {
                "bit": 5,
                "description": "Peripheral Select."
              },
              "P6": {
                "bit": 6,
                "description": "Peripheral Select."
              },
              "P7": {
                "bit": 7,
                "description": "Peripheral Select."
              },
              "P8": {
                "bit": 8,
                "description": "Peripheral Select."
              },
              "P9": {
                "bit": 9,
                "description": "Peripheral Select."
              },
              "P10": {
                "bit": 10,
                "description": "Peripheral Select."
              },
              "P11": {
                "bit": 11,
                "description": "Peripheral Select."
              },
              "P12": {
                "bit": 12,
                "description": "Peripheral Select."
              },
              "P13": {
                "bit": 13,
                "description": "Peripheral Select."
              },
              "P14": {
                "bit": 14,
                "description": "Peripheral Select."
              },
              "P15": {
                "bit": 15,
                "description": "Peripheral Select."
              },
              "P16": {
                "bit": 16,
                "description": "Peripheral Select."
              },
              "P17": {
                "bit": 17,
                "description": "Peripheral Select."
              },
              "P18": {
                "bit": 18,
                "description": "Peripheral Select."
              },
              "P19": {
                "bit": 19,
                "description": "Peripheral Select."
              },
              "P20": {
                "bit": 20,
                "description": "Peripheral Select."
              },
              "P21": {
                "bit": 21,
                "description": "Peripheral Select."
              },
              "P22": {
                "bit": 22,
                "description": "Peripheral Select."
              },
              "P23": {
                "bit": 23,
                "description": "Peripheral Select."
              },
              "P24": {
                "bit": 24,
                "description": "Peripheral Select."
              },
              "P25": {
                "bit": 25,
                "description": "Peripheral Select."
              },
              "P26": {
                "bit": 26,
                "description": "Peripheral Select."
              },
              "P27": {
                "bit": 27,
                "description": "Peripheral Select."
              },
              "P28": {
                "bit": 28,
                "description": "Peripheral Select."
              },
              "P29": {
                "bit": 29,
                "description": "Peripheral Select."
              },
              "P30": {
                "bit": 30,
                "description": "Peripheral Select."
              },
              "P31": {
                "bit": 31,
                "description": "Peripheral Select."
              }
            },
            "IFSCDR": {
              "P0": {
                "bit": 0,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P1": {
                "bit": 1,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P2": {
                "bit": 2,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P3": {
                "bit": 3,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P4": {
                "bit": 4,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P5": {
                "bit": 5,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P6": {
                "bit": 6,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P7": {
                "bit": 7,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P8": {
                "bit": 8,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P9": {
                "bit": 9,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P10": {
                "bit": 10,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P11": {
                "bit": 11,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P12": {
                "bit": 12,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P13": {
                "bit": 13,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P14": {
                "bit": 14,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P15": {
                "bit": 15,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P16": {
                "bit": 16,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P17": {
                "bit": 17,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P18": {
                "bit": 18,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P19": {
                "bit": 19,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P20": {
                "bit": 20,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P21": {
                "bit": 21,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P22": {
                "bit": 22,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P23": {
                "bit": 23,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P24": {
                "bit": 24,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P25": {
                "bit": 25,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P26": {
                "bit": 26,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P27": {
                "bit": 27,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P28": {
                "bit": 28,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P29": {
                "bit": 29,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P30": {
                "bit": 30,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P31": {
                "bit": 31,
                "description": "PIO Clock Glitch Filtering Select."
              }
            },
            "IFSCER": {
              "P0": {
                "bit": 0,
                "description": "Debouncing Filtering Select."
              },
              "P1": {
                "bit": 1,
                "description": "Debouncing Filtering Select."
              },
              "P2": {
                "bit": 2,
                "description": "Debouncing Filtering Select."
              },
              "P3": {
                "bit": 3,
                "description": "Debouncing Filtering Select."
              },
              "P4": {
                "bit": 4,
                "description": "Debouncing Filtering Select."
              },
              "P5": {
                "bit": 5,
                "description": "Debouncing Filtering Select."
              },
              "P6": {
                "bit": 6,
                "description": "Debouncing Filtering Select."
              },
              "P7": {
                "bit": 7,
                "description": "Debouncing Filtering Select."
              },
              "P8": {
                "bit": 8,
                "description": "Debouncing Filtering Select."
              },
              "P9": {
                "bit": 9,
                "description": "Debouncing Filtering Select."
              },
              "P10": {
                "bit": 10,
                "description": "Debouncing Filtering Select."
              },
              "P11": {
                "bit": 11,
                "description": "Debouncing Filtering Select."
              },
              "P12": {
                "bit": 12,
                "description": "Debouncing Filtering Select."
              },
              "P13": {
                "bit": 13,
                "description": "Debouncing Filtering Select."
              },
              "P14": {
                "bit": 14,
                "description": "Debouncing Filtering Select."
              },
              "P15": {
                "bit": 15,
                "description": "Debouncing Filtering Select."
              },
              "P16": {
                "bit": 16,
                "description": "Debouncing Filtering Select."
              },
              "P17": {
                "bit": 17,
                "description": "Debouncing Filtering Select."
              },
              "P18": {
                "bit": 18,
                "description": "Debouncing Filtering Select."
              },
              "P19": {
                "bit": 19,
                "description": "Debouncing Filtering Select."
              },
              "P20": {
                "bit": 20,
                "description": "Debouncing Filtering Select."
              },
              "P21": {
                "bit": 21,
                "description": "Debouncing Filtering Select."
              },
              "P22": {
                "bit": 22,
                "description": "Debouncing Filtering Select."
              },
              "P23": {
                "bit": 23,
                "description": "Debouncing Filtering Select."
              },
              "P24": {
                "bit": 24,
                "description": "Debouncing Filtering Select."
              },
              "P25": {
                "bit": 25,
                "description": "Debouncing Filtering Select."
              },
              "P26": {
                "bit": 26,
                "description": "Debouncing Filtering Select."
              },
              "P27": {
                "bit": 27,
                "description": "Debouncing Filtering Select."
              },
              "P28": {
                "bit": 28,
                "description": "Debouncing Filtering Select."
              },
              "P29": {
                "bit": 29,
                "description": "Debouncing Filtering Select."
              },
              "P30": {
                "bit": 30,
                "description": "Debouncing Filtering Select."
              },
              "P31": {
                "bit": 31,
                "description": "Debouncing Filtering Select."
              }
            },
            "IFSCSR": {
              "P0": {
                "bit": 0,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P1": {
                "bit": 1,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P2": {
                "bit": 2,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P3": {
                "bit": 3,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P4": {
                "bit": 4,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P5": {
                "bit": 5,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P6": {
                "bit": 6,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P7": {
                "bit": 7,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P8": {
                "bit": 8,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P9": {
                "bit": 9,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P10": {
                "bit": 10,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P11": {
                "bit": 11,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P12": {
                "bit": 12,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P13": {
                "bit": 13,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P14": {
                "bit": 14,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P15": {
                "bit": 15,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P16": {
                "bit": 16,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P17": {
                "bit": 17,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P18": {
                "bit": 18,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P19": {
                "bit": 19,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P20": {
                "bit": 20,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P21": {
                "bit": 21,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P22": {
                "bit": 22,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P23": {
                "bit": 23,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P24": {
                "bit": 24,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P25": {
                "bit": 25,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P26": {
                "bit": 26,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P27": {
                "bit": 27,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P28": {
                "bit": 28,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P29": {
                "bit": 29,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P30": {
                "bit": 30,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P31": {
                "bit": 31,
                "description": "Glitch or Debouncing Filter Selection Status"
              }
            },
            "SCDR": {
              "DIV": {
                "bit": 0,
                "description": "DIV",
                "width": 14
              }
            },
            "PPDDR": {
              "P0": {
                "bit": 0,
                "description": "Pull Down Disable."
              },
              "P1": {
                "bit": 1,
                "description": "Pull Down Disable."
              },
              "P2": {
                "bit": 2,
                "description": "Pull Down Disable."
              },
              "P3": {
                "bit": 3,
                "description": "Pull Down Disable."
              },
              "P4": {
                "bit": 4,
                "description": "Pull Down Disable."
              },
              "P5": {
                "bit": 5,
                "description": "Pull Down Disable."
              },
              "P6": {
                "bit": 6,
                "description": "Pull Down Disable."
              },
              "P7": {
                "bit": 7,
                "description": "Pull Down Disable."
              },
              "P8": {
                "bit": 8,
                "description": "Pull Down Disable."
              },
              "P9": {
                "bit": 9,
                "description": "Pull Down Disable."
              },
              "P10": {
                "bit": 10,
                "description": "Pull Down Disable."
              },
              "P11": {
                "bit": 11,
                "description": "Pull Down Disable."
              },
              "P12": {
                "bit": 12,
                "description": "Pull Down Disable."
              },
              "P13": {
                "bit": 13,
                "description": "Pull Down Disable."
              },
              "P14": {
                "bit": 14,
                "description": "Pull Down Disable."
              },
              "P15": {
                "bit": 15,
                "description": "Pull Down Disable."
              },
              "P16": {
                "bit": 16,
                "description": "Pull Down Disable."
              },
              "P17": {
                "bit": 17,
                "description": "Pull Down Disable."
              },
              "P18": {
                "bit": 18,
                "description": "Pull Down Disable."
              },
              "P19": {
                "bit": 19,
                "description": "Pull Down Disable."
              },
              "P20": {
                "bit": 20,
                "description": "Pull Down Disable."
              },
              "P21": {
                "bit": 21,
                "description": "Pull Down Disable."
              },
              "P22": {
                "bit": 22,
                "description": "Pull Down Disable."
              },
              "P23": {
                "bit": 23,
                "description": "Pull Down Disable."
              },
              "P24": {
                "bit": 24,
                "description": "Pull Down Disable."
              },
              "P25": {
                "bit": 25,
                "description": "Pull Down Disable."
              },
              "P26": {
                "bit": 26,
                "description": "Pull Down Disable."
              },
              "P27": {
                "bit": 27,
                "description": "Pull Down Disable."
              },
              "P28": {
                "bit": 28,
                "description": "Pull Down Disable."
              },
              "P29": {
                "bit": 29,
                "description": "Pull Down Disable."
              },
              "P30": {
                "bit": 30,
                "description": "Pull Down Disable."
              },
              "P31": {
                "bit": 31,
                "description": "Pull Down Disable."
              }
            },
            "PPDER": {
              "P0": {
                "bit": 0,
                "description": "Pull Down Enable."
              },
              "P1": {
                "bit": 1,
                "description": "Pull Down Enable."
              },
              "P2": {
                "bit": 2,
                "description": "Pull Down Enable."
              },
              "P3": {
                "bit": 3,
                "description": "Pull Down Enable."
              },
              "P4": {
                "bit": 4,
                "description": "Pull Down Enable."
              },
              "P5": {
                "bit": 5,
                "description": "Pull Down Enable."
              },
              "P6": {
                "bit": 6,
                "description": "Pull Down Enable."
              },
              "P7": {
                "bit": 7,
                "description": "Pull Down Enable."
              },
              "P8": {
                "bit": 8,
                "description": "Pull Down Enable."
              },
              "P9": {
                "bit": 9,
                "description": "Pull Down Enable."
              },
              "P10": {
                "bit": 10,
                "description": "Pull Down Enable."
              },
              "P11": {
                "bit": 11,
                "description": "Pull Down Enable."
              },
              "P12": {
                "bit": 12,
                "description": "Pull Down Enable."
              },
              "P13": {
                "bit": 13,
                "description": "Pull Down Enable."
              },
              "P14": {
                "bit": 14,
                "description": "Pull Down Enable."
              },
              "P15": {
                "bit": 15,
                "description": "Pull Down Enable."
              },
              "P16": {
                "bit": 16,
                "description": "Pull Down Enable."
              },
              "P17": {
                "bit": 17,
                "description": "Pull Down Enable."
              },
              "P18": {
                "bit": 18,
                "description": "Pull Down Enable."
              },
              "P19": {
                "bit": 19,
                "description": "Pull Down Enable."
              },
              "P20": {
                "bit": 20,
                "description": "Pull Down Enable."
              },
              "P21": {
                "bit": 21,
                "description": "Pull Down Enable."
              },
              "P22": {
                "bit": 22,
                "description": "Pull Down Enable."
              },
              "P23": {
                "bit": 23,
                "description": "Pull Down Enable."
              },
              "P24": {
                "bit": 24,
                "description": "Pull Down Enable."
              },
              "P25": {
                "bit": 25,
                "description": "Pull Down Enable."
              },
              "P26": {
                "bit": 26,
                "description": "Pull Down Enable."
              },
              "P27": {
                "bit": 27,
                "description": "Pull Down Enable."
              },
              "P28": {
                "bit": 28,
                "description": "Pull Down Enable."
              },
              "P29": {
                "bit": 29,
                "description": "Pull Down Enable."
              },
              "P30": {
                "bit": 30,
                "description": "Pull Down Enable."
              },
              "P31": {
                "bit": 31,
                "description": "Pull Down Enable."
              }
            },
            "PPDSR": {
              "P0": {
                "bit": 0,
                "description": "Pull Down Status."
              },
              "P1": {
                "bit": 1,
                "description": "Pull Down Status."
              },
              "P2": {
                "bit": 2,
                "description": "Pull Down Status."
              },
              "P3": {
                "bit": 3,
                "description": "Pull Down Status."
              },
              "P4": {
                "bit": 4,
                "description": "Pull Down Status."
              },
              "P5": {
                "bit": 5,
                "description": "Pull Down Status."
              },
              "P6": {
                "bit": 6,
                "description": "Pull Down Status."
              },
              "P7": {
                "bit": 7,
                "description": "Pull Down Status."
              },
              "P8": {
                "bit": 8,
                "description": "Pull Down Status."
              },
              "P9": {
                "bit": 9,
                "description": "Pull Down Status."
              },
              "P10": {
                "bit": 10,
                "description": "Pull Down Status."
              },
              "P11": {
                "bit": 11,
                "description": "Pull Down Status."
              },
              "P12": {
                "bit": 12,
                "description": "Pull Down Status."
              },
              "P13": {
                "bit": 13,
                "description": "Pull Down Status."
              },
              "P14": {
                "bit": 14,
                "description": "Pull Down Status."
              },
              "P15": {
                "bit": 15,
                "description": "Pull Down Status."
              },
              "P16": {
                "bit": 16,
                "description": "Pull Down Status."
              },
              "P17": {
                "bit": 17,
                "description": "Pull Down Status."
              },
              "P18": {
                "bit": 18,
                "description": "Pull Down Status."
              },
              "P19": {
                "bit": 19,
                "description": "Pull Down Status."
              },
              "P20": {
                "bit": 20,
                "description": "Pull Down Status."
              },
              "P21": {
                "bit": 21,
                "description": "Pull Down Status."
              },
              "P22": {
                "bit": 22,
                "description": "Pull Down Status."
              },
              "P23": {
                "bit": 23,
                "description": "Pull Down Status."
              },
              "P24": {
                "bit": 24,
                "description": "Pull Down Status."
              },
              "P25": {
                "bit": 25,
                "description": "Pull Down Status."
              },
              "P26": {
                "bit": 26,
                "description": "Pull Down Status."
              },
              "P27": {
                "bit": 27,
                "description": "Pull Down Status."
              },
              "P28": {
                "bit": 28,
                "description": "Pull Down Status."
              },
              "P29": {
                "bit": 29,
                "description": "Pull Down Status."
              },
              "P30": {
                "bit": 30,
                "description": "Pull Down Status."
              },
              "P31": {
                "bit": 31,
                "description": "Pull Down Status."
              }
            },
            "OWER": {
              "P0": {
                "bit": 0,
                "description": "Output Write Enable."
              },
              "P1": {
                "bit": 1,
                "description": "Output Write Enable."
              },
              "P2": {
                "bit": 2,
                "description": "Output Write Enable."
              },
              "P3": {
                "bit": 3,
                "description": "Output Write Enable."
              },
              "P4": {
                "bit": 4,
                "description": "Output Write Enable."
              },
              "P5": {
                "bit": 5,
                "description": "Output Write Enable."
              },
              "P6": {
                "bit": 6,
                "description": "Output Write Enable."
              },
              "P7": {
                "bit": 7,
                "description": "Output Write Enable."
              },
              "P8": {
                "bit": 8,
                "description": "Output Write Enable."
              },
              "P9": {
                "bit": 9,
                "description": "Output Write Enable."
              },
              "P10": {
                "bit": 10,
                "description": "Output Write Enable."
              },
              "P11": {
                "bit": 11,
                "description": "Output Write Enable."
              },
              "P12": {
                "bit": 12,
                "description": "Output Write Enable."
              },
              "P13": {
                "bit": 13,
                "description": "Output Write Enable."
              },
              "P14": {
                "bit": 14,
                "description": "Output Write Enable."
              },
              "P15": {
                "bit": 15,
                "description": "Output Write Enable."
              },
              "P16": {
                "bit": 16,
                "description": "Output Write Enable."
              },
              "P17": {
                "bit": 17,
                "description": "Output Write Enable."
              },
              "P18": {
                "bit": 18,
                "description": "Output Write Enable."
              },
              "P19": {
                "bit": 19,
                "description": "Output Write Enable."
              },
              "P20": {
                "bit": 20,
                "description": "Output Write Enable."
              },
              "P21": {
                "bit": 21,
                "description": "Output Write Enable."
              },
              "P22": {
                "bit": 22,
                "description": "Output Write Enable."
              },
              "P23": {
                "bit": 23,
                "description": "Output Write Enable."
              },
              "P24": {
                "bit": 24,
                "description": "Output Write Enable."
              },
              "P25": {
                "bit": 25,
                "description": "Output Write Enable."
              },
              "P26": {
                "bit": 26,
                "description": "Output Write Enable."
              },
              "P27": {
                "bit": 27,
                "description": "Output Write Enable."
              },
              "P28": {
                "bit": 28,
                "description": "Output Write Enable."
              },
              "P29": {
                "bit": 29,
                "description": "Output Write Enable."
              },
              "P30": {
                "bit": 30,
                "description": "Output Write Enable."
              },
              "P31": {
                "bit": 31,
                "description": "Output Write Enable."
              }
            },
            "OWDR": {
              "P0": {
                "bit": 0,
                "description": "Output Write Disable."
              },
              "P1": {
                "bit": 1,
                "description": "Output Write Disable."
              },
              "P2": {
                "bit": 2,
                "description": "Output Write Disable."
              },
              "P3": {
                "bit": 3,
                "description": "Output Write Disable."
              },
              "P4": {
                "bit": 4,
                "description": "Output Write Disable."
              },
              "P5": {
                "bit": 5,
                "description": "Output Write Disable."
              },
              "P6": {
                "bit": 6,
                "description": "Output Write Disable."
              },
              "P7": {
                "bit": 7,
                "description": "Output Write Disable."
              },
              "P8": {
                "bit": 8,
                "description": "Output Write Disable."
              },
              "P9": {
                "bit": 9,
                "description": "Output Write Disable."
              },
              "P10": {
                "bit": 10,
                "description": "Output Write Disable."
              },
              "P11": {
                "bit": 11,
                "description": "Output Write Disable."
              },
              "P12": {
                "bit": 12,
                "description": "Output Write Disable."
              },
              "P13": {
                "bit": 13,
                "description": "Output Write Disable."
              },
              "P14": {
                "bit": 14,
                "description": "Output Write Disable."
              },
              "P15": {
                "bit": 15,
                "description": "Output Write Disable."
              },
              "P16": {
                "bit": 16,
                "description": "Output Write Disable."
              },
              "P17": {
                "bit": 17,
                "description": "Output Write Disable."
              },
              "P18": {
                "bit": 18,
                "description": "Output Write Disable."
              },
              "P19": {
                "bit": 19,
                "description": "Output Write Disable."
              },
              "P20": {
                "bit": 20,
                "description": "Output Write Disable."
              },
              "P21": {
                "bit": 21,
                "description": "Output Write Disable."
              },
              "P22": {
                "bit": 22,
                "description": "Output Write Disable."
              },
              "P23": {
                "bit": 23,
                "description": "Output Write Disable."
              },
              "P24": {
                "bit": 24,
                "description": "Output Write Disable."
              },
              "P25": {
                "bit": 25,
                "description": "Output Write Disable."
              },
              "P26": {
                "bit": 26,
                "description": "Output Write Disable."
              },
              "P27": {
                "bit": 27,
                "description": "Output Write Disable."
              },
              "P28": {
                "bit": 28,
                "description": "Output Write Disable."
              },
              "P29": {
                "bit": 29,
                "description": "Output Write Disable."
              },
              "P30": {
                "bit": 30,
                "description": "Output Write Disable."
              },
              "P31": {
                "bit": 31,
                "description": "Output Write Disable."
              }
            },
            "OWSR": {
              "P0": {
                "bit": 0,
                "description": "Output Write Status."
              },
              "P1": {
                "bit": 1,
                "description": "Output Write Status."
              },
              "P2": {
                "bit": 2,
                "description": "Output Write Status."
              },
              "P3": {
                "bit": 3,
                "description": "Output Write Status."
              },
              "P4": {
                "bit": 4,
                "description": "Output Write Status."
              },
              "P5": {
                "bit": 5,
                "description": "Output Write Status."
              },
              "P6": {
                "bit": 6,
                "description": "Output Write Status."
              },
              "P7": {
                "bit": 7,
                "description": "Output Write Status."
              },
              "P8": {
                "bit": 8,
                "description": "Output Write Status."
              },
              "P9": {
                "bit": 9,
                "description": "Output Write Status."
              },
              "P10": {
                "bit": 10,
                "description": "Output Write Status."
              },
              "P11": {
                "bit": 11,
                "description": "Output Write Status."
              },
              "P12": {
                "bit": 12,
                "description": "Output Write Status."
              },
              "P13": {
                "bit": 13,
                "description": "Output Write Status."
              },
              "P14": {
                "bit": 14,
                "description": "Output Write Status."
              },
              "P15": {
                "bit": 15,
                "description": "Output Write Status."
              },
              "P16": {
                "bit": 16,
                "description": "Output Write Status."
              },
              "P17": {
                "bit": 17,
                "description": "Output Write Status."
              },
              "P18": {
                "bit": 18,
                "description": "Output Write Status."
              },
              "P19": {
                "bit": 19,
                "description": "Output Write Status."
              },
              "P20": {
                "bit": 20,
                "description": "Output Write Status."
              },
              "P21": {
                "bit": 21,
                "description": "Output Write Status."
              },
              "P22": {
                "bit": 22,
                "description": "Output Write Status."
              },
              "P23": {
                "bit": 23,
                "description": "Output Write Status."
              },
              "P24": {
                "bit": 24,
                "description": "Output Write Status."
              },
              "P25": {
                "bit": 25,
                "description": "Output Write Status."
              },
              "P26": {
                "bit": 26,
                "description": "Output Write Status."
              },
              "P27": {
                "bit": 27,
                "description": "Output Write Status."
              },
              "P28": {
                "bit": 28,
                "description": "Output Write Status."
              },
              "P29": {
                "bit": 29,
                "description": "Output Write Status."
              },
              "P30": {
                "bit": 30,
                "description": "Output Write Status."
              },
              "P31": {
                "bit": 31,
                "description": "Output Write Status."
              }
            },
            "AIMER": {
              "P0": {
                "bit": 0,
                "description": "Additional Interrupt Modes Enable."
              },
              "P1": {
                "bit": 1,
                "description": "Additional Interrupt Modes Enable."
              },
              "P2": {
                "bit": 2,
                "description": "Additional Interrupt Modes Enable."
              },
              "P3": {
                "bit": 3,
                "description": "Additional Interrupt Modes Enable."
              },
              "P4": {
                "bit": 4,
                "description": "Additional Interrupt Modes Enable."
              },
              "P5": {
                "bit": 5,
                "description": "Additional Interrupt Modes Enable."
              },
              "P6": {
                "bit": 6,
                "description": "Additional Interrupt Modes Enable."
              },
              "P7": {
                "bit": 7,
                "description": "Additional Interrupt Modes Enable."
              },
              "P8": {
                "bit": 8,
                "description": "Additional Interrupt Modes Enable."
              },
              "P9": {
                "bit": 9,
                "description": "Additional Interrupt Modes Enable."
              },
              "P10": {
                "bit": 10,
                "description": "Additional Interrupt Modes Enable."
              },
              "P11": {
                "bit": 11,
                "description": "Additional Interrupt Modes Enable."
              },
              "P12": {
                "bit": 12,
                "description": "Additional Interrupt Modes Enable."
              },
              "P13": {
                "bit": 13,
                "description": "Additional Interrupt Modes Enable."
              },
              "P14": {
                "bit": 14,
                "description": "Additional Interrupt Modes Enable."
              },
              "P15": {
                "bit": 15,
                "description": "Additional Interrupt Modes Enable."
              },
              "P16": {
                "bit": 16,
                "description": "Additional Interrupt Modes Enable."
              },
              "P17": {
                "bit": 17,
                "description": "Additional Interrupt Modes Enable."
              },
              "P18": {
                "bit": 18,
                "description": "Additional Interrupt Modes Enable."
              },
              "P19": {
                "bit": 19,
                "description": "Additional Interrupt Modes Enable."
              },
              "P20": {
                "bit": 20,
                "description": "Additional Interrupt Modes Enable."
              },
              "P21": {
                "bit": 21,
                "description": "Additional Interrupt Modes Enable."
              },
              "P22": {
                "bit": 22,
                "description": "Additional Interrupt Modes Enable."
              },
              "P23": {
                "bit": 23,
                "description": "Additional Interrupt Modes Enable."
              },
              "P24": {
                "bit": 24,
                "description": "Additional Interrupt Modes Enable."
              },
              "P25": {
                "bit": 25,
                "description": "Additional Interrupt Modes Enable."
              },
              "P26": {
                "bit": 26,
                "description": "Additional Interrupt Modes Enable."
              },
              "P27": {
                "bit": 27,
                "description": "Additional Interrupt Modes Enable."
              },
              "P28": {
                "bit": 28,
                "description": "Additional Interrupt Modes Enable."
              },
              "P29": {
                "bit": 29,
                "description": "Additional Interrupt Modes Enable."
              },
              "P30": {
                "bit": 30,
                "description": "Additional Interrupt Modes Enable."
              },
              "P31": {
                "bit": 31,
                "description": "Additional Interrupt Modes Enable."
              }
            },
            "AIMDR": {
              "P0": {
                "bit": 0,
                "description": "Additional Interrupt Modes Disable."
              },
              "P1": {
                "bit": 1,
                "description": "Additional Interrupt Modes Disable."
              },
              "P2": {
                "bit": 2,
                "description": "Additional Interrupt Modes Disable."
              },
              "P3": {
                "bit": 3,
                "description": "Additional Interrupt Modes Disable."
              },
              "P4": {
                "bit": 4,
                "description": "Additional Interrupt Modes Disable."
              },
              "P5": {
                "bit": 5,
                "description": "Additional Interrupt Modes Disable."
              },
              "P6": {
                "bit": 6,
                "description": "Additional Interrupt Modes Disable."
              },
              "P7": {
                "bit": 7,
                "description": "Additional Interrupt Modes Disable."
              },
              "P8": {
                "bit": 8,
                "description": "Additional Interrupt Modes Disable."
              },
              "P9": {
                "bit": 9,
                "description": "Additional Interrupt Modes Disable."
              },
              "P10": {
                "bit": 10,
                "description": "Additional Interrupt Modes Disable."
              },
              "P11": {
                "bit": 11,
                "description": "Additional Interrupt Modes Disable."
              },
              "P12": {
                "bit": 12,
                "description": "Additional Interrupt Modes Disable."
              },
              "P13": {
                "bit": 13,
                "description": "Additional Interrupt Modes Disable."
              },
              "P14": {
                "bit": 14,
                "description": "Additional Interrupt Modes Disable."
              },
              "P15": {
                "bit": 15,
                "description": "Additional Interrupt Modes Disable."
              },
              "P16": {
                "bit": 16,
                "description": "Additional Interrupt Modes Disable."
              },
              "P17": {
                "bit": 17,
                "description": "Additional Interrupt Modes Disable."
              },
              "P18": {
                "bit": 18,
                "description": "Additional Interrupt Modes Disable."
              },
              "P19": {
                "bit": 19,
                "description": "Additional Interrupt Modes Disable."
              },
              "P20": {
                "bit": 20,
                "description": "Additional Interrupt Modes Disable."
              },
              "P21": {
                "bit": 21,
                "description": "Additional Interrupt Modes Disable."
              },
              "P22": {
                "bit": 22,
                "description": "Additional Interrupt Modes Disable."
              },
              "P23": {
                "bit": 23,
                "description": "Additional Interrupt Modes Disable."
              },
              "P24": {
                "bit": 24,
                "description": "Additional Interrupt Modes Disable."
              },
              "P25": {
                "bit": 25,
                "description": "Additional Interrupt Modes Disable."
              },
              "P26": {
                "bit": 26,
                "description": "Additional Interrupt Modes Disable."
              },
              "P27": {
                "bit": 27,
                "description": "Additional Interrupt Modes Disable."
              },
              "P28": {
                "bit": 28,
                "description": "Additional Interrupt Modes Disable."
              },
              "P29": {
                "bit": 29,
                "description": "Additional Interrupt Modes Disable."
              },
              "P30": {
                "bit": 30,
                "description": "Additional Interrupt Modes Disable."
              },
              "P31": {
                "bit": 31,
                "description": "Additional Interrupt Modes Disable."
              }
            },
            "AIMMR": {
              "P0": {
                "bit": 0,
                "description": "Peripheral CD Status."
              },
              "P1": {
                "bit": 1,
                "description": "Peripheral CD Status."
              },
              "P2": {
                "bit": 2,
                "description": "Peripheral CD Status."
              },
              "P3": {
                "bit": 3,
                "description": "Peripheral CD Status."
              },
              "P4": {
                "bit": 4,
                "description": "Peripheral CD Status."
              },
              "P5": {
                "bit": 5,
                "description": "Peripheral CD Status."
              },
              "P6": {
                "bit": 6,
                "description": "Peripheral CD Status."
              },
              "P7": {
                "bit": 7,
                "description": "Peripheral CD Status."
              },
              "P8": {
                "bit": 8,
                "description": "Peripheral CD Status."
              },
              "P9": {
                "bit": 9,
                "description": "Peripheral CD Status."
              },
              "P10": {
                "bit": 10,
                "description": "Peripheral CD Status."
              },
              "P11": {
                "bit": 11,
                "description": "Peripheral CD Status."
              },
              "P12": {
                "bit": 12,
                "description": "Peripheral CD Status."
              },
              "P13": {
                "bit": 13,
                "description": "Peripheral CD Status."
              },
              "P14": {
                "bit": 14,
                "description": "Peripheral CD Status."
              },
              "P15": {
                "bit": 15,
                "description": "Peripheral CD Status."
              },
              "P16": {
                "bit": 16,
                "description": "Peripheral CD Status."
              },
              "P17": {
                "bit": 17,
                "description": "Peripheral CD Status."
              },
              "P18": {
                "bit": 18,
                "description": "Peripheral CD Status."
              },
              "P19": {
                "bit": 19,
                "description": "Peripheral CD Status."
              },
              "P20": {
                "bit": 20,
                "description": "Peripheral CD Status."
              },
              "P21": {
                "bit": 21,
                "description": "Peripheral CD Status."
              },
              "P22": {
                "bit": 22,
                "description": "Peripheral CD Status."
              },
              "P23": {
                "bit": 23,
                "description": "Peripheral CD Status."
              },
              "P24": {
                "bit": 24,
                "description": "Peripheral CD Status."
              },
              "P25": {
                "bit": 25,
                "description": "Peripheral CD Status."
              },
              "P26": {
                "bit": 26,
                "description": "Peripheral CD Status."
              },
              "P27": {
                "bit": 27,
                "description": "Peripheral CD Status."
              },
              "P28": {
                "bit": 28,
                "description": "Peripheral CD Status."
              },
              "P29": {
                "bit": 29,
                "description": "Peripheral CD Status."
              },
              "P30": {
                "bit": 30,
                "description": "Peripheral CD Status."
              },
              "P31": {
                "bit": 31,
                "description": "Peripheral CD Status."
              }
            },
            "ESR": {
              "P0": {
                "bit": 0,
                "description": "Edge Interrupt Selection."
              },
              "P1": {
                "bit": 1,
                "description": "Edge Interrupt Selection."
              },
              "P2": {
                "bit": 2,
                "description": "Edge Interrupt Selection."
              },
              "P3": {
                "bit": 3,
                "description": "Edge Interrupt Selection."
              },
              "P4": {
                "bit": 4,
                "description": "Edge Interrupt Selection."
              },
              "P5": {
                "bit": 5,
                "description": "Edge Interrupt Selection."
              },
              "P6": {
                "bit": 6,
                "description": "Edge Interrupt Selection."
              },
              "P7": {
                "bit": 7,
                "description": "Edge Interrupt Selection."
              },
              "P8": {
                "bit": 8,
                "description": "Edge Interrupt Selection."
              },
              "P9": {
                "bit": 9,
                "description": "Edge Interrupt Selection."
              },
              "P10": {
                "bit": 10,
                "description": "Edge Interrupt Selection."
              },
              "P11": {
                "bit": 11,
                "description": "Edge Interrupt Selection."
              },
              "P12": {
                "bit": 12,
                "description": "Edge Interrupt Selection."
              },
              "P13": {
                "bit": 13,
                "description": "Edge Interrupt Selection."
              },
              "P14": {
                "bit": 14,
                "description": "Edge Interrupt Selection."
              },
              "P15": {
                "bit": 15,
                "description": "Edge Interrupt Selection."
              },
              "P16": {
                "bit": 16,
                "description": "Edge Interrupt Selection."
              },
              "P17": {
                "bit": 17,
                "description": "Edge Interrupt Selection."
              },
              "P18": {
                "bit": 18,
                "description": "Edge Interrupt Selection."
              },
              "P19": {
                "bit": 19,
                "description": "Edge Interrupt Selection."
              },
              "P20": {
                "bit": 20,
                "description": "Edge Interrupt Selection."
              },
              "P21": {
                "bit": 21,
                "description": "Edge Interrupt Selection."
              },
              "P22": {
                "bit": 22,
                "description": "Edge Interrupt Selection."
              },
              "P23": {
                "bit": 23,
                "description": "Edge Interrupt Selection."
              },
              "P24": {
                "bit": 24,
                "description": "Edge Interrupt Selection."
              },
              "P25": {
                "bit": 25,
                "description": "Edge Interrupt Selection."
              },
              "P26": {
                "bit": 26,
                "description": "Edge Interrupt Selection."
              },
              "P27": {
                "bit": 27,
                "description": "Edge Interrupt Selection."
              },
              "P28": {
                "bit": 28,
                "description": "Edge Interrupt Selection."
              },
              "P29": {
                "bit": 29,
                "description": "Edge Interrupt Selection."
              },
              "P30": {
                "bit": 30,
                "description": "Edge Interrupt Selection."
              },
              "P31": {
                "bit": 31,
                "description": "Edge Interrupt Selection."
              }
            },
            "LSR": {
              "P0": {
                "bit": 0,
                "description": "Level Interrupt Selection."
              },
              "P1": {
                "bit": 1,
                "description": "Level Interrupt Selection."
              },
              "P2": {
                "bit": 2,
                "description": "Level Interrupt Selection."
              },
              "P3": {
                "bit": 3,
                "description": "Level Interrupt Selection."
              },
              "P4": {
                "bit": 4,
                "description": "Level Interrupt Selection."
              },
              "P5": {
                "bit": 5,
                "description": "Level Interrupt Selection."
              },
              "P6": {
                "bit": 6,
                "description": "Level Interrupt Selection."
              },
              "P7": {
                "bit": 7,
                "description": "Level Interrupt Selection."
              },
              "P8": {
                "bit": 8,
                "description": "Level Interrupt Selection."
              },
              "P9": {
                "bit": 9,
                "description": "Level Interrupt Selection."
              },
              "P10": {
                "bit": 10,
                "description": "Level Interrupt Selection."
              },
              "P11": {
                "bit": 11,
                "description": "Level Interrupt Selection."
              },
              "P12": {
                "bit": 12,
                "description": "Level Interrupt Selection."
              },
              "P13": {
                "bit": 13,
                "description": "Level Interrupt Selection."
              },
              "P14": {
                "bit": 14,
                "description": "Level Interrupt Selection."
              },
              "P15": {
                "bit": 15,
                "description": "Level Interrupt Selection."
              },
              "P16": {
                "bit": 16,
                "description": "Level Interrupt Selection."
              },
              "P17": {
                "bit": 17,
                "description": "Level Interrupt Selection."
              },
              "P18": {
                "bit": 18,
                "description": "Level Interrupt Selection."
              },
              "P19": {
                "bit": 19,
                "description": "Level Interrupt Selection."
              },
              "P20": {
                "bit": 20,
                "description": "Level Interrupt Selection."
              },
              "P21": {
                "bit": 21,
                "description": "Level Interrupt Selection."
              },
              "P22": {
                "bit": 22,
                "description": "Level Interrupt Selection."
              },
              "P23": {
                "bit": 23,
                "description": "Level Interrupt Selection."
              },
              "P24": {
                "bit": 24,
                "description": "Level Interrupt Selection."
              },
              "P25": {
                "bit": 25,
                "description": "Level Interrupt Selection."
              },
              "P26": {
                "bit": 26,
                "description": "Level Interrupt Selection."
              },
              "P27": {
                "bit": 27,
                "description": "Level Interrupt Selection."
              },
              "P28": {
                "bit": 28,
                "description": "Level Interrupt Selection."
              },
              "P29": {
                "bit": 29,
                "description": "Level Interrupt Selection."
              },
              "P30": {
                "bit": 30,
                "description": "Level Interrupt Selection."
              },
              "P31": {
                "bit": 31,
                "description": "Level Interrupt Selection."
              }
            },
            "ELSR": {
              "P0": {
                "bit": 0,
                "description": "Edge/Level Interrupt source selection."
              },
              "P1": {
                "bit": 1,
                "description": "Edge/Level Interrupt source selection."
              },
              "P2": {
                "bit": 2,
                "description": "Edge/Level Interrupt source selection."
              },
              "P3": {
                "bit": 3,
                "description": "Edge/Level Interrupt source selection."
              },
              "P4": {
                "bit": 4,
                "description": "Edge/Level Interrupt source selection."
              },
              "P5": {
                "bit": 5,
                "description": "Edge/Level Interrupt source selection."
              },
              "P6": {
                "bit": 6,
                "description": "Edge/Level Interrupt source selection."
              },
              "P7": {
                "bit": 7,
                "description": "Edge/Level Interrupt source selection."
              },
              "P8": {
                "bit": 8,
                "description": "Edge/Level Interrupt source selection."
              },
              "P9": {
                "bit": 9,
                "description": "Edge/Level Interrupt source selection."
              },
              "P10": {
                "bit": 10,
                "description": "Edge/Level Interrupt source selection."
              },
              "P11": {
                "bit": 11,
                "description": "Edge/Level Interrupt source selection."
              },
              "P12": {
                "bit": 12,
                "description": "Edge/Level Interrupt source selection."
              },
              "P13": {
                "bit": 13,
                "description": "Edge/Level Interrupt source selection."
              },
              "P14": {
                "bit": 14,
                "description": "Edge/Level Interrupt source selection."
              },
              "P15": {
                "bit": 15,
                "description": "Edge/Level Interrupt source selection."
              },
              "P16": {
                "bit": 16,
                "description": "Edge/Level Interrupt source selection."
              },
              "P17": {
                "bit": 17,
                "description": "Edge/Level Interrupt source selection."
              },
              "P18": {
                "bit": 18,
                "description": "Edge/Level Interrupt source selection."
              },
              "P19": {
                "bit": 19,
                "description": "Edge/Level Interrupt source selection."
              },
              "P20": {
                "bit": 20,
                "description": "Edge/Level Interrupt source selection."
              },
              "P21": {
                "bit": 21,
                "description": "Edge/Level Interrupt source selection."
              },
              "P22": {
                "bit": 22,
                "description": "Edge/Level Interrupt source selection."
              },
              "P23": {
                "bit": 23,
                "description": "Edge/Level Interrupt source selection."
              },
              "P24": {
                "bit": 24,
                "description": "Edge/Level Interrupt source selection."
              },
              "P25": {
                "bit": 25,
                "description": "Edge/Level Interrupt source selection."
              },
              "P26": {
                "bit": 26,
                "description": "Edge/Level Interrupt source selection."
              },
              "P27": {
                "bit": 27,
                "description": "Edge/Level Interrupt source selection."
              },
              "P28": {
                "bit": 28,
                "description": "Edge/Level Interrupt source selection."
              },
              "P29": {
                "bit": 29,
                "description": "Edge/Level Interrupt source selection."
              },
              "P30": {
                "bit": 30,
                "description": "Edge/Level Interrupt source selection."
              },
              "P31": {
                "bit": 31,
                "description": "Edge/Level Interrupt source selection."
              }
            },
            "FELLSR": {
              "P0": {
                "bit": 0,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P1": {
                "bit": 1,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P2": {
                "bit": 2,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P3": {
                "bit": 3,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P4": {
                "bit": 4,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P5": {
                "bit": 5,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P6": {
                "bit": 6,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P7": {
                "bit": 7,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P8": {
                "bit": 8,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P9": {
                "bit": 9,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P10": {
                "bit": 10,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P11": {
                "bit": 11,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P12": {
                "bit": 12,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P13": {
                "bit": 13,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P14": {
                "bit": 14,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P15": {
                "bit": 15,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P16": {
                "bit": 16,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P17": {
                "bit": 17,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P18": {
                "bit": 18,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P19": {
                "bit": 19,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P20": {
                "bit": 20,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P21": {
                "bit": 21,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P22": {
                "bit": 22,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P23": {
                "bit": 23,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P24": {
                "bit": 24,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P25": {
                "bit": 25,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P26": {
                "bit": 26,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P27": {
                "bit": 27,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P28": {
                "bit": 28,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P29": {
                "bit": 29,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P30": {
                "bit": 30,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P31": {
                "bit": 31,
                "description": "Falling Edge/Low Level Interrupt Selection."
              }
            },
            "REHLSR": {
              "P0": {
                "bit": 0,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P1": {
                "bit": 1,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P2": {
                "bit": 2,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P3": {
                "bit": 3,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P4": {
                "bit": 4,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P5": {
                "bit": 5,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P6": {
                "bit": 6,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P7": {
                "bit": 7,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P8": {
                "bit": 8,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P9": {
                "bit": 9,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P10": {
                "bit": 10,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P11": {
                "bit": 11,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P12": {
                "bit": 12,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P13": {
                "bit": 13,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P14": {
                "bit": 14,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P15": {
                "bit": 15,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P16": {
                "bit": 16,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P17": {
                "bit": 17,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P18": {
                "bit": 18,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P19": {
                "bit": 19,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P20": {
                "bit": 20,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P21": {
                "bit": 21,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P22": {
                "bit": 22,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P23": {
                "bit": 23,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P24": {
                "bit": 24,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P25": {
                "bit": 25,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P26": {
                "bit": 26,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P27": {
                "bit": 27,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P28": {
                "bit": 28,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P29": {
                "bit": 29,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P30": {
                "bit": 30,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P31": {
                "bit": 31,
                "description": "Rising Edge /High Level Interrupt Selection."
              }
            },
            "FRLHSR": {
              "P0": {
                "bit": 0,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P1": {
                "bit": 1,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P2": {
                "bit": 2,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P3": {
                "bit": 3,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P4": {
                "bit": 4,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P5": {
                "bit": 5,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P6": {
                "bit": 6,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P7": {
                "bit": 7,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P8": {
                "bit": 8,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P9": {
                "bit": 9,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P10": {
                "bit": 10,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P11": {
                "bit": 11,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P12": {
                "bit": 12,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P13": {
                "bit": 13,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P14": {
                "bit": 14,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P15": {
                "bit": 15,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P16": {
                "bit": 16,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P17": {
                "bit": 17,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P18": {
                "bit": 18,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P19": {
                "bit": 19,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P20": {
                "bit": 20,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P21": {
                "bit": 21,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P22": {
                "bit": 22,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P23": {
                "bit": 23,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P24": {
                "bit": 24,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P25": {
                "bit": 25,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P26": {
                "bit": 26,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P27": {
                "bit": 27,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P28": {
                "bit": 28,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P29": {
                "bit": 29,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P30": {
                "bit": 30,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P31": {
                "bit": 31,
                "description": "Edge /Level Interrupt Source Selection."
              }
            },
            "LOCKSR": {
              "P0": {
                "bit": 0,
                "description": "Lock Status."
              },
              "P1": {
                "bit": 1,
                "description": "Lock Status."
              },
              "P2": {
                "bit": 2,
                "description": "Lock Status."
              },
              "P3": {
                "bit": 3,
                "description": "Lock Status."
              },
              "P4": {
                "bit": 4,
                "description": "Lock Status."
              },
              "P5": {
                "bit": 5,
                "description": "Lock Status."
              },
              "P6": {
                "bit": 6,
                "description": "Lock Status."
              },
              "P7": {
                "bit": 7,
                "description": "Lock Status."
              },
              "P8": {
                "bit": 8,
                "description": "Lock Status."
              },
              "P9": {
                "bit": 9,
                "description": "Lock Status."
              },
              "P10": {
                "bit": 10,
                "description": "Lock Status."
              },
              "P11": {
                "bit": 11,
                "description": "Lock Status."
              },
              "P12": {
                "bit": 12,
                "description": "Lock Status."
              },
              "P13": {
                "bit": 13,
                "description": "Lock Status."
              },
              "P14": {
                "bit": 14,
                "description": "Lock Status."
              },
              "P15": {
                "bit": 15,
                "description": "Lock Status."
              },
              "P16": {
                "bit": 16,
                "description": "Lock Status."
              },
              "P17": {
                "bit": 17,
                "description": "Lock Status."
              },
              "P18": {
                "bit": 18,
                "description": "Lock Status."
              },
              "P19": {
                "bit": 19,
                "description": "Lock Status."
              },
              "P20": {
                "bit": 20,
                "description": "Lock Status."
              },
              "P21": {
                "bit": 21,
                "description": "Lock Status."
              },
              "P22": {
                "bit": 22,
                "description": "Lock Status."
              },
              "P23": {
                "bit": 23,
                "description": "Lock Status."
              },
              "P24": {
                "bit": 24,
                "description": "Lock Status."
              },
              "P25": {
                "bit": 25,
                "description": "Lock Status."
              },
              "P26": {
                "bit": 26,
                "description": "Lock Status."
              },
              "P27": {
                "bit": 27,
                "description": "Lock Status."
              },
              "P28": {
                "bit": 28,
                "description": "Lock Status."
              },
              "P29": {
                "bit": 29,
                "description": "Lock Status."
              },
              "P30": {
                "bit": 30,
                "description": "Lock Status."
              },
              "P31": {
                "bit": 31,
                "description": "Lock Status."
              }
            },
            "WPMR": {
              "WPEN": {
                "bit": 0,
                "description": "Write Protect Enable"
              },
              "WPKEY": {
                "bit": 8,
                "description": "Write Protect KEY",
                "width": 24
              }
            },
            "WPSR": {
              "WPVS": {
                "bit": 0,
                "description": "Write Protect Violation Status"
              },
              "WPVSRC": {
                "bit": 8,
                "description": "Write Protect Violation Source",
                "width": 16
              }
            },
            "SCHMITT": {
              "SCHMITT0": {
                "bit": 0,
                "description": "SCHMITT0"
              },
              "SCHMITT1": {
                "bit": 1,
                "description": "SCHMITT1"
              },
              "SCHMITT2": {
                "bit": 2,
                "description": "SCHMITT2"
              },
              "SCHMITT3": {
                "bit": 3,
                "description": "SCHMITT3"
              },
              "SCHMITT4": {
                "bit": 4,
                "description": "SCHMITT4"
              },
              "SCHMITT5": {
                "bit": 5,
                "description": "SCHMITT5"
              },
              "SCHMITT6": {
                "bit": 6,
                "description": "SCHMITT6"
              },
              "SCHMITT7": {
                "bit": 7,
                "description": "SCHMITT7"
              },
              "SCHMITT8": {
                "bit": 8,
                "description": "SCHMITT8"
              },
              "SCHMITT9": {
                "bit": 9,
                "description": "SCHMITT9"
              },
              "SCHMITT10": {
                "bit": 10,
                "description": "SCHMITT10"
              },
              "SCHMITT11": {
                "bit": 11,
                "description": "SCHMITT11"
              },
              "SCHMITT12": {
                "bit": 12,
                "description": "SCHMITT12"
              },
              "SCHMITT13": {
                "bit": 13,
                "description": "SCHMITT13"
              },
              "SCHMITT14": {
                "bit": 14,
                "description": "SCHMITT14"
              },
              "SCHMITT15": {
                "bit": 15,
                "description": "SCHMITT15"
              },
              "SCHMITT16": {
                "bit": 16,
                "description": "SCHMITT16"
              },
              "SCHMITT17": {
                "bit": 17,
                "description": "SCHMITT17"
              },
              "SCHMITT18": {
                "bit": 18,
                "description": "SCHMITT18"
              },
              "SCHMITT19": {
                "bit": 19,
                "description": "SCHMITT19"
              },
              "SCHMITT20": {
                "bit": 20,
                "description": "SCHMITT20"
              },
              "SCHMITT21": {
                "bit": 21,
                "description": "SCHMITT21"
              },
              "SCHMITT22": {
                "bit": 22,
                "description": "SCHMITT22"
              },
              "SCHMITT23": {
                "bit": 23,
                "description": "SCHMITT23"
              },
              "SCHMITT24": {
                "bit": 24,
                "description": "SCHMITT24"
              },
              "SCHMITT25": {
                "bit": 25,
                "description": "SCHMITT25"
              },
              "SCHMITT26": {
                "bit": 26,
                "description": "SCHMITT26"
              },
              "SCHMITT27": {
                "bit": 27,
                "description": "SCHMITT27"
              },
              "SCHMITT28": {
                "bit": 28,
                "description": "SCHMITT28"
              },
              "SCHMITT29": {
                "bit": 29,
                "description": "SCHMITT29"
              },
              "SCHMITT30": {
                "bit": 30,
                "description": "SCHMITT30"
              },
              "SCHMITT31": {
                "bit": 31,
                "description": "SCHMITT31"
              }
            },
            "DRIVER1": {
              "LINE0": {
                "bit": 0,
                "description": "Drive of PIO Line 0",
                "width": 2
              },
              "LINE1": {
                "bit": 2,
                "description": "Drive of PIO Line 1",
                "width": 2
              },
              "LINE2": {
                "bit": 4,
                "description": "Drive of PIO Line 2",
                "width": 2
              },
              "LINE3": {
                "bit": 6,
                "description": "Drive of PIO Line 3",
                "width": 2
              },
              "LINE4": {
                "bit": 8,
                "description": "Drive of PIO Line 4",
                "width": 2
              },
              "LINE5": {
                "bit": 10,
                "description": "Drive of PIO Line 5",
                "width": 2
              },
              "LINE6": {
                "bit": 12,
                "description": "Drive of PIO Line 6",
                "width": 2
              },
              "LINE7": {
                "bit": 14,
                "description": "Drive of PIO Line 7",
                "width": 2
              },
              "LINE8": {
                "bit": 16,
                "description": "Drive of PIO Line 8",
                "width": 2
              },
              "LINE9": {
                "bit": 18,
                "description": "Drive of PIO Line 9",
                "width": 2
              },
              "LINE10": {
                "bit": 20,
                "description": "Drive of PIO Line 10",
                "width": 2
              },
              "LINE11": {
                "bit": 22,
                "description": "Drive of PIO Line 11",
                "width": 2
              },
              "LINE12": {
                "bit": 24,
                "description": "Drive of PIO Line 12",
                "width": 2
              },
              "LINE13": {
                "bit": 26,
                "description": "Drive of PIO Line 13",
                "width": 2
              },
              "LINE14": {
                "bit": 28,
                "description": "Drive of PIO Line 14",
                "width": 2
              },
              "LINE15": {
                "bit": 30,
                "description": "Drive of PIO Line 15",
                "width": 2
              }
            },
            "DRIVER2": {
              "LINE16": {
                "bit": 0,
                "description": "Drive of PIO line 16",
                "width": 2
              },
              "LINE17": {
                "bit": 2,
                "description": "Drive of PIO line 17",
                "width": 2
              },
              "LINE18": {
                "bit": 4,
                "description": "Drive of PIO line 18",
                "width": 2
              },
              "LINE19": {
                "bit": 6,
                "description": "Drive of PIO line 19",
                "width": 2
              },
              "LINE20": {
                "bit": 8,
                "description": "Drive of PIO line 20",
                "width": 2
              },
              "LINE21": {
                "bit": 10,
                "description": "Drive of PIO line 21",
                "width": 2
              },
              "LINE22": {
                "bit": 12,
                "description": "Drive of PIO line 22",
                "width": 2
              },
              "LINE23": {
                "bit": 14,
                "description": "Drive of PIO line 23",
                "width": 2
              },
              "LINE24": {
                "bit": 16,
                "description": "Drive of PIO line 24",
                "width": 2
              },
              "LINE25": {
                "bit": 18,
                "description": "Drive of PIO line 25",
                "width": 2
              },
              "LINE26": {
                "bit": 20,
                "description": "Drive of PIO line 26",
                "width": 2
              },
              "LINE27": {
                "bit": 22,
                "description": "Drive of PIO line 27",
                "width": 2
              },
              "LINE28": {
                "bit": 24,
                "description": "Drive of PIO line 28",
                "width": 2
              },
              "LINE29": {
                "bit": 26,
                "description": "Drive of PIO line 29",
                "width": 2
              },
              "LINE30": {
                "bit": 28,
                "description": "Drive of PIO line 30",
                "width": 2
              },
              "LINE31": {
                "bit": 30,
                "description": "Drive of PIO line 31",
                "width": 2
              }
            }
          }
        },
        "PIOC": {
          "instances": [
            {
              "name": "PIOC",
              "base": "0xFFFFF600",
              "irq": 8
            }
          ],
          "registers": {
            "PER": {
              "offset": "0x00",
              "size": 32,
              "description": "PIO Enable Register"
            },
            "PDR": {
              "offset": "0x04",
              "size": 32,
              "description": "PIO Disable Register"
            },
            "PSR": {
              "offset": "0x08",
              "size": 32,
              "description": "PIO Status Register"
            },
            "OER": {
              "offset": "0x10",
              "size": 32,
              "description": "Output Enable Register"
            },
            "ODR": {
              "offset": "0x14",
              "size": 32,
              "description": "Output Disable Register"
            },
            "OSR": {
              "offset": "0x18",
              "size": 32,
              "description": "Output Status Register"
            },
            "IFER": {
              "offset": "0x20",
              "size": 32,
              "description": "Glitch Input Filter Enable Register"
            },
            "IFDR": {
              "offset": "0x24",
              "size": 32,
              "description": "Glitch Input Filter Disable Register"
            },
            "IFSR": {
              "offset": "0x28",
              "size": 32,
              "description": "Glitch Input Filter Status Register"
            },
            "SODR": {
              "offset": "0x30",
              "size": 32,
              "description": "Set Output Data Register"
            },
            "CODR": {
              "offset": "0x34",
              "size": 32,
              "description": "Clear Output Data Register"
            },
            "ODSR": {
              "offset": "0x38",
              "size": 32,
              "description": "Output Data Status Register"
            },
            "PDSR": {
              "offset": "0x3C",
              "size": 32,
              "description": "Pin Data Status Register"
            },
            "IER": {
              "offset": "0x40",
              "size": 32,
              "description": "Interrupt Enable Register"
            },
            "IDR": {
              "offset": "0x44",
              "size": 32,
              "description": "Interrupt Disable Register"
            },
            "IMR": {
              "offset": "0x48",
              "size": 32,
              "description": "Interrupt Mask Register"
            },
            "ISR": {
              "offset": "0x4C",
              "size": 32,
              "description": "Interrupt Status Register"
            },
            "MDER": {
              "offset": "0x50",
              "size": 32,
              "description": "Multi-driver Enable Register"
            },
            "MDDR": {
              "offset": "0x54",
              "size": 32,
              "description": "Multi-driver Disable Register"
            },
            "MDSR": {
              "offset": "0x58",
              "size": 32,
              "description": "Multi-driver Status Register"
            },
            "PUDR": {
              "offset": "0x60",
              "size": 32,
              "description": "Pull-up Disable Register"
            },
            "PUER": {
              "offset": "0x64",
              "size": 32,
              "description": "Pull-up Enable Register"
            },
            "PUSR": {
              "offset": "0x68",
              "size": 32,
              "description": "Pad Pull-up Status Register"
            },
            "ABCDSR[%s]": {
              "offset": "0x70",
              "size": 32,
              "description": "Peripheral Select Register"
            },
            "IFSCDR": {
              "offset": "0x80",
              "size": 32,
              "description": "Input Filter Slow Clock Disable Register"
            },
            "IFSCER": {
              "offset": "0x84",
              "size": 32,
              "description": "Input Filter Slow Clock Enable Register"
            },
            "IFSCSR": {
              "offset": "0x88",
              "size": 32,
              "description": "Input Filter Slow Clock Status Register"
            },
            "SCDR": {
              "offset": "0x8C",
              "size": 32,
              "description": "Slow Clock Divider Debouncing Register"
            },
            "PPDDR": {
              "offset": "0x90",
              "size": 32,
              "description": "Pad Pull-down Disable Register"
            },
            "PPDER": {
              "offset": "0x94",
              "size": 32,
              "description": "Pad Pull-down Enable Register"
            },
            "PPDSR": {
              "offset": "0x98",
              "size": 32,
              "description": "Pad Pull-down Status Register"
            },
            "OWER": {
              "offset": "0xA0",
              "size": 32,
              "description": "Output Write Enable"
            },
            "OWDR": {
              "offset": "0xA4",
              "size": 32,
              "description": "Output Write Disable"
            },
            "OWSR": {
              "offset": "0xA8",
              "size": 32,
              "description": "Output Write Status Register"
            },
            "AIMER": {
              "offset": "0xB0",
              "size": 32,
              "description": "Additional Interrupt Modes Enable Register"
            },
            "AIMDR": {
              "offset": "0xB4",
              "size": 32,
              "description": "Additional Interrupt Modes Disables Register"
            },
            "AIMMR": {
              "offset": "0xB8",
              "size": 32,
              "description": "Additional Interrupt Modes Mask Register"
            },
            "ESR": {
              "offset": "0xC0",
              "size": 32,
              "description": "Edge Select Register"
            },
            "LSR": {
              "offset": "0xC4",
              "size": 32,
              "description": "Level Select Register"
            },
            "ELSR": {
              "offset": "0xC8",
              "size": 32,
              "description": "Edge/Level Status Register"
            },
            "FELLSR": {
              "offset": "0xD0",
              "size": 32,
              "description": "Falling Edge/Low Level Select Register"
            },
            "REHLSR": {
              "offset": "0xD4",
              "size": 32,
              "description": "Rising Edge/ High Level Select Register"
            },
            "FRLHSR": {
              "offset": "0xD8",
              "size": 32,
              "description": "Fall/Rise - Low/High Status Register"
            },
            "LOCKSR": {
              "offset": "0xE0",
              "size": 32,
              "description": "Lock Status"
            },
            "WPMR": {
              "offset": "0xE4",
              "size": 32,
              "description": "Write Protect Mode Register"
            },
            "WPSR": {
              "offset": "0xE8",
              "size": 32,
              "description": "Write Protect Status Register"
            },
            "SCHMITT": {
              "offset": "0x100",
              "size": 32,
              "description": "Schmitt Trigger Register"
            },
            "DRIVER1": {
              "offset": "0x118",
              "size": 32,
              "description": "I/O Drive Register 1"
            },
            "DRIVER2": {
              "offset": "0x11C",
              "size": 32,
              "description": "I/O Drive Register 2"
            }
          },
          "bits": {
            "PER": {
              "P0": {
                "bit": 0,
                "description": "PIO Enable"
              },
              "P1": {
                "bit": 1,
                "description": "PIO Enable"
              },
              "P2": {
                "bit": 2,
                "description": "PIO Enable"
              },
              "P3": {
                "bit": 3,
                "description": "PIO Enable"
              },
              "P4": {
                "bit": 4,
                "description": "PIO Enable"
              },
              "P5": {
                "bit": 5,
                "description": "PIO Enable"
              },
              "P6": {
                "bit": 6,
                "description": "PIO Enable"
              },
              "P7": {
                "bit": 7,
                "description": "PIO Enable"
              },
              "P8": {
                "bit": 8,
                "description": "PIO Enable"
              },
              "P9": {
                "bit": 9,
                "description": "PIO Enable"
              },
              "P10": {
                "bit": 10,
                "description": "PIO Enable"
              },
              "P11": {
                "bit": 11,
                "description": "PIO Enable"
              },
              "P12": {
                "bit": 12,
                "description": "PIO Enable"
              },
              "P13": {
                "bit": 13,
                "description": "PIO Enable"
              },
              "P14": {
                "bit": 14,
                "description": "PIO Enable"
              },
              "P15": {
                "bit": 15,
                "description": "PIO Enable"
              },
              "P16": {
                "bit": 16,
                "description": "PIO Enable"
              },
              "P17": {
                "bit": 17,
                "description": "PIO Enable"
              },
              "P18": {
                "bit": 18,
                "description": "PIO Enable"
              },
              "P19": {
                "bit": 19,
                "description": "PIO Enable"
              },
              "P20": {
                "bit": 20,
                "description": "PIO Enable"
              },
              "P21": {
                "bit": 21,
                "description": "PIO Enable"
              },
              "P22": {
                "bit": 22,
                "description": "PIO Enable"
              },
              "P23": {
                "bit": 23,
                "description": "PIO Enable"
              },
              "P24": {
                "bit": 24,
                "description": "PIO Enable"
              },
              "P25": {
                "bit": 25,
                "description": "PIO Enable"
              },
              "P26": {
                "bit": 26,
                "description": "PIO Enable"
              },
              "P27": {
                "bit": 27,
                "description": "PIO Enable"
              },
              "P28": {
                "bit": 28,
                "description": "PIO Enable"
              },
              "P29": {
                "bit": 29,
                "description": "PIO Enable"
              },
              "P30": {
                "bit": 30,
                "description": "PIO Enable"
              },
              "P31": {
                "bit": 31,
                "description": "PIO Enable"
              }
            },
            "PDR": {
              "P0": {
                "bit": 0,
                "description": "PIO Disable"
              },
              "P1": {
                "bit": 1,
                "description": "PIO Disable"
              },
              "P2": {
                "bit": 2,
                "description": "PIO Disable"
              },
              "P3": {
                "bit": 3,
                "description": "PIO Disable"
              },
              "P4": {
                "bit": 4,
                "description": "PIO Disable"
              },
              "P5": {
                "bit": 5,
                "description": "PIO Disable"
              },
              "P6": {
                "bit": 6,
                "description": "PIO Disable"
              },
              "P7": {
                "bit": 7,
                "description": "PIO Disable"
              },
              "P8": {
                "bit": 8,
                "description": "PIO Disable"
              },
              "P9": {
                "bit": 9,
                "description": "PIO Disable"
              },
              "P10": {
                "bit": 10,
                "description": "PIO Disable"
              },
              "P11": {
                "bit": 11,
                "description": "PIO Disable"
              },
              "P12": {
                "bit": 12,
                "description": "PIO Disable"
              },
              "P13": {
                "bit": 13,
                "description": "PIO Disable"
              },
              "P14": {
                "bit": 14,
                "description": "PIO Disable"
              },
              "P15": {
                "bit": 15,
                "description": "PIO Disable"
              },
              "P16": {
                "bit": 16,
                "description": "PIO Disable"
              },
              "P17": {
                "bit": 17,
                "description": "PIO Disable"
              },
              "P18": {
                "bit": 18,
                "description": "PIO Disable"
              },
              "P19": {
                "bit": 19,
                "description": "PIO Disable"
              },
              "P20": {
                "bit": 20,
                "description": "PIO Disable"
              },
              "P21": {
                "bit": 21,
                "description": "PIO Disable"
              },
              "P22": {
                "bit": 22,
                "description": "PIO Disable"
              },
              "P23": {
                "bit": 23,
                "description": "PIO Disable"
              },
              "P24": {
                "bit": 24,
                "description": "PIO Disable"
              },
              "P25": {
                "bit": 25,
                "description": "PIO Disable"
              },
              "P26": {
                "bit": 26,
                "description": "PIO Disable"
              },
              "P27": {
                "bit": 27,
                "description": "PIO Disable"
              },
              "P28": {
                "bit": 28,
                "description": "PIO Disable"
              },
              "P29": {
                "bit": 29,
                "description": "PIO Disable"
              },
              "P30": {
                "bit": 30,
                "description": "PIO Disable"
              },
              "P31": {
                "bit": 31,
                "description": "PIO Disable"
              }
            },
            "PSR": {
              "P0": {
                "bit": 0,
                "description": "PIO Status"
              },
              "P1": {
                "bit": 1,
                "description": "PIO Status"
              },
              "P2": {
                "bit": 2,
                "description": "PIO Status"
              },
              "P3": {
                "bit": 3,
                "description": "PIO Status"
              },
              "P4": {
                "bit": 4,
                "description": "PIO Status"
              },
              "P5": {
                "bit": 5,
                "description": "PIO Status"
              },
              "P6": {
                "bit": 6,
                "description": "PIO Status"
              },
              "P7": {
                "bit": 7,
                "description": "PIO Status"
              },
              "P8": {
                "bit": 8,
                "description": "PIO Status"
              },
              "P9": {
                "bit": 9,
                "description": "PIO Status"
              },
              "P10": {
                "bit": 10,
                "description": "PIO Status"
              },
              "P11": {
                "bit": 11,
                "description": "PIO Status"
              },
              "P12": {
                "bit": 12,
                "description": "PIO Status"
              },
              "P13": {
                "bit": 13,
                "description": "PIO Status"
              },
              "P14": {
                "bit": 14,
                "description": "PIO Status"
              },
              "P15": {
                "bit": 15,
                "description": "PIO Status"
              },
              "P16": {
                "bit": 16,
                "description": "PIO Status"
              },
              "P17": {
                "bit": 17,
                "description": "PIO Status"
              },
              "P18": {
                "bit": 18,
                "description": "PIO Status"
              },
              "P19": {
                "bit": 19,
                "description": "PIO Status"
              },
              "P20": {
                "bit": 20,
                "description": "PIO Status"
              },
              "P21": {
                "bit": 21,
                "description": "PIO Status"
              },
              "P22": {
                "bit": 22,
                "description": "PIO Status"
              },
              "P23": {
                "bit": 23,
                "description": "PIO Status"
              },
              "P24": {
                "bit": 24,
                "description": "PIO Status"
              },
              "P25": {
                "bit": 25,
                "description": "PIO Status"
              },
              "P26": {
                "bit": 26,
                "description": "PIO Status"
              },
              "P27": {
                "bit": 27,
                "description": "PIO Status"
              },
              "P28": {
                "bit": 28,
                "description": "PIO Status"
              },
              "P29": {
                "bit": 29,
                "description": "PIO Status"
              },
              "P30": {
                "bit": 30,
                "description": "PIO Status"
              },
              "P31": {
                "bit": 31,
                "description": "PIO Status"
              }
            },
            "OER": {
              "P0": {
                "bit": 0,
                "description": "Output Enable"
              },
              "P1": {
                "bit": 1,
                "description": "Output Enable"
              },
              "P2": {
                "bit": 2,
                "description": "Output Enable"
              },
              "P3": {
                "bit": 3,
                "description": "Output Enable"
              },
              "P4": {
                "bit": 4,
                "description": "Output Enable"
              },
              "P5": {
                "bit": 5,
                "description": "Output Enable"
              },
              "P6": {
                "bit": 6,
                "description": "Output Enable"
              },
              "P7": {
                "bit": 7,
                "description": "Output Enable"
              },
              "P8": {
                "bit": 8,
                "description": "Output Enable"
              },
              "P9": {
                "bit": 9,
                "description": "Output Enable"
              },
              "P10": {
                "bit": 10,
                "description": "Output Enable"
              },
              "P11": {
                "bit": 11,
                "description": "Output Enable"
              },
              "P12": {
                "bit": 12,
                "description": "Output Enable"
              },
              "P13": {
                "bit": 13,
                "description": "Output Enable"
              },
              "P14": {
                "bit": 14,
                "description": "Output Enable"
              },
              "P15": {
                "bit": 15,
                "description": "Output Enable"
              },
              "P16": {
                "bit": 16,
                "description": "Output Enable"
              },
              "P17": {
                "bit": 17,
                "description": "Output Enable"
              },
              "P18": {
                "bit": 18,
                "description": "Output Enable"
              },
              "P19": {
                "bit": 19,
                "description": "Output Enable"
              },
              "P20": {
                "bit": 20,
                "description": "Output Enable"
              },
              "P21": {
                "bit": 21,
                "description": "Output Enable"
              },
              "P22": {
                "bit": 22,
                "description": "Output Enable"
              },
              "P23": {
                "bit": 23,
                "description": "Output Enable"
              },
              "P24": {
                "bit": 24,
                "description": "Output Enable"
              },
              "P25": {
                "bit": 25,
                "description": "Output Enable"
              },
              "P26": {
                "bit": 26,
                "description": "Output Enable"
              },
              "P27": {
                "bit": 27,
                "description": "Output Enable"
              },
              "P28": {
                "bit": 28,
                "description": "Output Enable"
              },
              "P29": {
                "bit": 29,
                "description": "Output Enable"
              },
              "P30": {
                "bit": 30,
                "description": "Output Enable"
              },
              "P31": {
                "bit": 31,
                "description": "Output Enable"
              }
            },
            "ODR": {
              "P0": {
                "bit": 0,
                "description": "Output Disable"
              },
              "P1": {
                "bit": 1,
                "description": "Output Disable"
              },
              "P2": {
                "bit": 2,
                "description": "Output Disable"
              },
              "P3": {
                "bit": 3,
                "description": "Output Disable"
              },
              "P4": {
                "bit": 4,
                "description": "Output Disable"
              },
              "P5": {
                "bit": 5,
                "description": "Output Disable"
              },
              "P6": {
                "bit": 6,
                "description": "Output Disable"
              },
              "P7": {
                "bit": 7,
                "description": "Output Disable"
              },
              "P8": {
                "bit": 8,
                "description": "Output Disable"
              },
              "P9": {
                "bit": 9,
                "description": "Output Disable"
              },
              "P10": {
                "bit": 10,
                "description": "Output Disable"
              },
              "P11": {
                "bit": 11,
                "description": "Output Disable"
              },
              "P12": {
                "bit": 12,
                "description": "Output Disable"
              },
              "P13": {
                "bit": 13,
                "description": "Output Disable"
              },
              "P14": {
                "bit": 14,
                "description": "Output Disable"
              },
              "P15": {
                "bit": 15,
                "description": "Output Disable"
              },
              "P16": {
                "bit": 16,
                "description": "Output Disable"
              },
              "P17": {
                "bit": 17,
                "description": "Output Disable"
              },
              "P18": {
                "bit": 18,
                "description": "Output Disable"
              },
              "P19": {
                "bit": 19,
                "description": "Output Disable"
              },
              "P20": {
                "bit": 20,
                "description": "Output Disable"
              },
              "P21": {
                "bit": 21,
                "description": "Output Disable"
              },
              "P22": {
                "bit": 22,
                "description": "Output Disable"
              },
              "P23": {
                "bit": 23,
                "description": "Output Disable"
              },
              "P24": {
                "bit": 24,
                "description": "Output Disable"
              },
              "P25": {
                "bit": 25,
                "description": "Output Disable"
              },
              "P26": {
                "bit": 26,
                "description": "Output Disable"
              },
              "P27": {
                "bit": 27,
                "description": "Output Disable"
              },
              "P28": {
                "bit": 28,
                "description": "Output Disable"
              },
              "P29": {
                "bit": 29,
                "description": "Output Disable"
              },
              "P30": {
                "bit": 30,
                "description": "Output Disable"
              },
              "P31": {
                "bit": 31,
                "description": "Output Disable"
              }
            },
            "OSR": {
              "P0": {
                "bit": 0,
                "description": "Output Status"
              },
              "P1": {
                "bit": 1,
                "description": "Output Status"
              },
              "P2": {
                "bit": 2,
                "description": "Output Status"
              },
              "P3": {
                "bit": 3,
                "description": "Output Status"
              },
              "P4": {
                "bit": 4,
                "description": "Output Status"
              },
              "P5": {
                "bit": 5,
                "description": "Output Status"
              },
              "P6": {
                "bit": 6,
                "description": "Output Status"
              },
              "P7": {
                "bit": 7,
                "description": "Output Status"
              },
              "P8": {
                "bit": 8,
                "description": "Output Status"
              },
              "P9": {
                "bit": 9,
                "description": "Output Status"
              },
              "P10": {
                "bit": 10,
                "description": "Output Status"
              },
              "P11": {
                "bit": 11,
                "description": "Output Status"
              },
              "P12": {
                "bit": 12,
                "description": "Output Status"
              },
              "P13": {
                "bit": 13,
                "description": "Output Status"
              },
              "P14": {
                "bit": 14,
                "description": "Output Status"
              },
              "P15": {
                "bit": 15,
                "description": "Output Status"
              },
              "P16": {
                "bit": 16,
                "description": "Output Status"
              },
              "P17": {
                "bit": 17,
                "description": "Output Status"
              },
              "P18": {
                "bit": 18,
                "description": "Output Status"
              },
              "P19": {
                "bit": 19,
                "description": "Output Status"
              },
              "P20": {
                "bit": 20,
                "description": "Output Status"
              },
              "P21": {
                "bit": 21,
                "description": "Output Status"
              },
              "P22": {
                "bit": 22,
                "description": "Output Status"
              },
              "P23": {
                "bit": 23,
                "description": "Output Status"
              },
              "P24": {
                "bit": 24,
                "description": "Output Status"
              },
              "P25": {
                "bit": 25,
                "description": "Output Status"
              },
              "P26": {
                "bit": 26,
                "description": "Output Status"
              },
              "P27": {
                "bit": 27,
                "description": "Output Status"
              },
              "P28": {
                "bit": 28,
                "description": "Output Status"
              },
              "P29": {
                "bit": 29,
                "description": "Output Status"
              },
              "P30": {
                "bit": 30,
                "description": "Output Status"
              },
              "P31": {
                "bit": 31,
                "description": "Output Status"
              }
            },
            "IFER": {
              "P0": {
                "bit": 0,
                "description": "Input Filter Enable"
              },
              "P1": {
                "bit": 1,
                "description": "Input Filter Enable"
              },
              "P2": {
                "bit": 2,
                "description": "Input Filter Enable"
              },
              "P3": {
                "bit": 3,
                "description": "Input Filter Enable"
              },
              "P4": {
                "bit": 4,
                "description": "Input Filter Enable"
              },
              "P5": {
                "bit": 5,
                "description": "Input Filter Enable"
              },
              "P6": {
                "bit": 6,
                "description": "Input Filter Enable"
              },
              "P7": {
                "bit": 7,
                "description": "Input Filter Enable"
              },
              "P8": {
                "bit": 8,
                "description": "Input Filter Enable"
              },
              "P9": {
                "bit": 9,
                "description": "Input Filter Enable"
              },
              "P10": {
                "bit": 10,
                "description": "Input Filter Enable"
              },
              "P11": {
                "bit": 11,
                "description": "Input Filter Enable"
              },
              "P12": {
                "bit": 12,
                "description": "Input Filter Enable"
              },
              "P13": {
                "bit": 13,
                "description": "Input Filter Enable"
              },
              "P14": {
                "bit": 14,
                "description": "Input Filter Enable"
              },
              "P15": {
                "bit": 15,
                "description": "Input Filter Enable"
              },
              "P16": {
                "bit": 16,
                "description": "Input Filter Enable"
              },
              "P17": {
                "bit": 17,
                "description": "Input Filter Enable"
              },
              "P18": {
                "bit": 18,
                "description": "Input Filter Enable"
              },
              "P19": {
                "bit": 19,
                "description": "Input Filter Enable"
              },
              "P20": {
                "bit": 20,
                "description": "Input Filter Enable"
              },
              "P21": {
                "bit": 21,
                "description": "Input Filter Enable"
              },
              "P22": {
                "bit": 22,
                "description": "Input Filter Enable"
              },
              "P23": {
                "bit": 23,
                "description": "Input Filter Enable"
              },
              "P24": {
                "bit": 24,
                "description": "Input Filter Enable"
              },
              "P25": {
                "bit": 25,
                "description": "Input Filter Enable"
              },
              "P26": {
                "bit": 26,
                "description": "Input Filter Enable"
              },
              "P27": {
                "bit": 27,
                "description": "Input Filter Enable"
              },
              "P28": {
                "bit": 28,
                "description": "Input Filter Enable"
              },
              "P29": {
                "bit": 29,
                "description": "Input Filter Enable"
              },
              "P30": {
                "bit": 30,
                "description": "Input Filter Enable"
              },
              "P31": {
                "bit": 31,
                "description": "Input Filter Enable"
              }
            },
            "IFDR": {
              "P0": {
                "bit": 0,
                "description": "Input Filter Disable"
              },
              "P1": {
                "bit": 1,
                "description": "Input Filter Disable"
              },
              "P2": {
                "bit": 2,
                "description": "Input Filter Disable"
              },
              "P3": {
                "bit": 3,
                "description": "Input Filter Disable"
              },
              "P4": {
                "bit": 4,
                "description": "Input Filter Disable"
              },
              "P5": {
                "bit": 5,
                "description": "Input Filter Disable"
              },
              "P6": {
                "bit": 6,
                "description": "Input Filter Disable"
              },
              "P7": {
                "bit": 7,
                "description": "Input Filter Disable"
              },
              "P8": {
                "bit": 8,
                "description": "Input Filter Disable"
              },
              "P9": {
                "bit": 9,
                "description": "Input Filter Disable"
              },
              "P10": {
                "bit": 10,
                "description": "Input Filter Disable"
              },
              "P11": {
                "bit": 11,
                "description": "Input Filter Disable"
              },
              "P12": {
                "bit": 12,
                "description": "Input Filter Disable"
              },
              "P13": {
                "bit": 13,
                "description": "Input Filter Disable"
              },
              "P14": {
                "bit": 14,
                "description": "Input Filter Disable"
              },
              "P15": {
                "bit": 15,
                "description": "Input Filter Disable"
              },
              "P16": {
                "bit": 16,
                "description": "Input Filter Disable"
              },
              "P17": {
                "bit": 17,
                "description": "Input Filter Disable"
              },
              "P18": {
                "bit": 18,
                "description": "Input Filter Disable"
              },
              "P19": {
                "bit": 19,
                "description": "Input Filter Disable"
              },
              "P20": {
                "bit": 20,
                "description": "Input Filter Disable"
              },
              "P21": {
                "bit": 21,
                "description": "Input Filter Disable"
              },
              "P22": {
                "bit": 22,
                "description": "Input Filter Disable"
              },
              "P23": {
                "bit": 23,
                "description": "Input Filter Disable"
              },
              "P24": {
                "bit": 24,
                "description": "Input Filter Disable"
              },
              "P25": {
                "bit": 25,
                "description": "Input Filter Disable"
              },
              "P26": {
                "bit": 26,
                "description": "Input Filter Disable"
              },
              "P27": {
                "bit": 27,
                "description": "Input Filter Disable"
              },
              "P28": {
                "bit": 28,
                "description": "Input Filter Disable"
              },
              "P29": {
                "bit": 29,
                "description": "Input Filter Disable"
              },
              "P30": {
                "bit": 30,
                "description": "Input Filter Disable"
              },
              "P31": {
                "bit": 31,
                "description": "Input Filter Disable"
              }
            },
            "IFSR": {
              "P0": {
                "bit": 0,
                "description": "Input Filer Status"
              },
              "P1": {
                "bit": 1,
                "description": "Input Filer Status"
              },
              "P2": {
                "bit": 2,
                "description": "Input Filer Status"
              },
              "P3": {
                "bit": 3,
                "description": "Input Filer Status"
              },
              "P4": {
                "bit": 4,
                "description": "Input Filer Status"
              },
              "P5": {
                "bit": 5,
                "description": "Input Filer Status"
              },
              "P6": {
                "bit": 6,
                "description": "Input Filer Status"
              },
              "P7": {
                "bit": 7,
                "description": "Input Filer Status"
              },
              "P8": {
                "bit": 8,
                "description": "Input Filer Status"
              },
              "P9": {
                "bit": 9,
                "description": "Input Filer Status"
              },
              "P10": {
                "bit": 10,
                "description": "Input Filer Status"
              },
              "P11": {
                "bit": 11,
                "description": "Input Filer Status"
              },
              "P12": {
                "bit": 12,
                "description": "Input Filer Status"
              },
              "P13": {
                "bit": 13,
                "description": "Input Filer Status"
              },
              "P14": {
                "bit": 14,
                "description": "Input Filer Status"
              },
              "P15": {
                "bit": 15,
                "description": "Input Filer Status"
              },
              "P16": {
                "bit": 16,
                "description": "Input Filer Status"
              },
              "P17": {
                "bit": 17,
                "description": "Input Filer Status"
              },
              "P18": {
                "bit": 18,
                "description": "Input Filer Status"
              },
              "P19": {
                "bit": 19,
                "description": "Input Filer Status"
              },
              "P20": {
                "bit": 20,
                "description": "Input Filer Status"
              },
              "P21": {
                "bit": 21,
                "description": "Input Filer Status"
              },
              "P22": {
                "bit": 22,
                "description": "Input Filer Status"
              },
              "P23": {
                "bit": 23,
                "description": "Input Filer Status"
              },
              "P24": {
                "bit": 24,
                "description": "Input Filer Status"
              },
              "P25": {
                "bit": 25,
                "description": "Input Filer Status"
              },
              "P26": {
                "bit": 26,
                "description": "Input Filer Status"
              },
              "P27": {
                "bit": 27,
                "description": "Input Filer Status"
              },
              "P28": {
                "bit": 28,
                "description": "Input Filer Status"
              },
              "P29": {
                "bit": 29,
                "description": "Input Filer Status"
              },
              "P30": {
                "bit": 30,
                "description": "Input Filer Status"
              },
              "P31": {
                "bit": 31,
                "description": "Input Filer Status"
              }
            },
            "SODR": {
              "P0": {
                "bit": 0,
                "description": "Set Output Data"
              },
              "P1": {
                "bit": 1,
                "description": "Set Output Data"
              },
              "P2": {
                "bit": 2,
                "description": "Set Output Data"
              },
              "P3": {
                "bit": 3,
                "description": "Set Output Data"
              },
              "P4": {
                "bit": 4,
                "description": "Set Output Data"
              },
              "P5": {
                "bit": 5,
                "description": "Set Output Data"
              },
              "P6": {
                "bit": 6,
                "description": "Set Output Data"
              },
              "P7": {
                "bit": 7,
                "description": "Set Output Data"
              },
              "P8": {
                "bit": 8,
                "description": "Set Output Data"
              },
              "P9": {
                "bit": 9,
                "description": "Set Output Data"
              },
              "P10": {
                "bit": 10,
                "description": "Set Output Data"
              },
              "P11": {
                "bit": 11,
                "description": "Set Output Data"
              },
              "P12": {
                "bit": 12,
                "description": "Set Output Data"
              },
              "P13": {
                "bit": 13,
                "description": "Set Output Data"
              },
              "P14": {
                "bit": 14,
                "description": "Set Output Data"
              },
              "P15": {
                "bit": 15,
                "description": "Set Output Data"
              },
              "P16": {
                "bit": 16,
                "description": "Set Output Data"
              },
              "P17": {
                "bit": 17,
                "description": "Set Output Data"
              },
              "P18": {
                "bit": 18,
                "description": "Set Output Data"
              },
              "P19": {
                "bit": 19,
                "description": "Set Output Data"
              },
              "P20": {
                "bit": 20,
                "description": "Set Output Data"
              },
              "P21": {
                "bit": 21,
                "description": "Set Output Data"
              },
              "P22": {
                "bit": 22,
                "description": "Set Output Data"
              },
              "P23": {
                "bit": 23,
                "description": "Set Output Data"
              },
              "P24": {
                "bit": 24,
                "description": "Set Output Data"
              },
              "P25": {
                "bit": 25,
                "description": "Set Output Data"
              },
              "P26": {
                "bit": 26,
                "description": "Set Output Data"
              },
              "P27": {
                "bit": 27,
                "description": "Set Output Data"
              },
              "P28": {
                "bit": 28,
                "description": "Set Output Data"
              },
              "P29": {
                "bit": 29,
                "description": "Set Output Data"
              },
              "P30": {
                "bit": 30,
                "description": "Set Output Data"
              },
              "P31": {
                "bit": 31,
                "description": "Set Output Data"
              }
            },
            "CODR": {
              "P0": {
                "bit": 0,
                "description": "Clear Output Data"
              },
              "P1": {
                "bit": 1,
                "description": "Clear Output Data"
              },
              "P2": {
                "bit": 2,
                "description": "Clear Output Data"
              },
              "P3": {
                "bit": 3,
                "description": "Clear Output Data"
              },
              "P4": {
                "bit": 4,
                "description": "Clear Output Data"
              },
              "P5": {
                "bit": 5,
                "description": "Clear Output Data"
              },
              "P6": {
                "bit": 6,
                "description": "Clear Output Data"
              },
              "P7": {
                "bit": 7,
                "description": "Clear Output Data"
              },
              "P8": {
                "bit": 8,
                "description": "Clear Output Data"
              },
              "P9": {
                "bit": 9,
                "description": "Clear Output Data"
              },
              "P10": {
                "bit": 10,
                "description": "Clear Output Data"
              },
              "P11": {
                "bit": 11,
                "description": "Clear Output Data"
              },
              "P12": {
                "bit": 12,
                "description": "Clear Output Data"
              },
              "P13": {
                "bit": 13,
                "description": "Clear Output Data"
              },
              "P14": {
                "bit": 14,
                "description": "Clear Output Data"
              },
              "P15": {
                "bit": 15,
                "description": "Clear Output Data"
              },
              "P16": {
                "bit": 16,
                "description": "Clear Output Data"
              },
              "P17": {
                "bit": 17,
                "description": "Clear Output Data"
              },
              "P18": {
                "bit": 18,
                "description": "Clear Output Data"
              },
              "P19": {
                "bit": 19,
                "description": "Clear Output Data"
              },
              "P20": {
                "bit": 20,
                "description": "Clear Output Data"
              },
              "P21": {
                "bit": 21,
                "description": "Clear Output Data"
              },
              "P22": {
                "bit": 22,
                "description": "Clear Output Data"
              },
              "P23": {
                "bit": 23,
                "description": "Clear Output Data"
              },
              "P24": {
                "bit": 24,
                "description": "Clear Output Data"
              },
              "P25": {
                "bit": 25,
                "description": "Clear Output Data"
              },
              "P26": {
                "bit": 26,
                "description": "Clear Output Data"
              },
              "P27": {
                "bit": 27,
                "description": "Clear Output Data"
              },
              "P28": {
                "bit": 28,
                "description": "Clear Output Data"
              },
              "P29": {
                "bit": 29,
                "description": "Clear Output Data"
              },
              "P30": {
                "bit": 30,
                "description": "Clear Output Data"
              },
              "P31": {
                "bit": 31,
                "description": "Clear Output Data"
              }
            },
            "ODSR": {
              "P0": {
                "bit": 0,
                "description": "Output Data Status"
              },
              "P1": {
                "bit": 1,
                "description": "Output Data Status"
              },
              "P2": {
                "bit": 2,
                "description": "Output Data Status"
              },
              "P3": {
                "bit": 3,
                "description": "Output Data Status"
              },
              "P4": {
                "bit": 4,
                "description": "Output Data Status"
              },
              "P5": {
                "bit": 5,
                "description": "Output Data Status"
              },
              "P6": {
                "bit": 6,
                "description": "Output Data Status"
              },
              "P7": {
                "bit": 7,
                "description": "Output Data Status"
              },
              "P8": {
                "bit": 8,
                "description": "Output Data Status"
              },
              "P9": {
                "bit": 9,
                "description": "Output Data Status"
              },
              "P10": {
                "bit": 10,
                "description": "Output Data Status"
              },
              "P11": {
                "bit": 11,
                "description": "Output Data Status"
              },
              "P12": {
                "bit": 12,
                "description": "Output Data Status"
              },
              "P13": {
                "bit": 13,
                "description": "Output Data Status"
              },
              "P14": {
                "bit": 14,
                "description": "Output Data Status"
              },
              "P15": {
                "bit": 15,
                "description": "Output Data Status"
              },
              "P16": {
                "bit": 16,
                "description": "Output Data Status"
              },
              "P17": {
                "bit": 17,
                "description": "Output Data Status"
              },
              "P18": {
                "bit": 18,
                "description": "Output Data Status"
              },
              "P19": {
                "bit": 19,
                "description": "Output Data Status"
              },
              "P20": {
                "bit": 20,
                "description": "Output Data Status"
              },
              "P21": {
                "bit": 21,
                "description": "Output Data Status"
              },
              "P22": {
                "bit": 22,
                "description": "Output Data Status"
              },
              "P23": {
                "bit": 23,
                "description": "Output Data Status"
              },
              "P24": {
                "bit": 24,
                "description": "Output Data Status"
              },
              "P25": {
                "bit": 25,
                "description": "Output Data Status"
              },
              "P26": {
                "bit": 26,
                "description": "Output Data Status"
              },
              "P27": {
                "bit": 27,
                "description": "Output Data Status"
              },
              "P28": {
                "bit": 28,
                "description": "Output Data Status"
              },
              "P29": {
                "bit": 29,
                "description": "Output Data Status"
              },
              "P30": {
                "bit": 30,
                "description": "Output Data Status"
              },
              "P31": {
                "bit": 31,
                "description": "Output Data Status"
              }
            },
            "PDSR": {
              "P0": {
                "bit": 0,
                "description": "Output Data Status"
              },
              "P1": {
                "bit": 1,
                "description": "Output Data Status"
              },
              "P2": {
                "bit": 2,
                "description": "Output Data Status"
              },
              "P3": {
                "bit": 3,
                "description": "Output Data Status"
              },
              "P4": {
                "bit": 4,
                "description": "Output Data Status"
              },
              "P5": {
                "bit": 5,
                "description": "Output Data Status"
              },
              "P6": {
                "bit": 6,
                "description": "Output Data Status"
              },
              "P7": {
                "bit": 7,
                "description": "Output Data Status"
              },
              "P8": {
                "bit": 8,
                "description": "Output Data Status"
              },
              "P9": {
                "bit": 9,
                "description": "Output Data Status"
              },
              "P10": {
                "bit": 10,
                "description": "Output Data Status"
              },
              "P11": {
                "bit": 11,
                "description": "Output Data Status"
              },
              "P12": {
                "bit": 12,
                "description": "Output Data Status"
              },
              "P13": {
                "bit": 13,
                "description": "Output Data Status"
              },
              "P14": {
                "bit": 14,
                "description": "Output Data Status"
              },
              "P15": {
                "bit": 15,
                "description": "Output Data Status"
              },
              "P16": {
                "bit": 16,
                "description": "Output Data Status"
              },
              "P17": {
                "bit": 17,
                "description": "Output Data Status"
              },
              "P18": {
                "bit": 18,
                "description": "Output Data Status"
              },
              "P19": {
                "bit": 19,
                "description": "Output Data Status"
              },
              "P20": {
                "bit": 20,
                "description": "Output Data Status"
              },
              "P21": {
                "bit": 21,
                "description": "Output Data Status"
              },
              "P22": {
                "bit": 22,
                "description": "Output Data Status"
              },
              "P23": {
                "bit": 23,
                "description": "Output Data Status"
              },
              "P24": {
                "bit": 24,
                "description": "Output Data Status"
              },
              "P25": {
                "bit": 25,
                "description": "Output Data Status"
              },
              "P26": {
                "bit": 26,
                "description": "Output Data Status"
              },
              "P27": {
                "bit": 27,
                "description": "Output Data Status"
              },
              "P28": {
                "bit": 28,
                "description": "Output Data Status"
              },
              "P29": {
                "bit": 29,
                "description": "Output Data Status"
              },
              "P30": {
                "bit": 30,
                "description": "Output Data Status"
              },
              "P31": {
                "bit": 31,
                "description": "Output Data Status"
              }
            },
            "IER": {
              "P0": {
                "bit": 0,
                "description": "Input Change Interrupt Enable"
              },
              "P1": {
                "bit": 1,
                "description": "Input Change Interrupt Enable"
              },
              "P2": {
                "bit": 2,
                "description": "Input Change Interrupt Enable"
              },
              "P3": {
                "bit": 3,
                "description": "Input Change Interrupt Enable"
              },
              "P4": {
                "bit": 4,
                "description": "Input Change Interrupt Enable"
              },
              "P5": {
                "bit": 5,
                "description": "Input Change Interrupt Enable"
              },
              "P6": {
                "bit": 6,
                "description": "Input Change Interrupt Enable"
              },
              "P7": {
                "bit": 7,
                "description": "Input Change Interrupt Enable"
              },
              "P8": {
                "bit": 8,
                "description": "Input Change Interrupt Enable"
              },
              "P9": {
                "bit": 9,
                "description": "Input Change Interrupt Enable"
              },
              "P10": {
                "bit": 10,
                "description": "Input Change Interrupt Enable"
              },
              "P11": {
                "bit": 11,
                "description": "Input Change Interrupt Enable"
              },
              "P12": {
                "bit": 12,
                "description": "Input Change Interrupt Enable"
              },
              "P13": {
                "bit": 13,
                "description": "Input Change Interrupt Enable"
              },
              "P14": {
                "bit": 14,
                "description": "Input Change Interrupt Enable"
              },
              "P15": {
                "bit": 15,
                "description": "Input Change Interrupt Enable"
              },
              "P16": {
                "bit": 16,
                "description": "Input Change Interrupt Enable"
              },
              "P17": {
                "bit": 17,
                "description": "Input Change Interrupt Enable"
              },
              "P18": {
                "bit": 18,
                "description": "Input Change Interrupt Enable"
              },
              "P19": {
                "bit": 19,
                "description": "Input Change Interrupt Enable"
              },
              "P20": {
                "bit": 20,
                "description": "Input Change Interrupt Enable"
              },
              "P21": {
                "bit": 21,
                "description": "Input Change Interrupt Enable"
              },
              "P22": {
                "bit": 22,
                "description": "Input Change Interrupt Enable"
              },
              "P23": {
                "bit": 23,
                "description": "Input Change Interrupt Enable"
              },
              "P24": {
                "bit": 24,
                "description": "Input Change Interrupt Enable"
              },
              "P25": {
                "bit": 25,
                "description": "Input Change Interrupt Enable"
              },
              "P26": {
                "bit": 26,
                "description": "Input Change Interrupt Enable"
              },
              "P27": {
                "bit": 27,
                "description": "Input Change Interrupt Enable"
              },
              "P28": {
                "bit": 28,
                "description": "Input Change Interrupt Enable"
              },
              "P29": {
                "bit": 29,
                "description": "Input Change Interrupt Enable"
              },
              "P30": {
                "bit": 30,
                "description": "Input Change Interrupt Enable"
              },
              "P31": {
                "bit": 31,
                "description": "Input Change Interrupt Enable"
              }
            },
            "IDR": {
              "P0": {
                "bit": 0,
                "description": "Input Change Interrupt Disable"
              },
              "P1": {
                "bit": 1,
                "description": "Input Change Interrupt Disable"
              },
              "P2": {
                "bit": 2,
                "description": "Input Change Interrupt Disable"
              },
              "P3": {
                "bit": 3,
                "description": "Input Change Interrupt Disable"
              },
              "P4": {
                "bit": 4,
                "description": "Input Change Interrupt Disable"
              },
              "P5": {
                "bit": 5,
                "description": "Input Change Interrupt Disable"
              },
              "P6": {
                "bit": 6,
                "description": "Input Change Interrupt Disable"
              },
              "P7": {
                "bit": 7,
                "description": "Input Change Interrupt Disable"
              },
              "P8": {
                "bit": 8,
                "description": "Input Change Interrupt Disable"
              },
              "P9": {
                "bit": 9,
                "description": "Input Change Interrupt Disable"
              },
              "P10": {
                "bit": 10,
                "description": "Input Change Interrupt Disable"
              },
              "P11": {
                "bit": 11,
                "description": "Input Change Interrupt Disable"
              },
              "P12": {
                "bit": 12,
                "description": "Input Change Interrupt Disable"
              },
              "P13": {
                "bit": 13,
                "description": "Input Change Interrupt Disable"
              },
              "P14": {
                "bit": 14,
                "description": "Input Change Interrupt Disable"
              },
              "P15": {
                "bit": 15,
                "description": "Input Change Interrupt Disable"
              },
              "P16": {
                "bit": 16,
                "description": "Input Change Interrupt Disable"
              },
              "P17": {
                "bit": 17,
                "description": "Input Change Interrupt Disable"
              },
              "P18": {
                "bit": 18,
                "description": "Input Change Interrupt Disable"
              },
              "P19": {
                "bit": 19,
                "description": "Input Change Interrupt Disable"
              },
              "P20": {
                "bit": 20,
                "description": "Input Change Interrupt Disable"
              },
              "P21": {
                "bit": 21,
                "description": "Input Change Interrupt Disable"
              },
              "P22": {
                "bit": 22,
                "description": "Input Change Interrupt Disable"
              },
              "P23": {
                "bit": 23,
                "description": "Input Change Interrupt Disable"
              },
              "P24": {
                "bit": 24,
                "description": "Input Change Interrupt Disable"
              },
              "P25": {
                "bit": 25,
                "description": "Input Change Interrupt Disable"
              },
              "P26": {
                "bit": 26,
                "description": "Input Change Interrupt Disable"
              },
              "P27": {
                "bit": 27,
                "description": "Input Change Interrupt Disable"
              },
              "P28": {
                "bit": 28,
                "description": "Input Change Interrupt Disable"
              },
              "P29": {
                "bit": 29,
                "description": "Input Change Interrupt Disable"
              },
              "P30": {
                "bit": 30,
                "description": "Input Change Interrupt Disable"
              },
              "P31": {
                "bit": 31,
                "description": "Input Change Interrupt Disable"
              }
            },
            "IMR": {
              "P0": {
                "bit": 0,
                "description": "Input Change Interrupt Mask"
              },
              "P1": {
                "bit": 1,
                "description": "Input Change Interrupt Mask"
              },
              "P2": {
                "bit": 2,
                "description": "Input Change Interrupt Mask"
              },
              "P3": {
                "bit": 3,
                "description": "Input Change Interrupt Mask"
              },
              "P4": {
                "bit": 4,
                "description": "Input Change Interrupt Mask"
              },
              "P5": {
                "bit": 5,
                "description": "Input Change Interrupt Mask"
              },
              "P6": {
                "bit": 6,
                "description": "Input Change Interrupt Mask"
              },
              "P7": {
                "bit": 7,
                "description": "Input Change Interrupt Mask"
              },
              "P8": {
                "bit": 8,
                "description": "Input Change Interrupt Mask"
              },
              "P9": {
                "bit": 9,
                "description": "Input Change Interrupt Mask"
              },
              "P10": {
                "bit": 10,
                "description": "Input Change Interrupt Mask"
              },
              "P11": {
                "bit": 11,
                "description": "Input Change Interrupt Mask"
              },
              "P12": {
                "bit": 12,
                "description": "Input Change Interrupt Mask"
              },
              "P13": {
                "bit": 13,
                "description": "Input Change Interrupt Mask"
              },
              "P14": {
                "bit": 14,
                "description": "Input Change Interrupt Mask"
              },
              "P15": {
                "bit": 15,
                "description": "Input Change Interrupt Mask"
              },
              "P16": {
                "bit": 16,
                "description": "Input Change Interrupt Mask"
              },
              "P17": {
                "bit": 17,
                "description": "Input Change Interrupt Mask"
              },
              "P18": {
                "bit": 18,
                "description": "Input Change Interrupt Mask"
              },
              "P19": {
                "bit": 19,
                "description": "Input Change Interrupt Mask"
              },
              "P20": {
                "bit": 20,
                "description": "Input Change Interrupt Mask"
              },
              "P21": {
                "bit": 21,
                "description": "Input Change Interrupt Mask"
              },
              "P22": {
                "bit": 22,
                "description": "Input Change Interrupt Mask"
              },
              "P23": {
                "bit": 23,
                "description": "Input Change Interrupt Mask"
              },
              "P24": {
                "bit": 24,
                "description": "Input Change Interrupt Mask"
              },
              "P25": {
                "bit": 25,
                "description": "Input Change Interrupt Mask"
              },
              "P26": {
                "bit": 26,
                "description": "Input Change Interrupt Mask"
              },
              "P27": {
                "bit": 27,
                "description": "Input Change Interrupt Mask"
              },
              "P28": {
                "bit": 28,
                "description": "Input Change Interrupt Mask"
              },
              "P29": {
                "bit": 29,
                "description": "Input Change Interrupt Mask"
              },
              "P30": {
                "bit": 30,
                "description": "Input Change Interrupt Mask"
              },
              "P31": {
                "bit": 31,
                "description": "Input Change Interrupt Mask"
              }
            },
            "ISR": {
              "P0": {
                "bit": 0,
                "description": "Input Change Interrupt Status"
              },
              "P1": {
                "bit": 1,
                "description": "Input Change Interrupt Status"
              },
              "P2": {
                "bit": 2,
                "description": "Input Change Interrupt Status"
              },
              "P3": {
                "bit": 3,
                "description": "Input Change Interrupt Status"
              },
              "P4": {
                "bit": 4,
                "description": "Input Change Interrupt Status"
              },
              "P5": {
                "bit": 5,
                "description": "Input Change Interrupt Status"
              },
              "P6": {
                "bit": 6,
                "description": "Input Change Interrupt Status"
              },
              "P7": {
                "bit": 7,
                "description": "Input Change Interrupt Status"
              },
              "P8": {
                "bit": 8,
                "description": "Input Change Interrupt Status"
              },
              "P9": {
                "bit": 9,
                "description": "Input Change Interrupt Status"
              },
              "P10": {
                "bit": 10,
                "description": "Input Change Interrupt Status"
              },
              "P11": {
                "bit": 11,
                "description": "Input Change Interrupt Status"
              },
              "P12": {
                "bit": 12,
                "description": "Input Change Interrupt Status"
              },
              "P13": {
                "bit": 13,
                "description": "Input Change Interrupt Status"
              },
              "P14": {
                "bit": 14,
                "description": "Input Change Interrupt Status"
              },
              "P15": {
                "bit": 15,
                "description": "Input Change Interrupt Status"
              },
              "P16": {
                "bit": 16,
                "description": "Input Change Interrupt Status"
              },
              "P17": {
                "bit": 17,
                "description": "Input Change Interrupt Status"
              },
              "P18": {
                "bit": 18,
                "description": "Input Change Interrupt Status"
              },
              "P19": {
                "bit": 19,
                "description": "Input Change Interrupt Status"
              },
              "P20": {
                "bit": 20,
                "description": "Input Change Interrupt Status"
              },
              "P21": {
                "bit": 21,
                "description": "Input Change Interrupt Status"
              },
              "P22": {
                "bit": 22,
                "description": "Input Change Interrupt Status"
              },
              "P23": {
                "bit": 23,
                "description": "Input Change Interrupt Status"
              },
              "P24": {
                "bit": 24,
                "description": "Input Change Interrupt Status"
              },
              "P25": {
                "bit": 25,
                "description": "Input Change Interrupt Status"
              },
              "P26": {
                "bit": 26,
                "description": "Input Change Interrupt Status"
              },
              "P27": {
                "bit": 27,
                "description": "Input Change Interrupt Status"
              },
              "P28": {
                "bit": 28,
                "description": "Input Change Interrupt Status"
              },
              "P29": {
                "bit": 29,
                "description": "Input Change Interrupt Status"
              },
              "P30": {
                "bit": 30,
                "description": "Input Change Interrupt Status"
              },
              "P31": {
                "bit": 31,
                "description": "Input Change Interrupt Status"
              }
            },
            "MDER": {
              "P0": {
                "bit": 0,
                "description": "Multi Drive Enable."
              },
              "P1": {
                "bit": 1,
                "description": "Multi Drive Enable."
              },
              "P2": {
                "bit": 2,
                "description": "Multi Drive Enable."
              },
              "P3": {
                "bit": 3,
                "description": "Multi Drive Enable."
              },
              "P4": {
                "bit": 4,
                "description": "Multi Drive Enable."
              },
              "P5": {
                "bit": 5,
                "description": "Multi Drive Enable."
              },
              "P6": {
                "bit": 6,
                "description": "Multi Drive Enable."
              },
              "P7": {
                "bit": 7,
                "description": "Multi Drive Enable."
              },
              "P8": {
                "bit": 8,
                "description": "Multi Drive Enable."
              },
              "P9": {
                "bit": 9,
                "description": "Multi Drive Enable."
              },
              "P10": {
                "bit": 10,
                "description": "Multi Drive Enable."
              },
              "P11": {
                "bit": 11,
                "description": "Multi Drive Enable."
              },
              "P12": {
                "bit": 12,
                "description": "Multi Drive Enable."
              },
              "P13": {
                "bit": 13,
                "description": "Multi Drive Enable."
              },
              "P14": {
                "bit": 14,
                "description": "Multi Drive Enable."
              },
              "P15": {
                "bit": 15,
                "description": "Multi Drive Enable."
              },
              "P16": {
                "bit": 16,
                "description": "Multi Drive Enable."
              },
              "P17": {
                "bit": 17,
                "description": "Multi Drive Enable."
              },
              "P18": {
                "bit": 18,
                "description": "Multi Drive Enable."
              },
              "P19": {
                "bit": 19,
                "description": "Multi Drive Enable."
              },
              "P20": {
                "bit": 20,
                "description": "Multi Drive Enable."
              },
              "P21": {
                "bit": 21,
                "description": "Multi Drive Enable."
              },
              "P22": {
                "bit": 22,
                "description": "Multi Drive Enable."
              },
              "P23": {
                "bit": 23,
                "description": "Multi Drive Enable."
              },
              "P24": {
                "bit": 24,
                "description": "Multi Drive Enable."
              },
              "P25": {
                "bit": 25,
                "description": "Multi Drive Enable."
              },
              "P26": {
                "bit": 26,
                "description": "Multi Drive Enable."
              },
              "P27": {
                "bit": 27,
                "description": "Multi Drive Enable."
              },
              "P28": {
                "bit": 28,
                "description": "Multi Drive Enable."
              },
              "P29": {
                "bit": 29,
                "description": "Multi Drive Enable."
              },
              "P30": {
                "bit": 30,
                "description": "Multi Drive Enable."
              },
              "P31": {
                "bit": 31,
                "description": "Multi Drive Enable."
              }
            },
            "MDDR": {
              "P0": {
                "bit": 0,
                "description": "Multi Drive Disable."
              },
              "P1": {
                "bit": 1,
                "description": "Multi Drive Disable."
              },
              "P2": {
                "bit": 2,
                "description": "Multi Drive Disable."
              },
              "P3": {
                "bit": 3,
                "description": "Multi Drive Disable."
              },
              "P4": {
                "bit": 4,
                "description": "Multi Drive Disable."
              },
              "P5": {
                "bit": 5,
                "description": "Multi Drive Disable."
              },
              "P6": {
                "bit": 6,
                "description": "Multi Drive Disable."
              },
              "P7": {
                "bit": 7,
                "description": "Multi Drive Disable."
              },
              "P8": {
                "bit": 8,
                "description": "Multi Drive Disable."
              },
              "P9": {
                "bit": 9,
                "description": "Multi Drive Disable."
              },
              "P10": {
                "bit": 10,
                "description": "Multi Drive Disable."
              },
              "P11": {
                "bit": 11,
                "description": "Multi Drive Disable."
              },
              "P12": {
                "bit": 12,
                "description": "Multi Drive Disable."
              },
              "P13": {
                "bit": 13,
                "description": "Multi Drive Disable."
              },
              "P14": {
                "bit": 14,
                "description": "Multi Drive Disable."
              },
              "P15": {
                "bit": 15,
                "description": "Multi Drive Disable."
              },
              "P16": {
                "bit": 16,
                "description": "Multi Drive Disable."
              },
              "P17": {
                "bit": 17,
                "description": "Multi Drive Disable."
              },
              "P18": {
                "bit": 18,
                "description": "Multi Drive Disable."
              },
              "P19": {
                "bit": 19,
                "description": "Multi Drive Disable."
              },
              "P20": {
                "bit": 20,
                "description": "Multi Drive Disable."
              },
              "P21": {
                "bit": 21,
                "description": "Multi Drive Disable."
              },
              "P22": {
                "bit": 22,
                "description": "Multi Drive Disable."
              },
              "P23": {
                "bit": 23,
                "description": "Multi Drive Disable."
              },
              "P24": {
                "bit": 24,
                "description": "Multi Drive Disable."
              },
              "P25": {
                "bit": 25,
                "description": "Multi Drive Disable."
              },
              "P26": {
                "bit": 26,
                "description": "Multi Drive Disable."
              },
              "P27": {
                "bit": 27,
                "description": "Multi Drive Disable."
              },
              "P28": {
                "bit": 28,
                "description": "Multi Drive Disable."
              },
              "P29": {
                "bit": 29,
                "description": "Multi Drive Disable."
              },
              "P30": {
                "bit": 30,
                "description": "Multi Drive Disable."
              },
              "P31": {
                "bit": 31,
                "description": "Multi Drive Disable."
              }
            },
            "MDSR": {
              "P0": {
                "bit": 0,
                "description": "Multi Drive Status."
              },
              "P1": {
                "bit": 1,
                "description": "Multi Drive Status."
              },
              "P2": {
                "bit": 2,
                "description": "Multi Drive Status."
              },
              "P3": {
                "bit": 3,
                "description": "Multi Drive Status."
              },
              "P4": {
                "bit": 4,
                "description": "Multi Drive Status."
              },
              "P5": {
                "bit": 5,
                "description": "Multi Drive Status."
              },
              "P6": {
                "bit": 6,
                "description": "Multi Drive Status."
              },
              "P7": {
                "bit": 7,
                "description": "Multi Drive Status."
              },
              "P8": {
                "bit": 8,
                "description": "Multi Drive Status."
              },
              "P9": {
                "bit": 9,
                "description": "Multi Drive Status."
              },
              "P10": {
                "bit": 10,
                "description": "Multi Drive Status."
              },
              "P11": {
                "bit": 11,
                "description": "Multi Drive Status."
              },
              "P12": {
                "bit": 12,
                "description": "Multi Drive Status."
              },
              "P13": {
                "bit": 13,
                "description": "Multi Drive Status."
              },
              "P14": {
                "bit": 14,
                "description": "Multi Drive Status."
              },
              "P15": {
                "bit": 15,
                "description": "Multi Drive Status."
              },
              "P16": {
                "bit": 16,
                "description": "Multi Drive Status."
              },
              "P17": {
                "bit": 17,
                "description": "Multi Drive Status."
              },
              "P18": {
                "bit": 18,
                "description": "Multi Drive Status."
              },
              "P19": {
                "bit": 19,
                "description": "Multi Drive Status."
              },
              "P20": {
                "bit": 20,
                "description": "Multi Drive Status."
              },
              "P21": {
                "bit": 21,
                "description": "Multi Drive Status."
              },
              "P22": {
                "bit": 22,
                "description": "Multi Drive Status."
              },
              "P23": {
                "bit": 23,
                "description": "Multi Drive Status."
              },
              "P24": {
                "bit": 24,
                "description": "Multi Drive Status."
              },
              "P25": {
                "bit": 25,
                "description": "Multi Drive Status."
              },
              "P26": {
                "bit": 26,
                "description": "Multi Drive Status."
              },
              "P27": {
                "bit": 27,
                "description": "Multi Drive Status."
              },
              "P28": {
                "bit": 28,
                "description": "Multi Drive Status."
              },
              "P29": {
                "bit": 29,
                "description": "Multi Drive Status."
              },
              "P30": {
                "bit": 30,
                "description": "Multi Drive Status."
              },
              "P31": {
                "bit": 31,
                "description": "Multi Drive Status."
              }
            },
            "PUDR": {
              "P0": {
                "bit": 0,
                "description": "Pull Up Disable."
              },
              "P1": {
                "bit": 1,
                "description": "Pull Up Disable."
              },
              "P2": {
                "bit": 2,
                "description": "Pull Up Disable."
              },
              "P3": {
                "bit": 3,
                "description": "Pull Up Disable."
              },
              "P4": {
                "bit": 4,
                "description": "Pull Up Disable."
              },
              "P5": {
                "bit": 5,
                "description": "Pull Up Disable."
              },
              "P6": {
                "bit": 6,
                "description": "Pull Up Disable."
              },
              "P7": {
                "bit": 7,
                "description": "Pull Up Disable."
              },
              "P8": {
                "bit": 8,
                "description": "Pull Up Disable."
              },
              "P9": {
                "bit": 9,
                "description": "Pull Up Disable."
              },
              "P10": {
                "bit": 10,
                "description": "Pull Up Disable."
              },
              "P11": {
                "bit": 11,
                "description": "Pull Up Disable."
              },
              "P12": {
                "bit": 12,
                "description": "Pull Up Disable."
              },
              "P13": {
                "bit": 13,
                "description": "Pull Up Disable."
              },
              "P14": {
                "bit": 14,
                "description": "Pull Up Disable."
              },
              "P15": {
                "bit": 15,
                "description": "Pull Up Disable."
              },
              "P16": {
                "bit": 16,
                "description": "Pull Up Disable."
              },
              "P17": {
                "bit": 17,
                "description": "Pull Up Disable."
              },
              "P18": {
                "bit": 18,
                "description": "Pull Up Disable."
              },
              "P19": {
                "bit": 19,
                "description": "Pull Up Disable."
              },
              "P20": {
                "bit": 20,
                "description": "Pull Up Disable."
              },
              "P21": {
                "bit": 21,
                "description": "Pull Up Disable."
              },
              "P22": {
                "bit": 22,
                "description": "Pull Up Disable."
              },
              "P23": {
                "bit": 23,
                "description": "Pull Up Disable."
              },
              "P24": {
                "bit": 24,
                "description": "Pull Up Disable."
              },
              "P25": {
                "bit": 25,
                "description": "Pull Up Disable."
              },
              "P26": {
                "bit": 26,
                "description": "Pull Up Disable."
              },
              "P27": {
                "bit": 27,
                "description": "Pull Up Disable."
              },
              "P28": {
                "bit": 28,
                "description": "Pull Up Disable."
              },
              "P29": {
                "bit": 29,
                "description": "Pull Up Disable."
              },
              "P30": {
                "bit": 30,
                "description": "Pull Up Disable."
              },
              "P31": {
                "bit": 31,
                "description": "Pull Up Disable."
              }
            },
            "PUER": {
              "P0": {
                "bit": 0,
                "description": "Pull Up Enable."
              },
              "P1": {
                "bit": 1,
                "description": "Pull Up Enable."
              },
              "P2": {
                "bit": 2,
                "description": "Pull Up Enable."
              },
              "P3": {
                "bit": 3,
                "description": "Pull Up Enable."
              },
              "P4": {
                "bit": 4,
                "description": "Pull Up Enable."
              },
              "P5": {
                "bit": 5,
                "description": "Pull Up Enable."
              },
              "P6": {
                "bit": 6,
                "description": "Pull Up Enable."
              },
              "P7": {
                "bit": 7,
                "description": "Pull Up Enable."
              },
              "P8": {
                "bit": 8,
                "description": "Pull Up Enable."
              },
              "P9": {
                "bit": 9,
                "description": "Pull Up Enable."
              },
              "P10": {
                "bit": 10,
                "description": "Pull Up Enable."
              },
              "P11": {
                "bit": 11,
                "description": "Pull Up Enable."
              },
              "P12": {
                "bit": 12,
                "description": "Pull Up Enable."
              },
              "P13": {
                "bit": 13,
                "description": "Pull Up Enable."
              },
              "P14": {
                "bit": 14,
                "description": "Pull Up Enable."
              },
              "P15": {
                "bit": 15,
                "description": "Pull Up Enable."
              },
              "P16": {
                "bit": 16,
                "description": "Pull Up Enable."
              },
              "P17": {
                "bit": 17,
                "description": "Pull Up Enable."
              },
              "P18": {
                "bit": 18,
                "description": "Pull Up Enable."
              },
              "P19": {
                "bit": 19,
                "description": "Pull Up Enable."
              },
              "P20": {
                "bit": 20,
                "description": "Pull Up Enable."
              },
              "P21": {
                "bit": 21,
                "description": "Pull Up Enable."
              },
              "P22": {
                "bit": 22,
                "description": "Pull Up Enable."
              },
              "P23": {
                "bit": 23,
                "description": "Pull Up Enable."
              },
              "P24": {
                "bit": 24,
                "description": "Pull Up Enable."
              },
              "P25": {
                "bit": 25,
                "description": "Pull Up Enable."
              },
              "P26": {
                "bit": 26,
                "description": "Pull Up Enable."
              },
              "P27": {
                "bit": 27,
                "description": "Pull Up Enable."
              },
              "P28": {
                "bit": 28,
                "description": "Pull Up Enable."
              },
              "P29": {
                "bit": 29,
                "description": "Pull Up Enable."
              },
              "P30": {
                "bit": 30,
                "description": "Pull Up Enable."
              },
              "P31": {
                "bit": 31,
                "description": "Pull Up Enable."
              }
            },
            "PUSR": {
              "P0": {
                "bit": 0,
                "description": "Pull Up Status."
              },
              "P1": {
                "bit": 1,
                "description": "Pull Up Status."
              },
              "P2": {
                "bit": 2,
                "description": "Pull Up Status."
              },
              "P3": {
                "bit": 3,
                "description": "Pull Up Status."
              },
              "P4": {
                "bit": 4,
                "description": "Pull Up Status."
              },
              "P5": {
                "bit": 5,
                "description": "Pull Up Status."
              },
              "P6": {
                "bit": 6,
                "description": "Pull Up Status."
              },
              "P7": {
                "bit": 7,
                "description": "Pull Up Status."
              },
              "P8": {
                "bit": 8,
                "description": "Pull Up Status."
              },
              "P9": {
                "bit": 9,
                "description": "Pull Up Status."
              },
              "P10": {
                "bit": 10,
                "description": "Pull Up Status."
              },
              "P11": {
                "bit": 11,
                "description": "Pull Up Status."
              },
              "P12": {
                "bit": 12,
                "description": "Pull Up Status."
              },
              "P13": {
                "bit": 13,
                "description": "Pull Up Status."
              },
              "P14": {
                "bit": 14,
                "description": "Pull Up Status."
              },
              "P15": {
                "bit": 15,
                "description": "Pull Up Status."
              },
              "P16": {
                "bit": 16,
                "description": "Pull Up Status."
              },
              "P17": {
                "bit": 17,
                "description": "Pull Up Status."
              },
              "P18": {
                "bit": 18,
                "description": "Pull Up Status."
              },
              "P19": {
                "bit": 19,
                "description": "Pull Up Status."
              },
              "P20": {
                "bit": 20,
                "description": "Pull Up Status."
              },
              "P21": {
                "bit": 21,
                "description": "Pull Up Status."
              },
              "P22": {
                "bit": 22,
                "description": "Pull Up Status."
              },
              "P23": {
                "bit": 23,
                "description": "Pull Up Status."
              },
              "P24": {
                "bit": 24,
                "description": "Pull Up Status."
              },
              "P25": {
                "bit": 25,
                "description": "Pull Up Status."
              },
              "P26": {
                "bit": 26,
                "description": "Pull Up Status."
              },
              "P27": {
                "bit": 27,
                "description": "Pull Up Status."
              },
              "P28": {
                "bit": 28,
                "description": "Pull Up Status."
              },
              "P29": {
                "bit": 29,
                "description": "Pull Up Status."
              },
              "P30": {
                "bit": 30,
                "description": "Pull Up Status."
              },
              "P31": {
                "bit": 31,
                "description": "Pull Up Status."
              }
            },
            "ABCDSR[%s]": {
              "P0": {
                "bit": 0,
                "description": "Peripheral Select."
              },
              "P1": {
                "bit": 1,
                "description": "Peripheral Select."
              },
              "P2": {
                "bit": 2,
                "description": "Peripheral Select."
              },
              "P3": {
                "bit": 3,
                "description": "Peripheral Select."
              },
              "P4": {
                "bit": 4,
                "description": "Peripheral Select."
              },
              "P5": {
                "bit": 5,
                "description": "Peripheral Select."
              },
              "P6": {
                "bit": 6,
                "description": "Peripheral Select."
              },
              "P7": {
                "bit": 7,
                "description": "Peripheral Select."
              },
              "P8": {
                "bit": 8,
                "description": "Peripheral Select."
              },
              "P9": {
                "bit": 9,
                "description": "Peripheral Select."
              },
              "P10": {
                "bit": 10,
                "description": "Peripheral Select."
              },
              "P11": {
                "bit": 11,
                "description": "Peripheral Select."
              },
              "P12": {
                "bit": 12,
                "description": "Peripheral Select."
              },
              "P13": {
                "bit": 13,
                "description": "Peripheral Select."
              },
              "P14": {
                "bit": 14,
                "description": "Peripheral Select."
              },
              "P15": {
                "bit": 15,
                "description": "Peripheral Select."
              },
              "P16": {
                "bit": 16,
                "description": "Peripheral Select."
              },
              "P17": {
                "bit": 17,
                "description": "Peripheral Select."
              },
              "P18": {
                "bit": 18,
                "description": "Peripheral Select."
              },
              "P19": {
                "bit": 19,
                "description": "Peripheral Select."
              },
              "P20": {
                "bit": 20,
                "description": "Peripheral Select."
              },
              "P21": {
                "bit": 21,
                "description": "Peripheral Select."
              },
              "P22": {
                "bit": 22,
                "description": "Peripheral Select."
              },
              "P23": {
                "bit": 23,
                "description": "Peripheral Select."
              },
              "P24": {
                "bit": 24,
                "description": "Peripheral Select."
              },
              "P25": {
                "bit": 25,
                "description": "Peripheral Select."
              },
              "P26": {
                "bit": 26,
                "description": "Peripheral Select."
              },
              "P27": {
                "bit": 27,
                "description": "Peripheral Select."
              },
              "P28": {
                "bit": 28,
                "description": "Peripheral Select."
              },
              "P29": {
                "bit": 29,
                "description": "Peripheral Select."
              },
              "P30": {
                "bit": 30,
                "description": "Peripheral Select."
              },
              "P31": {
                "bit": 31,
                "description": "Peripheral Select."
              }
            },
            "IFSCDR": {
              "P0": {
                "bit": 0,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P1": {
                "bit": 1,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P2": {
                "bit": 2,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P3": {
                "bit": 3,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P4": {
                "bit": 4,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P5": {
                "bit": 5,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P6": {
                "bit": 6,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P7": {
                "bit": 7,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P8": {
                "bit": 8,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P9": {
                "bit": 9,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P10": {
                "bit": 10,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P11": {
                "bit": 11,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P12": {
                "bit": 12,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P13": {
                "bit": 13,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P14": {
                "bit": 14,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P15": {
                "bit": 15,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P16": {
                "bit": 16,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P17": {
                "bit": 17,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P18": {
                "bit": 18,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P19": {
                "bit": 19,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P20": {
                "bit": 20,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P21": {
                "bit": 21,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P22": {
                "bit": 22,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P23": {
                "bit": 23,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P24": {
                "bit": 24,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P25": {
                "bit": 25,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P26": {
                "bit": 26,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P27": {
                "bit": 27,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P28": {
                "bit": 28,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P29": {
                "bit": 29,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P30": {
                "bit": 30,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P31": {
                "bit": 31,
                "description": "PIO Clock Glitch Filtering Select."
              }
            },
            "IFSCER": {
              "P0": {
                "bit": 0,
                "description": "Debouncing Filtering Select."
              },
              "P1": {
                "bit": 1,
                "description": "Debouncing Filtering Select."
              },
              "P2": {
                "bit": 2,
                "description": "Debouncing Filtering Select."
              },
              "P3": {
                "bit": 3,
                "description": "Debouncing Filtering Select."
              },
              "P4": {
                "bit": 4,
                "description": "Debouncing Filtering Select."
              },
              "P5": {
                "bit": 5,
                "description": "Debouncing Filtering Select."
              },
              "P6": {
                "bit": 6,
                "description": "Debouncing Filtering Select."
              },
              "P7": {
                "bit": 7,
                "description": "Debouncing Filtering Select."
              },
              "P8": {
                "bit": 8,
                "description": "Debouncing Filtering Select."
              },
              "P9": {
                "bit": 9,
                "description": "Debouncing Filtering Select."
              },
              "P10": {
                "bit": 10,
                "description": "Debouncing Filtering Select."
              },
              "P11": {
                "bit": 11,
                "description": "Debouncing Filtering Select."
              },
              "P12": {
                "bit": 12,
                "description": "Debouncing Filtering Select."
              },
              "P13": {
                "bit": 13,
                "description": "Debouncing Filtering Select."
              },
              "P14": {
                "bit": 14,
                "description": "Debouncing Filtering Select."
              },
              "P15": {
                "bit": 15,
                "description": "Debouncing Filtering Select."
              },
              "P16": {
                "bit": 16,
                "description": "Debouncing Filtering Select."
              },
              "P17": {
                "bit": 17,
                "description": "Debouncing Filtering Select."
              },
              "P18": {
                "bit": 18,
                "description": "Debouncing Filtering Select."
              },
              "P19": {
                "bit": 19,
                "description": "Debouncing Filtering Select."
              },
              "P20": {
                "bit": 20,
                "description": "Debouncing Filtering Select."
              },
              "P21": {
                "bit": 21,
                "description": "Debouncing Filtering Select."
              },
              "P22": {
                "bit": 22,
                "description": "Debouncing Filtering Select."
              },
              "P23": {
                "bit": 23,
                "description": "Debouncing Filtering Select."
              },
              "P24": {
                "bit": 24,
                "description": "Debouncing Filtering Select."
              },
              "P25": {
                "bit": 25,
                "description": "Debouncing Filtering Select."
              },
              "P26": {
                "bit": 26,
                "description": "Debouncing Filtering Select."
              },
              "P27": {
                "bit": 27,
                "description": "Debouncing Filtering Select."
              },
              "P28": {
                "bit": 28,
                "description": "Debouncing Filtering Select."
              },
              "P29": {
                "bit": 29,
                "description": "Debouncing Filtering Select."
              },
              "P30": {
                "bit": 30,
                "description": "Debouncing Filtering Select."
              },
              "P31": {
                "bit": 31,
                "description": "Debouncing Filtering Select."
              }
            },
            "IFSCSR": {
              "P0": {
                "bit": 0,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P1": {
                "bit": 1,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P2": {
                "bit": 2,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P3": {
                "bit": 3,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P4": {
                "bit": 4,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P5": {
                "bit": 5,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P6": {
                "bit": 6,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P7": {
                "bit": 7,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P8": {
                "bit": 8,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P9": {
                "bit": 9,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P10": {
                "bit": 10,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P11": {
                "bit": 11,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P12": {
                "bit": 12,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P13": {
                "bit": 13,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P14": {
                "bit": 14,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P15": {
                "bit": 15,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P16": {
                "bit": 16,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P17": {
                "bit": 17,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P18": {
                "bit": 18,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P19": {
                "bit": 19,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P20": {
                "bit": 20,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P21": {
                "bit": 21,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P22": {
                "bit": 22,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P23": {
                "bit": 23,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P24": {
                "bit": 24,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P25": {
                "bit": 25,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P26": {
                "bit": 26,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P27": {
                "bit": 27,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P28": {
                "bit": 28,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P29": {
                "bit": 29,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P30": {
                "bit": 30,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P31": {
                "bit": 31,
                "description": "Glitch or Debouncing Filter Selection Status"
              }
            },
            "SCDR": {
              "DIV": {
                "bit": 0,
                "description": "DIV",
                "width": 14
              }
            },
            "PPDDR": {
              "P0": {
                "bit": 0,
                "description": "Pull Down Disable."
              },
              "P1": {
                "bit": 1,
                "description": "Pull Down Disable."
              },
              "P2": {
                "bit": 2,
                "description": "Pull Down Disable."
              },
              "P3": {
                "bit": 3,
                "description": "Pull Down Disable."
              },
              "P4": {
                "bit": 4,
                "description": "Pull Down Disable."
              },
              "P5": {
                "bit": 5,
                "description": "Pull Down Disable."
              },
              "P6": {
                "bit": 6,
                "description": "Pull Down Disable."
              },
              "P7": {
                "bit": 7,
                "description": "Pull Down Disable."
              },
              "P8": {
                "bit": 8,
                "description": "Pull Down Disable."
              },
              "P9": {
                "bit": 9,
                "description": "Pull Down Disable."
              },
              "P10": {
                "bit": 10,
                "description": "Pull Down Disable."
              },
              "P11": {
                "bit": 11,
                "description": "Pull Down Disable."
              },
              "P12": {
                "bit": 12,
                "description": "Pull Down Disable."
              },
              "P13": {
                "bit": 13,
                "description": "Pull Down Disable."
              },
              "P14": {
                "bit": 14,
                "description": "Pull Down Disable."
              },
              "P15": {
                "bit": 15,
                "description": "Pull Down Disable."
              },
              "P16": {
                "bit": 16,
                "description": "Pull Down Disable."
              },
              "P17": {
                "bit": 17,
                "description": "Pull Down Disable."
              },
              "P18": {
                "bit": 18,
                "description": "Pull Down Disable."
              },
              "P19": {
                "bit": 19,
                "description": "Pull Down Disable."
              },
              "P20": {
                "bit": 20,
                "description": "Pull Down Disable."
              },
              "P21": {
                "bit": 21,
                "description": "Pull Down Disable."
              },
              "P22": {
                "bit": 22,
                "description": "Pull Down Disable."
              },
              "P23": {
                "bit": 23,
                "description": "Pull Down Disable."
              },
              "P24": {
                "bit": 24,
                "description": "Pull Down Disable."
              },
              "P25": {
                "bit": 25,
                "description": "Pull Down Disable."
              },
              "P26": {
                "bit": 26,
                "description": "Pull Down Disable."
              },
              "P27": {
                "bit": 27,
                "description": "Pull Down Disable."
              },
              "P28": {
                "bit": 28,
                "description": "Pull Down Disable."
              },
              "P29": {
                "bit": 29,
                "description": "Pull Down Disable."
              },
              "P30": {
                "bit": 30,
                "description": "Pull Down Disable."
              },
              "P31": {
                "bit": 31,
                "description": "Pull Down Disable."
              }
            },
            "PPDER": {
              "P0": {
                "bit": 0,
                "description": "Pull Down Enable."
              },
              "P1": {
                "bit": 1,
                "description": "Pull Down Enable."
              },
              "P2": {
                "bit": 2,
                "description": "Pull Down Enable."
              },
              "P3": {
                "bit": 3,
                "description": "Pull Down Enable."
              },
              "P4": {
                "bit": 4,
                "description": "Pull Down Enable."
              },
              "P5": {
                "bit": 5,
                "description": "Pull Down Enable."
              },
              "P6": {
                "bit": 6,
                "description": "Pull Down Enable."
              },
              "P7": {
                "bit": 7,
                "description": "Pull Down Enable."
              },
              "P8": {
                "bit": 8,
                "description": "Pull Down Enable."
              },
              "P9": {
                "bit": 9,
                "description": "Pull Down Enable."
              },
              "P10": {
                "bit": 10,
                "description": "Pull Down Enable."
              },
              "P11": {
                "bit": 11,
                "description": "Pull Down Enable."
              },
              "P12": {
                "bit": 12,
                "description": "Pull Down Enable."
              },
              "P13": {
                "bit": 13,
                "description": "Pull Down Enable."
              },
              "P14": {
                "bit": 14,
                "description": "Pull Down Enable."
              },
              "P15": {
                "bit": 15,
                "description": "Pull Down Enable."
              },
              "P16": {
                "bit": 16,
                "description": "Pull Down Enable."
              },
              "P17": {
                "bit": 17,
                "description": "Pull Down Enable."
              },
              "P18": {
                "bit": 18,
                "description": "Pull Down Enable."
              },
              "P19": {
                "bit": 19,
                "description": "Pull Down Enable."
              },
              "P20": {
                "bit": 20,
                "description": "Pull Down Enable."
              },
              "P21": {
                "bit": 21,
                "description": "Pull Down Enable."
              },
              "P22": {
                "bit": 22,
                "description": "Pull Down Enable."
              },
              "P23": {
                "bit": 23,
                "description": "Pull Down Enable."
              },
              "P24": {
                "bit": 24,
                "description": "Pull Down Enable."
              },
              "P25": {
                "bit": 25,
                "description": "Pull Down Enable."
              },
              "P26": {
                "bit": 26,
                "description": "Pull Down Enable."
              },
              "P27": {
                "bit": 27,
                "description": "Pull Down Enable."
              },
              "P28": {
                "bit": 28,
                "description": "Pull Down Enable."
              },
              "P29": {
                "bit": 29,
                "description": "Pull Down Enable."
              },
              "P30": {
                "bit": 30,
                "description": "Pull Down Enable."
              },
              "P31": {
                "bit": 31,
                "description": "Pull Down Enable."
              }
            },
            "PPDSR": {
              "P0": {
                "bit": 0,
                "description": "Pull Down Status."
              },
              "P1": {
                "bit": 1,
                "description": "Pull Down Status."
              },
              "P2": {
                "bit": 2,
                "description": "Pull Down Status."
              },
              "P3": {
                "bit": 3,
                "description": "Pull Down Status."
              },
              "P4": {
                "bit": 4,
                "description": "Pull Down Status."
              },
              "P5": {
                "bit": 5,
                "description": "Pull Down Status."
              },
              "P6": {
                "bit": 6,
                "description": "Pull Down Status."
              },
              "P7": {
                "bit": 7,
                "description": "Pull Down Status."
              },
              "P8": {
                "bit": 8,
                "description": "Pull Down Status."
              },
              "P9": {
                "bit": 9,
                "description": "Pull Down Status."
              },
              "P10": {
                "bit": 10,
                "description": "Pull Down Status."
              },
              "P11": {
                "bit": 11,
                "description": "Pull Down Status."
              },
              "P12": {
                "bit": 12,
                "description": "Pull Down Status."
              },
              "P13": {
                "bit": 13,
                "description": "Pull Down Status."
              },
              "P14": {
                "bit": 14,
                "description": "Pull Down Status."
              },
              "P15": {
                "bit": 15,
                "description": "Pull Down Status."
              },
              "P16": {
                "bit": 16,
                "description": "Pull Down Status."
              },
              "P17": {
                "bit": 17,
                "description": "Pull Down Status."
              },
              "P18": {
                "bit": 18,
                "description": "Pull Down Status."
              },
              "P19": {
                "bit": 19,
                "description": "Pull Down Status."
              },
              "P20": {
                "bit": 20,
                "description": "Pull Down Status."
              },
              "P21": {
                "bit": 21,
                "description": "Pull Down Status."
              },
              "P22": {
                "bit": 22,
                "description": "Pull Down Status."
              },
              "P23": {
                "bit": 23,
                "description": "Pull Down Status."
              },
              "P24": {
                "bit": 24,
                "description": "Pull Down Status."
              },
              "P25": {
                "bit": 25,
                "description": "Pull Down Status."
              },
              "P26": {
                "bit": 26,
                "description": "Pull Down Status."
              },
              "P27": {
                "bit": 27,
                "description": "Pull Down Status."
              },
              "P28": {
                "bit": 28,
                "description": "Pull Down Status."
              },
              "P29": {
                "bit": 29,
                "description": "Pull Down Status."
              },
              "P30": {
                "bit": 30,
                "description": "Pull Down Status."
              },
              "P31": {
                "bit": 31,
                "description": "Pull Down Status."
              }
            },
            "OWER": {
              "P0": {
                "bit": 0,
                "description": "Output Write Enable."
              },
              "P1": {
                "bit": 1,
                "description": "Output Write Enable."
              },
              "P2": {
                "bit": 2,
                "description": "Output Write Enable."
              },
              "P3": {
                "bit": 3,
                "description": "Output Write Enable."
              },
              "P4": {
                "bit": 4,
                "description": "Output Write Enable."
              },
              "P5": {
                "bit": 5,
                "description": "Output Write Enable."
              },
              "P6": {
                "bit": 6,
                "description": "Output Write Enable."
              },
              "P7": {
                "bit": 7,
                "description": "Output Write Enable."
              },
              "P8": {
                "bit": 8,
                "description": "Output Write Enable."
              },
              "P9": {
                "bit": 9,
                "description": "Output Write Enable."
              },
              "P10": {
                "bit": 10,
                "description": "Output Write Enable."
              },
              "P11": {
                "bit": 11,
                "description": "Output Write Enable."
              },
              "P12": {
                "bit": 12,
                "description": "Output Write Enable."
              },
              "P13": {
                "bit": 13,
                "description": "Output Write Enable."
              },
              "P14": {
                "bit": 14,
                "description": "Output Write Enable."
              },
              "P15": {
                "bit": 15,
                "description": "Output Write Enable."
              },
              "P16": {
                "bit": 16,
                "description": "Output Write Enable."
              },
              "P17": {
                "bit": 17,
                "description": "Output Write Enable."
              },
              "P18": {
                "bit": 18,
                "description": "Output Write Enable."
              },
              "P19": {
                "bit": 19,
                "description": "Output Write Enable."
              },
              "P20": {
                "bit": 20,
                "description": "Output Write Enable."
              },
              "P21": {
                "bit": 21,
                "description": "Output Write Enable."
              },
              "P22": {
                "bit": 22,
                "description": "Output Write Enable."
              },
              "P23": {
                "bit": 23,
                "description": "Output Write Enable."
              },
              "P24": {
                "bit": 24,
                "description": "Output Write Enable."
              },
              "P25": {
                "bit": 25,
                "description": "Output Write Enable."
              },
              "P26": {
                "bit": 26,
                "description": "Output Write Enable."
              },
              "P27": {
                "bit": 27,
                "description": "Output Write Enable."
              },
              "P28": {
                "bit": 28,
                "description": "Output Write Enable."
              },
              "P29": {
                "bit": 29,
                "description": "Output Write Enable."
              },
              "P30": {
                "bit": 30,
                "description": "Output Write Enable."
              },
              "P31": {
                "bit": 31,
                "description": "Output Write Enable."
              }
            },
            "OWDR": {
              "P0": {
                "bit": 0,
                "description": "Output Write Disable."
              },
              "P1": {
                "bit": 1,
                "description": "Output Write Disable."
              },
              "P2": {
                "bit": 2,
                "description": "Output Write Disable."
              },
              "P3": {
                "bit": 3,
                "description": "Output Write Disable."
              },
              "P4": {
                "bit": 4,
                "description": "Output Write Disable."
              },
              "P5": {
                "bit": 5,
                "description": "Output Write Disable."
              },
              "P6": {
                "bit": 6,
                "description": "Output Write Disable."
              },
              "P7": {
                "bit": 7,
                "description": "Output Write Disable."
              },
              "P8": {
                "bit": 8,
                "description": "Output Write Disable."
              },
              "P9": {
                "bit": 9,
                "description": "Output Write Disable."
              },
              "P10": {
                "bit": 10,
                "description": "Output Write Disable."
              },
              "P11": {
                "bit": 11,
                "description": "Output Write Disable."
              },
              "P12": {
                "bit": 12,
                "description": "Output Write Disable."
              },
              "P13": {
                "bit": 13,
                "description": "Output Write Disable."
              },
              "P14": {
                "bit": 14,
                "description": "Output Write Disable."
              },
              "P15": {
                "bit": 15,
                "description": "Output Write Disable."
              },
              "P16": {
                "bit": 16,
                "description": "Output Write Disable."
              },
              "P17": {
                "bit": 17,
                "description": "Output Write Disable."
              },
              "P18": {
                "bit": 18,
                "description": "Output Write Disable."
              },
              "P19": {
                "bit": 19,
                "description": "Output Write Disable."
              },
              "P20": {
                "bit": 20,
                "description": "Output Write Disable."
              },
              "P21": {
                "bit": 21,
                "description": "Output Write Disable."
              },
              "P22": {
                "bit": 22,
                "description": "Output Write Disable."
              },
              "P23": {
                "bit": 23,
                "description": "Output Write Disable."
              },
              "P24": {
                "bit": 24,
                "description": "Output Write Disable."
              },
              "P25": {
                "bit": 25,
                "description": "Output Write Disable."
              },
              "P26": {
                "bit": 26,
                "description": "Output Write Disable."
              },
              "P27": {
                "bit": 27,
                "description": "Output Write Disable."
              },
              "P28": {
                "bit": 28,
                "description": "Output Write Disable."
              },
              "P29": {
                "bit": 29,
                "description": "Output Write Disable."
              },
              "P30": {
                "bit": 30,
                "description": "Output Write Disable."
              },
              "P31": {
                "bit": 31,
                "description": "Output Write Disable."
              }
            },
            "OWSR": {
              "P0": {
                "bit": 0,
                "description": "Output Write Status."
              },
              "P1": {
                "bit": 1,
                "description": "Output Write Status."
              },
              "P2": {
                "bit": 2,
                "description": "Output Write Status."
              },
              "P3": {
                "bit": 3,
                "description": "Output Write Status."
              },
              "P4": {
                "bit": 4,
                "description": "Output Write Status."
              },
              "P5": {
                "bit": 5,
                "description": "Output Write Status."
              },
              "P6": {
                "bit": 6,
                "description": "Output Write Status."
              },
              "P7": {
                "bit": 7,
                "description": "Output Write Status."
              },
              "P8": {
                "bit": 8,
                "description": "Output Write Status."
              },
              "P9": {
                "bit": 9,
                "description": "Output Write Status."
              },
              "P10": {
                "bit": 10,
                "description": "Output Write Status."
              },
              "P11": {
                "bit": 11,
                "description": "Output Write Status."
              },
              "P12": {
                "bit": 12,
                "description": "Output Write Status."
              },
              "P13": {
                "bit": 13,
                "description": "Output Write Status."
              },
              "P14": {
                "bit": 14,
                "description": "Output Write Status."
              },
              "P15": {
                "bit": 15,
                "description": "Output Write Status."
              },
              "P16": {
                "bit": 16,
                "description": "Output Write Status."
              },
              "P17": {
                "bit": 17,
                "description": "Output Write Status."
              },
              "P18": {
                "bit": 18,
                "description": "Output Write Status."
              },
              "P19": {
                "bit": 19,
                "description": "Output Write Status."
              },
              "P20": {
                "bit": 20,
                "description": "Output Write Status."
              },
              "P21": {
                "bit": 21,
                "description": "Output Write Status."
              },
              "P22": {
                "bit": 22,
                "description": "Output Write Status."
              },
              "P23": {
                "bit": 23,
                "description": "Output Write Status."
              },
              "P24": {
                "bit": 24,
                "description": "Output Write Status."
              },
              "P25": {
                "bit": 25,
                "description": "Output Write Status."
              },
              "P26": {
                "bit": 26,
                "description": "Output Write Status."
              },
              "P27": {
                "bit": 27,
                "description": "Output Write Status."
              },
              "P28": {
                "bit": 28,
                "description": "Output Write Status."
              },
              "P29": {
                "bit": 29,
                "description": "Output Write Status."
              },
              "P30": {
                "bit": 30,
                "description": "Output Write Status."
              },
              "P31": {
                "bit": 31,
                "description": "Output Write Status."
              }
            },
            "AIMER": {
              "P0": {
                "bit": 0,
                "description": "Additional Interrupt Modes Enable."
              },
              "P1": {
                "bit": 1,
                "description": "Additional Interrupt Modes Enable."
              },
              "P2": {
                "bit": 2,
                "description": "Additional Interrupt Modes Enable."
              },
              "P3": {
                "bit": 3,
                "description": "Additional Interrupt Modes Enable."
              },
              "P4": {
                "bit": 4,
                "description": "Additional Interrupt Modes Enable."
              },
              "P5": {
                "bit": 5,
                "description": "Additional Interrupt Modes Enable."
              },
              "P6": {
                "bit": 6,
                "description": "Additional Interrupt Modes Enable."
              },
              "P7": {
                "bit": 7,
                "description": "Additional Interrupt Modes Enable."
              },
              "P8": {
                "bit": 8,
                "description": "Additional Interrupt Modes Enable."
              },
              "P9": {
                "bit": 9,
                "description": "Additional Interrupt Modes Enable."
              },
              "P10": {
                "bit": 10,
                "description": "Additional Interrupt Modes Enable."
              },
              "P11": {
                "bit": 11,
                "description": "Additional Interrupt Modes Enable."
              },
              "P12": {
                "bit": 12,
                "description": "Additional Interrupt Modes Enable."
              },
              "P13": {
                "bit": 13,
                "description": "Additional Interrupt Modes Enable."
              },
              "P14": {
                "bit": 14,
                "description": "Additional Interrupt Modes Enable."
              },
              "P15": {
                "bit": 15,
                "description": "Additional Interrupt Modes Enable."
              },
              "P16": {
                "bit": 16,
                "description": "Additional Interrupt Modes Enable."
              },
              "P17": {
                "bit": 17,
                "description": "Additional Interrupt Modes Enable."
              },
              "P18": {
                "bit": 18,
                "description": "Additional Interrupt Modes Enable."
              },
              "P19": {
                "bit": 19,
                "description": "Additional Interrupt Modes Enable."
              },
              "P20": {
                "bit": 20,
                "description": "Additional Interrupt Modes Enable."
              },
              "P21": {
                "bit": 21,
                "description": "Additional Interrupt Modes Enable."
              },
              "P22": {
                "bit": 22,
                "description": "Additional Interrupt Modes Enable."
              },
              "P23": {
                "bit": 23,
                "description": "Additional Interrupt Modes Enable."
              },
              "P24": {
                "bit": 24,
                "description": "Additional Interrupt Modes Enable."
              },
              "P25": {
                "bit": 25,
                "description": "Additional Interrupt Modes Enable."
              },
              "P26": {
                "bit": 26,
                "description": "Additional Interrupt Modes Enable."
              },
              "P27": {
                "bit": 27,
                "description": "Additional Interrupt Modes Enable."
              },
              "P28": {
                "bit": 28,
                "description": "Additional Interrupt Modes Enable."
              },
              "P29": {
                "bit": 29,
                "description": "Additional Interrupt Modes Enable."
              },
              "P30": {
                "bit": 30,
                "description": "Additional Interrupt Modes Enable."
              },
              "P31": {
                "bit": 31,
                "description": "Additional Interrupt Modes Enable."
              }
            },
            "AIMDR": {
              "P0": {
                "bit": 0,
                "description": "Additional Interrupt Modes Disable."
              },
              "P1": {
                "bit": 1,
                "description": "Additional Interrupt Modes Disable."
              },
              "P2": {
                "bit": 2,
                "description": "Additional Interrupt Modes Disable."
              },
              "P3": {
                "bit": 3,
                "description": "Additional Interrupt Modes Disable."
              },
              "P4": {
                "bit": 4,
                "description": "Additional Interrupt Modes Disable."
              },
              "P5": {
                "bit": 5,
                "description": "Additional Interrupt Modes Disable."
              },
              "P6": {
                "bit": 6,
                "description": "Additional Interrupt Modes Disable."
              },
              "P7": {
                "bit": 7,
                "description": "Additional Interrupt Modes Disable."
              },
              "P8": {
                "bit": 8,
                "description": "Additional Interrupt Modes Disable."
              },
              "P9": {
                "bit": 9,
                "description": "Additional Interrupt Modes Disable."
              },
              "P10": {
                "bit": 10,
                "description": "Additional Interrupt Modes Disable."
              },
              "P11": {
                "bit": 11,
                "description": "Additional Interrupt Modes Disable."
              },
              "P12": {
                "bit": 12,
                "description": "Additional Interrupt Modes Disable."
              },
              "P13": {
                "bit": 13,
                "description": "Additional Interrupt Modes Disable."
              },
              "P14": {
                "bit": 14,
                "description": "Additional Interrupt Modes Disable."
              },
              "P15": {
                "bit": 15,
                "description": "Additional Interrupt Modes Disable."
              },
              "P16": {
                "bit": 16,
                "description": "Additional Interrupt Modes Disable."
              },
              "P17": {
                "bit": 17,
                "description": "Additional Interrupt Modes Disable."
              },
              "P18": {
                "bit": 18,
                "description": "Additional Interrupt Modes Disable."
              },
              "P19": {
                "bit": 19,
                "description": "Additional Interrupt Modes Disable."
              },
              "P20": {
                "bit": 20,
                "description": "Additional Interrupt Modes Disable."
              },
              "P21": {
                "bit": 21,
                "description": "Additional Interrupt Modes Disable."
              },
              "P22": {
                "bit": 22,
                "description": "Additional Interrupt Modes Disable."
              },
              "P23": {
                "bit": 23,
                "description": "Additional Interrupt Modes Disable."
              },
              "P24": {
                "bit": 24,
                "description": "Additional Interrupt Modes Disable."
              },
              "P25": {
                "bit": 25,
                "description": "Additional Interrupt Modes Disable."
              },
              "P26": {
                "bit": 26,
                "description": "Additional Interrupt Modes Disable."
              },
              "P27": {
                "bit": 27,
                "description": "Additional Interrupt Modes Disable."
              },
              "P28": {
                "bit": 28,
                "description": "Additional Interrupt Modes Disable."
              },
              "P29": {
                "bit": 29,
                "description": "Additional Interrupt Modes Disable."
              },
              "P30": {
                "bit": 30,
                "description": "Additional Interrupt Modes Disable."
              },
              "P31": {
                "bit": 31,
                "description": "Additional Interrupt Modes Disable."
              }
            },
            "AIMMR": {
              "P0": {
                "bit": 0,
                "description": "Peripheral CD Status."
              },
              "P1": {
                "bit": 1,
                "description": "Peripheral CD Status."
              },
              "P2": {
                "bit": 2,
                "description": "Peripheral CD Status."
              },
              "P3": {
                "bit": 3,
                "description": "Peripheral CD Status."
              },
              "P4": {
                "bit": 4,
                "description": "Peripheral CD Status."
              },
              "P5": {
                "bit": 5,
                "description": "Peripheral CD Status."
              },
              "P6": {
                "bit": 6,
                "description": "Peripheral CD Status."
              },
              "P7": {
                "bit": 7,
                "description": "Peripheral CD Status."
              },
              "P8": {
                "bit": 8,
                "description": "Peripheral CD Status."
              },
              "P9": {
                "bit": 9,
                "description": "Peripheral CD Status."
              },
              "P10": {
                "bit": 10,
                "description": "Peripheral CD Status."
              },
              "P11": {
                "bit": 11,
                "description": "Peripheral CD Status."
              },
              "P12": {
                "bit": 12,
                "description": "Peripheral CD Status."
              },
              "P13": {
                "bit": 13,
                "description": "Peripheral CD Status."
              },
              "P14": {
                "bit": 14,
                "description": "Peripheral CD Status."
              },
              "P15": {
                "bit": 15,
                "description": "Peripheral CD Status."
              },
              "P16": {
                "bit": 16,
                "description": "Peripheral CD Status."
              },
              "P17": {
                "bit": 17,
                "description": "Peripheral CD Status."
              },
              "P18": {
                "bit": 18,
                "description": "Peripheral CD Status."
              },
              "P19": {
                "bit": 19,
                "description": "Peripheral CD Status."
              },
              "P20": {
                "bit": 20,
                "description": "Peripheral CD Status."
              },
              "P21": {
                "bit": 21,
                "description": "Peripheral CD Status."
              },
              "P22": {
                "bit": 22,
                "description": "Peripheral CD Status."
              },
              "P23": {
                "bit": 23,
                "description": "Peripheral CD Status."
              },
              "P24": {
                "bit": 24,
                "description": "Peripheral CD Status."
              },
              "P25": {
                "bit": 25,
                "description": "Peripheral CD Status."
              },
              "P26": {
                "bit": 26,
                "description": "Peripheral CD Status."
              },
              "P27": {
                "bit": 27,
                "description": "Peripheral CD Status."
              },
              "P28": {
                "bit": 28,
                "description": "Peripheral CD Status."
              },
              "P29": {
                "bit": 29,
                "description": "Peripheral CD Status."
              },
              "P30": {
                "bit": 30,
                "description": "Peripheral CD Status."
              },
              "P31": {
                "bit": 31,
                "description": "Peripheral CD Status."
              }
            },
            "ESR": {
              "P0": {
                "bit": 0,
                "description": "Edge Interrupt Selection."
              },
              "P1": {
                "bit": 1,
                "description": "Edge Interrupt Selection."
              },
              "P2": {
                "bit": 2,
                "description": "Edge Interrupt Selection."
              },
              "P3": {
                "bit": 3,
                "description": "Edge Interrupt Selection."
              },
              "P4": {
                "bit": 4,
                "description": "Edge Interrupt Selection."
              },
              "P5": {
                "bit": 5,
                "description": "Edge Interrupt Selection."
              },
              "P6": {
                "bit": 6,
                "description": "Edge Interrupt Selection."
              },
              "P7": {
                "bit": 7,
                "description": "Edge Interrupt Selection."
              },
              "P8": {
                "bit": 8,
                "description": "Edge Interrupt Selection."
              },
              "P9": {
                "bit": 9,
                "description": "Edge Interrupt Selection."
              },
              "P10": {
                "bit": 10,
                "description": "Edge Interrupt Selection."
              },
              "P11": {
                "bit": 11,
                "description": "Edge Interrupt Selection."
              },
              "P12": {
                "bit": 12,
                "description": "Edge Interrupt Selection."
              },
              "P13": {
                "bit": 13,
                "description": "Edge Interrupt Selection."
              },
              "P14": {
                "bit": 14,
                "description": "Edge Interrupt Selection."
              },
              "P15": {
                "bit": 15,
                "description": "Edge Interrupt Selection."
              },
              "P16": {
                "bit": 16,
                "description": "Edge Interrupt Selection."
              },
              "P17": {
                "bit": 17,
                "description": "Edge Interrupt Selection."
              },
              "P18": {
                "bit": 18,
                "description": "Edge Interrupt Selection."
              },
              "P19": {
                "bit": 19,
                "description": "Edge Interrupt Selection."
              },
              "P20": {
                "bit": 20,
                "description": "Edge Interrupt Selection."
              },
              "P21": {
                "bit": 21,
                "description": "Edge Interrupt Selection."
              },
              "P22": {
                "bit": 22,
                "description": "Edge Interrupt Selection."
              },
              "P23": {
                "bit": 23,
                "description": "Edge Interrupt Selection."
              },
              "P24": {
                "bit": 24,
                "description": "Edge Interrupt Selection."
              },
              "P25": {
                "bit": 25,
                "description": "Edge Interrupt Selection."
              },
              "P26": {
                "bit": 26,
                "description": "Edge Interrupt Selection."
              },
              "P27": {
                "bit": 27,
                "description": "Edge Interrupt Selection."
              },
              "P28": {
                "bit": 28,
                "description": "Edge Interrupt Selection."
              },
              "P29": {
                "bit": 29,
                "description": "Edge Interrupt Selection."
              },
              "P30": {
                "bit": 30,
                "description": "Edge Interrupt Selection."
              },
              "P31": {
                "bit": 31,
                "description": "Edge Interrupt Selection."
              }
            },
            "LSR": {
              "P0": {
                "bit": 0,
                "description": "Level Interrupt Selection."
              },
              "P1": {
                "bit": 1,
                "description": "Level Interrupt Selection."
              },
              "P2": {
                "bit": 2,
                "description": "Level Interrupt Selection."
              },
              "P3": {
                "bit": 3,
                "description": "Level Interrupt Selection."
              },
              "P4": {
                "bit": 4,
                "description": "Level Interrupt Selection."
              },
              "P5": {
                "bit": 5,
                "description": "Level Interrupt Selection."
              },
              "P6": {
                "bit": 6,
                "description": "Level Interrupt Selection."
              },
              "P7": {
                "bit": 7,
                "description": "Level Interrupt Selection."
              },
              "P8": {
                "bit": 8,
                "description": "Level Interrupt Selection."
              },
              "P9": {
                "bit": 9,
                "description": "Level Interrupt Selection."
              },
              "P10": {
                "bit": 10,
                "description": "Level Interrupt Selection."
              },
              "P11": {
                "bit": 11,
                "description": "Level Interrupt Selection."
              },
              "P12": {
                "bit": 12,
                "description": "Level Interrupt Selection."
              },
              "P13": {
                "bit": 13,
                "description": "Level Interrupt Selection."
              },
              "P14": {
                "bit": 14,
                "description": "Level Interrupt Selection."
              },
              "P15": {
                "bit": 15,
                "description": "Level Interrupt Selection."
              },
              "P16": {
                "bit": 16,
                "description": "Level Interrupt Selection."
              },
              "P17": {
                "bit": 17,
                "description": "Level Interrupt Selection."
              },
              "P18": {
                "bit": 18,
                "description": "Level Interrupt Selection."
              },
              "P19": {
                "bit": 19,
                "description": "Level Interrupt Selection."
              },
              "P20": {
                "bit": 20,
                "description": "Level Interrupt Selection."
              },
              "P21": {
                "bit": 21,
                "description": "Level Interrupt Selection."
              },
              "P22": {
                "bit": 22,
                "description": "Level Interrupt Selection."
              },
              "P23": {
                "bit": 23,
                "description": "Level Interrupt Selection."
              },
              "P24": {
                "bit": 24,
                "description": "Level Interrupt Selection."
              },
              "P25": {
                "bit": 25,
                "description": "Level Interrupt Selection."
              },
              "P26": {
                "bit": 26,
                "description": "Level Interrupt Selection."
              },
              "P27": {
                "bit": 27,
                "description": "Level Interrupt Selection."
              },
              "P28": {
                "bit": 28,
                "description": "Level Interrupt Selection."
              },
              "P29": {
                "bit": 29,
                "description": "Level Interrupt Selection."
              },
              "P30": {
                "bit": 30,
                "description": "Level Interrupt Selection."
              },
              "P31": {
                "bit": 31,
                "description": "Level Interrupt Selection."
              }
            },
            "ELSR": {
              "P0": {
                "bit": 0,
                "description": "Edge/Level Interrupt source selection."
              },
              "P1": {
                "bit": 1,
                "description": "Edge/Level Interrupt source selection."
              },
              "P2": {
                "bit": 2,
                "description": "Edge/Level Interrupt source selection."
              },
              "P3": {
                "bit": 3,
                "description": "Edge/Level Interrupt source selection."
              },
              "P4": {
                "bit": 4,
                "description": "Edge/Level Interrupt source selection."
              },
              "P5": {
                "bit": 5,
                "description": "Edge/Level Interrupt source selection."
              },
              "P6": {
                "bit": 6,
                "description": "Edge/Level Interrupt source selection."
              },
              "P7": {
                "bit": 7,
                "description": "Edge/Level Interrupt source selection."
              },
              "P8": {
                "bit": 8,
                "description": "Edge/Level Interrupt source selection."
              },
              "P9": {
                "bit": 9,
                "description": "Edge/Level Interrupt source selection."
              },
              "P10": {
                "bit": 10,
                "description": "Edge/Level Interrupt source selection."
              },
              "P11": {
                "bit": 11,
                "description": "Edge/Level Interrupt source selection."
              },
              "P12": {
                "bit": 12,
                "description": "Edge/Level Interrupt source selection."
              },
              "P13": {
                "bit": 13,
                "description": "Edge/Level Interrupt source selection."
              },
              "P14": {
                "bit": 14,
                "description": "Edge/Level Interrupt source selection."
              },
              "P15": {
                "bit": 15,
                "description": "Edge/Level Interrupt source selection."
              },
              "P16": {
                "bit": 16,
                "description": "Edge/Level Interrupt source selection."
              },
              "P17": {
                "bit": 17,
                "description": "Edge/Level Interrupt source selection."
              },
              "P18": {
                "bit": 18,
                "description": "Edge/Level Interrupt source selection."
              },
              "P19": {
                "bit": 19,
                "description": "Edge/Level Interrupt source selection."
              },
              "P20": {
                "bit": 20,
                "description": "Edge/Level Interrupt source selection."
              },
              "P21": {
                "bit": 21,
                "description": "Edge/Level Interrupt source selection."
              },
              "P22": {
                "bit": 22,
                "description": "Edge/Level Interrupt source selection."
              },
              "P23": {
                "bit": 23,
                "description": "Edge/Level Interrupt source selection."
              },
              "P24": {
                "bit": 24,
                "description": "Edge/Level Interrupt source selection."
              },
              "P25": {
                "bit": 25,
                "description": "Edge/Level Interrupt source selection."
              },
              "P26": {
                "bit": 26,
                "description": "Edge/Level Interrupt source selection."
              },
              "P27": {
                "bit": 27,
                "description": "Edge/Level Interrupt source selection."
              },
              "P28": {
                "bit": 28,
                "description": "Edge/Level Interrupt source selection."
              },
              "P29": {
                "bit": 29,
                "description": "Edge/Level Interrupt source selection."
              },
              "P30": {
                "bit": 30,
                "description": "Edge/Level Interrupt source selection."
              },
              "P31": {
                "bit": 31,
                "description": "Edge/Level Interrupt source selection."
              }
            },
            "FELLSR": {
              "P0": {
                "bit": 0,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P1": {
                "bit": 1,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P2": {
                "bit": 2,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P3": {
                "bit": 3,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P4": {
                "bit": 4,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P5": {
                "bit": 5,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P6": {
                "bit": 6,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P7": {
                "bit": 7,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P8": {
                "bit": 8,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P9": {
                "bit": 9,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P10": {
                "bit": 10,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P11": {
                "bit": 11,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P12": {
                "bit": 12,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P13": {
                "bit": 13,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P14": {
                "bit": 14,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P15": {
                "bit": 15,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P16": {
                "bit": 16,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P17": {
                "bit": 17,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P18": {
                "bit": 18,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P19": {
                "bit": 19,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P20": {
                "bit": 20,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P21": {
                "bit": 21,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P22": {
                "bit": 22,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P23": {
                "bit": 23,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P24": {
                "bit": 24,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P25": {
                "bit": 25,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P26": {
                "bit": 26,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P27": {
                "bit": 27,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P28": {
                "bit": 28,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P29": {
                "bit": 29,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P30": {
                "bit": 30,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P31": {
                "bit": 31,
                "description": "Falling Edge/Low Level Interrupt Selection."
              }
            },
            "REHLSR": {
              "P0": {
                "bit": 0,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P1": {
                "bit": 1,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P2": {
                "bit": 2,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P3": {
                "bit": 3,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P4": {
                "bit": 4,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P5": {
                "bit": 5,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P6": {
                "bit": 6,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P7": {
                "bit": 7,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P8": {
                "bit": 8,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P9": {
                "bit": 9,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P10": {
                "bit": 10,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P11": {
                "bit": 11,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P12": {
                "bit": 12,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P13": {
                "bit": 13,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P14": {
                "bit": 14,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P15": {
                "bit": 15,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P16": {
                "bit": 16,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P17": {
                "bit": 17,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P18": {
                "bit": 18,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P19": {
                "bit": 19,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P20": {
                "bit": 20,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P21": {
                "bit": 21,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P22": {
                "bit": 22,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P23": {
                "bit": 23,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P24": {
                "bit": 24,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P25": {
                "bit": 25,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P26": {
                "bit": 26,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P27": {
                "bit": 27,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P28": {
                "bit": 28,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P29": {
                "bit": 29,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P30": {
                "bit": 30,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P31": {
                "bit": 31,
                "description": "Rising Edge /High Level Interrupt Selection."
              }
            },
            "FRLHSR": {
              "P0": {
                "bit": 0,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P1": {
                "bit": 1,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P2": {
                "bit": 2,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P3": {
                "bit": 3,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P4": {
                "bit": 4,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P5": {
                "bit": 5,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P6": {
                "bit": 6,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P7": {
                "bit": 7,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P8": {
                "bit": 8,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P9": {
                "bit": 9,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P10": {
                "bit": 10,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P11": {
                "bit": 11,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P12": {
                "bit": 12,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P13": {
                "bit": 13,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P14": {
                "bit": 14,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P15": {
                "bit": 15,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P16": {
                "bit": 16,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P17": {
                "bit": 17,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P18": {
                "bit": 18,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P19": {
                "bit": 19,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P20": {
                "bit": 20,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P21": {
                "bit": 21,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P22": {
                "bit": 22,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P23": {
                "bit": 23,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P24": {
                "bit": 24,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P25": {
                "bit": 25,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P26": {
                "bit": 26,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P27": {
                "bit": 27,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P28": {
                "bit": 28,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P29": {
                "bit": 29,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P30": {
                "bit": 30,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P31": {
                "bit": 31,
                "description": "Edge /Level Interrupt Source Selection."
              }
            },
            "LOCKSR": {
              "P0": {
                "bit": 0,
                "description": "Lock Status."
              },
              "P1": {
                "bit": 1,
                "description": "Lock Status."
              },
              "P2": {
                "bit": 2,
                "description": "Lock Status."
              },
              "P3": {
                "bit": 3,
                "description": "Lock Status."
              },
              "P4": {
                "bit": 4,
                "description": "Lock Status."
              },
              "P5": {
                "bit": 5,
                "description": "Lock Status."
              },
              "P6": {
                "bit": 6,
                "description": "Lock Status."
              },
              "P7": {
                "bit": 7,
                "description": "Lock Status."
              },
              "P8": {
                "bit": 8,
                "description": "Lock Status."
              },
              "P9": {
                "bit": 9,
                "description": "Lock Status."
              },
              "P10": {
                "bit": 10,
                "description": "Lock Status."
              },
              "P11": {
                "bit": 11,
                "description": "Lock Status."
              },
              "P12": {
                "bit": 12,
                "description": "Lock Status."
              },
              "P13": {
                "bit": 13,
                "description": "Lock Status."
              },
              "P14": {
                "bit": 14,
                "description": "Lock Status."
              },
              "P15": {
                "bit": 15,
                "description": "Lock Status."
              },
              "P16": {
                "bit": 16,
                "description": "Lock Status."
              },
              "P17": {
                "bit": 17,
                "description": "Lock Status."
              },
              "P18": {
                "bit": 18,
                "description": "Lock Status."
              },
              "P19": {
                "bit": 19,
                "description": "Lock Status."
              },
              "P20": {
                "bit": 20,
                "description": "Lock Status."
              },
              "P21": {
                "bit": 21,
                "description": "Lock Status."
              },
              "P22": {
                "bit": 22,
                "description": "Lock Status."
              },
              "P23": {
                "bit": 23,
                "description": "Lock Status."
              },
              "P24": {
                "bit": 24,
                "description": "Lock Status."
              },
              "P25": {
                "bit": 25,
                "description": "Lock Status."
              },
              "P26": {
                "bit": 26,
                "description": "Lock Status."
              },
              "P27": {
                "bit": 27,
                "description": "Lock Status."
              },
              "P28": {
                "bit": 28,
                "description": "Lock Status."
              },
              "P29": {
                "bit": 29,
                "description": "Lock Status."
              },
              "P30": {
                "bit": 30,
                "description": "Lock Status."
              },
              "P31": {
                "bit": 31,
                "description": "Lock Status."
              }
            },
            "WPMR": {
              "WPEN": {
                "bit": 0,
                "description": "Write Protect Enable"
              },
              "WPKEY": {
                "bit": 8,
                "description": "Write Protect KEY",
                "width": 24
              }
            },
            "WPSR": {
              "WPVS": {
                "bit": 0,
                "description": "Write Protect Violation Status"
              },
              "WPVSRC": {
                "bit": 8,
                "description": "Write Protect Violation Source",
                "width": 16
              }
            },
            "SCHMITT": {
              "SCHMITT0": {
                "bit": 0,
                "description": "SCHMITT0"
              },
              "SCHMITT1": {
                "bit": 1,
                "description": "SCHMITT1"
              },
              "SCHMITT2": {
                "bit": 2,
                "description": "SCHMITT2"
              },
              "SCHMITT3": {
                "bit": 3,
                "description": "SCHMITT3"
              },
              "SCHMITT4": {
                "bit": 4,
                "description": "SCHMITT4"
              },
              "SCHMITT5": {
                "bit": 5,
                "description": "SCHMITT5"
              },
              "SCHMITT6": {
                "bit": 6,
                "description": "SCHMITT6"
              },
              "SCHMITT7": {
                "bit": 7,
                "description": "SCHMITT7"
              },
              "SCHMITT8": {
                "bit": 8,
                "description": "SCHMITT8"
              },
              "SCHMITT9": {
                "bit": 9,
                "description": "SCHMITT9"
              },
              "SCHMITT10": {
                "bit": 10,
                "description": "SCHMITT10"
              },
              "SCHMITT11": {
                "bit": 11,
                "description": "SCHMITT11"
              },
              "SCHMITT12": {
                "bit": 12,
                "description": "SCHMITT12"
              },
              "SCHMITT13": {
                "bit": 13,
                "description": "SCHMITT13"
              },
              "SCHMITT14": {
                "bit": 14,
                "description": "SCHMITT14"
              },
              "SCHMITT15": {
                "bit": 15,
                "description": "SCHMITT15"
              },
              "SCHMITT16": {
                "bit": 16,
                "description": "SCHMITT16"
              },
              "SCHMITT17": {
                "bit": 17,
                "description": "SCHMITT17"
              },
              "SCHMITT18": {
                "bit": 18,
                "description": "SCHMITT18"
              },
              "SCHMITT19": {
                "bit": 19,
                "description": "SCHMITT19"
              },
              "SCHMITT20": {
                "bit": 20,
                "description": "SCHMITT20"
              },
              "SCHMITT21": {
                "bit": 21,
                "description": "SCHMITT21"
              },
              "SCHMITT22": {
                "bit": 22,
                "description": "SCHMITT22"
              },
              "SCHMITT23": {
                "bit": 23,
                "description": "SCHMITT23"
              },
              "SCHMITT24": {
                "bit": 24,
                "description": "SCHMITT24"
              },
              "SCHMITT25": {
                "bit": 25,
                "description": "SCHMITT25"
              },
              "SCHMITT26": {
                "bit": 26,
                "description": "SCHMITT26"
              },
              "SCHMITT27": {
                "bit": 27,
                "description": "SCHMITT27"
              },
              "SCHMITT28": {
                "bit": 28,
                "description": "SCHMITT28"
              },
              "SCHMITT29": {
                "bit": 29,
                "description": "SCHMITT29"
              },
              "SCHMITT30": {
                "bit": 30,
                "description": "SCHMITT30"
              },
              "SCHMITT31": {
                "bit": 31,
                "description": "SCHMITT31"
              }
            },
            "DRIVER1": {
              "LINE0": {
                "bit": 0,
                "description": "Drive of PIO Line 0",
                "width": 2
              },
              "LINE1": {
                "bit": 2,
                "description": "Drive of PIO Line 1",
                "width": 2
              },
              "LINE2": {
                "bit": 4,
                "description": "Drive of PIO Line 2",
                "width": 2
              },
              "LINE3": {
                "bit": 6,
                "description": "Drive of PIO Line 3",
                "width": 2
              },
              "LINE4": {
                "bit": 8,
                "description": "Drive of PIO Line 4",
                "width": 2
              },
              "LINE5": {
                "bit": 10,
                "description": "Drive of PIO Line 5",
                "width": 2
              },
              "LINE6": {
                "bit": 12,
                "description": "Drive of PIO Line 6",
                "width": 2
              },
              "LINE7": {
                "bit": 14,
                "description": "Drive of PIO Line 7",
                "width": 2
              },
              "LINE8": {
                "bit": 16,
                "description": "Drive of PIO Line 8",
                "width": 2
              },
              "LINE9": {
                "bit": 18,
                "description": "Drive of PIO Line 9",
                "width": 2
              },
              "LINE10": {
                "bit": 20,
                "description": "Drive of PIO Line 10",
                "width": 2
              },
              "LINE11": {
                "bit": 22,
                "description": "Drive of PIO Line 11",
                "width": 2
              },
              "LINE12": {
                "bit": 24,
                "description": "Drive of PIO Line 12",
                "width": 2
              },
              "LINE13": {
                "bit": 26,
                "description": "Drive of PIO Line 13",
                "width": 2
              },
              "LINE14": {
                "bit": 28,
                "description": "Drive of PIO Line 14",
                "width": 2
              },
              "LINE15": {
                "bit": 30,
                "description": "Drive of PIO Line 15",
                "width": 2
              }
            },
            "DRIVER2": {
              "LINE16": {
                "bit": 0,
                "description": "Drive of PIO line 16",
                "width": 2
              },
              "LINE17": {
                "bit": 2,
                "description": "Drive of PIO line 17",
                "width": 2
              },
              "LINE18": {
                "bit": 4,
                "description": "Drive of PIO line 18",
                "width": 2
              },
              "LINE19": {
                "bit": 6,
                "description": "Drive of PIO line 19",
                "width": 2
              },
              "LINE20": {
                "bit": 8,
                "description": "Drive of PIO line 20",
                "width": 2
              },
              "LINE21": {
                "bit": 10,
                "description": "Drive of PIO line 21",
                "width": 2
              },
              "LINE22": {
                "bit": 12,
                "description": "Drive of PIO line 22",
                "width": 2
              },
              "LINE23": {
                "bit": 14,
                "description": "Drive of PIO line 23",
                "width": 2
              },
              "LINE24": {
                "bit": 16,
                "description": "Drive of PIO line 24",
                "width": 2
              },
              "LINE25": {
                "bit": 18,
                "description": "Drive of PIO line 25",
                "width": 2
              },
              "LINE26": {
                "bit": 20,
                "description": "Drive of PIO line 26",
                "width": 2
              },
              "LINE27": {
                "bit": 22,
                "description": "Drive of PIO line 27",
                "width": 2
              },
              "LINE28": {
                "bit": 24,
                "description": "Drive of PIO line 28",
                "width": 2
              },
              "LINE29": {
                "bit": 26,
                "description": "Drive of PIO line 29",
                "width": 2
              },
              "LINE30": {
                "bit": 28,
                "description": "Drive of PIO line 30",
                "width": 2
              },
              "LINE31": {
                "bit": 30,
                "description": "Drive of PIO line 31",
                "width": 2
              }
            }
          }
        },
        "PIOD": {
          "instances": [
            {
              "name": "PIOD",
              "base": "0xFFFFF800",
              "irq": 9
            }
          ],
          "registers": {
            "PER": {
              "offset": "0x00",
              "size": 32,
              "description": "PIO Enable Register"
            },
            "PDR": {
              "offset": "0x04",
              "size": 32,
              "description": "PIO Disable Register"
            },
            "PSR": {
              "offset": "0x08",
              "size": 32,
              "description": "PIO Status Register"
            },
            "OER": {
              "offset": "0x10",
              "size": 32,
              "description": "Output Enable Register"
            },
            "ODR": {
              "offset": "0x14",
              "size": 32,
              "description": "Output Disable Register"
            },
            "OSR": {
              "offset": "0x18",
              "size": 32,
              "description": "Output Status Register"
            },
            "IFER": {
              "offset": "0x20",
              "size": 32,
              "description": "Glitch Input Filter Enable Register"
            },
            "IFDR": {
              "offset": "0x24",
              "size": 32,
              "description": "Glitch Input Filter Disable Register"
            },
            "IFSR": {
              "offset": "0x28",
              "size": 32,
              "description": "Glitch Input Filter Status Register"
            },
            "SODR": {
              "offset": "0x30",
              "size": 32,
              "description": "Set Output Data Register"
            },
            "CODR": {
              "offset": "0x34",
              "size": 32,
              "description": "Clear Output Data Register"
            },
            "ODSR": {
              "offset": "0x38",
              "size": 32,
              "description": "Output Data Status Register"
            },
            "PDSR": {
              "offset": "0x3C",
              "size": 32,
              "description": "Pin Data Status Register"
            },
            "IER": {
              "offset": "0x40",
              "size": 32,
              "description": "Interrupt Enable Register"
            },
            "IDR": {
              "offset": "0x44",
              "size": 32,
              "description": "Interrupt Disable Register"
            },
            "IMR": {
              "offset": "0x48",
              "size": 32,
              "description": "Interrupt Mask Register"
            },
            "ISR": {
              "offset": "0x4C",
              "size": 32,
              "description": "Interrupt Status Register"
            },
            "MDER": {
              "offset": "0x50",
              "size": 32,
              "description": "Multi-driver Enable Register"
            },
            "MDDR": {
              "offset": "0x54",
              "size": 32,
              "description": "Multi-driver Disable Register"
            },
            "MDSR": {
              "offset": "0x58",
              "size": 32,
              "description": "Multi-driver Status Register"
            },
            "PUDR": {
              "offset": "0x60",
              "size": 32,
              "description": "Pull-up Disable Register"
            },
            "PUER": {
              "offset": "0x64",
              "size": 32,
              "description": "Pull-up Enable Register"
            },
            "PUSR": {
              "offset": "0x68",
              "size": 32,
              "description": "Pad Pull-up Status Register"
            },
            "ABCDSR[%s]": {
              "offset": "0x70",
              "size": 32,
              "description": "Peripheral Select Register"
            },
            "IFSCDR": {
              "offset": "0x80",
              "size": 32,
              "description": "Input Filter Slow Clock Disable Register"
            },
            "IFSCER": {
              "offset": "0x84",
              "size": 32,
              "description": "Input Filter Slow Clock Enable Register"
            },
            "IFSCSR": {
              "offset": "0x88",
              "size": 32,
              "description": "Input Filter Slow Clock Status Register"
            },
            "SCDR": {
              "offset": "0x8C",
              "size": 32,
              "description": "Slow Clock Divider Debouncing Register"
            },
            "PPDDR": {
              "offset": "0x90",
              "size": 32,
              "description": "Pad Pull-down Disable Register"
            },
            "PPDER": {
              "offset": "0x94",
              "size": 32,
              "description": "Pad Pull-down Enable Register"
            },
            "PPDSR": {
              "offset": "0x98",
              "size": 32,
              "description": "Pad Pull-down Status Register"
            },
            "OWER": {
              "offset": "0xA0",
              "size": 32,
              "description": "Output Write Enable"
            },
            "OWDR": {
              "offset": "0xA4",
              "size": 32,
              "description": "Output Write Disable"
            },
            "OWSR": {
              "offset": "0xA8",
              "size": 32,
              "description": "Output Write Status Register"
            },
            "AIMER": {
              "offset": "0xB0",
              "size": 32,
              "description": "Additional Interrupt Modes Enable Register"
            },
            "AIMDR": {
              "offset": "0xB4",
              "size": 32,
              "description": "Additional Interrupt Modes Disables Register"
            },
            "AIMMR": {
              "offset": "0xB8",
              "size": 32,
              "description": "Additional Interrupt Modes Mask Register"
            },
            "ESR": {
              "offset": "0xC0",
              "size": 32,
              "description": "Edge Select Register"
            },
            "LSR": {
              "offset": "0xC4",
              "size": 32,
              "description": "Level Select Register"
            },
            "ELSR": {
              "offset": "0xC8",
              "size": 32,
              "description": "Edge/Level Status Register"
            },
            "FELLSR": {
              "offset": "0xD0",
              "size": 32,
              "description": "Falling Edge/Low Level Select Register"
            },
            "REHLSR": {
              "offset": "0xD4",
              "size": 32,
              "description": "Rising Edge/ High Level Select Register"
            },
            "FRLHSR": {
              "offset": "0xD8",
              "size": 32,
              "description": "Fall/Rise - Low/High Status Register"
            },
            "LOCKSR": {
              "offset": "0xE0",
              "size": 32,
              "description": "Lock Status"
            },
            "WPMR": {
              "offset": "0xE4",
              "size": 32,
              "description": "Write Protect Mode Register"
            },
            "WPSR": {
              "offset": "0xE8",
              "size": 32,
              "description": "Write Protect Status Register"
            },
            "SCHMITT": {
              "offset": "0x100",
              "size": 32,
              "description": "Schmitt Trigger Register"
            },
            "DRIVER1": {
              "offset": "0x118",
              "size": 32,
              "description": "I/O Drive Register 1"
            },
            "DRIVER2": {
              "offset": "0x11C",
              "size": 32,
              "description": "I/O Drive Register 2"
            }
          },
          "bits": {
            "PER": {
              "P0": {
                "bit": 0,
                "description": "PIO Enable"
              },
              "P1": {
                "bit": 1,
                "description": "PIO Enable"
              },
              "P2": {
                "bit": 2,
                "description": "PIO Enable"
              },
              "P3": {
                "bit": 3,
                "description": "PIO Enable"
              },
              "P4": {
                "bit": 4,
                "description": "PIO Enable"
              },
              "P5": {
                "bit": 5,
                "description": "PIO Enable"
              },
              "P6": {
                "bit": 6,
                "description": "PIO Enable"
              },
              "P7": {
                "bit": 7,
                "description": "PIO Enable"
              },
              "P8": {
                "bit": 8,
                "description": "PIO Enable"
              },
              "P9": {
                "bit": 9,
                "description": "PIO Enable"
              },
              "P10": {
                "bit": 10,
                "description": "PIO Enable"
              },
              "P11": {
                "bit": 11,
                "description": "PIO Enable"
              },
              "P12": {
                "bit": 12,
                "description": "PIO Enable"
              },
              "P13": {
                "bit": 13,
                "description": "PIO Enable"
              },
              "P14": {
                "bit": 14,
                "description": "PIO Enable"
              },
              "P15": {
                "bit": 15,
                "description": "PIO Enable"
              },
              "P16": {
                "bit": 16,
                "description": "PIO Enable"
              },
              "P17": {
                "bit": 17,
                "description": "PIO Enable"
              },
              "P18": {
                "bit": 18,
                "description": "PIO Enable"
              },
              "P19": {
                "bit": 19,
                "description": "PIO Enable"
              },
              "P20": {
                "bit": 20,
                "description": "PIO Enable"
              },
              "P21": {
                "bit": 21,
                "description": "PIO Enable"
              },
              "P22": {
                "bit": 22,
                "description": "PIO Enable"
              },
              "P23": {
                "bit": 23,
                "description": "PIO Enable"
              },
              "P24": {
                "bit": 24,
                "description": "PIO Enable"
              },
              "P25": {
                "bit": 25,
                "description": "PIO Enable"
              },
              "P26": {
                "bit": 26,
                "description": "PIO Enable"
              },
              "P27": {
                "bit": 27,
                "description": "PIO Enable"
              },
              "P28": {
                "bit": 28,
                "description": "PIO Enable"
              },
              "P29": {
                "bit": 29,
                "description": "PIO Enable"
              },
              "P30": {
                "bit": 30,
                "description": "PIO Enable"
              },
              "P31": {
                "bit": 31,
                "description": "PIO Enable"
              }
            },
            "PDR": {
              "P0": {
                "bit": 0,
                "description": "PIO Disable"
              },
              "P1": {
                "bit": 1,
                "description": "PIO Disable"
              },
              "P2": {
                "bit": 2,
                "description": "PIO Disable"
              },
              "P3": {
                "bit": 3,
                "description": "PIO Disable"
              },
              "P4": {
                "bit": 4,
                "description": "PIO Disable"
              },
              "P5": {
                "bit": 5,
                "description": "PIO Disable"
              },
              "P6": {
                "bit": 6,
                "description": "PIO Disable"
              },
              "P7": {
                "bit": 7,
                "description": "PIO Disable"
              },
              "P8": {
                "bit": 8,
                "description": "PIO Disable"
              },
              "P9": {
                "bit": 9,
                "description": "PIO Disable"
              },
              "P10": {
                "bit": 10,
                "description": "PIO Disable"
              },
              "P11": {
                "bit": 11,
                "description": "PIO Disable"
              },
              "P12": {
                "bit": 12,
                "description": "PIO Disable"
              },
              "P13": {
                "bit": 13,
                "description": "PIO Disable"
              },
              "P14": {
                "bit": 14,
                "description": "PIO Disable"
              },
              "P15": {
                "bit": 15,
                "description": "PIO Disable"
              },
              "P16": {
                "bit": 16,
                "description": "PIO Disable"
              },
              "P17": {
                "bit": 17,
                "description": "PIO Disable"
              },
              "P18": {
                "bit": 18,
                "description": "PIO Disable"
              },
              "P19": {
                "bit": 19,
                "description": "PIO Disable"
              },
              "P20": {
                "bit": 20,
                "description": "PIO Disable"
              },
              "P21": {
                "bit": 21,
                "description": "PIO Disable"
              },
              "P22": {
                "bit": 22,
                "description": "PIO Disable"
              },
              "P23": {
                "bit": 23,
                "description": "PIO Disable"
              },
              "P24": {
                "bit": 24,
                "description": "PIO Disable"
              },
              "P25": {
                "bit": 25,
                "description": "PIO Disable"
              },
              "P26": {
                "bit": 26,
                "description": "PIO Disable"
              },
              "P27": {
                "bit": 27,
                "description": "PIO Disable"
              },
              "P28": {
                "bit": 28,
                "description": "PIO Disable"
              },
              "P29": {
                "bit": 29,
                "description": "PIO Disable"
              },
              "P30": {
                "bit": 30,
                "description": "PIO Disable"
              },
              "P31": {
                "bit": 31,
                "description": "PIO Disable"
              }
            },
            "PSR": {
              "P0": {
                "bit": 0,
                "description": "PIO Status"
              },
              "P1": {
                "bit": 1,
                "description": "PIO Status"
              },
              "P2": {
                "bit": 2,
                "description": "PIO Status"
              },
              "P3": {
                "bit": 3,
                "description": "PIO Status"
              },
              "P4": {
                "bit": 4,
                "description": "PIO Status"
              },
              "P5": {
                "bit": 5,
                "description": "PIO Status"
              },
              "P6": {
                "bit": 6,
                "description": "PIO Status"
              },
              "P7": {
                "bit": 7,
                "description": "PIO Status"
              },
              "P8": {
                "bit": 8,
                "description": "PIO Status"
              },
              "P9": {
                "bit": 9,
                "description": "PIO Status"
              },
              "P10": {
                "bit": 10,
                "description": "PIO Status"
              },
              "P11": {
                "bit": 11,
                "description": "PIO Status"
              },
              "P12": {
                "bit": 12,
                "description": "PIO Status"
              },
              "P13": {
                "bit": 13,
                "description": "PIO Status"
              },
              "P14": {
                "bit": 14,
                "description": "PIO Status"
              },
              "P15": {
                "bit": 15,
                "description": "PIO Status"
              },
              "P16": {
                "bit": 16,
                "description": "PIO Status"
              },
              "P17": {
                "bit": 17,
                "description": "PIO Status"
              },
              "P18": {
                "bit": 18,
                "description": "PIO Status"
              },
              "P19": {
                "bit": 19,
                "description": "PIO Status"
              },
              "P20": {
                "bit": 20,
                "description": "PIO Status"
              },
              "P21": {
                "bit": 21,
                "description": "PIO Status"
              },
              "P22": {
                "bit": 22,
                "description": "PIO Status"
              },
              "P23": {
                "bit": 23,
                "description": "PIO Status"
              },
              "P24": {
                "bit": 24,
                "description": "PIO Status"
              },
              "P25": {
                "bit": 25,
                "description": "PIO Status"
              },
              "P26": {
                "bit": 26,
                "description": "PIO Status"
              },
              "P27": {
                "bit": 27,
                "description": "PIO Status"
              },
              "P28": {
                "bit": 28,
                "description": "PIO Status"
              },
              "P29": {
                "bit": 29,
                "description": "PIO Status"
              },
              "P30": {
                "bit": 30,
                "description": "PIO Status"
              },
              "P31": {
                "bit": 31,
                "description": "PIO Status"
              }
            },
            "OER": {
              "P0": {
                "bit": 0,
                "description": "Output Enable"
              },
              "P1": {
                "bit": 1,
                "description": "Output Enable"
              },
              "P2": {
                "bit": 2,
                "description": "Output Enable"
              },
              "P3": {
                "bit": 3,
                "description": "Output Enable"
              },
              "P4": {
                "bit": 4,
                "description": "Output Enable"
              },
              "P5": {
                "bit": 5,
                "description": "Output Enable"
              },
              "P6": {
                "bit": 6,
                "description": "Output Enable"
              },
              "P7": {
                "bit": 7,
                "description": "Output Enable"
              },
              "P8": {
                "bit": 8,
                "description": "Output Enable"
              },
              "P9": {
                "bit": 9,
                "description": "Output Enable"
              },
              "P10": {
                "bit": 10,
                "description": "Output Enable"
              },
              "P11": {
                "bit": 11,
                "description": "Output Enable"
              },
              "P12": {
                "bit": 12,
                "description": "Output Enable"
              },
              "P13": {
                "bit": 13,
                "description": "Output Enable"
              },
              "P14": {
                "bit": 14,
                "description": "Output Enable"
              },
              "P15": {
                "bit": 15,
                "description": "Output Enable"
              },
              "P16": {
                "bit": 16,
                "description": "Output Enable"
              },
              "P17": {
                "bit": 17,
                "description": "Output Enable"
              },
              "P18": {
                "bit": 18,
                "description": "Output Enable"
              },
              "P19": {
                "bit": 19,
                "description": "Output Enable"
              },
              "P20": {
                "bit": 20,
                "description": "Output Enable"
              },
              "P21": {
                "bit": 21,
                "description": "Output Enable"
              },
              "P22": {
                "bit": 22,
                "description": "Output Enable"
              },
              "P23": {
                "bit": 23,
                "description": "Output Enable"
              },
              "P24": {
                "bit": 24,
                "description": "Output Enable"
              },
              "P25": {
                "bit": 25,
                "description": "Output Enable"
              },
              "P26": {
                "bit": 26,
                "description": "Output Enable"
              },
              "P27": {
                "bit": 27,
                "description": "Output Enable"
              },
              "P28": {
                "bit": 28,
                "description": "Output Enable"
              },
              "P29": {
                "bit": 29,
                "description": "Output Enable"
              },
              "P30": {
                "bit": 30,
                "description": "Output Enable"
              },
              "P31": {
                "bit": 31,
                "description": "Output Enable"
              }
            },
            "ODR": {
              "P0": {
                "bit": 0,
                "description": "Output Disable"
              },
              "P1": {
                "bit": 1,
                "description": "Output Disable"
              },
              "P2": {
                "bit": 2,
                "description": "Output Disable"
              },
              "P3": {
                "bit": 3,
                "description": "Output Disable"
              },
              "P4": {
                "bit": 4,
                "description": "Output Disable"
              },
              "P5": {
                "bit": 5,
                "description": "Output Disable"
              },
              "P6": {
                "bit": 6,
                "description": "Output Disable"
              },
              "P7": {
                "bit": 7,
                "description": "Output Disable"
              },
              "P8": {
                "bit": 8,
                "description": "Output Disable"
              },
              "P9": {
                "bit": 9,
                "description": "Output Disable"
              },
              "P10": {
                "bit": 10,
                "description": "Output Disable"
              },
              "P11": {
                "bit": 11,
                "description": "Output Disable"
              },
              "P12": {
                "bit": 12,
                "description": "Output Disable"
              },
              "P13": {
                "bit": 13,
                "description": "Output Disable"
              },
              "P14": {
                "bit": 14,
                "description": "Output Disable"
              },
              "P15": {
                "bit": 15,
                "description": "Output Disable"
              },
              "P16": {
                "bit": 16,
                "description": "Output Disable"
              },
              "P17": {
                "bit": 17,
                "description": "Output Disable"
              },
              "P18": {
                "bit": 18,
                "description": "Output Disable"
              },
              "P19": {
                "bit": 19,
                "description": "Output Disable"
              },
              "P20": {
                "bit": 20,
                "description": "Output Disable"
              },
              "P21": {
                "bit": 21,
                "description": "Output Disable"
              },
              "P22": {
                "bit": 22,
                "description": "Output Disable"
              },
              "P23": {
                "bit": 23,
                "description": "Output Disable"
              },
              "P24": {
                "bit": 24,
                "description": "Output Disable"
              },
              "P25": {
                "bit": 25,
                "description": "Output Disable"
              },
              "P26": {
                "bit": 26,
                "description": "Output Disable"
              },
              "P27": {
                "bit": 27,
                "description": "Output Disable"
              },
              "P28": {
                "bit": 28,
                "description": "Output Disable"
              },
              "P29": {
                "bit": 29,
                "description": "Output Disable"
              },
              "P30": {
                "bit": 30,
                "description": "Output Disable"
              },
              "P31": {
                "bit": 31,
                "description": "Output Disable"
              }
            },
            "OSR": {
              "P0": {
                "bit": 0,
                "description": "Output Status"
              },
              "P1": {
                "bit": 1,
                "description": "Output Status"
              },
              "P2": {
                "bit": 2,
                "description": "Output Status"
              },
              "P3": {
                "bit": 3,
                "description": "Output Status"
              },
              "P4": {
                "bit": 4,
                "description": "Output Status"
              },
              "P5": {
                "bit": 5,
                "description": "Output Status"
              },
              "P6": {
                "bit": 6,
                "description": "Output Status"
              },
              "P7": {
                "bit": 7,
                "description": "Output Status"
              },
              "P8": {
                "bit": 8,
                "description": "Output Status"
              },
              "P9": {
                "bit": 9,
                "description": "Output Status"
              },
              "P10": {
                "bit": 10,
                "description": "Output Status"
              },
              "P11": {
                "bit": 11,
                "description": "Output Status"
              },
              "P12": {
                "bit": 12,
                "description": "Output Status"
              },
              "P13": {
                "bit": 13,
                "description": "Output Status"
              },
              "P14": {
                "bit": 14,
                "description": "Output Status"
              },
              "P15": {
                "bit": 15,
                "description": "Output Status"
              },
              "P16": {
                "bit": 16,
                "description": "Output Status"
              },
              "P17": {
                "bit": 17,
                "description": "Output Status"
              },
              "P18": {
                "bit": 18,
                "description": "Output Status"
              },
              "P19": {
                "bit": 19,
                "description": "Output Status"
              },
              "P20": {
                "bit": 20,
                "description": "Output Status"
              },
              "P21": {
                "bit": 21,
                "description": "Output Status"
              },
              "P22": {
                "bit": 22,
                "description": "Output Status"
              },
              "P23": {
                "bit": 23,
                "description": "Output Status"
              },
              "P24": {
                "bit": 24,
                "description": "Output Status"
              },
              "P25": {
                "bit": 25,
                "description": "Output Status"
              },
              "P26": {
                "bit": 26,
                "description": "Output Status"
              },
              "P27": {
                "bit": 27,
                "description": "Output Status"
              },
              "P28": {
                "bit": 28,
                "description": "Output Status"
              },
              "P29": {
                "bit": 29,
                "description": "Output Status"
              },
              "P30": {
                "bit": 30,
                "description": "Output Status"
              },
              "P31": {
                "bit": 31,
                "description": "Output Status"
              }
            },
            "IFER": {
              "P0": {
                "bit": 0,
                "description": "Input Filter Enable"
              },
              "P1": {
                "bit": 1,
                "description": "Input Filter Enable"
              },
              "P2": {
                "bit": 2,
                "description": "Input Filter Enable"
              },
              "P3": {
                "bit": 3,
                "description": "Input Filter Enable"
              },
              "P4": {
                "bit": 4,
                "description": "Input Filter Enable"
              },
              "P5": {
                "bit": 5,
                "description": "Input Filter Enable"
              },
              "P6": {
                "bit": 6,
                "description": "Input Filter Enable"
              },
              "P7": {
                "bit": 7,
                "description": "Input Filter Enable"
              },
              "P8": {
                "bit": 8,
                "description": "Input Filter Enable"
              },
              "P9": {
                "bit": 9,
                "description": "Input Filter Enable"
              },
              "P10": {
                "bit": 10,
                "description": "Input Filter Enable"
              },
              "P11": {
                "bit": 11,
                "description": "Input Filter Enable"
              },
              "P12": {
                "bit": 12,
                "description": "Input Filter Enable"
              },
              "P13": {
                "bit": 13,
                "description": "Input Filter Enable"
              },
              "P14": {
                "bit": 14,
                "description": "Input Filter Enable"
              },
              "P15": {
                "bit": 15,
                "description": "Input Filter Enable"
              },
              "P16": {
                "bit": 16,
                "description": "Input Filter Enable"
              },
              "P17": {
                "bit": 17,
                "description": "Input Filter Enable"
              },
              "P18": {
                "bit": 18,
                "description": "Input Filter Enable"
              },
              "P19": {
                "bit": 19,
                "description": "Input Filter Enable"
              },
              "P20": {
                "bit": 20,
                "description": "Input Filter Enable"
              },
              "P21": {
                "bit": 21,
                "description": "Input Filter Enable"
              },
              "P22": {
                "bit": 22,
                "description": "Input Filter Enable"
              },
              "P23": {
                "bit": 23,
                "description": "Input Filter Enable"
              },
              "P24": {
                "bit": 24,
                "description": "Input Filter Enable"
              },
              "P25": {
                "bit": 25,
                "description": "Input Filter Enable"
              },
              "P26": {
                "bit": 26,
                "description": "Input Filter Enable"
              },
              "P27": {
                "bit": 27,
                "description": "Input Filter Enable"
              },
              "P28": {
                "bit": 28,
                "description": "Input Filter Enable"
              },
              "P29": {
                "bit": 29,
                "description": "Input Filter Enable"
              },
              "P30": {
                "bit": 30,
                "description": "Input Filter Enable"
              },
              "P31": {
                "bit": 31,
                "description": "Input Filter Enable"
              }
            },
            "IFDR": {
              "P0": {
                "bit": 0,
                "description": "Input Filter Disable"
              },
              "P1": {
                "bit": 1,
                "description": "Input Filter Disable"
              },
              "P2": {
                "bit": 2,
                "description": "Input Filter Disable"
              },
              "P3": {
                "bit": 3,
                "description": "Input Filter Disable"
              },
              "P4": {
                "bit": 4,
                "description": "Input Filter Disable"
              },
              "P5": {
                "bit": 5,
                "description": "Input Filter Disable"
              },
              "P6": {
                "bit": 6,
                "description": "Input Filter Disable"
              },
              "P7": {
                "bit": 7,
                "description": "Input Filter Disable"
              },
              "P8": {
                "bit": 8,
                "description": "Input Filter Disable"
              },
              "P9": {
                "bit": 9,
                "description": "Input Filter Disable"
              },
              "P10": {
                "bit": 10,
                "description": "Input Filter Disable"
              },
              "P11": {
                "bit": 11,
                "description": "Input Filter Disable"
              },
              "P12": {
                "bit": 12,
                "description": "Input Filter Disable"
              },
              "P13": {
                "bit": 13,
                "description": "Input Filter Disable"
              },
              "P14": {
                "bit": 14,
                "description": "Input Filter Disable"
              },
              "P15": {
                "bit": 15,
                "description": "Input Filter Disable"
              },
              "P16": {
                "bit": 16,
                "description": "Input Filter Disable"
              },
              "P17": {
                "bit": 17,
                "description": "Input Filter Disable"
              },
              "P18": {
                "bit": 18,
                "description": "Input Filter Disable"
              },
              "P19": {
                "bit": 19,
                "description": "Input Filter Disable"
              },
              "P20": {
                "bit": 20,
                "description": "Input Filter Disable"
              },
              "P21": {
                "bit": 21,
                "description": "Input Filter Disable"
              },
              "P22": {
                "bit": 22,
                "description": "Input Filter Disable"
              },
              "P23": {
                "bit": 23,
                "description": "Input Filter Disable"
              },
              "P24": {
                "bit": 24,
                "description": "Input Filter Disable"
              },
              "P25": {
                "bit": 25,
                "description": "Input Filter Disable"
              },
              "P26": {
                "bit": 26,
                "description": "Input Filter Disable"
              },
              "P27": {
                "bit": 27,
                "description": "Input Filter Disable"
              },
              "P28": {
                "bit": 28,
                "description": "Input Filter Disable"
              },
              "P29": {
                "bit": 29,
                "description": "Input Filter Disable"
              },
              "P30": {
                "bit": 30,
                "description": "Input Filter Disable"
              },
              "P31": {
                "bit": 31,
                "description": "Input Filter Disable"
              }
            },
            "IFSR": {
              "P0": {
                "bit": 0,
                "description": "Input Filer Status"
              },
              "P1": {
                "bit": 1,
                "description": "Input Filer Status"
              },
              "P2": {
                "bit": 2,
                "description": "Input Filer Status"
              },
              "P3": {
                "bit": 3,
                "description": "Input Filer Status"
              },
              "P4": {
                "bit": 4,
                "description": "Input Filer Status"
              },
              "P5": {
                "bit": 5,
                "description": "Input Filer Status"
              },
              "P6": {
                "bit": 6,
                "description": "Input Filer Status"
              },
              "P7": {
                "bit": 7,
                "description": "Input Filer Status"
              },
              "P8": {
                "bit": 8,
                "description": "Input Filer Status"
              },
              "P9": {
                "bit": 9,
                "description": "Input Filer Status"
              },
              "P10": {
                "bit": 10,
                "description": "Input Filer Status"
              },
              "P11": {
                "bit": 11,
                "description": "Input Filer Status"
              },
              "P12": {
                "bit": 12,
                "description": "Input Filer Status"
              },
              "P13": {
                "bit": 13,
                "description": "Input Filer Status"
              },
              "P14": {
                "bit": 14,
                "description": "Input Filer Status"
              },
              "P15": {
                "bit": 15,
                "description": "Input Filer Status"
              },
              "P16": {
                "bit": 16,
                "description": "Input Filer Status"
              },
              "P17": {
                "bit": 17,
                "description": "Input Filer Status"
              },
              "P18": {
                "bit": 18,
                "description": "Input Filer Status"
              },
              "P19": {
                "bit": 19,
                "description": "Input Filer Status"
              },
              "P20": {
                "bit": 20,
                "description": "Input Filer Status"
              },
              "P21": {
                "bit": 21,
                "description": "Input Filer Status"
              },
              "P22": {
                "bit": 22,
                "description": "Input Filer Status"
              },
              "P23": {
                "bit": 23,
                "description": "Input Filer Status"
              },
              "P24": {
                "bit": 24,
                "description": "Input Filer Status"
              },
              "P25": {
                "bit": 25,
                "description": "Input Filer Status"
              },
              "P26": {
                "bit": 26,
                "description": "Input Filer Status"
              },
              "P27": {
                "bit": 27,
                "description": "Input Filer Status"
              },
              "P28": {
                "bit": 28,
                "description": "Input Filer Status"
              },
              "P29": {
                "bit": 29,
                "description": "Input Filer Status"
              },
              "P30": {
                "bit": 30,
                "description": "Input Filer Status"
              },
              "P31": {
                "bit": 31,
                "description": "Input Filer Status"
              }
            },
            "SODR": {
              "P0": {
                "bit": 0,
                "description": "Set Output Data"
              },
              "P1": {
                "bit": 1,
                "description": "Set Output Data"
              },
              "P2": {
                "bit": 2,
                "description": "Set Output Data"
              },
              "P3": {
                "bit": 3,
                "description": "Set Output Data"
              },
              "P4": {
                "bit": 4,
                "description": "Set Output Data"
              },
              "P5": {
                "bit": 5,
                "description": "Set Output Data"
              },
              "P6": {
                "bit": 6,
                "description": "Set Output Data"
              },
              "P7": {
                "bit": 7,
                "description": "Set Output Data"
              },
              "P8": {
                "bit": 8,
                "description": "Set Output Data"
              },
              "P9": {
                "bit": 9,
                "description": "Set Output Data"
              },
              "P10": {
                "bit": 10,
                "description": "Set Output Data"
              },
              "P11": {
                "bit": 11,
                "description": "Set Output Data"
              },
              "P12": {
                "bit": 12,
                "description": "Set Output Data"
              },
              "P13": {
                "bit": 13,
                "description": "Set Output Data"
              },
              "P14": {
                "bit": 14,
                "description": "Set Output Data"
              },
              "P15": {
                "bit": 15,
                "description": "Set Output Data"
              },
              "P16": {
                "bit": 16,
                "description": "Set Output Data"
              },
              "P17": {
                "bit": 17,
                "description": "Set Output Data"
              },
              "P18": {
                "bit": 18,
                "description": "Set Output Data"
              },
              "P19": {
                "bit": 19,
                "description": "Set Output Data"
              },
              "P20": {
                "bit": 20,
                "description": "Set Output Data"
              },
              "P21": {
                "bit": 21,
                "description": "Set Output Data"
              },
              "P22": {
                "bit": 22,
                "description": "Set Output Data"
              },
              "P23": {
                "bit": 23,
                "description": "Set Output Data"
              },
              "P24": {
                "bit": 24,
                "description": "Set Output Data"
              },
              "P25": {
                "bit": 25,
                "description": "Set Output Data"
              },
              "P26": {
                "bit": 26,
                "description": "Set Output Data"
              },
              "P27": {
                "bit": 27,
                "description": "Set Output Data"
              },
              "P28": {
                "bit": 28,
                "description": "Set Output Data"
              },
              "P29": {
                "bit": 29,
                "description": "Set Output Data"
              },
              "P30": {
                "bit": 30,
                "description": "Set Output Data"
              },
              "P31": {
                "bit": 31,
                "description": "Set Output Data"
              }
            },
            "CODR": {
              "P0": {
                "bit": 0,
                "description": "Clear Output Data"
              },
              "P1": {
                "bit": 1,
                "description": "Clear Output Data"
              },
              "P2": {
                "bit": 2,
                "description": "Clear Output Data"
              },
              "P3": {
                "bit": 3,
                "description": "Clear Output Data"
              },
              "P4": {
                "bit": 4,
                "description": "Clear Output Data"
              },
              "P5": {
                "bit": 5,
                "description": "Clear Output Data"
              },
              "P6": {
                "bit": 6,
                "description": "Clear Output Data"
              },
              "P7": {
                "bit": 7,
                "description": "Clear Output Data"
              },
              "P8": {
                "bit": 8,
                "description": "Clear Output Data"
              },
              "P9": {
                "bit": 9,
                "description": "Clear Output Data"
              },
              "P10": {
                "bit": 10,
                "description": "Clear Output Data"
              },
              "P11": {
                "bit": 11,
                "description": "Clear Output Data"
              },
              "P12": {
                "bit": 12,
                "description": "Clear Output Data"
              },
              "P13": {
                "bit": 13,
                "description": "Clear Output Data"
              },
              "P14": {
                "bit": 14,
                "description": "Clear Output Data"
              },
              "P15": {
                "bit": 15,
                "description": "Clear Output Data"
              },
              "P16": {
                "bit": 16,
                "description": "Clear Output Data"
              },
              "P17": {
                "bit": 17,
                "description": "Clear Output Data"
              },
              "P18": {
                "bit": 18,
                "description": "Clear Output Data"
              },
              "P19": {
                "bit": 19,
                "description": "Clear Output Data"
              },
              "P20": {
                "bit": 20,
                "description": "Clear Output Data"
              },
              "P21": {
                "bit": 21,
                "description": "Clear Output Data"
              },
              "P22": {
                "bit": 22,
                "description": "Clear Output Data"
              },
              "P23": {
                "bit": 23,
                "description": "Clear Output Data"
              },
              "P24": {
                "bit": 24,
                "description": "Clear Output Data"
              },
              "P25": {
                "bit": 25,
                "description": "Clear Output Data"
              },
              "P26": {
                "bit": 26,
                "description": "Clear Output Data"
              },
              "P27": {
                "bit": 27,
                "description": "Clear Output Data"
              },
              "P28": {
                "bit": 28,
                "description": "Clear Output Data"
              },
              "P29": {
                "bit": 29,
                "description": "Clear Output Data"
              },
              "P30": {
                "bit": 30,
                "description": "Clear Output Data"
              },
              "P31": {
                "bit": 31,
                "description": "Clear Output Data"
              }
            },
            "ODSR": {
              "P0": {
                "bit": 0,
                "description": "Output Data Status"
              },
              "P1": {
                "bit": 1,
                "description": "Output Data Status"
              },
              "P2": {
                "bit": 2,
                "description": "Output Data Status"
              },
              "P3": {
                "bit": 3,
                "description": "Output Data Status"
              },
              "P4": {
                "bit": 4,
                "description": "Output Data Status"
              },
              "P5": {
                "bit": 5,
                "description": "Output Data Status"
              },
              "P6": {
                "bit": 6,
                "description": "Output Data Status"
              },
              "P7": {
                "bit": 7,
                "description": "Output Data Status"
              },
              "P8": {
                "bit": 8,
                "description": "Output Data Status"
              },
              "P9": {
                "bit": 9,
                "description": "Output Data Status"
              },
              "P10": {
                "bit": 10,
                "description": "Output Data Status"
              },
              "P11": {
                "bit": 11,
                "description": "Output Data Status"
              },
              "P12": {
                "bit": 12,
                "description": "Output Data Status"
              },
              "P13": {
                "bit": 13,
                "description": "Output Data Status"
              },
              "P14": {
                "bit": 14,
                "description": "Output Data Status"
              },
              "P15": {
                "bit": 15,
                "description": "Output Data Status"
              },
              "P16": {
                "bit": 16,
                "description": "Output Data Status"
              },
              "P17": {
                "bit": 17,
                "description": "Output Data Status"
              },
              "P18": {
                "bit": 18,
                "description": "Output Data Status"
              },
              "P19": {
                "bit": 19,
                "description": "Output Data Status"
              },
              "P20": {
                "bit": 20,
                "description": "Output Data Status"
              },
              "P21": {
                "bit": 21,
                "description": "Output Data Status"
              },
              "P22": {
                "bit": 22,
                "description": "Output Data Status"
              },
              "P23": {
                "bit": 23,
                "description": "Output Data Status"
              },
              "P24": {
                "bit": 24,
                "description": "Output Data Status"
              },
              "P25": {
                "bit": 25,
                "description": "Output Data Status"
              },
              "P26": {
                "bit": 26,
                "description": "Output Data Status"
              },
              "P27": {
                "bit": 27,
                "description": "Output Data Status"
              },
              "P28": {
                "bit": 28,
                "description": "Output Data Status"
              },
              "P29": {
                "bit": 29,
                "description": "Output Data Status"
              },
              "P30": {
                "bit": 30,
                "description": "Output Data Status"
              },
              "P31": {
                "bit": 31,
                "description": "Output Data Status"
              }
            },
            "PDSR": {
              "P0": {
                "bit": 0,
                "description": "Output Data Status"
              },
              "P1": {
                "bit": 1,
                "description": "Output Data Status"
              },
              "P2": {
                "bit": 2,
                "description": "Output Data Status"
              },
              "P3": {
                "bit": 3,
                "description": "Output Data Status"
              },
              "P4": {
                "bit": 4,
                "description": "Output Data Status"
              },
              "P5": {
                "bit": 5,
                "description": "Output Data Status"
              },
              "P6": {
                "bit": 6,
                "description": "Output Data Status"
              },
              "P7": {
                "bit": 7,
                "description": "Output Data Status"
              },
              "P8": {
                "bit": 8,
                "description": "Output Data Status"
              },
              "P9": {
                "bit": 9,
                "description": "Output Data Status"
              },
              "P10": {
                "bit": 10,
                "description": "Output Data Status"
              },
              "P11": {
                "bit": 11,
                "description": "Output Data Status"
              },
              "P12": {
                "bit": 12,
                "description": "Output Data Status"
              },
              "P13": {
                "bit": 13,
                "description": "Output Data Status"
              },
              "P14": {
                "bit": 14,
                "description": "Output Data Status"
              },
              "P15": {
                "bit": 15,
                "description": "Output Data Status"
              },
              "P16": {
                "bit": 16,
                "description": "Output Data Status"
              },
              "P17": {
                "bit": 17,
                "description": "Output Data Status"
              },
              "P18": {
                "bit": 18,
                "description": "Output Data Status"
              },
              "P19": {
                "bit": 19,
                "description": "Output Data Status"
              },
              "P20": {
                "bit": 20,
                "description": "Output Data Status"
              },
              "P21": {
                "bit": 21,
                "description": "Output Data Status"
              },
              "P22": {
                "bit": 22,
                "description": "Output Data Status"
              },
              "P23": {
                "bit": 23,
                "description": "Output Data Status"
              },
              "P24": {
                "bit": 24,
                "description": "Output Data Status"
              },
              "P25": {
                "bit": 25,
                "description": "Output Data Status"
              },
              "P26": {
                "bit": 26,
                "description": "Output Data Status"
              },
              "P27": {
                "bit": 27,
                "description": "Output Data Status"
              },
              "P28": {
                "bit": 28,
                "description": "Output Data Status"
              },
              "P29": {
                "bit": 29,
                "description": "Output Data Status"
              },
              "P30": {
                "bit": 30,
                "description": "Output Data Status"
              },
              "P31": {
                "bit": 31,
                "description": "Output Data Status"
              }
            },
            "IER": {
              "P0": {
                "bit": 0,
                "description": "Input Change Interrupt Enable"
              },
              "P1": {
                "bit": 1,
                "description": "Input Change Interrupt Enable"
              },
              "P2": {
                "bit": 2,
                "description": "Input Change Interrupt Enable"
              },
              "P3": {
                "bit": 3,
                "description": "Input Change Interrupt Enable"
              },
              "P4": {
                "bit": 4,
                "description": "Input Change Interrupt Enable"
              },
              "P5": {
                "bit": 5,
                "description": "Input Change Interrupt Enable"
              },
              "P6": {
                "bit": 6,
                "description": "Input Change Interrupt Enable"
              },
              "P7": {
                "bit": 7,
                "description": "Input Change Interrupt Enable"
              },
              "P8": {
                "bit": 8,
                "description": "Input Change Interrupt Enable"
              },
              "P9": {
                "bit": 9,
                "description": "Input Change Interrupt Enable"
              },
              "P10": {
                "bit": 10,
                "description": "Input Change Interrupt Enable"
              },
              "P11": {
                "bit": 11,
                "description": "Input Change Interrupt Enable"
              },
              "P12": {
                "bit": 12,
                "description": "Input Change Interrupt Enable"
              },
              "P13": {
                "bit": 13,
                "description": "Input Change Interrupt Enable"
              },
              "P14": {
                "bit": 14,
                "description": "Input Change Interrupt Enable"
              },
              "P15": {
                "bit": 15,
                "description": "Input Change Interrupt Enable"
              },
              "P16": {
                "bit": 16,
                "description": "Input Change Interrupt Enable"
              },
              "P17": {
                "bit": 17,
                "description": "Input Change Interrupt Enable"
              },
              "P18": {
                "bit": 18,
                "description": "Input Change Interrupt Enable"
              },
              "P19": {
                "bit": 19,
                "description": "Input Change Interrupt Enable"
              },
              "P20": {
                "bit": 20,
                "description": "Input Change Interrupt Enable"
              },
              "P21": {
                "bit": 21,
                "description": "Input Change Interrupt Enable"
              },
              "P22": {
                "bit": 22,
                "description": "Input Change Interrupt Enable"
              },
              "P23": {
                "bit": 23,
                "description": "Input Change Interrupt Enable"
              },
              "P24": {
                "bit": 24,
                "description": "Input Change Interrupt Enable"
              },
              "P25": {
                "bit": 25,
                "description": "Input Change Interrupt Enable"
              },
              "P26": {
                "bit": 26,
                "description": "Input Change Interrupt Enable"
              },
              "P27": {
                "bit": 27,
                "description": "Input Change Interrupt Enable"
              },
              "P28": {
                "bit": 28,
                "description": "Input Change Interrupt Enable"
              },
              "P29": {
                "bit": 29,
                "description": "Input Change Interrupt Enable"
              },
              "P30": {
                "bit": 30,
                "description": "Input Change Interrupt Enable"
              },
              "P31": {
                "bit": 31,
                "description": "Input Change Interrupt Enable"
              }
            },
            "IDR": {
              "P0": {
                "bit": 0,
                "description": "Input Change Interrupt Disable"
              },
              "P1": {
                "bit": 1,
                "description": "Input Change Interrupt Disable"
              },
              "P2": {
                "bit": 2,
                "description": "Input Change Interrupt Disable"
              },
              "P3": {
                "bit": 3,
                "description": "Input Change Interrupt Disable"
              },
              "P4": {
                "bit": 4,
                "description": "Input Change Interrupt Disable"
              },
              "P5": {
                "bit": 5,
                "description": "Input Change Interrupt Disable"
              },
              "P6": {
                "bit": 6,
                "description": "Input Change Interrupt Disable"
              },
              "P7": {
                "bit": 7,
                "description": "Input Change Interrupt Disable"
              },
              "P8": {
                "bit": 8,
                "description": "Input Change Interrupt Disable"
              },
              "P9": {
                "bit": 9,
                "description": "Input Change Interrupt Disable"
              },
              "P10": {
                "bit": 10,
                "description": "Input Change Interrupt Disable"
              },
              "P11": {
                "bit": 11,
                "description": "Input Change Interrupt Disable"
              },
              "P12": {
                "bit": 12,
                "description": "Input Change Interrupt Disable"
              },
              "P13": {
                "bit": 13,
                "description": "Input Change Interrupt Disable"
              },
              "P14": {
                "bit": 14,
                "description": "Input Change Interrupt Disable"
              },
              "P15": {
                "bit": 15,
                "description": "Input Change Interrupt Disable"
              },
              "P16": {
                "bit": 16,
                "description": "Input Change Interrupt Disable"
              },
              "P17": {
                "bit": 17,
                "description": "Input Change Interrupt Disable"
              },
              "P18": {
                "bit": 18,
                "description": "Input Change Interrupt Disable"
              },
              "P19": {
                "bit": 19,
                "description": "Input Change Interrupt Disable"
              },
              "P20": {
                "bit": 20,
                "description": "Input Change Interrupt Disable"
              },
              "P21": {
                "bit": 21,
                "description": "Input Change Interrupt Disable"
              },
              "P22": {
                "bit": 22,
                "description": "Input Change Interrupt Disable"
              },
              "P23": {
                "bit": 23,
                "description": "Input Change Interrupt Disable"
              },
              "P24": {
                "bit": 24,
                "description": "Input Change Interrupt Disable"
              },
              "P25": {
                "bit": 25,
                "description": "Input Change Interrupt Disable"
              },
              "P26": {
                "bit": 26,
                "description": "Input Change Interrupt Disable"
              },
              "P27": {
                "bit": 27,
                "description": "Input Change Interrupt Disable"
              },
              "P28": {
                "bit": 28,
                "description": "Input Change Interrupt Disable"
              },
              "P29": {
                "bit": 29,
                "description": "Input Change Interrupt Disable"
              },
              "P30": {
                "bit": 30,
                "description": "Input Change Interrupt Disable"
              },
              "P31": {
                "bit": 31,
                "description": "Input Change Interrupt Disable"
              }
            },
            "IMR": {
              "P0": {
                "bit": 0,
                "description": "Input Change Interrupt Mask"
              },
              "P1": {
                "bit": 1,
                "description": "Input Change Interrupt Mask"
              },
              "P2": {
                "bit": 2,
                "description": "Input Change Interrupt Mask"
              },
              "P3": {
                "bit": 3,
                "description": "Input Change Interrupt Mask"
              },
              "P4": {
                "bit": 4,
                "description": "Input Change Interrupt Mask"
              },
              "P5": {
                "bit": 5,
                "description": "Input Change Interrupt Mask"
              },
              "P6": {
                "bit": 6,
                "description": "Input Change Interrupt Mask"
              },
              "P7": {
                "bit": 7,
                "description": "Input Change Interrupt Mask"
              },
              "P8": {
                "bit": 8,
                "description": "Input Change Interrupt Mask"
              },
              "P9": {
                "bit": 9,
                "description": "Input Change Interrupt Mask"
              },
              "P10": {
                "bit": 10,
                "description": "Input Change Interrupt Mask"
              },
              "P11": {
                "bit": 11,
                "description": "Input Change Interrupt Mask"
              },
              "P12": {
                "bit": 12,
                "description": "Input Change Interrupt Mask"
              },
              "P13": {
                "bit": 13,
                "description": "Input Change Interrupt Mask"
              },
              "P14": {
                "bit": 14,
                "description": "Input Change Interrupt Mask"
              },
              "P15": {
                "bit": 15,
                "description": "Input Change Interrupt Mask"
              },
              "P16": {
                "bit": 16,
                "description": "Input Change Interrupt Mask"
              },
              "P17": {
                "bit": 17,
                "description": "Input Change Interrupt Mask"
              },
              "P18": {
                "bit": 18,
                "description": "Input Change Interrupt Mask"
              },
              "P19": {
                "bit": 19,
                "description": "Input Change Interrupt Mask"
              },
              "P20": {
                "bit": 20,
                "description": "Input Change Interrupt Mask"
              },
              "P21": {
                "bit": 21,
                "description": "Input Change Interrupt Mask"
              },
              "P22": {
                "bit": 22,
                "description": "Input Change Interrupt Mask"
              },
              "P23": {
                "bit": 23,
                "description": "Input Change Interrupt Mask"
              },
              "P24": {
                "bit": 24,
                "description": "Input Change Interrupt Mask"
              },
              "P25": {
                "bit": 25,
                "description": "Input Change Interrupt Mask"
              },
              "P26": {
                "bit": 26,
                "description": "Input Change Interrupt Mask"
              },
              "P27": {
                "bit": 27,
                "description": "Input Change Interrupt Mask"
              },
              "P28": {
                "bit": 28,
                "description": "Input Change Interrupt Mask"
              },
              "P29": {
                "bit": 29,
                "description": "Input Change Interrupt Mask"
              },
              "P30": {
                "bit": 30,
                "description": "Input Change Interrupt Mask"
              },
              "P31": {
                "bit": 31,
                "description": "Input Change Interrupt Mask"
              }
            },
            "ISR": {
              "P0": {
                "bit": 0,
                "description": "Input Change Interrupt Status"
              },
              "P1": {
                "bit": 1,
                "description": "Input Change Interrupt Status"
              },
              "P2": {
                "bit": 2,
                "description": "Input Change Interrupt Status"
              },
              "P3": {
                "bit": 3,
                "description": "Input Change Interrupt Status"
              },
              "P4": {
                "bit": 4,
                "description": "Input Change Interrupt Status"
              },
              "P5": {
                "bit": 5,
                "description": "Input Change Interrupt Status"
              },
              "P6": {
                "bit": 6,
                "description": "Input Change Interrupt Status"
              },
              "P7": {
                "bit": 7,
                "description": "Input Change Interrupt Status"
              },
              "P8": {
                "bit": 8,
                "description": "Input Change Interrupt Status"
              },
              "P9": {
                "bit": 9,
                "description": "Input Change Interrupt Status"
              },
              "P10": {
                "bit": 10,
                "description": "Input Change Interrupt Status"
              },
              "P11": {
                "bit": 11,
                "description": "Input Change Interrupt Status"
              },
              "P12": {
                "bit": 12,
                "description": "Input Change Interrupt Status"
              },
              "P13": {
                "bit": 13,
                "description": "Input Change Interrupt Status"
              },
              "P14": {
                "bit": 14,
                "description": "Input Change Interrupt Status"
              },
              "P15": {
                "bit": 15,
                "description": "Input Change Interrupt Status"
              },
              "P16": {
                "bit": 16,
                "description": "Input Change Interrupt Status"
              },
              "P17": {
                "bit": 17,
                "description": "Input Change Interrupt Status"
              },
              "P18": {
                "bit": 18,
                "description": "Input Change Interrupt Status"
              },
              "P19": {
                "bit": 19,
                "description": "Input Change Interrupt Status"
              },
              "P20": {
                "bit": 20,
                "description": "Input Change Interrupt Status"
              },
              "P21": {
                "bit": 21,
                "description": "Input Change Interrupt Status"
              },
              "P22": {
                "bit": 22,
                "description": "Input Change Interrupt Status"
              },
              "P23": {
                "bit": 23,
                "description": "Input Change Interrupt Status"
              },
              "P24": {
                "bit": 24,
                "description": "Input Change Interrupt Status"
              },
              "P25": {
                "bit": 25,
                "description": "Input Change Interrupt Status"
              },
              "P26": {
                "bit": 26,
                "description": "Input Change Interrupt Status"
              },
              "P27": {
                "bit": 27,
                "description": "Input Change Interrupt Status"
              },
              "P28": {
                "bit": 28,
                "description": "Input Change Interrupt Status"
              },
              "P29": {
                "bit": 29,
                "description": "Input Change Interrupt Status"
              },
              "P30": {
                "bit": 30,
                "description": "Input Change Interrupt Status"
              },
              "P31": {
                "bit": 31,
                "description": "Input Change Interrupt Status"
              }
            },
            "MDER": {
              "P0": {
                "bit": 0,
                "description": "Multi Drive Enable."
              },
              "P1": {
                "bit": 1,
                "description": "Multi Drive Enable."
              },
              "P2": {
                "bit": 2,
                "description": "Multi Drive Enable."
              },
              "P3": {
                "bit": 3,
                "description": "Multi Drive Enable."
              },
              "P4": {
                "bit": 4,
                "description": "Multi Drive Enable."
              },
              "P5": {
                "bit": 5,
                "description": "Multi Drive Enable."
              },
              "P6": {
                "bit": 6,
                "description": "Multi Drive Enable."
              },
              "P7": {
                "bit": 7,
                "description": "Multi Drive Enable."
              },
              "P8": {
                "bit": 8,
                "description": "Multi Drive Enable."
              },
              "P9": {
                "bit": 9,
                "description": "Multi Drive Enable."
              },
              "P10": {
                "bit": 10,
                "description": "Multi Drive Enable."
              },
              "P11": {
                "bit": 11,
                "description": "Multi Drive Enable."
              },
              "P12": {
                "bit": 12,
                "description": "Multi Drive Enable."
              },
              "P13": {
                "bit": 13,
                "description": "Multi Drive Enable."
              },
              "P14": {
                "bit": 14,
                "description": "Multi Drive Enable."
              },
              "P15": {
                "bit": 15,
                "description": "Multi Drive Enable."
              },
              "P16": {
                "bit": 16,
                "description": "Multi Drive Enable."
              },
              "P17": {
                "bit": 17,
                "description": "Multi Drive Enable."
              },
              "P18": {
                "bit": 18,
                "description": "Multi Drive Enable."
              },
              "P19": {
                "bit": 19,
                "description": "Multi Drive Enable."
              },
              "P20": {
                "bit": 20,
                "description": "Multi Drive Enable."
              },
              "P21": {
                "bit": 21,
                "description": "Multi Drive Enable."
              },
              "P22": {
                "bit": 22,
                "description": "Multi Drive Enable."
              },
              "P23": {
                "bit": 23,
                "description": "Multi Drive Enable."
              },
              "P24": {
                "bit": 24,
                "description": "Multi Drive Enable."
              },
              "P25": {
                "bit": 25,
                "description": "Multi Drive Enable."
              },
              "P26": {
                "bit": 26,
                "description": "Multi Drive Enable."
              },
              "P27": {
                "bit": 27,
                "description": "Multi Drive Enable."
              },
              "P28": {
                "bit": 28,
                "description": "Multi Drive Enable."
              },
              "P29": {
                "bit": 29,
                "description": "Multi Drive Enable."
              },
              "P30": {
                "bit": 30,
                "description": "Multi Drive Enable."
              },
              "P31": {
                "bit": 31,
                "description": "Multi Drive Enable."
              }
            },
            "MDDR": {
              "P0": {
                "bit": 0,
                "description": "Multi Drive Disable."
              },
              "P1": {
                "bit": 1,
                "description": "Multi Drive Disable."
              },
              "P2": {
                "bit": 2,
                "description": "Multi Drive Disable."
              },
              "P3": {
                "bit": 3,
                "description": "Multi Drive Disable."
              },
              "P4": {
                "bit": 4,
                "description": "Multi Drive Disable."
              },
              "P5": {
                "bit": 5,
                "description": "Multi Drive Disable."
              },
              "P6": {
                "bit": 6,
                "description": "Multi Drive Disable."
              },
              "P7": {
                "bit": 7,
                "description": "Multi Drive Disable."
              },
              "P8": {
                "bit": 8,
                "description": "Multi Drive Disable."
              },
              "P9": {
                "bit": 9,
                "description": "Multi Drive Disable."
              },
              "P10": {
                "bit": 10,
                "description": "Multi Drive Disable."
              },
              "P11": {
                "bit": 11,
                "description": "Multi Drive Disable."
              },
              "P12": {
                "bit": 12,
                "description": "Multi Drive Disable."
              },
              "P13": {
                "bit": 13,
                "description": "Multi Drive Disable."
              },
              "P14": {
                "bit": 14,
                "description": "Multi Drive Disable."
              },
              "P15": {
                "bit": 15,
                "description": "Multi Drive Disable."
              },
              "P16": {
                "bit": 16,
                "description": "Multi Drive Disable."
              },
              "P17": {
                "bit": 17,
                "description": "Multi Drive Disable."
              },
              "P18": {
                "bit": 18,
                "description": "Multi Drive Disable."
              },
              "P19": {
                "bit": 19,
                "description": "Multi Drive Disable."
              },
              "P20": {
                "bit": 20,
                "description": "Multi Drive Disable."
              },
              "P21": {
                "bit": 21,
                "description": "Multi Drive Disable."
              },
              "P22": {
                "bit": 22,
                "description": "Multi Drive Disable."
              },
              "P23": {
                "bit": 23,
                "description": "Multi Drive Disable."
              },
              "P24": {
                "bit": 24,
                "description": "Multi Drive Disable."
              },
              "P25": {
                "bit": 25,
                "description": "Multi Drive Disable."
              },
              "P26": {
                "bit": 26,
                "description": "Multi Drive Disable."
              },
              "P27": {
                "bit": 27,
                "description": "Multi Drive Disable."
              },
              "P28": {
                "bit": 28,
                "description": "Multi Drive Disable."
              },
              "P29": {
                "bit": 29,
                "description": "Multi Drive Disable."
              },
              "P30": {
                "bit": 30,
                "description": "Multi Drive Disable."
              },
              "P31": {
                "bit": 31,
                "description": "Multi Drive Disable."
              }
            },
            "MDSR": {
              "P0": {
                "bit": 0,
                "description": "Multi Drive Status."
              },
              "P1": {
                "bit": 1,
                "description": "Multi Drive Status."
              },
              "P2": {
                "bit": 2,
                "description": "Multi Drive Status."
              },
              "P3": {
                "bit": 3,
                "description": "Multi Drive Status."
              },
              "P4": {
                "bit": 4,
                "description": "Multi Drive Status."
              },
              "P5": {
                "bit": 5,
                "description": "Multi Drive Status."
              },
              "P6": {
                "bit": 6,
                "description": "Multi Drive Status."
              },
              "P7": {
                "bit": 7,
                "description": "Multi Drive Status."
              },
              "P8": {
                "bit": 8,
                "description": "Multi Drive Status."
              },
              "P9": {
                "bit": 9,
                "description": "Multi Drive Status."
              },
              "P10": {
                "bit": 10,
                "description": "Multi Drive Status."
              },
              "P11": {
                "bit": 11,
                "description": "Multi Drive Status."
              },
              "P12": {
                "bit": 12,
                "description": "Multi Drive Status."
              },
              "P13": {
                "bit": 13,
                "description": "Multi Drive Status."
              },
              "P14": {
                "bit": 14,
                "description": "Multi Drive Status."
              },
              "P15": {
                "bit": 15,
                "description": "Multi Drive Status."
              },
              "P16": {
                "bit": 16,
                "description": "Multi Drive Status."
              },
              "P17": {
                "bit": 17,
                "description": "Multi Drive Status."
              },
              "P18": {
                "bit": 18,
                "description": "Multi Drive Status."
              },
              "P19": {
                "bit": 19,
                "description": "Multi Drive Status."
              },
              "P20": {
                "bit": 20,
                "description": "Multi Drive Status."
              },
              "P21": {
                "bit": 21,
                "description": "Multi Drive Status."
              },
              "P22": {
                "bit": 22,
                "description": "Multi Drive Status."
              },
              "P23": {
                "bit": 23,
                "description": "Multi Drive Status."
              },
              "P24": {
                "bit": 24,
                "description": "Multi Drive Status."
              },
              "P25": {
                "bit": 25,
                "description": "Multi Drive Status."
              },
              "P26": {
                "bit": 26,
                "description": "Multi Drive Status."
              },
              "P27": {
                "bit": 27,
                "description": "Multi Drive Status."
              },
              "P28": {
                "bit": 28,
                "description": "Multi Drive Status."
              },
              "P29": {
                "bit": 29,
                "description": "Multi Drive Status."
              },
              "P30": {
                "bit": 30,
                "description": "Multi Drive Status."
              },
              "P31": {
                "bit": 31,
                "description": "Multi Drive Status."
              }
            },
            "PUDR": {
              "P0": {
                "bit": 0,
                "description": "Pull Up Disable."
              },
              "P1": {
                "bit": 1,
                "description": "Pull Up Disable."
              },
              "P2": {
                "bit": 2,
                "description": "Pull Up Disable."
              },
              "P3": {
                "bit": 3,
                "description": "Pull Up Disable."
              },
              "P4": {
                "bit": 4,
                "description": "Pull Up Disable."
              },
              "P5": {
                "bit": 5,
                "description": "Pull Up Disable."
              },
              "P6": {
                "bit": 6,
                "description": "Pull Up Disable."
              },
              "P7": {
                "bit": 7,
                "description": "Pull Up Disable."
              },
              "P8": {
                "bit": 8,
                "description": "Pull Up Disable."
              },
              "P9": {
                "bit": 9,
                "description": "Pull Up Disable."
              },
              "P10": {
                "bit": 10,
                "description": "Pull Up Disable."
              },
              "P11": {
                "bit": 11,
                "description": "Pull Up Disable."
              },
              "P12": {
                "bit": 12,
                "description": "Pull Up Disable."
              },
              "P13": {
                "bit": 13,
                "description": "Pull Up Disable."
              },
              "P14": {
                "bit": 14,
                "description": "Pull Up Disable."
              },
              "P15": {
                "bit": 15,
                "description": "Pull Up Disable."
              },
              "P16": {
                "bit": 16,
                "description": "Pull Up Disable."
              },
              "P17": {
                "bit": 17,
                "description": "Pull Up Disable."
              },
              "P18": {
                "bit": 18,
                "description": "Pull Up Disable."
              },
              "P19": {
                "bit": 19,
                "description": "Pull Up Disable."
              },
              "P20": {
                "bit": 20,
                "description": "Pull Up Disable."
              },
              "P21": {
                "bit": 21,
                "description": "Pull Up Disable."
              },
              "P22": {
                "bit": 22,
                "description": "Pull Up Disable."
              },
              "P23": {
                "bit": 23,
                "description": "Pull Up Disable."
              },
              "P24": {
                "bit": 24,
                "description": "Pull Up Disable."
              },
              "P25": {
                "bit": 25,
                "description": "Pull Up Disable."
              },
              "P26": {
                "bit": 26,
                "description": "Pull Up Disable."
              },
              "P27": {
                "bit": 27,
                "description": "Pull Up Disable."
              },
              "P28": {
                "bit": 28,
                "description": "Pull Up Disable."
              },
              "P29": {
                "bit": 29,
                "description": "Pull Up Disable."
              },
              "P30": {
                "bit": 30,
                "description": "Pull Up Disable."
              },
              "P31": {
                "bit": 31,
                "description": "Pull Up Disable."
              }
            },
            "PUER": {
              "P0": {
                "bit": 0,
                "description": "Pull Up Enable."
              },
              "P1": {
                "bit": 1,
                "description": "Pull Up Enable."
              },
              "P2": {
                "bit": 2,
                "description": "Pull Up Enable."
              },
              "P3": {
                "bit": 3,
                "description": "Pull Up Enable."
              },
              "P4": {
                "bit": 4,
                "description": "Pull Up Enable."
              },
              "P5": {
                "bit": 5,
                "description": "Pull Up Enable."
              },
              "P6": {
                "bit": 6,
                "description": "Pull Up Enable."
              },
              "P7": {
                "bit": 7,
                "description": "Pull Up Enable."
              },
              "P8": {
                "bit": 8,
                "description": "Pull Up Enable."
              },
              "P9": {
                "bit": 9,
                "description": "Pull Up Enable."
              },
              "P10": {
                "bit": 10,
                "description": "Pull Up Enable."
              },
              "P11": {
                "bit": 11,
                "description": "Pull Up Enable."
              },
              "P12": {
                "bit": 12,
                "description": "Pull Up Enable."
              },
              "P13": {
                "bit": 13,
                "description": "Pull Up Enable."
              },
              "P14": {
                "bit": 14,
                "description": "Pull Up Enable."
              },
              "P15": {
                "bit": 15,
                "description": "Pull Up Enable."
              },
              "P16": {
                "bit": 16,
                "description": "Pull Up Enable."
              },
              "P17": {
                "bit": 17,
                "description": "Pull Up Enable."
              },
              "P18": {
                "bit": 18,
                "description": "Pull Up Enable."
              },
              "P19": {
                "bit": 19,
                "description": "Pull Up Enable."
              },
              "P20": {
                "bit": 20,
                "description": "Pull Up Enable."
              },
              "P21": {
                "bit": 21,
                "description": "Pull Up Enable."
              },
              "P22": {
                "bit": 22,
                "description": "Pull Up Enable."
              },
              "P23": {
                "bit": 23,
                "description": "Pull Up Enable."
              },
              "P24": {
                "bit": 24,
                "description": "Pull Up Enable."
              },
              "P25": {
                "bit": 25,
                "description": "Pull Up Enable."
              },
              "P26": {
                "bit": 26,
                "description": "Pull Up Enable."
              },
              "P27": {
                "bit": 27,
                "description": "Pull Up Enable."
              },
              "P28": {
                "bit": 28,
                "description": "Pull Up Enable."
              },
              "P29": {
                "bit": 29,
                "description": "Pull Up Enable."
              },
              "P30": {
                "bit": 30,
                "description": "Pull Up Enable."
              },
              "P31": {
                "bit": 31,
                "description": "Pull Up Enable."
              }
            },
            "PUSR": {
              "P0": {
                "bit": 0,
                "description": "Pull Up Status."
              },
              "P1": {
                "bit": 1,
                "description": "Pull Up Status."
              },
              "P2": {
                "bit": 2,
                "description": "Pull Up Status."
              },
              "P3": {
                "bit": 3,
                "description": "Pull Up Status."
              },
              "P4": {
                "bit": 4,
                "description": "Pull Up Status."
              },
              "P5": {
                "bit": 5,
                "description": "Pull Up Status."
              },
              "P6": {
                "bit": 6,
                "description": "Pull Up Status."
              },
              "P7": {
                "bit": 7,
                "description": "Pull Up Status."
              },
              "P8": {
                "bit": 8,
                "description": "Pull Up Status."
              },
              "P9": {
                "bit": 9,
                "description": "Pull Up Status."
              },
              "P10": {
                "bit": 10,
                "description": "Pull Up Status."
              },
              "P11": {
                "bit": 11,
                "description": "Pull Up Status."
              },
              "P12": {
                "bit": 12,
                "description": "Pull Up Status."
              },
              "P13": {
                "bit": 13,
                "description": "Pull Up Status."
              },
              "P14": {
                "bit": 14,
                "description": "Pull Up Status."
              },
              "P15": {
                "bit": 15,
                "description": "Pull Up Status."
              },
              "P16": {
                "bit": 16,
                "description": "Pull Up Status."
              },
              "P17": {
                "bit": 17,
                "description": "Pull Up Status."
              },
              "P18": {
                "bit": 18,
                "description": "Pull Up Status."
              },
              "P19": {
                "bit": 19,
                "description": "Pull Up Status."
              },
              "P20": {
                "bit": 20,
                "description": "Pull Up Status."
              },
              "P21": {
                "bit": 21,
                "description": "Pull Up Status."
              },
              "P22": {
                "bit": 22,
                "description": "Pull Up Status."
              },
              "P23": {
                "bit": 23,
                "description": "Pull Up Status."
              },
              "P24": {
                "bit": 24,
                "description": "Pull Up Status."
              },
              "P25": {
                "bit": 25,
                "description": "Pull Up Status."
              },
              "P26": {
                "bit": 26,
                "description": "Pull Up Status."
              },
              "P27": {
                "bit": 27,
                "description": "Pull Up Status."
              },
              "P28": {
                "bit": 28,
                "description": "Pull Up Status."
              },
              "P29": {
                "bit": 29,
                "description": "Pull Up Status."
              },
              "P30": {
                "bit": 30,
                "description": "Pull Up Status."
              },
              "P31": {
                "bit": 31,
                "description": "Pull Up Status."
              }
            },
            "ABCDSR[%s]": {
              "P0": {
                "bit": 0,
                "description": "Peripheral Select."
              },
              "P1": {
                "bit": 1,
                "description": "Peripheral Select."
              },
              "P2": {
                "bit": 2,
                "description": "Peripheral Select."
              },
              "P3": {
                "bit": 3,
                "description": "Peripheral Select."
              },
              "P4": {
                "bit": 4,
                "description": "Peripheral Select."
              },
              "P5": {
                "bit": 5,
                "description": "Peripheral Select."
              },
              "P6": {
                "bit": 6,
                "description": "Peripheral Select."
              },
              "P7": {
                "bit": 7,
                "description": "Peripheral Select."
              },
              "P8": {
                "bit": 8,
                "description": "Peripheral Select."
              },
              "P9": {
                "bit": 9,
                "description": "Peripheral Select."
              },
              "P10": {
                "bit": 10,
                "description": "Peripheral Select."
              },
              "P11": {
                "bit": 11,
                "description": "Peripheral Select."
              },
              "P12": {
                "bit": 12,
                "description": "Peripheral Select."
              },
              "P13": {
                "bit": 13,
                "description": "Peripheral Select."
              },
              "P14": {
                "bit": 14,
                "description": "Peripheral Select."
              },
              "P15": {
                "bit": 15,
                "description": "Peripheral Select."
              },
              "P16": {
                "bit": 16,
                "description": "Peripheral Select."
              },
              "P17": {
                "bit": 17,
                "description": "Peripheral Select."
              },
              "P18": {
                "bit": 18,
                "description": "Peripheral Select."
              },
              "P19": {
                "bit": 19,
                "description": "Peripheral Select."
              },
              "P20": {
                "bit": 20,
                "description": "Peripheral Select."
              },
              "P21": {
                "bit": 21,
                "description": "Peripheral Select."
              },
              "P22": {
                "bit": 22,
                "description": "Peripheral Select."
              },
              "P23": {
                "bit": 23,
                "description": "Peripheral Select."
              },
              "P24": {
                "bit": 24,
                "description": "Peripheral Select."
              },
              "P25": {
                "bit": 25,
                "description": "Peripheral Select."
              },
              "P26": {
                "bit": 26,
                "description": "Peripheral Select."
              },
              "P27": {
                "bit": 27,
                "description": "Peripheral Select."
              },
              "P28": {
                "bit": 28,
                "description": "Peripheral Select."
              },
              "P29": {
                "bit": 29,
                "description": "Peripheral Select."
              },
              "P30": {
                "bit": 30,
                "description": "Peripheral Select."
              },
              "P31": {
                "bit": 31,
                "description": "Peripheral Select."
              }
            },
            "IFSCDR": {
              "P0": {
                "bit": 0,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P1": {
                "bit": 1,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P2": {
                "bit": 2,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P3": {
                "bit": 3,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P4": {
                "bit": 4,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P5": {
                "bit": 5,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P6": {
                "bit": 6,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P7": {
                "bit": 7,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P8": {
                "bit": 8,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P9": {
                "bit": 9,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P10": {
                "bit": 10,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P11": {
                "bit": 11,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P12": {
                "bit": 12,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P13": {
                "bit": 13,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P14": {
                "bit": 14,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P15": {
                "bit": 15,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P16": {
                "bit": 16,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P17": {
                "bit": 17,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P18": {
                "bit": 18,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P19": {
                "bit": 19,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P20": {
                "bit": 20,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P21": {
                "bit": 21,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P22": {
                "bit": 22,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P23": {
                "bit": 23,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P24": {
                "bit": 24,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P25": {
                "bit": 25,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P26": {
                "bit": 26,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P27": {
                "bit": 27,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P28": {
                "bit": 28,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P29": {
                "bit": 29,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P30": {
                "bit": 30,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P31": {
                "bit": 31,
                "description": "PIO Clock Glitch Filtering Select."
              }
            },
            "IFSCER": {
              "P0": {
                "bit": 0,
                "description": "Debouncing Filtering Select."
              },
              "P1": {
                "bit": 1,
                "description": "Debouncing Filtering Select."
              },
              "P2": {
                "bit": 2,
                "description": "Debouncing Filtering Select."
              },
              "P3": {
                "bit": 3,
                "description": "Debouncing Filtering Select."
              },
              "P4": {
                "bit": 4,
                "description": "Debouncing Filtering Select."
              },
              "P5": {
                "bit": 5,
                "description": "Debouncing Filtering Select."
              },
              "P6": {
                "bit": 6,
                "description": "Debouncing Filtering Select."
              },
              "P7": {
                "bit": 7,
                "description": "Debouncing Filtering Select."
              },
              "P8": {
                "bit": 8,
                "description": "Debouncing Filtering Select."
              },
              "P9": {
                "bit": 9,
                "description": "Debouncing Filtering Select."
              },
              "P10": {
                "bit": 10,
                "description": "Debouncing Filtering Select."
              },
              "P11": {
                "bit": 11,
                "description": "Debouncing Filtering Select."
              },
              "P12": {
                "bit": 12,
                "description": "Debouncing Filtering Select."
              },
              "P13": {
                "bit": 13,
                "description": "Debouncing Filtering Select."
              },
              "P14": {
                "bit": 14,
                "description": "Debouncing Filtering Select."
              },
              "P15": {
                "bit": 15,
                "description": "Debouncing Filtering Select."
              },
              "P16": {
                "bit": 16,
                "description": "Debouncing Filtering Select."
              },
              "P17": {
                "bit": 17,
                "description": "Debouncing Filtering Select."
              },
              "P18": {
                "bit": 18,
                "description": "Debouncing Filtering Select."
              },
              "P19": {
                "bit": 19,
                "description": "Debouncing Filtering Select."
              },
              "P20": {
                "bit": 20,
                "description": "Debouncing Filtering Select."
              },
              "P21": {
                "bit": 21,
                "description": "Debouncing Filtering Select."
              },
              "P22": {
                "bit": 22,
                "description": "Debouncing Filtering Select."
              },
              "P23": {
                "bit": 23,
                "description": "Debouncing Filtering Select."
              },
              "P24": {
                "bit": 24,
                "description": "Debouncing Filtering Select."
              },
              "P25": {
                "bit": 25,
                "description": "Debouncing Filtering Select."
              },
              "P26": {
                "bit": 26,
                "description": "Debouncing Filtering Select."
              },
              "P27": {
                "bit": 27,
                "description": "Debouncing Filtering Select."
              },
              "P28": {
                "bit": 28,
                "description": "Debouncing Filtering Select."
              },
              "P29": {
                "bit": 29,
                "description": "Debouncing Filtering Select."
              },
              "P30": {
                "bit": 30,
                "description": "Debouncing Filtering Select."
              },
              "P31": {
                "bit": 31,
                "description": "Debouncing Filtering Select."
              }
            },
            "IFSCSR": {
              "P0": {
                "bit": 0,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P1": {
                "bit": 1,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P2": {
                "bit": 2,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P3": {
                "bit": 3,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P4": {
                "bit": 4,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P5": {
                "bit": 5,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P6": {
                "bit": 6,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P7": {
                "bit": 7,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P8": {
                "bit": 8,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P9": {
                "bit": 9,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P10": {
                "bit": 10,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P11": {
                "bit": 11,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P12": {
                "bit": 12,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P13": {
                "bit": 13,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P14": {
                "bit": 14,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P15": {
                "bit": 15,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P16": {
                "bit": 16,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P17": {
                "bit": 17,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P18": {
                "bit": 18,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P19": {
                "bit": 19,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P20": {
                "bit": 20,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P21": {
                "bit": 21,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P22": {
                "bit": 22,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P23": {
                "bit": 23,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P24": {
                "bit": 24,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P25": {
                "bit": 25,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P26": {
                "bit": 26,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P27": {
                "bit": 27,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P28": {
                "bit": 28,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P29": {
                "bit": 29,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P30": {
                "bit": 30,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P31": {
                "bit": 31,
                "description": "Glitch or Debouncing Filter Selection Status"
              }
            },
            "SCDR": {
              "DIV": {
                "bit": 0,
                "description": "DIV",
                "width": 14
              }
            },
            "PPDDR": {
              "P0": {
                "bit": 0,
                "description": "Pull Down Disable."
              },
              "P1": {
                "bit": 1,
                "description": "Pull Down Disable."
              },
              "P2": {
                "bit": 2,
                "description": "Pull Down Disable."
              },
              "P3": {
                "bit": 3,
                "description": "Pull Down Disable."
              },
              "P4": {
                "bit": 4,
                "description": "Pull Down Disable."
              },
              "P5": {
                "bit": 5,
                "description": "Pull Down Disable."
              },
              "P6": {
                "bit": 6,
                "description": "Pull Down Disable."
              },
              "P7": {
                "bit": 7,
                "description": "Pull Down Disable."
              },
              "P8": {
                "bit": 8,
                "description": "Pull Down Disable."
              },
              "P9": {
                "bit": 9,
                "description": "Pull Down Disable."
              },
              "P10": {
                "bit": 10,
                "description": "Pull Down Disable."
              },
              "P11": {
                "bit": 11,
                "description": "Pull Down Disable."
              },
              "P12": {
                "bit": 12,
                "description": "Pull Down Disable."
              },
              "P13": {
                "bit": 13,
                "description": "Pull Down Disable."
              },
              "P14": {
                "bit": 14,
                "description": "Pull Down Disable."
              },
              "P15": {
                "bit": 15,
                "description": "Pull Down Disable."
              },
              "P16": {
                "bit": 16,
                "description": "Pull Down Disable."
              },
              "P17": {
                "bit": 17,
                "description": "Pull Down Disable."
              },
              "P18": {
                "bit": 18,
                "description": "Pull Down Disable."
              },
              "P19": {
                "bit": 19,
                "description": "Pull Down Disable."
              },
              "P20": {
                "bit": 20,
                "description": "Pull Down Disable."
              },
              "P21": {
                "bit": 21,
                "description": "Pull Down Disable."
              },
              "P22": {
                "bit": 22,
                "description": "Pull Down Disable."
              },
              "P23": {
                "bit": 23,
                "description": "Pull Down Disable."
              },
              "P24": {
                "bit": 24,
                "description": "Pull Down Disable."
              },
              "P25": {
                "bit": 25,
                "description": "Pull Down Disable."
              },
              "P26": {
                "bit": 26,
                "description": "Pull Down Disable."
              },
              "P27": {
                "bit": 27,
                "description": "Pull Down Disable."
              },
              "P28": {
                "bit": 28,
                "description": "Pull Down Disable."
              },
              "P29": {
                "bit": 29,
                "description": "Pull Down Disable."
              },
              "P30": {
                "bit": 30,
                "description": "Pull Down Disable."
              },
              "P31": {
                "bit": 31,
                "description": "Pull Down Disable."
              }
            },
            "PPDER": {
              "P0": {
                "bit": 0,
                "description": "Pull Down Enable."
              },
              "P1": {
                "bit": 1,
                "description": "Pull Down Enable."
              },
              "P2": {
                "bit": 2,
                "description": "Pull Down Enable."
              },
              "P3": {
                "bit": 3,
                "description": "Pull Down Enable."
              },
              "P4": {
                "bit": 4,
                "description": "Pull Down Enable."
              },
              "P5": {
                "bit": 5,
                "description": "Pull Down Enable."
              },
              "P6": {
                "bit": 6,
                "description": "Pull Down Enable."
              },
              "P7": {
                "bit": 7,
                "description": "Pull Down Enable."
              },
              "P8": {
                "bit": 8,
                "description": "Pull Down Enable."
              },
              "P9": {
                "bit": 9,
                "description": "Pull Down Enable."
              },
              "P10": {
                "bit": 10,
                "description": "Pull Down Enable."
              },
              "P11": {
                "bit": 11,
                "description": "Pull Down Enable."
              },
              "P12": {
                "bit": 12,
                "description": "Pull Down Enable."
              },
              "P13": {
                "bit": 13,
                "description": "Pull Down Enable."
              },
              "P14": {
                "bit": 14,
                "description": "Pull Down Enable."
              },
              "P15": {
                "bit": 15,
                "description": "Pull Down Enable."
              },
              "P16": {
                "bit": 16,
                "description": "Pull Down Enable."
              },
              "P17": {
                "bit": 17,
                "description": "Pull Down Enable."
              },
              "P18": {
                "bit": 18,
                "description": "Pull Down Enable."
              },
              "P19": {
                "bit": 19,
                "description": "Pull Down Enable."
              },
              "P20": {
                "bit": 20,
                "description": "Pull Down Enable."
              },
              "P21": {
                "bit": 21,
                "description": "Pull Down Enable."
              },
              "P22": {
                "bit": 22,
                "description": "Pull Down Enable."
              },
              "P23": {
                "bit": 23,
                "description": "Pull Down Enable."
              },
              "P24": {
                "bit": 24,
                "description": "Pull Down Enable."
              },
              "P25": {
                "bit": 25,
                "description": "Pull Down Enable."
              },
              "P26": {
                "bit": 26,
                "description": "Pull Down Enable."
              },
              "P27": {
                "bit": 27,
                "description": "Pull Down Enable."
              },
              "P28": {
                "bit": 28,
                "description": "Pull Down Enable."
              },
              "P29": {
                "bit": 29,
                "description": "Pull Down Enable."
              },
              "P30": {
                "bit": 30,
                "description": "Pull Down Enable."
              },
              "P31": {
                "bit": 31,
                "description": "Pull Down Enable."
              }
            },
            "PPDSR": {
              "P0": {
                "bit": 0,
                "description": "Pull Down Status."
              },
              "P1": {
                "bit": 1,
                "description": "Pull Down Status."
              },
              "P2": {
                "bit": 2,
                "description": "Pull Down Status."
              },
              "P3": {
                "bit": 3,
                "description": "Pull Down Status."
              },
              "P4": {
                "bit": 4,
                "description": "Pull Down Status."
              },
              "P5": {
                "bit": 5,
                "description": "Pull Down Status."
              },
              "P6": {
                "bit": 6,
                "description": "Pull Down Status."
              },
              "P7": {
                "bit": 7,
                "description": "Pull Down Status."
              },
              "P8": {
                "bit": 8,
                "description": "Pull Down Status."
              },
              "P9": {
                "bit": 9,
                "description": "Pull Down Status."
              },
              "P10": {
                "bit": 10,
                "description": "Pull Down Status."
              },
              "P11": {
                "bit": 11,
                "description": "Pull Down Status."
              },
              "P12": {
                "bit": 12,
                "description": "Pull Down Status."
              },
              "P13": {
                "bit": 13,
                "description": "Pull Down Status."
              },
              "P14": {
                "bit": 14,
                "description": "Pull Down Status."
              },
              "P15": {
                "bit": 15,
                "description": "Pull Down Status."
              },
              "P16": {
                "bit": 16,
                "description": "Pull Down Status."
              },
              "P17": {
                "bit": 17,
                "description": "Pull Down Status."
              },
              "P18": {
                "bit": 18,
                "description": "Pull Down Status."
              },
              "P19": {
                "bit": 19,
                "description": "Pull Down Status."
              },
              "P20": {
                "bit": 20,
                "description": "Pull Down Status."
              },
              "P21": {
                "bit": 21,
                "description": "Pull Down Status."
              },
              "P22": {
                "bit": 22,
                "description": "Pull Down Status."
              },
              "P23": {
                "bit": 23,
                "description": "Pull Down Status."
              },
              "P24": {
                "bit": 24,
                "description": "Pull Down Status."
              },
              "P25": {
                "bit": 25,
                "description": "Pull Down Status."
              },
              "P26": {
                "bit": 26,
                "description": "Pull Down Status."
              },
              "P27": {
                "bit": 27,
                "description": "Pull Down Status."
              },
              "P28": {
                "bit": 28,
                "description": "Pull Down Status."
              },
              "P29": {
                "bit": 29,
                "description": "Pull Down Status."
              },
              "P30": {
                "bit": 30,
                "description": "Pull Down Status."
              },
              "P31": {
                "bit": 31,
                "description": "Pull Down Status."
              }
            },
            "OWER": {
              "P0": {
                "bit": 0,
                "description": "Output Write Enable."
              },
              "P1": {
                "bit": 1,
                "description": "Output Write Enable."
              },
              "P2": {
                "bit": 2,
                "description": "Output Write Enable."
              },
              "P3": {
                "bit": 3,
                "description": "Output Write Enable."
              },
              "P4": {
                "bit": 4,
                "description": "Output Write Enable."
              },
              "P5": {
                "bit": 5,
                "description": "Output Write Enable."
              },
              "P6": {
                "bit": 6,
                "description": "Output Write Enable."
              },
              "P7": {
                "bit": 7,
                "description": "Output Write Enable."
              },
              "P8": {
                "bit": 8,
                "description": "Output Write Enable."
              },
              "P9": {
                "bit": 9,
                "description": "Output Write Enable."
              },
              "P10": {
                "bit": 10,
                "description": "Output Write Enable."
              },
              "P11": {
                "bit": 11,
                "description": "Output Write Enable."
              },
              "P12": {
                "bit": 12,
                "description": "Output Write Enable."
              },
              "P13": {
                "bit": 13,
                "description": "Output Write Enable."
              },
              "P14": {
                "bit": 14,
                "description": "Output Write Enable."
              },
              "P15": {
                "bit": 15,
                "description": "Output Write Enable."
              },
              "P16": {
                "bit": 16,
                "description": "Output Write Enable."
              },
              "P17": {
                "bit": 17,
                "description": "Output Write Enable."
              },
              "P18": {
                "bit": 18,
                "description": "Output Write Enable."
              },
              "P19": {
                "bit": 19,
                "description": "Output Write Enable."
              },
              "P20": {
                "bit": 20,
                "description": "Output Write Enable."
              },
              "P21": {
                "bit": 21,
                "description": "Output Write Enable."
              },
              "P22": {
                "bit": 22,
                "description": "Output Write Enable."
              },
              "P23": {
                "bit": 23,
                "description": "Output Write Enable."
              },
              "P24": {
                "bit": 24,
                "description": "Output Write Enable."
              },
              "P25": {
                "bit": 25,
                "description": "Output Write Enable."
              },
              "P26": {
                "bit": 26,
                "description": "Output Write Enable."
              },
              "P27": {
                "bit": 27,
                "description": "Output Write Enable."
              },
              "P28": {
                "bit": 28,
                "description": "Output Write Enable."
              },
              "P29": {
                "bit": 29,
                "description": "Output Write Enable."
              },
              "P30": {
                "bit": 30,
                "description": "Output Write Enable."
              },
              "P31": {
                "bit": 31,
                "description": "Output Write Enable."
              }
            },
            "OWDR": {
              "P0": {
                "bit": 0,
                "description": "Output Write Disable."
              },
              "P1": {
                "bit": 1,
                "description": "Output Write Disable."
              },
              "P2": {
                "bit": 2,
                "description": "Output Write Disable."
              },
              "P3": {
                "bit": 3,
                "description": "Output Write Disable."
              },
              "P4": {
                "bit": 4,
                "description": "Output Write Disable."
              },
              "P5": {
                "bit": 5,
                "description": "Output Write Disable."
              },
              "P6": {
                "bit": 6,
                "description": "Output Write Disable."
              },
              "P7": {
                "bit": 7,
                "description": "Output Write Disable."
              },
              "P8": {
                "bit": 8,
                "description": "Output Write Disable."
              },
              "P9": {
                "bit": 9,
                "description": "Output Write Disable."
              },
              "P10": {
                "bit": 10,
                "description": "Output Write Disable."
              },
              "P11": {
                "bit": 11,
                "description": "Output Write Disable."
              },
              "P12": {
                "bit": 12,
                "description": "Output Write Disable."
              },
              "P13": {
                "bit": 13,
                "description": "Output Write Disable."
              },
              "P14": {
                "bit": 14,
                "description": "Output Write Disable."
              },
              "P15": {
                "bit": 15,
                "description": "Output Write Disable."
              },
              "P16": {
                "bit": 16,
                "description": "Output Write Disable."
              },
              "P17": {
                "bit": 17,
                "description": "Output Write Disable."
              },
              "P18": {
                "bit": 18,
                "description": "Output Write Disable."
              },
              "P19": {
                "bit": 19,
                "description": "Output Write Disable."
              },
              "P20": {
                "bit": 20,
                "description": "Output Write Disable."
              },
              "P21": {
                "bit": 21,
                "description": "Output Write Disable."
              },
              "P22": {
                "bit": 22,
                "description": "Output Write Disable."
              },
              "P23": {
                "bit": 23,
                "description": "Output Write Disable."
              },
              "P24": {
                "bit": 24,
                "description": "Output Write Disable."
              },
              "P25": {
                "bit": 25,
                "description": "Output Write Disable."
              },
              "P26": {
                "bit": 26,
                "description": "Output Write Disable."
              },
              "P27": {
                "bit": 27,
                "description": "Output Write Disable."
              },
              "P28": {
                "bit": 28,
                "description": "Output Write Disable."
              },
              "P29": {
                "bit": 29,
                "description": "Output Write Disable."
              },
              "P30": {
                "bit": 30,
                "description": "Output Write Disable."
              },
              "P31": {
                "bit": 31,
                "description": "Output Write Disable."
              }
            },
            "OWSR": {
              "P0": {
                "bit": 0,
                "description": "Output Write Status."
              },
              "P1": {
                "bit": 1,
                "description": "Output Write Status."
              },
              "P2": {
                "bit": 2,
                "description": "Output Write Status."
              },
              "P3": {
                "bit": 3,
                "description": "Output Write Status."
              },
              "P4": {
                "bit": 4,
                "description": "Output Write Status."
              },
              "P5": {
                "bit": 5,
                "description": "Output Write Status."
              },
              "P6": {
                "bit": 6,
                "description": "Output Write Status."
              },
              "P7": {
                "bit": 7,
                "description": "Output Write Status."
              },
              "P8": {
                "bit": 8,
                "description": "Output Write Status."
              },
              "P9": {
                "bit": 9,
                "description": "Output Write Status."
              },
              "P10": {
                "bit": 10,
                "description": "Output Write Status."
              },
              "P11": {
                "bit": 11,
                "description": "Output Write Status."
              },
              "P12": {
                "bit": 12,
                "description": "Output Write Status."
              },
              "P13": {
                "bit": 13,
                "description": "Output Write Status."
              },
              "P14": {
                "bit": 14,
                "description": "Output Write Status."
              },
              "P15": {
                "bit": 15,
                "description": "Output Write Status."
              },
              "P16": {
                "bit": 16,
                "description": "Output Write Status."
              },
              "P17": {
                "bit": 17,
                "description": "Output Write Status."
              },
              "P18": {
                "bit": 18,
                "description": "Output Write Status."
              },
              "P19": {
                "bit": 19,
                "description": "Output Write Status."
              },
              "P20": {
                "bit": 20,
                "description": "Output Write Status."
              },
              "P21": {
                "bit": 21,
                "description": "Output Write Status."
              },
              "P22": {
                "bit": 22,
                "description": "Output Write Status."
              },
              "P23": {
                "bit": 23,
                "description": "Output Write Status."
              },
              "P24": {
                "bit": 24,
                "description": "Output Write Status."
              },
              "P25": {
                "bit": 25,
                "description": "Output Write Status."
              },
              "P26": {
                "bit": 26,
                "description": "Output Write Status."
              },
              "P27": {
                "bit": 27,
                "description": "Output Write Status."
              },
              "P28": {
                "bit": 28,
                "description": "Output Write Status."
              },
              "P29": {
                "bit": 29,
                "description": "Output Write Status."
              },
              "P30": {
                "bit": 30,
                "description": "Output Write Status."
              },
              "P31": {
                "bit": 31,
                "description": "Output Write Status."
              }
            },
            "AIMER": {
              "P0": {
                "bit": 0,
                "description": "Additional Interrupt Modes Enable."
              },
              "P1": {
                "bit": 1,
                "description": "Additional Interrupt Modes Enable."
              },
              "P2": {
                "bit": 2,
                "description": "Additional Interrupt Modes Enable."
              },
              "P3": {
                "bit": 3,
                "description": "Additional Interrupt Modes Enable."
              },
              "P4": {
                "bit": 4,
                "description": "Additional Interrupt Modes Enable."
              },
              "P5": {
                "bit": 5,
                "description": "Additional Interrupt Modes Enable."
              },
              "P6": {
                "bit": 6,
                "description": "Additional Interrupt Modes Enable."
              },
              "P7": {
                "bit": 7,
                "description": "Additional Interrupt Modes Enable."
              },
              "P8": {
                "bit": 8,
                "description": "Additional Interrupt Modes Enable."
              },
              "P9": {
                "bit": 9,
                "description": "Additional Interrupt Modes Enable."
              },
              "P10": {
                "bit": 10,
                "description": "Additional Interrupt Modes Enable."
              },
              "P11": {
                "bit": 11,
                "description": "Additional Interrupt Modes Enable."
              },
              "P12": {
                "bit": 12,
                "description": "Additional Interrupt Modes Enable."
              },
              "P13": {
                "bit": 13,
                "description": "Additional Interrupt Modes Enable."
              },
              "P14": {
                "bit": 14,
                "description": "Additional Interrupt Modes Enable."
              },
              "P15": {
                "bit": 15,
                "description": "Additional Interrupt Modes Enable."
              },
              "P16": {
                "bit": 16,
                "description": "Additional Interrupt Modes Enable."
              },
              "P17": {
                "bit": 17,
                "description": "Additional Interrupt Modes Enable."
              },
              "P18": {
                "bit": 18,
                "description": "Additional Interrupt Modes Enable."
              },
              "P19": {
                "bit": 19,
                "description": "Additional Interrupt Modes Enable."
              },
              "P20": {
                "bit": 20,
                "description": "Additional Interrupt Modes Enable."
              },
              "P21": {
                "bit": 21,
                "description": "Additional Interrupt Modes Enable."
              },
              "P22": {
                "bit": 22,
                "description": "Additional Interrupt Modes Enable."
              },
              "P23": {
                "bit": 23,
                "description": "Additional Interrupt Modes Enable."
              },
              "P24": {
                "bit": 24,
                "description": "Additional Interrupt Modes Enable."
              },
              "P25": {
                "bit": 25,
                "description": "Additional Interrupt Modes Enable."
              },
              "P26": {
                "bit": 26,
                "description": "Additional Interrupt Modes Enable."
              },
              "P27": {
                "bit": 27,
                "description": "Additional Interrupt Modes Enable."
              },
              "P28": {
                "bit": 28,
                "description": "Additional Interrupt Modes Enable."
              },
              "P29": {
                "bit": 29,
                "description": "Additional Interrupt Modes Enable."
              },
              "P30": {
                "bit": 30,
                "description": "Additional Interrupt Modes Enable."
              },
              "P31": {
                "bit": 31,
                "description": "Additional Interrupt Modes Enable."
              }
            },
            "AIMDR": {
              "P0": {
                "bit": 0,
                "description": "Additional Interrupt Modes Disable."
              },
              "P1": {
                "bit": 1,
                "description": "Additional Interrupt Modes Disable."
              },
              "P2": {
                "bit": 2,
                "description": "Additional Interrupt Modes Disable."
              },
              "P3": {
                "bit": 3,
                "description": "Additional Interrupt Modes Disable."
              },
              "P4": {
                "bit": 4,
                "description": "Additional Interrupt Modes Disable."
              },
              "P5": {
                "bit": 5,
                "description": "Additional Interrupt Modes Disable."
              },
              "P6": {
                "bit": 6,
                "description": "Additional Interrupt Modes Disable."
              },
              "P7": {
                "bit": 7,
                "description": "Additional Interrupt Modes Disable."
              },
              "P8": {
                "bit": 8,
                "description": "Additional Interrupt Modes Disable."
              },
              "P9": {
                "bit": 9,
                "description": "Additional Interrupt Modes Disable."
              },
              "P10": {
                "bit": 10,
                "description": "Additional Interrupt Modes Disable."
              },
              "P11": {
                "bit": 11,
                "description": "Additional Interrupt Modes Disable."
              },
              "P12": {
                "bit": 12,
                "description": "Additional Interrupt Modes Disable."
              },
              "P13": {
                "bit": 13,
                "description": "Additional Interrupt Modes Disable."
              },
              "P14": {
                "bit": 14,
                "description": "Additional Interrupt Modes Disable."
              },
              "P15": {
                "bit": 15,
                "description": "Additional Interrupt Modes Disable."
              },
              "P16": {
                "bit": 16,
                "description": "Additional Interrupt Modes Disable."
              },
              "P17": {
                "bit": 17,
                "description": "Additional Interrupt Modes Disable."
              },
              "P18": {
                "bit": 18,
                "description": "Additional Interrupt Modes Disable."
              },
              "P19": {
                "bit": 19,
                "description": "Additional Interrupt Modes Disable."
              },
              "P20": {
                "bit": 20,
                "description": "Additional Interrupt Modes Disable."
              },
              "P21": {
                "bit": 21,
                "description": "Additional Interrupt Modes Disable."
              },
              "P22": {
                "bit": 22,
                "description": "Additional Interrupt Modes Disable."
              },
              "P23": {
                "bit": 23,
                "description": "Additional Interrupt Modes Disable."
              },
              "P24": {
                "bit": 24,
                "description": "Additional Interrupt Modes Disable."
              },
              "P25": {
                "bit": 25,
                "description": "Additional Interrupt Modes Disable."
              },
              "P26": {
                "bit": 26,
                "description": "Additional Interrupt Modes Disable."
              },
              "P27": {
                "bit": 27,
                "description": "Additional Interrupt Modes Disable."
              },
              "P28": {
                "bit": 28,
                "description": "Additional Interrupt Modes Disable."
              },
              "P29": {
                "bit": 29,
                "description": "Additional Interrupt Modes Disable."
              },
              "P30": {
                "bit": 30,
                "description": "Additional Interrupt Modes Disable."
              },
              "P31": {
                "bit": 31,
                "description": "Additional Interrupt Modes Disable."
              }
            },
            "AIMMR": {
              "P0": {
                "bit": 0,
                "description": "Peripheral CD Status."
              },
              "P1": {
                "bit": 1,
                "description": "Peripheral CD Status."
              },
              "P2": {
                "bit": 2,
                "description": "Peripheral CD Status."
              },
              "P3": {
                "bit": 3,
                "description": "Peripheral CD Status."
              },
              "P4": {
                "bit": 4,
                "description": "Peripheral CD Status."
              },
              "P5": {
                "bit": 5,
                "description": "Peripheral CD Status."
              },
              "P6": {
                "bit": 6,
                "description": "Peripheral CD Status."
              },
              "P7": {
                "bit": 7,
                "description": "Peripheral CD Status."
              },
              "P8": {
                "bit": 8,
                "description": "Peripheral CD Status."
              },
              "P9": {
                "bit": 9,
                "description": "Peripheral CD Status."
              },
              "P10": {
                "bit": 10,
                "description": "Peripheral CD Status."
              },
              "P11": {
                "bit": 11,
                "description": "Peripheral CD Status."
              },
              "P12": {
                "bit": 12,
                "description": "Peripheral CD Status."
              },
              "P13": {
                "bit": 13,
                "description": "Peripheral CD Status."
              },
              "P14": {
                "bit": 14,
                "description": "Peripheral CD Status."
              },
              "P15": {
                "bit": 15,
                "description": "Peripheral CD Status."
              },
              "P16": {
                "bit": 16,
                "description": "Peripheral CD Status."
              },
              "P17": {
                "bit": 17,
                "description": "Peripheral CD Status."
              },
              "P18": {
                "bit": 18,
                "description": "Peripheral CD Status."
              },
              "P19": {
                "bit": 19,
                "description": "Peripheral CD Status."
              },
              "P20": {
                "bit": 20,
                "description": "Peripheral CD Status."
              },
              "P21": {
                "bit": 21,
                "description": "Peripheral CD Status."
              },
              "P22": {
                "bit": 22,
                "description": "Peripheral CD Status."
              },
              "P23": {
                "bit": 23,
                "description": "Peripheral CD Status."
              },
              "P24": {
                "bit": 24,
                "description": "Peripheral CD Status."
              },
              "P25": {
                "bit": 25,
                "description": "Peripheral CD Status."
              },
              "P26": {
                "bit": 26,
                "description": "Peripheral CD Status."
              },
              "P27": {
                "bit": 27,
                "description": "Peripheral CD Status."
              },
              "P28": {
                "bit": 28,
                "description": "Peripheral CD Status."
              },
              "P29": {
                "bit": 29,
                "description": "Peripheral CD Status."
              },
              "P30": {
                "bit": 30,
                "description": "Peripheral CD Status."
              },
              "P31": {
                "bit": 31,
                "description": "Peripheral CD Status."
              }
            },
            "ESR": {
              "P0": {
                "bit": 0,
                "description": "Edge Interrupt Selection."
              },
              "P1": {
                "bit": 1,
                "description": "Edge Interrupt Selection."
              },
              "P2": {
                "bit": 2,
                "description": "Edge Interrupt Selection."
              },
              "P3": {
                "bit": 3,
                "description": "Edge Interrupt Selection."
              },
              "P4": {
                "bit": 4,
                "description": "Edge Interrupt Selection."
              },
              "P5": {
                "bit": 5,
                "description": "Edge Interrupt Selection."
              },
              "P6": {
                "bit": 6,
                "description": "Edge Interrupt Selection."
              },
              "P7": {
                "bit": 7,
                "description": "Edge Interrupt Selection."
              },
              "P8": {
                "bit": 8,
                "description": "Edge Interrupt Selection."
              },
              "P9": {
                "bit": 9,
                "description": "Edge Interrupt Selection."
              },
              "P10": {
                "bit": 10,
                "description": "Edge Interrupt Selection."
              },
              "P11": {
                "bit": 11,
                "description": "Edge Interrupt Selection."
              },
              "P12": {
                "bit": 12,
                "description": "Edge Interrupt Selection."
              },
              "P13": {
                "bit": 13,
                "description": "Edge Interrupt Selection."
              },
              "P14": {
                "bit": 14,
                "description": "Edge Interrupt Selection."
              },
              "P15": {
                "bit": 15,
                "description": "Edge Interrupt Selection."
              },
              "P16": {
                "bit": 16,
                "description": "Edge Interrupt Selection."
              },
              "P17": {
                "bit": 17,
                "description": "Edge Interrupt Selection."
              },
              "P18": {
                "bit": 18,
                "description": "Edge Interrupt Selection."
              },
              "P19": {
                "bit": 19,
                "description": "Edge Interrupt Selection."
              },
              "P20": {
                "bit": 20,
                "description": "Edge Interrupt Selection."
              },
              "P21": {
                "bit": 21,
                "description": "Edge Interrupt Selection."
              },
              "P22": {
                "bit": 22,
                "description": "Edge Interrupt Selection."
              },
              "P23": {
                "bit": 23,
                "description": "Edge Interrupt Selection."
              },
              "P24": {
                "bit": 24,
                "description": "Edge Interrupt Selection."
              },
              "P25": {
                "bit": 25,
                "description": "Edge Interrupt Selection."
              },
              "P26": {
                "bit": 26,
                "description": "Edge Interrupt Selection."
              },
              "P27": {
                "bit": 27,
                "description": "Edge Interrupt Selection."
              },
              "P28": {
                "bit": 28,
                "description": "Edge Interrupt Selection."
              },
              "P29": {
                "bit": 29,
                "description": "Edge Interrupt Selection."
              },
              "P30": {
                "bit": 30,
                "description": "Edge Interrupt Selection."
              },
              "P31": {
                "bit": 31,
                "description": "Edge Interrupt Selection."
              }
            },
            "LSR": {
              "P0": {
                "bit": 0,
                "description": "Level Interrupt Selection."
              },
              "P1": {
                "bit": 1,
                "description": "Level Interrupt Selection."
              },
              "P2": {
                "bit": 2,
                "description": "Level Interrupt Selection."
              },
              "P3": {
                "bit": 3,
                "description": "Level Interrupt Selection."
              },
              "P4": {
                "bit": 4,
                "description": "Level Interrupt Selection."
              },
              "P5": {
                "bit": 5,
                "description": "Level Interrupt Selection."
              },
              "P6": {
                "bit": 6,
                "description": "Level Interrupt Selection."
              },
              "P7": {
                "bit": 7,
                "description": "Level Interrupt Selection."
              },
              "P8": {
                "bit": 8,
                "description": "Level Interrupt Selection."
              },
              "P9": {
                "bit": 9,
                "description": "Level Interrupt Selection."
              },
              "P10": {
                "bit": 10,
                "description": "Level Interrupt Selection."
              },
              "P11": {
                "bit": 11,
                "description": "Level Interrupt Selection."
              },
              "P12": {
                "bit": 12,
                "description": "Level Interrupt Selection."
              },
              "P13": {
                "bit": 13,
                "description": "Level Interrupt Selection."
              },
              "P14": {
                "bit": 14,
                "description": "Level Interrupt Selection."
              },
              "P15": {
                "bit": 15,
                "description": "Level Interrupt Selection."
              },
              "P16": {
                "bit": 16,
                "description": "Level Interrupt Selection."
              },
              "P17": {
                "bit": 17,
                "description": "Level Interrupt Selection."
              },
              "P18": {
                "bit": 18,
                "description": "Level Interrupt Selection."
              },
              "P19": {
                "bit": 19,
                "description": "Level Interrupt Selection."
              },
              "P20": {
                "bit": 20,
                "description": "Level Interrupt Selection."
              },
              "P21": {
                "bit": 21,
                "description": "Level Interrupt Selection."
              },
              "P22": {
                "bit": 22,
                "description": "Level Interrupt Selection."
              },
              "P23": {
                "bit": 23,
                "description": "Level Interrupt Selection."
              },
              "P24": {
                "bit": 24,
                "description": "Level Interrupt Selection."
              },
              "P25": {
                "bit": 25,
                "description": "Level Interrupt Selection."
              },
              "P26": {
                "bit": 26,
                "description": "Level Interrupt Selection."
              },
              "P27": {
                "bit": 27,
                "description": "Level Interrupt Selection."
              },
              "P28": {
                "bit": 28,
                "description": "Level Interrupt Selection."
              },
              "P29": {
                "bit": 29,
                "description": "Level Interrupt Selection."
              },
              "P30": {
                "bit": 30,
                "description": "Level Interrupt Selection."
              },
              "P31": {
                "bit": 31,
                "description": "Level Interrupt Selection."
              }
            },
            "ELSR": {
              "P0": {
                "bit": 0,
                "description": "Edge/Level Interrupt source selection."
              },
              "P1": {
                "bit": 1,
                "description": "Edge/Level Interrupt source selection."
              },
              "P2": {
                "bit": 2,
                "description": "Edge/Level Interrupt source selection."
              },
              "P3": {
                "bit": 3,
                "description": "Edge/Level Interrupt source selection."
              },
              "P4": {
                "bit": 4,
                "description": "Edge/Level Interrupt source selection."
              },
              "P5": {
                "bit": 5,
                "description": "Edge/Level Interrupt source selection."
              },
              "P6": {
                "bit": 6,
                "description": "Edge/Level Interrupt source selection."
              },
              "P7": {
                "bit": 7,
                "description": "Edge/Level Interrupt source selection."
              },
              "P8": {
                "bit": 8,
                "description": "Edge/Level Interrupt source selection."
              },
              "P9": {
                "bit": 9,
                "description": "Edge/Level Interrupt source selection."
              },
              "P10": {
                "bit": 10,
                "description": "Edge/Level Interrupt source selection."
              },
              "P11": {
                "bit": 11,
                "description": "Edge/Level Interrupt source selection."
              },
              "P12": {
                "bit": 12,
                "description": "Edge/Level Interrupt source selection."
              },
              "P13": {
                "bit": 13,
                "description": "Edge/Level Interrupt source selection."
              },
              "P14": {
                "bit": 14,
                "description": "Edge/Level Interrupt source selection."
              },
              "P15": {
                "bit": 15,
                "description": "Edge/Level Interrupt source selection."
              },
              "P16": {
                "bit": 16,
                "description": "Edge/Level Interrupt source selection."
              },
              "P17": {
                "bit": 17,
                "description": "Edge/Level Interrupt source selection."
              },
              "P18": {
                "bit": 18,
                "description": "Edge/Level Interrupt source selection."
              },
              "P19": {
                "bit": 19,
                "description": "Edge/Level Interrupt source selection."
              },
              "P20": {
                "bit": 20,
                "description": "Edge/Level Interrupt source selection."
              },
              "P21": {
                "bit": 21,
                "description": "Edge/Level Interrupt source selection."
              },
              "P22": {
                "bit": 22,
                "description": "Edge/Level Interrupt source selection."
              },
              "P23": {
                "bit": 23,
                "description": "Edge/Level Interrupt source selection."
              },
              "P24": {
                "bit": 24,
                "description": "Edge/Level Interrupt source selection."
              },
              "P25": {
                "bit": 25,
                "description": "Edge/Level Interrupt source selection."
              },
              "P26": {
                "bit": 26,
                "description": "Edge/Level Interrupt source selection."
              },
              "P27": {
                "bit": 27,
                "description": "Edge/Level Interrupt source selection."
              },
              "P28": {
                "bit": 28,
                "description": "Edge/Level Interrupt source selection."
              },
              "P29": {
                "bit": 29,
                "description": "Edge/Level Interrupt source selection."
              },
              "P30": {
                "bit": 30,
                "description": "Edge/Level Interrupt source selection."
              },
              "P31": {
                "bit": 31,
                "description": "Edge/Level Interrupt source selection."
              }
            },
            "FELLSR": {
              "P0": {
                "bit": 0,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P1": {
                "bit": 1,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P2": {
                "bit": 2,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P3": {
                "bit": 3,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P4": {
                "bit": 4,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P5": {
                "bit": 5,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P6": {
                "bit": 6,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P7": {
                "bit": 7,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P8": {
                "bit": 8,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P9": {
                "bit": 9,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P10": {
                "bit": 10,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P11": {
                "bit": 11,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P12": {
                "bit": 12,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P13": {
                "bit": 13,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P14": {
                "bit": 14,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P15": {
                "bit": 15,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P16": {
                "bit": 16,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P17": {
                "bit": 17,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P18": {
                "bit": 18,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P19": {
                "bit": 19,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P20": {
                "bit": 20,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P21": {
                "bit": 21,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P22": {
                "bit": 22,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P23": {
                "bit": 23,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P24": {
                "bit": 24,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P25": {
                "bit": 25,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P26": {
                "bit": 26,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P27": {
                "bit": 27,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P28": {
                "bit": 28,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P29": {
                "bit": 29,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P30": {
                "bit": 30,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P31": {
                "bit": 31,
                "description": "Falling Edge/Low Level Interrupt Selection."
              }
            },
            "REHLSR": {
              "P0": {
                "bit": 0,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P1": {
                "bit": 1,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P2": {
                "bit": 2,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P3": {
                "bit": 3,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P4": {
                "bit": 4,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P5": {
                "bit": 5,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P6": {
                "bit": 6,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P7": {
                "bit": 7,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P8": {
                "bit": 8,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P9": {
                "bit": 9,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P10": {
                "bit": 10,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P11": {
                "bit": 11,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P12": {
                "bit": 12,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P13": {
                "bit": 13,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P14": {
                "bit": 14,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P15": {
                "bit": 15,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P16": {
                "bit": 16,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P17": {
                "bit": 17,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P18": {
                "bit": 18,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P19": {
                "bit": 19,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P20": {
                "bit": 20,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P21": {
                "bit": 21,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P22": {
                "bit": 22,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P23": {
                "bit": 23,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P24": {
                "bit": 24,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P25": {
                "bit": 25,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P26": {
                "bit": 26,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P27": {
                "bit": 27,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P28": {
                "bit": 28,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P29": {
                "bit": 29,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P30": {
                "bit": 30,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P31": {
                "bit": 31,
                "description": "Rising Edge /High Level Interrupt Selection."
              }
            },
            "FRLHSR": {
              "P0": {
                "bit": 0,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P1": {
                "bit": 1,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P2": {
                "bit": 2,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P3": {
                "bit": 3,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P4": {
                "bit": 4,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P5": {
                "bit": 5,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P6": {
                "bit": 6,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P7": {
                "bit": 7,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P8": {
                "bit": 8,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P9": {
                "bit": 9,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P10": {
                "bit": 10,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P11": {
                "bit": 11,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P12": {
                "bit": 12,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P13": {
                "bit": 13,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P14": {
                "bit": 14,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P15": {
                "bit": 15,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P16": {
                "bit": 16,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P17": {
                "bit": 17,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P18": {
                "bit": 18,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P19": {
                "bit": 19,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P20": {
                "bit": 20,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P21": {
                "bit": 21,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P22": {
                "bit": 22,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P23": {
                "bit": 23,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P24": {
                "bit": 24,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P25": {
                "bit": 25,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P26": {
                "bit": 26,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P27": {
                "bit": 27,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P28": {
                "bit": 28,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P29": {
                "bit": 29,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P30": {
                "bit": 30,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P31": {
                "bit": 31,
                "description": "Edge /Level Interrupt Source Selection."
              }
            },
            "LOCKSR": {
              "P0": {
                "bit": 0,
                "description": "Lock Status."
              },
              "P1": {
                "bit": 1,
                "description": "Lock Status."
              },
              "P2": {
                "bit": 2,
                "description": "Lock Status."
              },
              "P3": {
                "bit": 3,
                "description": "Lock Status."
              },
              "P4": {
                "bit": 4,
                "description": "Lock Status."
              },
              "P5": {
                "bit": 5,
                "description": "Lock Status."
              },
              "P6": {
                "bit": 6,
                "description": "Lock Status."
              },
              "P7": {
                "bit": 7,
                "description": "Lock Status."
              },
              "P8": {
                "bit": 8,
                "description": "Lock Status."
              },
              "P9": {
                "bit": 9,
                "description": "Lock Status."
              },
              "P10": {
                "bit": 10,
                "description": "Lock Status."
              },
              "P11": {
                "bit": 11,
                "description": "Lock Status."
              },
              "P12": {
                "bit": 12,
                "description": "Lock Status."
              },
              "P13": {
                "bit": 13,
                "description": "Lock Status."
              },
              "P14": {
                "bit": 14,
                "description": "Lock Status."
              },
              "P15": {
                "bit": 15,
                "description": "Lock Status."
              },
              "P16": {
                "bit": 16,
                "description": "Lock Status."
              },
              "P17": {
                "bit": 17,
                "description": "Lock Status."
              },
              "P18": {
                "bit": 18,
                "description": "Lock Status."
              },
              "P19": {
                "bit": 19,
                "description": "Lock Status."
              },
              "P20": {
                "bit": 20,
                "description": "Lock Status."
              },
              "P21": {
                "bit": 21,
                "description": "Lock Status."
              },
              "P22": {
                "bit": 22,
                "description": "Lock Status."
              },
              "P23": {
                "bit": 23,
                "description": "Lock Status."
              },
              "P24": {
                "bit": 24,
                "description": "Lock Status."
              },
              "P25": {
                "bit": 25,
                "description": "Lock Status."
              },
              "P26": {
                "bit": 26,
                "description": "Lock Status."
              },
              "P27": {
                "bit": 27,
                "description": "Lock Status."
              },
              "P28": {
                "bit": 28,
                "description": "Lock Status."
              },
              "P29": {
                "bit": 29,
                "description": "Lock Status."
              },
              "P30": {
                "bit": 30,
                "description": "Lock Status."
              },
              "P31": {
                "bit": 31,
                "description": "Lock Status."
              }
            },
            "WPMR": {
              "WPEN": {
                "bit": 0,
                "description": "Write Protect Enable"
              },
              "WPKEY": {
                "bit": 8,
                "description": "Write Protect KEY",
                "width": 24
              }
            },
            "WPSR": {
              "WPVS": {
                "bit": 0,
                "description": "Write Protect Violation Status"
              },
              "WPVSRC": {
                "bit": 8,
                "description": "Write Protect Violation Source",
                "width": 16
              }
            },
            "SCHMITT": {
              "SCHMITT0": {
                "bit": 0,
                "description": "SCHMITT0"
              },
              "SCHMITT1": {
                "bit": 1,
                "description": "SCHMITT1"
              },
              "SCHMITT2": {
                "bit": 2,
                "description": "SCHMITT2"
              },
              "SCHMITT3": {
                "bit": 3,
                "description": "SCHMITT3"
              },
              "SCHMITT4": {
                "bit": 4,
                "description": "SCHMITT4"
              },
              "SCHMITT5": {
                "bit": 5,
                "description": "SCHMITT5"
              },
              "SCHMITT6": {
                "bit": 6,
                "description": "SCHMITT6"
              },
              "SCHMITT7": {
                "bit": 7,
                "description": "SCHMITT7"
              },
              "SCHMITT8": {
                "bit": 8,
                "description": "SCHMITT8"
              },
              "SCHMITT9": {
                "bit": 9,
                "description": "SCHMITT9"
              },
              "SCHMITT10": {
                "bit": 10,
                "description": "SCHMITT10"
              },
              "SCHMITT11": {
                "bit": 11,
                "description": "SCHMITT11"
              },
              "SCHMITT12": {
                "bit": 12,
                "description": "SCHMITT12"
              },
              "SCHMITT13": {
                "bit": 13,
                "description": "SCHMITT13"
              },
              "SCHMITT14": {
                "bit": 14,
                "description": "SCHMITT14"
              },
              "SCHMITT15": {
                "bit": 15,
                "description": "SCHMITT15"
              },
              "SCHMITT16": {
                "bit": 16,
                "description": "SCHMITT16"
              },
              "SCHMITT17": {
                "bit": 17,
                "description": "SCHMITT17"
              },
              "SCHMITT18": {
                "bit": 18,
                "description": "SCHMITT18"
              },
              "SCHMITT19": {
                "bit": 19,
                "description": "SCHMITT19"
              },
              "SCHMITT20": {
                "bit": 20,
                "description": "SCHMITT20"
              },
              "SCHMITT21": {
                "bit": 21,
                "description": "SCHMITT21"
              },
              "SCHMITT22": {
                "bit": 22,
                "description": "SCHMITT22"
              },
              "SCHMITT23": {
                "bit": 23,
                "description": "SCHMITT23"
              },
              "SCHMITT24": {
                "bit": 24,
                "description": "SCHMITT24"
              },
              "SCHMITT25": {
                "bit": 25,
                "description": "SCHMITT25"
              },
              "SCHMITT26": {
                "bit": 26,
                "description": "SCHMITT26"
              },
              "SCHMITT27": {
                "bit": 27,
                "description": "SCHMITT27"
              },
              "SCHMITT28": {
                "bit": 28,
                "description": "SCHMITT28"
              },
              "SCHMITT29": {
                "bit": 29,
                "description": "SCHMITT29"
              },
              "SCHMITT30": {
                "bit": 30,
                "description": "SCHMITT30"
              },
              "SCHMITT31": {
                "bit": 31,
                "description": "SCHMITT31"
              }
            },
            "DRIVER1": {
              "LINE0": {
                "bit": 0,
                "description": "Drive of PIO Line 0",
                "width": 2
              },
              "LINE1": {
                "bit": 2,
                "description": "Drive of PIO Line 1",
                "width": 2
              },
              "LINE2": {
                "bit": 4,
                "description": "Drive of PIO Line 2",
                "width": 2
              },
              "LINE3": {
                "bit": 6,
                "description": "Drive of PIO Line 3",
                "width": 2
              },
              "LINE4": {
                "bit": 8,
                "description": "Drive of PIO Line 4",
                "width": 2
              },
              "LINE5": {
                "bit": 10,
                "description": "Drive of PIO Line 5",
                "width": 2
              },
              "LINE6": {
                "bit": 12,
                "description": "Drive of PIO Line 6",
                "width": 2
              },
              "LINE7": {
                "bit": 14,
                "description": "Drive of PIO Line 7",
                "width": 2
              },
              "LINE8": {
                "bit": 16,
                "description": "Drive of PIO Line 8",
                "width": 2
              },
              "LINE9": {
                "bit": 18,
                "description": "Drive of PIO Line 9",
                "width": 2
              },
              "LINE10": {
                "bit": 20,
                "description": "Drive of PIO Line 10",
                "width": 2
              },
              "LINE11": {
                "bit": 22,
                "description": "Drive of PIO Line 11",
                "width": 2
              },
              "LINE12": {
                "bit": 24,
                "description": "Drive of PIO Line 12",
                "width": 2
              },
              "LINE13": {
                "bit": 26,
                "description": "Drive of PIO Line 13",
                "width": 2
              },
              "LINE14": {
                "bit": 28,
                "description": "Drive of PIO Line 14",
                "width": 2
              },
              "LINE15": {
                "bit": 30,
                "description": "Drive of PIO Line 15",
                "width": 2
              }
            },
            "DRIVER2": {
              "LINE16": {
                "bit": 0,
                "description": "Drive of PIO line 16",
                "width": 2
              },
              "LINE17": {
                "bit": 2,
                "description": "Drive of PIO line 17",
                "width": 2
              },
              "LINE18": {
                "bit": 4,
                "description": "Drive of PIO line 18",
                "width": 2
              },
              "LINE19": {
                "bit": 6,
                "description": "Drive of PIO line 19",
                "width": 2
              },
              "LINE20": {
                "bit": 8,
                "description": "Drive of PIO line 20",
                "width": 2
              },
              "LINE21": {
                "bit": 10,
                "description": "Drive of PIO line 21",
                "width": 2
              },
              "LINE22": {
                "bit": 12,
                "description": "Drive of PIO line 22",
                "width": 2
              },
              "LINE23": {
                "bit": 14,
                "description": "Drive of PIO line 23",
                "width": 2
              },
              "LINE24": {
                "bit": 16,
                "description": "Drive of PIO line 24",
                "width": 2
              },
              "LINE25": {
                "bit": 18,
                "description": "Drive of PIO line 25",
                "width": 2
              },
              "LINE26": {
                "bit": 20,
                "description": "Drive of PIO line 26",
                "width": 2
              },
              "LINE27": {
                "bit": 22,
                "description": "Drive of PIO line 27",
                "width": 2
              },
              "LINE28": {
                "bit": 24,
                "description": "Drive of PIO line 28",
                "width": 2
              },
              "LINE29": {
                "bit": 26,
                "description": "Drive of PIO line 29",
                "width": 2
              },
              "LINE30": {
                "bit": 28,
                "description": "Drive of PIO line 30",
                "width": 2
              },
              "LINE31": {
                "bit": 30,
                "description": "Drive of PIO line 31",
                "width": 2
              }
            }
          }
        },
        "PIOE": {
          "instances": [
            {
              "name": "PIOE",
              "base": "0xFFFFFA00",
              "irq": 10
            }
          ],
          "registers": {
            "PER": {
              "offset": "0x00",
              "size": 32,
              "description": "PIO Enable Register"
            },
            "PDR": {
              "offset": "0x04",
              "size": 32,
              "description": "PIO Disable Register"
            },
            "PSR": {
              "offset": "0x08",
              "size": 32,
              "description": "PIO Status Register"
            },
            "OER": {
              "offset": "0x10",
              "size": 32,
              "description": "Output Enable Register"
            },
            "ODR": {
              "offset": "0x14",
              "size": 32,
              "description": "Output Disable Register"
            },
            "OSR": {
              "offset": "0x18",
              "size": 32,
              "description": "Output Status Register"
            },
            "IFER": {
              "offset": "0x20",
              "size": 32,
              "description": "Glitch Input Filter Enable Register"
            },
            "IFDR": {
              "offset": "0x24",
              "size": 32,
              "description": "Glitch Input Filter Disable Register"
            },
            "IFSR": {
              "offset": "0x28",
              "size": 32,
              "description": "Glitch Input Filter Status Register"
            },
            "SODR": {
              "offset": "0x30",
              "size": 32,
              "description": "Set Output Data Register"
            },
            "CODR": {
              "offset": "0x34",
              "size": 32,
              "description": "Clear Output Data Register"
            },
            "ODSR": {
              "offset": "0x38",
              "size": 32,
              "description": "Output Data Status Register"
            },
            "PDSR": {
              "offset": "0x3C",
              "size": 32,
              "description": "Pin Data Status Register"
            },
            "IER": {
              "offset": "0x40",
              "size": 32,
              "description": "Interrupt Enable Register"
            },
            "IDR": {
              "offset": "0x44",
              "size": 32,
              "description": "Interrupt Disable Register"
            },
            "IMR": {
              "offset": "0x48",
              "size": 32,
              "description": "Interrupt Mask Register"
            },
            "ISR": {
              "offset": "0x4C",
              "size": 32,
              "description": "Interrupt Status Register"
            },
            "MDER": {
              "offset": "0x50",
              "size": 32,
              "description": "Multi-driver Enable Register"
            },
            "MDDR": {
              "offset": "0x54",
              "size": 32,
              "description": "Multi-driver Disable Register"
            },
            "MDSR": {
              "offset": "0x58",
              "size": 32,
              "description": "Multi-driver Status Register"
            },
            "PUDR": {
              "offset": "0x60",
              "size": 32,
              "description": "Pull-up Disable Register"
            },
            "PUER": {
              "offset": "0x64",
              "size": 32,
              "description": "Pull-up Enable Register"
            },
            "PUSR": {
              "offset": "0x68",
              "size": 32,
              "description": "Pad Pull-up Status Register"
            },
            "ABCDSR[%s]": {
              "offset": "0x70",
              "size": 32,
              "description": "Peripheral Select Register"
            },
            "IFSCDR": {
              "offset": "0x80",
              "size": 32,
              "description": "Input Filter Slow Clock Disable Register"
            },
            "IFSCER": {
              "offset": "0x84",
              "size": 32,
              "description": "Input Filter Slow Clock Enable Register"
            },
            "IFSCSR": {
              "offset": "0x88",
              "size": 32,
              "description": "Input Filter Slow Clock Status Register"
            },
            "SCDR": {
              "offset": "0x8C",
              "size": 32,
              "description": "Slow Clock Divider Debouncing Register"
            },
            "PPDDR": {
              "offset": "0x90",
              "size": 32,
              "description": "Pad Pull-down Disable Register"
            },
            "PPDER": {
              "offset": "0x94",
              "size": 32,
              "description": "Pad Pull-down Enable Register"
            },
            "PPDSR": {
              "offset": "0x98",
              "size": 32,
              "description": "Pad Pull-down Status Register"
            },
            "OWER": {
              "offset": "0xA0",
              "size": 32,
              "description": "Output Write Enable"
            },
            "OWDR": {
              "offset": "0xA4",
              "size": 32,
              "description": "Output Write Disable"
            },
            "OWSR": {
              "offset": "0xA8",
              "size": 32,
              "description": "Output Write Status Register"
            },
            "AIMER": {
              "offset": "0xB0",
              "size": 32,
              "description": "Additional Interrupt Modes Enable Register"
            },
            "AIMDR": {
              "offset": "0xB4",
              "size": 32,
              "description": "Additional Interrupt Modes Disables Register"
            },
            "AIMMR": {
              "offset": "0xB8",
              "size": 32,
              "description": "Additional Interrupt Modes Mask Register"
            },
            "ESR": {
              "offset": "0xC0",
              "size": 32,
              "description": "Edge Select Register"
            },
            "LSR": {
              "offset": "0xC4",
              "size": 32,
              "description": "Level Select Register"
            },
            "ELSR": {
              "offset": "0xC8",
              "size": 32,
              "description": "Edge/Level Status Register"
            },
            "FELLSR": {
              "offset": "0xD0",
              "size": 32,
              "description": "Falling Edge/Low Level Select Register"
            },
            "REHLSR": {
              "offset": "0xD4",
              "size": 32,
              "description": "Rising Edge/ High Level Select Register"
            },
            "FRLHSR": {
              "offset": "0xD8",
              "size": 32,
              "description": "Fall/Rise - Low/High Status Register"
            },
            "LOCKSR": {
              "offset": "0xE0",
              "size": 32,
              "description": "Lock Status"
            },
            "WPMR": {
              "offset": "0xE4",
              "size": 32,
              "description": "Write Protect Mode Register"
            },
            "WPSR": {
              "offset": "0xE8",
              "size": 32,
              "description": "Write Protect Status Register"
            },
            "SCHMITT": {
              "offset": "0x100",
              "size": 32,
              "description": "Schmitt Trigger Register"
            },
            "DRIVER1": {
              "offset": "0x118",
              "size": 32,
              "description": "I/O Drive Register 1"
            },
            "DRIVER2": {
              "offset": "0x11C",
              "size": 32,
              "description": "I/O Drive Register 2"
            }
          },
          "bits": {
            "PER": {
              "P0": {
                "bit": 0,
                "description": "PIO Enable"
              },
              "P1": {
                "bit": 1,
                "description": "PIO Enable"
              },
              "P2": {
                "bit": 2,
                "description": "PIO Enable"
              },
              "P3": {
                "bit": 3,
                "description": "PIO Enable"
              },
              "P4": {
                "bit": 4,
                "description": "PIO Enable"
              },
              "P5": {
                "bit": 5,
                "description": "PIO Enable"
              },
              "P6": {
                "bit": 6,
                "description": "PIO Enable"
              },
              "P7": {
                "bit": 7,
                "description": "PIO Enable"
              },
              "P8": {
                "bit": 8,
                "description": "PIO Enable"
              },
              "P9": {
                "bit": 9,
                "description": "PIO Enable"
              },
              "P10": {
                "bit": 10,
                "description": "PIO Enable"
              },
              "P11": {
                "bit": 11,
                "description": "PIO Enable"
              },
              "P12": {
                "bit": 12,
                "description": "PIO Enable"
              },
              "P13": {
                "bit": 13,
                "description": "PIO Enable"
              },
              "P14": {
                "bit": 14,
                "description": "PIO Enable"
              },
              "P15": {
                "bit": 15,
                "description": "PIO Enable"
              },
              "P16": {
                "bit": 16,
                "description": "PIO Enable"
              },
              "P17": {
                "bit": 17,
                "description": "PIO Enable"
              },
              "P18": {
                "bit": 18,
                "description": "PIO Enable"
              },
              "P19": {
                "bit": 19,
                "description": "PIO Enable"
              },
              "P20": {
                "bit": 20,
                "description": "PIO Enable"
              },
              "P21": {
                "bit": 21,
                "description": "PIO Enable"
              },
              "P22": {
                "bit": 22,
                "description": "PIO Enable"
              },
              "P23": {
                "bit": 23,
                "description": "PIO Enable"
              },
              "P24": {
                "bit": 24,
                "description": "PIO Enable"
              },
              "P25": {
                "bit": 25,
                "description": "PIO Enable"
              },
              "P26": {
                "bit": 26,
                "description": "PIO Enable"
              },
              "P27": {
                "bit": 27,
                "description": "PIO Enable"
              },
              "P28": {
                "bit": 28,
                "description": "PIO Enable"
              },
              "P29": {
                "bit": 29,
                "description": "PIO Enable"
              },
              "P30": {
                "bit": 30,
                "description": "PIO Enable"
              },
              "P31": {
                "bit": 31,
                "description": "PIO Enable"
              }
            },
            "PDR": {
              "P0": {
                "bit": 0,
                "description": "PIO Disable"
              },
              "P1": {
                "bit": 1,
                "description": "PIO Disable"
              },
              "P2": {
                "bit": 2,
                "description": "PIO Disable"
              },
              "P3": {
                "bit": 3,
                "description": "PIO Disable"
              },
              "P4": {
                "bit": 4,
                "description": "PIO Disable"
              },
              "P5": {
                "bit": 5,
                "description": "PIO Disable"
              },
              "P6": {
                "bit": 6,
                "description": "PIO Disable"
              },
              "P7": {
                "bit": 7,
                "description": "PIO Disable"
              },
              "P8": {
                "bit": 8,
                "description": "PIO Disable"
              },
              "P9": {
                "bit": 9,
                "description": "PIO Disable"
              },
              "P10": {
                "bit": 10,
                "description": "PIO Disable"
              },
              "P11": {
                "bit": 11,
                "description": "PIO Disable"
              },
              "P12": {
                "bit": 12,
                "description": "PIO Disable"
              },
              "P13": {
                "bit": 13,
                "description": "PIO Disable"
              },
              "P14": {
                "bit": 14,
                "description": "PIO Disable"
              },
              "P15": {
                "bit": 15,
                "description": "PIO Disable"
              },
              "P16": {
                "bit": 16,
                "description": "PIO Disable"
              },
              "P17": {
                "bit": 17,
                "description": "PIO Disable"
              },
              "P18": {
                "bit": 18,
                "description": "PIO Disable"
              },
              "P19": {
                "bit": 19,
                "description": "PIO Disable"
              },
              "P20": {
                "bit": 20,
                "description": "PIO Disable"
              },
              "P21": {
                "bit": 21,
                "description": "PIO Disable"
              },
              "P22": {
                "bit": 22,
                "description": "PIO Disable"
              },
              "P23": {
                "bit": 23,
                "description": "PIO Disable"
              },
              "P24": {
                "bit": 24,
                "description": "PIO Disable"
              },
              "P25": {
                "bit": 25,
                "description": "PIO Disable"
              },
              "P26": {
                "bit": 26,
                "description": "PIO Disable"
              },
              "P27": {
                "bit": 27,
                "description": "PIO Disable"
              },
              "P28": {
                "bit": 28,
                "description": "PIO Disable"
              },
              "P29": {
                "bit": 29,
                "description": "PIO Disable"
              },
              "P30": {
                "bit": 30,
                "description": "PIO Disable"
              },
              "P31": {
                "bit": 31,
                "description": "PIO Disable"
              }
            },
            "PSR": {
              "P0": {
                "bit": 0,
                "description": "PIO Status"
              },
              "P1": {
                "bit": 1,
                "description": "PIO Status"
              },
              "P2": {
                "bit": 2,
                "description": "PIO Status"
              },
              "P3": {
                "bit": 3,
                "description": "PIO Status"
              },
              "P4": {
                "bit": 4,
                "description": "PIO Status"
              },
              "P5": {
                "bit": 5,
                "description": "PIO Status"
              },
              "P6": {
                "bit": 6,
                "description": "PIO Status"
              },
              "P7": {
                "bit": 7,
                "description": "PIO Status"
              },
              "P8": {
                "bit": 8,
                "description": "PIO Status"
              },
              "P9": {
                "bit": 9,
                "description": "PIO Status"
              },
              "P10": {
                "bit": 10,
                "description": "PIO Status"
              },
              "P11": {
                "bit": 11,
                "description": "PIO Status"
              },
              "P12": {
                "bit": 12,
                "description": "PIO Status"
              },
              "P13": {
                "bit": 13,
                "description": "PIO Status"
              },
              "P14": {
                "bit": 14,
                "description": "PIO Status"
              },
              "P15": {
                "bit": 15,
                "description": "PIO Status"
              },
              "P16": {
                "bit": 16,
                "description": "PIO Status"
              },
              "P17": {
                "bit": 17,
                "description": "PIO Status"
              },
              "P18": {
                "bit": 18,
                "description": "PIO Status"
              },
              "P19": {
                "bit": 19,
                "description": "PIO Status"
              },
              "P20": {
                "bit": 20,
                "description": "PIO Status"
              },
              "P21": {
                "bit": 21,
                "description": "PIO Status"
              },
              "P22": {
                "bit": 22,
                "description": "PIO Status"
              },
              "P23": {
                "bit": 23,
                "description": "PIO Status"
              },
              "P24": {
                "bit": 24,
                "description": "PIO Status"
              },
              "P25": {
                "bit": 25,
                "description": "PIO Status"
              },
              "P26": {
                "bit": 26,
                "description": "PIO Status"
              },
              "P27": {
                "bit": 27,
                "description": "PIO Status"
              },
              "P28": {
                "bit": 28,
                "description": "PIO Status"
              },
              "P29": {
                "bit": 29,
                "description": "PIO Status"
              },
              "P30": {
                "bit": 30,
                "description": "PIO Status"
              },
              "P31": {
                "bit": 31,
                "description": "PIO Status"
              }
            },
            "OER": {
              "P0": {
                "bit": 0,
                "description": "Output Enable"
              },
              "P1": {
                "bit": 1,
                "description": "Output Enable"
              },
              "P2": {
                "bit": 2,
                "description": "Output Enable"
              },
              "P3": {
                "bit": 3,
                "description": "Output Enable"
              },
              "P4": {
                "bit": 4,
                "description": "Output Enable"
              },
              "P5": {
                "bit": 5,
                "description": "Output Enable"
              },
              "P6": {
                "bit": 6,
                "description": "Output Enable"
              },
              "P7": {
                "bit": 7,
                "description": "Output Enable"
              },
              "P8": {
                "bit": 8,
                "description": "Output Enable"
              },
              "P9": {
                "bit": 9,
                "description": "Output Enable"
              },
              "P10": {
                "bit": 10,
                "description": "Output Enable"
              },
              "P11": {
                "bit": 11,
                "description": "Output Enable"
              },
              "P12": {
                "bit": 12,
                "description": "Output Enable"
              },
              "P13": {
                "bit": 13,
                "description": "Output Enable"
              },
              "P14": {
                "bit": 14,
                "description": "Output Enable"
              },
              "P15": {
                "bit": 15,
                "description": "Output Enable"
              },
              "P16": {
                "bit": 16,
                "description": "Output Enable"
              },
              "P17": {
                "bit": 17,
                "description": "Output Enable"
              },
              "P18": {
                "bit": 18,
                "description": "Output Enable"
              },
              "P19": {
                "bit": 19,
                "description": "Output Enable"
              },
              "P20": {
                "bit": 20,
                "description": "Output Enable"
              },
              "P21": {
                "bit": 21,
                "description": "Output Enable"
              },
              "P22": {
                "bit": 22,
                "description": "Output Enable"
              },
              "P23": {
                "bit": 23,
                "description": "Output Enable"
              },
              "P24": {
                "bit": 24,
                "description": "Output Enable"
              },
              "P25": {
                "bit": 25,
                "description": "Output Enable"
              },
              "P26": {
                "bit": 26,
                "description": "Output Enable"
              },
              "P27": {
                "bit": 27,
                "description": "Output Enable"
              },
              "P28": {
                "bit": 28,
                "description": "Output Enable"
              },
              "P29": {
                "bit": 29,
                "description": "Output Enable"
              },
              "P30": {
                "bit": 30,
                "description": "Output Enable"
              },
              "P31": {
                "bit": 31,
                "description": "Output Enable"
              }
            },
            "ODR": {
              "P0": {
                "bit": 0,
                "description": "Output Disable"
              },
              "P1": {
                "bit": 1,
                "description": "Output Disable"
              },
              "P2": {
                "bit": 2,
                "description": "Output Disable"
              },
              "P3": {
                "bit": 3,
                "description": "Output Disable"
              },
              "P4": {
                "bit": 4,
                "description": "Output Disable"
              },
              "P5": {
                "bit": 5,
                "description": "Output Disable"
              },
              "P6": {
                "bit": 6,
                "description": "Output Disable"
              },
              "P7": {
                "bit": 7,
                "description": "Output Disable"
              },
              "P8": {
                "bit": 8,
                "description": "Output Disable"
              },
              "P9": {
                "bit": 9,
                "description": "Output Disable"
              },
              "P10": {
                "bit": 10,
                "description": "Output Disable"
              },
              "P11": {
                "bit": 11,
                "description": "Output Disable"
              },
              "P12": {
                "bit": 12,
                "description": "Output Disable"
              },
              "P13": {
                "bit": 13,
                "description": "Output Disable"
              },
              "P14": {
                "bit": 14,
                "description": "Output Disable"
              },
              "P15": {
                "bit": 15,
                "description": "Output Disable"
              },
              "P16": {
                "bit": 16,
                "description": "Output Disable"
              },
              "P17": {
                "bit": 17,
                "description": "Output Disable"
              },
              "P18": {
                "bit": 18,
                "description": "Output Disable"
              },
              "P19": {
                "bit": 19,
                "description": "Output Disable"
              },
              "P20": {
                "bit": 20,
                "description": "Output Disable"
              },
              "P21": {
                "bit": 21,
                "description": "Output Disable"
              },
              "P22": {
                "bit": 22,
                "description": "Output Disable"
              },
              "P23": {
                "bit": 23,
                "description": "Output Disable"
              },
              "P24": {
                "bit": 24,
                "description": "Output Disable"
              },
              "P25": {
                "bit": 25,
                "description": "Output Disable"
              },
              "P26": {
                "bit": 26,
                "description": "Output Disable"
              },
              "P27": {
                "bit": 27,
                "description": "Output Disable"
              },
              "P28": {
                "bit": 28,
                "description": "Output Disable"
              },
              "P29": {
                "bit": 29,
                "description": "Output Disable"
              },
              "P30": {
                "bit": 30,
                "description": "Output Disable"
              },
              "P31": {
                "bit": 31,
                "description": "Output Disable"
              }
            },
            "OSR": {
              "P0": {
                "bit": 0,
                "description": "Output Status"
              },
              "P1": {
                "bit": 1,
                "description": "Output Status"
              },
              "P2": {
                "bit": 2,
                "description": "Output Status"
              },
              "P3": {
                "bit": 3,
                "description": "Output Status"
              },
              "P4": {
                "bit": 4,
                "description": "Output Status"
              },
              "P5": {
                "bit": 5,
                "description": "Output Status"
              },
              "P6": {
                "bit": 6,
                "description": "Output Status"
              },
              "P7": {
                "bit": 7,
                "description": "Output Status"
              },
              "P8": {
                "bit": 8,
                "description": "Output Status"
              },
              "P9": {
                "bit": 9,
                "description": "Output Status"
              },
              "P10": {
                "bit": 10,
                "description": "Output Status"
              },
              "P11": {
                "bit": 11,
                "description": "Output Status"
              },
              "P12": {
                "bit": 12,
                "description": "Output Status"
              },
              "P13": {
                "bit": 13,
                "description": "Output Status"
              },
              "P14": {
                "bit": 14,
                "description": "Output Status"
              },
              "P15": {
                "bit": 15,
                "description": "Output Status"
              },
              "P16": {
                "bit": 16,
                "description": "Output Status"
              },
              "P17": {
                "bit": 17,
                "description": "Output Status"
              },
              "P18": {
                "bit": 18,
                "description": "Output Status"
              },
              "P19": {
                "bit": 19,
                "description": "Output Status"
              },
              "P20": {
                "bit": 20,
                "description": "Output Status"
              },
              "P21": {
                "bit": 21,
                "description": "Output Status"
              },
              "P22": {
                "bit": 22,
                "description": "Output Status"
              },
              "P23": {
                "bit": 23,
                "description": "Output Status"
              },
              "P24": {
                "bit": 24,
                "description": "Output Status"
              },
              "P25": {
                "bit": 25,
                "description": "Output Status"
              },
              "P26": {
                "bit": 26,
                "description": "Output Status"
              },
              "P27": {
                "bit": 27,
                "description": "Output Status"
              },
              "P28": {
                "bit": 28,
                "description": "Output Status"
              },
              "P29": {
                "bit": 29,
                "description": "Output Status"
              },
              "P30": {
                "bit": 30,
                "description": "Output Status"
              },
              "P31": {
                "bit": 31,
                "description": "Output Status"
              }
            },
            "IFER": {
              "P0": {
                "bit": 0,
                "description": "Input Filter Enable"
              },
              "P1": {
                "bit": 1,
                "description": "Input Filter Enable"
              },
              "P2": {
                "bit": 2,
                "description": "Input Filter Enable"
              },
              "P3": {
                "bit": 3,
                "description": "Input Filter Enable"
              },
              "P4": {
                "bit": 4,
                "description": "Input Filter Enable"
              },
              "P5": {
                "bit": 5,
                "description": "Input Filter Enable"
              },
              "P6": {
                "bit": 6,
                "description": "Input Filter Enable"
              },
              "P7": {
                "bit": 7,
                "description": "Input Filter Enable"
              },
              "P8": {
                "bit": 8,
                "description": "Input Filter Enable"
              },
              "P9": {
                "bit": 9,
                "description": "Input Filter Enable"
              },
              "P10": {
                "bit": 10,
                "description": "Input Filter Enable"
              },
              "P11": {
                "bit": 11,
                "description": "Input Filter Enable"
              },
              "P12": {
                "bit": 12,
                "description": "Input Filter Enable"
              },
              "P13": {
                "bit": 13,
                "description": "Input Filter Enable"
              },
              "P14": {
                "bit": 14,
                "description": "Input Filter Enable"
              },
              "P15": {
                "bit": 15,
                "description": "Input Filter Enable"
              },
              "P16": {
                "bit": 16,
                "description": "Input Filter Enable"
              },
              "P17": {
                "bit": 17,
                "description": "Input Filter Enable"
              },
              "P18": {
                "bit": 18,
                "description": "Input Filter Enable"
              },
              "P19": {
                "bit": 19,
                "description": "Input Filter Enable"
              },
              "P20": {
                "bit": 20,
                "description": "Input Filter Enable"
              },
              "P21": {
                "bit": 21,
                "description": "Input Filter Enable"
              },
              "P22": {
                "bit": 22,
                "description": "Input Filter Enable"
              },
              "P23": {
                "bit": 23,
                "description": "Input Filter Enable"
              },
              "P24": {
                "bit": 24,
                "description": "Input Filter Enable"
              },
              "P25": {
                "bit": 25,
                "description": "Input Filter Enable"
              },
              "P26": {
                "bit": 26,
                "description": "Input Filter Enable"
              },
              "P27": {
                "bit": 27,
                "description": "Input Filter Enable"
              },
              "P28": {
                "bit": 28,
                "description": "Input Filter Enable"
              },
              "P29": {
                "bit": 29,
                "description": "Input Filter Enable"
              },
              "P30": {
                "bit": 30,
                "description": "Input Filter Enable"
              },
              "P31": {
                "bit": 31,
                "description": "Input Filter Enable"
              }
            },
            "IFDR": {
              "P0": {
                "bit": 0,
                "description": "Input Filter Disable"
              },
              "P1": {
                "bit": 1,
                "description": "Input Filter Disable"
              },
              "P2": {
                "bit": 2,
                "description": "Input Filter Disable"
              },
              "P3": {
                "bit": 3,
                "description": "Input Filter Disable"
              },
              "P4": {
                "bit": 4,
                "description": "Input Filter Disable"
              },
              "P5": {
                "bit": 5,
                "description": "Input Filter Disable"
              },
              "P6": {
                "bit": 6,
                "description": "Input Filter Disable"
              },
              "P7": {
                "bit": 7,
                "description": "Input Filter Disable"
              },
              "P8": {
                "bit": 8,
                "description": "Input Filter Disable"
              },
              "P9": {
                "bit": 9,
                "description": "Input Filter Disable"
              },
              "P10": {
                "bit": 10,
                "description": "Input Filter Disable"
              },
              "P11": {
                "bit": 11,
                "description": "Input Filter Disable"
              },
              "P12": {
                "bit": 12,
                "description": "Input Filter Disable"
              },
              "P13": {
                "bit": 13,
                "description": "Input Filter Disable"
              },
              "P14": {
                "bit": 14,
                "description": "Input Filter Disable"
              },
              "P15": {
                "bit": 15,
                "description": "Input Filter Disable"
              },
              "P16": {
                "bit": 16,
                "description": "Input Filter Disable"
              },
              "P17": {
                "bit": 17,
                "description": "Input Filter Disable"
              },
              "P18": {
                "bit": 18,
                "description": "Input Filter Disable"
              },
              "P19": {
                "bit": 19,
                "description": "Input Filter Disable"
              },
              "P20": {
                "bit": 20,
                "description": "Input Filter Disable"
              },
              "P21": {
                "bit": 21,
                "description": "Input Filter Disable"
              },
              "P22": {
                "bit": 22,
                "description": "Input Filter Disable"
              },
              "P23": {
                "bit": 23,
                "description": "Input Filter Disable"
              },
              "P24": {
                "bit": 24,
                "description": "Input Filter Disable"
              },
              "P25": {
                "bit": 25,
                "description": "Input Filter Disable"
              },
              "P26": {
                "bit": 26,
                "description": "Input Filter Disable"
              },
              "P27": {
                "bit": 27,
                "description": "Input Filter Disable"
              },
              "P28": {
                "bit": 28,
                "description": "Input Filter Disable"
              },
              "P29": {
                "bit": 29,
                "description": "Input Filter Disable"
              },
              "P30": {
                "bit": 30,
                "description": "Input Filter Disable"
              },
              "P31": {
                "bit": 31,
                "description": "Input Filter Disable"
              }
            },
            "IFSR": {
              "P0": {
                "bit": 0,
                "description": "Input Filer Status"
              },
              "P1": {
                "bit": 1,
                "description": "Input Filer Status"
              },
              "P2": {
                "bit": 2,
                "description": "Input Filer Status"
              },
              "P3": {
                "bit": 3,
                "description": "Input Filer Status"
              },
              "P4": {
                "bit": 4,
                "description": "Input Filer Status"
              },
              "P5": {
                "bit": 5,
                "description": "Input Filer Status"
              },
              "P6": {
                "bit": 6,
                "description": "Input Filer Status"
              },
              "P7": {
                "bit": 7,
                "description": "Input Filer Status"
              },
              "P8": {
                "bit": 8,
                "description": "Input Filer Status"
              },
              "P9": {
                "bit": 9,
                "description": "Input Filer Status"
              },
              "P10": {
                "bit": 10,
                "description": "Input Filer Status"
              },
              "P11": {
                "bit": 11,
                "description": "Input Filer Status"
              },
              "P12": {
                "bit": 12,
                "description": "Input Filer Status"
              },
              "P13": {
                "bit": 13,
                "description": "Input Filer Status"
              },
              "P14": {
                "bit": 14,
                "description": "Input Filer Status"
              },
              "P15": {
                "bit": 15,
                "description": "Input Filer Status"
              },
              "P16": {
                "bit": 16,
                "description": "Input Filer Status"
              },
              "P17": {
                "bit": 17,
                "description": "Input Filer Status"
              },
              "P18": {
                "bit": 18,
                "description": "Input Filer Status"
              },
              "P19": {
                "bit": 19,
                "description": "Input Filer Status"
              },
              "P20": {
                "bit": 20,
                "description": "Input Filer Status"
              },
              "P21": {
                "bit": 21,
                "description": "Input Filer Status"
              },
              "P22": {
                "bit": 22,
                "description": "Input Filer Status"
              },
              "P23": {
                "bit": 23,
                "description": "Input Filer Status"
              },
              "P24": {
                "bit": 24,
                "description": "Input Filer Status"
              },
              "P25": {
                "bit": 25,
                "description": "Input Filer Status"
              },
              "P26": {
                "bit": 26,
                "description": "Input Filer Status"
              },
              "P27": {
                "bit": 27,
                "description": "Input Filer Status"
              },
              "P28": {
                "bit": 28,
                "description": "Input Filer Status"
              },
              "P29": {
                "bit": 29,
                "description": "Input Filer Status"
              },
              "P30": {
                "bit": 30,
                "description": "Input Filer Status"
              },
              "P31": {
                "bit": 31,
                "description": "Input Filer Status"
              }
            },
            "SODR": {
              "P0": {
                "bit": 0,
                "description": "Set Output Data"
              },
              "P1": {
                "bit": 1,
                "description": "Set Output Data"
              },
              "P2": {
                "bit": 2,
                "description": "Set Output Data"
              },
              "P3": {
                "bit": 3,
                "description": "Set Output Data"
              },
              "P4": {
                "bit": 4,
                "description": "Set Output Data"
              },
              "P5": {
                "bit": 5,
                "description": "Set Output Data"
              },
              "P6": {
                "bit": 6,
                "description": "Set Output Data"
              },
              "P7": {
                "bit": 7,
                "description": "Set Output Data"
              },
              "P8": {
                "bit": 8,
                "description": "Set Output Data"
              },
              "P9": {
                "bit": 9,
                "description": "Set Output Data"
              },
              "P10": {
                "bit": 10,
                "description": "Set Output Data"
              },
              "P11": {
                "bit": 11,
                "description": "Set Output Data"
              },
              "P12": {
                "bit": 12,
                "description": "Set Output Data"
              },
              "P13": {
                "bit": 13,
                "description": "Set Output Data"
              },
              "P14": {
                "bit": 14,
                "description": "Set Output Data"
              },
              "P15": {
                "bit": 15,
                "description": "Set Output Data"
              },
              "P16": {
                "bit": 16,
                "description": "Set Output Data"
              },
              "P17": {
                "bit": 17,
                "description": "Set Output Data"
              },
              "P18": {
                "bit": 18,
                "description": "Set Output Data"
              },
              "P19": {
                "bit": 19,
                "description": "Set Output Data"
              },
              "P20": {
                "bit": 20,
                "description": "Set Output Data"
              },
              "P21": {
                "bit": 21,
                "description": "Set Output Data"
              },
              "P22": {
                "bit": 22,
                "description": "Set Output Data"
              },
              "P23": {
                "bit": 23,
                "description": "Set Output Data"
              },
              "P24": {
                "bit": 24,
                "description": "Set Output Data"
              },
              "P25": {
                "bit": 25,
                "description": "Set Output Data"
              },
              "P26": {
                "bit": 26,
                "description": "Set Output Data"
              },
              "P27": {
                "bit": 27,
                "description": "Set Output Data"
              },
              "P28": {
                "bit": 28,
                "description": "Set Output Data"
              },
              "P29": {
                "bit": 29,
                "description": "Set Output Data"
              },
              "P30": {
                "bit": 30,
                "description": "Set Output Data"
              },
              "P31": {
                "bit": 31,
                "description": "Set Output Data"
              }
            },
            "CODR": {
              "P0": {
                "bit": 0,
                "description": "Clear Output Data"
              },
              "P1": {
                "bit": 1,
                "description": "Clear Output Data"
              },
              "P2": {
                "bit": 2,
                "description": "Clear Output Data"
              },
              "P3": {
                "bit": 3,
                "description": "Clear Output Data"
              },
              "P4": {
                "bit": 4,
                "description": "Clear Output Data"
              },
              "P5": {
                "bit": 5,
                "description": "Clear Output Data"
              },
              "P6": {
                "bit": 6,
                "description": "Clear Output Data"
              },
              "P7": {
                "bit": 7,
                "description": "Clear Output Data"
              },
              "P8": {
                "bit": 8,
                "description": "Clear Output Data"
              },
              "P9": {
                "bit": 9,
                "description": "Clear Output Data"
              },
              "P10": {
                "bit": 10,
                "description": "Clear Output Data"
              },
              "P11": {
                "bit": 11,
                "description": "Clear Output Data"
              },
              "P12": {
                "bit": 12,
                "description": "Clear Output Data"
              },
              "P13": {
                "bit": 13,
                "description": "Clear Output Data"
              },
              "P14": {
                "bit": 14,
                "description": "Clear Output Data"
              },
              "P15": {
                "bit": 15,
                "description": "Clear Output Data"
              },
              "P16": {
                "bit": 16,
                "description": "Clear Output Data"
              },
              "P17": {
                "bit": 17,
                "description": "Clear Output Data"
              },
              "P18": {
                "bit": 18,
                "description": "Clear Output Data"
              },
              "P19": {
                "bit": 19,
                "description": "Clear Output Data"
              },
              "P20": {
                "bit": 20,
                "description": "Clear Output Data"
              },
              "P21": {
                "bit": 21,
                "description": "Clear Output Data"
              },
              "P22": {
                "bit": 22,
                "description": "Clear Output Data"
              },
              "P23": {
                "bit": 23,
                "description": "Clear Output Data"
              },
              "P24": {
                "bit": 24,
                "description": "Clear Output Data"
              },
              "P25": {
                "bit": 25,
                "description": "Clear Output Data"
              },
              "P26": {
                "bit": 26,
                "description": "Clear Output Data"
              },
              "P27": {
                "bit": 27,
                "description": "Clear Output Data"
              },
              "P28": {
                "bit": 28,
                "description": "Clear Output Data"
              },
              "P29": {
                "bit": 29,
                "description": "Clear Output Data"
              },
              "P30": {
                "bit": 30,
                "description": "Clear Output Data"
              },
              "P31": {
                "bit": 31,
                "description": "Clear Output Data"
              }
            },
            "ODSR": {
              "P0": {
                "bit": 0,
                "description": "Output Data Status"
              },
              "P1": {
                "bit": 1,
                "description": "Output Data Status"
              },
              "P2": {
                "bit": 2,
                "description": "Output Data Status"
              },
              "P3": {
                "bit": 3,
                "description": "Output Data Status"
              },
              "P4": {
                "bit": 4,
                "description": "Output Data Status"
              },
              "P5": {
                "bit": 5,
                "description": "Output Data Status"
              },
              "P6": {
                "bit": 6,
                "description": "Output Data Status"
              },
              "P7": {
                "bit": 7,
                "description": "Output Data Status"
              },
              "P8": {
                "bit": 8,
                "description": "Output Data Status"
              },
              "P9": {
                "bit": 9,
                "description": "Output Data Status"
              },
              "P10": {
                "bit": 10,
                "description": "Output Data Status"
              },
              "P11": {
                "bit": 11,
                "description": "Output Data Status"
              },
              "P12": {
                "bit": 12,
                "description": "Output Data Status"
              },
              "P13": {
                "bit": 13,
                "description": "Output Data Status"
              },
              "P14": {
                "bit": 14,
                "description": "Output Data Status"
              },
              "P15": {
                "bit": 15,
                "description": "Output Data Status"
              },
              "P16": {
                "bit": 16,
                "description": "Output Data Status"
              },
              "P17": {
                "bit": 17,
                "description": "Output Data Status"
              },
              "P18": {
                "bit": 18,
                "description": "Output Data Status"
              },
              "P19": {
                "bit": 19,
                "description": "Output Data Status"
              },
              "P20": {
                "bit": 20,
                "description": "Output Data Status"
              },
              "P21": {
                "bit": 21,
                "description": "Output Data Status"
              },
              "P22": {
                "bit": 22,
                "description": "Output Data Status"
              },
              "P23": {
                "bit": 23,
                "description": "Output Data Status"
              },
              "P24": {
                "bit": 24,
                "description": "Output Data Status"
              },
              "P25": {
                "bit": 25,
                "description": "Output Data Status"
              },
              "P26": {
                "bit": 26,
                "description": "Output Data Status"
              },
              "P27": {
                "bit": 27,
                "description": "Output Data Status"
              },
              "P28": {
                "bit": 28,
                "description": "Output Data Status"
              },
              "P29": {
                "bit": 29,
                "description": "Output Data Status"
              },
              "P30": {
                "bit": 30,
                "description": "Output Data Status"
              },
              "P31": {
                "bit": 31,
                "description": "Output Data Status"
              }
            },
            "PDSR": {
              "P0": {
                "bit": 0,
                "description": "Output Data Status"
              },
              "P1": {
                "bit": 1,
                "description": "Output Data Status"
              },
              "P2": {
                "bit": 2,
                "description": "Output Data Status"
              },
              "P3": {
                "bit": 3,
                "description": "Output Data Status"
              },
              "P4": {
                "bit": 4,
                "description": "Output Data Status"
              },
              "P5": {
                "bit": 5,
                "description": "Output Data Status"
              },
              "P6": {
                "bit": 6,
                "description": "Output Data Status"
              },
              "P7": {
                "bit": 7,
                "description": "Output Data Status"
              },
              "P8": {
                "bit": 8,
                "description": "Output Data Status"
              },
              "P9": {
                "bit": 9,
                "description": "Output Data Status"
              },
              "P10": {
                "bit": 10,
                "description": "Output Data Status"
              },
              "P11": {
                "bit": 11,
                "description": "Output Data Status"
              },
              "P12": {
                "bit": 12,
                "description": "Output Data Status"
              },
              "P13": {
                "bit": 13,
                "description": "Output Data Status"
              },
              "P14": {
                "bit": 14,
                "description": "Output Data Status"
              },
              "P15": {
                "bit": 15,
                "description": "Output Data Status"
              },
              "P16": {
                "bit": 16,
                "description": "Output Data Status"
              },
              "P17": {
                "bit": 17,
                "description": "Output Data Status"
              },
              "P18": {
                "bit": 18,
                "description": "Output Data Status"
              },
              "P19": {
                "bit": 19,
                "description": "Output Data Status"
              },
              "P20": {
                "bit": 20,
                "description": "Output Data Status"
              },
              "P21": {
                "bit": 21,
                "description": "Output Data Status"
              },
              "P22": {
                "bit": 22,
                "description": "Output Data Status"
              },
              "P23": {
                "bit": 23,
                "description": "Output Data Status"
              },
              "P24": {
                "bit": 24,
                "description": "Output Data Status"
              },
              "P25": {
                "bit": 25,
                "description": "Output Data Status"
              },
              "P26": {
                "bit": 26,
                "description": "Output Data Status"
              },
              "P27": {
                "bit": 27,
                "description": "Output Data Status"
              },
              "P28": {
                "bit": 28,
                "description": "Output Data Status"
              },
              "P29": {
                "bit": 29,
                "description": "Output Data Status"
              },
              "P30": {
                "bit": 30,
                "description": "Output Data Status"
              },
              "P31": {
                "bit": 31,
                "description": "Output Data Status"
              }
            },
            "IER": {
              "P0": {
                "bit": 0,
                "description": "Input Change Interrupt Enable"
              },
              "P1": {
                "bit": 1,
                "description": "Input Change Interrupt Enable"
              },
              "P2": {
                "bit": 2,
                "description": "Input Change Interrupt Enable"
              },
              "P3": {
                "bit": 3,
                "description": "Input Change Interrupt Enable"
              },
              "P4": {
                "bit": 4,
                "description": "Input Change Interrupt Enable"
              },
              "P5": {
                "bit": 5,
                "description": "Input Change Interrupt Enable"
              },
              "P6": {
                "bit": 6,
                "description": "Input Change Interrupt Enable"
              },
              "P7": {
                "bit": 7,
                "description": "Input Change Interrupt Enable"
              },
              "P8": {
                "bit": 8,
                "description": "Input Change Interrupt Enable"
              },
              "P9": {
                "bit": 9,
                "description": "Input Change Interrupt Enable"
              },
              "P10": {
                "bit": 10,
                "description": "Input Change Interrupt Enable"
              },
              "P11": {
                "bit": 11,
                "description": "Input Change Interrupt Enable"
              },
              "P12": {
                "bit": 12,
                "description": "Input Change Interrupt Enable"
              },
              "P13": {
                "bit": 13,
                "description": "Input Change Interrupt Enable"
              },
              "P14": {
                "bit": 14,
                "description": "Input Change Interrupt Enable"
              },
              "P15": {
                "bit": 15,
                "description": "Input Change Interrupt Enable"
              },
              "P16": {
                "bit": 16,
                "description": "Input Change Interrupt Enable"
              },
              "P17": {
                "bit": 17,
                "description": "Input Change Interrupt Enable"
              },
              "P18": {
                "bit": 18,
                "description": "Input Change Interrupt Enable"
              },
              "P19": {
                "bit": 19,
                "description": "Input Change Interrupt Enable"
              },
              "P20": {
                "bit": 20,
                "description": "Input Change Interrupt Enable"
              },
              "P21": {
                "bit": 21,
                "description": "Input Change Interrupt Enable"
              },
              "P22": {
                "bit": 22,
                "description": "Input Change Interrupt Enable"
              },
              "P23": {
                "bit": 23,
                "description": "Input Change Interrupt Enable"
              },
              "P24": {
                "bit": 24,
                "description": "Input Change Interrupt Enable"
              },
              "P25": {
                "bit": 25,
                "description": "Input Change Interrupt Enable"
              },
              "P26": {
                "bit": 26,
                "description": "Input Change Interrupt Enable"
              },
              "P27": {
                "bit": 27,
                "description": "Input Change Interrupt Enable"
              },
              "P28": {
                "bit": 28,
                "description": "Input Change Interrupt Enable"
              },
              "P29": {
                "bit": 29,
                "description": "Input Change Interrupt Enable"
              },
              "P30": {
                "bit": 30,
                "description": "Input Change Interrupt Enable"
              },
              "P31": {
                "bit": 31,
                "description": "Input Change Interrupt Enable"
              }
            },
            "IDR": {
              "P0": {
                "bit": 0,
                "description": "Input Change Interrupt Disable"
              },
              "P1": {
                "bit": 1,
                "description": "Input Change Interrupt Disable"
              },
              "P2": {
                "bit": 2,
                "description": "Input Change Interrupt Disable"
              },
              "P3": {
                "bit": 3,
                "description": "Input Change Interrupt Disable"
              },
              "P4": {
                "bit": 4,
                "description": "Input Change Interrupt Disable"
              },
              "P5": {
                "bit": 5,
                "description": "Input Change Interrupt Disable"
              },
              "P6": {
                "bit": 6,
                "description": "Input Change Interrupt Disable"
              },
              "P7": {
                "bit": 7,
                "description": "Input Change Interrupt Disable"
              },
              "P8": {
                "bit": 8,
                "description": "Input Change Interrupt Disable"
              },
              "P9": {
                "bit": 9,
                "description": "Input Change Interrupt Disable"
              },
              "P10": {
                "bit": 10,
                "description": "Input Change Interrupt Disable"
              },
              "P11": {
                "bit": 11,
                "description": "Input Change Interrupt Disable"
              },
              "P12": {
                "bit": 12,
                "description": "Input Change Interrupt Disable"
              },
              "P13": {
                "bit": 13,
                "description": "Input Change Interrupt Disable"
              },
              "P14": {
                "bit": 14,
                "description": "Input Change Interrupt Disable"
              },
              "P15": {
                "bit": 15,
                "description": "Input Change Interrupt Disable"
              },
              "P16": {
                "bit": 16,
                "description": "Input Change Interrupt Disable"
              },
              "P17": {
                "bit": 17,
                "description": "Input Change Interrupt Disable"
              },
              "P18": {
                "bit": 18,
                "description": "Input Change Interrupt Disable"
              },
              "P19": {
                "bit": 19,
                "description": "Input Change Interrupt Disable"
              },
              "P20": {
                "bit": 20,
                "description": "Input Change Interrupt Disable"
              },
              "P21": {
                "bit": 21,
                "description": "Input Change Interrupt Disable"
              },
              "P22": {
                "bit": 22,
                "description": "Input Change Interrupt Disable"
              },
              "P23": {
                "bit": 23,
                "description": "Input Change Interrupt Disable"
              },
              "P24": {
                "bit": 24,
                "description": "Input Change Interrupt Disable"
              },
              "P25": {
                "bit": 25,
                "description": "Input Change Interrupt Disable"
              },
              "P26": {
                "bit": 26,
                "description": "Input Change Interrupt Disable"
              },
              "P27": {
                "bit": 27,
                "description": "Input Change Interrupt Disable"
              },
              "P28": {
                "bit": 28,
                "description": "Input Change Interrupt Disable"
              },
              "P29": {
                "bit": 29,
                "description": "Input Change Interrupt Disable"
              },
              "P30": {
                "bit": 30,
                "description": "Input Change Interrupt Disable"
              },
              "P31": {
                "bit": 31,
                "description": "Input Change Interrupt Disable"
              }
            },
            "IMR": {
              "P0": {
                "bit": 0,
                "description": "Input Change Interrupt Mask"
              },
              "P1": {
                "bit": 1,
                "description": "Input Change Interrupt Mask"
              },
              "P2": {
                "bit": 2,
                "description": "Input Change Interrupt Mask"
              },
              "P3": {
                "bit": 3,
                "description": "Input Change Interrupt Mask"
              },
              "P4": {
                "bit": 4,
                "description": "Input Change Interrupt Mask"
              },
              "P5": {
                "bit": 5,
                "description": "Input Change Interrupt Mask"
              },
              "P6": {
                "bit": 6,
                "description": "Input Change Interrupt Mask"
              },
              "P7": {
                "bit": 7,
                "description": "Input Change Interrupt Mask"
              },
              "P8": {
                "bit": 8,
                "description": "Input Change Interrupt Mask"
              },
              "P9": {
                "bit": 9,
                "description": "Input Change Interrupt Mask"
              },
              "P10": {
                "bit": 10,
                "description": "Input Change Interrupt Mask"
              },
              "P11": {
                "bit": 11,
                "description": "Input Change Interrupt Mask"
              },
              "P12": {
                "bit": 12,
                "description": "Input Change Interrupt Mask"
              },
              "P13": {
                "bit": 13,
                "description": "Input Change Interrupt Mask"
              },
              "P14": {
                "bit": 14,
                "description": "Input Change Interrupt Mask"
              },
              "P15": {
                "bit": 15,
                "description": "Input Change Interrupt Mask"
              },
              "P16": {
                "bit": 16,
                "description": "Input Change Interrupt Mask"
              },
              "P17": {
                "bit": 17,
                "description": "Input Change Interrupt Mask"
              },
              "P18": {
                "bit": 18,
                "description": "Input Change Interrupt Mask"
              },
              "P19": {
                "bit": 19,
                "description": "Input Change Interrupt Mask"
              },
              "P20": {
                "bit": 20,
                "description": "Input Change Interrupt Mask"
              },
              "P21": {
                "bit": 21,
                "description": "Input Change Interrupt Mask"
              },
              "P22": {
                "bit": 22,
                "description": "Input Change Interrupt Mask"
              },
              "P23": {
                "bit": 23,
                "description": "Input Change Interrupt Mask"
              },
              "P24": {
                "bit": 24,
                "description": "Input Change Interrupt Mask"
              },
              "P25": {
                "bit": 25,
                "description": "Input Change Interrupt Mask"
              },
              "P26": {
                "bit": 26,
                "description": "Input Change Interrupt Mask"
              },
              "P27": {
                "bit": 27,
                "description": "Input Change Interrupt Mask"
              },
              "P28": {
                "bit": 28,
                "description": "Input Change Interrupt Mask"
              },
              "P29": {
                "bit": 29,
                "description": "Input Change Interrupt Mask"
              },
              "P30": {
                "bit": 30,
                "description": "Input Change Interrupt Mask"
              },
              "P31": {
                "bit": 31,
                "description": "Input Change Interrupt Mask"
              }
            },
            "ISR": {
              "P0": {
                "bit": 0,
                "description": "Input Change Interrupt Status"
              },
              "P1": {
                "bit": 1,
                "description": "Input Change Interrupt Status"
              },
              "P2": {
                "bit": 2,
                "description": "Input Change Interrupt Status"
              },
              "P3": {
                "bit": 3,
                "description": "Input Change Interrupt Status"
              },
              "P4": {
                "bit": 4,
                "description": "Input Change Interrupt Status"
              },
              "P5": {
                "bit": 5,
                "description": "Input Change Interrupt Status"
              },
              "P6": {
                "bit": 6,
                "description": "Input Change Interrupt Status"
              },
              "P7": {
                "bit": 7,
                "description": "Input Change Interrupt Status"
              },
              "P8": {
                "bit": 8,
                "description": "Input Change Interrupt Status"
              },
              "P9": {
                "bit": 9,
                "description": "Input Change Interrupt Status"
              },
              "P10": {
                "bit": 10,
                "description": "Input Change Interrupt Status"
              },
              "P11": {
                "bit": 11,
                "description": "Input Change Interrupt Status"
              },
              "P12": {
                "bit": 12,
                "description": "Input Change Interrupt Status"
              },
              "P13": {
                "bit": 13,
                "description": "Input Change Interrupt Status"
              },
              "P14": {
                "bit": 14,
                "description": "Input Change Interrupt Status"
              },
              "P15": {
                "bit": 15,
                "description": "Input Change Interrupt Status"
              },
              "P16": {
                "bit": 16,
                "description": "Input Change Interrupt Status"
              },
              "P17": {
                "bit": 17,
                "description": "Input Change Interrupt Status"
              },
              "P18": {
                "bit": 18,
                "description": "Input Change Interrupt Status"
              },
              "P19": {
                "bit": 19,
                "description": "Input Change Interrupt Status"
              },
              "P20": {
                "bit": 20,
                "description": "Input Change Interrupt Status"
              },
              "P21": {
                "bit": 21,
                "description": "Input Change Interrupt Status"
              },
              "P22": {
                "bit": 22,
                "description": "Input Change Interrupt Status"
              },
              "P23": {
                "bit": 23,
                "description": "Input Change Interrupt Status"
              },
              "P24": {
                "bit": 24,
                "description": "Input Change Interrupt Status"
              },
              "P25": {
                "bit": 25,
                "description": "Input Change Interrupt Status"
              },
              "P26": {
                "bit": 26,
                "description": "Input Change Interrupt Status"
              },
              "P27": {
                "bit": 27,
                "description": "Input Change Interrupt Status"
              },
              "P28": {
                "bit": 28,
                "description": "Input Change Interrupt Status"
              },
              "P29": {
                "bit": 29,
                "description": "Input Change Interrupt Status"
              },
              "P30": {
                "bit": 30,
                "description": "Input Change Interrupt Status"
              },
              "P31": {
                "bit": 31,
                "description": "Input Change Interrupt Status"
              }
            },
            "MDER": {
              "P0": {
                "bit": 0,
                "description": "Multi Drive Enable."
              },
              "P1": {
                "bit": 1,
                "description": "Multi Drive Enable."
              },
              "P2": {
                "bit": 2,
                "description": "Multi Drive Enable."
              },
              "P3": {
                "bit": 3,
                "description": "Multi Drive Enable."
              },
              "P4": {
                "bit": 4,
                "description": "Multi Drive Enable."
              },
              "P5": {
                "bit": 5,
                "description": "Multi Drive Enable."
              },
              "P6": {
                "bit": 6,
                "description": "Multi Drive Enable."
              },
              "P7": {
                "bit": 7,
                "description": "Multi Drive Enable."
              },
              "P8": {
                "bit": 8,
                "description": "Multi Drive Enable."
              },
              "P9": {
                "bit": 9,
                "description": "Multi Drive Enable."
              },
              "P10": {
                "bit": 10,
                "description": "Multi Drive Enable."
              },
              "P11": {
                "bit": 11,
                "description": "Multi Drive Enable."
              },
              "P12": {
                "bit": 12,
                "description": "Multi Drive Enable."
              },
              "P13": {
                "bit": 13,
                "description": "Multi Drive Enable."
              },
              "P14": {
                "bit": 14,
                "description": "Multi Drive Enable."
              },
              "P15": {
                "bit": 15,
                "description": "Multi Drive Enable."
              },
              "P16": {
                "bit": 16,
                "description": "Multi Drive Enable."
              },
              "P17": {
                "bit": 17,
                "description": "Multi Drive Enable."
              },
              "P18": {
                "bit": 18,
                "description": "Multi Drive Enable."
              },
              "P19": {
                "bit": 19,
                "description": "Multi Drive Enable."
              },
              "P20": {
                "bit": 20,
                "description": "Multi Drive Enable."
              },
              "P21": {
                "bit": 21,
                "description": "Multi Drive Enable."
              },
              "P22": {
                "bit": 22,
                "description": "Multi Drive Enable."
              },
              "P23": {
                "bit": 23,
                "description": "Multi Drive Enable."
              },
              "P24": {
                "bit": 24,
                "description": "Multi Drive Enable."
              },
              "P25": {
                "bit": 25,
                "description": "Multi Drive Enable."
              },
              "P26": {
                "bit": 26,
                "description": "Multi Drive Enable."
              },
              "P27": {
                "bit": 27,
                "description": "Multi Drive Enable."
              },
              "P28": {
                "bit": 28,
                "description": "Multi Drive Enable."
              },
              "P29": {
                "bit": 29,
                "description": "Multi Drive Enable."
              },
              "P30": {
                "bit": 30,
                "description": "Multi Drive Enable."
              },
              "P31": {
                "bit": 31,
                "description": "Multi Drive Enable."
              }
            },
            "MDDR": {
              "P0": {
                "bit": 0,
                "description": "Multi Drive Disable."
              },
              "P1": {
                "bit": 1,
                "description": "Multi Drive Disable."
              },
              "P2": {
                "bit": 2,
                "description": "Multi Drive Disable."
              },
              "P3": {
                "bit": 3,
                "description": "Multi Drive Disable."
              },
              "P4": {
                "bit": 4,
                "description": "Multi Drive Disable."
              },
              "P5": {
                "bit": 5,
                "description": "Multi Drive Disable."
              },
              "P6": {
                "bit": 6,
                "description": "Multi Drive Disable."
              },
              "P7": {
                "bit": 7,
                "description": "Multi Drive Disable."
              },
              "P8": {
                "bit": 8,
                "description": "Multi Drive Disable."
              },
              "P9": {
                "bit": 9,
                "description": "Multi Drive Disable."
              },
              "P10": {
                "bit": 10,
                "description": "Multi Drive Disable."
              },
              "P11": {
                "bit": 11,
                "description": "Multi Drive Disable."
              },
              "P12": {
                "bit": 12,
                "description": "Multi Drive Disable."
              },
              "P13": {
                "bit": 13,
                "description": "Multi Drive Disable."
              },
              "P14": {
                "bit": 14,
                "description": "Multi Drive Disable."
              },
              "P15": {
                "bit": 15,
                "description": "Multi Drive Disable."
              },
              "P16": {
                "bit": 16,
                "description": "Multi Drive Disable."
              },
              "P17": {
                "bit": 17,
                "description": "Multi Drive Disable."
              },
              "P18": {
                "bit": 18,
                "description": "Multi Drive Disable."
              },
              "P19": {
                "bit": 19,
                "description": "Multi Drive Disable."
              },
              "P20": {
                "bit": 20,
                "description": "Multi Drive Disable."
              },
              "P21": {
                "bit": 21,
                "description": "Multi Drive Disable."
              },
              "P22": {
                "bit": 22,
                "description": "Multi Drive Disable."
              },
              "P23": {
                "bit": 23,
                "description": "Multi Drive Disable."
              },
              "P24": {
                "bit": 24,
                "description": "Multi Drive Disable."
              },
              "P25": {
                "bit": 25,
                "description": "Multi Drive Disable."
              },
              "P26": {
                "bit": 26,
                "description": "Multi Drive Disable."
              },
              "P27": {
                "bit": 27,
                "description": "Multi Drive Disable."
              },
              "P28": {
                "bit": 28,
                "description": "Multi Drive Disable."
              },
              "P29": {
                "bit": 29,
                "description": "Multi Drive Disable."
              },
              "P30": {
                "bit": 30,
                "description": "Multi Drive Disable."
              },
              "P31": {
                "bit": 31,
                "description": "Multi Drive Disable."
              }
            },
            "MDSR": {
              "P0": {
                "bit": 0,
                "description": "Multi Drive Status."
              },
              "P1": {
                "bit": 1,
                "description": "Multi Drive Status."
              },
              "P2": {
                "bit": 2,
                "description": "Multi Drive Status."
              },
              "P3": {
                "bit": 3,
                "description": "Multi Drive Status."
              },
              "P4": {
                "bit": 4,
                "description": "Multi Drive Status."
              },
              "P5": {
                "bit": 5,
                "description": "Multi Drive Status."
              },
              "P6": {
                "bit": 6,
                "description": "Multi Drive Status."
              },
              "P7": {
                "bit": 7,
                "description": "Multi Drive Status."
              },
              "P8": {
                "bit": 8,
                "description": "Multi Drive Status."
              },
              "P9": {
                "bit": 9,
                "description": "Multi Drive Status."
              },
              "P10": {
                "bit": 10,
                "description": "Multi Drive Status."
              },
              "P11": {
                "bit": 11,
                "description": "Multi Drive Status."
              },
              "P12": {
                "bit": 12,
                "description": "Multi Drive Status."
              },
              "P13": {
                "bit": 13,
                "description": "Multi Drive Status."
              },
              "P14": {
                "bit": 14,
                "description": "Multi Drive Status."
              },
              "P15": {
                "bit": 15,
                "description": "Multi Drive Status."
              },
              "P16": {
                "bit": 16,
                "description": "Multi Drive Status."
              },
              "P17": {
                "bit": 17,
                "description": "Multi Drive Status."
              },
              "P18": {
                "bit": 18,
                "description": "Multi Drive Status."
              },
              "P19": {
                "bit": 19,
                "description": "Multi Drive Status."
              },
              "P20": {
                "bit": 20,
                "description": "Multi Drive Status."
              },
              "P21": {
                "bit": 21,
                "description": "Multi Drive Status."
              },
              "P22": {
                "bit": 22,
                "description": "Multi Drive Status."
              },
              "P23": {
                "bit": 23,
                "description": "Multi Drive Status."
              },
              "P24": {
                "bit": 24,
                "description": "Multi Drive Status."
              },
              "P25": {
                "bit": 25,
                "description": "Multi Drive Status."
              },
              "P26": {
                "bit": 26,
                "description": "Multi Drive Status."
              },
              "P27": {
                "bit": 27,
                "description": "Multi Drive Status."
              },
              "P28": {
                "bit": 28,
                "description": "Multi Drive Status."
              },
              "P29": {
                "bit": 29,
                "description": "Multi Drive Status."
              },
              "P30": {
                "bit": 30,
                "description": "Multi Drive Status."
              },
              "P31": {
                "bit": 31,
                "description": "Multi Drive Status."
              }
            },
            "PUDR": {
              "P0": {
                "bit": 0,
                "description": "Pull Up Disable."
              },
              "P1": {
                "bit": 1,
                "description": "Pull Up Disable."
              },
              "P2": {
                "bit": 2,
                "description": "Pull Up Disable."
              },
              "P3": {
                "bit": 3,
                "description": "Pull Up Disable."
              },
              "P4": {
                "bit": 4,
                "description": "Pull Up Disable."
              },
              "P5": {
                "bit": 5,
                "description": "Pull Up Disable."
              },
              "P6": {
                "bit": 6,
                "description": "Pull Up Disable."
              },
              "P7": {
                "bit": 7,
                "description": "Pull Up Disable."
              },
              "P8": {
                "bit": 8,
                "description": "Pull Up Disable."
              },
              "P9": {
                "bit": 9,
                "description": "Pull Up Disable."
              },
              "P10": {
                "bit": 10,
                "description": "Pull Up Disable."
              },
              "P11": {
                "bit": 11,
                "description": "Pull Up Disable."
              },
              "P12": {
                "bit": 12,
                "description": "Pull Up Disable."
              },
              "P13": {
                "bit": 13,
                "description": "Pull Up Disable."
              },
              "P14": {
                "bit": 14,
                "description": "Pull Up Disable."
              },
              "P15": {
                "bit": 15,
                "description": "Pull Up Disable."
              },
              "P16": {
                "bit": 16,
                "description": "Pull Up Disable."
              },
              "P17": {
                "bit": 17,
                "description": "Pull Up Disable."
              },
              "P18": {
                "bit": 18,
                "description": "Pull Up Disable."
              },
              "P19": {
                "bit": 19,
                "description": "Pull Up Disable."
              },
              "P20": {
                "bit": 20,
                "description": "Pull Up Disable."
              },
              "P21": {
                "bit": 21,
                "description": "Pull Up Disable."
              },
              "P22": {
                "bit": 22,
                "description": "Pull Up Disable."
              },
              "P23": {
                "bit": 23,
                "description": "Pull Up Disable."
              },
              "P24": {
                "bit": 24,
                "description": "Pull Up Disable."
              },
              "P25": {
                "bit": 25,
                "description": "Pull Up Disable."
              },
              "P26": {
                "bit": 26,
                "description": "Pull Up Disable."
              },
              "P27": {
                "bit": 27,
                "description": "Pull Up Disable."
              },
              "P28": {
                "bit": 28,
                "description": "Pull Up Disable."
              },
              "P29": {
                "bit": 29,
                "description": "Pull Up Disable."
              },
              "P30": {
                "bit": 30,
                "description": "Pull Up Disable."
              },
              "P31": {
                "bit": 31,
                "description": "Pull Up Disable."
              }
            },
            "PUER": {
              "P0": {
                "bit": 0,
                "description": "Pull Up Enable."
              },
              "P1": {
                "bit": 1,
                "description": "Pull Up Enable."
              },
              "P2": {
                "bit": 2,
                "description": "Pull Up Enable."
              },
              "P3": {
                "bit": 3,
                "description": "Pull Up Enable."
              },
              "P4": {
                "bit": 4,
                "description": "Pull Up Enable."
              },
              "P5": {
                "bit": 5,
                "description": "Pull Up Enable."
              },
              "P6": {
                "bit": 6,
                "description": "Pull Up Enable."
              },
              "P7": {
                "bit": 7,
                "description": "Pull Up Enable."
              },
              "P8": {
                "bit": 8,
                "description": "Pull Up Enable."
              },
              "P9": {
                "bit": 9,
                "description": "Pull Up Enable."
              },
              "P10": {
                "bit": 10,
                "description": "Pull Up Enable."
              },
              "P11": {
                "bit": 11,
                "description": "Pull Up Enable."
              },
              "P12": {
                "bit": 12,
                "description": "Pull Up Enable."
              },
              "P13": {
                "bit": 13,
                "description": "Pull Up Enable."
              },
              "P14": {
                "bit": 14,
                "description": "Pull Up Enable."
              },
              "P15": {
                "bit": 15,
                "description": "Pull Up Enable."
              },
              "P16": {
                "bit": 16,
                "description": "Pull Up Enable."
              },
              "P17": {
                "bit": 17,
                "description": "Pull Up Enable."
              },
              "P18": {
                "bit": 18,
                "description": "Pull Up Enable."
              },
              "P19": {
                "bit": 19,
                "description": "Pull Up Enable."
              },
              "P20": {
                "bit": 20,
                "description": "Pull Up Enable."
              },
              "P21": {
                "bit": 21,
                "description": "Pull Up Enable."
              },
              "P22": {
                "bit": 22,
                "description": "Pull Up Enable."
              },
              "P23": {
                "bit": 23,
                "description": "Pull Up Enable."
              },
              "P24": {
                "bit": 24,
                "description": "Pull Up Enable."
              },
              "P25": {
                "bit": 25,
                "description": "Pull Up Enable."
              },
              "P26": {
                "bit": 26,
                "description": "Pull Up Enable."
              },
              "P27": {
                "bit": 27,
                "description": "Pull Up Enable."
              },
              "P28": {
                "bit": 28,
                "description": "Pull Up Enable."
              },
              "P29": {
                "bit": 29,
                "description": "Pull Up Enable."
              },
              "P30": {
                "bit": 30,
                "description": "Pull Up Enable."
              },
              "P31": {
                "bit": 31,
                "description": "Pull Up Enable."
              }
            },
            "PUSR": {
              "P0": {
                "bit": 0,
                "description": "Pull Up Status."
              },
              "P1": {
                "bit": 1,
                "description": "Pull Up Status."
              },
              "P2": {
                "bit": 2,
                "description": "Pull Up Status."
              },
              "P3": {
                "bit": 3,
                "description": "Pull Up Status."
              },
              "P4": {
                "bit": 4,
                "description": "Pull Up Status."
              },
              "P5": {
                "bit": 5,
                "description": "Pull Up Status."
              },
              "P6": {
                "bit": 6,
                "description": "Pull Up Status."
              },
              "P7": {
                "bit": 7,
                "description": "Pull Up Status."
              },
              "P8": {
                "bit": 8,
                "description": "Pull Up Status."
              },
              "P9": {
                "bit": 9,
                "description": "Pull Up Status."
              },
              "P10": {
                "bit": 10,
                "description": "Pull Up Status."
              },
              "P11": {
                "bit": 11,
                "description": "Pull Up Status."
              },
              "P12": {
                "bit": 12,
                "description": "Pull Up Status."
              },
              "P13": {
                "bit": 13,
                "description": "Pull Up Status."
              },
              "P14": {
                "bit": 14,
                "description": "Pull Up Status."
              },
              "P15": {
                "bit": 15,
                "description": "Pull Up Status."
              },
              "P16": {
                "bit": 16,
                "description": "Pull Up Status."
              },
              "P17": {
                "bit": 17,
                "description": "Pull Up Status."
              },
              "P18": {
                "bit": 18,
                "description": "Pull Up Status."
              },
              "P19": {
                "bit": 19,
                "description": "Pull Up Status."
              },
              "P20": {
                "bit": 20,
                "description": "Pull Up Status."
              },
              "P21": {
                "bit": 21,
                "description": "Pull Up Status."
              },
              "P22": {
                "bit": 22,
                "description": "Pull Up Status."
              },
              "P23": {
                "bit": 23,
                "description": "Pull Up Status."
              },
              "P24": {
                "bit": 24,
                "description": "Pull Up Status."
              },
              "P25": {
                "bit": 25,
                "description": "Pull Up Status."
              },
              "P26": {
                "bit": 26,
                "description": "Pull Up Status."
              },
              "P27": {
                "bit": 27,
                "description": "Pull Up Status."
              },
              "P28": {
                "bit": 28,
                "description": "Pull Up Status."
              },
              "P29": {
                "bit": 29,
                "description": "Pull Up Status."
              },
              "P30": {
                "bit": 30,
                "description": "Pull Up Status."
              },
              "P31": {
                "bit": 31,
                "description": "Pull Up Status."
              }
            },
            "ABCDSR[%s]": {
              "P0": {
                "bit": 0,
                "description": "Peripheral Select."
              },
              "P1": {
                "bit": 1,
                "description": "Peripheral Select."
              },
              "P2": {
                "bit": 2,
                "description": "Peripheral Select."
              },
              "P3": {
                "bit": 3,
                "description": "Peripheral Select."
              },
              "P4": {
                "bit": 4,
                "description": "Peripheral Select."
              },
              "P5": {
                "bit": 5,
                "description": "Peripheral Select."
              },
              "P6": {
                "bit": 6,
                "description": "Peripheral Select."
              },
              "P7": {
                "bit": 7,
                "description": "Peripheral Select."
              },
              "P8": {
                "bit": 8,
                "description": "Peripheral Select."
              },
              "P9": {
                "bit": 9,
                "description": "Peripheral Select."
              },
              "P10": {
                "bit": 10,
                "description": "Peripheral Select."
              },
              "P11": {
                "bit": 11,
                "description": "Peripheral Select."
              },
              "P12": {
                "bit": 12,
                "description": "Peripheral Select."
              },
              "P13": {
                "bit": 13,
                "description": "Peripheral Select."
              },
              "P14": {
                "bit": 14,
                "description": "Peripheral Select."
              },
              "P15": {
                "bit": 15,
                "description": "Peripheral Select."
              },
              "P16": {
                "bit": 16,
                "description": "Peripheral Select."
              },
              "P17": {
                "bit": 17,
                "description": "Peripheral Select."
              },
              "P18": {
                "bit": 18,
                "description": "Peripheral Select."
              },
              "P19": {
                "bit": 19,
                "description": "Peripheral Select."
              },
              "P20": {
                "bit": 20,
                "description": "Peripheral Select."
              },
              "P21": {
                "bit": 21,
                "description": "Peripheral Select."
              },
              "P22": {
                "bit": 22,
                "description": "Peripheral Select."
              },
              "P23": {
                "bit": 23,
                "description": "Peripheral Select."
              },
              "P24": {
                "bit": 24,
                "description": "Peripheral Select."
              },
              "P25": {
                "bit": 25,
                "description": "Peripheral Select."
              },
              "P26": {
                "bit": 26,
                "description": "Peripheral Select."
              },
              "P27": {
                "bit": 27,
                "description": "Peripheral Select."
              },
              "P28": {
                "bit": 28,
                "description": "Peripheral Select."
              },
              "P29": {
                "bit": 29,
                "description": "Peripheral Select."
              },
              "P30": {
                "bit": 30,
                "description": "Peripheral Select."
              },
              "P31": {
                "bit": 31,
                "description": "Peripheral Select."
              }
            },
            "IFSCDR": {
              "P0": {
                "bit": 0,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P1": {
                "bit": 1,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P2": {
                "bit": 2,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P3": {
                "bit": 3,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P4": {
                "bit": 4,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P5": {
                "bit": 5,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P6": {
                "bit": 6,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P7": {
                "bit": 7,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P8": {
                "bit": 8,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P9": {
                "bit": 9,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P10": {
                "bit": 10,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P11": {
                "bit": 11,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P12": {
                "bit": 12,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P13": {
                "bit": 13,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P14": {
                "bit": 14,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P15": {
                "bit": 15,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P16": {
                "bit": 16,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P17": {
                "bit": 17,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P18": {
                "bit": 18,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P19": {
                "bit": 19,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P20": {
                "bit": 20,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P21": {
                "bit": 21,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P22": {
                "bit": 22,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P23": {
                "bit": 23,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P24": {
                "bit": 24,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P25": {
                "bit": 25,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P26": {
                "bit": 26,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P27": {
                "bit": 27,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P28": {
                "bit": 28,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P29": {
                "bit": 29,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P30": {
                "bit": 30,
                "description": "PIO Clock Glitch Filtering Select."
              },
              "P31": {
                "bit": 31,
                "description": "PIO Clock Glitch Filtering Select."
              }
            },
            "IFSCER": {
              "P0": {
                "bit": 0,
                "description": "Debouncing Filtering Select."
              },
              "P1": {
                "bit": 1,
                "description": "Debouncing Filtering Select."
              },
              "P2": {
                "bit": 2,
                "description": "Debouncing Filtering Select."
              },
              "P3": {
                "bit": 3,
                "description": "Debouncing Filtering Select."
              },
              "P4": {
                "bit": 4,
                "description": "Debouncing Filtering Select."
              },
              "P5": {
                "bit": 5,
                "description": "Debouncing Filtering Select."
              },
              "P6": {
                "bit": 6,
                "description": "Debouncing Filtering Select."
              },
              "P7": {
                "bit": 7,
                "description": "Debouncing Filtering Select."
              },
              "P8": {
                "bit": 8,
                "description": "Debouncing Filtering Select."
              },
              "P9": {
                "bit": 9,
                "description": "Debouncing Filtering Select."
              },
              "P10": {
                "bit": 10,
                "description": "Debouncing Filtering Select."
              },
              "P11": {
                "bit": 11,
                "description": "Debouncing Filtering Select."
              },
              "P12": {
                "bit": 12,
                "description": "Debouncing Filtering Select."
              },
              "P13": {
                "bit": 13,
                "description": "Debouncing Filtering Select."
              },
              "P14": {
                "bit": 14,
                "description": "Debouncing Filtering Select."
              },
              "P15": {
                "bit": 15,
                "description": "Debouncing Filtering Select."
              },
              "P16": {
                "bit": 16,
                "description": "Debouncing Filtering Select."
              },
              "P17": {
                "bit": 17,
                "description": "Debouncing Filtering Select."
              },
              "P18": {
                "bit": 18,
                "description": "Debouncing Filtering Select."
              },
              "P19": {
                "bit": 19,
                "description": "Debouncing Filtering Select."
              },
              "P20": {
                "bit": 20,
                "description": "Debouncing Filtering Select."
              },
              "P21": {
                "bit": 21,
                "description": "Debouncing Filtering Select."
              },
              "P22": {
                "bit": 22,
                "description": "Debouncing Filtering Select."
              },
              "P23": {
                "bit": 23,
                "description": "Debouncing Filtering Select."
              },
              "P24": {
                "bit": 24,
                "description": "Debouncing Filtering Select."
              },
              "P25": {
                "bit": 25,
                "description": "Debouncing Filtering Select."
              },
              "P26": {
                "bit": 26,
                "description": "Debouncing Filtering Select."
              },
              "P27": {
                "bit": 27,
                "description": "Debouncing Filtering Select."
              },
              "P28": {
                "bit": 28,
                "description": "Debouncing Filtering Select."
              },
              "P29": {
                "bit": 29,
                "description": "Debouncing Filtering Select."
              },
              "P30": {
                "bit": 30,
                "description": "Debouncing Filtering Select."
              },
              "P31": {
                "bit": 31,
                "description": "Debouncing Filtering Select."
              }
            },
            "IFSCSR": {
              "P0": {
                "bit": 0,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P1": {
                "bit": 1,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P2": {
                "bit": 2,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P3": {
                "bit": 3,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P4": {
                "bit": 4,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P5": {
                "bit": 5,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P6": {
                "bit": 6,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P7": {
                "bit": 7,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P8": {
                "bit": 8,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P9": {
                "bit": 9,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P10": {
                "bit": 10,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P11": {
                "bit": 11,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P12": {
                "bit": 12,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P13": {
                "bit": 13,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P14": {
                "bit": 14,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P15": {
                "bit": 15,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P16": {
                "bit": 16,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P17": {
                "bit": 17,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P18": {
                "bit": 18,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P19": {
                "bit": 19,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P20": {
                "bit": 20,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P21": {
                "bit": 21,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P22": {
                "bit": 22,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P23": {
                "bit": 23,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P24": {
                "bit": 24,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P25": {
                "bit": 25,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P26": {
                "bit": 26,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P27": {
                "bit": 27,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P28": {
                "bit": 28,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P29": {
                "bit": 29,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P30": {
                "bit": 30,
                "description": "Glitch or Debouncing Filter Selection Status"
              },
              "P31": {
                "bit": 31,
                "description": "Glitch or Debouncing Filter Selection Status"
              }
            },
            "SCDR": {
              "DIV": {
                "bit": 0,
                "description": "DIV",
                "width": 14
              }
            },
            "PPDDR": {
              "P0": {
                "bit": 0,
                "description": "Pull Down Disable."
              },
              "P1": {
                "bit": 1,
                "description": "Pull Down Disable."
              },
              "P2": {
                "bit": 2,
                "description": "Pull Down Disable."
              },
              "P3": {
                "bit": 3,
                "description": "Pull Down Disable."
              },
              "P4": {
                "bit": 4,
                "description": "Pull Down Disable."
              },
              "P5": {
                "bit": 5,
                "description": "Pull Down Disable."
              },
              "P6": {
                "bit": 6,
                "description": "Pull Down Disable."
              },
              "P7": {
                "bit": 7,
                "description": "Pull Down Disable."
              },
              "P8": {
                "bit": 8,
                "description": "Pull Down Disable."
              },
              "P9": {
                "bit": 9,
                "description": "Pull Down Disable."
              },
              "P10": {
                "bit": 10,
                "description": "Pull Down Disable."
              },
              "P11": {
                "bit": 11,
                "description": "Pull Down Disable."
              },
              "P12": {
                "bit": 12,
                "description": "Pull Down Disable."
              },
              "P13": {
                "bit": 13,
                "description": "Pull Down Disable."
              },
              "P14": {
                "bit": 14,
                "description": "Pull Down Disable."
              },
              "P15": {
                "bit": 15,
                "description": "Pull Down Disable."
              },
              "P16": {
                "bit": 16,
                "description": "Pull Down Disable."
              },
              "P17": {
                "bit": 17,
                "description": "Pull Down Disable."
              },
              "P18": {
                "bit": 18,
                "description": "Pull Down Disable."
              },
              "P19": {
                "bit": 19,
                "description": "Pull Down Disable."
              },
              "P20": {
                "bit": 20,
                "description": "Pull Down Disable."
              },
              "P21": {
                "bit": 21,
                "description": "Pull Down Disable."
              },
              "P22": {
                "bit": 22,
                "description": "Pull Down Disable."
              },
              "P23": {
                "bit": 23,
                "description": "Pull Down Disable."
              },
              "P24": {
                "bit": 24,
                "description": "Pull Down Disable."
              },
              "P25": {
                "bit": 25,
                "description": "Pull Down Disable."
              },
              "P26": {
                "bit": 26,
                "description": "Pull Down Disable."
              },
              "P27": {
                "bit": 27,
                "description": "Pull Down Disable."
              },
              "P28": {
                "bit": 28,
                "description": "Pull Down Disable."
              },
              "P29": {
                "bit": 29,
                "description": "Pull Down Disable."
              },
              "P30": {
                "bit": 30,
                "description": "Pull Down Disable."
              },
              "P31": {
                "bit": 31,
                "description": "Pull Down Disable."
              }
            },
            "PPDER": {
              "P0": {
                "bit": 0,
                "description": "Pull Down Enable."
              },
              "P1": {
                "bit": 1,
                "description": "Pull Down Enable."
              },
              "P2": {
                "bit": 2,
                "description": "Pull Down Enable."
              },
              "P3": {
                "bit": 3,
                "description": "Pull Down Enable."
              },
              "P4": {
                "bit": 4,
                "description": "Pull Down Enable."
              },
              "P5": {
                "bit": 5,
                "description": "Pull Down Enable."
              },
              "P6": {
                "bit": 6,
                "description": "Pull Down Enable."
              },
              "P7": {
                "bit": 7,
                "description": "Pull Down Enable."
              },
              "P8": {
                "bit": 8,
                "description": "Pull Down Enable."
              },
              "P9": {
                "bit": 9,
                "description": "Pull Down Enable."
              },
              "P10": {
                "bit": 10,
                "description": "Pull Down Enable."
              },
              "P11": {
                "bit": 11,
                "description": "Pull Down Enable."
              },
              "P12": {
                "bit": 12,
                "description": "Pull Down Enable."
              },
              "P13": {
                "bit": 13,
                "description": "Pull Down Enable."
              },
              "P14": {
                "bit": 14,
                "description": "Pull Down Enable."
              },
              "P15": {
                "bit": 15,
                "description": "Pull Down Enable."
              },
              "P16": {
                "bit": 16,
                "description": "Pull Down Enable."
              },
              "P17": {
                "bit": 17,
                "description": "Pull Down Enable."
              },
              "P18": {
                "bit": 18,
                "description": "Pull Down Enable."
              },
              "P19": {
                "bit": 19,
                "description": "Pull Down Enable."
              },
              "P20": {
                "bit": 20,
                "description": "Pull Down Enable."
              },
              "P21": {
                "bit": 21,
                "description": "Pull Down Enable."
              },
              "P22": {
                "bit": 22,
                "description": "Pull Down Enable."
              },
              "P23": {
                "bit": 23,
                "description": "Pull Down Enable."
              },
              "P24": {
                "bit": 24,
                "description": "Pull Down Enable."
              },
              "P25": {
                "bit": 25,
                "description": "Pull Down Enable."
              },
              "P26": {
                "bit": 26,
                "description": "Pull Down Enable."
              },
              "P27": {
                "bit": 27,
                "description": "Pull Down Enable."
              },
              "P28": {
                "bit": 28,
                "description": "Pull Down Enable."
              },
              "P29": {
                "bit": 29,
                "description": "Pull Down Enable."
              },
              "P30": {
                "bit": 30,
                "description": "Pull Down Enable."
              },
              "P31": {
                "bit": 31,
                "description": "Pull Down Enable."
              }
            },
            "PPDSR": {
              "P0": {
                "bit": 0,
                "description": "Pull Down Status."
              },
              "P1": {
                "bit": 1,
                "description": "Pull Down Status."
              },
              "P2": {
                "bit": 2,
                "description": "Pull Down Status."
              },
              "P3": {
                "bit": 3,
                "description": "Pull Down Status."
              },
              "P4": {
                "bit": 4,
                "description": "Pull Down Status."
              },
              "P5": {
                "bit": 5,
                "description": "Pull Down Status."
              },
              "P6": {
                "bit": 6,
                "description": "Pull Down Status."
              },
              "P7": {
                "bit": 7,
                "description": "Pull Down Status."
              },
              "P8": {
                "bit": 8,
                "description": "Pull Down Status."
              },
              "P9": {
                "bit": 9,
                "description": "Pull Down Status."
              },
              "P10": {
                "bit": 10,
                "description": "Pull Down Status."
              },
              "P11": {
                "bit": 11,
                "description": "Pull Down Status."
              },
              "P12": {
                "bit": 12,
                "description": "Pull Down Status."
              },
              "P13": {
                "bit": 13,
                "description": "Pull Down Status."
              },
              "P14": {
                "bit": 14,
                "description": "Pull Down Status."
              },
              "P15": {
                "bit": 15,
                "description": "Pull Down Status."
              },
              "P16": {
                "bit": 16,
                "description": "Pull Down Status."
              },
              "P17": {
                "bit": 17,
                "description": "Pull Down Status."
              },
              "P18": {
                "bit": 18,
                "description": "Pull Down Status."
              },
              "P19": {
                "bit": 19,
                "description": "Pull Down Status."
              },
              "P20": {
                "bit": 20,
                "description": "Pull Down Status."
              },
              "P21": {
                "bit": 21,
                "description": "Pull Down Status."
              },
              "P22": {
                "bit": 22,
                "description": "Pull Down Status."
              },
              "P23": {
                "bit": 23,
                "description": "Pull Down Status."
              },
              "P24": {
                "bit": 24,
                "description": "Pull Down Status."
              },
              "P25": {
                "bit": 25,
                "description": "Pull Down Status."
              },
              "P26": {
                "bit": 26,
                "description": "Pull Down Status."
              },
              "P27": {
                "bit": 27,
                "description": "Pull Down Status."
              },
              "P28": {
                "bit": 28,
                "description": "Pull Down Status."
              },
              "P29": {
                "bit": 29,
                "description": "Pull Down Status."
              },
              "P30": {
                "bit": 30,
                "description": "Pull Down Status."
              },
              "P31": {
                "bit": 31,
                "description": "Pull Down Status."
              }
            },
            "OWER": {
              "P0": {
                "bit": 0,
                "description": "Output Write Enable."
              },
              "P1": {
                "bit": 1,
                "description": "Output Write Enable."
              },
              "P2": {
                "bit": 2,
                "description": "Output Write Enable."
              },
              "P3": {
                "bit": 3,
                "description": "Output Write Enable."
              },
              "P4": {
                "bit": 4,
                "description": "Output Write Enable."
              },
              "P5": {
                "bit": 5,
                "description": "Output Write Enable."
              },
              "P6": {
                "bit": 6,
                "description": "Output Write Enable."
              },
              "P7": {
                "bit": 7,
                "description": "Output Write Enable."
              },
              "P8": {
                "bit": 8,
                "description": "Output Write Enable."
              },
              "P9": {
                "bit": 9,
                "description": "Output Write Enable."
              },
              "P10": {
                "bit": 10,
                "description": "Output Write Enable."
              },
              "P11": {
                "bit": 11,
                "description": "Output Write Enable."
              },
              "P12": {
                "bit": 12,
                "description": "Output Write Enable."
              },
              "P13": {
                "bit": 13,
                "description": "Output Write Enable."
              },
              "P14": {
                "bit": 14,
                "description": "Output Write Enable."
              },
              "P15": {
                "bit": 15,
                "description": "Output Write Enable."
              },
              "P16": {
                "bit": 16,
                "description": "Output Write Enable."
              },
              "P17": {
                "bit": 17,
                "description": "Output Write Enable."
              },
              "P18": {
                "bit": 18,
                "description": "Output Write Enable."
              },
              "P19": {
                "bit": 19,
                "description": "Output Write Enable."
              },
              "P20": {
                "bit": 20,
                "description": "Output Write Enable."
              },
              "P21": {
                "bit": 21,
                "description": "Output Write Enable."
              },
              "P22": {
                "bit": 22,
                "description": "Output Write Enable."
              },
              "P23": {
                "bit": 23,
                "description": "Output Write Enable."
              },
              "P24": {
                "bit": 24,
                "description": "Output Write Enable."
              },
              "P25": {
                "bit": 25,
                "description": "Output Write Enable."
              },
              "P26": {
                "bit": 26,
                "description": "Output Write Enable."
              },
              "P27": {
                "bit": 27,
                "description": "Output Write Enable."
              },
              "P28": {
                "bit": 28,
                "description": "Output Write Enable."
              },
              "P29": {
                "bit": 29,
                "description": "Output Write Enable."
              },
              "P30": {
                "bit": 30,
                "description": "Output Write Enable."
              },
              "P31": {
                "bit": 31,
                "description": "Output Write Enable."
              }
            },
            "OWDR": {
              "P0": {
                "bit": 0,
                "description": "Output Write Disable."
              },
              "P1": {
                "bit": 1,
                "description": "Output Write Disable."
              },
              "P2": {
                "bit": 2,
                "description": "Output Write Disable."
              },
              "P3": {
                "bit": 3,
                "description": "Output Write Disable."
              },
              "P4": {
                "bit": 4,
                "description": "Output Write Disable."
              },
              "P5": {
                "bit": 5,
                "description": "Output Write Disable."
              },
              "P6": {
                "bit": 6,
                "description": "Output Write Disable."
              },
              "P7": {
                "bit": 7,
                "description": "Output Write Disable."
              },
              "P8": {
                "bit": 8,
                "description": "Output Write Disable."
              },
              "P9": {
                "bit": 9,
                "description": "Output Write Disable."
              },
              "P10": {
                "bit": 10,
                "description": "Output Write Disable."
              },
              "P11": {
                "bit": 11,
                "description": "Output Write Disable."
              },
              "P12": {
                "bit": 12,
                "description": "Output Write Disable."
              },
              "P13": {
                "bit": 13,
                "description": "Output Write Disable."
              },
              "P14": {
                "bit": 14,
                "description": "Output Write Disable."
              },
              "P15": {
                "bit": 15,
                "description": "Output Write Disable."
              },
              "P16": {
                "bit": 16,
                "description": "Output Write Disable."
              },
              "P17": {
                "bit": 17,
                "description": "Output Write Disable."
              },
              "P18": {
                "bit": 18,
                "description": "Output Write Disable."
              },
              "P19": {
                "bit": 19,
                "description": "Output Write Disable."
              },
              "P20": {
                "bit": 20,
                "description": "Output Write Disable."
              },
              "P21": {
                "bit": 21,
                "description": "Output Write Disable."
              },
              "P22": {
                "bit": 22,
                "description": "Output Write Disable."
              },
              "P23": {
                "bit": 23,
                "description": "Output Write Disable."
              },
              "P24": {
                "bit": 24,
                "description": "Output Write Disable."
              },
              "P25": {
                "bit": 25,
                "description": "Output Write Disable."
              },
              "P26": {
                "bit": 26,
                "description": "Output Write Disable."
              },
              "P27": {
                "bit": 27,
                "description": "Output Write Disable."
              },
              "P28": {
                "bit": 28,
                "description": "Output Write Disable."
              },
              "P29": {
                "bit": 29,
                "description": "Output Write Disable."
              },
              "P30": {
                "bit": 30,
                "description": "Output Write Disable."
              },
              "P31": {
                "bit": 31,
                "description": "Output Write Disable."
              }
            },
            "OWSR": {
              "P0": {
                "bit": 0,
                "description": "Output Write Status."
              },
              "P1": {
                "bit": 1,
                "description": "Output Write Status."
              },
              "P2": {
                "bit": 2,
                "description": "Output Write Status."
              },
              "P3": {
                "bit": 3,
                "description": "Output Write Status."
              },
              "P4": {
                "bit": 4,
                "description": "Output Write Status."
              },
              "P5": {
                "bit": 5,
                "description": "Output Write Status."
              },
              "P6": {
                "bit": 6,
                "description": "Output Write Status."
              },
              "P7": {
                "bit": 7,
                "description": "Output Write Status."
              },
              "P8": {
                "bit": 8,
                "description": "Output Write Status."
              },
              "P9": {
                "bit": 9,
                "description": "Output Write Status."
              },
              "P10": {
                "bit": 10,
                "description": "Output Write Status."
              },
              "P11": {
                "bit": 11,
                "description": "Output Write Status."
              },
              "P12": {
                "bit": 12,
                "description": "Output Write Status."
              },
              "P13": {
                "bit": 13,
                "description": "Output Write Status."
              },
              "P14": {
                "bit": 14,
                "description": "Output Write Status."
              },
              "P15": {
                "bit": 15,
                "description": "Output Write Status."
              },
              "P16": {
                "bit": 16,
                "description": "Output Write Status."
              },
              "P17": {
                "bit": 17,
                "description": "Output Write Status."
              },
              "P18": {
                "bit": 18,
                "description": "Output Write Status."
              },
              "P19": {
                "bit": 19,
                "description": "Output Write Status."
              },
              "P20": {
                "bit": 20,
                "description": "Output Write Status."
              },
              "P21": {
                "bit": 21,
                "description": "Output Write Status."
              },
              "P22": {
                "bit": 22,
                "description": "Output Write Status."
              },
              "P23": {
                "bit": 23,
                "description": "Output Write Status."
              },
              "P24": {
                "bit": 24,
                "description": "Output Write Status."
              },
              "P25": {
                "bit": 25,
                "description": "Output Write Status."
              },
              "P26": {
                "bit": 26,
                "description": "Output Write Status."
              },
              "P27": {
                "bit": 27,
                "description": "Output Write Status."
              },
              "P28": {
                "bit": 28,
                "description": "Output Write Status."
              },
              "P29": {
                "bit": 29,
                "description": "Output Write Status."
              },
              "P30": {
                "bit": 30,
                "description": "Output Write Status."
              },
              "P31": {
                "bit": 31,
                "description": "Output Write Status."
              }
            },
            "AIMER": {
              "P0": {
                "bit": 0,
                "description": "Additional Interrupt Modes Enable."
              },
              "P1": {
                "bit": 1,
                "description": "Additional Interrupt Modes Enable."
              },
              "P2": {
                "bit": 2,
                "description": "Additional Interrupt Modes Enable."
              },
              "P3": {
                "bit": 3,
                "description": "Additional Interrupt Modes Enable."
              },
              "P4": {
                "bit": 4,
                "description": "Additional Interrupt Modes Enable."
              },
              "P5": {
                "bit": 5,
                "description": "Additional Interrupt Modes Enable."
              },
              "P6": {
                "bit": 6,
                "description": "Additional Interrupt Modes Enable."
              },
              "P7": {
                "bit": 7,
                "description": "Additional Interrupt Modes Enable."
              },
              "P8": {
                "bit": 8,
                "description": "Additional Interrupt Modes Enable."
              },
              "P9": {
                "bit": 9,
                "description": "Additional Interrupt Modes Enable."
              },
              "P10": {
                "bit": 10,
                "description": "Additional Interrupt Modes Enable."
              },
              "P11": {
                "bit": 11,
                "description": "Additional Interrupt Modes Enable."
              },
              "P12": {
                "bit": 12,
                "description": "Additional Interrupt Modes Enable."
              },
              "P13": {
                "bit": 13,
                "description": "Additional Interrupt Modes Enable."
              },
              "P14": {
                "bit": 14,
                "description": "Additional Interrupt Modes Enable."
              },
              "P15": {
                "bit": 15,
                "description": "Additional Interrupt Modes Enable."
              },
              "P16": {
                "bit": 16,
                "description": "Additional Interrupt Modes Enable."
              },
              "P17": {
                "bit": 17,
                "description": "Additional Interrupt Modes Enable."
              },
              "P18": {
                "bit": 18,
                "description": "Additional Interrupt Modes Enable."
              },
              "P19": {
                "bit": 19,
                "description": "Additional Interrupt Modes Enable."
              },
              "P20": {
                "bit": 20,
                "description": "Additional Interrupt Modes Enable."
              },
              "P21": {
                "bit": 21,
                "description": "Additional Interrupt Modes Enable."
              },
              "P22": {
                "bit": 22,
                "description": "Additional Interrupt Modes Enable."
              },
              "P23": {
                "bit": 23,
                "description": "Additional Interrupt Modes Enable."
              },
              "P24": {
                "bit": 24,
                "description": "Additional Interrupt Modes Enable."
              },
              "P25": {
                "bit": 25,
                "description": "Additional Interrupt Modes Enable."
              },
              "P26": {
                "bit": 26,
                "description": "Additional Interrupt Modes Enable."
              },
              "P27": {
                "bit": 27,
                "description": "Additional Interrupt Modes Enable."
              },
              "P28": {
                "bit": 28,
                "description": "Additional Interrupt Modes Enable."
              },
              "P29": {
                "bit": 29,
                "description": "Additional Interrupt Modes Enable."
              },
              "P30": {
                "bit": 30,
                "description": "Additional Interrupt Modes Enable."
              },
              "P31": {
                "bit": 31,
                "description": "Additional Interrupt Modes Enable."
              }
            },
            "AIMDR": {
              "P0": {
                "bit": 0,
                "description": "Additional Interrupt Modes Disable."
              },
              "P1": {
                "bit": 1,
                "description": "Additional Interrupt Modes Disable."
              },
              "P2": {
                "bit": 2,
                "description": "Additional Interrupt Modes Disable."
              },
              "P3": {
                "bit": 3,
                "description": "Additional Interrupt Modes Disable."
              },
              "P4": {
                "bit": 4,
                "description": "Additional Interrupt Modes Disable."
              },
              "P5": {
                "bit": 5,
                "description": "Additional Interrupt Modes Disable."
              },
              "P6": {
                "bit": 6,
                "description": "Additional Interrupt Modes Disable."
              },
              "P7": {
                "bit": 7,
                "description": "Additional Interrupt Modes Disable."
              },
              "P8": {
                "bit": 8,
                "description": "Additional Interrupt Modes Disable."
              },
              "P9": {
                "bit": 9,
                "description": "Additional Interrupt Modes Disable."
              },
              "P10": {
                "bit": 10,
                "description": "Additional Interrupt Modes Disable."
              },
              "P11": {
                "bit": 11,
                "description": "Additional Interrupt Modes Disable."
              },
              "P12": {
                "bit": 12,
                "description": "Additional Interrupt Modes Disable."
              },
              "P13": {
                "bit": 13,
                "description": "Additional Interrupt Modes Disable."
              },
              "P14": {
                "bit": 14,
                "description": "Additional Interrupt Modes Disable."
              },
              "P15": {
                "bit": 15,
                "description": "Additional Interrupt Modes Disable."
              },
              "P16": {
                "bit": 16,
                "description": "Additional Interrupt Modes Disable."
              },
              "P17": {
                "bit": 17,
                "description": "Additional Interrupt Modes Disable."
              },
              "P18": {
                "bit": 18,
                "description": "Additional Interrupt Modes Disable."
              },
              "P19": {
                "bit": 19,
                "description": "Additional Interrupt Modes Disable."
              },
              "P20": {
                "bit": 20,
                "description": "Additional Interrupt Modes Disable."
              },
              "P21": {
                "bit": 21,
                "description": "Additional Interrupt Modes Disable."
              },
              "P22": {
                "bit": 22,
                "description": "Additional Interrupt Modes Disable."
              },
              "P23": {
                "bit": 23,
                "description": "Additional Interrupt Modes Disable."
              },
              "P24": {
                "bit": 24,
                "description": "Additional Interrupt Modes Disable."
              },
              "P25": {
                "bit": 25,
                "description": "Additional Interrupt Modes Disable."
              },
              "P26": {
                "bit": 26,
                "description": "Additional Interrupt Modes Disable."
              },
              "P27": {
                "bit": 27,
                "description": "Additional Interrupt Modes Disable."
              },
              "P28": {
                "bit": 28,
                "description": "Additional Interrupt Modes Disable."
              },
              "P29": {
                "bit": 29,
                "description": "Additional Interrupt Modes Disable."
              },
              "P30": {
                "bit": 30,
                "description": "Additional Interrupt Modes Disable."
              },
              "P31": {
                "bit": 31,
                "description": "Additional Interrupt Modes Disable."
              }
            },
            "AIMMR": {
              "P0": {
                "bit": 0,
                "description": "Peripheral CD Status."
              },
              "P1": {
                "bit": 1,
                "description": "Peripheral CD Status."
              },
              "P2": {
                "bit": 2,
                "description": "Peripheral CD Status."
              },
              "P3": {
                "bit": 3,
                "description": "Peripheral CD Status."
              },
              "P4": {
                "bit": 4,
                "description": "Peripheral CD Status."
              },
              "P5": {
                "bit": 5,
                "description": "Peripheral CD Status."
              },
              "P6": {
                "bit": 6,
                "description": "Peripheral CD Status."
              },
              "P7": {
                "bit": 7,
                "description": "Peripheral CD Status."
              },
              "P8": {
                "bit": 8,
                "description": "Peripheral CD Status."
              },
              "P9": {
                "bit": 9,
                "description": "Peripheral CD Status."
              },
              "P10": {
                "bit": 10,
                "description": "Peripheral CD Status."
              },
              "P11": {
                "bit": 11,
                "description": "Peripheral CD Status."
              },
              "P12": {
                "bit": 12,
                "description": "Peripheral CD Status."
              },
              "P13": {
                "bit": 13,
                "description": "Peripheral CD Status."
              },
              "P14": {
                "bit": 14,
                "description": "Peripheral CD Status."
              },
              "P15": {
                "bit": 15,
                "description": "Peripheral CD Status."
              },
              "P16": {
                "bit": 16,
                "description": "Peripheral CD Status."
              },
              "P17": {
                "bit": 17,
                "description": "Peripheral CD Status."
              },
              "P18": {
                "bit": 18,
                "description": "Peripheral CD Status."
              },
              "P19": {
                "bit": 19,
                "description": "Peripheral CD Status."
              },
              "P20": {
                "bit": 20,
                "description": "Peripheral CD Status."
              },
              "P21": {
                "bit": 21,
                "description": "Peripheral CD Status."
              },
              "P22": {
                "bit": 22,
                "description": "Peripheral CD Status."
              },
              "P23": {
                "bit": 23,
                "description": "Peripheral CD Status."
              },
              "P24": {
                "bit": 24,
                "description": "Peripheral CD Status."
              },
              "P25": {
                "bit": 25,
                "description": "Peripheral CD Status."
              },
              "P26": {
                "bit": 26,
                "description": "Peripheral CD Status."
              },
              "P27": {
                "bit": 27,
                "description": "Peripheral CD Status."
              },
              "P28": {
                "bit": 28,
                "description": "Peripheral CD Status."
              },
              "P29": {
                "bit": 29,
                "description": "Peripheral CD Status."
              },
              "P30": {
                "bit": 30,
                "description": "Peripheral CD Status."
              },
              "P31": {
                "bit": 31,
                "description": "Peripheral CD Status."
              }
            },
            "ESR": {
              "P0": {
                "bit": 0,
                "description": "Edge Interrupt Selection."
              },
              "P1": {
                "bit": 1,
                "description": "Edge Interrupt Selection."
              },
              "P2": {
                "bit": 2,
                "description": "Edge Interrupt Selection."
              },
              "P3": {
                "bit": 3,
                "description": "Edge Interrupt Selection."
              },
              "P4": {
                "bit": 4,
                "description": "Edge Interrupt Selection."
              },
              "P5": {
                "bit": 5,
                "description": "Edge Interrupt Selection."
              },
              "P6": {
                "bit": 6,
                "description": "Edge Interrupt Selection."
              },
              "P7": {
                "bit": 7,
                "description": "Edge Interrupt Selection."
              },
              "P8": {
                "bit": 8,
                "description": "Edge Interrupt Selection."
              },
              "P9": {
                "bit": 9,
                "description": "Edge Interrupt Selection."
              },
              "P10": {
                "bit": 10,
                "description": "Edge Interrupt Selection."
              },
              "P11": {
                "bit": 11,
                "description": "Edge Interrupt Selection."
              },
              "P12": {
                "bit": 12,
                "description": "Edge Interrupt Selection."
              },
              "P13": {
                "bit": 13,
                "description": "Edge Interrupt Selection."
              },
              "P14": {
                "bit": 14,
                "description": "Edge Interrupt Selection."
              },
              "P15": {
                "bit": 15,
                "description": "Edge Interrupt Selection."
              },
              "P16": {
                "bit": 16,
                "description": "Edge Interrupt Selection."
              },
              "P17": {
                "bit": 17,
                "description": "Edge Interrupt Selection."
              },
              "P18": {
                "bit": 18,
                "description": "Edge Interrupt Selection."
              },
              "P19": {
                "bit": 19,
                "description": "Edge Interrupt Selection."
              },
              "P20": {
                "bit": 20,
                "description": "Edge Interrupt Selection."
              },
              "P21": {
                "bit": 21,
                "description": "Edge Interrupt Selection."
              },
              "P22": {
                "bit": 22,
                "description": "Edge Interrupt Selection."
              },
              "P23": {
                "bit": 23,
                "description": "Edge Interrupt Selection."
              },
              "P24": {
                "bit": 24,
                "description": "Edge Interrupt Selection."
              },
              "P25": {
                "bit": 25,
                "description": "Edge Interrupt Selection."
              },
              "P26": {
                "bit": 26,
                "description": "Edge Interrupt Selection."
              },
              "P27": {
                "bit": 27,
                "description": "Edge Interrupt Selection."
              },
              "P28": {
                "bit": 28,
                "description": "Edge Interrupt Selection."
              },
              "P29": {
                "bit": 29,
                "description": "Edge Interrupt Selection."
              },
              "P30": {
                "bit": 30,
                "description": "Edge Interrupt Selection."
              },
              "P31": {
                "bit": 31,
                "description": "Edge Interrupt Selection."
              }
            },
            "LSR": {
              "P0": {
                "bit": 0,
                "description": "Level Interrupt Selection."
              },
              "P1": {
                "bit": 1,
                "description": "Level Interrupt Selection."
              },
              "P2": {
                "bit": 2,
                "description": "Level Interrupt Selection."
              },
              "P3": {
                "bit": 3,
                "description": "Level Interrupt Selection."
              },
              "P4": {
                "bit": 4,
                "description": "Level Interrupt Selection."
              },
              "P5": {
                "bit": 5,
                "description": "Level Interrupt Selection."
              },
              "P6": {
                "bit": 6,
                "description": "Level Interrupt Selection."
              },
              "P7": {
                "bit": 7,
                "description": "Level Interrupt Selection."
              },
              "P8": {
                "bit": 8,
                "description": "Level Interrupt Selection."
              },
              "P9": {
                "bit": 9,
                "description": "Level Interrupt Selection."
              },
              "P10": {
                "bit": 10,
                "description": "Level Interrupt Selection."
              },
              "P11": {
                "bit": 11,
                "description": "Level Interrupt Selection."
              },
              "P12": {
                "bit": 12,
                "description": "Level Interrupt Selection."
              },
              "P13": {
                "bit": 13,
                "description": "Level Interrupt Selection."
              },
              "P14": {
                "bit": 14,
                "description": "Level Interrupt Selection."
              },
              "P15": {
                "bit": 15,
                "description": "Level Interrupt Selection."
              },
              "P16": {
                "bit": 16,
                "description": "Level Interrupt Selection."
              },
              "P17": {
                "bit": 17,
                "description": "Level Interrupt Selection."
              },
              "P18": {
                "bit": 18,
                "description": "Level Interrupt Selection."
              },
              "P19": {
                "bit": 19,
                "description": "Level Interrupt Selection."
              },
              "P20": {
                "bit": 20,
                "description": "Level Interrupt Selection."
              },
              "P21": {
                "bit": 21,
                "description": "Level Interrupt Selection."
              },
              "P22": {
                "bit": 22,
                "description": "Level Interrupt Selection."
              },
              "P23": {
                "bit": 23,
                "description": "Level Interrupt Selection."
              },
              "P24": {
                "bit": 24,
                "description": "Level Interrupt Selection."
              },
              "P25": {
                "bit": 25,
                "description": "Level Interrupt Selection."
              },
              "P26": {
                "bit": 26,
                "description": "Level Interrupt Selection."
              },
              "P27": {
                "bit": 27,
                "description": "Level Interrupt Selection."
              },
              "P28": {
                "bit": 28,
                "description": "Level Interrupt Selection."
              },
              "P29": {
                "bit": 29,
                "description": "Level Interrupt Selection."
              },
              "P30": {
                "bit": 30,
                "description": "Level Interrupt Selection."
              },
              "P31": {
                "bit": 31,
                "description": "Level Interrupt Selection."
              }
            },
            "ELSR": {
              "P0": {
                "bit": 0,
                "description": "Edge/Level Interrupt source selection."
              },
              "P1": {
                "bit": 1,
                "description": "Edge/Level Interrupt source selection."
              },
              "P2": {
                "bit": 2,
                "description": "Edge/Level Interrupt source selection."
              },
              "P3": {
                "bit": 3,
                "description": "Edge/Level Interrupt source selection."
              },
              "P4": {
                "bit": 4,
                "description": "Edge/Level Interrupt source selection."
              },
              "P5": {
                "bit": 5,
                "description": "Edge/Level Interrupt source selection."
              },
              "P6": {
                "bit": 6,
                "description": "Edge/Level Interrupt source selection."
              },
              "P7": {
                "bit": 7,
                "description": "Edge/Level Interrupt source selection."
              },
              "P8": {
                "bit": 8,
                "description": "Edge/Level Interrupt source selection."
              },
              "P9": {
                "bit": 9,
                "description": "Edge/Level Interrupt source selection."
              },
              "P10": {
                "bit": 10,
                "description": "Edge/Level Interrupt source selection."
              },
              "P11": {
                "bit": 11,
                "description": "Edge/Level Interrupt source selection."
              },
              "P12": {
                "bit": 12,
                "description": "Edge/Level Interrupt source selection."
              },
              "P13": {
                "bit": 13,
                "description": "Edge/Level Interrupt source selection."
              },
              "P14": {
                "bit": 14,
                "description": "Edge/Level Interrupt source selection."
              },
              "P15": {
                "bit": 15,
                "description": "Edge/Level Interrupt source selection."
              },
              "P16": {
                "bit": 16,
                "description": "Edge/Level Interrupt source selection."
              },
              "P17": {
                "bit": 17,
                "description": "Edge/Level Interrupt source selection."
              },
              "P18": {
                "bit": 18,
                "description": "Edge/Level Interrupt source selection."
              },
              "P19": {
                "bit": 19,
                "description": "Edge/Level Interrupt source selection."
              },
              "P20": {
                "bit": 20,
                "description": "Edge/Level Interrupt source selection."
              },
              "P21": {
                "bit": 21,
                "description": "Edge/Level Interrupt source selection."
              },
              "P22": {
                "bit": 22,
                "description": "Edge/Level Interrupt source selection."
              },
              "P23": {
                "bit": 23,
                "description": "Edge/Level Interrupt source selection."
              },
              "P24": {
                "bit": 24,
                "description": "Edge/Level Interrupt source selection."
              },
              "P25": {
                "bit": 25,
                "description": "Edge/Level Interrupt source selection."
              },
              "P26": {
                "bit": 26,
                "description": "Edge/Level Interrupt source selection."
              },
              "P27": {
                "bit": 27,
                "description": "Edge/Level Interrupt source selection."
              },
              "P28": {
                "bit": 28,
                "description": "Edge/Level Interrupt source selection."
              },
              "P29": {
                "bit": 29,
                "description": "Edge/Level Interrupt source selection."
              },
              "P30": {
                "bit": 30,
                "description": "Edge/Level Interrupt source selection."
              },
              "P31": {
                "bit": 31,
                "description": "Edge/Level Interrupt source selection."
              }
            },
            "FELLSR": {
              "P0": {
                "bit": 0,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P1": {
                "bit": 1,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P2": {
                "bit": 2,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P3": {
                "bit": 3,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P4": {
                "bit": 4,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P5": {
                "bit": 5,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P6": {
                "bit": 6,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P7": {
                "bit": 7,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P8": {
                "bit": 8,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P9": {
                "bit": 9,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P10": {
                "bit": 10,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P11": {
                "bit": 11,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P12": {
                "bit": 12,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P13": {
                "bit": 13,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P14": {
                "bit": 14,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P15": {
                "bit": 15,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P16": {
                "bit": 16,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P17": {
                "bit": 17,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P18": {
                "bit": 18,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P19": {
                "bit": 19,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P20": {
                "bit": 20,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P21": {
                "bit": 21,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P22": {
                "bit": 22,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P23": {
                "bit": 23,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P24": {
                "bit": 24,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P25": {
                "bit": 25,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P26": {
                "bit": 26,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P27": {
                "bit": 27,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P28": {
                "bit": 28,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P29": {
                "bit": 29,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P30": {
                "bit": 30,
                "description": "Falling Edge/Low Level Interrupt Selection."
              },
              "P31": {
                "bit": 31,
                "description": "Falling Edge/Low Level Interrupt Selection."
              }
            },
            "REHLSR": {
              "P0": {
                "bit": 0,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P1": {
                "bit": 1,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P2": {
                "bit": 2,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P3": {
                "bit": 3,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P4": {
                "bit": 4,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P5": {
                "bit": 5,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P6": {
                "bit": 6,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P7": {
                "bit": 7,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P8": {
                "bit": 8,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P9": {
                "bit": 9,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P10": {
                "bit": 10,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P11": {
                "bit": 11,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P12": {
                "bit": 12,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P13": {
                "bit": 13,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P14": {
                "bit": 14,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P15": {
                "bit": 15,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P16": {
                "bit": 16,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P17": {
                "bit": 17,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P18": {
                "bit": 18,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P19": {
                "bit": 19,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P20": {
                "bit": 20,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P21": {
                "bit": 21,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P22": {
                "bit": 22,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P23": {
                "bit": 23,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P24": {
                "bit": 24,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P25": {
                "bit": 25,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P26": {
                "bit": 26,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P27": {
                "bit": 27,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P28": {
                "bit": 28,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P29": {
                "bit": 29,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P30": {
                "bit": 30,
                "description": "Rising Edge /High Level Interrupt Selection."
              },
              "P31": {
                "bit": 31,
                "description": "Rising Edge /High Level Interrupt Selection."
              }
            },
            "FRLHSR": {
              "P0": {
                "bit": 0,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P1": {
                "bit": 1,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P2": {
                "bit": 2,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P3": {
                "bit": 3,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P4": {
                "bit": 4,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P5": {
                "bit": 5,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P6": {
                "bit": 6,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P7": {
                "bit": 7,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P8": {
                "bit": 8,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P9": {
                "bit": 9,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P10": {
                "bit": 10,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P11": {
                "bit": 11,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P12": {
                "bit": 12,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P13": {
                "bit": 13,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P14": {
                "bit": 14,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P15": {
                "bit": 15,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P16": {
                "bit": 16,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P17": {
                "bit": 17,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P18": {
                "bit": 18,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P19": {
                "bit": 19,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P20": {
                "bit": 20,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P21": {
                "bit": 21,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P22": {
                "bit": 22,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P23": {
                "bit": 23,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P24": {
                "bit": 24,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P25": {
                "bit": 25,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P26": {
                "bit": 26,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P27": {
                "bit": 27,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P28": {
                "bit": 28,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P29": {
                "bit": 29,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P30": {
                "bit": 30,
                "description": "Edge /Level Interrupt Source Selection."
              },
              "P31": {
                "bit": 31,
                "description": "Edge /Level Interrupt Source Selection."
              }
            },
            "LOCKSR": {
              "P0": {
                "bit": 0,
                "description": "Lock Status."
              },
              "P1": {
                "bit": 1,
                "description": "Lock Status."
              },
              "P2": {
                "bit": 2,
                "description": "Lock Status."
              },
              "P3": {
                "bit": 3,
                "description": "Lock Status."
              },
              "P4": {
                "bit": 4,
                "description": "Lock Status."
              },
              "P5": {
                "bit": 5,
                "description": "Lock Status."
              },
              "P6": {
                "bit": 6,
                "description": "Lock Status."
              },
              "P7": {
                "bit": 7,
                "description": "Lock Status."
              },
              "P8": {
                "bit": 8,
                "description": "Lock Status."
              },
              "P9": {
                "bit": 9,
                "description": "Lock Status."
              },
              "P10": {
                "bit": 10,
                "description": "Lock Status."
              },
              "P11": {
                "bit": 11,
                "description": "Lock Status."
              },
              "P12": {
                "bit": 12,
                "description": "Lock Status."
              },
              "P13": {
                "bit": 13,
                "description": "Lock Status."
              },
              "P14": {
                "bit": 14,
                "description": "Lock Status."
              },
              "P15": {
                "bit": 15,
                "description": "Lock Status."
              },
              "P16": {
                "bit": 16,
                "description": "Lock Status."
              },
              "P17": {
                "bit": 17,
                "description": "Lock Status."
              },
              "P18": {
                "bit": 18,
                "description": "Lock Status."
              },
              "P19": {
                "bit": 19,
                "description": "Lock Status."
              },
              "P20": {
                "bit": 20,
                "description": "Lock Status."
              },
              "P21": {
                "bit": 21,
                "description": "Lock Status."
              },
              "P22": {
                "bit": 22,
                "description": "Lock Status."
              },
              "P23": {
                "bit": 23,
                "description": "Lock Status."
              },
              "P24": {
                "bit": 24,
                "description": "Lock Status."
              },
              "P25": {
                "bit": 25,
                "description": "Lock Status."
              },
              "P26": {
                "bit": 26,
                "description": "Lock Status."
              },
              "P27": {
                "bit": 27,
                "description": "Lock Status."
              },
              "P28": {
                "bit": 28,
                "description": "Lock Status."
              },
              "P29": {
                "bit": 29,
                "description": "Lock Status."
              },
              "P30": {
                "bit": 30,
                "description": "Lock Status."
              },
              "P31": {
                "bit": 31,
                "description": "Lock Status."
              }
            },
            "WPMR": {
              "WPEN": {
                "bit": 0,
                "description": "Write Protect Enable"
              },
              "WPKEY": {
                "bit": 8,
                "description": "Write Protect KEY",
                "width": 24
              }
            },
            "WPSR": {
              "WPVS": {
                "bit": 0,
                "description": "Write Protect Violation Status"
              },
              "WPVSRC": {
                "bit": 8,
                "description": "Write Protect Violation Source",
                "width": 16
              }
            },
            "SCHMITT": {
              "SCHMITT0": {
                "bit": 0,
                "description": "SCHMITT0"
              },
              "SCHMITT1": {
                "bit": 1,
                "description": "SCHMITT1"
              },
              "SCHMITT2": {
                "bit": 2,
                "description": "SCHMITT2"
              },
              "SCHMITT3": {
                "bit": 3,
                "description": "SCHMITT3"
              },
              "SCHMITT4": {
                "bit": 4,
                "description": "SCHMITT4"
              },
              "SCHMITT5": {
                "bit": 5,
                "description": "SCHMITT5"
              },
              "SCHMITT6": {
                "bit": 6,
                "description": "SCHMITT6"
              },
              "SCHMITT7": {
                "bit": 7,
                "description": "SCHMITT7"
              },
              "SCHMITT8": {
                "bit": 8,
                "description": "SCHMITT8"
              },
              "SCHMITT9": {
                "bit": 9,
                "description": "SCHMITT9"
              },
              "SCHMITT10": {
                "bit": 10,
                "description": "SCHMITT10"
              },
              "SCHMITT11": {
                "bit": 11,
                "description": "SCHMITT11"
              },
              "SCHMITT12": {
                "bit": 12,
                "description": "SCHMITT12"
              },
              "SCHMITT13": {
                "bit": 13,
                "description": "SCHMITT13"
              },
              "SCHMITT14": {
                "bit": 14,
                "description": "SCHMITT14"
              },
              "SCHMITT15": {
                "bit": 15,
                "description": "SCHMITT15"
              },
              "SCHMITT16": {
                "bit": 16,
                "description": "SCHMITT16"
              },
              "SCHMITT17": {
                "bit": 17,
                "description": "SCHMITT17"
              },
              "SCHMITT18": {
                "bit": 18,
                "description": "SCHMITT18"
              },
              "SCHMITT19": {
                "bit": 19,
                "description": "SCHMITT19"
              },
              "SCHMITT20": {
                "bit": 20,
                "description": "SCHMITT20"
              },
              "SCHMITT21": {
                "bit": 21,
                "description": "SCHMITT21"
              },
              "SCHMITT22": {
                "bit": 22,
                "description": "SCHMITT22"
              },
              "SCHMITT23": {
                "bit": 23,
                "description": "SCHMITT23"
              },
              "SCHMITT24": {
                "bit": 24,
                "description": "SCHMITT24"
              },
              "SCHMITT25": {
                "bit": 25,
                "description": "SCHMITT25"
              },
              "SCHMITT26": {
                "bit": 26,
                "description": "SCHMITT26"
              },
              "SCHMITT27": {
                "bit": 27,
                "description": "SCHMITT27"
              },
              "SCHMITT28": {
                "bit": 28,
                "description": "SCHMITT28"
              },
              "SCHMITT29": {
                "bit": 29,
                "description": "SCHMITT29"
              },
              "SCHMITT30": {
                "bit": 30,
                "description": "SCHMITT30"
              },
              "SCHMITT31": {
                "bit": 31,
                "description": "SCHMITT31"
              }
            },
            "DRIVER1": {
              "LINE0": {
                "bit": 0,
                "description": "Drive of PIO Line 0",
                "width": 2
              },
              "LINE1": {
                "bit": 2,
                "description": "Drive of PIO Line 1",
                "width": 2
              },
              "LINE2": {
                "bit": 4,
                "description": "Drive of PIO Line 2",
                "width": 2
              },
              "LINE3": {
                "bit": 6,
                "description": "Drive of PIO Line 3",
                "width": 2
              },
              "LINE4": {
                "bit": 8,
                "description": "Drive of PIO Line 4",
                "width": 2
              },
              "LINE5": {
                "bit": 10,
                "description": "Drive of PIO Line 5",
                "width": 2
              },
              "LINE6": {
                "bit": 12,
                "description": "Drive of PIO Line 6",
                "width": 2
              },
              "LINE7": {
                "bit": 14,
                "description": "Drive of PIO Line 7",
                "width": 2
              },
              "LINE8": {
                "bit": 16,
                "description": "Drive of PIO Line 8",
                "width": 2
              },
              "LINE9": {
                "bit": 18,
                "description": "Drive of PIO Line 9",
                "width": 2
              },
              "LINE10": {
                "bit": 20,
                "description": "Drive of PIO Line 10",
                "width": 2
              },
              "LINE11": {
                "bit": 22,
                "description": "Drive of PIO Line 11",
                "width": 2
              },
              "LINE12": {
                "bit": 24,
                "description": "Drive of PIO Line 12",
                "width": 2
              },
              "LINE13": {
                "bit": 26,
                "description": "Drive of PIO Line 13",
                "width": 2
              },
              "LINE14": {
                "bit": 28,
                "description": "Drive of PIO Line 14",
                "width": 2
              },
              "LINE15": {
                "bit": 30,
                "description": "Drive of PIO Line 15",
                "width": 2
              }
            },
            "DRIVER2": {
              "LINE16": {
                "bit": 0,
                "description": "Drive of PIO line 16",
                "width": 2
              },
              "LINE17": {
                "bit": 2,
                "description": "Drive of PIO line 17",
                "width": 2
              },
              "LINE18": {
                "bit": 4,
                "description": "Drive of PIO line 18",
                "width": 2
              },
              "LINE19": {
                "bit": 6,
                "description": "Drive of PIO line 19",
                "width": 2
              },
              "LINE20": {
                "bit": 8,
                "description": "Drive of PIO line 20",
                "width": 2
              },
              "LINE21": {
                "bit": 10,
                "description": "Drive of PIO line 21",
                "width": 2
              },
              "LINE22": {
                "bit": 12,
                "description": "Drive of PIO line 22",
                "width": 2
              },
              "LINE23": {
                "bit": 14,
                "description": "Drive of PIO line 23",
                "width": 2
              },
              "LINE24": {
                "bit": 16,
                "description": "Drive of PIO line 24",
                "width": 2
              },
              "LINE25": {
                "bit": 18,
                "description": "Drive of PIO line 25",
                "width": 2
              },
              "LINE26": {
                "bit": 20,
                "description": "Drive of PIO line 26",
                "width": 2
              },
              "LINE27": {
                "bit": 22,
                "description": "Drive of PIO line 27",
                "width": 2
              },
              "LINE28": {
                "bit": 24,
                "description": "Drive of PIO line 28",
                "width": 2
              },
              "LINE29": {
                "bit": 26,
                "description": "Drive of PIO line 29",
                "width": 2
              },
              "LINE30": {
                "bit": 28,
                "description": "Drive of PIO line 30",
                "width": 2
              },
              "LINE31": {
                "bit": 30,
                "description": "Drive of PIO line 31",
                "width": 2
              }
            }
          }
        },
        "PMC": {
          "instances": [
            {
              "name": "PMC",
              "base": "0xFFFFFC00",
              "irq": 1
            }
          ],
          "registers": {
            "PMC_SCER": {
              "offset": "0x00",
              "size": 32,
              "description": "System Clock Enable Register"
            },
            "PMC_SCDR": {
              "offset": "0x04",
              "size": 32,
              "description": "System Clock Disable Register"
            },
            "PMC_SCSR": {
              "offset": "0x08",
              "size": 32,
              "description": "System Clock Status Register"
            },
            "PMC_PCER0": {
              "offset": "0x10",
              "size": 32,
              "description": "Peripheral Clock Enable Register 0"
            },
            "PMC_PCDR0": {
              "offset": "0x14",
              "size": 32,
              "description": "Peripheral Clock Disable Register 0"
            },
            "PMC_PCSR0": {
              "offset": "0x18",
              "size": 32,
              "description": "Peripheral Clock Status Register 0"
            },
            "CKGR_UCKR": {
              "offset": "0x1C",
              "size": 32,
              "description": "UTMI Clock Register"
            },
            "CKGR_MOR": {
              "offset": "0x20",
              "size": 32,
              "description": "Main Oscillator Register"
            },
            "CKGR_MCFR": {
              "offset": "0x24",
              "size": 32,
              "description": "Main Clock Frequency Register"
            },
            "CKGR_PLLAR": {
              "offset": "0x28",
              "size": 32,
              "description": "PLLA Register"
            },
            "PMC_MCKR": {
              "offset": "0x30",
              "size": 32,
              "description": "Master Clock Register"
            },
            "PMC_USB": {
              "offset": "0x38",
              "size": 32,
              "description": "USB Clock Register"
            },
            "PMC_SMD": {
              "offset": "0x3C",
              "size": 32,
              "description": "Soft Modem Clock Register"
            },
            "PMC_PCK[%s]": {
              "offset": "0x40",
              "size": 32,
              "description": "Programmable Clock 0 Register"
            },
            "PMC_IER": {
              "offset": "0x60",
              "size": 32,
              "description": "Interrupt Enable Register"
            },
            "PMC_IDR": {
              "offset": "0x64",
              "size": 32,
              "description": "Interrupt Disable Register"
            },
            "PMC_SR": {
              "offset": "0x68",
              "size": 32,
              "description": "Status Register"
            },
            "PMC_IMR": {
              "offset": "0x6C",
              "size": 32,
              "description": "Interrupt Mask Register"
            },
            "PMC_PLLICPR": {
              "offset": "0x80",
              "size": 32,
              "description": "PLL Charge Pump Current Register"
            },
            "PMC_WPMR": {
              "offset": "0xE4",
              "size": 32,
              "description": "Write Protect Mode Register"
            },
            "PMC_WPSR": {
              "offset": "0xE8",
              "size": 32,
              "description": "Write Protect Status Register"
            },
            "PMC_PCER1": {
              "offset": "0x100",
              "size": 32,
              "description": "Peripheral Clock Enable Register 1"
            },
            "PMC_PCDR1": {
              "offset": "0x104",
              "size": 32,
              "description": "Peripheral Clock Disable Register 1"
            },
            "PMC_PCSR1": {
              "offset": "0x108",
              "size": 32,
              "description": "Peripheral Clock Status Register 1"
            },
            "PMC_PCR": {
              "offset": "0x10C",
              "size": 32,
              "description": "Peripheral Control Register"
            }
          },
          "bits": {
            "PMC_SCER": {
              "DDRCK": {
                "bit": 2,
                "description": "DDR Clock Enable"
              },
              "SMDCK": {
                "bit": 4,
                "description": "SMD Clock Enable"
              },
              "UHP": {
                "bit": 6,
                "description": "USB Host OHCI Clocks Enable"
              },
              "UDP": {
                "bit": 7,
                "description": "USB Device Clock Enable"
              },
              "PCK0": {
                "bit": 8,
                "description": "Programmable Clock 0 Output Enable"
              },
              "PCK1": {
                "bit": 9,
                "description": "Programmable Clock 1 Output Enable"
              },
              "PCK2": {
                "bit": 10,
                "description": "Programmable Clock 2 Output Enable"
              }
            },
            "PMC_SCDR": {
              "PCK": {
                "bit": 0,
                "description": "Processor Clock Disable"
              },
              "DDRCK": {
                "bit": 2,
                "description": "DDR Clock Disable"
              },
              "SMDCK": {
                "bit": 4,
                "description": "SMD Clock Disable"
              },
              "UHP": {
                "bit": 6,
                "description": "USB Host OHCI Clock Disable"
              },
              "UDP": {
                "bit": 7,
                "description": "USB Device Clock Enable"
              },
              "PCK0": {
                "bit": 8,
                "description": "Programmable Clock 0 Output Disable"
              },
              "PCK1": {
                "bit": 9,
                "description": "Programmable Clock 1 Output Disable"
              },
              "PCK2": {
                "bit": 10,
                "description": "Programmable Clock 2 Output Disable"
              }
            },
            "PMC_SCSR": {
              "PCK": {
                "bit": 0,
                "description": "Processor Clock Status"
              },
              "DDRCK": {
                "bit": 2,
                "description": "DDR Clock Status"
              },
              "SMDCK": {
                "bit": 4,
                "description": "SMD Clock Status"
              },
              "UHP": {
                "bit": 6,
                "description": "USB Host Port Clock Status"
              },
              "UDP": {
                "bit": 7,
                "description": "USB Device Port Clock Status"
              },
              "PCK0": {
                "bit": 8,
                "description": "Programmable Clock 0 Output Status"
              },
              "PCK1": {
                "bit": 9,
                "description": "Programmable Clock 1 Output Status"
              },
              "PCK2": {
                "bit": 10,
                "description": "Programmable Clock 2 Output Status"
              }
            },
            "PMC_PCER0": {
              "PID2": {
                "bit": 2,
                "description": "Peripheral Clock 2 Enable"
              },
              "PID3": {
                "bit": 3,
                "description": "Peripheral Clock 3 Enable"
              },
              "PID4": {
                "bit": 4,
                "description": "Peripheral Clock 4 Enable"
              },
              "PID5": {
                "bit": 5,
                "description": "Peripheral Clock 5 Enable"
              },
              "PID6": {
                "bit": 6,
                "description": "Peripheral Clock 6 Enable"
              },
              "PID7": {
                "bit": 7,
                "description": "Peripheral Clock 7 Enable"
              },
              "PID8": {
                "bit": 8,
                "description": "Peripheral Clock 8 Enable"
              },
              "PID9": {
                "bit": 9,
                "description": "Peripheral Clock 9 Enable"
              },
              "PID10": {
                "bit": 10,
                "description": "Peripheral Clock 10 Enable"
              },
              "PID11": {
                "bit": 11,
                "description": "Peripheral Clock 11 Enable"
              },
              "PID12": {
                "bit": 12,
                "description": "Peripheral Clock 12 Enable"
              },
              "PID13": {
                "bit": 13,
                "description": "Peripheral Clock 13 Enable"
              },
              "PID14": {
                "bit": 14,
                "description": "Peripheral Clock 14 Enable"
              },
              "PID15": {
                "bit": 15,
                "description": "Peripheral Clock 15 Enable"
              },
              "PID16": {
                "bit": 16,
                "description": "Peripheral Clock 16 Enable"
              },
              "PID17": {
                "bit": 17,
                "description": "Peripheral Clock 17 Enable"
              },
              "PID18": {
                "bit": 18,
                "description": "Peripheral Clock 18 Enable"
              },
              "PID19": {
                "bit": 19,
                "description": "Peripheral Clock 19 Enable"
              },
              "PID20": {
                "bit": 20,
                "description": "Peripheral Clock 20 Enable"
              },
              "PID21": {
                "bit": 21,
                "description": "Peripheral Clock 21 Enable"
              },
              "PID22": {
                "bit": 22,
                "description": "Peripheral Clock 22 Enable"
              },
              "PID23": {
                "bit": 23,
                "description": "Peripheral Clock 23 Enable"
              },
              "PID24": {
                "bit": 24,
                "description": "Peripheral Clock 24 Enable"
              },
              "PID25": {
                "bit": 25,
                "description": "Peripheral Clock 25 Enable"
              },
              "PID26": {
                "bit": 26,
                "description": "Peripheral Clock 26 Enable"
              },
              "PID27": {
                "bit": 27,
                "description": "Peripheral Clock 27 Enable"
              },
              "PID28": {
                "bit": 28,
                "description": "Peripheral Clock 28 Enable"
              },
              "PID29": {
                "bit": 29,
                "description": "Peripheral Clock 29 Enable"
              },
              "PID30": {
                "bit": 30,
                "description": "Peripheral Clock 30 Enable"
              },
              "PID31": {
                "bit": 31,
                "description": "Peripheral Clock 31 Enable"
              }
            },
            "PMC_PCDR0": {
              "PID2": {
                "bit": 2,
                "description": "Peripheral Clock 2 Disable"
              },
              "PID3": {
                "bit": 3,
                "description": "Peripheral Clock 3 Disable"
              },
              "PID4": {
                "bit": 4,
                "description": "Peripheral Clock 4 Disable"
              },
              "PID5": {
                "bit": 5,
                "description": "Peripheral Clock 5 Disable"
              },
              "PID6": {
                "bit": 6,
                "description": "Peripheral Clock 6 Disable"
              },
              "PID7": {
                "bit": 7,
                "description": "Peripheral Clock 7 Disable"
              },
              "PID8": {
                "bit": 8,
                "description": "Peripheral Clock 8 Disable"
              },
              "PID9": {
                "bit": 9,
                "description": "Peripheral Clock 9 Disable"
              },
              "PID10": {
                "bit": 10,
                "description": "Peripheral Clock 10 Disable"
              },
              "PID11": {
                "bit": 11,
                "description": "Peripheral Clock 11 Disable"
              },
              "PID12": {
                "bit": 12,
                "description": "Peripheral Clock 12 Disable"
              },
              "PID13": {
                "bit": 13,
                "description": "Peripheral Clock 13 Disable"
              },
              "PID14": {
                "bit": 14,
                "description": "Peripheral Clock 14 Disable"
              },
              "PID15": {
                "bit": 15,
                "description": "Peripheral Clock 15 Disable"
              },
              "PID16": {
                "bit": 16,
                "description": "Peripheral Clock 16 Disable"
              },
              "PID17": {
                "bit": 17,
                "description": "Peripheral Clock 17 Disable"
              },
              "PID18": {
                "bit": 18,
                "description": "Peripheral Clock 18 Disable"
              },
              "PID19": {
                "bit": 19,
                "description": "Peripheral Clock 19 Disable"
              },
              "PID20": {
                "bit": 20,
                "description": "Peripheral Clock 20 Disable"
              },
              "PID21": {
                "bit": 21,
                "description": "Peripheral Clock 21 Disable"
              },
              "PID22": {
                "bit": 22,
                "description": "Peripheral Clock 22 Disable"
              },
              "PID23": {
                "bit": 23,
                "description": "Peripheral Clock 23 Disable"
              },
              "PID24": {
                "bit": 24,
                "description": "Peripheral Clock 24 Disable"
              },
              "PID25": {
                "bit": 25,
                "description": "Peripheral Clock 25 Disable"
              },
              "PID26": {
                "bit": 26,
                "description": "Peripheral Clock 26 Disable"
              },
              "PID27": {
                "bit": 27,
                "description": "Peripheral Clock 27 Disable"
              },
              "PID28": {
                "bit": 28,
                "description": "Peripheral Clock 28 Disable"
              },
              "PID29": {
                "bit": 29,
                "description": "Peripheral Clock 29 Disable"
              },
              "PID30": {
                "bit": 30,
                "description": "Peripheral Clock 30 Disable"
              },
              "PID31": {
                "bit": 31,
                "description": "Peripheral Clock 31 Disable"
              }
            },
            "PMC_PCSR0": {
              "PID2": {
                "bit": 2,
                "description": "Peripheral Clock 2 Status"
              },
              "PID3": {
                "bit": 3,
                "description": "Peripheral Clock 3 Status"
              },
              "PID4": {
                "bit": 4,
                "description": "Peripheral Clock 4 Status"
              },
              "PID5": {
                "bit": 5,
                "description": "Peripheral Clock 5 Status"
              },
              "PID6": {
                "bit": 6,
                "description": "Peripheral Clock 6 Status"
              },
              "PID7": {
                "bit": 7,
                "description": "Peripheral Clock 7 Status"
              },
              "PID8": {
                "bit": 8,
                "description": "Peripheral Clock 8 Status"
              },
              "PID9": {
                "bit": 9,
                "description": "Peripheral Clock 9 Status"
              },
              "PID10": {
                "bit": 10,
                "description": "Peripheral Clock 10 Status"
              },
              "PID11": {
                "bit": 11,
                "description": "Peripheral Clock 11 Status"
              },
              "PID12": {
                "bit": 12,
                "description": "Peripheral Clock 12 Status"
              },
              "PID13": {
                "bit": 13,
                "description": "Peripheral Clock 13 Status"
              },
              "PID14": {
                "bit": 14,
                "description": "Peripheral Clock 14 Status"
              },
              "PID15": {
                "bit": 15,
                "description": "Peripheral Clock 15 Status"
              },
              "PID16": {
                "bit": 16,
                "description": "Peripheral Clock 16 Status"
              },
              "PID17": {
                "bit": 17,
                "description": "Peripheral Clock 17 Status"
              },
              "PID18": {
                "bit": 18,
                "description": "Peripheral Clock 18 Status"
              },
              "PID19": {
                "bit": 19,
                "description": "Peripheral Clock 19 Status"
              },
              "PID20": {
                "bit": 20,
                "description": "Peripheral Clock 20 Status"
              },
              "PID21": {
                "bit": 21,
                "description": "Peripheral Clock 21 Status"
              },
              "PID22": {
                "bit": 22,
                "description": "Peripheral Clock 22 Status"
              },
              "PID23": {
                "bit": 23,
                "description": "Peripheral Clock 23 Status"
              },
              "PID24": {
                "bit": 24,
                "description": "Peripheral Clock 24 Status"
              },
              "PID25": {
                "bit": 25,
                "description": "Peripheral Clock 25 Status"
              },
              "PID26": {
                "bit": 26,
                "description": "Peripheral Clock 26 Status"
              },
              "PID27": {
                "bit": 27,
                "description": "Peripheral Clock 27 Status"
              },
              "PID28": {
                "bit": 28,
                "description": "Peripheral Clock 28 Status"
              },
              "PID29": {
                "bit": 29,
                "description": "Peripheral Clock 29 Status"
              },
              "PID30": {
                "bit": 30,
                "description": "Peripheral Clock 30 Status"
              },
              "PID31": {
                "bit": 31,
                "description": "Peripheral Clock 31 Status"
              }
            },
            "CKGR_UCKR": {
              "UPLLEN": {
                "bit": 16,
                "description": "UTMI PLL Enable"
              },
              "UPLLCOUNT": {
                "bit": 20,
                "description": "UTMI PLL Start-up Time",
                "width": 4
              },
              "BIASEN": {
                "bit": 24,
                "description": "UTMI BIAS Enable"
              },
              "BIASCOUNT": {
                "bit": 28,
                "description": "UTMI BIAS Start-up Time",
                "width": 4
              }
            },
            "CKGR_MOR": {
              "MOSCXTEN": {
                "bit": 0,
                "description": "Main Crystal Oscillator Enable"
              },
              "MOSCXTBY": {
                "bit": 1,
                "description": "Main Crystal Oscillator Bypass"
              },
              "MOSCRCEN": {
                "bit": 3,
                "description": "Main On-Chip RC Oscillator Enable"
              },
              "MOSCXTST": {
                "bit": 8,
                "description": "Main Crystal Oscillator Start-up Time",
                "width": 8
              },
              "KEY": {
                "bit": 16,
                "description": "Password",
                "width": 8
              },
              "MOSCSEL": {
                "bit": 24,
                "description": "Main Oscillator Selection"
              },
              "CFDEN": {
                "bit": 25,
                "description": "Clock Failure Detector Enable"
              }
            },
            "CKGR_MCFR": {
              "MAINF": {
                "bit": 0,
                "description": "Main Clock Frequency",
                "width": 16
              },
              "MAINFRDY": {
                "bit": 16,
                "description": "Main Clock Ready"
              }
            },
            "CKGR_PLLAR": {
              "DIVA": {
                "bit": 0,
                "description": "Divider A",
                "width": 8
              },
              "PLLACOUNT": {
                "bit": 8,
                "description": "PLLA Counter",
                "width": 6
              },
              "OUTA": {
                "bit": 14,
                "description": "PLLA Clock Frequency Range",
                "width": 2
              },
              "MULA": {
                "bit": 16,
                "description": "PLLA Multiplier",
                "width": 11
              },
              "STUCKTO1": {
                "bit": 29,
                "description": "STUCKTO1"
              }
            },
            "PMC_MCKR": {
              "CSS": {
                "bit": 0,
                "description": "Master/Processor Clock Source Selection",
                "width": 2
              },
              "PRES": {
                "bit": 4,
                "description": "Master/Processor Clock Prescaler",
                "width": 3
              },
              "MDIV": {
                "bit": 8,
                "description": "Master Clock Division",
                "width": 2
              },
              "PLLADIV2": {
                "bit": 12,
                "description": "PLLA divisor by 2"
              }
            },
            "PMC_USB": {
              "USBS": {
                "bit": 0,
                "description": "USB OHCI Input Clock Selection"
              },
              "USBDIV": {
                "bit": 8,
                "description": "Divider for USB OHCI Clock.",
                "width": 4
              }
            },
            "PMC_SMD": {
              "SMDS": {
                "bit": 0,
                "description": "SMD input clock selection"
              },
              "SMDDIV": {
                "bit": 8,
                "description": "Divider for SMD Clock.",
                "width": 5
              }
            },
            "PMC_PCK[%s]": {
              "CSS": {
                "bit": 0,
                "description": "Master Clock Source Selection",
                "width": 3
              },
              "PRES": {
                "bit": 4,
                "description": "Programmable Clock Prescaler",
                "width": 3
              }
            },
            "PMC_IER": {
              "MOSCXTS": {
                "bit": 0,
                "description": "Main Crystal Oscillator Status Interrupt Enable"
              },
              "LOCKA": {
                "bit": 1,
                "description": "PLLA Lock Interrupt Enable"
              },
              "MCKRDY": {
                "bit": 3,
                "description": "Master Clock Ready Interrupt Enable"
              },
              "LOCKU": {
                "bit": 6,
                "description": "UTMI PLL Lock Interrupt Enable"
              },
              "PCKRDY0": {
                "bit": 8,
                "description": "Programmable Clock Ready 0 Interrupt Enable"
              },
              "PCKRDY1": {
                "bit": 9,
                "description": "Programmable Clock Ready 1 Interrupt Enable"
              },
              "MOSCSELS": {
                "bit": 16,
                "description": "Main Oscillator Selection Status Interrupt Enable"
              },
              "MOSCRCS": {
                "bit": 17,
                "description": "Main On-Chip RC Status Interrupt Enable"
              },
              "CFDEV": {
                "bit": 18,
                "description": "Clock Failure Detector Event Interrupt Enable"
              }
            },
            "PMC_IDR": {
              "MOSCXTS": {
                "bit": 0,
                "description": "Main Crystal Oscillator Status Interrupt Disable"
              },
              "LOCKA": {
                "bit": 1,
                "description": "PLLA Lock Interrupt Disable"
              },
              "MCKRDY": {
                "bit": 3,
                "description": "Master Clock Ready Interrupt Disable"
              },
              "LOCKU": {
                "bit": 6,
                "description": "UTMI PLL Lock Interrupt Enable"
              },
              "PCKRDY0": {
                "bit": 8,
                "description": "Programmable Clock Ready 0 Interrupt Disable"
              },
              "PCKRDY1": {
                "bit": 9,
                "description": "Programmable Clock Ready 1 Interrupt Disable"
              },
              "MOSCSELS": {
                "bit": 16,
                "description": "Main Oscillator Selection Status Interrupt Disable"
              },
              "MOSCRCS": {
                "bit": 17,
                "description": "Main On-Chip RC Status Interrupt Disable"
              },
              "CFDEV": {
                "bit": 18,
                "description": "Clock Failure Detector Event Interrupt Disable"
              }
            },
            "PMC_SR": {
              "MOSCXTS": {
                "bit": 0,
                "description": "Main XTAL Oscillator Status"
              },
              "LOCKA": {
                "bit": 1,
                "description": "PLLA Lock Status"
              },
              "MCKRDY": {
                "bit": 3,
                "description": "Master Clock Status"
              },
              "LOCKU": {
                "bit": 6,
                "description": "UPLL Clock Status"
              },
              "OSCSELS": {
                "bit": 7,
                "description": "Slow Clock Oscillator Selection"
              },
              "PCKRDY0": {
                "bit": 8,
                "description": "Programmable Clock Ready Status"
              },
              "PCKRDY1": {
                "bit": 9,
                "description": "Programmable Clock Ready Status"
              },
              "MOSCSELS": {
                "bit": 16,
                "description": "Main Oscillator Selection Status"
              },
              "MOSCRCS": {
                "bit": 17,
                "description": "Main On-Chip RC Oscillator Status"
              },
              "CFDEV": {
                "bit": 18,
                "description": "Clock Failure Detector Event"
              },
              "CFDS": {
                "bit": 19,
                "description": "Clock Failure Detector Status"
              },
              "FOS": {
                "bit": 20,
                "description": "Clock Failure Detector Fault Output Status"
              }
            },
            "PMC_IMR": {
              "MOSCXTS": {
                "bit": 0,
                "description": "Main Crystal Oscillator Status Interrupt Mask"
              },
              "LOCKA": {
                "bit": 1,
                "description": "PLLA Lock Interrupt Mask"
              },
              "MCKRDY": {
                "bit": 3,
                "description": "Master Clock Ready Interrupt Mask"
              },
              "PCKRDY0": {
                "bit": 8,
                "description": "Programmable Clock Ready 0 Interrupt Mask"
              },
              "PCKRDY1": {
                "bit": 9,
                "description": "Programmable Clock Ready 1 Interrupt Mask"
              },
              "MOSCSELS": {
                "bit": 16,
                "description": "Main Oscillator Selection Status Interrupt Mask"
              },
              "MOSCRCS": {
                "bit": 17,
                "description": "Main On-Chip RC Status Interrupt Mask"
              },
              "CFDEV": {
                "bit": 18,
                "description": "Clock Failure Detector Event Interrupt Mask"
              }
            },
            "PMC_PLLICPR": {
              "ICPLLA": {
                "bit": 0,
                "description": "Charge Pump Current"
              }
            },
            "PMC_WPMR": {
              "WPEN": {
                "bit": 0,
                "description": "Write Protect Enable"
              },
              "WPKEY": {
                "bit": 8,
                "description": "Write Protect KEY",
                "width": 24
              }
            },
            "PMC_WPSR": {
              "WPVS": {
                "bit": 0,
                "description": "Write Protect Violation Status"
              },
              "WPVSRC": {
                "bit": 8,
                "description": "Write Protect Violation Source",
                "width": 16
              }
            },
            "PMC_PCER1": {
              "PID32": {
                "bit": 0,
                "description": "Peripheral Clock 32 Enable"
              },
              "PID33": {
                "bit": 1,
                "description": "Peripheral Clock 33 Enable"
              },
              "PID34": {
                "bit": 2,
                "description": "Peripheral Clock 34 Enable"
              },
              "PID35": {
                "bit": 3,
                "description": "Peripheral Clock 35 Enable"
              },
              "PID36": {
                "bit": 4,
                "description": "Peripheral Clock 36 Enable"
              },
              "PID37": {
                "bit": 5,
                "description": "Peripheral Clock 37 Enable"
              },
              "PID38": {
                "bit": 6,
                "description": "Peripheral Clock 38 Enable"
              },
              "PID39": {
                "bit": 7,
                "description": "Peripheral Clock 39 Enable"
              },
              "PID40": {
                "bit": 8,
                "description": "Peripheral Clock 40 Enable"
              },
              "PID41": {
                "bit": 9,
                "description": "Peripheral Clock 41 Enable"
              },
              "PID42": {
                "bit": 10,
                "description": "Peripheral Clock 42 Enable"
              },
              "PID43": {
                "bit": 11,
                "description": "Peripheral Clock 43 Enable"
              },
              "PID44": {
                "bit": 12,
                "description": "Peripheral Clock 44 Enable"
              },
              "PID45": {
                "bit": 13,
                "description": "Peripheral Clock 45 Enable"
              },
              "PID46": {
                "bit": 14,
                "description": "Peripheral Clock 46 Enable"
              },
              "PID47": {
                "bit": 15,
                "description": "Peripheral Clock 47 Enable"
              },
              "PID48": {
                "bit": 16,
                "description": "Peripheral Clock 48 Enable"
              },
              "PID49": {
                "bit": 17,
                "description": "Peripheral Clock 49 Enable"
              },
              "PID50": {
                "bit": 18,
                "description": "Peripheral Clock 50 Enable"
              },
              "PID51": {
                "bit": 19,
                "description": "Peripheral Clock 51 Enable"
              },
              "PID53": {
                "bit": 20,
                "description": "Peripheral Clock 53 Enable",
                "width": 2
              },
              "PID54": {
                "bit": 22,
                "description": "Peripheral Clock 54 Enable"
              },
              "PID55": {
                "bit": 23,
                "description": "Peripheral Clock 55 Enable"
              },
              "PID56": {
                "bit": 24,
                "description": "Peripheral Clock 56 Enable"
              },
              "PID57": {
                "bit": 25,
                "description": "Peripheral Clock 57 Enable"
              },
              "PID58": {
                "bit": 26,
                "description": "Peripheral Clock 58 Enable"
              },
              "PID59": {
                "bit": 27,
                "description": "Peripheral Clock 59 Enable"
              },
              "PID60": {
                "bit": 28,
                "description": "Peripheral Clock 60 Enable"
              },
              "PID61": {
                "bit": 29,
                "description": "Peripheral Clock 61 Enable"
              },
              "PID62": {
                "bit": 30,
                "description": "Peripheral Clock 62 Enable"
              },
              "PID63": {
                "bit": 31,
                "description": "Peripheral Clock 63 Enable"
              }
            },
            "PMC_PCDR1": {
              "PID32": {
                "bit": 0,
                "description": "Peripheral Clock 32 Disable"
              },
              "PID33": {
                "bit": 1,
                "description": "Peripheral Clock 33 Disable"
              },
              "PID34": {
                "bit": 2,
                "description": "Peripheral Clock 34 Disable"
              },
              "PID35": {
                "bit": 3,
                "description": "Peripheral Clock 35 Disable"
              },
              "PID36": {
                "bit": 4,
                "description": "Peripheral Clock 36 Disable"
              },
              "PID37": {
                "bit": 5,
                "description": "Peripheral Clock 37 Disable"
              },
              "PID38": {
                "bit": 6,
                "description": "Peripheral Clock 38 Disable"
              },
              "PID39": {
                "bit": 7,
                "description": "Peripheral Clock 39 Disable"
              },
              "PID40": {
                "bit": 8,
                "description": "Peripheral Clock 40 Disable"
              },
              "PID41": {
                "bit": 9,
                "description": "Peripheral Clock 41 Disable"
              },
              "PID42": {
                "bit": 10,
                "description": "Peripheral Clock 42 Disable"
              },
              "PID43": {
                "bit": 11,
                "description": "Peripheral Clock 43 Disable"
              },
              "PID44": {
                "bit": 12,
                "description": "Peripheral Clock 44 Disable"
              },
              "PID45": {
                "bit": 13,
                "description": "Peripheral Clock 45 Disable"
              },
              "PID46": {
                "bit": 14,
                "description": "Peripheral Clock 46 Disable"
              },
              "PID47": {
                "bit": 15,
                "description": "Peripheral Clock 47 Disable"
              },
              "PID48": {
                "bit": 16,
                "description": "Peripheral Clock 48 Disable"
              },
              "PID49": {
                "bit": 17,
                "description": "Peripheral Clock 49 Disable"
              },
              "PID50": {
                "bit": 18,
                "description": "Peripheral Clock 50 Disable"
              },
              "PID51": {
                "bit": 19,
                "description": "Peripheral Clock 51 Disable"
              },
              "PID53": {
                "bit": 20,
                "description": "Peripheral Clock 53 Disable",
                "width": 2
              },
              "PID54": {
                "bit": 22,
                "description": "Peripheral Clock 54 Disable"
              },
              "PID55": {
                "bit": 23,
                "description": "Peripheral Clock 55 Disable"
              },
              "PID56": {
                "bit": 24,
                "description": "Peripheral Clock 56 Disable"
              },
              "PID57": {
                "bit": 25,
                "description": "Peripheral Clock 57 Disable"
              },
              "PID58": {
                "bit": 26,
                "description": "Peripheral Clock 58 Disable"
              },
              "PID59": {
                "bit": 27,
                "description": "Peripheral Clock 59 Disable"
              },
              "PID60": {
                "bit": 28,
                "description": "Peripheral Clock 60 Disable"
              },
              "PID61": {
                "bit": 29,
                "description": "Peripheral Clock 61 Disable"
              },
              "PID62": {
                "bit": 30,
                "description": "Peripheral Clock 62 Disable"
              },
              "PID63": {
                "bit": 31,
                "description": "Peripheral Clock 63 Disable"
              }
            },
            "PMC_PCSR1": {
              "PID32": {
                "bit": 0,
                "description": "Peripheral Clock 32 Status"
              },
              "PID33": {
                "bit": 1,
                "description": "Peripheral Clock 33 Status"
              },
              "PID34": {
                "bit": 2,
                "description": "Peripheral Clock 34 Status"
              },
              "PID35": {
                "bit": 3,
                "description": "Peripheral Clock 35 Status"
              },
              "PID36": {
                "bit": 4,
                "description": "Peripheral Clock 36 Status"
              },
              "PID37": {
                "bit": 5,
                "description": "Peripheral Clock 37 Status"
              },
              "PID38": {
                "bit": 6,
                "description": "Peripheral Clock 38 Status"
              },
              "PID39": {
                "bit": 7,
                "description": "Peripheral Clock 39 Status"
              },
              "PID40": {
                "bit": 8,
                "description": "Peripheral Clock 40 Status"
              },
              "PID41": {
                "bit": 9,
                "description": "Peripheral Clock 41 Status"
              },
              "PID42": {
                "bit": 10,
                "description": "Peripheral Clock 42 Status"
              },
              "PID43": {
                "bit": 11,
                "description": "Peripheral Clock 43 Status"
              },
              "PID44": {
                "bit": 12,
                "description": "Peripheral Clock 44 Status"
              },
              "PID45": {
                "bit": 13,
                "description": "Peripheral Clock 45 Status"
              },
              "PID46": {
                "bit": 14,
                "description": "Peripheral Clock 46 Status"
              },
              "PID47": {
                "bit": 15,
                "description": "Peripheral Clock 47 Status"
              },
              "PID48": {
                "bit": 16,
                "description": "Peripheral Clock 48 Status"
              },
              "PID49": {
                "bit": 17,
                "description": "Peripheral Clock 49 Status"
              },
              "PID50": {
                "bit": 18,
                "description": "Peripheral Clock 50 Status"
              },
              "PID51": {
                "bit": 19,
                "description": "Peripheral Clock 51 Status"
              },
              "PID53": {
                "bit": 20,
                "description": "Peripheral Clock 53 Status",
                "width": 2
              },
              "PID54": {
                "bit": 22,
                "description": "Peripheral Clock 54 Status"
              },
              "PID55": {
                "bit": 23,
                "description": "Peripheral Clock 55 Status"
              },
              "PID56": {
                "bit": 24,
                "description": "Peripheral Clock 56 Status"
              },
              "PID57": {
                "bit": 25,
                "description": "Peripheral Clock 57 Status"
              },
              "PID58": {
                "bit": 26,
                "description": "Peripheral Clock 58 Status"
              },
              "PID59": {
                "bit": 27,
                "description": "Peripheral Clock 59 Status"
              },
              "PID60": {
                "bit": 28,
                "description": "Peripheral Clock 60 Status"
              },
              "PID61": {
                "bit": 29,
                "description": "Peripheral Clock 61 Status"
              },
              "PID62": {
                "bit": 30,
                "description": "Peripheral Clock 62 Status"
              },
              "PID63": {
                "bit": 31,
                "description": "Peripheral Clock 63 Status"
              }
            },
            "PMC_PCR": {
              "PID": {
                "bit": 0,
                "description": "Peripheral ID",
                "width": 6
              },
              "CMD": {
                "bit": 12,
                "description": "Command"
              },
              "DIV": {
                "bit": 16,
                "description": "Divisor Value",
                "width": 2
              },
              "EN": {
                "bit": 28,
                "description": "Enable"
              }
            }
          }
        },
        "RSTC": {
          "instances": [
            {
              "name": "RSTC",
              "base": "0xFFFFFE00"
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "Control Register"
            },
            "SR": {
              "offset": "0x04",
              "size": 32,
              "description": "Status Register"
            },
            "MR": {
              "offset": "0x08",
              "size": 32,
              "description": "Mode Register"
            }
          },
          "bits": {
            "CR": {
              "PROCRST": {
                "bit": 0,
                "description": "Processor Reset"
              },
              "PERRST": {
                "bit": 2,
                "description": "Peripheral Reset"
              },
              "EXTRST": {
                "bit": 3,
                "description": "External Reset"
              },
              "KEY": {
                "bit": 24,
                "description": "Password",
                "width": 8
              }
            },
            "SR": {
              "URSTS": {
                "bit": 0,
                "description": "User Reset Status"
              },
              "RSTTYP": {
                "bit": 8,
                "description": "Reset Type",
                "width": 3
              },
              "NRSTL": {
                "bit": 16,
                "description": "NRST Pin Level"
              },
              "SRCMP": {
                "bit": 17,
                "description": "Software Reset Command in Progress"
              }
            },
            "MR": {
              "ERSTL": {
                "bit": 8,
                "description": "External Reset Length",
                "width": 4
              },
              "KEY": {
                "bit": 24,
                "description": "Password",
                "width": 8
              }
            }
          }
        },
        "SHDWC": {
          "instances": [
            {
              "name": "SHDWC",
              "base": "0xFFFFFE10"
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "Shutdown Control Register"
            },
            "MR": {
              "offset": "0x04",
              "size": 32,
              "description": "Shutdown Mode Register"
            },
            "SR": {
              "offset": "0x08",
              "size": 32,
              "description": "Shutdown Status Register"
            }
          },
          "bits": {
            "CR": {
              "SHDW": {
                "bit": 0,
                "description": "Shutdown Command"
              },
              "KEY": {
                "bit": 24,
                "description": "Password",
                "width": 8
              }
            },
            "MR": {
              "WKMODE0": {
                "bit": 0,
                "description": "Wake-up Mode 0",
                "width": 2
              },
              "CPTWK0": {
                "bit": 4,
                "description": "Counter on Wake-up 0",
                "width": 4
              },
              "RTCWKEN": {
                "bit": 17,
                "description": "Real-time Clock Wake-up Enable"
              }
            },
            "SR": {
              "WAKEUP0": {
                "bit": 0,
                "description": "Wake-up 0 Status"
              },
              "RTCWK": {
                "bit": 17,
                "description": "Real-time Clock Wake-up"
              }
            }
          }
        },
        "WDG": {
          "instances": [
            {
              "name": "WDT",
              "base": "0xFFFFFE40"
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "Control Register"
            },
            "MR": {
              "offset": "0x04",
              "size": 32,
              "description": "Mode Register"
            },
            "SR": {
              "offset": "0x08",
              "size": 32,
              "description": "Status Register"
            }
          },
          "bits": {
            "CR": {
              "WDRSTT": {
                "bit": 0,
                "description": "Watchdog Restart"
              },
              "KEY": {
                "bit": 24,
                "description": "Password",
                "width": 8
              }
            },
            "MR": {
              "WDV": {
                "bit": 0,
                "description": "Watchdog Counter Value",
                "width": 12
              },
              "WDFIEN": {
                "bit": 12,
                "description": "Watchdog Fault Interrupt Enable"
              },
              "WDRSTEN": {
                "bit": 13,
                "description": "Watchdog Reset Enable"
              },
              "WDRPROC": {
                "bit": 14,
                "description": "Watchdog Reset Processor"
              },
              "WDDIS": {
                "bit": 15,
                "description": "Watchdog Disable"
              },
              "WDD": {
                "bit": 16,
                "description": "Watchdog Delta Value",
                "width": 12
              },
              "WDDBGHLT": {
                "bit": 28,
                "description": "Watchdog Debug Halt"
              },
              "WDIDLEHLT": {
                "bit": 29,
                "description": "Watchdog Idle Halt"
              }
            },
            "SR": {
              "WDUNF": {
                "bit": 0,
                "description": "Watchdog Underflow"
              },
              "WDERR": {
                "bit": 1,
                "description": "Watchdog Error"
              }
            }
          }
        },
        "SCKC": {
          "instances": [
            {
              "name": "SCKC",
              "base": "0xFFFFFE50"
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "Slow Clock Configuration Register"
            }
          },
          "bits": {
            "CR": {
              "RCEN": {
                "bit": 0,
                "description": "Internal 32 kHz RC Oscillator"
              },
              "OSC32EN": {
                "bit": 1,
                "description": "32768 Hz Oscillator"
              },
              "OSC32BYP": {
                "bit": 2,
                "description": "32768Hz Oscillator Bypass"
              },
              "OSCSEL": {
                "bit": 3,
                "description": "Slow Clock Selector"
              }
            }
          }
        },
        "BSC": {
          "instances": [
            {
              "name": "BSC",
              "base": "0xFFFFFE54"
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "Boot Sequence Configuration Register"
            }
          },
          "bits": {
            "CR": {
              "BOOT": {
                "bit": 0,
                "description": "Boot media sequence",
                "width": 8
              },
              "BOOTKEY": {
                "bit": 16,
                "description": "valid key to write BSC_CR register; it needs to be written at the same time as the BOOT field.",
                "width": 16
              }
            }
          }
        },
        "GPBR": {
          "instances": [
            {
              "name": "GPBR",
              "base": "0xFFFFFE60"
            }
          ],
          "registers": {
            "GPBR[%s]": {
              "offset": "0x00",
              "size": 32,
              "description": "General Purpose Backup Register"
            }
          },
          "bits": {
            "GPBR[%s]": {
              "GPBR_VALUE": {
                "bit": 0,
                "description": "Value of GPBR x",
                "width": 32
              }
            }
          }
        },
        "RTC": {
          "instances": [
            {
              "name": "RTC",
              "base": "0xFFFFFEB0"
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "Control Register"
            },
            "MR": {
              "offset": "0x04",
              "size": 32,
              "description": "Mode Register"
            },
            "TIMR": {
              "offset": "0x08",
              "size": 32,
              "description": "Time Register"
            },
            "CALR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Calendar Register"
            },
            "TIMALR": {
              "offset": "0x10",
              "size": 32,
              "description": "Time Alarm Register"
            },
            "CALALR": {
              "offset": "0x14",
              "size": 32,
              "description": "Calendar Alarm Register"
            },
            "SR": {
              "offset": "0x18",
              "size": 32,
              "description": "Status Register"
            },
            "SCCR": {
              "offset": "0x1C",
              "size": 32,
              "description": "Status Clear Command Register"
            },
            "IER": {
              "offset": "0x20",
              "size": 32,
              "description": "Interrupt Enable Register"
            },
            "IDR": {
              "offset": "0x24",
              "size": 32,
              "description": "Interrupt Disable Register"
            },
            "IMR": {
              "offset": "0x28",
              "size": 32,
              "description": "Interrupt Mask Register"
            },
            "VER": {
              "offset": "0x2C",
              "size": 32,
              "description": "Valid Entry Register"
            }
          },
          "bits": {
            "CR": {
              "UPDTIM": {
                "bit": 0,
                "description": "Update Request Time Register"
              },
              "UPDCAL": {
                "bit": 1,
                "description": "Update Request Calendar Register"
              },
              "TIMEVSEL": {
                "bit": 8,
                "description": "Time Event Selection",
                "width": 2
              },
              "CALEVSEL": {
                "bit": 16,
                "description": "Calendar Event Selection",
                "width": 2
              }
            },
            "MR": {
              "HRMOD": {
                "bit": 0,
                "description": "12-/24-hour Mode"
              }
            },
            "TIMR": {
              "SEC": {
                "bit": 0,
                "description": "Current Second",
                "width": 7
              },
              "MIN": {
                "bit": 8,
                "description": "Current Minute",
                "width": 7
              },
              "HOUR": {
                "bit": 16,
                "description": "Current Hour",
                "width": 6
              },
              "AMPM": {
                "bit": 22,
                "description": "Ante Meridiem Post Meridiem Indicator"
              }
            },
            "CALR": {
              "CENT": {
                "bit": 0,
                "description": "Current Century",
                "width": 7
              },
              "YEAR": {
                "bit": 8,
                "description": "Current Year",
                "width": 8
              },
              "MONTH": {
                "bit": 16,
                "description": "Current Month",
                "width": 5
              },
              "DAY": {
                "bit": 21,
                "description": "Current Day in Current Week",
                "width": 3
              },
              "DATE": {
                "bit": 24,
                "description": "Current Day in Current Month",
                "width": 6
              }
            },
            "TIMALR": {
              "SEC": {
                "bit": 0,
                "description": "Second Alarm",
                "width": 7
              },
              "SECEN": {
                "bit": 7,
                "description": "Second Alarm Enable"
              },
              "MIN": {
                "bit": 8,
                "description": "Minute Alarm",
                "width": 7
              },
              "MINEN": {
                "bit": 15,
                "description": "Minute Alarm Enable"
              },
              "HOUR": {
                "bit": 16,
                "description": "Hour Alarm",
                "width": 6
              },
              "AMPM": {
                "bit": 22,
                "description": "AM/PM Indicator"
              },
              "HOUREN": {
                "bit": 23,
                "description": "Hour Alarm Enable"
              }
            },
            "CALALR": {
              "MONTH": {
                "bit": 16,
                "description": "Month Alarm",
                "width": 5
              },
              "MTHEN": {
                "bit": 23,
                "description": "Month Alarm Enable"
              },
              "DATE": {
                "bit": 24,
                "description": "Date Alarm",
                "width": 6
              },
              "DATEEN": {
                "bit": 31,
                "description": "Date Alarm Enable"
              }
            },
            "SR": {
              "ACKUPD": {
                "bit": 0,
                "description": "Acknowledge for Update"
              },
              "ALARM": {
                "bit": 1,
                "description": "Alarm Flag"
              },
              "SEC": {
                "bit": 2,
                "description": "Second Event"
              },
              "TIMEV": {
                "bit": 3,
                "description": "Time Event"
              },
              "CALEV": {
                "bit": 4,
                "description": "Calendar Event"
              }
            },
            "SCCR": {
              "ACKCLR": {
                "bit": 0,
                "description": "Acknowledge Clear"
              },
              "ALRCLR": {
                "bit": 1,
                "description": "Alarm Clear"
              },
              "SECCLR": {
                "bit": 2,
                "description": "Second Clear"
              },
              "TIMCLR": {
                "bit": 3,
                "description": "Time Clear"
              },
              "CALCLR": {
                "bit": 4,
                "description": "Calendar Clear"
              }
            },
            "IER": {
              "ACKEN": {
                "bit": 0,
                "description": "Acknowledge Update Interrupt Enable"
              },
              "ALREN": {
                "bit": 1,
                "description": "Alarm Interrupt Enable"
              },
              "SECEN": {
                "bit": 2,
                "description": "Second Event Interrupt Enable"
              },
              "TIMEN": {
                "bit": 3,
                "description": "Time Event Interrupt Enable"
              },
              "CALEN": {
                "bit": 4,
                "description": "Calendar Event Interrupt Enable"
              }
            },
            "IDR": {
              "ACKDIS": {
                "bit": 0,
                "description": "Acknowledge Update Interrupt Disable"
              },
              "ALRDIS": {
                "bit": 1,
                "description": "Alarm Interrupt Disable"
              },
              "SECDIS": {
                "bit": 2,
                "description": "Second Event Interrupt Disable"
              },
              "TIMDIS": {
                "bit": 3,
                "description": "Time Event Interrupt Disable"
              },
              "CALDIS": {
                "bit": 4,
                "description": "Calendar Event Interrupt Disable"
              }
            },
            "IMR": {
              "ACK": {
                "bit": 0,
                "description": "Acknowledge Update Interrupt Mask"
              },
              "ALR": {
                "bit": 1,
                "description": "Alarm Interrupt Mask"
              },
              "SEC": {
                "bit": 2,
                "description": "Second Event Interrupt Mask"
              },
              "TIM": {
                "bit": 3,
                "description": "Time Event Interrupt Mask"
              },
              "CAL": {
                "bit": 4,
                "description": "Calendar Event Interrupt Mask"
              }
            },
            "VER": {
              "NVTIM": {
                "bit": 0,
                "description": "Non-valid Time"
              },
              "NVCAL": {
                "bit": 1,
                "description": "Non-valid Calendar"
              },
              "NVTIMALR": {
                "bit": 2,
                "description": "Non-valid Time Alarm"
              },
              "NVCALALR": {
                "bit": 3,
                "description": "Non-valid Calendar Alarm"
              }
            }
          }
        }
      },
      "interrupts": {
        "count": 65,
        "vectors": [
          {
            "number": 0,
            "name": "Initial_SP"
          },
          {
            "number": 1,
            "name": "Reset_Handler"
          },
          {
            "number": 2,
            "name": "NMI_Handler"
          },
          {
            "number": 3,
            "name": "HardFault_Handler"
          },
          {
            "number": 4,
            "name": "MemManage_Handler"
          },
          {
            "number": 5,
            "name": "BusFault_Handler"
          },
          {
            "number": 6,
            "name": "UsageFault_Handler"
          },
          {
            "number": 11,
            "name": "SVC_Handler"
          },
          {
            "number": 12,
            "name": "DebugMon_Handler"
          },
          {
            "number": 14,
            "name": "PendSV_Handler"
          },
          {
            "number": 15,
            "name": "SysTick_Handler"
          },
          {
            "number": 16,
            "name": "FIQ_IRQHandler"
          },
          {
            "number": 17,
            "name": "PMC_IRQHandler"
          },
          {
            "number": 18,
            "name": "DBGU_IRQHandler"
          },
          {
            "number": 22,
            "name": "PIOA_IRQHandler"
          },
          {
            "number": 23,
            "name": "PIOB_IRQHandler"
          },
          {
            "number": 24,
            "name": "PIOC_IRQHandler"
          },
          {
            "number": 25,
            "name": "PIOD_IRQHandler"
          },
          {
            "number": 26,
            "name": "PIOE_IRQHandler"
          },
          {
            "number": 27,
            "name": "SMD_IRQHandler"
          },
          {
            "number": 28,
            "name": "USART0_IRQHandler"
          },
          {
            "number": 29,
            "name": "USART1_IRQHandler"
          },
          {
            "number": 30,
            "name": "USART2_IRQHandler"
          },
          {
            "number": 31,
            "name": "USART3_IRQHandler"
          },
          {
            "number": 32,
            "name": "UART0_IRQHandler"
          },
          {
            "number": 33,
            "name": "UART1_IRQHandler"
          },
          {
            "number": 34,
            "name": "TWI0_IRQHandler"
          },
          {
            "number": 35,
            "name": "TWI1_IRQHandler"
          },
          {
            "number": 36,
            "name": "TWI2_IRQHandler"
          },
          {
            "number": 37,
            "name": "HSMCI0_IRQHandler"
          },
          {
            "number": 38,
            "name": "HSMCI1_IRQHandler"
          },
          {
            "number": 39,
            "name": "HSMCI2_IRQHandler"
          },
          {
            "number": 40,
            "name": "SPI0_IRQHandler"
          },
          {
            "number": 41,
            "name": "SPI1_IRQHandler"
          },
          {
            "number": 42,
            "name": "TC0_IRQHandler"
          },
          {
            "number": 43,
            "name": "TC1_IRQHandler"
          },
          {
            "number": 44,
            "name": "PWM_IRQHandler"
          },
          {
            "number": 45,
            "name": "ADC_IRQHandler"
          },
          {
            "number": 46,
            "name": "DMAC0_IRQHandler"
          },
          {
            "number": 47,
            "name": "DMAC1_IRQHandler"
          },
          {
            "number": 49,
            "name": "UDPHS_IRQHandler"
          },
          {
            "number": 50,
            "name": "GMAC_IRQHandler"
          },
          {
            "number": 51,
            "name": "EMAC_IRQHandler"
          },
          {
            "number": 53,
            "name": "ISI_IRQHandler"
          },
          {
            "number": 54,
            "name": "SSC0_IRQHandler"
          },
          {
            "number": 55,
            "name": "SSC1_IRQHandler"
          },
          {
            "number": 56,
            "name": "CAN0_IRQHandler"
          },
          {
            "number": 57,
            "name": "CAN1_IRQHandler"
          },
          {
            "number": 61,
            "name": "TRNG_IRQHandler"
          },
          {
            "number": 63,
            "name": "IRQ_IRQHandler"
          },
          {
            "number": 64,
            "name": "FUSE_IRQHandler"
          }
        ]
      }
    }
  }
}