<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab_fsm_demo.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="lab_fsm_demo.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="lab_fsm_demo.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="lab_fsm_demo.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="lab_fsm_demo.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="lab_fsm_demo.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="lab_fsm_demo.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="lab_fsm_demo.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="lab_fsm_demo.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="lab_fsm_demo.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="lab_fsm_demo.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="lab_fsm_demo.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="lab_fsm_demo.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="lab_fsm_demo.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lab_fsm_demo.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="lab_fsm_demo.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="lab_fsm_demo.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="lab_fsm_demo.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="lab_fsm_demo.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="lab_fsm_demo.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="lab_fsm_demo.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="lab_fsm_demo.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="lab_fsm_demo.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="lab_fsm_demo.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="lab_fsm_demo_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="lab_fsm_demo_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="lab_fsm_demo_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="lab_fsm_demo_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="lab_fsm_demo_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="lab_fsm_demo_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab_fsm_demo_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab_fsm_demo_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="lab_fsm_demo_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="lab_fsm_demo_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab_fsm_demo_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="lab_fsm_demo_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="lab_fsm_demo_summary.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lab_fsm_demo_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="lab_fsm_demo_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="lab_fsm_demo_tb_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lab_fsm_demo_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="lab_fsm_demo_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab_fsm_demo_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1601722117" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1601722117">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1601828299" xil_pn:in_ck="-1918637533561176532" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1601828299">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="beep_driver.vhd"/>
      <outfile xil_pn:name="control_fsm.vhd"/>
      <outfile xil_pn:name="hexled_driver.vhd"/>
      <outfile xil_pn:name="kxx_s_box.vhd"/>
      <outfile xil_pn:name="lab_fsm_demo.vhd"/>
      <outfile xil_pn:name="lab_fsm_demo_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1601722122" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-8342901695300788099" xil_pn:start_ts="1601722122">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1601722122" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-102308801092759813" xil_pn:start_ts="1601722122">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1601722122" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="9064249128713244889" xil_pn:start_ts="1601722122">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1601828299" xil_pn:in_ck="-1918637533561176532" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1601828299">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="beep_driver.vhd"/>
      <outfile xil_pn:name="control_fsm.vhd"/>
      <outfile xil_pn:name="hexled_driver.vhd"/>
      <outfile xil_pn:name="kxx_s_box.vhd"/>
      <outfile xil_pn:name="lab_fsm_demo.vhd"/>
      <outfile xil_pn:name="lab_fsm_demo_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1601828311" xil_pn:in_ck="-1918637533561176532" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-2631760404104692608" xil_pn:start_ts="1601828299">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="lab_fsm_demo_tb_beh.prj"/>
      <outfile xil_pn:name="lab_fsm_demo_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1601828311" xil_pn:in_ck="1559397816041227516" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="7355140268126933709" xil_pn:start_ts="1601828311">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="lab_fsm_demo_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1601713621" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1601713621">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1601713621" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3154736804339631377" xil_pn:start_ts="1601713621">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1601713621" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="9064249128713244889" xil_pn:start_ts="1601713621">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1601713621" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1601713621">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1601713621" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="1889891041877970259" xil_pn:start_ts="1601713621">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1601713621" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745411629038" xil_pn:start_ts="1601713621">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1601713621" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-3103774273060918301" xil_pn:start_ts="1601713621">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1601851752" xil_pn:in_ck="7382184859123114767" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-3553945238989917838" xil_pn:start_ts="1601851729">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="lab_fsm_demo.lso"/>
      <outfile xil_pn:name="lab_fsm_demo.ngc"/>
      <outfile xil_pn:name="lab_fsm_demo.ngr"/>
      <outfile xil_pn:name="lab_fsm_demo.prj"/>
      <outfile xil_pn:name="lab_fsm_demo.stx"/>
      <outfile xil_pn:name="lab_fsm_demo.syr"/>
      <outfile xil_pn:name="lab_fsm_demo.xst"/>
      <outfile xil_pn:name="lab_fsm_demo_tb_beh.prj"/>
      <outfile xil_pn:name="lab_fsm_demo_tb_stx_beh.prj"/>
      <outfile xil_pn:name="lab_fsm_demo_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1601724941" xil_pn:in_ck="-2168189740502314307" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1737973367368439336" xil_pn:start_ts="1601724941">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1601851763" xil_pn:in_ck="-1606116553314475045" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-7485585546515003804" xil_pn:start_ts="1601851752">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="lab_fsm_demo.bld"/>
      <outfile xil_pn:name="lab_fsm_demo.ngd"/>
      <outfile xil_pn:name="lab_fsm_demo_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1601851787" xil_pn:in_ck="-8533064691419894148" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="111412226054857016" xil_pn:start_ts="1601851763">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="lab_fsm_demo.pcf"/>
      <outfile xil_pn:name="lab_fsm_demo_map.map"/>
      <outfile xil_pn:name="lab_fsm_demo_map.mrp"/>
      <outfile xil_pn:name="lab_fsm_demo_map.ncd"/>
      <outfile xil_pn:name="lab_fsm_demo_map.ngm"/>
      <outfile xil_pn:name="lab_fsm_demo_map.xrpt"/>
      <outfile xil_pn:name="lab_fsm_demo_summary.xml"/>
      <outfile xil_pn:name="lab_fsm_demo_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1601851803" xil_pn:in_ck="2944356859694444213" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1601851787">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="lab_fsm_demo.ncd"/>
      <outfile xil_pn:name="lab_fsm_demo.pad"/>
      <outfile xil_pn:name="lab_fsm_demo.par"/>
      <outfile xil_pn:name="lab_fsm_demo.ptwx"/>
      <outfile xil_pn:name="lab_fsm_demo.unroutes"/>
      <outfile xil_pn:name="lab_fsm_demo.xpi"/>
      <outfile xil_pn:name="lab_fsm_demo_pad.csv"/>
      <outfile xil_pn:name="lab_fsm_demo_pad.txt"/>
      <outfile xil_pn:name="lab_fsm_demo_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1601851907" xil_pn:in_ck="5487892440378026459" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1601851896">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="lab_fsm_demo.bgn"/>
      <outfile xil_pn:name="lab_fsm_demo.bit"/>
      <outfile xil_pn:name="lab_fsm_demo.drc"/>
      <outfile xil_pn:name="lab_fsm_demo.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1601851650" xil_pn:in_ck="5487892440378013605" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1601851642">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1601851803" xil_pn:in_ck="1933629926727398264" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1601851796">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="lab_fsm_demo.twr"/>
      <outfile xil_pn:name="lab_fsm_demo.twx"/>
    </transform>
  </transforms>

</generated_project>
