Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed May 26 08:44:12 2021
| Host         : LAPTOP-GSKICBGM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file dig_clock_timing_summary_routed.rpt -pb dig_clock_timing_summary_routed.pb -rpx dig_clock_timing_summary_routed.rpx -warn_on_violation
| Design       : dig_clock
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: U5/an_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U5/an_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U5/an_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U5/an_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.584        0.000                      0                   48        0.259        0.000                      0                   48       19.500        0.000                       0                    45  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        35.584        0.000                      0                   48        0.259        0.000                      0                   48       19.500        0.000                       0                    45  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       35.584ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.584ns  (required time - arrival time)
  Source:                 U0/r_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U0/r_cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.368ns  (logic 0.890ns (20.375%)  route 3.478ns (79.625%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 44.860 - 40.000 ) 
    Source Clock Delay      (SCD):    5.164ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.452    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.548 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.616     5.164    U0/sys_clk_IBUF_BUFG
    SLICE_X2Y66          FDRE                                         r  U0/r_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.518     5.682 f  U0/r_cnt_reg[5]/Q
                         net (fo=2, routed)           0.819     6.501    U0/r_cnt[5]
    SLICE_X2Y66          LUT4 (Prop_lut4_I0_O)        0.124     6.625 r  U0/r_cnt[31]_i_10/O
                         net (fo=1, routed)           0.427     7.052    U0/r_cnt[31]_i_10_n_0
    SLICE_X2Y65          LUT5 (Prop_lut5_I4_O)        0.124     7.176 r  U0/r_cnt[31]_i_5/O
                         net (fo=32, routed)          2.232     9.408    U0/r_cnt[31]_i_5_n_0
    SLICE_X4Y71          LUT5 (Prop_lut5_I2_O)        0.124     9.532 r  U0/r_cnt[31]_i_2/O
                         net (fo=1, routed)           0.000     9.532    U0/r_cnt_0[31]
    SLICE_X4Y71          FDRE                                         r  U0/r_cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    F5                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.277    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.368 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.492    44.860    U0/sys_clk_IBUF_BUFG
    SLICE_X4Y71          FDRE                                         r  U0/r_cnt_reg[31]/C
                         clock pessimism              0.259    45.119    
                         clock uncertainty           -0.035    45.084    
    SLICE_X4Y71          FDRE (Setup_fdre_C_D)        0.032    45.116    U0/r_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         45.116    
                         arrival time                          -9.532    
  -------------------------------------------------------------------
                         slack                                 35.584    

Slack (MET) :             35.584ns  (required time - arrival time)
  Source:                 U0/r_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U0/r_cnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.367ns  (logic 0.890ns (20.381%)  route 3.477ns (79.619%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 44.860 - 40.000 ) 
    Source Clock Delay      (SCD):    5.164ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.452    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.548 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.616     5.164    U0/sys_clk_IBUF_BUFG
    SLICE_X2Y66          FDRE                                         r  U0/r_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.518     5.682 f  U0/r_cnt_reg[5]/Q
                         net (fo=2, routed)           0.819     6.501    U0/r_cnt[5]
    SLICE_X2Y66          LUT4 (Prop_lut4_I0_O)        0.124     6.625 r  U0/r_cnt[31]_i_10/O
                         net (fo=1, routed)           0.427     7.052    U0/r_cnt[31]_i_10_n_0
    SLICE_X2Y65          LUT5 (Prop_lut5_I4_O)        0.124     7.176 r  U0/r_cnt[31]_i_5/O
                         net (fo=32, routed)          2.230     9.407    U0/r_cnt[31]_i_5_n_0
    SLICE_X4Y71          LUT5 (Prop_lut5_I2_O)        0.124     9.531 r  U0/r_cnt[29]_i_1/O
                         net (fo=1, routed)           0.000     9.531    U0/r_cnt_0[29]
    SLICE_X4Y71          FDRE                                         r  U0/r_cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    F5                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.277    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.368 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.492    44.860    U0/sys_clk_IBUF_BUFG
    SLICE_X4Y71          FDRE                                         r  U0/r_cnt_reg[29]/C
                         clock pessimism              0.259    45.119    
                         clock uncertainty           -0.035    45.084    
    SLICE_X4Y71          FDRE (Setup_fdre_C_D)        0.031    45.115    U0/r_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         45.115    
                         arrival time                          -9.531    
  -------------------------------------------------------------------
                         slack                                 35.584    

Slack (MET) :             35.796ns  (required time - arrival time)
  Source:                 U0/r_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U0/r_cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 0.890ns (21.421%)  route 3.265ns (78.579%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 44.860 - 40.000 ) 
    Source Clock Delay      (SCD):    5.164ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.452    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.548 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.616     5.164    U0/sys_clk_IBUF_BUFG
    SLICE_X2Y66          FDRE                                         r  U0/r_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.518     5.682 f  U0/r_cnt_reg[5]/Q
                         net (fo=2, routed)           0.819     6.501    U0/r_cnt[5]
    SLICE_X2Y66          LUT4 (Prop_lut4_I0_O)        0.124     6.625 r  U0/r_cnt[31]_i_10/O
                         net (fo=1, routed)           0.427     7.052    U0/r_cnt[31]_i_10_n_0
    SLICE_X2Y65          LUT5 (Prop_lut5_I4_O)        0.124     7.176 r  U0/r_cnt[31]_i_5/O
                         net (fo=32, routed)          2.019     9.195    U0/r_cnt[31]_i_5_n_0
    SLICE_X4Y71          LUT5 (Prop_lut5_I2_O)        0.124     9.319 r  U0/r_cnt[28]_i_1/O
                         net (fo=1, routed)           0.000     9.319    U0/r_cnt_0[28]
    SLICE_X4Y71          FDRE                                         r  U0/r_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    F5                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.277    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.368 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.492    44.860    U0/sys_clk_IBUF_BUFG
    SLICE_X4Y71          FDRE                                         r  U0/r_cnt_reg[28]/C
                         clock pessimism              0.259    45.119    
                         clock uncertainty           -0.035    45.084    
    SLICE_X4Y71          FDRE (Setup_fdre_C_D)        0.031    45.115    U0/r_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         45.115    
                         arrival time                          -9.319    
  -------------------------------------------------------------------
                         slack                                 35.796    

Slack (MET) :             35.797ns  (required time - arrival time)
  Source:                 U0/r_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U0/clkAfterEn_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.152ns  (logic 0.890ns (21.435%)  route 3.262ns (78.565%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 44.860 - 40.000 ) 
    Source Clock Delay      (SCD):    5.164ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.452    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.548 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.616     5.164    U0/sys_clk_IBUF_BUFG
    SLICE_X2Y66          FDRE                                         r  U0/r_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.518     5.682 r  U0/r_cnt_reg[5]/Q
                         net (fo=2, routed)           0.819     6.501    U0/r_cnt[5]
    SLICE_X2Y66          LUT4 (Prop_lut4_I0_O)        0.124     6.625 f  U0/r_cnt[31]_i_10/O
                         net (fo=1, routed)           0.427     7.052    U0/r_cnt[31]_i_10_n_0
    SLICE_X2Y65          LUT5 (Prop_lut5_I4_O)        0.124     7.176 f  U0/r_cnt[31]_i_5/O
                         net (fo=32, routed)          2.016     9.192    U0/r_cnt[31]_i_5_n_0
    SLICE_X4Y71          LUT4 (Prop_lut4_I2_O)        0.124     9.316 r  U0/clkAfterEn_i_1/O
                         net (fo=1, routed)           0.000     9.316    U0/clkAfterEn
    SLICE_X4Y71          FDRE                                         r  U0/clkAfterEn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    F5                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.277    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.368 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.492    44.860    U0/sys_clk_IBUF_BUFG
    SLICE_X4Y71          FDRE                                         r  U0/clkAfterEn_reg/C
                         clock pessimism              0.259    45.119    
                         clock uncertainty           -0.035    45.084    
    SLICE_X4Y71          FDRE (Setup_fdre_C_D)        0.029    45.113    U0/clkAfterEn_reg
  -------------------------------------------------------------------
                         required time                         45.113    
                         arrival time                          -9.316    
  -------------------------------------------------------------------
                         slack                                 35.797    

Slack (MET) :             35.815ns  (required time - arrival time)
  Source:                 U0/r_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U0/r_cnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 0.918ns (21.961%)  route 3.262ns (78.039%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 44.860 - 40.000 ) 
    Source Clock Delay      (SCD):    5.164ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.452    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.548 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.616     5.164    U0/sys_clk_IBUF_BUFG
    SLICE_X2Y66          FDRE                                         r  U0/r_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.518     5.682 f  U0/r_cnt_reg[5]/Q
                         net (fo=2, routed)           0.819     6.501    U0/r_cnt[5]
    SLICE_X2Y66          LUT4 (Prop_lut4_I0_O)        0.124     6.625 r  U0/r_cnt[31]_i_10/O
                         net (fo=1, routed)           0.427     7.052    U0/r_cnt[31]_i_10_n_0
    SLICE_X2Y65          LUT5 (Prop_lut5_I4_O)        0.124     7.176 r  U0/r_cnt[31]_i_5/O
                         net (fo=32, routed)          2.016     9.192    U0/r_cnt[31]_i_5_n_0
    SLICE_X4Y71          LUT5 (Prop_lut5_I2_O)        0.152     9.344 r  U0/r_cnt[30]_i_1/O
                         net (fo=1, routed)           0.000     9.344    U0/r_cnt_0[30]
    SLICE_X4Y71          FDRE                                         r  U0/r_cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    F5                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.277    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.368 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.492    44.860    U0/sys_clk_IBUF_BUFG
    SLICE_X4Y71          FDRE                                         r  U0/r_cnt_reg[30]/C
                         clock pessimism              0.259    45.119    
                         clock uncertainty           -0.035    45.084    
    SLICE_X4Y71          FDRE (Setup_fdre_C_D)        0.075    45.159    U0/r_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         45.159    
                         arrival time                          -9.344    
  -------------------------------------------------------------------
                         slack                                 35.815    

Slack (MET) :             35.875ns  (required time - arrival time)
  Source:                 U0/r_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U0/r_cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.138ns  (logic 0.890ns (21.509%)  route 3.248ns (78.491%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 44.862 - 40.000 ) 
    Source Clock Delay      (SCD):    5.164ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.452    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.548 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.616     5.164    U0/sys_clk_IBUF_BUFG
    SLICE_X2Y66          FDRE                                         r  U0/r_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.518     5.682 f  U0/r_cnt_reg[5]/Q
                         net (fo=2, routed)           0.819     6.501    U0/r_cnt[5]
    SLICE_X2Y66          LUT4 (Prop_lut4_I0_O)        0.124     6.625 r  U0/r_cnt[31]_i_10/O
                         net (fo=1, routed)           0.427     7.052    U0/r_cnt[31]_i_10_n_0
    SLICE_X2Y65          LUT5 (Prop_lut5_I4_O)        0.124     7.176 r  U0/r_cnt[31]_i_5/O
                         net (fo=32, routed)          2.002     9.178    U0/r_cnt[31]_i_5_n_0
    SLICE_X2Y71          LUT5 (Prop_lut5_I2_O)        0.124     9.302 r  U0/r_cnt[25]_i_1/O
                         net (fo=1, routed)           0.000     9.302    U0/r_cnt_0[25]
    SLICE_X2Y71          FDRE                                         r  U0/r_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    F5                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.277    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.368 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.494    44.862    U0/sys_clk_IBUF_BUFG
    SLICE_X2Y71          FDRE                                         r  U0/r_cnt_reg[25]/C
                         clock pessimism              0.273    45.135    
                         clock uncertainty           -0.035    45.100    
    SLICE_X2Y71          FDRE (Setup_fdre_C_D)        0.077    45.177    U0/r_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         45.177    
                         arrival time                          -9.302    
  -------------------------------------------------------------------
                         slack                                 35.875    

Slack (MET) :             36.048ns  (required time - arrival time)
  Source:                 U0/r_cnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U0/r_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.968ns  (logic 0.966ns (24.346%)  route 3.002ns (75.654%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 44.868 - 40.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.452    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.548 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.607     5.155    U0/sys_clk_IBUF_BUFG
    SLICE_X4Y71          FDRE                                         r  U0/r_cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.419     5.574 r  U0/r_cnt_reg[30]/Q
                         net (fo=2, routed)           0.701     6.275    U0/r_cnt[30]
    SLICE_X5Y71          LUT4 (Prop_lut4_I3_O)        0.299     6.574 r  U0/r_cnt[31]_i_9/O
                         net (fo=1, routed)           0.448     7.023    U0/r_cnt[31]_i_9_n_0
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.124     7.147 r  U0/r_cnt[31]_i_4/O
                         net (fo=32, routed)          1.852     8.999    U0/r_cnt[31]_i_4_n_0
    SLICE_X2Y65          LUT5 (Prop_lut5_I1_O)        0.124     9.123 r  U0/r_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     9.123    U0/r_cnt_0[4]
    SLICE_X2Y65          FDRE                                         r  U0/r_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    F5                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.277    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.368 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.500    44.868    U0/sys_clk_IBUF_BUFG
    SLICE_X2Y65          FDRE                                         r  U0/r_cnt_reg[4]/C
                         clock pessimism              0.259    45.127    
                         clock uncertainty           -0.035    45.092    
    SLICE_X2Y65          FDRE (Setup_fdre_C_D)        0.079    45.171    U0/r_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         45.171    
                         arrival time                          -9.123    
  -------------------------------------------------------------------
                         slack                                 36.048    

Slack (MET) :             36.091ns  (required time - arrival time)
  Source:                 U0/r_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U0/r_cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 0.890ns (22.670%)  route 3.036ns (77.330%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 44.862 - 40.000 ) 
    Source Clock Delay      (SCD):    5.164ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.452    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.548 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.616     5.164    U0/sys_clk_IBUF_BUFG
    SLICE_X2Y66          FDRE                                         r  U0/r_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.518     5.682 f  U0/r_cnt_reg[5]/Q
                         net (fo=2, routed)           0.819     6.501    U0/r_cnt[5]
    SLICE_X2Y66          LUT4 (Prop_lut4_I0_O)        0.124     6.625 r  U0/r_cnt[31]_i_10/O
                         net (fo=1, routed)           0.427     7.052    U0/r_cnt[31]_i_10_n_0
    SLICE_X2Y65          LUT5 (Prop_lut5_I4_O)        0.124     7.176 r  U0/r_cnt[31]_i_5/O
                         net (fo=32, routed)          1.790     8.966    U0/r_cnt[31]_i_5_n_0
    SLICE_X2Y71          LUT5 (Prop_lut5_I2_O)        0.124     9.090 r  U0/r_cnt[26]_i_1/O
                         net (fo=1, routed)           0.000     9.090    U0/r_cnt_0[26]
    SLICE_X2Y71          FDRE                                         r  U0/r_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    F5                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.277    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.368 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.494    44.862    U0/sys_clk_IBUF_BUFG
    SLICE_X2Y71          FDRE                                         r  U0/r_cnt_reg[26]/C
                         clock pessimism              0.273    45.135    
                         clock uncertainty           -0.035    45.100    
    SLICE_X2Y71          FDRE (Setup_fdre_C_D)        0.081    45.181    U0/r_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         45.181    
                         arrival time                          -9.090    
  -------------------------------------------------------------------
                         slack                                 36.091    

Slack (MET) :             36.187ns  (required time - arrival time)
  Source:                 U0/r_cnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U0/r_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 0.966ns (25.490%)  route 2.824ns (74.510%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 44.866 - 40.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.452    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.548 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.607     5.155    U0/sys_clk_IBUF_BUFG
    SLICE_X4Y71          FDRE                                         r  U0/r_cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.419     5.574 r  U0/r_cnt_reg[30]/Q
                         net (fo=2, routed)           0.701     6.275    U0/r_cnt[30]
    SLICE_X5Y71          LUT4 (Prop_lut4_I3_O)        0.299     6.574 r  U0/r_cnt[31]_i_9/O
                         net (fo=1, routed)           0.448     7.023    U0/r_cnt[31]_i_9_n_0
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.124     7.147 r  U0/r_cnt[31]_i_4/O
                         net (fo=32, routed)          1.674     8.821    U0/r_cnt[31]_i_4_n_0
    SLICE_X4Y65          LUT5 (Prop_lut5_I1_O)        0.124     8.945 r  U0/r_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     8.945    U0/r_cnt_0[1]
    SLICE_X4Y65          FDRE                                         r  U0/r_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    F5                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.277    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.368 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.498    44.866    U0/sys_clk_IBUF_BUFG
    SLICE_X4Y65          FDRE                                         r  U0/r_cnt_reg[1]/C
                         clock pessimism              0.272    45.138    
                         clock uncertainty           -0.035    45.103    
    SLICE_X4Y65          FDRE (Setup_fdre_C_D)        0.029    45.132    U0/r_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         45.132    
                         arrival time                          -8.945    
  -------------------------------------------------------------------
                         slack                                 36.187    

Slack (MET) :             36.195ns  (required time - arrival time)
  Source:                 U0/r_cnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U0/r_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.819ns  (logic 0.966ns (25.295%)  route 2.853ns (74.705%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 44.868 - 40.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.452    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.548 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.607     5.155    U0/sys_clk_IBUF_BUFG
    SLICE_X4Y71          FDRE                                         r  U0/r_cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.419     5.574 r  U0/r_cnt_reg[30]/Q
                         net (fo=2, routed)           0.701     6.275    U0/r_cnt[30]
    SLICE_X5Y71          LUT4 (Prop_lut4_I3_O)        0.299     6.574 r  U0/r_cnt[31]_i_9/O
                         net (fo=1, routed)           0.448     7.023    U0/r_cnt[31]_i_9_n_0
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.124     7.147 r  U0/r_cnt[31]_i_4/O
                         net (fo=32, routed)          1.703     8.850    U0/r_cnt[31]_i_4_n_0
    SLICE_X2Y65          LUT5 (Prop_lut5_I1_O)        0.124     8.974 r  U0/r_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     8.974    U0/r_cnt_0[2]
    SLICE_X2Y65          FDRE                                         r  U0/r_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    F5                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.277    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.368 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.500    44.868    U0/sys_clk_IBUF_BUFG
    SLICE_X2Y65          FDRE                                         r  U0/r_cnt_reg[2]/C
                         clock pessimism              0.259    45.127    
                         clock uncertainty           -0.035    45.092    
    SLICE_X2Y65          FDRE (Setup_fdre_C_D)        0.077    45.169    U0/r_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         45.169    
                         arrival time                          -8.974    
  -------------------------------------------------------------------
                         slack                                 36.195    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 U2/sec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U2/sec_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.184ns (50.222%)  route 0.182ns (49.778%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.581     1.491    U2/sys_clk_IBUF_BUFG
    SLICE_X1Y72          FDRE                                         r  U2/sec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.141     1.632 r  U2/sec_reg[0]/Q
                         net (fo=9, routed)           0.182     1.814    U2/sec[0]
    SLICE_X1Y72          LUT5 (Prop_lut5_I2_O)        0.043     1.857 r  U2/sec[3]_i_1/O
                         net (fo=1, routed)           0.000     1.857    U2/sec[3]_i_1_n_0
    SLICE_X1Y72          FDRE                                         r  U2/sec_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.849     2.003    U2/sys_clk_IBUF_BUFG
    SLICE_X1Y72          FDRE                                         r  U2/sec_reg[3]/C
                         clock pessimism             -0.512     1.491    
    SLICE_X1Y72          FDRE (Hold_fdre_C_D)         0.107     1.598    U2/sec_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 U2/sec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U2/sec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.492%)  route 0.182ns (49.508%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.581     1.491    U2/sys_clk_IBUF_BUFG
    SLICE_X1Y72          FDRE                                         r  U2/sec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.141     1.632 r  U2/sec_reg[0]/Q
                         net (fo=9, routed)           0.182     1.814    U2/sec[0]
    SLICE_X1Y72          LUT4 (Prop_lut4_I1_O)        0.045     1.859 r  U2/sec[2]_i_1/O
                         net (fo=1, routed)           0.000     1.859    U2/sec[2]_i_1_n_0
    SLICE_X1Y72          FDRE                                         r  U2/sec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.849     2.003    U2/sys_clk_IBUF_BUFG
    SLICE_X1Y72          FDRE                                         r  U2/sec_reg[2]/C
                         clock pessimism             -0.512     1.491    
    SLICE_X1Y72          FDRE (Hold_fdre_C_D)         0.092     1.583    U2/sec_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 U2/sec_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U2/sec_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.712%)  route 0.196ns (51.288%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.581     1.491    U2/sys_clk_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  U2/sec_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.141     1.632 r  U2/sec_reg[7]/Q
                         net (fo=9, routed)           0.196     1.828    U2/sec[6]
    SLICE_X0Y71          LUT2 (Prop_lut2_I0_O)        0.045     1.873 r  U2/sec[7]_i_1/O
                         net (fo=1, routed)           0.000     1.873    U2/sec[7]_i_1_n_0
    SLICE_X0Y71          FDRE                                         r  U2/sec_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.850     2.004    U2/sys_clk_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  U2/sec_reg[7]/C
                         clock pessimism             -0.513     1.491    
    SLICE_X0Y71          FDRE (Hold_fdre_C_D)         0.091     1.582    U2/sec_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 U2/sec_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U2/sec_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.859%)  route 0.203ns (52.141%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.581     1.491    U2/sys_clk_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  U2/sec_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.141     1.632 r  U2/sec_reg[5]/Q
                         net (fo=8, routed)           0.203     1.835    U2/sec[5]
    SLICE_X1Y71          LUT6 (Prop_lut6_I5_O)        0.045     1.880 r  U2/sec[5]_i_2/O
                         net (fo=1, routed)           0.000     1.880    U2/sec[5]_i_2_n_0
    SLICE_X1Y71          FDRE                                         r  U2/sec_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.850     2.004    U2/sys_clk_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  U2/sec_reg[5]/C
                         clock pessimism             -0.513     1.491    
    SLICE_X1Y71          FDRE (Hold_fdre_C_D)         0.091     1.582    U2/sec_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 U5/an_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U5/an_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.165%)  route 0.219ns (60.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.581     1.491    U5/CLK
    SLICE_X3Y72          FDSE                                         r  U5/an_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDSE (Prop_fdse_C_Q)         0.141     1.632 r  U5/an_reg[0]/Q
                         net (fo=7, routed)           0.219     1.851    U5/an_reg[0]_0[0]
    SLICE_X3Y72          FDRE                                         r  U5/an_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.849     2.003    U5/CLK
    SLICE_X3Y72          FDRE                                         r  U5/an_reg[1]/C
                         clock pessimism             -0.512     1.491    
    SLICE_X3Y72          FDRE (Hold_fdre_C_D)         0.061     1.552    U5/an_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 U0/clkAfterEn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U5/an_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.504%)  route 0.176ns (55.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.579     1.489    U0/sys_clk_IBUF_BUFG
    SLICE_X4Y71          FDRE                                         r  U0/clkAfterEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.141     1.630 r  U0/clkAfterEn_reg/Q
                         net (fo=4, routed)           0.176     1.806    U5/E[0]
    SLICE_X3Y72          FDSE                                         r  U5/an_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.849     2.003    U5/CLK
    SLICE_X3Y72          FDSE                                         r  U5/an_reg[0]/C
                         clock pessimism             -0.478     1.525    
    SLICE_X3Y72          FDSE (Hold_fdse_C_CE)       -0.039     1.486    U5/an_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 U0/clkAfterEn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U5/an_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.504%)  route 0.176ns (55.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.579     1.489    U0/sys_clk_IBUF_BUFG
    SLICE_X4Y71          FDRE                                         r  U0/clkAfterEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.141     1.630 r  U0/clkAfterEn_reg/Q
                         net (fo=4, routed)           0.176     1.806    U5/E[0]
    SLICE_X3Y72          FDRE                                         r  U5/an_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.849     2.003    U5/CLK
    SLICE_X3Y72          FDRE                                         r  U5/an_reg[1]/C
                         clock pessimism             -0.478     1.525    
    SLICE_X3Y72          FDRE (Hold_fdre_C_CE)       -0.039     1.486    U5/an_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 U0/clkAfterEn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U5/an_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.504%)  route 0.176ns (55.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.579     1.489    U0/sys_clk_IBUF_BUFG
    SLICE_X4Y71          FDRE                                         r  U0/clkAfterEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.141     1.630 r  U0/clkAfterEn_reg/Q
                         net (fo=4, routed)           0.176     1.806    U5/E[0]
    SLICE_X3Y72          FDRE                                         r  U5/an_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.849     2.003    U5/CLK
    SLICE_X3Y72          FDRE                                         r  U5/an_reg[2]/C
                         clock pessimism             -0.478     1.525    
    SLICE_X3Y72          FDRE (Hold_fdre_C_CE)       -0.039     1.486    U5/an_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 U0/clkAfterEn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U5/an_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.504%)  route 0.176ns (55.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.579     1.489    U0/sys_clk_IBUF_BUFG
    SLICE_X4Y71          FDRE                                         r  U0/clkAfterEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.141     1.630 r  U0/clkAfterEn_reg/Q
                         net (fo=4, routed)           0.176     1.806    U5/E[0]
    SLICE_X3Y72          FDRE                                         r  U5/an_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.849     2.003    U5/CLK
    SLICE_X3Y72          FDRE                                         r  U5/an_reg[3]/C
                         clock pessimism             -0.478     1.525    
    SLICE_X3Y72          FDRE (Hold_fdre_C_CE)       -0.039     1.486    U5/an_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 U0/r_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U0/r_cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.231ns (50.688%)  route 0.225ns (49.312%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.583     1.493    U0/sys_clk_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  U0/r_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  U0/r_cnt_reg[18]/Q
                         net (fo=2, routed)           0.112     1.746    U0/r_cnt[18]
    SLICE_X2Y69          LUT5 (Prop_lut5_I0_O)        0.045     1.791 r  U0/r_cnt[31]_i_3/O
                         net (fo=32, routed)          0.112     1.904    U0/r_cnt[31]_i_3_n_0
    SLICE_X2Y69          LUT5 (Prop_lut5_I0_O)        0.045     1.949 r  U0/r_cnt[19]_i_1/O
                         net (fo=1, routed)           0.000     1.949    U0/r_cnt_0[19]
    SLICE_X2Y69          FDRE                                         r  U0/r_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.851     2.006    U0/sys_clk_IBUF_BUFG
    SLICE_X2Y69          FDRE                                         r  U0/r_cnt_reg[19]/C
                         clock pessimism             -0.499     1.507    
    SLICE_X2Y69          FDRE (Hold_fdre_C_D)         0.121     1.628    U0/r_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.321    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X4Y71     U0/clkAfterEn_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X4Y65     U0/r_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X2Y67     U0/r_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X2Y67     U0/r_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X4Y67     U0/r_cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X2Y68     U0/r_cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X2Y68     U0/r_cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X1Y68     U0/r_cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X2Y68     U0/r_cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X4Y71     U0/clkAfterEn_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X2Y68     U0/r_cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X2Y68     U0/r_cnt_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X1Y68     U0/r_cnt_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X2Y68     U0/r_cnt_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X2Y70     U0/r_cnt_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X2Y70     U0/r_cnt_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X2Y70     U0/r_cnt_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X2Y70     U0/r_cnt_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X4Y71     U0/r_cnt_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X2Y67     U0/r_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X2Y67     U0/r_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X2Y68     U0/r_cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X2Y68     U0/r_cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X1Y68     U0/r_cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X2Y68     U0/r_cnt_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X2Y69     U0/r_cnt_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X1Y69     U0/r_cnt_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X2Y69     U0/r_cnt_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X1Y69     U0/r_cnt_reg[20]/C



