{
  "module_name": "skfbi.h",
  "hash_id": "79e36841ff8ce899a5df655a7592fc953a7ae441947cde7a0dee3aa5d66bbc91",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/fddi/skfp/h/skfbi.h",
  "human_readable_source": " \n \n\n#ifndef\t_SKFBI_H_\n#define\t_SKFBI_H_\n\n \n\n \n#ifdef\tPCI\n\n \n\n\n \n#define I2C_ADDR_VPD\t0xA0\t  \n\n \n#define\tB0_RAP\t\t0x0000\t \n\t \n#define\tB0_CTRL\t\t0x0004\t \n#define\tB0_DAS\t\t0x0005\t \n#define\tB0_LED\t\t0x0006\t \n#define\tB0_TST_CTRL\t0x0007\t \n#define\tB0_ISRC\t\t0x0008\t \n#define\tB0_IMSK\t\t0x000c\t \n\n \n#define B0_CMDREG1\t0x0010\t \n#define B0_CMDREG2\t0x0014\t \n#define B0_ST1U\t\t0x0010\t \n#define B0_ST1L\t\t0x0014\t \n#define B0_ST2U\t\t0x0018\t \n#define B0_ST2L\t\t0x001c\t \n\n#define B0_MARR\t\t0x0020\t \n#define B0_MARW\t\t0x0024\t \n#define B0_MDRU\t\t0x0028\t \n#define B0_MDRL\t\t0x002c\t \n\n#define\tB0_MDREG3\t0x0030\t \n#define\tB0_ST3U\t\t0x0034\t \n#define\tB0_ST3L\t\t0x0038\t \n#define\tB0_IMSK3U\t0x003c\t \n#define\tB0_IMSK3L\t0x0040\t \n#define\tB0_IVR\t\t0x0044\t \n#define\tB0_IMR\t\t0x0048\t \n \n\n#define B0_CNTRL_A\t0x0050\t \n#define B0_CNTRL_B\t0x0054\t \n#define B0_INTR_MASK\t0x0058\t \n#define B0_XMIT_VECTOR\t0x005c\t \n\n#define B0_STATUS_A\t0x0060\t \n#define B0_STATUS_B\t0x0064\t \n#define B0_CNTRL_C\t0x0068\t \n#define\tB0_MDREG1\t0x006c\t \n\n#define\tB0_R1_CSR\t0x0070\t \n#define\tB0_R2_CSR\t0x0074\t \n#define\tB0_XA_CSR\t0x0078\t \n#define\tB0_XS_CSR\t0x007c\t \n\n \n\n \n#define\tB2_MAC_0\t0x0100\t \n#define\tB2_MAC_1\t0x0101\t \n#define\tB2_MAC_2\t0x0102\t \n#define\tB2_MAC_3\t0x0103\t \n#define\tB2_MAC_4\t0x0104\t \n#define\tB2_MAC_5\t0x0105\t \n#define\tB2_MAC_6\t0x0106\t \n#define\tB2_MAC_7\t0x0107\t \n\n#define B2_CONN_TYP\t0x0108\t \n#define B2_PMD_TYP\t0x0109\t \n\t\t\t\t \n\t \n#define B2_E_0\t\t0x010c\t \n#define B2_E_1\t\t0x010d\t \n#define B2_E_2\t\t0x010e\t \n#define B2_E_3\t\t0x010f\t \n#define B2_FAR\t\t0x0110\t \n#define B2_FDP\t\t0x0114\t \n\t\t\t\t \n#define B2_LD_CRTL\t0x0118\t \n#define B2_LD_TEST\t0x0119\t \n\t\t\t\t \n#define B2_TI_INI\t0x0120\t \n#define B2_TI_VAL\t0x0124\t \n#define B2_TI_CRTL\t0x0128\t \n#define B2_TI_TEST\t0x0129\t \n\t\t\t\t \n#define B2_WDOG_INI\t0x0130\t \n#define B2_WDOG_VAL\t0x0134\t \n#define B2_WDOG_CRTL\t0x0138\t \n#define B2_WDOG_TEST\t0x0139\t \n\t\t\t\t \n#define B2_RTM_INI\t0x0140\t \n#define B2_RTM_VAL\t0x0144\t \n#define B2_RTM_CRTL\t0x0148\t \n#define B2_RTM_TEST\t0x0149\t \n\n#define B2_TOK_COUNT\t0x014c\t \n#define B2_DESC_ADDR_H\t0x0150\t \n#define B2_CTRL_2\t0x0154\t \n#define B2_IFACE_REG\t0x0155\t \n\t\t\t\t \n#define B2_TST_CTRL_2\t0x0157\t \n#define B2_I2C_CTRL\t0x0158\t \n#define B2_I2C_DATA\t0x015c\t \n\n#define B2_IRQ_MOD_INI\t0x0160\t \n#define B2_IRQ_MOD_VAL\t0x0164\t \n#define B2_IRQ_MOD_CTRL\t0x0168\t \n#define B2_IRQ_MOD_TEST\t0x0169\t \n\t\t\t\t \n\n \n \n#define B3_CFG_SPC\t0x180\n\n \n#define B4_R1_D\t\t0x0200\t \n#define B4_R1_DA\t0x0210\t \n#define B4_R1_AC\t0x0214\t \n#define B4_R1_BC\t0x0218\t \n#define B4_R1_CSR\t0x021c\t \n#define B4_R1_F\t\t0x0220\t \n#define B4_R1_T1\t0x0224\t \n#define B4_R1_T1_TR\t0x0224\t \n#define B4_R1_T1_WR\t0x0225\t \n#define B4_R1_T1_RD\t0x0226\t \n#define B4_R1_T1_SV\t0x0227\t \n#define B4_R1_T2\t0x0228\t \n#define B4_R1_T3\t0x022c\t \n#define B4_R1_DA_H\t0x0230\t \n#define B4_R1_AC_H\t0x0234\t \n\t\t\t\t \n\t\t\t\t \n#define B4_R2_D\t\t0x0240\t \n#define B4_R2_DA\t0x0250\t \n#define B4_R2_AC\t0x0254\t \n#define B4_R2_BC\t0x0258\t \n#define B4_R2_CSR\t0x025c\t \n#define B4_R2_F\t\t0x0260\t \n#define B4_R2_T1\t0x0264\t \n#define B4_R2_T1_TR\t0x0264\t \n#define B4_R2_T1_WR\t0x0265\t \n#define B4_R2_T1_RD\t0x0266\t \n#define B4_R2_T1_SV\t0x0267\t \n#define B4_R2_T2\t0x0268\t \n#define B4_R2_T3\t0x026c\t \n\t\t\t\t \n\n \n#define B5_XA_D\t\t0x0280\t \n#define B5_XA_DA\t0x0290\t \n#define B5_XA_AC\t0x0294\t \n#define B5_XA_BC\t0x0298\t \n#define B5_XA_CSR\t0x029c\t \n#define B5_XA_F\t\t0x02a0\t \n#define B5_XA_T1\t0x02a4\t \n#define B5_XA_T1_TR\t0x02a4\t \n#define B5_XA_T1_WR\t0x02a5\t \n#define B5_XA_T1_RD\t0x02a6\t \n#define B5_XA_T1_SV\t0x02a7\t \n#define B5_XA_T2\t0x02a8\t \n#define B5_XA_T3\t0x02ac\t \n#define B5_XA_DA_H\t0x02b0\t \n#define B5_XA_AC_H\t0x02b4\t \n\t\t\t\t \n#define B5_XS_D\t\t0x02c0\t \n#define B5_XS_DA\t0x02d0\t \n#define B5_XS_AC\t0x02d4\t \n#define B5_XS_BC\t0x02d8\t \n#define B5_XS_CSR\t0x02dc\t \n#define B5_XS_F\t\t0x02e0\t \n#define B5_XS_T1\t0x02e4\t \n#define B5_XS_T1_TR\t0x02e4\t \n#define B5_XS_T1_WR\t0x02e5\t \n#define B5_XS_T1_RD\t0x02e6\t \n#define B5_XS_T1_SV\t0x02e7\t \n#define B5_XS_T2\t0x02e8\t \n#define B5_XS_T3\t0x02ec\t \n#define B5_XS_DA_H\t0x02f0\t \n#define B5_XS_AC_H\t0x02f4\t \n\t\t\t\t \n\n \n \n \n#define B6_EXT_REG\t0x300\n\n \n \n\n \n \n\n \n \n\n \n#define\tRAP_RAP\t\t0x0f\t \n\n \n#define CTRL_FDDI_CLR\t(1<<7)\t \n#define CTRL_FDDI_SET\t(1<<6)\t \n#define\tCTRL_HPI_CLR\t(1<<5)\t \n#define\tCTRL_HPI_SET\t(1<<4)\t \n#define\tCTRL_MRST_CLR\t(1<<3)\t \n#define\tCTRL_MRST_SET\t(1<<2)\t \n#define\tCTRL_RST_CLR\t(1<<1)\t \n#define\tCTRL_RST_SET\t(1<<0)\t \n\n \n#define BUS_CLOCK\t(1<<7)\t \n#define BUS_SLOT_SZ\t(1<<6)\t \n\t\t\t\t \n#define\tDAS_AVAIL\t(1<<3)\t \n#define DAS_BYP_ST\t(1<<2)\t \n#define DAS_BYP_INS\t(1<<1)\t \n#define DAS_BYP_RMV\t(1<<0)\t \n\n \n\t\t\t\t \n#define LED_2_ON\t(1<<5)\t \n#define LED_2_OFF\t(1<<4)\t \n#define LED_1_ON\t(1<<3)\t \n#define LED_1_OFF\t(1<<2)\t \n#define LED_0_ON\t(1<<1)\t \n#define LED_0_OFF\t(1<<0)\t \n \n\n#define LED_GA_ON\tLED_2_ON\t \n#define LED_GA_OFF\tLED_2_OFF\t \n#define LED_MY_ON\tLED_1_ON\n#define LED_MY_OFF\tLED_1_OFF\n#define LED_GB_ON\tLED_0_ON\n#define LED_GB_OFF\tLED_0_OFF\n\n \n#define\tTST_FRC_DPERR_MR\t(1<<7)\t \n#define\tTST_FRC_DPERR_MW\t(1<<6)\t \n#define\tTST_FRC_DPERR_TR\t(1<<5)\t \n#define\tTST_FRC_DPERR_TW\t(1<<4)\t \n#define\tTST_FRC_APERR_M\t\t(1<<3)\t \n#define\tTST_FRC_APERR_T\t\t(1<<2)\t \n#define\tTST_CFG_WRITE_ON\t(1<<1)\t \n#define\tTST_CFG_WRITE_OFF\t(1<<0)\t \n\n \n\t\t\t\t\t \n#define IS_I2C_READY\t(1L<<27)\t \n#define IS_IRQ_SW\t(1L<<26)\t \n#define IS_EXT_REG\t(1L<<25)\t \n#define\tIS_IRQ_STAT\t(1L<<24)\t \n\t\t\t\t\t \n#define\tIS_IRQ_MST_ERR\t(1L<<23)\t \n\t\t\t\t\t \n#define\tIS_TIMINT\t(1L<<22)\t \n#define\tIS_TOKEN\t(1L<<21)\t \n \n#define\tIS_PLINT1\t(1L<<20)\t \n#define\tIS_PLINT2\t(1L<<19)\t \n#define\tIS_MINTR3\t(1L<<18)\t \n#define\tIS_MINTR2\t(1L<<17)\t \n#define\tIS_MINTR1\t(1L<<16)\t \n \n#define\tIS_R1_P\t\t(1L<<15)\t \n#define\tIS_R1_B\t\t(1L<<14)\t \n#define\tIS_R1_F\t\t(1L<<13)\t \n#define\tIS_R1_C\t\t(1L<<12)\t \n \n#define\tIS_R2_P\t\t(1L<<11)\t \n#define\tIS_R2_B\t\t(1L<<10)\t \n#define\tIS_R2_F\t\t(1L<<9)\t\t \n#define\tIS_R2_C\t\t(1L<<8)\t\t \n \n\t\t\t\t\t \n#define\tIS_XA_B\t\t(1L<<6)\t\t \n#define\tIS_XA_F\t\t(1L<<5)\t\t \n#define\tIS_XA_C\t\t(1L<<4)\t\t \n \n\t\t\t\t\t \n#define\tIS_XS_B\t\t(1L<<2)\t\t \n#define\tIS_XS_F\t\t(1L<<1)\t\t \n#define\tIS_XS_C\t\t(1L<<0)\t\t \n\n \n#define\tALL_IRSR\t0x01ffff77L\t \n#define\tALL_IRSR_ML\t0x0ffff077L\t \n\n\n \n \n\t\t\t\t\t \n#define IRQ_I2C_READY\t(1L<<27)\t \n#define IRQ_SW\t\t(1L<<26)\t \n#define IRQ_EXT_REG\t(1L<<25)\t \n#define\tIRQ_STAT\t(1L<<24)\t \n\t\t\t\t\t \n#define\tIRQ_MST_ERR\t(1L<<23)\t \n\t\t\t\t\t \n#define\tIRQ_TIMER\t(1L<<22)\t \n#define\tIRQ_RTM\t\t(1L<<21)\t \n#define\tIRQ_DAS\t\t(1L<<20)\t \n#define\tIRQ_IFCP_4\t(1L<<19)\t \n#define\tIRQ_IFCP_3\t(1L<<18)\t \n#define\tIRQ_IFCP_2\t(1L<<17)\t \n#define\tIRQ_IFCP_1\t(1L<<16)\t \n \n#define\tIRQ_R1_P\t(1L<<15)\t \n#define\tIRQ_R1_B\t(1L<<14)\t \n#define\tIRQ_R1_F\t(1L<<13)\t \n#define\tIRQ_R1_C\t(1L<<12)\t \n \n#define\tIRQ_R2_P\t(1L<<11)\t \n#define\tIRQ_R2_B\t(1L<<10)\t \n#define\tIRQ_R2_F\t(1L<<9)\t\t \n#define\tIRQ_R2_C\t(1L<<8)\t\t \n \n\t\t\t\t\t \n#define\tIRQ_XA_B\t(1L<<6)\t\t \n#define\tIRQ_XA_F\t(1L<<5)\t\t \n#define\tIRQ_XA_C\t(1L<<4)\t\t \n \n\t\t\t\t\t \n#define\tIRQ_XS_B\t(1L<<2)\t\t \n#define\tIRQ_XS_F\t(1L<<1)\t\t \n#define\tIRQ_XS_C\t(1L<<0)\t\t \n\n \n \n \n \n \n \n\n \n \n \n \n \n \n \n \n\n \n \n \n\n \n \n \n \n \n\n \n#define\tFAR_ADDR\t0x1ffffL\t \n\n \n\n \n \n\n \n#define\tLD_T_ON\t\t(1<<3)\t \n#define\tLD_T_OFF\t(1<<2)\t \n#define\tLD_T_STEP\t(1<<1)\t \n#define\tLD_START\t(1<<0)\t \n\n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n#define GET_TOK_CT\t(1<<4)\t \n#define TIM_RES_TOK\t(1<<3)\t \n#define TIM_ALARM\t(1<<3)\t \n#define TIM_START\t(1<<2)\t \n#define TIM_STOP\t(1<<1)\t \n#define TIM_CL_IRQ\t(1<<0)\t \n \n#define\tTIM_T_ON\t(1<<2)\t \n#define\tTIM_T_OFF\t(1<<1)\t \n#define\tTIM_T_STEP\t(1<<0)\t \n\n \n \n \n\t\t\t\t \n#define CTRL_CL_I2C_IRQ (1<<4)\t \n#define CTRL_ST_SW_IRQ\t(1<<3)\t \n#define CTRL_CL_SW_IRQ\t(1<<2)\t \n#define CTRL_STOP_DONE\t(1<<1)\t \n#define\tCTRL_STOP_MAST\t(1<<0)\t \n\n \n\t\t\t\t \n#define\tIF_I2C_DATA_DIR\t(1<<2)\t \n#define IF_I2C_DATA\t(1<<1)\t \n#define\tIF_I2C_CLK\t(1<<0)\t \n\n\t\t\t\t \n \n\t\t\t\t\t \n\t\t\t\t\t \n\t\t\t\t\t \n#define TST_FRC_DPERR_MR64\t(1<<3)\t \n#define TST_FRC_DPERR_MW64\t(1<<2)\t \n#define TST_FRC_APERR_1M64\t(1<<1)\t \n#define TST_FRC_APERR_2M64\t(1<<0)\t \n\n \n#define\tI2C_FLAG\t(1L<<31)\t \n#define I2C_ADDR\t(0x7fffL<<16)\t \n#define\tI2C_DEV_SEL\t(0x7fL<<9)\t \n\t\t\t\t\t \n#define I2C_BURST_LEN\t(1L<<4)\t\t \n#define I2C_DEV_SIZE\t(7L<<1)\t\t \n#define I2C_025K_DEV\t(0L<<1)\t\t \n#define I2C_05K_DEV\t(1L<<1)\t\t \n#define\tI2C_1K_DEV\t(2L<<1)\t\t \n#define I2C_2K_DEV\t(3L<<1)\t\t \n#define\tI2C_4K_DEV\t(4L<<1)\t\t \n#define\tI2C_8K_DEV\t(5L<<1)\t\t \n#define\tI2C_16K_DEV\t(6L<<1)\t\t \n#define\tI2C_32K_DEV\t(7L<<1)\t\t \n#define I2C_STOP_BIT\t(1<<0)\t\t \n\n \n#define\tI2C_ADDR_TEMP\t0x90\t \n\n \n\n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n#define\tCSR_DESC_CLEAR\t(1L<<21)     \n#define\tCSR_DESC_SET\t(1L<<20)     \n#define\tCSR_FIFO_CLEAR\t(1L<<19)     \n#define\tCSR_FIFO_SET\t(1L<<18)     \n#define\tCSR_HPI_RUN\t(1L<<17)     \n#define\tCSR_HPI_RST\t(1L<<16)     \n#define\tCSR_SV_RUN\t(1L<<15)     \n#define\tCSR_SV_RST\t(1L<<14)     \n#define\tCSR_DREAD_RUN\t(1L<<13)     \n#define\tCSR_DREAD_RST\t(1L<<12)     \n#define\tCSR_DWRITE_RUN\t(1L<<11)     \n#define\tCSR_DWRITE_RST\t(1L<<10)     \n#define\tCSR_TRANS_RUN\t(1L<<9)      \n#define\tCSR_TRANS_RST\t(1L<<8)      \n\t\t\t\t     \n#define\tCSR_START\t(1L<<4)      \n#define\tCSR_IRQ_CL_P\t(1L<<3)      \n#define\tCSR_IRQ_CL_B\t(1L<<2)      \n#define\tCSR_IRQ_CL_F\t(1L<<1)      \n#define\tCSR_IRQ_CL_C\t(1L<<0)      \n\n#define CSR_SET_RESET\t(CSR_DESC_SET|CSR_FIFO_SET|CSR_HPI_RST|CSR_SV_RST|\\\n\t\t\tCSR_DREAD_RST|CSR_DWRITE_RST|CSR_TRANS_RST)\n#define CSR_CLR_RESET\t(CSR_DESC_CLEAR|CSR_FIFO_CLEAR|CSR_HPI_RUN|CSR_SV_RUN|\\\n\t\t\tCSR_DREAD_RUN|CSR_DWRITE_RUN|CSR_TRANS_RUN)\n\n\n \n\t\t\t\t\t \n#define F_ALM_FULL\t(1L<<27)\t \n#define F_FIFO_EOF\t(1L<<26)\t \n#define F_WM_REACHED\t(1L<<25)\t \n#define F_UP_DW_USED\t(1L<<24)\t \n\t\t\t\t\t \n#define F_FIFO_LEVEL\t(0x1fL<<16)\t \n\t\t\t\t\t \n#define F_ML_WATER_M\t0x0000ffL\t \n#define\tFLAG_WATER\t0x00001fL\t \n\n \n \n#define\tSM_CRTL_SV\t(0xffL<<24)  \n#define\tSM_CRTL_RD\t(0xffL<<16)  \n#define\tSM_CRTL_WR\t(0xffL<<8)   \n#define\tSM_CRTL_TR\t(0xffL<<0)   \n\n \n \n \n \n \n#define\tSM_STATE\t0xf0\t \n#define\tSM_LOAD\t\t0x08\t \n#define\tSM_TEST_ON\t0x04\t \n#define\tSM_TEST_OFF\t0x02\t \n#define\tSM_STEP\t\t0x01\t \n\n \n#define\tSM_SV_IDLE\t0x0\t \n#define\tSM_SV_RES_START\t0x1\t \n#define\tSM_SV_GET_DESC\t0x3\t \n#define\tSM_SV_CHECK\t0x2\t \n#define\tSM_SV_MOV_DATA\t0x6\t \n#define\tSM_SV_PUT_DESC\t0x7\t \n#define\tSM_SV_SET_IRQ\t0x5\t \n\n#define\tSM_RD_IDLE\t0x0\t \n#define\tSM_RD_LOAD\t0x1\t \n#define\tSM_RD_WAIT_TC\t0x3\t \n#define\tSM_RD_RST_EOF\t0x6\t \n#define\tSM_RD_WDONE_R\t0x2\t \n#define\tSM_RD_WDONE_T\t0x4\t \n\n#define\tSM_TR_IDLE\t0x0\t \n#define\tSM_TR_LOAD\t0x3\t \n#define\tSM_TR_LOAD_R_ML\t0x1\t \n#define\tSM_TR_WAIT_TC\t0x2\t \n#define\tSM_TR_WDONE\t0x4\t \n\n#define\tSM_WR_IDLE\t0x0\t \n#define\tSM_WR_ABLEN\t0x1\t \n#define\tSM_WR_LD_A4\t0x2\t \n#define\tSM_WR_RES_OWN\t0x2\t \n#define\tSM_WR_WAIT_EOF\t0x3\t \n#define\tSM_WR_LD_N2C_R\t0x4\t \n#define\tSM_WR_WAIT_TC_R\t0x5\t \n#define\tSM_WR_WAIT_TC4\t0x6\t \n#define\tSM_WR_LD_A_T\t0x6\t \n#define\tSM_WR_LD_A_R\t0x7\t \n#define\tSM_WR_WAIT_TC_T\t0x7\t \n#define\tSM_WR_LD_N2C_T\t0xc\t \n#define\tSM_WR_WDONE_T\t0x9\t \n#define\tSM_WR_WDONE_R\t0xc\t \n#define SM_WR_LD_D_AD\t0xe\t \n#define SM_WR_WAIT_D_TC\t0xf\t \n\n \n \n\t\t\t\t \n#define\tAC_TEST_ON\t(1<<7)\t \n#define\tAC_TEST_OFF\t(1<<6)\t \n#define\tBC_TEST_ON\t(1<<5)\t \n#define\tBC_TEST_OFF\t(1<<4)\t \n#define\tTEST_STEP04\t(1<<3)\t \n#define\tTEST_STEP03\t(1<<2)\t \n#define\tTEST_STEP02\t(1<<1)\t \n#define\tTEST_STEP01\t(1<<0)\t \n\n \n \n\t\t\t\t \n#define T3_MUX_2\t(1<<7)\t \n#define T3_VRAM_2\t(1<<6)\t \n#define\tT3_LOOP\t\t(1<<5)\t \n#define\tT3_UNLOOP\t(1<<4)\t \n#define\tT3_MUX\t\t(3<<2)\t \n#define\tT3_VRAM\t\t(3<<0)\t \n\n\n \n#define\tFMA(a)\t(0x0400|((a)<<2))\t \n#define\tP1(a)\t(0x0380|((a)<<2))\t \n#define\tP2(a)\t(0x0600|((a)<<2))\t \n#define PRA(a)\t(B2_MAC_0 + (a))\t \n\n \n#define\tMAX_PAGES\t0x20000L\t \n#define\tMAX_FADDR\t1\t\t \n\n \n#define\tBMU_OWN\t\t(1UL<<31)\t \n#define\tBMU_STF\t\t(1L<<30)\t \n#define\tBMU_EOF\t\t(1L<<29)\t \n#define\tBMU_EN_IRQ_EOB\t(1L<<28)\t \n#define\tBMU_EN_IRQ_EOF\t(1L<<27)\t \n#define\tBMU_DEV_0\t(1L<<26)\t \n#define BMU_SMT_TX\t(1L<<25)\t \n#define BMU_ST_BUF\t(1L<<25)\t \n#define BMU_UNUSED\t(1L<<24)\t \n#define BMU_SW\t\t(3L<<24)\t \n#define\tBMU_CHECK\t0x00550000L\t \n#define\tBMU_BBC\t\t0x0000FFFFL\t \n\n \n#ifdef MEM_MAPPED_IO\n#define\tADDR(a)\t\t(char far *) smc->hw.iop+(a)\n#define\tADDRS(smc,a)\t(char far *) (smc)->hw.iop+(a)\n#else\n#define\tADDR(a)\t(((a)>>7) ? (outp(smc->hw.iop+B0_RAP,(a)>>7), \\\n\t(smc->hw.iop+(((a)&0x7F)|((a)>>7 ? 0x80:0)))) : \\\n\t(smc->hw.iop+(((a)&0x7F)|((a)>>7 ? 0x80:0))))\n#define\tADDRS(smc,a) (((a)>>7) ? (outp((smc)->hw.iop+B0_RAP,(a)>>7), \\\n\t((smc)->hw.iop+(((a)&0x7F)|((a)>>7 ? 0x80:0)))) : \\\n\t((smc)->hw.iop+(((a)&0x7F)|((a)>>7 ? 0x80:0))))\n#endif\n\n \n#define PCI_C(a)\tADDR(B3_CFG_SPC + (a))\t \n\n#define EXT_R(a)\tADDR(B6_EXT_REG + (a))\t \n\n \n#define\tSA_MAC\t\t(0)\t \n#define\tPRA_OFF\t\t(0)\t \n\n#define\tSKFDDI_PSZ\t8\t \n\n#define\tFM_A(a)\tADDR(FMA(a))\t \n#define\tP1_A(a)\tADDR(P1(a))\t \n#define\tP2_A(a)\tADDR(P2(a))\t \n#define PR_A(a)\tADDR(PRA(a))\t \n\n \n#define\tREAD_PROM(a)\t((u_char)inp(a))\n\n#define\tGET_PAGE(bank)\toutpd(ADDR(B2_FAR),bank)\n#define\tVPP_ON()\n#define\tVPP_OFF()\n\n \n#define ISR_A\t\tADDR(B0_ISRC)\n#define\tGET_ISR()\t\tinpd(ISR_A)\n#define GET_ISR_SMP(iop)\tinpd((iop)+B0_ISRC)\n#define\tCHECK_ISR()\t\t(inpd(ISR_A) & inpd(ADDR(B0_IMSK)))\n#define CHECK_ISR_SMP(iop)\t(inpd((iop)+B0_ISRC) & inpd((iop)+B0_IMSK))\n\n#define\tBUS_CHECK()\n\n \n#ifndef UNIX\n#define\tCLI_FBI()\toutpd(ADDR(B0_IMSK),0)\n#else\n#define\tCLI_FBI(smc)\toutpd(ADDRS((smc),B0_IMSK),0)\n#endif\n\n#ifndef UNIX\n#define\tSTI_FBI()\toutpd(ADDR(B0_IMSK),smc->hw.is_imask)\n#else\n#define\tSTI_FBI(smc)\toutpd(ADDRS((smc),B0_IMSK),(smc)->hw.is_imask)\n#endif\n\n#define CLI_FBI_SMP(iop)\toutpd((iop)+B0_IMSK,0)\n#define\tSTI_FBI_SMP(smc,iop)\toutpd((iop)+B0_IMSK,(smc)->hw.is_imask)\n\n#endif\t \n \n\n \n#define\tMAX_TRANS\t(0x0fff)\n\n \n#define\tMST_8259 (0x20)\n#define\tSLV_8259 (0xA0)\n\n#define TPS\t\t(18)\t\t \n\n \n#define\tTN\t\t(4)\t \n#define\tSNPPND_TIME\t(5)\t \n\n#define\tMAC_AD\t0x405a0000\n\n#define MODR1\tFM_A(FM_MDREG1)\t \n#define MODR2\tFM_A(FM_MDREG2)\t \n\n#define CMDR1\tFM_A(FM_CMDREG1)\t \n#define CMDR2\tFM_A(FM_CMDREG2)\t \n\n\n \n#define\tCLEAR(io,mask)\t\toutpw((io),inpw(io)&(~(mask)))\n#define\tSET(io,mask)\t\toutpw((io),inpw(io)|(mask))\n#define\tGET(io,mask)\t\t(inpw(io)&(mask))\n#define\tSETMASK(io,val,mask)\toutpw((io),(inpw(io) & ~(mask)) | (val))\n\n \n#define\tPLC(np,reg)\t(((np) == PA) ? P2_A(reg) : P1_A(reg))\n\n \n#define\tMARW(ma)\toutpw(FM_A(FM_MARW),(unsigned int)(ma))\n#define\tMARR(ma)\toutpw(FM_A(FM_MARR),(unsigned int)(ma))\n\n \n \n#define\tMDRW(dd)\toutpw(FM_A(FM_MDRU),(unsigned int)((dd)>>16)) ;\\\n\t\t\toutpw(FM_A(FM_MDRL),(unsigned int)(dd))\n\n#ifndef WINNT\n \n#define\tMDRR()\t\t(((long)inpw(FM_A(FM_MDRU))<<16) + inpw(FM_A(FM_MDRL)))\n\n \n#define\tGET_ST1()\t(((long)inpw(FM_A(FM_ST1U))<<16) + inpw(FM_A(FM_ST1L)))\n#define\tGET_ST2()\t(((long)inpw(FM_A(FM_ST2U))<<16) + inpw(FM_A(FM_ST2L)))\n#ifdef\tSUPERNET_3\n#define\tGET_ST3()\t(((long)inpw(FM_A(FM_ST3U))<<16) + inpw(FM_A(FM_ST3L)))\n#endif\n#else\n \n#define MDRR()\t\tinp2w((FM_A(FM_MDRU)),(FM_A(FM_MDRL)))\n\n \n#define GET_ST1()\tinp2w((FM_A(FM_ST1U)),(FM_A(FM_ST1L)))\n#define GET_ST2()\tinp2w((FM_A(FM_ST2U)),(FM_A(FM_ST2L)))\n#ifdef\tSUPERNET_3\n#define GET_ST3()\tinp2w((FM_A(FM_ST3U)),(FM_A(FM_ST3L)))\n#endif\n#endif\n\n \n\t\t\t\t \n#define\tOUT_82c54_TIMER(port,val)\toutpw(TI_A(port),(val)<<8)\n#define\tIN_82c54_TIMER(port)\t\t((inpw(TI_A(port))>>8) & 0xff)\n\n\n#ifdef\tDEBUG\n#define\tDB_MAC(mac,st) {if (debug_mac & 0x1)\\\n\t\t\t\tprintf(\"M\") ;\\\n\t\t\tif (debug_mac & 0x2)\\\n\t\t\t\tprintf(\"\\tMAC %d status 0x%08lx\\n\",mac,st) ;\\\n\t\t\tif (debug_mac & 0x4)\\\n\t\t\t\tdp_mac(mac,st) ;\\\n}\n\n#define\tDB_PLC(p,iev) {\tif (debug_plc & 0x1)\\\n\t\t\t\tprintf(\"P\") ;\\\n\t\t\tif (debug_plc & 0x2)\\\n\t\t\t\tprintf(\"\\tPLC %s Int 0x%04x\\n\", \\\n\t\t\t\t\t(p == PA) ? \"A\" : \"B\", iev) ;\\\n\t\t\tif (debug_plc & 0x4)\\\n\t\t\t\tdp_plc(p,iev) ;\\\n}\n\n#define\tDB_TIMER() {\tif (debug_timer & 0x1)\\\n\t\t\t\tprintf(\"T\") ;\\\n\t\t\tif (debug_timer & 0x2)\\\n\t\t\t\tprintf(\"\\tTimer ISR\\n\") ;\\\n}\n\n#else\t \n\n#define\tDB_MAC(mac,st)\n#define\tDB_PLC(p,iev)\n#define\tDB_TIMER()\n\n#endif\t \n\n#define\tINC_PTR(sp,cp,ep)\tif (++cp == ep) cp = sp\n \n#define\tCOUNT(t)\t((t)<<6)\t \n#define\tRW_OP(o)\t((o)<<4)\t \n#define\tTMODE(m)\t((m)<<1)\t \n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}