#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1-107-gab6ae79)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x20ae730 .scope module, "hw4testbenchharness" "hw4testbenchharness" 2 8;
 .timescale 0 0;
v0x20cdbd0_0 .net "Clk", 0 0, v0x20cd0e0_0;  1 drivers
L_0x7f30dac60018 .functor BUFT 1, C4<00000000000000000000000000101010>, C4<0>, C4<0>, C4<0>;
v0x20cdc90_0 .net "ReadData1", 31 0, L_0x7f30dac60018;  1 drivers
L_0x7f30dac60060 .functor BUFT 1, C4<00000000000000000000000000101010>, C4<0>, C4<0>, C4<0>;
v0x20cdda0_0 .net "ReadData2", 31 0, L_0x7f30dac60060;  1 drivers
v0x20cde90_0 .net "ReadRegister1", 4 0, v0x20cd370_0;  1 drivers
v0x20cdfa0_0 .net "ReadRegister2", 4 0, v0x20cd440_0;  1 drivers
v0x20ce100_0 .net "RegWrite", 0 0, v0x20cd530_0;  1 drivers
v0x20ce1f0_0 .net "WriteData", 31 0, v0x20cd600_0;  1 drivers
v0x20ce300_0 .net "WriteRegister", 4 0, v0x20cd6d0_0;  1 drivers
v0x20ce410_0 .var "begintest", 0 0;
v0x20ce540_0 .net "dutpassed", 0 0, v0x20cd8d0_0;  1 drivers
v0x20ce5e0_0 .net "endtest", 0 0, v0x20cd970_0;  1 drivers
E_0x2078300 .event posedge, v0x20cd970_0;
S_0x20ae8b0 .scope module, "DUT" "regfile" 2 24, 3 9 0, S_0x20ae730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "ReadData1"
    .port_info 1 /OUTPUT 32 "ReadData2"
    .port_info 2 /INPUT 32 "WriteData"
    .port_info 3 /INPUT 5 "ReadRegister1"
    .port_info 4 /INPUT 5 "ReadRegister2"
    .port_info 5 /INPUT 5 "WriteRegister"
    .port_info 6 /INPUT 1 "RegWrite"
    .port_info 7 /INPUT 1 "Clk"
v0x208c970_0 .net "Clk", 0 0, v0x20cd0e0_0;  alias, 1 drivers
v0x20cc5c0_0 .net "ReadData1", 31 0, L_0x7f30dac60018;  alias, 1 drivers
v0x20cc6a0_0 .net "ReadData2", 31 0, L_0x7f30dac60060;  alias, 1 drivers
v0x20cc790_0 .net "ReadRegister1", 4 0, v0x20cd370_0;  alias, 1 drivers
v0x20cc870_0 .net "ReadRegister2", 4 0, v0x20cd440_0;  alias, 1 drivers
v0x20cc9a0_0 .net "RegWrite", 0 0, v0x20cd530_0;  alias, 1 drivers
v0x20cca60_0 .net "WriteData", 31 0, v0x20cd600_0;  alias, 1 drivers
v0x20ccb40_0 .net "WriteRegister", 4 0, v0x20cd6d0_0;  alias, 1 drivers
S_0x20ccd70 .scope module, "tester" "hw4testbench" 2 37, 2 79 0, S_0x20ae730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "begintest"
    .port_info 1 /OUTPUT 1 "endtest"
    .port_info 2 /OUTPUT 1 "dutpassed"
    .port_info 3 /INPUT 32 "ReadData1"
    .port_info 4 /INPUT 32 "ReadData2"
    .port_info 5 /OUTPUT 32 "WriteData"
    .port_info 6 /OUTPUT 5 "ReadRegister1"
    .port_info 7 /OUTPUT 5 "ReadRegister2"
    .port_info 8 /OUTPUT 5 "WriteRegister"
    .port_info 9 /OUTPUT 1 "RegWrite"
    .port_info 10 /OUTPUT 1 "Clk"
v0x20cd0e0_0 .var "Clk", 0 0;
v0x20cd1a0_0 .net "ReadData1", 31 0, L_0x7f30dac60018;  alias, 1 drivers
v0x20cd270_0 .net "ReadData2", 31 0, L_0x7f30dac60060;  alias, 1 drivers
v0x20cd370_0 .var "ReadRegister1", 4 0;
v0x20cd440_0 .var "ReadRegister2", 4 0;
v0x20cd530_0 .var "RegWrite", 0 0;
v0x20cd600_0 .var "WriteData", 31 0;
v0x20cd6d0_0 .var "WriteRegister", 4 0;
v0x20cd7a0_0 .net "begintest", 0 0, v0x20ce410_0;  1 drivers
v0x20cd8d0_0 .var "dutpassed", 0 0;
v0x20cd970_0 .var "endtest", 0 0;
E_0x20cd080 .event posedge, v0x20cd7a0_0;
    .scope S_0x20ccd70;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x20cd600_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x20cd370_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x20cd440_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x20cd6d0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20cd530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20cd0e0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x20ccd70;
T_1 ;
    %wait E_0x20cd080;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20cd970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20cd8d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x20cd6d0_0, 0, 5;
    %pushi/vec4 42, 0, 32;
    %store/vec4 v0x20cd600_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20cd530_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x20cd370_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x20cd440_0, 0, 5;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20cd0e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20cd0e0_0, 0, 1;
    %load/vec4 v0x20cd1a0_0;
    %cmpi/ne 42, 0, 32;
    %flag_mov 8, 6;
    %load/vec4 v0x20cd270_0;
    %cmpi/ne 42, 0, 32;
    %flag_or 6, 8;
    %jmp/0xz  T_1.0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20cd8d0_0, 0, 1;
    %vpi_call 2 126 "$display", "Test Case 1 Failed" {0 0 0};
T_1.0 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x20cd6d0_0, 0, 5;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x20cd600_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20cd530_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x20cd370_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x20cd440_0, 0, 5;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20cd0e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20cd0e0_0, 0, 1;
    %load/vec4 v0x20cd1a0_0;
    %cmpi/ne 15, 0, 32;
    %flag_mov 8, 6;
    %load/vec4 v0x20cd270_0;
    %cmpi/ne 15, 0, 32;
    %flag_or 6, 8;
    %jmp/0xz  T_1.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20cd8d0_0, 0, 1;
    %vpi_call 2 141 "$display", "Test Case 2 Failed" {0 0 0};
T_1.2 ;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20cd970_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x20ae730;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20ce410_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20ce410_0, 0, 1;
    %delay 1000, 0;
    %end;
    .thread T_2;
    .scope S_0x20ae730;
T_3 ;
    %wait E_0x2078300;
    %vpi_call 2 62 "$display", "DUT passed?: %b", v0x20ce540_0 {0 0 0};
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "regfile.t.v";
    "./regfile.v";
