// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition"

// DATE "10/08/2021 19:58:15"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module cla_32_bit_adder (
	A,
	B,
	Cin,
	S_reg,
	Cout_reg,
	clk);
input 	[31:0] A;
input 	[31:0] B;
input 	Cin;
output 	[31:0] S_reg;
output 	Cout_reg;
input 	clk;

// Design Ports Information
// S_reg[0]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_reg[1]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_reg[2]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_reg[3]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_reg[4]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_reg[5]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_reg[6]	=>  Location: PIN_G23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_reg[7]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_reg[8]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_reg[9]	=>  Location: PIN_G24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_reg[10]	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_reg[11]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_reg[12]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_reg[13]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_reg[14]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_reg[15]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_reg[16]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_reg[17]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_reg[18]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_reg[19]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_reg[20]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_reg[21]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_reg[22]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_reg[23]	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_reg[24]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_reg[25]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_reg[26]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_reg[27]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_reg[28]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_reg[29]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_reg[30]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_reg[31]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Cout_reg	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Cin	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[0]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[0]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[1]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[1]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[2]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[2]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[3]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[3]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[4]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[4]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[5]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[5]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[6]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[6]	=>  Location: PIN_C25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[7]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[7]	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[8]	=>  Location: PIN_B23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[8]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[9]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[9]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[10]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[10]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[11]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[11]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[12]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[12]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[13]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[13]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[14]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[14]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[15]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[15]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[16]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[16]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[17]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[17]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[18]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[18]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[19]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[19]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[20]	=>  Location: PIN_B25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[20]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[21]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[21]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[22]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[22]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[23]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[23]	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[24]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[24]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[25]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[25]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[26]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[26]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[27]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[27]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[28]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[28]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[29]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[29]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[30]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[30]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[31]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[31]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \S_reg[0]~output_o ;
wire \S_reg[1]~output_o ;
wire \S_reg[2]~output_o ;
wire \S_reg[3]~output_o ;
wire \S_reg[4]~output_o ;
wire \S_reg[5]~output_o ;
wire \S_reg[6]~output_o ;
wire \S_reg[7]~output_o ;
wire \S_reg[8]~output_o ;
wire \S_reg[9]~output_o ;
wire \S_reg[10]~output_o ;
wire \S_reg[11]~output_o ;
wire \S_reg[12]~output_o ;
wire \S_reg[13]~output_o ;
wire \S_reg[14]~output_o ;
wire \S_reg[15]~output_o ;
wire \S_reg[16]~output_o ;
wire \S_reg[17]~output_o ;
wire \S_reg[18]~output_o ;
wire \S_reg[19]~output_o ;
wire \S_reg[20]~output_o ;
wire \S_reg[21]~output_o ;
wire \S_reg[22]~output_o ;
wire \S_reg[23]~output_o ;
wire \S_reg[24]~output_o ;
wire \S_reg[25]~output_o ;
wire \S_reg[26]~output_o ;
wire \S_reg[27]~output_o ;
wire \S_reg[28]~output_o ;
wire \S_reg[29]~output_o ;
wire \S_reg[30]~output_o ;
wire \S_reg[31]~output_o ;
wire \Cout_reg~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \B[0]~input_o ;
wire \Cin~input_o ;
wire \Cin_reg~q ;
wire \A[0]~input_o ;
wire \c0|c0|S~combout ;
wire \S_reg[0]~reg0_q ;
wire \c0|cla|C[0]~1_combout ;
wire \B[1]~input_o ;
wire \A[1]~input_o ;
wire \c0|cla|C[0]~0_combout ;
wire \c0|nate[1].c|S~combout ;
wire \S_reg[1]~reg0_q ;
wire \A[2]~input_o ;
wire \c0|cla|C[1]~2_combout ;
wire \B[2]~input_o ;
wire \c0|nate[2].c|S~combout ;
wire \S_reg[2]~reg0_q ;
wire \B[3]~input_o ;
wire \A[3]~input_o ;
wire \c0|nate[3].c|P~combout ;
wire \c0|nate[3].c|S~combout ;
wire \S_reg[3]~reg0_q ;
wire \c0|Gout~1_combout ;
wire \c0|Gout~0_combout ;
wire \cla|C~0_combout ;
wire \c0|Gout~2_combout ;
wire \cla|C~1_combout ;
wire \cla|C~2_combout ;
wire \B[4]~input_o ;
wire \A[4]~input_o ;
wire \c1|c0|S~combout ;
wire \S_reg[4]~reg0_q ;
wire \A[5]~input_o ;
wire \B[5]~input_o ;
wire \c1|cla|C[0]~0_combout ;
wire \c1|nate[1].c|S~combout ;
wire \S_reg[5]~reg0_q ;
wire \c1|cla|C[1]~1_combout ;
wire \B[6]~input_o ;
wire \A[6]~input_o ;
wire \c1|cla|C[1]~2_combout ;
wire \c1|nate[2].c|S~combout ;
wire \S_reg[6]~reg0_q ;
wire \A[7]~input_o ;
wire \B[7]~input_o ;
wire \B_reg[7]~feeder_combout ;
wire \c1|cla|C[2]~3_combout ;
wire \c1|nate[3].c|S~combout ;
wire \S_reg[7]~reg0_q ;
wire \c1|Gout~1_combout ;
wire \cla|C~3_combout ;
wire \c1|Gout~0_combout ;
wire \c1|Gout~2_combout ;
wire \A[8]~input_o ;
wire \B[8]~input_o ;
wire \cla|C~4_combout ;
wire \cla|C~5_combout ;
wire \c2|c0|S~combout ;
wire \S_reg[8]~reg0_q ;
wire \A[9]~input_o ;
wire \B[9]~input_o ;
wire \c2|cla|C[0]~0_combout ;
wire \c2|nate[1].c|S~combout ;
wire \S_reg[9]~reg0_q ;
wire \B[10]~input_o ;
wire \A[10]~input_o ;
wire \c2|cla|C[1]~2_combout ;
wire \c2|cla|C[1]~1_combout ;
wire \c2|nate[2].c|S~combout ;
wire \S_reg[10]~reg0_q ;
wire \A[11]~input_o ;
wire \A_reg[11]~feeder_combout ;
wire \c2|cla|C[2]~3_combout ;
wire \B[11]~input_o ;
wire \B_reg[11]~feeder_combout ;
wire \c2|nate[3].c|S~combout ;
wire \S_reg[11]~reg0_q ;
wire \B[12]~input_o ;
wire \A[12]~input_o ;
wire \cla|C~6_combout ;
wire \c2|Gout~1_combout ;
wire \c2|Gout~0_combout ;
wire \c2|Gout~2_combout ;
wire \cla|C~7_combout ;
wire \cla|C~8_combout ;
wire \c3|c0|S~combout ;
wire \S_reg[12]~reg0_q ;
wire \B[13]~input_o ;
wire \A[13]~input_o ;
wire \A_reg[13]~feeder_combout ;
wire \c3|cla|C[0]~0_combout ;
wire \c3|nate[1].c|S~combout ;
wire \S_reg[13]~reg0_q ;
wire \B[14]~input_o ;
wire \A[14]~input_o ;
wire \c3|cla|C[1]~2_combout ;
wire \c3|cla|C[1]~1_combout ;
wire \c3|nate[2].c|S~combout ;
wire \S_reg[14]~reg0_q ;
wire \B[15]~input_o ;
wire \B_reg[15]~feeder_combout ;
wire \c3|cla|C[2]~3_combout ;
wire \A[15]~input_o ;
wire \A_reg[15]~feeder_combout ;
wire \c3|nate[3].c|S~combout ;
wire \S_reg[15]~reg0_q ;
wire \c3|Gout~0_combout ;
wire \cla|C~9_combout ;
wire \c3|Gout~1_combout ;
wire \c3|Gout~2_combout ;
wire \B[16]~input_o ;
wire \A[16]~input_o ;
wire \A_reg[16]~feeder_combout ;
wire \cla|C~10_combout ;
wire \cla|C~11_combout ;
wire \c4|c0|S~combout ;
wire \S_reg[16]~reg0_q ;
wire \A[17]~input_o ;
wire \B[17]~input_o ;
wire \c4|cla|C[0]~0_combout ;
wire \c4|nate[1].c|S~combout ;
wire \S_reg[17]~reg0_q ;
wire \B[18]~input_o ;
wire \A[18]~input_o ;
wire \c4|cla|C[1]~1_combout ;
wire \c4|cla|C[1]~2_combout ;
wire \c4|nate[2].c|S~combout ;
wire \S_reg[18]~reg0_q ;
wire \B[19]~input_o ;
wire \B_reg[19]~feeder_combout ;
wire \A[19]~input_o ;
wire \A_reg[19]~feeder_combout ;
wire \c4|cla|C[2]~3_combout ;
wire \c4|nate[3].c|S~combout ;
wire \S_reg[19]~reg0_q ;
wire \cla|C~13_combout ;
wire \cla|C~12_combout ;
wire \cla|C~14_combout ;
wire \B[20]~input_o ;
wire \A[20]~input_o ;
wire \c4|Gout~0_combout ;
wire \c4|Gout~1_combout ;
wire \c4|Gout~2_combout ;
wire \c5|c0|S~combout ;
wire \S_reg[20]~reg0_q ;
wire \B[21]~input_o ;
wire \A[21]~input_o ;
wire \c5|cla|C[0]~0_combout ;
wire \c5|nate[1].c|S~combout ;
wire \S_reg[21]~reg0_q ;
wire \B[22]~input_o ;
wire \B_reg[22]~feeder_combout ;
wire \A[22]~input_o ;
wire \A_reg[22]~feeder_combout ;
wire \c5|cla|C[1]~2_combout ;
wire \c5|cla|C[1]~1_combout ;
wire \c5|nate[2].c|S~combout ;
wire \S_reg[22]~reg0_q ;
wire \A[23]~input_o ;
wire \A_reg[23]~feeder_combout ;
wire \B[23]~input_o ;
wire \c5|cla|C[2]~3_combout ;
wire \c5|nate[3].c|S~combout ;
wire \S_reg[23]~reg0_q ;
wire \A[24]~input_o ;
wire \c5|Gout~1_combout ;
wire \cla|C~15_combout ;
wire \c5|Gout~0_combout ;
wire \c5|Gout~2_combout ;
wire \B[24]~input_o ;
wire \cla|C~16_combout ;
wire \cla|C~17_combout ;
wire \c6|c0|S~combout ;
wire \S_reg[24]~reg0_q ;
wire \B[25]~input_o ;
wire \A[25]~input_o ;
wire \A_reg[25]~feeder_combout ;
wire \c6|cla|C[0]~0_combout ;
wire \c6|nate[1].c|S~combout ;
wire \S_reg[25]~reg0_q ;
wire \B[26]~input_o ;
wire \B_reg[26]~feeder_combout ;
wire \A[26]~input_o ;
wire \c6|cla|C[1]~1_combout ;
wire \c6|cla|C[1]~2_combout ;
wire \c6|nate[2].c|S~combout ;
wire \S_reg[26]~reg0_q ;
wire \B[27]~input_o ;
wire \A[27]~input_o ;
wire \c6|cla|C[2]~3_combout ;
wire \c6|nate[3].c|S~combout ;
wire \S_reg[27]~reg0_q ;
wire \B[28]~input_o ;
wire \A[28]~input_o ;
wire \c6|Gout~1_combout ;
wire \c6|Gout~0_combout ;
wire \cla|C~18_combout ;
wire \c6|Gout~2_combout ;
wire \cla|C~19_combout ;
wire \cla|C~20_combout ;
wire \c7|c0|S~combout ;
wire \S_reg[28]~reg0_q ;
wire \B[29]~input_o ;
wire \A[29]~input_o ;
wire \c7|cla|C[0]~0_combout ;
wire \c7|nate[1].c|S~combout ;
wire \S_reg[29]~reg0_q ;
wire \A[30]~input_o ;
wire \B[30]~input_o ;
wire \B_reg[30]~feeder_combout ;
wire \c7|nate[2].c|P~combout ;
wire \c7|nate[2].c|S~combout ;
wire \S_reg[30]~reg0_q ;
wire \A[31]~input_o ;
wire \A_reg[31]~feeder_combout ;
wire \c7|nate[3].c|S~0_combout ;
wire \c7|nate[3].c|S~1_combout ;
wire \B[31]~input_o ;
wire \B_reg[31]~feeder_combout ;
wire \c7|nate[3].c|S~2_combout ;
wire \S_reg[31]~reg0_q ;
wire \c7|Gout~0_combout ;
wire \c7|nate[1].c|P~combout ;
wire \cla|C~24_combout ;
wire \cla|C[7]~21_combout ;
wire \cla|C[7]~22_combout ;
wire \cla|C[7]~23_combout ;
wire \Cout_reg~reg0_q ;
wire [7:0] \cla|C ;
wire [31:0] A_reg;
wire [31:0] B_reg;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X45_Y73_N9
cycloneive_io_obuf \S_reg[0]~output (
	.i(\S_reg[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S_reg[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \S_reg[0]~output .bus_hold = "false";
defparam \S_reg[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N2
cycloneive_io_obuf \S_reg[1]~output (
	.i(\S_reg[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S_reg[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \S_reg[1]~output .bus_hold = "false";
defparam \S_reg[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \S_reg[2]~output (
	.i(\S_reg[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S_reg[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \S_reg[2]~output .bus_hold = "false";
defparam \S_reg[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N2
cycloneive_io_obuf \S_reg[3]~output (
	.i(\S_reg[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S_reg[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \S_reg[3]~output .bus_hold = "false";
defparam \S_reg[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N16
cycloneive_io_obuf \S_reg[4]~output (
	.i(\S_reg[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S_reg[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \S_reg[4]~output .bus_hold = "false";
defparam \S_reg[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \S_reg[5]~output (
	.i(\S_reg[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S_reg[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \S_reg[5]~output .bus_hold = "false";
defparam \S_reg[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N16
cycloneive_io_obuf \S_reg[6]~output (
	.i(\S_reg[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S_reg[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \S_reg[6]~output .bus_hold = "false";
defparam \S_reg[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N23
cycloneive_io_obuf \S_reg[7]~output (
	.i(\S_reg[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S_reg[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \S_reg[7]~output .bus_hold = "false";
defparam \S_reg[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N16
cycloneive_io_obuf \S_reg[8]~output (
	.i(\S_reg[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S_reg[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \S_reg[8]~output .bus_hold = "false";
defparam \S_reg[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N23
cycloneive_io_obuf \S_reg[9]~output (
	.i(\S_reg[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S_reg[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \S_reg[9]~output .bus_hold = "false";
defparam \S_reg[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N16
cycloneive_io_obuf \S_reg[10]~output (
	.i(\S_reg[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S_reg[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \S_reg[10]~output .bus_hold = "false";
defparam \S_reg[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \S_reg[11]~output (
	.i(\S_reg[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S_reg[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \S_reg[11]~output .bus_hold = "false";
defparam \S_reg[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \S_reg[12]~output (
	.i(\S_reg[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S_reg[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \S_reg[12]~output .bus_hold = "false";
defparam \S_reg[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N9
cycloneive_io_obuf \S_reg[13]~output (
	.i(\S_reg[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S_reg[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \S_reg[13]~output .bus_hold = "false";
defparam \S_reg[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N2
cycloneive_io_obuf \S_reg[14]~output (
	.i(\S_reg[14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S_reg[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \S_reg[14]~output .bus_hold = "false";
defparam \S_reg[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \S_reg[15]~output (
	.i(\S_reg[15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S_reg[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \S_reg[15]~output .bus_hold = "false";
defparam \S_reg[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N9
cycloneive_io_obuf \S_reg[16]~output (
	.i(\S_reg[16]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S_reg[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \S_reg[16]~output .bus_hold = "false";
defparam \S_reg[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \S_reg[17]~output (
	.i(\S_reg[17]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S_reg[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \S_reg[17]~output .bus_hold = "false";
defparam \S_reg[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N9
cycloneive_io_obuf \S_reg[18]~output (
	.i(\S_reg[18]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S_reg[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \S_reg[18]~output .bus_hold = "false";
defparam \S_reg[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \S_reg[19]~output (
	.i(\S_reg[19]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S_reg[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \S_reg[19]~output .bus_hold = "false";
defparam \S_reg[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N16
cycloneive_io_obuf \S_reg[20]~output (
	.i(\S_reg[20]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S_reg[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \S_reg[20]~output .bus_hold = "false";
defparam \S_reg[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \S_reg[21]~output (
	.i(\S_reg[21]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S_reg[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \S_reg[21]~output .bus_hold = "false";
defparam \S_reg[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N16
cycloneive_io_obuf \S_reg[22]~output (
	.i(\S_reg[22]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S_reg[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \S_reg[22]~output .bus_hold = "false";
defparam \S_reg[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N23
cycloneive_io_obuf \S_reg[23]~output (
	.i(\S_reg[23]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S_reg[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \S_reg[23]~output .bus_hold = "false";
defparam \S_reg[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \S_reg[24]~output (
	.i(\S_reg[24]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S_reg[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \S_reg[24]~output .bus_hold = "false";
defparam \S_reg[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \S_reg[25]~output (
	.i(\S_reg[25]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S_reg[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \S_reg[25]~output .bus_hold = "false";
defparam \S_reg[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \S_reg[26]~output (
	.i(\S_reg[26]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S_reg[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \S_reg[26]~output .bus_hold = "false";
defparam \S_reg[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N16
cycloneive_io_obuf \S_reg[27]~output (
	.i(\S_reg[27]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S_reg[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \S_reg[27]~output .bus_hold = "false";
defparam \S_reg[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y73_N16
cycloneive_io_obuf \S_reg[28]~output (
	.i(\S_reg[28]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S_reg[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \S_reg[28]~output .bus_hold = "false";
defparam \S_reg[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \S_reg[29]~output (
	.i(\S_reg[29]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S_reg[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \S_reg[29]~output .bus_hold = "false";
defparam \S_reg[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \S_reg[30]~output (
	.i(\S_reg[30]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S_reg[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \S_reg[30]~output .bus_hold = "false";
defparam \S_reg[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \S_reg[31]~output (
	.i(\S_reg[31]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S_reg[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \S_reg[31]~output .bus_hold = "false";
defparam \S_reg[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \Cout_reg~output (
	.i(\Cout_reg~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Cout_reg~output_o ),
	.obar());
// synopsys translate_off
defparam \Cout_reg~output .bus_hold = "false";
defparam \Cout_reg~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N1
cycloneive_io_ibuf \B[0]~input (
	.i(B[0]),
	.ibar(gnd),
	.o(\B[0]~input_o ));
// synopsys translate_off
defparam \B[0]~input .bus_hold = "false";
defparam \B[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X66_Y69_N5
dffeas \B_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_reg[0]),
	.prn(vcc));
// synopsys translate_off
defparam \B_reg[0] .is_wysiwyg = "true";
defparam \B_reg[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N8
cycloneive_io_ibuf \Cin~input (
	.i(Cin),
	.ibar(gnd),
	.o(\Cin~input_o ));
// synopsys translate_off
defparam \Cin~input .bus_hold = "false";
defparam \Cin~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y69_N25
dffeas Cin_reg(
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Cin~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Cin_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam Cin_reg.is_wysiwyg = "true";
defparam Cin_reg.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y73_N8
cycloneive_io_ibuf \A[0]~input (
	.i(A[0]),
	.ibar(gnd),
	.o(\A[0]~input_o ));
// synopsys translate_off
defparam \A[0]~input .bus_hold = "false";
defparam \A[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X66_Y69_N23
dffeas \A_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_reg[0]),
	.prn(vcc));
// synopsys translate_off
defparam \A_reg[0] .is_wysiwyg = "true";
defparam \A_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N12
cycloneive_lcell_comb \c0|c0|S (
// Equation(s):
// \c0|c0|S~combout  = B_reg[0] $ (\Cin_reg~q  $ (A_reg[0]))

	.dataa(B_reg[0]),
	.datab(\Cin_reg~q ),
	.datac(A_reg[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\c0|c0|S~combout ),
	.cout());
// synopsys translate_off
defparam \c0|c0|S .lut_mask = 16'h9696;
defparam \c0|c0|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y69_N13
dffeas \S_reg[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c0|c0|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_reg[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \S_reg[0]~reg0 .is_wysiwyg = "true";
defparam \S_reg[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N22
cycloneive_lcell_comb \c0|cla|C[0]~1 (
// Equation(s):
// \c0|cla|C[0]~1_combout  = (A_reg[0] & ((B_reg[0]) # (\Cin_reg~q )))

	.dataa(B_reg[0]),
	.datab(gnd),
	.datac(A_reg[0]),
	.datad(\Cin_reg~q ),
	.cin(gnd),
	.combout(\c0|cla|C[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \c0|cla|C[0]~1 .lut_mask = 16'hF0A0;
defparam \c0|cla|C[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X65_Y73_N22
cycloneive_io_ibuf \B[1]~input (
	.i(B[1]),
	.ibar(gnd),
	.o(\B[1]~input_o ));
// synopsys translate_off
defparam \B[1]~input .bus_hold = "false";
defparam \B[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X66_Y69_N21
dffeas \B_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_reg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \B_reg[1] .is_wysiwyg = "true";
defparam \B_reg[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X45_Y73_N1
cycloneive_io_ibuf \A[1]~input (
	.i(A[1]),
	.ibar(gnd),
	.o(\A[1]~input_o ));
// synopsys translate_off
defparam \A[1]~input .bus_hold = "false";
defparam \A[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X66_Y69_N31
dffeas \A_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_reg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \A_reg[1] .is_wysiwyg = "true";
defparam \A_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N4
cycloneive_lcell_comb \c0|cla|C[0]~0 (
// Equation(s):
// \c0|cla|C[0]~0_combout  = (B_reg[0] & \Cin_reg~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(B_reg[0]),
	.datad(\Cin_reg~q ),
	.cin(gnd),
	.combout(\c0|cla|C[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \c0|cla|C[0]~0 .lut_mask = 16'hF000;
defparam \c0|cla|C[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N10
cycloneive_lcell_comb \c0|nate[1].c|S (
// Equation(s):
// \c0|nate[1].c|S~combout  = B_reg[1] $ (A_reg[1] $ (((\c0|cla|C[0]~1_combout ) # (\c0|cla|C[0]~0_combout ))))

	.dataa(\c0|cla|C[0]~1_combout ),
	.datab(B_reg[1]),
	.datac(A_reg[1]),
	.datad(\c0|cla|C[0]~0_combout ),
	.cin(gnd),
	.combout(\c0|nate[1].c|S~combout ),
	.cout());
// synopsys translate_off
defparam \c0|nate[1].c|S .lut_mask = 16'hC396;
defparam \c0|nate[1].c|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y69_N11
dffeas \S_reg[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c0|nate[1].c|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_reg[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \S_reg[1]~reg0 .is_wysiwyg = "true";
defparam \S_reg[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y73_N1
cycloneive_io_ibuf \A[2]~input (
	.i(A[2]),
	.ibar(gnd),
	.o(\A[2]~input_o ));
// synopsys translate_off
defparam \A[2]~input .bus_hold = "false";
defparam \A[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X66_Y69_N7
dffeas \A_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_reg[2]),
	.prn(vcc));
// synopsys translate_off
defparam \A_reg[2] .is_wysiwyg = "true";
defparam \A_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N20
cycloneive_lcell_comb \c0|cla|C[1]~2 (
// Equation(s):
// \c0|cla|C[1]~2_combout  = (A_reg[1] & ((\c0|cla|C[0]~1_combout ) # ((B_reg[1]) # (\c0|cla|C[0]~0_combout )))) # (!A_reg[1] & (B_reg[1] & ((\c0|cla|C[0]~1_combout ) # (\c0|cla|C[0]~0_combout ))))

	.dataa(\c0|cla|C[0]~1_combout ),
	.datab(A_reg[1]),
	.datac(B_reg[1]),
	.datad(\c0|cla|C[0]~0_combout ),
	.cin(gnd),
	.combout(\c0|cla|C[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \c0|cla|C[1]~2 .lut_mask = 16'hFCE8;
defparam \c0|cla|C[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X42_Y73_N8
cycloneive_io_ibuf \B[2]~input (
	.i(B[2]),
	.ibar(gnd),
	.o(\B[2]~input_o ));
// synopsys translate_off
defparam \B[2]~input .bus_hold = "false";
defparam \B[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X66_Y69_N25
dffeas \B_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_reg[2]),
	.prn(vcc));
// synopsys translate_off
defparam \B_reg[2] .is_wysiwyg = "true";
defparam \B_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y69_N0
cycloneive_lcell_comb \c0|nate[2].c|S (
// Equation(s):
// \c0|nate[2].c|S~combout  = A_reg[2] $ (\c0|cla|C[1]~2_combout  $ (B_reg[2]))

	.dataa(A_reg[2]),
	.datab(gnd),
	.datac(\c0|cla|C[1]~2_combout ),
	.datad(B_reg[2]),
	.cin(gnd),
	.combout(\c0|nate[2].c|S~combout ),
	.cout());
// synopsys translate_off
defparam \c0|nate[2].c|S .lut_mask = 16'hA55A;
defparam \c0|nate[2].c|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y69_N1
dffeas \S_reg[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c0|nate[2].c|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_reg[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \S_reg[2]~reg0 .is_wysiwyg = "true";
defparam \S_reg[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y73_N22
cycloneive_io_ibuf \B[3]~input (
	.i(B[3]),
	.ibar(gnd),
	.o(\B[3]~input_o ));
// synopsys translate_off
defparam \B[3]~input .bus_hold = "false";
defparam \B[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X66_Y69_N17
dffeas \B_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_reg[3]),
	.prn(vcc));
// synopsys translate_off
defparam \B_reg[3] .is_wysiwyg = "true";
defparam \B_reg[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X62_Y73_N22
cycloneive_io_ibuf \A[3]~input (
	.i(A[3]),
	.ibar(gnd),
	.o(\A[3]~input_o ));
// synopsys translate_off
defparam \A[3]~input .bus_hold = "false";
defparam \A[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X66_Y69_N19
dffeas \A_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_reg[3]),
	.prn(vcc));
// synopsys translate_off
defparam \A_reg[3] .is_wysiwyg = "true";
defparam \A_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y69_N8
cycloneive_lcell_comb \c0|nate[3].c|P (
// Equation(s):
// \c0|nate[3].c|P~combout  = B_reg[3] $ (A_reg[3])

	.dataa(gnd),
	.datab(B_reg[3]),
	.datac(gnd),
	.datad(A_reg[3]),
	.cin(gnd),
	.combout(\c0|nate[3].c|P~combout ),
	.cout());
// synopsys translate_off
defparam \c0|nate[3].c|P .lut_mask = 16'h33CC;
defparam \c0|nate[3].c|P .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y69_N30
cycloneive_lcell_comb \c0|nate[3].c|S (
// Equation(s):
// \c0|nate[3].c|S~combout  = \c0|nate[3].c|P~combout  $ (((\c0|cla|C[1]~2_combout  & ((B_reg[2]) # (A_reg[2]))) # (!\c0|cla|C[1]~2_combout  & (B_reg[2] & A_reg[2]))))

	.dataa(\c0|cla|C[1]~2_combout ),
	.datab(B_reg[2]),
	.datac(\c0|nate[3].c|P~combout ),
	.datad(A_reg[2]),
	.cin(gnd),
	.combout(\c0|nate[3].c|S~combout ),
	.cout());
// synopsys translate_off
defparam \c0|nate[3].c|S .lut_mask = 16'h1E78;
defparam \c0|nate[3].c|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y69_N31
dffeas \S_reg[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c0|nate[3].c|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_reg[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \S_reg[3]~reg0 .is_wysiwyg = "true";
defparam \S_reg[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N8
cycloneive_lcell_comb \c0|Gout~1 (
// Equation(s):
// \c0|Gout~1_combout  = (B_reg[1] & ((A_reg[1]) # ((A_reg[0] & B_reg[0])))) # (!B_reg[1] & (A_reg[0] & (B_reg[0] & A_reg[1])))

	.dataa(A_reg[0]),
	.datab(B_reg[1]),
	.datac(B_reg[0]),
	.datad(A_reg[1]),
	.cin(gnd),
	.combout(\c0|Gout~1_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Gout~1 .lut_mask = 16'hEC80;
defparam \c0|Gout~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N6
cycloneive_lcell_comb \c0|Gout~0 (
// Equation(s):
// \c0|Gout~0_combout  = (A_reg[3] & ((B_reg[3]) # ((B_reg[2] & A_reg[2])))) # (!A_reg[3] & (B_reg[2] & (A_reg[2] & B_reg[3])))

	.dataa(B_reg[2]),
	.datab(A_reg[3]),
	.datac(A_reg[2]),
	.datad(B_reg[3]),
	.cin(gnd),
	.combout(\c0|Gout~0_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Gout~0 .lut_mask = 16'hEC80;
defparam \c0|Gout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N24
cycloneive_lcell_comb \cla|C~0 (
// Equation(s):
// \cla|C~0_combout  = (A_reg[2] & (!B_reg[2] & (A_reg[3] $ (B_reg[3])))) # (!A_reg[2] & (B_reg[2] & (A_reg[3] $ (B_reg[3]))))

	.dataa(A_reg[2]),
	.datab(A_reg[3]),
	.datac(B_reg[2]),
	.datad(B_reg[3]),
	.cin(gnd),
	.combout(\cla|C~0_combout ),
	.cout());
// synopsys translate_off
defparam \cla|C~0 .lut_mask = 16'h1248;
defparam \cla|C~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N14
cycloneive_lcell_comb \c0|Gout~2 (
// Equation(s):
// \c0|Gout~2_combout  = (\c0|Gout~0_combout ) # ((\c0|Gout~1_combout  & \cla|C~0_combout ))

	.dataa(\c0|Gout~1_combout ),
	.datab(\c0|Gout~0_combout ),
	.datac(gnd),
	.datad(\cla|C~0_combout ),
	.cin(gnd),
	.combout(\c0|Gout~2_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Gout~2 .lut_mask = 16'hEECC;
defparam \c0|Gout~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N28
cycloneive_lcell_comb \cla|C~1 (
// Equation(s):
// \cla|C~1_combout  = (A_reg[0] & (!B_reg[0] & (A_reg[1] $ (B_reg[1])))) # (!A_reg[0] & (B_reg[0] & (A_reg[1] $ (B_reg[1]))))

	.dataa(A_reg[0]),
	.datab(B_reg[0]),
	.datac(A_reg[1]),
	.datad(B_reg[1]),
	.cin(gnd),
	.combout(\cla|C~1_combout ),
	.cout());
// synopsys translate_off
defparam \cla|C~1 .lut_mask = 16'h0660;
defparam \cla|C~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N24
cycloneive_lcell_comb \cla|C~2 (
// Equation(s):
// \cla|C~2_combout  = (\cla|C~1_combout  & (\Cin_reg~q  & \cla|C~0_combout ))

	.dataa(gnd),
	.datab(\cla|C~1_combout ),
	.datac(\Cin_reg~q ),
	.datad(\cla|C~0_combout ),
	.cin(gnd),
	.combout(\cla|C~2_combout ),
	.cout());
// synopsys translate_off
defparam \cla|C~2 .lut_mask = 16'hC000;
defparam \cla|C~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X85_Y73_N8
cycloneive_io_ibuf \B[4]~input (
	.i(B[4]),
	.ibar(gnd),
	.o(\B[4]~input_o ));
// synopsys translate_off
defparam \B[4]~input .bus_hold = "false";
defparam \B[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X69_Y69_N13
dffeas \B_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_reg[4]),
	.prn(vcc));
// synopsys translate_off
defparam \B_reg[4] .is_wysiwyg = "true";
defparam \B_reg[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X81_Y73_N22
cycloneive_io_ibuf \A[4]~input (
	.i(A[4]),
	.ibar(gnd),
	.o(\A[4]~input_o ));
// synopsys translate_off
defparam \A[4]~input .bus_hold = "false";
defparam \A[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X69_Y69_N23
dffeas \A_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_reg[4]),
	.prn(vcc));
// synopsys translate_off
defparam \A_reg[4] .is_wysiwyg = "true";
defparam \A_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y69_N0
cycloneive_lcell_comb \c1|c0|S (
// Equation(s):
// \c1|c0|S~combout  = B_reg[4] $ (A_reg[4] $ (((\c0|Gout~2_combout ) # (\cla|C~2_combout ))))

	.dataa(\c0|Gout~2_combout ),
	.datab(\cla|C~2_combout ),
	.datac(B_reg[4]),
	.datad(A_reg[4]),
	.cin(gnd),
	.combout(\c1|c0|S~combout ),
	.cout());
// synopsys translate_off
defparam \c1|c0|S .lut_mask = 16'hE11E;
defparam \c1|c0|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y69_N1
dffeas \S_reg[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c1|c0|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_reg[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \S_reg[4]~reg0 .is_wysiwyg = "true";
defparam \S_reg[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X72_Y73_N8
cycloneive_io_ibuf \A[5]~input (
	.i(A[5]),
	.ibar(gnd),
	.o(\A[5]~input_o ));
// synopsys translate_off
defparam \A[5]~input .bus_hold = "false";
defparam \A[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X69_Y69_N7
dffeas \A_reg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_reg[5]),
	.prn(vcc));
// synopsys translate_off
defparam \A_reg[5] .is_wysiwyg = "true";
defparam \A_reg[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y73_N8
cycloneive_io_ibuf \B[5]~input (
	.i(B[5]),
	.ibar(gnd),
	.o(\B[5]~input_o ));
// synopsys translate_off
defparam \B[5]~input .bus_hold = "false";
defparam \B[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X69_Y69_N9
dffeas \B_reg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_reg[5]),
	.prn(vcc));
// synopsys translate_off
defparam \B_reg[5] .is_wysiwyg = "true";
defparam \B_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y69_N12
cycloneive_lcell_comb \c1|cla|C[0]~0 (
// Equation(s):
// \c1|cla|C[0]~0_combout  = (A_reg[4] & ((\c0|Gout~2_combout ) # ((B_reg[4]) # (\cla|C~2_combout )))) # (!A_reg[4] & (B_reg[4] & ((\c0|Gout~2_combout ) # (\cla|C~2_combout ))))

	.dataa(\c0|Gout~2_combout ),
	.datab(A_reg[4]),
	.datac(B_reg[4]),
	.datad(\cla|C~2_combout ),
	.cin(gnd),
	.combout(\c1|cla|C[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cla|C[0]~0 .lut_mask = 16'hFCE8;
defparam \c1|cla|C[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y69_N26
cycloneive_lcell_comb \c1|nate[1].c|S (
// Equation(s):
// \c1|nate[1].c|S~combout  = A_reg[5] $ (B_reg[5] $ (\c1|cla|C[0]~0_combout ))

	.dataa(A_reg[5]),
	.datab(gnd),
	.datac(B_reg[5]),
	.datad(\c1|cla|C[0]~0_combout ),
	.cin(gnd),
	.combout(\c1|nate[1].c|S~combout ),
	.cout());
// synopsys translate_off
defparam \c1|nate[1].c|S .lut_mask = 16'hA55A;
defparam \c1|nate[1].c|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y69_N27
dffeas \S_reg[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c1|nate[1].c|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_reg[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \S_reg[5]~reg0 .is_wysiwyg = "true";
defparam \S_reg[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y69_N8
cycloneive_lcell_comb \c1|cla|C[1]~1 (
// Equation(s):
// \c1|cla|C[1]~1_combout  = (B_reg[5] & \c1|cla|C[0]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(B_reg[5]),
	.datad(\c1|cla|C[0]~0_combout ),
	.cin(gnd),
	.combout(\c1|cla|C[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cla|C[1]~1 .lut_mask = 16'hF000;
defparam \c1|cla|C[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X85_Y73_N1
cycloneive_io_ibuf \B[6]~input (
	.i(B[6]),
	.ibar(gnd),
	.o(\B[6]~input_o ));
// synopsys translate_off
defparam \B[6]~input .bus_hold = "false";
defparam \B[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X69_Y69_N5
dffeas \B_reg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_reg[6]),
	.prn(vcc));
// synopsys translate_off
defparam \B_reg[6] .is_wysiwyg = "true";
defparam \B_reg[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X105_Y73_N8
cycloneive_io_ibuf \A[6]~input (
	.i(A[6]),
	.ibar(gnd),
	.o(\A[6]~input_o ));
// synopsys translate_off
defparam \A[6]~input .bus_hold = "false";
defparam \A[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X69_Y69_N31
dffeas \A_reg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_reg[6]),
	.prn(vcc));
// synopsys translate_off
defparam \A_reg[6] .is_wysiwyg = "true";
defparam \A_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y69_N6
cycloneive_lcell_comb \c1|cla|C[1]~2 (
// Equation(s):
// \c1|cla|C[1]~2_combout  = (A_reg[5] & ((B_reg[5]) # (\c1|cla|C[0]~0_combout )))

	.dataa(B_reg[5]),
	.datab(gnd),
	.datac(A_reg[5]),
	.datad(\c1|cla|C[0]~0_combout ),
	.cin(gnd),
	.combout(\c1|cla|C[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cla|C[1]~2 .lut_mask = 16'hF0A0;
defparam \c1|cla|C[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y69_N20
cycloneive_lcell_comb \c1|nate[2].c|S (
// Equation(s):
// \c1|nate[2].c|S~combout  = B_reg[6] $ (A_reg[6] $ (((\c1|cla|C[1]~1_combout ) # (\c1|cla|C[1]~2_combout ))))

	.dataa(\c1|cla|C[1]~1_combout ),
	.datab(B_reg[6]),
	.datac(A_reg[6]),
	.datad(\c1|cla|C[1]~2_combout ),
	.cin(gnd),
	.combout(\c1|nate[2].c|S~combout ),
	.cout());
// synopsys translate_off
defparam \c1|nate[2].c|S .lut_mask = 16'hC396;
defparam \c1|nate[2].c|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y69_N21
dffeas \S_reg[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c1|nate[2].c|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_reg[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \S_reg[6]~reg0 .is_wysiwyg = "true";
defparam \S_reg[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X105_Y73_N1
cycloneive_io_ibuf \A[7]~input (
	.i(A[7]),
	.ibar(gnd),
	.o(\A[7]~input_o ));
// synopsys translate_off
defparam \A[7]~input .bus_hold = "false";
defparam \A[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X69_Y69_N3
dffeas \A_reg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_reg[7]),
	.prn(vcc));
// synopsys translate_off
defparam \A_reg[7] .is_wysiwyg = "true";
defparam \A_reg[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X69_Y73_N1
cycloneive_io_ibuf \B[7]~input (
	.i(B[7]),
	.ibar(gnd),
	.o(\B[7]~input_o ));
// synopsys translate_off
defparam \B[7]~input .bus_hold = "false";
defparam \B[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y69_N16
cycloneive_lcell_comb \B_reg[7]~feeder (
// Equation(s):
// \B_reg[7]~feeder_combout  = \B[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[7]~input_o ),
	.cin(gnd),
	.combout(\B_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \B_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y69_N17
dffeas \B_reg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\B_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_reg[7]),
	.prn(vcc));
// synopsys translate_off
defparam \B_reg[7] .is_wysiwyg = "true";
defparam \B_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y69_N30
cycloneive_lcell_comb \c1|cla|C[2]~3 (
// Equation(s):
// \c1|cla|C[2]~3_combout  = (B_reg[6] & ((\c1|cla|C[1]~1_combout ) # ((A_reg[6]) # (\c1|cla|C[1]~2_combout )))) # (!B_reg[6] & (A_reg[6] & ((\c1|cla|C[1]~1_combout ) # (\c1|cla|C[1]~2_combout ))))

	.dataa(\c1|cla|C[1]~1_combout ),
	.datab(B_reg[6]),
	.datac(A_reg[6]),
	.datad(\c1|cla|C[1]~2_combout ),
	.cin(gnd),
	.combout(\c1|cla|C[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \c1|cla|C[2]~3 .lut_mask = 16'hFCE8;
defparam \c1|cla|C[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y69_N10
cycloneive_lcell_comb \c1|nate[3].c|S (
// Equation(s):
// \c1|nate[3].c|S~combout  = A_reg[7] $ (B_reg[7] $ (\c1|cla|C[2]~3_combout ))

	.dataa(gnd),
	.datab(A_reg[7]),
	.datac(B_reg[7]),
	.datad(\c1|cla|C[2]~3_combout ),
	.cin(gnd),
	.combout(\c1|nate[3].c|S~combout ),
	.cout());
// synopsys translate_off
defparam \c1|nate[3].c|S .lut_mask = 16'hC33C;
defparam \c1|nate[3].c|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y69_N11
dffeas \S_reg[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c1|nate[3].c|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_reg[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \S_reg[7]~reg0 .is_wysiwyg = "true";
defparam \S_reg[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y69_N14
cycloneive_lcell_comb \c1|Gout~1 (
// Equation(s):
// \c1|Gout~1_combout  = (A_reg[5] & ((B_reg[5]) # ((A_reg[4] & B_reg[4])))) # (!A_reg[5] & (B_reg[5] & (A_reg[4] & B_reg[4])))

	.dataa(A_reg[5]),
	.datab(B_reg[5]),
	.datac(A_reg[4]),
	.datad(B_reg[4]),
	.cin(gnd),
	.combout(\c1|Gout~1_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Gout~1 .lut_mask = 16'hE888;
defparam \c1|Gout~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y69_N4
cycloneive_lcell_comb \cla|C~3 (
// Equation(s):
// \cla|C~3_combout  = (A_reg[6] & (!B_reg[6] & (A_reg[7] $ (B_reg[7])))) # (!A_reg[6] & (B_reg[6] & (A_reg[7] $ (B_reg[7]))))

	.dataa(A_reg[6]),
	.datab(A_reg[7]),
	.datac(B_reg[6]),
	.datad(B_reg[7]),
	.cin(gnd),
	.combout(\cla|C~3_combout ),
	.cout());
// synopsys translate_off
defparam \cla|C~3 .lut_mask = 16'h1248;
defparam \cla|C~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y69_N24
cycloneive_lcell_comb \c1|Gout~0 (
// Equation(s):
// \c1|Gout~0_combout  = (A_reg[7] & ((B_reg[7]) # ((A_reg[6] & B_reg[6])))) # (!A_reg[7] & (A_reg[6] & (B_reg[6] & B_reg[7])))

	.dataa(A_reg[6]),
	.datab(A_reg[7]),
	.datac(B_reg[6]),
	.datad(B_reg[7]),
	.cin(gnd),
	.combout(\c1|Gout~0_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Gout~0 .lut_mask = 16'hEC80;
defparam \c1|Gout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y69_N28
cycloneive_lcell_comb \c1|Gout~2 (
// Equation(s):
// \c1|Gout~2_combout  = (\c1|Gout~0_combout ) # ((\c1|Gout~1_combout  & \cla|C~3_combout ))

	.dataa(gnd),
	.datab(\c1|Gout~1_combout ),
	.datac(\cla|C~3_combout ),
	.datad(\c1|Gout~0_combout ),
	.cin(gnd),
	.combout(\c1|Gout~2_combout ),
	.cout());
// synopsys translate_off
defparam \c1|Gout~2 .lut_mask = 16'hFFC0;
defparam \c1|Gout~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X83_Y73_N8
cycloneive_io_ibuf \A[8]~input (
	.i(A[8]),
	.ibar(gnd),
	.o(\A[8]~input_o ));
// synopsys translate_off
defparam \A[8]~input .bus_hold = "false";
defparam \A[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X72_Y69_N7
dffeas \A_reg[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_reg[8]),
	.prn(vcc));
// synopsys translate_off
defparam \A_reg[8] .is_wysiwyg = "true";
defparam \A_reg[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X102_Y73_N8
cycloneive_io_ibuf \B[8]~input (
	.i(B[8]),
	.ibar(gnd),
	.o(\B[8]~input_o ));
// synopsys translate_off
defparam \B[8]~input .bus_hold = "false";
defparam \B[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X72_Y69_N9
dffeas \B_reg[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_reg[8]),
	.prn(vcc));
// synopsys translate_off
defparam \B_reg[8] .is_wysiwyg = "true";
defparam \B_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y69_N18
cycloneive_lcell_comb \cla|C~4 (
// Equation(s):
// \cla|C~4_combout  = (A_reg[5] & (!B_reg[5] & (A_reg[4] $ (B_reg[4])))) # (!A_reg[5] & (B_reg[5] & (A_reg[4] $ (B_reg[4]))))

	.dataa(A_reg[5]),
	.datab(B_reg[5]),
	.datac(A_reg[4]),
	.datad(B_reg[4]),
	.cin(gnd),
	.combout(\cla|C~4_combout ),
	.cout());
// synopsys translate_off
defparam \cla|C~4 .lut_mask = 16'h0660;
defparam \cla|C~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N10
cycloneive_lcell_comb \cla|C~5 (
// Equation(s):
// \cla|C~5_combout  = (\cla|C~4_combout  & (\cla|C~3_combout  & ((\cla|C~2_combout ) # (\c0|Gout~2_combout ))))

	.dataa(\cla|C~4_combout ),
	.datab(\cla|C~2_combout ),
	.datac(\cla|C~3_combout ),
	.datad(\c0|Gout~2_combout ),
	.cin(gnd),
	.combout(\cla|C~5_combout ),
	.cout());
// synopsys translate_off
defparam \cla|C~5 .lut_mask = 16'hA080;
defparam \cla|C~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y69_N16
cycloneive_lcell_comb \c2|c0|S (
// Equation(s):
// \c2|c0|S~combout  = A_reg[8] $ (B_reg[8] $ (((\c1|Gout~2_combout ) # (\cla|C~5_combout ))))

	.dataa(\c1|Gout~2_combout ),
	.datab(A_reg[8]),
	.datac(B_reg[8]),
	.datad(\cla|C~5_combout ),
	.cin(gnd),
	.combout(\c2|c0|S~combout ),
	.cout());
// synopsys translate_off
defparam \c2|c0|S .lut_mask = 16'hC396;
defparam \c2|c0|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y69_N17
dffeas \S_reg[8]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c2|c0|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_reg[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \S_reg[8]~reg0 .is_wysiwyg = "true";
defparam \S_reg[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X79_Y73_N1
cycloneive_io_ibuf \A[9]~input (
	.i(A[9]),
	.ibar(gnd),
	.o(\A[9]~input_o ));
// synopsys translate_off
defparam \A[9]~input .bus_hold = "false";
defparam \A[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X72_Y69_N11
dffeas \A_reg[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_reg[9]),
	.prn(vcc));
// synopsys translate_off
defparam \A_reg[9] .is_wysiwyg = "true";
defparam \A_reg[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X100_Y73_N22
cycloneive_io_ibuf \B[9]~input (
	.i(B[9]),
	.ibar(gnd),
	.o(\B[9]~input_o ));
// synopsys translate_off
defparam \B[9]~input .bus_hold = "false";
defparam \B[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X72_Y69_N5
dffeas \B_reg[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_reg[9]),
	.prn(vcc));
// synopsys translate_off
defparam \B_reg[9] .is_wysiwyg = "true";
defparam \B_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y69_N6
cycloneive_lcell_comb \c2|cla|C[0]~0 (
// Equation(s):
// \c2|cla|C[0]~0_combout  = (B_reg[8] & ((\c1|Gout~2_combout ) # ((A_reg[8]) # (\cla|C~5_combout )))) # (!B_reg[8] & (A_reg[8] & ((\c1|Gout~2_combout ) # (\cla|C~5_combout ))))

	.dataa(\c1|Gout~2_combout ),
	.datab(B_reg[8]),
	.datac(A_reg[8]),
	.datad(\cla|C~5_combout ),
	.cin(gnd),
	.combout(\c2|cla|C[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \c2|cla|C[0]~0 .lut_mask = 16'hFCE8;
defparam \c2|cla|C[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y69_N2
cycloneive_lcell_comb \c2|nate[1].c|S (
// Equation(s):
// \c2|nate[1].c|S~combout  = A_reg[9] $ (B_reg[9] $ (\c2|cla|C[0]~0_combout ))

	.dataa(A_reg[9]),
	.datab(gnd),
	.datac(B_reg[9]),
	.datad(\c2|cla|C[0]~0_combout ),
	.cin(gnd),
	.combout(\c2|nate[1].c|S~combout ),
	.cout());
// synopsys translate_off
defparam \c2|nate[1].c|S .lut_mask = 16'hA55A;
defparam \c2|nate[1].c|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y69_N3
dffeas \S_reg[9]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c2|nate[1].c|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_reg[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \S_reg[9]~reg0 .is_wysiwyg = "true";
defparam \S_reg[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X102_Y73_N1
cycloneive_io_ibuf \B[10]~input (
	.i(B[10]),
	.ibar(gnd),
	.o(\B[10]~input_o ));
// synopsys translate_off
defparam \B[10]~input .bus_hold = "false";
defparam \B[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X72_Y69_N13
dffeas \B_reg[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_reg[10]),
	.prn(vcc));
// synopsys translate_off
defparam \B_reg[10] .is_wysiwyg = "true";
defparam \B_reg[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X83_Y73_N1
cycloneive_io_ibuf \A[10]~input (
	.i(A[10]),
	.ibar(gnd),
	.o(\A[10]~input_o ));
// synopsys translate_off
defparam \A[10]~input .bus_hold = "false";
defparam \A[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X72_Y69_N27
dffeas \A_reg[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_reg[10]),
	.prn(vcc));
// synopsys translate_off
defparam \A_reg[10] .is_wysiwyg = "true";
defparam \A_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y69_N4
cycloneive_lcell_comb \c2|cla|C[1]~2 (
// Equation(s):
// \c2|cla|C[1]~2_combout  = (A_reg[9] & ((B_reg[9]) # (\c2|cla|C[0]~0_combout )))

	.dataa(A_reg[9]),
	.datab(gnd),
	.datac(B_reg[9]),
	.datad(\c2|cla|C[0]~0_combout ),
	.cin(gnd),
	.combout(\c2|cla|C[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \c2|cla|C[1]~2 .lut_mask = 16'hAAA0;
defparam \c2|cla|C[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y69_N26
cycloneive_lcell_comb \c2|cla|C[1]~1 (
// Equation(s):
// \c2|cla|C[1]~1_combout  = (B_reg[9] & \c2|cla|C[0]~0_combout )

	.dataa(gnd),
	.datab(B_reg[9]),
	.datac(gnd),
	.datad(\c2|cla|C[0]~0_combout ),
	.cin(gnd),
	.combout(\c2|cla|C[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \c2|cla|C[1]~1 .lut_mask = 16'hCC00;
defparam \c2|cla|C[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y69_N24
cycloneive_lcell_comb \c2|nate[2].c|S (
// Equation(s):
// \c2|nate[2].c|S~combout  = B_reg[10] $ (A_reg[10] $ (((\c2|cla|C[1]~2_combout ) # (\c2|cla|C[1]~1_combout ))))

	.dataa(B_reg[10]),
	.datab(A_reg[10]),
	.datac(\c2|cla|C[1]~2_combout ),
	.datad(\c2|cla|C[1]~1_combout ),
	.cin(gnd),
	.combout(\c2|nate[2].c|S~combout ),
	.cout());
// synopsys translate_off
defparam \c2|nate[2].c|S .lut_mask = 16'h9996;
defparam \c2|nate[2].c|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y69_N25
dffeas \S_reg[10]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c2|nate[2].c|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_reg[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \S_reg[10]~reg0 .is_wysiwyg = "true";
defparam \S_reg[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X83_Y73_N22
cycloneive_io_ibuf \A[11]~input (
	.i(A[11]),
	.ibar(gnd),
	.o(\A[11]~input_o ));
// synopsys translate_off
defparam \A[11]~input .bus_hold = "false";
defparam \A[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X72_Y69_N14
cycloneive_lcell_comb \A_reg[11]~feeder (
// Equation(s):
// \A_reg[11]~feeder_combout  = \A[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[11]~input_o ),
	.cin(gnd),
	.combout(\A_reg[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \A_reg[11]~feeder .lut_mask = 16'hFF00;
defparam \A_reg[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y69_N15
dffeas \A_reg[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\A_reg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_reg[11]),
	.prn(vcc));
// synopsys translate_off
defparam \A_reg[11] .is_wysiwyg = "true";
defparam \A_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y69_N12
cycloneive_lcell_comb \c2|cla|C[2]~3 (
// Equation(s):
// \c2|cla|C[2]~3_combout  = (A_reg[10] & ((\c2|cla|C[1]~2_combout ) # ((B_reg[10]) # (\c2|cla|C[1]~1_combout )))) # (!A_reg[10] & (B_reg[10] & ((\c2|cla|C[1]~2_combout ) # (\c2|cla|C[1]~1_combout ))))

	.dataa(A_reg[10]),
	.datab(\c2|cla|C[1]~2_combout ),
	.datac(B_reg[10]),
	.datad(\c2|cla|C[1]~1_combout ),
	.cin(gnd),
	.combout(\c2|cla|C[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \c2|cla|C[2]~3 .lut_mask = 16'hFAE8;
defparam \c2|cla|C[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X79_Y73_N8
cycloneive_io_ibuf \B[11]~input (
	.i(B[11]),
	.ibar(gnd),
	.o(\B[11]~input_o ));
// synopsys translate_off
defparam \B[11]~input .bus_hold = "false";
defparam \B[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X72_Y69_N0
cycloneive_lcell_comb \B_reg[11]~feeder (
// Equation(s):
// \B_reg[11]~feeder_combout  = \B[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[11]~input_o ),
	.cin(gnd),
	.combout(\B_reg[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B_reg[11]~feeder .lut_mask = 16'hFF00;
defparam \B_reg[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y69_N1
dffeas \B_reg[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\B_reg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_reg[11]),
	.prn(vcc));
// synopsys translate_off
defparam \B_reg[11] .is_wysiwyg = "true";
defparam \B_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y69_N18
cycloneive_lcell_comb \c2|nate[3].c|S (
// Equation(s):
// \c2|nate[3].c|S~combout  = A_reg[11] $ (\c2|cla|C[2]~3_combout  $ (B_reg[11]))

	.dataa(gnd),
	.datab(A_reg[11]),
	.datac(\c2|cla|C[2]~3_combout ),
	.datad(B_reg[11]),
	.cin(gnd),
	.combout(\c2|nate[3].c|S~combout ),
	.cout());
// synopsys translate_off
defparam \c2|nate[3].c|S .lut_mask = 16'hC33C;
defparam \c2|nate[3].c|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y69_N19
dffeas \S_reg[11]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c2|nate[3].c|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_reg[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \S_reg[11]~reg0 .is_wysiwyg = "true";
defparam \S_reg[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N22
cycloneive_io_ibuf \B[12]~input (
	.i(B[12]),
	.ibar(gnd),
	.o(\B[12]~input_o ));
// synopsys translate_off
defparam \B[12]~input .bus_hold = "false";
defparam \B[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X62_Y69_N17
dffeas \B_reg[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_reg[12]),
	.prn(vcc));
// synopsys translate_off
defparam \B_reg[12] .is_wysiwyg = "true";
defparam \B_reg[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X62_Y73_N15
cycloneive_io_ibuf \A[12]~input (
	.i(A[12]),
	.ibar(gnd),
	.o(\A[12]~input_o ));
// synopsys translate_off
defparam \A[12]~input .bus_hold = "false";
defparam \A[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X62_Y69_N19
dffeas \A_reg[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_reg[12]),
	.prn(vcc));
// synopsys translate_off
defparam \A_reg[12] .is_wysiwyg = "true";
defparam \A_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y69_N28
cycloneive_lcell_comb \cla|C~6 (
// Equation(s):
// \cla|C~6_combout  = (B_reg[10] & (!A_reg[10] & (A_reg[11] $ (B_reg[11])))) # (!B_reg[10] & (A_reg[10] & (A_reg[11] $ (B_reg[11]))))

	.dataa(B_reg[10]),
	.datab(A_reg[11]),
	.datac(A_reg[10]),
	.datad(B_reg[11]),
	.cin(gnd),
	.combout(\cla|C~6_combout ),
	.cout());
// synopsys translate_off
defparam \cla|C~6 .lut_mask = 16'h1248;
defparam \cla|C~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y69_N30
cycloneive_lcell_comb \c2|Gout~1 (
// Equation(s):
// \c2|Gout~1_combout  = (A_reg[9] & ((B_reg[9]) # ((A_reg[8] & B_reg[8])))) # (!A_reg[9] & (A_reg[8] & (B_reg[8] & B_reg[9])))

	.dataa(A_reg[9]),
	.datab(A_reg[8]),
	.datac(B_reg[8]),
	.datad(B_reg[9]),
	.cin(gnd),
	.combout(\c2|Gout~1_combout ),
	.cout());
// synopsys translate_off
defparam \c2|Gout~1 .lut_mask = 16'hEA80;
defparam \c2|Gout~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y69_N20
cycloneive_lcell_comb \c2|Gout~0 (
// Equation(s):
// \c2|Gout~0_combout  = (A_reg[11] & ((B_reg[11]) # ((B_reg[10] & A_reg[10])))) # (!A_reg[11] & (B_reg[10] & (A_reg[10] & B_reg[11])))

	.dataa(B_reg[10]),
	.datab(A_reg[11]),
	.datac(A_reg[10]),
	.datad(B_reg[11]),
	.cin(gnd),
	.combout(\c2|Gout~0_combout ),
	.cout());
// synopsys translate_off
defparam \c2|Gout~0 .lut_mask = 16'hEC80;
defparam \c2|Gout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y69_N22
cycloneive_lcell_comb \c2|Gout~2 (
// Equation(s):
// \c2|Gout~2_combout  = (\c2|Gout~0_combout ) # ((\cla|C~6_combout  & \c2|Gout~1_combout ))

	.dataa(gnd),
	.datab(\cla|C~6_combout ),
	.datac(\c2|Gout~1_combout ),
	.datad(\c2|Gout~0_combout ),
	.cin(gnd),
	.combout(\c2|Gout~2_combout ),
	.cout());
// synopsys translate_off
defparam \c2|Gout~2 .lut_mask = 16'hFFC0;
defparam \c2|Gout~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y69_N8
cycloneive_lcell_comb \cla|C~7 (
// Equation(s):
// \cla|C~7_combout  = (A_reg[9] & (!B_reg[9] & (A_reg[8] $ (B_reg[8])))) # (!A_reg[9] & (B_reg[9] & (A_reg[8] $ (B_reg[8]))))

	.dataa(A_reg[9]),
	.datab(A_reg[8]),
	.datac(B_reg[8]),
	.datad(B_reg[9]),
	.cin(gnd),
	.combout(\cla|C~7_combout ),
	.cout());
// synopsys translate_off
defparam \cla|C~7 .lut_mask = 16'h1428;
defparam \cla|C~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N20
cycloneive_lcell_comb \cla|C~8 (
// Equation(s):
// \cla|C~8_combout  = (\cla|C~6_combout  & (\cla|C~7_combout  & ((\c1|Gout~2_combout ) # (\cla|C~5_combout ))))

	.dataa(\cla|C~6_combout ),
	.datab(\cla|C~7_combout ),
	.datac(\c1|Gout~2_combout ),
	.datad(\cla|C~5_combout ),
	.cin(gnd),
	.combout(\cla|C~8_combout ),
	.cout());
// synopsys translate_off
defparam \cla|C~8 .lut_mask = 16'h8880;
defparam \cla|C~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y69_N28
cycloneive_lcell_comb \c3|c0|S (
// Equation(s):
// \c3|c0|S~combout  = B_reg[12] $ (A_reg[12] $ (((\c2|Gout~2_combout ) # (\cla|C~8_combout ))))

	.dataa(B_reg[12]),
	.datab(A_reg[12]),
	.datac(\c2|Gout~2_combout ),
	.datad(\cla|C~8_combout ),
	.cin(gnd),
	.combout(\c3|c0|S~combout ),
	.cout());
// synopsys translate_off
defparam \c3|c0|S .lut_mask = 16'h9996;
defparam \c3|c0|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y69_N29
dffeas \S_reg[12]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c3|c0|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_reg[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \S_reg[12]~reg0 .is_wysiwyg = "true";
defparam \S_reg[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N15
cycloneive_io_ibuf \B[13]~input (
	.i(B[13]),
	.ibar(gnd),
	.o(\B[13]~input_o ));
// synopsys translate_off
defparam \B[13]~input .bus_hold = "false";
defparam \B[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X62_Y69_N13
dffeas \B_reg[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_reg[13]),
	.prn(vcc));
// synopsys translate_off
defparam \B_reg[13] .is_wysiwyg = "true";
defparam \B_reg[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X47_Y73_N15
cycloneive_io_ibuf \A[13]~input (
	.i(A[13]),
	.ibar(gnd),
	.o(\A[13]~input_o ));
// synopsys translate_off
defparam \A[13]~input .bus_hold = "false";
defparam \A[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X62_Y69_N26
cycloneive_lcell_comb \A_reg[13]~feeder (
// Equation(s):
// \A_reg[13]~feeder_combout  = \A[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[13]~input_o ),
	.cin(gnd),
	.combout(\A_reg[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \A_reg[13]~feeder .lut_mask = 16'hFF00;
defparam \A_reg[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y69_N27
dffeas \A_reg[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\A_reg[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_reg[13]),
	.prn(vcc));
// synopsys translate_off
defparam \A_reg[13] .is_wysiwyg = "true";
defparam \A_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y69_N0
cycloneive_lcell_comb \c3|cla|C[0]~0 (
// Equation(s):
// \c3|cla|C[0]~0_combout  = (A_reg[12] & ((B_reg[12]) # ((\c2|Gout~2_combout ) # (\cla|C~8_combout )))) # (!A_reg[12] & (B_reg[12] & ((\c2|Gout~2_combout ) # (\cla|C~8_combout ))))

	.dataa(A_reg[12]),
	.datab(B_reg[12]),
	.datac(\c2|Gout~2_combout ),
	.datad(\cla|C~8_combout ),
	.cin(gnd),
	.combout(\c3|cla|C[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \c3|cla|C[0]~0 .lut_mask = 16'hEEE8;
defparam \c3|cla|C[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y69_N14
cycloneive_lcell_comb \c3|nate[1].c|S (
// Equation(s):
// \c3|nate[1].c|S~combout  = B_reg[13] $ (A_reg[13] $ (\c3|cla|C[0]~0_combout ))

	.dataa(B_reg[13]),
	.datab(gnd),
	.datac(A_reg[13]),
	.datad(\c3|cla|C[0]~0_combout ),
	.cin(gnd),
	.combout(\c3|nate[1].c|S~combout ),
	.cout());
// synopsys translate_off
defparam \c3|nate[1].c|S .lut_mask = 16'hA55A;
defparam \c3|nate[1].c|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y69_N15
dffeas \S_reg[13]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c3|nate[1].c|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_reg[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \S_reg[13]~reg0 .is_wysiwyg = "true";
defparam \S_reg[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N8
cycloneive_io_ibuf \B[14]~input (
	.i(B[14]),
	.ibar(gnd),
	.o(\B[14]~input_o ));
// synopsys translate_off
defparam \B[14]~input .bus_hold = "false";
defparam \B[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X62_Y69_N11
dffeas \B_reg[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_reg[14]),
	.prn(vcc));
// synopsys translate_off
defparam \B_reg[14] .is_wysiwyg = "true";
defparam \B_reg[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X49_Y73_N15
cycloneive_io_ibuf \A[14]~input (
	.i(A[14]),
	.ibar(gnd),
	.o(\A[14]~input_o ));
// synopsys translate_off
defparam \A[14]~input .bus_hold = "false";
defparam \A[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X62_Y69_N21
dffeas \A_reg[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_reg[14]),
	.prn(vcc));
// synopsys translate_off
defparam \A_reg[14] .is_wysiwyg = "true";
defparam \A_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y69_N4
cycloneive_lcell_comb \c3|cla|C[1]~2 (
// Equation(s):
// \c3|cla|C[1]~2_combout  = (A_reg[13] & ((B_reg[13]) # (\c3|cla|C[0]~0_combout )))

	.dataa(B_reg[13]),
	.datab(gnd),
	.datac(A_reg[13]),
	.datad(\c3|cla|C[0]~0_combout ),
	.cin(gnd),
	.combout(\c3|cla|C[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \c3|cla|C[1]~2 .lut_mask = 16'hF0A0;
defparam \c3|cla|C[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y69_N2
cycloneive_lcell_comb \c3|cla|C[1]~1 (
// Equation(s):
// \c3|cla|C[1]~1_combout  = (B_reg[13] & \c3|cla|C[0]~0_combout )

	.dataa(B_reg[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(\c3|cla|C[0]~0_combout ),
	.cin(gnd),
	.combout(\c3|cla|C[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \c3|cla|C[1]~1 .lut_mask = 16'hAA00;
defparam \c3|cla|C[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y69_N8
cycloneive_lcell_comb \c3|nate[2].c|S (
// Equation(s):
// \c3|nate[2].c|S~combout  = B_reg[14] $ (A_reg[14] $ (((\c3|cla|C[1]~2_combout ) # (\c3|cla|C[1]~1_combout ))))

	.dataa(B_reg[14]),
	.datab(A_reg[14]),
	.datac(\c3|cla|C[1]~2_combout ),
	.datad(\c3|cla|C[1]~1_combout ),
	.cin(gnd),
	.combout(\c3|nate[2].c|S~combout ),
	.cout());
// synopsys translate_off
defparam \c3|nate[2].c|S .lut_mask = 16'h9996;
defparam \c3|nate[2].c|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y69_N9
dffeas \S_reg[14]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c3|nate[2].c|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_reg[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \S_reg[14]~reg0 .is_wysiwyg = "true";
defparam \S_reg[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y73_N1
cycloneive_io_ibuf \B[15]~input (
	.i(B[15]),
	.ibar(gnd),
	.o(\B[15]~input_o ));
// synopsys translate_off
defparam \B[15]~input .bus_hold = "false";
defparam \B[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X62_Y69_N22
cycloneive_lcell_comb \B_reg[15]~feeder (
// Equation(s):
// \B_reg[15]~feeder_combout  = \B[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[15]~input_o ),
	.cin(gnd),
	.combout(\B_reg[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B_reg[15]~feeder .lut_mask = 16'hFF00;
defparam \B_reg[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y69_N23
dffeas \B_reg[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\B_reg[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_reg[15]),
	.prn(vcc));
// synopsys translate_off
defparam \B_reg[15] .is_wysiwyg = "true";
defparam \B_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y69_N30
cycloneive_lcell_comb \c3|cla|C[2]~3 (
// Equation(s):
// \c3|cla|C[2]~3_combout  = (B_reg[14] & ((A_reg[14]) # ((\c3|cla|C[1]~2_combout ) # (\c3|cla|C[1]~1_combout )))) # (!B_reg[14] & (A_reg[14] & ((\c3|cla|C[1]~2_combout ) # (\c3|cla|C[1]~1_combout ))))

	.dataa(B_reg[14]),
	.datab(A_reg[14]),
	.datac(\c3|cla|C[1]~2_combout ),
	.datad(\c3|cla|C[1]~1_combout ),
	.cin(gnd),
	.combout(\c3|cla|C[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \c3|cla|C[2]~3 .lut_mask = 16'hEEE8;
defparam \c3|cla|C[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N1
cycloneive_io_ibuf \A[15]~input (
	.i(A[15]),
	.ibar(gnd),
	.o(\A[15]~input_o ));
// synopsys translate_off
defparam \A[15]~input .bus_hold = "false";
defparam \A[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X62_Y69_N24
cycloneive_lcell_comb \A_reg[15]~feeder (
// Equation(s):
// \A_reg[15]~feeder_combout  = \A[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[15]~input_o ),
	.cin(gnd),
	.combout(\A_reg[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \A_reg[15]~feeder .lut_mask = 16'hFF00;
defparam \A_reg[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y69_N25
dffeas \A_reg[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\A_reg[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_reg[15]),
	.prn(vcc));
// synopsys translate_off
defparam \A_reg[15] .is_wysiwyg = "true";
defparam \A_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y69_N6
cycloneive_lcell_comb \c3|nate[3].c|S (
// Equation(s):
// \c3|nate[3].c|S~combout  = B_reg[15] $ (\c3|cla|C[2]~3_combout  $ (A_reg[15]))

	.dataa(B_reg[15]),
	.datab(gnd),
	.datac(\c3|cla|C[2]~3_combout ),
	.datad(A_reg[15]),
	.cin(gnd),
	.combout(\c3|nate[3].c|S~combout ),
	.cout());
// synopsys translate_off
defparam \c3|nate[3].c|S .lut_mask = 16'hA55A;
defparam \c3|nate[3].c|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y69_N7
dffeas \S_reg[15]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c3|nate[3].c|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_reg[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \S_reg[15]~reg0 .is_wysiwyg = "true";
defparam \S_reg[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y69_N20
cycloneive_lcell_comb \c3|Gout~0 (
// Equation(s):
// \c3|Gout~0_combout  = (B_reg[15] & ((A_reg[15]) # ((A_reg[14] & B_reg[14])))) # (!B_reg[15] & (A_reg[15] & (A_reg[14] & B_reg[14])))

	.dataa(B_reg[15]),
	.datab(A_reg[15]),
	.datac(A_reg[14]),
	.datad(B_reg[14]),
	.cin(gnd),
	.combout(\c3|Gout~0_combout ),
	.cout());
// synopsys translate_off
defparam \c3|Gout~0 .lut_mask = 16'hE888;
defparam \c3|Gout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y69_N10
cycloneive_lcell_comb \cla|C~9 (
// Equation(s):
// \cla|C~9_combout  = (B_reg[15] & (!A_reg[15] & (A_reg[14] $ (B_reg[14])))) # (!B_reg[15] & (A_reg[15] & (A_reg[14] $ (B_reg[14]))))

	.dataa(B_reg[15]),
	.datab(A_reg[14]),
	.datac(B_reg[14]),
	.datad(A_reg[15]),
	.cin(gnd),
	.combout(\cla|C~9_combout ),
	.cout());
// synopsys translate_off
defparam \cla|C~9 .lut_mask = 16'h1428;
defparam \cla|C~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y69_N18
cycloneive_lcell_comb \c3|Gout~1 (
// Equation(s):
// \c3|Gout~1_combout  = (A_reg[13] & ((B_reg[13]) # ((B_reg[12] & A_reg[12])))) # (!A_reg[13] & (B_reg[12] & (A_reg[12] & B_reg[13])))

	.dataa(A_reg[13]),
	.datab(B_reg[12]),
	.datac(A_reg[12]),
	.datad(B_reg[13]),
	.cin(gnd),
	.combout(\c3|Gout~1_combout ),
	.cout());
// synopsys translate_off
defparam \c3|Gout~1 .lut_mask = 16'hEA80;
defparam \c3|Gout~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y69_N16
cycloneive_lcell_comb \c3|Gout~2 (
// Equation(s):
// \c3|Gout~2_combout  = (\c3|Gout~0_combout ) # ((\cla|C~9_combout  & \c3|Gout~1_combout ))

	.dataa(\c3|Gout~0_combout ),
	.datab(\cla|C~9_combout ),
	.datac(gnd),
	.datad(\c3|Gout~1_combout ),
	.cin(gnd),
	.combout(\c3|Gout~2_combout ),
	.cout());
// synopsys translate_off
defparam \c3|Gout~2 .lut_mask = 16'hEEAA;
defparam \c3|Gout~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y73_N15
cycloneive_io_ibuf \B[16]~input (
	.i(B[16]),
	.ibar(gnd),
	.o(\B[16]~input_o ));
// synopsys translate_off
defparam \B[16]~input .bus_hold = "false";
defparam \B[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X63_Y69_N21
dffeas \B_reg[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_reg[16]),
	.prn(vcc));
// synopsys translate_off
defparam \B_reg[16] .is_wysiwyg = "true";
defparam \B_reg[16] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X27_Y73_N22
cycloneive_io_ibuf \A[16]~input (
	.i(A[16]),
	.ibar(gnd),
	.o(\A[16]~input_o ));
// synopsys translate_off
defparam \A[16]~input .bus_hold = "false";
defparam \A[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X63_Y69_N26
cycloneive_lcell_comb \A_reg[16]~feeder (
// Equation(s):
// \A_reg[16]~feeder_combout  = \A[16]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[16]~input_o ),
	.cin(gnd),
	.combout(\A_reg[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \A_reg[16]~feeder .lut_mask = 16'hFF00;
defparam \A_reg[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y69_N27
dffeas \A_reg[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\A_reg[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_reg[16]),
	.prn(vcc));
// synopsys translate_off
defparam \A_reg[16] .is_wysiwyg = "true";
defparam \A_reg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y69_N12
cycloneive_lcell_comb \cla|C~10 (
// Equation(s):
// \cla|C~10_combout  = (A_reg[12] & (!B_reg[12] & (B_reg[13] $ (A_reg[13])))) # (!A_reg[12] & (B_reg[12] & (B_reg[13] $ (A_reg[13]))))

	.dataa(A_reg[12]),
	.datab(B_reg[12]),
	.datac(B_reg[13]),
	.datad(A_reg[13]),
	.cin(gnd),
	.combout(\cla|C~10_combout ),
	.cout());
// synopsys translate_off
defparam \cla|C~10 .lut_mask = 16'h0660;
defparam \cla|C~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N18
cycloneive_lcell_comb \cla|C~11 (
// Equation(s):
// \cla|C~11_combout  = (\cla|C~10_combout  & (\cla|C~9_combout  & ((\c2|Gout~2_combout ) # (\cla|C~8_combout ))))

	.dataa(\cla|C~10_combout ),
	.datab(\cla|C~9_combout ),
	.datac(\c2|Gout~2_combout ),
	.datad(\cla|C~8_combout ),
	.cin(gnd),
	.combout(\cla|C~11_combout ),
	.cout());
// synopsys translate_off
defparam \cla|C~11 .lut_mask = 16'h8880;
defparam \cla|C~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y69_N12
cycloneive_lcell_comb \c4|c0|S (
// Equation(s):
// \c4|c0|S~combout  = B_reg[16] $ (A_reg[16] $ (((\c3|Gout~2_combout ) # (\cla|C~11_combout ))))

	.dataa(\c3|Gout~2_combout ),
	.datab(B_reg[16]),
	.datac(A_reg[16]),
	.datad(\cla|C~11_combout ),
	.cin(gnd),
	.combout(\c4|c0|S~combout ),
	.cout());
// synopsys translate_off
defparam \c4|c0|S .lut_mask = 16'hC396;
defparam \c4|c0|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y69_N13
dffeas \S_reg[16]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c4|c0|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_reg[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \S_reg[16]~reg0 .is_wysiwyg = "true";
defparam \S_reg[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X27_Y73_N8
cycloneive_io_ibuf \A[17]~input (
	.i(A[17]),
	.ibar(gnd),
	.o(\A[17]~input_o ));
// synopsys translate_off
defparam \A[17]~input .bus_hold = "false";
defparam \A[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X63_Y69_N11
dffeas \A_reg[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_reg[17]),
	.prn(vcc));
// synopsys translate_off
defparam \A_reg[17] .is_wysiwyg = "true";
defparam \A_reg[17] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X27_Y73_N15
cycloneive_io_ibuf \B[17]~input (
	.i(B[17]),
	.ibar(gnd),
	.o(\B[17]~input_o ));
// synopsys translate_off
defparam \B[17]~input .bus_hold = "false";
defparam \B[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X63_Y69_N5
dffeas \B_reg[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_reg[17]),
	.prn(vcc));
// synopsys translate_off
defparam \B_reg[17] .is_wysiwyg = "true";
defparam \B_reg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y69_N24
cycloneive_lcell_comb \c4|cla|C[0]~0 (
// Equation(s):
// \c4|cla|C[0]~0_combout  = (B_reg[16] & ((\c3|Gout~2_combout ) # ((A_reg[16]) # (\cla|C~11_combout )))) # (!B_reg[16] & (A_reg[16] & ((\c3|Gout~2_combout ) # (\cla|C~11_combout ))))

	.dataa(\c3|Gout~2_combout ),
	.datab(B_reg[16]),
	.datac(A_reg[16]),
	.datad(\cla|C~11_combout ),
	.cin(gnd),
	.combout(\c4|cla|C[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \c4|cla|C[0]~0 .lut_mask = 16'hFCE8;
defparam \c4|cla|C[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y69_N2
cycloneive_lcell_comb \c4|nate[1].c|S (
// Equation(s):
// \c4|nate[1].c|S~combout  = A_reg[17] $ (B_reg[17] $ (\c4|cla|C[0]~0_combout ))

	.dataa(A_reg[17]),
	.datab(gnd),
	.datac(B_reg[17]),
	.datad(\c4|cla|C[0]~0_combout ),
	.cin(gnd),
	.combout(\c4|nate[1].c|S~combout ),
	.cout());
// synopsys translate_off
defparam \c4|nate[1].c|S .lut_mask = 16'hA55A;
defparam \c4|nate[1].c|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y69_N3
dffeas \S_reg[17]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c4|nate[1].c|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_reg[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \S_reg[17]~reg0 .is_wysiwyg = "true";
defparam \S_reg[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N22
cycloneive_io_ibuf \B[18]~input (
	.i(B[18]),
	.ibar(gnd),
	.o(\B[18]~input_o ));
// synopsys translate_off
defparam \B[18]~input .bus_hold = "false";
defparam \B[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X63_Y69_N15
dffeas \B_reg[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_reg[18]),
	.prn(vcc));
// synopsys translate_off
defparam \B_reg[18] .is_wysiwyg = "true";
defparam \B_reg[18] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y73_N1
cycloneive_io_ibuf \A[18]~input (
	.i(A[18]),
	.ibar(gnd),
	.o(\A[18]~input_o ));
// synopsys translate_off
defparam \A[18]~input .bus_hold = "false";
defparam \A[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X63_Y69_N17
dffeas \A_reg[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_reg[18]),
	.prn(vcc));
// synopsys translate_off
defparam \A_reg[18] .is_wysiwyg = "true";
defparam \A_reg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y69_N22
cycloneive_lcell_comb \c4|cla|C[1]~1 (
// Equation(s):
// \c4|cla|C[1]~1_combout  = (B_reg[17] & \c4|cla|C[0]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(B_reg[17]),
	.datad(\c4|cla|C[0]~0_combout ),
	.cin(gnd),
	.combout(\c4|cla|C[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \c4|cla|C[1]~1 .lut_mask = 16'hF000;
defparam \c4|cla|C[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y69_N28
cycloneive_lcell_comb \c4|cla|C[1]~2 (
// Equation(s):
// \c4|cla|C[1]~2_combout  = (A_reg[17] & ((B_reg[17]) # (\c4|cla|C[0]~0_combout )))

	.dataa(A_reg[17]),
	.datab(gnd),
	.datac(B_reg[17]),
	.datad(\c4|cla|C[0]~0_combout ),
	.cin(gnd),
	.combout(\c4|cla|C[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \c4|cla|C[1]~2 .lut_mask = 16'hAAA0;
defparam \c4|cla|C[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y69_N0
cycloneive_lcell_comb \c4|nate[2].c|S (
// Equation(s):
// \c4|nate[2].c|S~combout  = B_reg[18] $ (A_reg[18] $ (((\c4|cla|C[1]~1_combout ) # (\c4|cla|C[1]~2_combout ))))

	.dataa(B_reg[18]),
	.datab(A_reg[18]),
	.datac(\c4|cla|C[1]~1_combout ),
	.datad(\c4|cla|C[1]~2_combout ),
	.cin(gnd),
	.combout(\c4|nate[2].c|S~combout ),
	.cout());
// synopsys translate_off
defparam \c4|nate[2].c|S .lut_mask = 16'h9996;
defparam \c4|nate[2].c|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y69_N1
dffeas \S_reg[18]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c4|nate[2].c|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_reg[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \S_reg[18]~reg0 .is_wysiwyg = "true";
defparam \S_reg[18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X35_Y73_N22
cycloneive_io_ibuf \B[19]~input (
	.i(B[19]),
	.ibar(gnd),
	.o(\B[19]~input_o ));
// synopsys translate_off
defparam \B[19]~input .bus_hold = "false";
defparam \B[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X63_Y69_N30
cycloneive_lcell_comb \B_reg[19]~feeder (
// Equation(s):
// \B_reg[19]~feeder_combout  = \B[19]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[19]~input_o ),
	.cin(gnd),
	.combout(\B_reg[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B_reg[19]~feeder .lut_mask = 16'hFF00;
defparam \B_reg[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y69_N31
dffeas \B_reg[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\B_reg[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_reg[19]),
	.prn(vcc));
// synopsys translate_off
defparam \B_reg[19] .is_wysiwyg = "true";
defparam \B_reg[19] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X35_Y73_N15
cycloneive_io_ibuf \A[19]~input (
	.i(A[19]),
	.ibar(gnd),
	.o(\A[19]~input_o ));
// synopsys translate_off
defparam \A[19]~input .bus_hold = "false";
defparam \A[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X63_Y69_N8
cycloneive_lcell_comb \A_reg[19]~feeder (
// Equation(s):
// \A_reg[19]~feeder_combout  = \A[19]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[19]~input_o ),
	.cin(gnd),
	.combout(\A_reg[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \A_reg[19]~feeder .lut_mask = 16'hFF00;
defparam \A_reg[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y69_N9
dffeas \A_reg[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\A_reg[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_reg[19]),
	.prn(vcc));
// synopsys translate_off
defparam \A_reg[19] .is_wysiwyg = "true";
defparam \A_reg[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y69_N6
cycloneive_lcell_comb \c4|cla|C[2]~3 (
// Equation(s):
// \c4|cla|C[2]~3_combout  = (B_reg[18] & ((A_reg[18]) # ((\c4|cla|C[1]~1_combout ) # (\c4|cla|C[1]~2_combout )))) # (!B_reg[18] & (A_reg[18] & ((\c4|cla|C[1]~1_combout ) # (\c4|cla|C[1]~2_combout ))))

	.dataa(B_reg[18]),
	.datab(A_reg[18]),
	.datac(\c4|cla|C[1]~1_combout ),
	.datad(\c4|cla|C[1]~2_combout ),
	.cin(gnd),
	.combout(\c4|cla|C[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \c4|cla|C[2]~3 .lut_mask = 16'hEEE8;
defparam \c4|cla|C[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y69_N18
cycloneive_lcell_comb \c4|nate[3].c|S (
// Equation(s):
// \c4|nate[3].c|S~combout  = B_reg[19] $ (A_reg[19] $ (\c4|cla|C[2]~3_combout ))

	.dataa(B_reg[19]),
	.datab(gnd),
	.datac(A_reg[19]),
	.datad(\c4|cla|C[2]~3_combout ),
	.cin(gnd),
	.combout(\c4|nate[3].c|S~combout ),
	.cout());
// synopsys translate_off
defparam \c4|nate[3].c|S .lut_mask = 16'hA55A;
defparam \c4|nate[3].c|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y69_N19
dffeas \S_reg[19]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c4|nate[3].c|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_reg[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \S_reg[19]~reg0 .is_wysiwyg = "true";
defparam \S_reg[19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y69_N10
cycloneive_lcell_comb \cla|C~13 (
// Equation(s):
// \cla|C~13_combout  = (A_reg[16] & (!B_reg[16] & (B_reg[17] $ (A_reg[17])))) # (!A_reg[16] & (B_reg[16] & (B_reg[17] $ (A_reg[17]))))

	.dataa(A_reg[16]),
	.datab(B_reg[17]),
	.datac(A_reg[17]),
	.datad(B_reg[16]),
	.cin(gnd),
	.combout(\cla|C~13_combout ),
	.cout());
// synopsys translate_off
defparam \cla|C~13 .lut_mask = 16'h1428;
defparam \cla|C~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y69_N14
cycloneive_lcell_comb \cla|C~12 (
// Equation(s):
// \cla|C~12_combout  = (B_reg[19] & (!A_reg[19] & (B_reg[18] $ (A_reg[18])))) # (!B_reg[19] & (A_reg[19] & (B_reg[18] $ (A_reg[18]))))

	.dataa(B_reg[19]),
	.datab(A_reg[19]),
	.datac(B_reg[18]),
	.datad(A_reg[18]),
	.cin(gnd),
	.combout(\cla|C~12_combout ),
	.cout());
// synopsys translate_off
defparam \cla|C~12 .lut_mask = 16'h0660;
defparam \cla|C~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N12
cycloneive_lcell_comb \cla|C~14 (
// Equation(s):
// \cla|C~14_combout  = (\cla|C~13_combout  & (\cla|C~12_combout  & ((\c3|Gout~2_combout ) # (\cla|C~11_combout ))))

	.dataa(\cla|C~13_combout ),
	.datab(\cla|C~12_combout ),
	.datac(\c3|Gout~2_combout ),
	.datad(\cla|C~11_combout ),
	.cin(gnd),
	.combout(\cla|C~14_combout ),
	.cout());
// synopsys translate_off
defparam \cla|C~14 .lut_mask = 16'h8880;
defparam \cla|C~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X107_Y73_N1
cycloneive_io_ibuf \B[20]~input (
	.i(B[20]),
	.ibar(gnd),
	.o(\B[20]~input_o ));
// synopsys translate_off
defparam \B[20]~input .bus_hold = "false";
defparam \B[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X70_Y69_N23
dffeas \B_reg[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_reg[20]),
	.prn(vcc));
// synopsys translate_off
defparam \B_reg[20] .is_wysiwyg = "true";
defparam \B_reg[20] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X81_Y73_N8
cycloneive_io_ibuf \A[20]~input (
	.i(A[20]),
	.ibar(gnd),
	.o(\A[20]~input_o ));
// synopsys translate_off
defparam \A[20]~input .bus_hold = "false";
defparam \A[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X70_Y69_N9
dffeas \A_reg[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_reg[20]),
	.prn(vcc));
// synopsys translate_off
defparam \A_reg[20] .is_wysiwyg = "true";
defparam \A_reg[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y69_N16
cycloneive_lcell_comb \c4|Gout~0 (
// Equation(s):
// \c4|Gout~0_combout  = (B_reg[19] & ((A_reg[19]) # ((A_reg[18] & B_reg[18])))) # (!B_reg[19] & (A_reg[19] & (A_reg[18] & B_reg[18])))

	.dataa(B_reg[19]),
	.datab(A_reg[19]),
	.datac(A_reg[18]),
	.datad(B_reg[18]),
	.cin(gnd),
	.combout(\c4|Gout~0_combout ),
	.cout());
// synopsys translate_off
defparam \c4|Gout~0 .lut_mask = 16'hE888;
defparam \c4|Gout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y69_N4
cycloneive_lcell_comb \c4|Gout~1 (
// Equation(s):
// \c4|Gout~1_combout  = (B_reg[17] & ((A_reg[17]) # ((A_reg[16] & B_reg[16])))) # (!B_reg[17] & (A_reg[16] & (B_reg[16] & A_reg[17])))

	.dataa(A_reg[16]),
	.datab(B_reg[16]),
	.datac(B_reg[17]),
	.datad(A_reg[17]),
	.cin(gnd),
	.combout(\c4|Gout~1_combout ),
	.cout());
// synopsys translate_off
defparam \c4|Gout~1 .lut_mask = 16'hF880;
defparam \c4|Gout~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y69_N20
cycloneive_lcell_comb \c4|Gout~2 (
// Equation(s):
// \c4|Gout~2_combout  = (\c4|Gout~0_combout ) # ((\cla|C~12_combout  & \c4|Gout~1_combout ))

	.dataa(\c4|Gout~0_combout ),
	.datab(\cla|C~12_combout ),
	.datac(gnd),
	.datad(\c4|Gout~1_combout ),
	.cin(gnd),
	.combout(\c4|Gout~2_combout ),
	.cout());
// synopsys translate_off
defparam \c4|Gout~2 .lut_mask = 16'hEEAA;
defparam \c4|Gout~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N24
cycloneive_lcell_comb \c5|c0|S (
// Equation(s):
// \c5|c0|S~combout  = B_reg[20] $ (A_reg[20] $ (((\cla|C~14_combout ) # (\c4|Gout~2_combout ))))

	.dataa(\cla|C~14_combout ),
	.datab(B_reg[20]),
	.datac(A_reg[20]),
	.datad(\c4|Gout~2_combout ),
	.cin(gnd),
	.combout(\c5|c0|S~combout ),
	.cout());
// synopsys translate_off
defparam \c5|c0|S .lut_mask = 16'hC396;
defparam \c5|c0|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y69_N25
dffeas \S_reg[20]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c5|c0|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_reg[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \S_reg[20]~reg0 .is_wysiwyg = "true";
defparam \S_reg[20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X81_Y73_N1
cycloneive_io_ibuf \B[21]~input (
	.i(B[21]),
	.ibar(gnd),
	.o(\B[21]~input_o ));
// synopsys translate_off
defparam \B[21]~input .bus_hold = "false";
defparam \B[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X70_Y69_N31
dffeas \B_reg[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_reg[21]),
	.prn(vcc));
// synopsys translate_off
defparam \B_reg[21] .is_wysiwyg = "true";
defparam \B_reg[21] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X74_Y73_N22
cycloneive_io_ibuf \A[21]~input (
	.i(A[21]),
	.ibar(gnd),
	.o(\A[21]~input_o ));
// synopsys translate_off
defparam \A[21]~input .bus_hold = "false";
defparam \A[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X70_Y69_N5
dffeas \A_reg[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_reg[21]),
	.prn(vcc));
// synopsys translate_off
defparam \A_reg[21] .is_wysiwyg = "true";
defparam \A_reg[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y69_N18
cycloneive_lcell_comb \c5|cla|C[0]~0 (
// Equation(s):
// \c5|cla|C[0]~0_combout  = (B_reg[20] & ((A_reg[20]) # ((\c4|Gout~2_combout ) # (\cla|C~14_combout )))) # (!B_reg[20] & (A_reg[20] & ((\c4|Gout~2_combout ) # (\cla|C~14_combout ))))

	.dataa(B_reg[20]),
	.datab(A_reg[20]),
	.datac(\c4|Gout~2_combout ),
	.datad(\cla|C~14_combout ),
	.cin(gnd),
	.combout(\c5|cla|C[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \c5|cla|C[0]~0 .lut_mask = 16'hEEE8;
defparam \c5|cla|C[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y69_N0
cycloneive_lcell_comb \c5|nate[1].c|S (
// Equation(s):
// \c5|nate[1].c|S~combout  = B_reg[21] $ (A_reg[21] $ (\c5|cla|C[0]~0_combout ))

	.dataa(B_reg[21]),
	.datab(gnd),
	.datac(A_reg[21]),
	.datad(\c5|cla|C[0]~0_combout ),
	.cin(gnd),
	.combout(\c5|nate[1].c|S~combout ),
	.cout());
// synopsys translate_off
defparam \c5|nate[1].c|S .lut_mask = 16'hA55A;
defparam \c5|nate[1].c|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y69_N1
dffeas \S_reg[21]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c5|nate[1].c|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_reg[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \S_reg[21]~reg0 .is_wysiwyg = "true";
defparam \S_reg[21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X94_Y73_N8
cycloneive_io_ibuf \B[22]~input (
	.i(B[22]),
	.ibar(gnd),
	.o(\B[22]~input_o ));
// synopsys translate_off
defparam \B[22]~input .bus_hold = "false";
defparam \B[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X70_Y69_N12
cycloneive_lcell_comb \B_reg[22]~feeder (
// Equation(s):
// \B_reg[22]~feeder_combout  = \B[22]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[22]~input_o ),
	.cin(gnd),
	.combout(\B_reg[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B_reg[22]~feeder .lut_mask = 16'hFF00;
defparam \B_reg[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y69_N13
dffeas \B_reg[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\B_reg[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_reg[22]),
	.prn(vcc));
// synopsys translate_off
defparam \B_reg[22] .is_wysiwyg = "true";
defparam \B_reg[22] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X94_Y73_N1
cycloneive_io_ibuf \A[22]~input (
	.i(A[22]),
	.ibar(gnd),
	.o(\A[22]~input_o ));
// synopsys translate_off
defparam \A[22]~input .bus_hold = "false";
defparam \A[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X70_Y69_N14
cycloneive_lcell_comb \A_reg[22]~feeder (
// Equation(s):
// \A_reg[22]~feeder_combout  = \A[22]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[22]~input_o ),
	.cin(gnd),
	.combout(\A_reg[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \A_reg[22]~feeder .lut_mask = 16'hFF00;
defparam \A_reg[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y69_N15
dffeas \A_reg[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\A_reg[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_reg[22]),
	.prn(vcc));
// synopsys translate_off
defparam \A_reg[22] .is_wysiwyg = "true";
defparam \A_reg[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y69_N26
cycloneive_lcell_comb \c5|cla|C[1]~2 (
// Equation(s):
// \c5|cla|C[1]~2_combout  = (A_reg[21] & ((B_reg[21]) # (\c5|cla|C[0]~0_combout )))

	.dataa(B_reg[21]),
	.datab(gnd),
	.datac(A_reg[21]),
	.datad(\c5|cla|C[0]~0_combout ),
	.cin(gnd),
	.combout(\c5|cla|C[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \c5|cla|C[1]~2 .lut_mask = 16'hF0A0;
defparam \c5|cla|C[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y69_N20
cycloneive_lcell_comb \c5|cla|C[1]~1 (
// Equation(s):
// \c5|cla|C[1]~1_combout  = (B_reg[21] & \c5|cla|C[0]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(B_reg[21]),
	.datad(\c5|cla|C[0]~0_combout ),
	.cin(gnd),
	.combout(\c5|cla|C[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \c5|cla|C[1]~1 .lut_mask = 16'hF000;
defparam \c5|cla|C[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y69_N6
cycloneive_lcell_comb \c5|nate[2].c|S (
// Equation(s):
// \c5|nate[2].c|S~combout  = B_reg[22] $ (A_reg[22] $ (((\c5|cla|C[1]~2_combout ) # (\c5|cla|C[1]~1_combout ))))

	.dataa(B_reg[22]),
	.datab(A_reg[22]),
	.datac(\c5|cla|C[1]~2_combout ),
	.datad(\c5|cla|C[1]~1_combout ),
	.cin(gnd),
	.combout(\c5|nate[2].c|S~combout ),
	.cout());
// synopsys translate_off
defparam \c5|nate[2].c|S .lut_mask = 16'h9996;
defparam \c5|nate[2].c|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y69_N7
dffeas \S_reg[22]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c5|nate[2].c|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_reg[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \S_reg[22]~reg0 .is_wysiwyg = "true";
defparam \S_reg[22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X98_Y73_N15
cycloneive_io_ibuf \A[23]~input (
	.i(A[23]),
	.ibar(gnd),
	.o(\A[23]~input_o ));
// synopsys translate_off
defparam \A[23]~input .bus_hold = "false";
defparam \A[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X70_Y69_N10
cycloneive_lcell_comb \A_reg[23]~feeder (
// Equation(s):
// \A_reg[23]~feeder_combout  = \A[23]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[23]~input_o ),
	.cin(gnd),
	.combout(\A_reg[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \A_reg[23]~feeder .lut_mask = 16'hFF00;
defparam \A_reg[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y69_N11
dffeas \A_reg[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\A_reg[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_reg[23]),
	.prn(vcc));
// synopsys translate_off
defparam \A_reg[23] .is_wysiwyg = "true";
defparam \A_reg[23] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X74_Y73_N15
cycloneive_io_ibuf \B[23]~input (
	.i(B[23]),
	.ibar(gnd),
	.o(\B[23]~input_o ));
// synopsys translate_off
defparam \B[23]~input .bus_hold = "false";
defparam \B[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X70_Y69_N17
dffeas \B_reg[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_reg[23]),
	.prn(vcc));
// synopsys translate_off
defparam \B_reg[23] .is_wysiwyg = "true";
defparam \B_reg[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y69_N28
cycloneive_lcell_comb \c5|cla|C[2]~3 (
// Equation(s):
// \c5|cla|C[2]~3_combout  = (B_reg[22] & ((A_reg[22]) # ((\c5|cla|C[1]~2_combout ) # (\c5|cla|C[1]~1_combout )))) # (!B_reg[22] & (A_reg[22] & ((\c5|cla|C[1]~2_combout ) # (\c5|cla|C[1]~1_combout ))))

	.dataa(B_reg[22]),
	.datab(A_reg[22]),
	.datac(\c5|cla|C[1]~2_combout ),
	.datad(\c5|cla|C[1]~1_combout ),
	.cin(gnd),
	.combout(\c5|cla|C[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \c5|cla|C[2]~3 .lut_mask = 16'hEEE8;
defparam \c5|cla|C[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y69_N24
cycloneive_lcell_comb \c5|nate[3].c|S (
// Equation(s):
// \c5|nate[3].c|S~combout  = A_reg[23] $ (B_reg[23] $ (\c5|cla|C[2]~3_combout ))

	.dataa(A_reg[23]),
	.datab(gnd),
	.datac(B_reg[23]),
	.datad(\c5|cla|C[2]~3_combout ),
	.cin(gnd),
	.combout(\c5|nate[3].c|S~combout ),
	.cout());
// synopsys translate_off
defparam \c5|nate[3].c|S .lut_mask = 16'hA55A;
defparam \c5|nate[3].c|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y69_N25
dffeas \S_reg[23]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c5|nate[3].c|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_reg[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \S_reg[23]~reg0 .is_wysiwyg = "true";
defparam \S_reg[23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X69_Y73_N22
cycloneive_io_ibuf \A[24]~input (
	.i(A[24]),
	.ibar(gnd),
	.o(\A[24]~input_o ));
// synopsys translate_off
defparam \A[24]~input .bus_hold = "false";
defparam \A[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X68_Y69_N11
dffeas \A_reg[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_reg[24]),
	.prn(vcc));
// synopsys translate_off
defparam \A_reg[24] .is_wysiwyg = "true";
defparam \A_reg[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y69_N8
cycloneive_lcell_comb \c5|Gout~1 (
// Equation(s):
// \c5|Gout~1_combout  = (B_reg[21] & ((A_reg[21]) # ((A_reg[20] & B_reg[20])))) # (!B_reg[21] & (A_reg[21] & (A_reg[20] & B_reg[20])))

	.dataa(B_reg[21]),
	.datab(A_reg[21]),
	.datac(A_reg[20]),
	.datad(B_reg[20]),
	.cin(gnd),
	.combout(\c5|Gout~1_combout ),
	.cout());
// synopsys translate_off
defparam \c5|Gout~1 .lut_mask = 16'hE888;
defparam \c5|Gout~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y69_N2
cycloneive_lcell_comb \cla|C~15 (
// Equation(s):
// \cla|C~15_combout  = (A_reg[23] & (!B_reg[23] & (A_reg[22] $ (B_reg[22])))) # (!A_reg[23] & (B_reg[23] & (A_reg[22] $ (B_reg[22]))))

	.dataa(A_reg[23]),
	.datab(A_reg[22]),
	.datac(B_reg[23]),
	.datad(B_reg[22]),
	.cin(gnd),
	.combout(\cla|C~15_combout ),
	.cout());
// synopsys translate_off
defparam \cla|C~15 .lut_mask = 16'h1248;
defparam \cla|C~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y69_N16
cycloneive_lcell_comb \c5|Gout~0 (
// Equation(s):
// \c5|Gout~0_combout  = (B_reg[23] & ((A_reg[23]) # ((B_reg[22] & A_reg[22])))) # (!B_reg[23] & (B_reg[22] & (A_reg[22] & A_reg[23])))

	.dataa(B_reg[22]),
	.datab(A_reg[22]),
	.datac(B_reg[23]),
	.datad(A_reg[23]),
	.cin(gnd),
	.combout(\c5|Gout~0_combout ),
	.cout());
// synopsys translate_off
defparam \c5|Gout~0 .lut_mask = 16'hF880;
defparam \c5|Gout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y69_N22
cycloneive_lcell_comb \c5|Gout~2 (
// Equation(s):
// \c5|Gout~2_combout  = (\c5|Gout~0_combout ) # ((\c5|Gout~1_combout  & \cla|C~15_combout ))

	.dataa(\c5|Gout~1_combout ),
	.datab(\cla|C~15_combout ),
	.datac(gnd),
	.datad(\c5|Gout~0_combout ),
	.cin(gnd),
	.combout(\c5|Gout~2_combout ),
	.cout());
// synopsys translate_off
defparam \c5|Gout~2 .lut_mask = 16'hFF88;
defparam \c5|Gout~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X87_Y73_N8
cycloneive_io_ibuf \B[24]~input (
	.i(B[24]),
	.ibar(gnd),
	.o(\B[24]~input_o ));
// synopsys translate_off
defparam \B[24]~input .bus_hold = "false";
defparam \B[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X68_Y69_N9
dffeas \B_reg[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_reg[24]),
	.prn(vcc));
// synopsys translate_off
defparam \B_reg[24] .is_wysiwyg = "true";
defparam \B_reg[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y69_N4
cycloneive_lcell_comb \cla|C~16 (
// Equation(s):
// \cla|C~16_combout  = (B_reg[21] & (!A_reg[21] & (A_reg[20] $ (B_reg[20])))) # (!B_reg[21] & (A_reg[21] & (A_reg[20] $ (B_reg[20]))))

	.dataa(B_reg[21]),
	.datab(A_reg[20]),
	.datac(A_reg[21]),
	.datad(B_reg[20]),
	.cin(gnd),
	.combout(\cla|C~16_combout ),
	.cout());
// synopsys translate_off
defparam \cla|C~16 .lut_mask = 16'h1248;
defparam \cla|C~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N6
cycloneive_lcell_comb \cla|C~17 (
// Equation(s):
// \cla|C~17_combout  = (\cla|C~16_combout  & (\cla|C~15_combout  & ((\c4|Gout~2_combout ) # (\cla|C~14_combout ))))

	.dataa(\cla|C~16_combout ),
	.datab(\c4|Gout~2_combout ),
	.datac(\cla|C~15_combout ),
	.datad(\cla|C~14_combout ),
	.cin(gnd),
	.combout(\cla|C~17_combout ),
	.cout());
// synopsys translate_off
defparam \cla|C~17 .lut_mask = 16'hA080;
defparam \cla|C~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N8
cycloneive_lcell_comb \c6|c0|S (
// Equation(s):
// \c6|c0|S~combout  = A_reg[24] $ (B_reg[24] $ (((\c5|Gout~2_combout ) # (\cla|C~17_combout ))))

	.dataa(A_reg[24]),
	.datab(\c5|Gout~2_combout ),
	.datac(B_reg[24]),
	.datad(\cla|C~17_combout ),
	.cin(gnd),
	.combout(\c6|c0|S~combout ),
	.cout());
// synopsys translate_off
defparam \c6|c0|S .lut_mask = 16'hA596;
defparam \c6|c0|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y69_N9
dffeas \S_reg[24]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c6|c0|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_reg[24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \S_reg[24]~reg0 .is_wysiwyg = "true";
defparam \S_reg[24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X87_Y73_N1
cycloneive_io_ibuf \B[25]~input (
	.i(B[25]),
	.ibar(gnd),
	.o(\B[25]~input_o ));
// synopsys translate_off
defparam \B[25]~input .bus_hold = "false";
defparam \B[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X68_Y69_N5
dffeas \B_reg[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_reg[25]),
	.prn(vcc));
// synopsys translate_off
defparam \B_reg[25] .is_wysiwyg = "true";
defparam \B_reg[25] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X96_Y73_N22
cycloneive_io_ibuf \A[25]~input (
	.i(A[25]),
	.ibar(gnd),
	.o(\A[25]~input_o ));
// synopsys translate_off
defparam \A[25]~input .bus_hold = "false";
defparam \A[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N22
cycloneive_lcell_comb \A_reg[25]~feeder (
// Equation(s):
// \A_reg[25]~feeder_combout  = \A[25]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[25]~input_o ),
	.cin(gnd),
	.combout(\A_reg[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \A_reg[25]~feeder .lut_mask = 16'hFF00;
defparam \A_reg[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y69_N23
dffeas \A_reg[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\A_reg[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_reg[25]),
	.prn(vcc));
// synopsys translate_off
defparam \A_reg[25] .is_wysiwyg = "true";
defparam \A_reg[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N12
cycloneive_lcell_comb \c6|cla|C[0]~0 (
// Equation(s):
// \c6|cla|C[0]~0_combout  = (A_reg[24] & ((B_reg[24]) # ((\cla|C~17_combout ) # (\c5|Gout~2_combout )))) # (!A_reg[24] & (B_reg[24] & ((\cla|C~17_combout ) # (\c5|Gout~2_combout ))))

	.dataa(A_reg[24]),
	.datab(B_reg[24]),
	.datac(\cla|C~17_combout ),
	.datad(\c5|Gout~2_combout ),
	.cin(gnd),
	.combout(\c6|cla|C[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \c6|cla|C[0]~0 .lut_mask = 16'hEEE8;
defparam \c6|cla|C[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N14
cycloneive_lcell_comb \c6|nate[1].c|S (
// Equation(s):
// \c6|nate[1].c|S~combout  = B_reg[25] $ (A_reg[25] $ (\c6|cla|C[0]~0_combout ))

	.dataa(gnd),
	.datab(B_reg[25]),
	.datac(A_reg[25]),
	.datad(\c6|cla|C[0]~0_combout ),
	.cin(gnd),
	.combout(\c6|nate[1].c|S~combout ),
	.cout());
// synopsys translate_off
defparam \c6|nate[1].c|S .lut_mask = 16'hC33C;
defparam \c6|nate[1].c|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y69_N15
dffeas \S_reg[25]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c6|nate[1].c|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_reg[25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \S_reg[25]~reg0 .is_wysiwyg = "true";
defparam \S_reg[25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X72_Y73_N22
cycloneive_io_ibuf \B[26]~input (
	.i(B[26]),
	.ibar(gnd),
	.o(\B[26]~input_o ));
// synopsys translate_off
defparam \B[26]~input .bus_hold = "false";
defparam \B[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N18
cycloneive_lcell_comb \B_reg[26]~feeder (
// Equation(s):
// \B_reg[26]~feeder_combout  = \B[26]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[26]~input_o ),
	.cin(gnd),
	.combout(\B_reg[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B_reg[26]~feeder .lut_mask = 16'hFF00;
defparam \B_reg[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y69_N19
dffeas \B_reg[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\B_reg[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_reg[26]),
	.prn(vcc));
// synopsys translate_off
defparam \B_reg[26] .is_wysiwyg = "true";
defparam \B_reg[26] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X72_Y73_N15
cycloneive_io_ibuf \A[26]~input (
	.i(A[26]),
	.ibar(gnd),
	.o(\A[26]~input_o ));
// synopsys translate_off
defparam \A[26]~input .bus_hold = "false";
defparam \A[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X68_Y69_N17
dffeas \A_reg[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_reg[26]),
	.prn(vcc));
// synopsys translate_off
defparam \A_reg[26] .is_wysiwyg = "true";
defparam \A_reg[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N30
cycloneive_lcell_comb \c6|cla|C[1]~1 (
// Equation(s):
// \c6|cla|C[1]~1_combout  = (B_reg[25] & \c6|cla|C[0]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(B_reg[25]),
	.datad(\c6|cla|C[0]~0_combout ),
	.cin(gnd),
	.combout(\c6|cla|C[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \c6|cla|C[1]~1 .lut_mask = 16'hF000;
defparam \c6|cla|C[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N28
cycloneive_lcell_comb \c6|cla|C[1]~2 (
// Equation(s):
// \c6|cla|C[1]~2_combout  = (A_reg[25] & ((B_reg[25]) # (\c6|cla|C[0]~0_combout )))

	.dataa(gnd),
	.datab(B_reg[25]),
	.datac(A_reg[25]),
	.datad(\c6|cla|C[0]~0_combout ),
	.cin(gnd),
	.combout(\c6|cla|C[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \c6|cla|C[1]~2 .lut_mask = 16'hF0C0;
defparam \c6|cla|C[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N0
cycloneive_lcell_comb \c6|nate[2].c|S (
// Equation(s):
// \c6|nate[2].c|S~combout  = B_reg[26] $ (A_reg[26] $ (((\c6|cla|C[1]~1_combout ) # (\c6|cla|C[1]~2_combout ))))

	.dataa(B_reg[26]),
	.datab(A_reg[26]),
	.datac(\c6|cla|C[1]~1_combout ),
	.datad(\c6|cla|C[1]~2_combout ),
	.cin(gnd),
	.combout(\c6|nate[2].c|S~combout ),
	.cout());
// synopsys translate_off
defparam \c6|nate[2].c|S .lut_mask = 16'h9996;
defparam \c6|nate[2].c|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y69_N1
dffeas \S_reg[26]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c6|nate[2].c|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_reg[26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \S_reg[26]~reg0 .is_wysiwyg = "true";
defparam \S_reg[26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X72_Y73_N1
cycloneive_io_ibuf \B[27]~input (
	.i(B[27]),
	.ibar(gnd),
	.o(\B[27]~input_o ));
// synopsys translate_off
defparam \B[27]~input .bus_hold = "false";
defparam \B[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X68_Y69_N27
dffeas \B_reg[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_reg[27]),
	.prn(vcc));
// synopsys translate_off
defparam \B_reg[27] .is_wysiwyg = "true";
defparam \B_reg[27] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X87_Y73_N22
cycloneive_io_ibuf \A[27]~input (
	.i(A[27]),
	.ibar(gnd),
	.o(\A[27]~input_o ));
// synopsys translate_off
defparam \A[27]~input .bus_hold = "false";
defparam \A[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X68_Y69_N21
dffeas \A_reg[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_reg[27]),
	.prn(vcc));
// synopsys translate_off
defparam \A_reg[27] .is_wysiwyg = "true";
defparam \A_reg[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N2
cycloneive_lcell_comb \c6|cla|C[2]~3 (
// Equation(s):
// \c6|cla|C[2]~3_combout  = (B_reg[26] & ((A_reg[26]) # ((\c6|cla|C[1]~1_combout ) # (\c6|cla|C[1]~2_combout )))) # (!B_reg[26] & (A_reg[26] & ((\c6|cla|C[1]~1_combout ) # (\c6|cla|C[1]~2_combout ))))

	.dataa(B_reg[26]),
	.datab(A_reg[26]),
	.datac(\c6|cla|C[1]~1_combout ),
	.datad(\c6|cla|C[1]~2_combout ),
	.cin(gnd),
	.combout(\c6|cla|C[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \c6|cla|C[2]~3 .lut_mask = 16'hEEE8;
defparam \c6|cla|C[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N6
cycloneive_lcell_comb \c6|nate[3].c|S (
// Equation(s):
// \c6|nate[3].c|S~combout  = B_reg[27] $ (A_reg[27] $ (\c6|cla|C[2]~3_combout ))

	.dataa(B_reg[27]),
	.datab(gnd),
	.datac(A_reg[27]),
	.datad(\c6|cla|C[2]~3_combout ),
	.cin(gnd),
	.combout(\c6|nate[3].c|S~combout ),
	.cout());
// synopsys translate_off
defparam \c6|nate[3].c|S .lut_mask = 16'hA55A;
defparam \c6|nate[3].c|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y69_N7
dffeas \S_reg[27]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c6|nate[3].c|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_reg[27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \S_reg[27]~reg0 .is_wysiwyg = "true";
defparam \S_reg[27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X65_Y73_N8
cycloneive_io_ibuf \B[28]~input (
	.i(B[28]),
	.ibar(gnd),
	.o(\B[28]~input_o ));
// synopsys translate_off
defparam \B[28]~input .bus_hold = "false";
defparam \B[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X66_Y69_N27
dffeas \B_reg[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_reg[28]),
	.prn(vcc));
// synopsys translate_off
defparam \B_reg[28] .is_wysiwyg = "true";
defparam \B_reg[28] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y73_N15
cycloneive_io_ibuf \A[28]~input (
	.i(A[28]),
	.ibar(gnd),
	.o(\A[28]~input_o ));
// synopsys translate_off
defparam \A[28]~input .bus_hold = "false";
defparam \A[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X66_Y69_N1
dffeas \A_reg[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_reg[28]),
	.prn(vcc));
// synopsys translate_off
defparam \A_reg[28] .is_wysiwyg = "true";
defparam \A_reg[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N10
cycloneive_lcell_comb \c6|Gout~1 (
// Equation(s):
// \c6|Gout~1_combout  = (A_reg[25] & ((B_reg[25]) # ((A_reg[24] & B_reg[24])))) # (!A_reg[25] & (B_reg[25] & (A_reg[24] & B_reg[24])))

	.dataa(A_reg[25]),
	.datab(B_reg[25]),
	.datac(A_reg[24]),
	.datad(B_reg[24]),
	.cin(gnd),
	.combout(\c6|Gout~1_combout ),
	.cout());
// synopsys translate_off
defparam \c6|Gout~1 .lut_mask = 16'hE888;
defparam \c6|Gout~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N26
cycloneive_lcell_comb \c6|Gout~0 (
// Equation(s):
// \c6|Gout~0_combout  = (A_reg[27] & ((B_reg[27]) # ((A_reg[26] & B_reg[26])))) # (!A_reg[27] & (A_reg[26] & (B_reg[27] & B_reg[26])))

	.dataa(A_reg[27]),
	.datab(A_reg[26]),
	.datac(B_reg[27]),
	.datad(B_reg[26]),
	.cin(gnd),
	.combout(\c6|Gout~0_combout ),
	.cout());
// synopsys translate_off
defparam \c6|Gout~0 .lut_mask = 16'hE8A0;
defparam \c6|Gout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N20
cycloneive_lcell_comb \cla|C~18 (
// Equation(s):
// \cla|C~18_combout  = (B_reg[27] & (!A_reg[27] & (A_reg[26] $ (B_reg[26])))) # (!B_reg[27] & (A_reg[27] & (A_reg[26] $ (B_reg[26]))))

	.dataa(B_reg[27]),
	.datab(A_reg[26]),
	.datac(A_reg[27]),
	.datad(B_reg[26]),
	.cin(gnd),
	.combout(\cla|C~18_combout ),
	.cout());
// synopsys translate_off
defparam \cla|C~18 .lut_mask = 16'h1248;
defparam \cla|C~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N8
cycloneive_lcell_comb \c6|Gout~2 (
// Equation(s):
// \c6|Gout~2_combout  = (\c6|Gout~0_combout ) # ((\c6|Gout~1_combout  & \cla|C~18_combout ))

	.dataa(\c6|Gout~1_combout ),
	.datab(\c6|Gout~0_combout ),
	.datac(gnd),
	.datad(\cla|C~18_combout ),
	.cin(gnd),
	.combout(\c6|Gout~2_combout ),
	.cout());
// synopsys translate_off
defparam \c6|Gout~2 .lut_mask = 16'hEECC;
defparam \c6|Gout~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N4
cycloneive_lcell_comb \cla|C~19 (
// Equation(s):
// \cla|C~19_combout  = (A_reg[25] & (!B_reg[25] & (B_reg[24] $ (A_reg[24])))) # (!A_reg[25] & (B_reg[25] & (B_reg[24] $ (A_reg[24]))))

	.dataa(A_reg[25]),
	.datab(B_reg[24]),
	.datac(B_reg[25]),
	.datad(A_reg[24]),
	.cin(gnd),
	.combout(\cla|C~19_combout ),
	.cout());
// synopsys translate_off
defparam \cla|C~19 .lut_mask = 16'h1248;
defparam \cla|C~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N16
cycloneive_lcell_comb \cla|C~20 (
// Equation(s):
// \cla|C~20_combout  = (\cla|C~18_combout  & (\cla|C~19_combout  & ((\c5|Gout~2_combout ) # (\cla|C~17_combout ))))

	.dataa(\cla|C~18_combout ),
	.datab(\c5|Gout~2_combout ),
	.datac(\cla|C~19_combout ),
	.datad(\cla|C~17_combout ),
	.cin(gnd),
	.combout(\cla|C~20_combout ),
	.cout());
// synopsys translate_off
defparam \cla|C~20 .lut_mask = 16'hA080;
defparam \cla|C~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N26
cycloneive_lcell_comb \c7|c0|S (
// Equation(s):
// \c7|c0|S~combout  = B_reg[28] $ (A_reg[28] $ (((\c6|Gout~2_combout ) # (\cla|C~20_combout ))))

	.dataa(B_reg[28]),
	.datab(A_reg[28]),
	.datac(\c6|Gout~2_combout ),
	.datad(\cla|C~20_combout ),
	.cin(gnd),
	.combout(\c7|c0|S~combout ),
	.cout());
// synopsys translate_off
defparam \c7|c0|S .lut_mask = 16'h9996;
defparam \c7|c0|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y69_N27
dffeas \S_reg[28]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c7|c0|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_reg[28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \S_reg[28]~reg0 .is_wysiwyg = "true";
defparam \S_reg[28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y0_N8
cycloneive_io_ibuf \B[29]~input (
	.i(B[29]),
	.ibar(gnd),
	.o(\B[29]~input_o ));
// synopsys translate_off
defparam \B[29]~input .bus_hold = "false";
defparam \B[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y69_N23
dffeas \B_reg[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_reg[29]),
	.prn(vcc));
// synopsys translate_off
defparam \B_reg[29] .is_wysiwyg = "true";
defparam \B_reg[29] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X42_Y73_N1
cycloneive_io_ibuf \A[29]~input (
	.i(A[29]),
	.ibar(gnd),
	.o(\A[29]~input_o ));
// synopsys translate_off
defparam \A[29]~input .bus_hold = "false";
defparam \A[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X66_Y69_N15
dffeas \A_reg[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_reg[29]),
	.prn(vcc));
// synopsys translate_off
defparam \A_reg[29] .is_wysiwyg = "true";
defparam \A_reg[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N28
cycloneive_lcell_comb \c7|cla|C[0]~0 (
// Equation(s):
// \c7|cla|C[0]~0_combout  = (B_reg[28] & ((A_reg[28]) # ((\c6|Gout~2_combout ) # (\cla|C~20_combout )))) # (!B_reg[28] & (A_reg[28] & ((\c6|Gout~2_combout ) # (\cla|C~20_combout ))))

	.dataa(B_reg[28]),
	.datab(A_reg[28]),
	.datac(\c6|Gout~2_combout ),
	.datad(\cla|C~20_combout ),
	.cin(gnd),
	.combout(\c7|cla|C[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \c7|cla|C[0]~0 .lut_mask = 16'hEEE8;
defparam \c7|cla|C[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N0
cycloneive_lcell_comb \c7|nate[1].c|S (
// Equation(s):
// \c7|nate[1].c|S~combout  = B_reg[29] $ (A_reg[29] $ (\c7|cla|C[0]~0_combout ))

	.dataa(B_reg[29]),
	.datab(gnd),
	.datac(A_reg[29]),
	.datad(\c7|cla|C[0]~0_combout ),
	.cin(gnd),
	.combout(\c7|nate[1].c|S~combout ),
	.cout());
// synopsys translate_off
defparam \c7|nate[1].c|S .lut_mask = 16'hA55A;
defparam \c7|nate[1].c|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y69_N1
dffeas \S_reg[29]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c7|nate[1].c|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_reg[29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \S_reg[29]~reg0 .is_wysiwyg = "true";
defparam \S_reg[29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X49_Y73_N22
cycloneive_io_ibuf \A[30]~input (
	.i(A[30]),
	.ibar(gnd),
	.o(\A[30]~input_o ));
// synopsys translate_off
defparam \A[30]~input .bus_hold = "false";
defparam \A[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X65_Y69_N13
dffeas \A_reg[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_reg[30]),
	.prn(vcc));
// synopsys translate_off
defparam \A_reg[30] .is_wysiwyg = "true";
defparam \A_reg[30] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X65_Y73_N15
cycloneive_io_ibuf \B[30]~input (
	.i(B[30]),
	.ibar(gnd),
	.o(\B[30]~input_o ));
// synopsys translate_off
defparam \B[30]~input .bus_hold = "false";
defparam \B[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X65_Y69_N14
cycloneive_lcell_comb \B_reg[30]~feeder (
// Equation(s):
// \B_reg[30]~feeder_combout  = \B[30]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[30]~input_o ),
	.cin(gnd),
	.combout(\B_reg[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B_reg[30]~feeder .lut_mask = 16'hFF00;
defparam \B_reg[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y69_N15
dffeas \B_reg[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\B_reg[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_reg[30]),
	.prn(vcc));
// synopsys translate_off
defparam \B_reg[30] .is_wysiwyg = "true";
defparam \B_reg[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N30
cycloneive_lcell_comb \c7|nate[2].c|P (
// Equation(s):
// \c7|nate[2].c|P~combout  = A_reg[30] $ (B_reg[30])

	.dataa(A_reg[30]),
	.datab(gnd),
	.datac(gnd),
	.datad(B_reg[30]),
	.cin(gnd),
	.combout(\c7|nate[2].c|P~combout ),
	.cout());
// synopsys translate_off
defparam \c7|nate[2].c|P .lut_mask = 16'h55AA;
defparam \c7|nate[2].c|P .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N30
cycloneive_lcell_comb \c7|nate[2].c|S (
// Equation(s):
// \c7|nate[2].c|S~combout  = \c7|nate[2].c|P~combout  $ (((B_reg[29] & ((A_reg[29]) # (\c7|cla|C[0]~0_combout ))) # (!B_reg[29] & (A_reg[29] & \c7|cla|C[0]~0_combout ))))

	.dataa(B_reg[29]),
	.datab(\c7|nate[2].c|P~combout ),
	.datac(A_reg[29]),
	.datad(\c7|cla|C[0]~0_combout ),
	.cin(gnd),
	.combout(\c7|nate[2].c|S~combout ),
	.cout());
// synopsys translate_off
defparam \c7|nate[2].c|S .lut_mask = 16'h366C;
defparam \c7|nate[2].c|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y69_N31
dffeas \S_reg[30]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c7|nate[2].c|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_reg[30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \S_reg[30]~reg0 .is_wysiwyg = "true";
defparam \S_reg[30]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N15
cycloneive_io_ibuf \A[31]~input (
	.i(A[31]),
	.ibar(gnd),
	.o(\A[31]~input_o ));
// synopsys translate_off
defparam \A[31]~input .bus_hold = "false";
defparam \A[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X65_Y69_N26
cycloneive_lcell_comb \A_reg[31]~feeder (
// Equation(s):
// \A_reg[31]~feeder_combout  = \A[31]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[31]~input_o ),
	.cin(gnd),
	.combout(\A_reg[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \A_reg[31]~feeder .lut_mask = 16'hFF00;
defparam \A_reg[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y69_N27
dffeas \A_reg[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\A_reg[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_reg[31]),
	.prn(vcc));
// synopsys translate_off
defparam \A_reg[31] .is_wysiwyg = "true";
defparam \A_reg[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N2
cycloneive_lcell_comb \c7|nate[3].c|S~0 (
// Equation(s):
// \c7|nate[3].c|S~0_combout  = (B_reg[29] & ((A_reg[29]) # (\c7|cla|C[0]~0_combout ))) # (!B_reg[29] & (A_reg[29] & \c7|cla|C[0]~0_combout ))

	.dataa(B_reg[29]),
	.datab(gnd),
	.datac(A_reg[29]),
	.datad(\c7|cla|C[0]~0_combout ),
	.cin(gnd),
	.combout(\c7|nate[3].c|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \c7|nate[3].c|S~0 .lut_mask = 16'hFAA0;
defparam \c7|nate[3].c|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N22
cycloneive_lcell_comb \c7|nate[3].c|S~1 (
// Equation(s):
// \c7|nate[3].c|S~1_combout  = (B_reg[30] & ((A_reg[30]) # (\c7|nate[3].c|S~0_combout ))) # (!B_reg[30] & (A_reg[30] & \c7|nate[3].c|S~0_combout ))

	.dataa(B_reg[30]),
	.datab(A_reg[30]),
	.datac(gnd),
	.datad(\c7|nate[3].c|S~0_combout ),
	.cin(gnd),
	.combout(\c7|nate[3].c|S~1_combout ),
	.cout());
// synopsys translate_off
defparam \c7|nate[3].c|S~1 .lut_mask = 16'hEE88;
defparam \c7|nate[3].c|S~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y73_N22
cycloneive_io_ibuf \B[31]~input (
	.i(B[31]),
	.ibar(gnd),
	.o(\B[31]~input_o ));
// synopsys translate_off
defparam \B[31]~input .bus_hold = "false";
defparam \B[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y69_N12
cycloneive_lcell_comb \B_reg[31]~feeder (
// Equation(s):
// \B_reg[31]~feeder_combout  = \B[31]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[31]~input_o ),
	.cin(gnd),
	.combout(\B_reg[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B_reg[31]~feeder .lut_mask = 16'hFF00;
defparam \B_reg[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y69_N13
dffeas \B_reg[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\B_reg[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_reg[31]),
	.prn(vcc));
// synopsys translate_off
defparam \B_reg[31] .is_wysiwyg = "true";
defparam \B_reg[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N4
cycloneive_lcell_comb \c7|nate[3].c|S~2 (
// Equation(s):
// \c7|nate[3].c|S~2_combout  = A_reg[31] $ (\c7|nate[3].c|S~1_combout  $ (B_reg[31]))

	.dataa(gnd),
	.datab(A_reg[31]),
	.datac(\c7|nate[3].c|S~1_combout ),
	.datad(B_reg[31]),
	.cin(gnd),
	.combout(\c7|nate[3].c|S~2_combout ),
	.cout());
// synopsys translate_off
defparam \c7|nate[3].c|S~2 .lut_mask = 16'hC33C;
defparam \c7|nate[3].c|S~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y69_N5
dffeas \S_reg[31]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\c7|nate[3].c|S~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_reg[31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \S_reg[31]~reg0 .is_wysiwyg = "true";
defparam \S_reg[31]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y69_N24
cycloneive_lcell_comb \c7|Gout~0 (
// Equation(s):
// \c7|Gout~0_combout  = (B_reg[31] & (!A_reg[31] & (B_reg[30] $ (A_reg[30])))) # (!B_reg[31] & (A_reg[31] & (B_reg[30] $ (A_reg[30]))))

	.dataa(B_reg[31]),
	.datab(B_reg[30]),
	.datac(A_reg[31]),
	.datad(A_reg[30]),
	.cin(gnd),
	.combout(\c7|Gout~0_combout ),
	.cout());
// synopsys translate_off
defparam \c7|Gout~0 .lut_mask = 16'h1248;
defparam \c7|Gout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N26
cycloneive_lcell_comb \c7|nate[1].c|P (
// Equation(s):
// \c7|nate[1].c|P~combout  = A_reg[29] $ (B_reg[29])

	.dataa(gnd),
	.datab(A_reg[29]),
	.datac(gnd),
	.datad(B_reg[29]),
	.cin(gnd),
	.combout(\c7|nate[1].c|P~combout ),
	.cout());
// synopsys translate_off
defparam \c7|nate[1].c|P .lut_mask = 16'h33CC;
defparam \c7|nate[1].c|P .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N0
cycloneive_lcell_comb \cla|C~24 (
// Equation(s):
// \cla|C~24_combout  = (\c7|Gout~0_combout  & (\c7|nate[1].c|P~combout  & (B_reg[28] $ (A_reg[28]))))

	.dataa(B_reg[28]),
	.datab(\c7|Gout~0_combout ),
	.datac(A_reg[28]),
	.datad(\c7|nate[1].c|P~combout ),
	.cin(gnd),
	.combout(\cla|C~24_combout ),
	.cout());
// synopsys translate_off
defparam \cla|C~24 .lut_mask = 16'h4800;
defparam \cla|C~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N2
cycloneive_lcell_comb \cla|C[7]~21 (
// Equation(s):
// \cla|C[7]~21_combout  = (A_reg[29] & ((B_reg[29]) # ((B_reg[28] & A_reg[28])))) # (!A_reg[29] & (B_reg[28] & (A_reg[28] & B_reg[29])))

	.dataa(B_reg[28]),
	.datab(A_reg[28]),
	.datac(A_reg[29]),
	.datad(B_reg[29]),
	.cin(gnd),
	.combout(\cla|C[7]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cla|C[7]~21 .lut_mask = 16'hF880;
defparam \cla|C[7]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N16
cycloneive_lcell_comb \cla|C[7]~22 (
// Equation(s):
// \cla|C[7]~22_combout  = (A_reg[30] & ((\cla|C[7]~21_combout ) # (B_reg[30]))) # (!A_reg[30] & (\cla|C[7]~21_combout  & B_reg[30]))

	.dataa(A_reg[30]),
	.datab(\cla|C[7]~21_combout ),
	.datac(gnd),
	.datad(B_reg[30]),
	.cin(gnd),
	.combout(\cla|C[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cla|C[7]~22 .lut_mask = 16'hEE88;
defparam \cla|C[7]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N18
cycloneive_lcell_comb \cla|C[7]~23 (
// Equation(s):
// \cla|C[7]~23_combout  = (A_reg[31] & ((B_reg[31]) # (\cla|C[7]~22_combout ))) # (!A_reg[31] & (B_reg[31] & \cla|C[7]~22_combout ))

	.dataa(A_reg[31]),
	.datab(B_reg[31]),
	.datac(gnd),
	.datad(\cla|C[7]~22_combout ),
	.cin(gnd),
	.combout(\cla|C[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cla|C[7]~23 .lut_mask = 16'hEE88;
defparam \cla|C[7]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N14
cycloneive_lcell_comb \cla|C[7] (
// Equation(s):
// \cla|C [7] = (\cla|C[7]~23_combout ) # ((\cla|C~24_combout  & ((\c6|Gout~2_combout ) # (\cla|C~20_combout ))))

	.dataa(\cla|C~24_combout ),
	.datab(\cla|C[7]~23_combout ),
	.datac(\c6|Gout~2_combout ),
	.datad(\cla|C~20_combout ),
	.cin(gnd),
	.combout(\cla|C [7]),
	.cout());
// synopsys translate_off
defparam \cla|C[7] .lut_mask = 16'hEEEC;
defparam \cla|C[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y69_N15
dffeas \Cout_reg~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cla|C [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Cout_reg~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Cout_reg~reg0 .is_wysiwyg = "true";
defparam \Cout_reg~reg0 .power_up = "low";
// synopsys translate_on

assign S_reg[0] = \S_reg[0]~output_o ;

assign S_reg[1] = \S_reg[1]~output_o ;

assign S_reg[2] = \S_reg[2]~output_o ;

assign S_reg[3] = \S_reg[3]~output_o ;

assign S_reg[4] = \S_reg[4]~output_o ;

assign S_reg[5] = \S_reg[5]~output_o ;

assign S_reg[6] = \S_reg[6]~output_o ;

assign S_reg[7] = \S_reg[7]~output_o ;

assign S_reg[8] = \S_reg[8]~output_o ;

assign S_reg[9] = \S_reg[9]~output_o ;

assign S_reg[10] = \S_reg[10]~output_o ;

assign S_reg[11] = \S_reg[11]~output_o ;

assign S_reg[12] = \S_reg[12]~output_o ;

assign S_reg[13] = \S_reg[13]~output_o ;

assign S_reg[14] = \S_reg[14]~output_o ;

assign S_reg[15] = \S_reg[15]~output_o ;

assign S_reg[16] = \S_reg[16]~output_o ;

assign S_reg[17] = \S_reg[17]~output_o ;

assign S_reg[18] = \S_reg[18]~output_o ;

assign S_reg[19] = \S_reg[19]~output_o ;

assign S_reg[20] = \S_reg[20]~output_o ;

assign S_reg[21] = \S_reg[21]~output_o ;

assign S_reg[22] = \S_reg[22]~output_o ;

assign S_reg[23] = \S_reg[23]~output_o ;

assign S_reg[24] = \S_reg[24]~output_o ;

assign S_reg[25] = \S_reg[25]~output_o ;

assign S_reg[26] = \S_reg[26]~output_o ;

assign S_reg[27] = \S_reg[27]~output_o ;

assign S_reg[28] = \S_reg[28]~output_o ;

assign S_reg[29] = \S_reg[29]~output_o ;

assign S_reg[30] = \S_reg[30]~output_o ;

assign S_reg[31] = \S_reg[31]~output_o ;

assign Cout_reg = \Cout_reg~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
