// Seed: 4154878110
module module_0 (
    input wor id_0,
    output tri1 id_1,
    output tri id_2,
    output tri id_3,
    input supply1 id_4,
    output supply0 id_5,
    input supply1 id_6,
    input wand id_7,
    output wand id_8
);
  wire id_10;
  assign module_1.id_1 = 0;
  wire id_11;
  assign id_5 = id_7;
endmodule
module module_1 (
    output wand id_0,
    input tri0 id_1,
    input wire id_2,
    input tri0 id_3,
    input uwire id_4,
    input supply1 id_5,
    output tri id_6,
    input wor id_7,
    input uwire id_8,
    output tri0 id_9,
    input wand id_10
    , id_12
);
  assign id_6 = id_5 <= 1;
  wire id_13;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_6,
      id_6,
      id_2,
      id_9,
      id_7,
      id_10,
      id_6
  );
endmodule
