#-----------------------------------------------------------
# Vivado v2015.3 (64-bit)
# SW Build 1368829 on Mon Sep 28 20:06:39 MDT 2015
# IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
# Start of session at: Sat Dec  5 22:55:34 2015
# Process ID: 19587
# Current directory: /opt/Xilinx/Projects/zynq-memory-ordering/zynq-memory-ordering.runs/impl_1
# Command line: vivado -log block_diagram_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source block_diagram_wrapper.tcl -notrace
# Log file: /opt/Xilinx/Projects/zynq-memory-ordering/zynq-memory-ordering.runs/impl_1/block_diagram_wrapper.vdi
# Journal file: /opt/Xilinx/Projects/zynq-memory-ordering/zynq-memory-ordering.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source block_diagram_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 627 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/opt/Xilinx/Projects/zynq-memory-ordering/zynq-memory-ordering.srcs/sources_1/bd/block_diagram/ip/block_diagram_processing_system7_0_0/block_diagram_processing_system7_0_0.xdc] for cell 'block_diagram_i/processing_system7_0/inst'
Finished Parsing XDC File [/opt/Xilinx/Projects/zynq-memory-ordering/zynq-memory-ordering.srcs/sources_1/bd/block_diagram/ip/block_diagram_processing_system7_0_0/block_diagram_processing_system7_0_0.xdc] for cell 'block_diagram_i/processing_system7_0/inst'
Parsing XDC File [/opt/Xilinx/Projects/zynq-memory-ordering/zynq-memory-ordering.srcs/sources_1/bd/block_diagram/ip/block_diagram_proc_sys_reset_0_0/block_diagram_proc_sys_reset_0_0_board.xdc] for cell 'block_diagram_i/proc_sys_reset_0'
Finished Parsing XDC File [/opt/Xilinx/Projects/zynq-memory-ordering/zynq-memory-ordering.srcs/sources_1/bd/block_diagram/ip/block_diagram_proc_sys_reset_0_0/block_diagram_proc_sys_reset_0_0_board.xdc] for cell 'block_diagram_i/proc_sys_reset_0'
Parsing XDC File [/opt/Xilinx/Projects/zynq-memory-ordering/zynq-memory-ordering.srcs/sources_1/bd/block_diagram/ip/block_diagram_proc_sys_reset_0_0/block_diagram_proc_sys_reset_0_0.xdc] for cell 'block_diagram_i/proc_sys_reset_0'
Finished Parsing XDC File [/opt/Xilinx/Projects/zynq-memory-ordering/zynq-memory-ordering.srcs/sources_1/bd/block_diagram/ip/block_diagram_proc_sys_reset_0_0/block_diagram_proc_sys_reset_0_0.xdc] for cell 'block_diagram_i/proc_sys_reset_0'
Parsing XDC File [/opt/Xilinx/Projects/zynq-memory-ordering/zynq-memory-ordering.srcs/sources_1/bd/block_diagram/ip/block_diagram_ila_0_0/ila_v6_0/constraints/ila.xdc] for cell 'block_diagram_i/ila_0'
Finished Parsing XDC File [/opt/Xilinx/Projects/zynq-memory-ordering/zynq-memory-ordering.srcs/sources_1/bd/block_diagram/ip/block_diagram_ila_0_0/ila_v6_0/constraints/ila.xdc] for cell 'block_diagram_i/ila_0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 307 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 304 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 2 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1300.637 ; gain = 364.277 ; free physical = 563 ; free virtual = 4700
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.32 . Memory (MB): peak = 1399.520 ; gain = 65.031 ; free physical = 561 ; free virtual = 4699
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/Xilinx/Projects/zynq-memory-ordering/zynq-memory-ordering.cache/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/Xilinx/Projects/zynq-memory-ordering/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.3/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:1.1 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:1.1", from Vivado IP cache entry "dfe864fb5d399619".
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1837.551 ; gain = 0.000 ; free physical = 847 ; free virtual = 4319
Phase 1 Generate And Synthesize Debug Cores | Checksum: 19fa0fac2

Time (s): cpu = 00:00:26 ; elapsed = 00:01:00 . Memory (MB): peak = 1837.551 ; gain = 26.539 ; free physical = 847 ; free virtual = 4319
Implement Debug Cores | Checksum: 16653bedb

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 15ee735ba

Time (s): cpu = 00:00:27 ; elapsed = 00:01:02 . Memory (MB): peak = 1838.551 ; gain = 27.539 ; free physical = 840 ; free virtual = 4317

Phase 3 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 188 cells.
Phase 3 Constant Propagation | Checksum: 1abe59620

Time (s): cpu = 00:00:29 ; elapsed = 00:01:03 . Memory (MB): peak = 1838.551 ; gain = 27.539 ; free physical = 836 ; free virtual = 4315

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 826 unconnected nets.
INFO: [Opt 31-11] Eliminated 242 unconnected cells.
Phase 4 Sweep | Checksum: 16dae08cf

Time (s): cpu = 00:00:30 ; elapsed = 00:01:04 . Memory (MB): peak = 1838.551 ; gain = 27.539 ; free physical = 836 ; free virtual = 4315

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1838.551 ; gain = 0.000 ; free physical = 836 ; free virtual = 4315
Ending Logic Optimization Task | Checksum: 16dae08cf

Time (s): cpu = 00:00:30 ; elapsed = 00:01:05 . Memory (MB): peak = 1838.551 ; gain = 27.539 ; free physical = 836 ; free virtual = 4315

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 32 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 7 newly gated: 0 Total Ports: 64
Ending PowerOpt Patch Enables Task | Checksum: 16f87970b

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2144.664 ; gain = 0.000 ; free physical = 680 ; free virtual = 4171
Ending Power Optimization Task | Checksum: 16f87970b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2144.664 ; gain = 306.113 ; free physical = 679 ; free virtual = 4171
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:50 ; elapsed = 00:01:22 . Memory (MB): peak = 2144.664 ; gain = 844.027 ; free physical = 678 ; free virtual = 4171
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2144.664 ; gain = 0.000 ; free physical = 673 ; free virtual = 4171
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /opt/Xilinx/Projects/zynq-memory-ordering/zynq-memory-ordering.runs/impl_1/block_diagram_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2144.664 ; gain = 0.000 ; free physical = 638 ; free virtual = 4164
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2144.664 ; gain = 0.000 ; free physical = 636 ; free virtual = 4163

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 5b146555

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2144.664 ; gain = 0.000 ; free physical = 635 ; free virtual = 4163
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS18
	FIXED_IO_mio[14] of IOStandard LVCMOS18
	FIXED_IO_mio[13] of IOStandard LVCMOS18
	FIXED_IO_mio[12] of IOStandard LVCMOS18
	FIXED_IO_mio[11] of IOStandard LVCMOS18
	FIXED_IO_mio[10] of IOStandard LVCMOS18
	FIXED_IO_mio[9] of IOStandard LVCMOS18
	FIXED_IO_mio[8] of IOStandard LVCMOS18
	FIXED_IO_mio[7] of IOStandard LVCMOS18
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS18
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 5b146555

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2144.664 ; gain = 0.000 ; free physical = 631 ; free virtual = 4162

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 5b146555

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2144.664 ; gain = 0.000 ; free physical = 631 ; free virtual = 4162

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 6d2b5371

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2144.664 ; gain = 0.000 ; free physical = 631 ; free virtual = 4162
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e6d7a122

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2144.664 ; gain = 0.000 ; free physical = 631 ; free virtual = 4162

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 1e7d2b40f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2144.664 ; gain = 0.000 ; free physical = 628 ; free virtual = 4161
Phase 1.2.1 Place Init Design | Checksum: 18b1a93fc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2144.664 ; gain = 0.000 ; free physical = 626 ; free virtual = 4160
Phase 1.2 Build Placer Netlist Model | Checksum: 18b1a93fc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2144.664 ; gain = 0.000 ; free physical = 626 ; free virtual = 4160

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 18b1a93fc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2144.664 ; gain = 0.000 ; free physical = 626 ; free virtual = 4160
Phase 1.3 Constrain Clocks/Macros | Checksum: 18b1a93fc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2144.664 ; gain = 0.000 ; free physical = 626 ; free virtual = 4160
Phase 1 Placer Initialization | Checksum: 18b1a93fc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2144.664 ; gain = 0.000 ; free physical = 626 ; free virtual = 4160

Phase 2 Global Placement
SimPL: WL = 431659 (19073, 412586)
SimPL: WL = 429050 (18920, 410130)
SimPL: WL = 425753 (18904, 406849)
SimPL: WL = 430259 (18926, 411333)
SimPL: WL = 425905 (18921, 406984)
Phase 2 Global Placement | Checksum: edcf18a8

Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 2167.699 ; gain = 23.035 ; free physical = 616 ; free virtual = 4152

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: edcf18a8

Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 2167.699 ; gain = 23.035 ; free physical = 616 ; free virtual = 4153

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16279f913

Time (s): cpu = 00:00:35 ; elapsed = 00:00:15 . Memory (MB): peak = 2167.699 ; gain = 23.035 ; free physical = 617 ; free virtual = 4153

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 234c74c57

Time (s): cpu = 00:00:35 ; elapsed = 00:00:15 . Memory (MB): peak = 2167.699 ; gain = 23.035 ; free physical = 617 ; free virtual = 4153

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 234c74c57

Time (s): cpu = 00:00:35 ; elapsed = 00:00:15 . Memory (MB): peak = 2167.699 ; gain = 23.035 ; free physical = 617 ; free virtual = 4153

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 19c101c56

Time (s): cpu = 00:00:36 ; elapsed = 00:00:16 . Memory (MB): peak = 2167.699 ; gain = 23.035 ; free physical = 617 ; free virtual = 4153

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 19c101c56

Time (s): cpu = 00:00:36 ; elapsed = 00:00:16 . Memory (MB): peak = 2167.699 ; gain = 23.035 ; free physical = 617 ; free virtual = 4153

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 16b4d73af

Time (s): cpu = 00:00:40 ; elapsed = 00:00:19 . Memory (MB): peak = 2167.699 ; gain = 23.035 ; free physical = 616 ; free virtual = 4154
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 16b4d73af

Time (s): cpu = 00:00:40 ; elapsed = 00:00:19 . Memory (MB): peak = 2167.699 ; gain = 23.035 ; free physical = 616 ; free virtual = 4154

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 16b4d73af

Time (s): cpu = 00:00:40 ; elapsed = 00:00:19 . Memory (MB): peak = 2167.699 ; gain = 23.035 ; free physical = 616 ; free virtual = 4154

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 16b4d73af

Time (s): cpu = 00:00:40 ; elapsed = 00:00:19 . Memory (MB): peak = 2167.699 ; gain = 23.035 ; free physical = 616 ; free virtual = 4154
Phase 3.7 Small Shape Detail Placement | Checksum: 16b4d73af

Time (s): cpu = 00:00:40 ; elapsed = 00:00:19 . Memory (MB): peak = 2167.699 ; gain = 23.035 ; free physical = 616 ; free virtual = 4154

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1ca5c90c9

Time (s): cpu = 00:00:40 ; elapsed = 00:00:20 . Memory (MB): peak = 2167.699 ; gain = 23.035 ; free physical = 616 ; free virtual = 4154
Phase 3 Detail Placement | Checksum: 1ca5c90c9

Time (s): cpu = 00:00:40 ; elapsed = 00:00:20 . Memory (MB): peak = 2167.699 ; gain = 23.035 ; free physical = 616 ; free virtual = 4154

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 17d2e8597

Time (s): cpu = 00:00:45 ; elapsed = 00:00:21 . Memory (MB): peak = 2167.699 ; gain = 23.035 ; free physical = 616 ; free virtual = 4154

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 17d2e8597

Time (s): cpu = 00:00:45 ; elapsed = 00:00:21 . Memory (MB): peak = 2167.699 ; gain = 23.035 ; free physical = 616 ; free virtual = 4154

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 17d2e8597

Time (s): cpu = 00:00:45 ; elapsed = 00:00:21 . Memory (MB): peak = 2167.699 ; gain = 23.035 ; free physical = 616 ; free virtual = 4154

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 1e4511d00

Time (s): cpu = 00:00:46 ; elapsed = 00:00:21 . Memory (MB): peak = 2167.699 ; gain = 23.035 ; free physical = 616 ; free virtual = 4154
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 1e4511d00

Time (s): cpu = 00:00:46 ; elapsed = 00:00:21 . Memory (MB): peak = 2167.699 ; gain = 23.035 ; free physical = 616 ; free virtual = 4154
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 1e4511d00

Time (s): cpu = 00:00:46 ; elapsed = 00:00:21 . Memory (MB): peak = 2167.699 ; gain = 23.035 ; free physical = 616 ; free virtual = 4154

Phase 4.1.3.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.514. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 1aaf9e945

Time (s): cpu = 00:00:46 ; elapsed = 00:00:21 . Memory (MB): peak = 2167.699 ; gain = 23.035 ; free physical = 616 ; free virtual = 4154
Phase 4.1.3 Post Placement Optimization | Checksum: 1aaf9e945

Time (s): cpu = 00:00:46 ; elapsed = 00:00:21 . Memory (MB): peak = 2167.699 ; gain = 23.035 ; free physical = 616 ; free virtual = 4154
Phase 4.1 Post Commit Optimization | Checksum: 1aaf9e945

Time (s): cpu = 00:00:46 ; elapsed = 00:00:21 . Memory (MB): peak = 2167.699 ; gain = 23.035 ; free physical = 616 ; free virtual = 4154

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 1aaf9e945

Time (s): cpu = 00:00:46 ; elapsed = 00:00:22 . Memory (MB): peak = 2167.699 ; gain = 23.035 ; free physical = 616 ; free virtual = 4154

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 1aaf9e945

Time (s): cpu = 00:00:46 ; elapsed = 00:00:22 . Memory (MB): peak = 2167.699 ; gain = 23.035 ; free physical = 616 ; free virtual = 4154

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 1aaf9e945

Time (s): cpu = 00:00:46 ; elapsed = 00:00:22 . Memory (MB): peak = 2167.699 ; gain = 23.035 ; free physical = 616 ; free virtual = 4154
Phase 4.4 Placer Reporting | Checksum: 1aaf9e945

Time (s): cpu = 00:00:46 ; elapsed = 00:00:22 . Memory (MB): peak = 2167.699 ; gain = 23.035 ; free physical = 616 ; free virtual = 4154

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: dc3e1259

Time (s): cpu = 00:00:46 ; elapsed = 00:00:22 . Memory (MB): peak = 2167.699 ; gain = 23.035 ; free physical = 616 ; free virtual = 4154
Phase 4 Post Placement Optimization and Clean-Up | Checksum: dc3e1259

Time (s): cpu = 00:00:46 ; elapsed = 00:00:22 . Memory (MB): peak = 2167.699 ; gain = 23.035 ; free physical = 616 ; free virtual = 4154
Ending Placer Task | Checksum: 74ecfaa3

Time (s): cpu = 00:00:46 ; elapsed = 00:00:22 . Memory (MB): peak = 2167.699 ; gain = 23.035 ; free physical = 616 ; free virtual = 4154
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:24 . Memory (MB): peak = 2167.699 ; gain = 23.035 ; free physical = 616 ; free virtual = 4154
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2167.699 ; gain = 0.000 ; free physical = 601 ; free virtual = 4154
report_io: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2167.699 ; gain = 0.000 ; free physical = 612 ; free virtual = 4154
report_utilization: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2167.699 ; gain = 0.000 ; free physical = 612 ; free virtual = 4154
report_control_sets: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2167.699 ; gain = 0.000 ; free physical = 612 ; free virtual = 4153
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS18 (FIXED_IO_mio[53], FIXED_IO_mio[52], FIXED_IO_mio[51], FIXED_IO_mio[50], FIXED_IO_mio[49], FIXED_IO_mio[48], FIXED_IO_mio[47], FIXED_IO_mio[46], FIXED_IO_mio[45], FIXED_IO_mio[44], FIXED_IO_mio[43], FIXED_IO_mio[42], FIXED_IO_mio[41], FIXED_IO_mio[40], FIXED_IO_mio[39] (the first 15 of 48 listed)); LVCMOS33 (FIXED_IO_mio[6], FIXED_IO_mio[5], FIXED_IO_mio[4], FIXED_IO_mio[3], FIXED_IO_mio[2], FIXED_IO_mio[1]); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 72eedb0b ConstDB: 0 ShapeSum: 1fe1f98 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 13df05143

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2167.699 ; gain = 0.000 ; free physical = 564 ; free virtual = 4109

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 13df05143

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2167.699 ; gain = 0.000 ; free physical = 563 ; free virtual = 4109

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 13df05143

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2167.699 ; gain = 0.000 ; free physical = 557 ; free virtual = 4104
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 158887499

Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 2167.699 ; gain = 0.000 ; free physical = 543 ; free virtual = 4090
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.766  | TNS=0.000  | WHS=-0.206 | THS=-203.614|

Phase 2 Router Initialization | Checksum: 12bb5c59b

Time (s): cpu = 00:00:37 ; elapsed = 00:00:23 . Memory (MB): peak = 2167.699 ; gain = 0.000 ; free physical = 542 ; free virtual = 4090

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1cb090637

Time (s): cpu = 00:00:43 ; elapsed = 00:00:24 . Memory (MB): peak = 2167.699 ; gain = 0.000 ; free physical = 534 ; free virtual = 4082

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 730
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 161f7ddee

Time (s): cpu = 00:00:56 ; elapsed = 00:00:27 . Memory (MB): peak = 2167.699 ; gain = 0.000 ; free physical = 533 ; free virtual = 4082
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.369  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 9dee841f

Time (s): cpu = 00:00:56 ; elapsed = 00:00:27 . Memory (MB): peak = 2167.699 ; gain = 0.000 ; free physical = 533 ; free virtual = 4082
Phase 4 Rip-up And Reroute | Checksum: 9dee841f

Time (s): cpu = 00:00:56 ; elapsed = 00:00:27 . Memory (MB): peak = 2167.699 ; gain = 0.000 ; free physical = 533 ; free virtual = 4082

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 116430359

Time (s): cpu = 00:00:57 ; elapsed = 00:00:27 . Memory (MB): peak = 2167.699 ; gain = 0.000 ; free physical = 532 ; free virtual = 4081
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.408  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 116430359

Time (s): cpu = 00:00:57 ; elapsed = 00:00:27 . Memory (MB): peak = 2167.699 ; gain = 0.000 ; free physical = 532 ; free virtual = 4081

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 116430359

Time (s): cpu = 00:00:57 ; elapsed = 00:00:27 . Memory (MB): peak = 2167.699 ; gain = 0.000 ; free physical = 532 ; free virtual = 4081
Phase 5 Delay and Skew Optimization | Checksum: 116430359

Time (s): cpu = 00:00:57 ; elapsed = 00:00:27 . Memory (MB): peak = 2167.699 ; gain = 0.000 ; free physical = 532 ; free virtual = 4081

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 525a6bb7

Time (s): cpu = 00:00:59 ; elapsed = 00:00:28 . Memory (MB): peak = 2167.699 ; gain = 0.000 ; free physical = 532 ; free virtual = 4081
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.408  | TNS=0.000  | WHS=0.021  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 5a5e5341

Time (s): cpu = 00:00:59 ; elapsed = 00:00:28 . Memory (MB): peak = 2167.699 ; gain = 0.000 ; free physical = 532 ; free virtual = 4081

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.01517 %
  Global Horizontal Routing Utilization  = 2.2478 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: a045c9de

Time (s): cpu = 00:00:59 ; elapsed = 00:00:28 . Memory (MB): peak = 2167.699 ; gain = 0.000 ; free physical = 532 ; free virtual = 4081

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: a045c9de

Time (s): cpu = 00:00:59 ; elapsed = 00:00:28 . Memory (MB): peak = 2167.699 ; gain = 0.000 ; free physical = 532 ; free virtual = 4081

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1726662f9

Time (s): cpu = 00:01:00 ; elapsed = 00:00:29 . Memory (MB): peak = 2167.699 ; gain = 0.000 ; free physical = 532 ; free virtual = 4082

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.408  | TNS=0.000  | WHS=0.021  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1726662f9

Time (s): cpu = 00:01:00 ; elapsed = 00:00:29 . Memory (MB): peak = 2167.699 ; gain = 0.000 ; free physical = 532 ; free virtual = 4082
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:00 ; elapsed = 00:00:29 . Memory (MB): peak = 2167.699 ; gain = 0.000 ; free physical = 532 ; free virtual = 4082

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:01 ; elapsed = 00:00:30 . Memory (MB): peak = 2167.699 ; gain = 0.000 ; free physical = 532 ; free virtual = 4082
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2167.699 ; gain = 0.000 ; free physical = 514 ; free virtual = 4081
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /opt/Xilinx/Projects/zynq-memory-ordering/zynq-memory-ordering.runs/impl_1/block_diagram_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./block_diagram_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/opt/Xilinx/Projects/zynq-memory-ordering/zynq-memory-ordering.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Dec  5 22:59:00 2015. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2015.3/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2391.070 ; gain = 214.340 ; free physical = 187 ; free virtual = 3776
INFO: [Common 17-206] Exiting Vivado at Sat Dec  5 22:59:00 2015...
