$date
	Sun Nov 03 21:14:17 2024
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module module_Debounce_tb $end
$var wire 1 ! enable $end
$var reg 1 " clk $end
$var reg 4 # filas_in [3:0] $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 4 $ filas_in [3:0] $end
$var wire 1 % filas_reg_3 $end
$var wire 1 & filas_reg_2 $end
$var wire 1 ' filas_reg_1 $end
$var wire 1 ( filas_reg_0 $end
$var reg 1 ! enable $end
$var reg 16 ) filas_reg [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx )
x(
x'
x&
x%
b1111 $
b1111 #
0"
x!
$end
#5000
1%
b1111xxxxxxxxxxxx )
1"
#10000
0"
b1110 #
b1110 $
#15000
0%
1&
0!
b11101111xxxxxxxx )
1"
#20000
0"
b1111 #
b1111 $
#25000
1%
0&
1'
b111111101111xxxx )
1"
#30000
0"
b1110 #
b1110 $
#35000
0%
1&
0'
1(
b1110111111101111 )
1"
#40000
0"
b1111 #
b1111 $
#45000
1%
0&
1'
0(
b1111111011111110 )
1"
#50000
0"
b1110 #
b1110 $
#55000
0%
1&
0'
1(
b1110111111101111 )
1"
#60000
0"
#65000
0&
1'
0(
b1110111011111110 )
1"
#70000
0"
#75000
0'
1(
b1110111011101111 )
1"
#80000
0"
#85000
0(
1!
b1110111011101110 )
1"
#90000
0"
#95000
1"
#100000
0"
#105000
1"
#110000
0"
#115000
1"
#120000
0"
#125000
1"
#130000
0"
#135000
1"
#140000
0"
#145000
1"
#150000
0"
#155000
1"
#160000
0"
#165000
1"
#170000
0"
#175000
1"
#180000
0"
#185000
1"
#190000
0"
#195000
1"
#200000
0"
#205000
1"
#210000
0"
#215000
1"
#220000
0"
#225000
1"
#230000
0"
#235000
1"
#240000
0"
#245000
1"
#250000
0"
#255000
1"
#260000
0"
#265000
1"
#270000
0"
#275000
1"
#280000
0"
#285000
1"
#290000
0"
#295000
1"
#300000
0"
#305000
1"
#310000
0"
#315000
1"
#320000
0"
#325000
1"
#330000
0"
#335000
1"
#340000
0"
#345000
1"
#350000
0"
