/**
 * Copyright 2017, Philip Meulengracht
 *
 * This program is free software : you can redistribute it and / or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation ? , either version 3 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program. If not, see <http://www.gnu.org/licenses/>.
 *
 * Interrupt Interface
 * - Contains the shared kernel interrupt interface
 *   that all sub-layers must conform to
 *
 * - ISA Interrupts should be routed to boot-processor without lowest-prio?
 */
#define __MODULE "IRQS"
//#define __TRACE

#include <arch/thread.h>
#include <arch/utils.h>
#include <arch/x86/memory.h>
#include <assert.h>
#include <component/cpu.h>
#include <debug.h>
#include <ddk/ddkdefs.h>
#include <memoryspace.h>
#include <threading.h>

#define PAGE_FAULT_PRESENT 0x1
#define PAGE_FAULT_WRITE   0x2
#define PAGE_FAULT_USER    0x4

extern oserr_t ThreadingFpuException(Thread_t *thread);
extern reg_t      __getcr2(void);

static void
HardFault(
    _In_ Context_t* context,
    _In_ uintptr_t  pfAddress)
{
    uintptr_t    physicalBase = 0;
    unsigned int attributes   = 0;
    LogSetRenderMode(1);

    // Was it a page-fault?
    if (pfAddress != __MASK) {
        // Bit 1 - present status 
        // Bit 2 - write access
        // Bit 4 - user/kernel
        DEBUG("page-fault address: 0x%" PRIxIN ", error-code 0x%" PRIxIN "", pfAddress, context->ErrorCode);
        if (GetMemorySpaceMapping(GetCurrentMemorySpace(), pfAddress, 1, &physicalBase) == OS_EOK) {
            GetMemorySpaceAttributes(GetCurrentMemorySpace(), pfAddress, PAGE_SIZE, &attributes);
            DEBUG("existing mapping for address: 0x%" PRIxIN "", physicalBase);
            DEBUG("existing attribs for address: 0x%" PRIxIN "", attributes);
        }
    }
    ArchThreadContextDump(context);

    // Enter panic handler
    DEBUG("Unhandled or fatal interrupt %" PRIuIN ", Error Code: %" PRIuIN ", Faulty Address: 0x%" PRIxIN "",
          context->Irq, context->ErrorCode, CONTEXT_IP(context));
    DebugPanic(FATAL_SCOPE_KERNEL, context,
        "Unhandled or fatal interrupt %" PRIuIN ", Error Code: %" PRIuIN ", Faulty Address: 0x%" PRIxIN "",
               context->Irq, context->ErrorCode, CONTEXT_IP(context));
}

void
ExceptionEntry(
    _In_ Context_t* context)
{
    uintptr_t        address    = __MASK;
    int              issueFixed = 0;
    SystemCpuCore_t* core;
    Thread_t*        thread;

    // Handle IRQ
    if (context->Irq == 0) {      // Divide By Zero (Non-math instruction)
        SignalExecuteLocalThreadTrap(context, 0, SIGFPE, NULL, NULL);
        issueFixed = 1;
    }
    else if (context->Irq == 1) { // Single Step
        if (DebugSingleStep(context) == OS_EOK) {
            // Re-enable single-step
        }
        issueFixed = 1;
    }
    else if (context->Irq == 2) { // NMI
        // Fall-through to kernel fault
    }
    else if (context->Irq == 3) { // Breakpoint
        DebugBreakpoint(context);
        issueFixed = 1;
    }
    else if (context->Irq == 4) { // Overflow
        SignalExecuteLocalThreadTrap(context, 0, SIGSEGV, NULL, NULL);
        issueFixed = 1;
    }
    else if (context->Irq == 5) { // Bound Range Exceeded
        SignalExecuteLocalThreadTrap(context, 0, SIGSEGV, NULL, NULL);
        issueFixed = 1;
    }
    else if (context->Irq == 6) { // Invalid Opcode
        SignalExecuteLocalThreadTrap(context, 0, SIGILL, NULL, NULL);
        issueFixed = 1;
    }
    else if (context->Irq == 7) { // DeviceNotAvailable
        // This might be because we need to restore fpu/sse state
        core = CpuCoreCurrent();
        thread = CpuCoreCurrentThread(core);

        assert(thread != NULL);

        if (ThreadingFpuException(thread) != OS_EOK) {
            SignalExecuteLocalThreadTrap(context, 0, SIGFPE, NULL, NULL);
        }
        issueFixed = 1;
    }
    else if (context->Irq == 8) { // Double Fault
        // Fall-through to kernel fault
    }
    else if (context->Irq == 9) { // Coprocessor Segment Overrun (Obsolete)
        // Fall-through to kernel fault
    }
    else if (context->Irq == 10) { // Invalid TSS
        // Fall-through to kernel fault
    }
    else if (context->Irq == 11) { // Segment Not Present
        SignalExecuteLocalThreadTrap(context, 0, SIGSEGV, NULL, NULL);
        issueFixed = 1;
    }
    else if (context->Irq == 12) { // Stack Segment Fault
        SignalExecuteLocalThreadTrap(context, 0, SIGSEGV, NULL, NULL);
        issueFixed = 1;
    } else if (context->Irq == 13) { // General Protection Fault
        core   = CpuCoreCurrent();
        thread = CpuCoreCurrentThread(core);

        ERROR("%s: FAULT: 0x%" PRIxIN ", 0x%" PRIxIN ", 0x%" PRIxIN,
              thread != NULL ? ThreadName(thread) : "Null",
              context->ErrorCode, CONTEXT_IP(context), CONTEXT_SP(context));
        SignalExecuteLocalThreadTrap(context, 0, SIGSEGV, NULL, NULL);
        issueFixed = 1;
    } else if (context->Irq == 14) {    // Page Fault
        address = (uintptr_t)__getcr2();
        core    = CpuCoreCurrent();
        thread  = CpuCoreCurrentThread(core);

        // Debug the error code
        if (context->ErrorCode & PAGE_FAULT_PRESENT) {
            // Page access violation for a page that was present
            unsigned int attributes = 0;
            int          invalidProtectionLevel;

            GetMemorySpaceAttributes(GetCurrentMemorySpace(), address, PAGE_SIZE, &attributes);
            invalidProtectionLevel = (context->ErrorCode & PAGE_FAULT_USER) && (attributes & MAPPING_USERSPACE) == 0;
            
            if (invalidProtectionLevel) {
                ERROR("%s: ACCESS_VIOLATION: 0x%" PRIxIN ", 0x%" PRIxIN ", 0x%" PRIxIN "",
                      thread != NULL ? ThreadName(thread) : "Null",
                      address, context->ErrorCode, CONTEXT_IP(context));
                if (context->ErrorCode & PAGE_FAULT_USER) {
                    SignalExecuteLocalThreadTrap(context, SIGNAL_FLAG_PAGEFAULT, SIGSEGV, (void*)address, NULL);
                    issueFixed = 1;
                }
            } else if (context->ErrorCode & PAGE_FAULT_WRITE) {
                // Write access, so lets verify that write attributes are set, if they
                // are not, then the thread tried to write to read-only memory
                if (attributes & MAPPING_READONLY) {
                    // If it was a user-process, kill it, otherwise fall through to kernel crash
                    ERROR("%s: WRITE_ACCESS_VIOLATION: 0x%" PRIxIN ", 0x%" PRIxIN ", 0x%" PRIxIN "",
                          thread != NULL ? ThreadName(thread) : "Null",
                          address, context->ErrorCode, CONTEXT_IP(context));
                    if (context->ErrorCode & PAGE_FAULT_USER) {
                        SignalExecuteLocalThreadTrap(context, SIGNAL_FLAG_PAGEFAULT, SIGSEGV, (void*)address, NULL);
                        issueFixed = 1;
                    }
                } else {
                    // Invalidate the address and return
                    CpuInvalidateMemoryCache((void*)address, GetMemorySpacePageSize());
                    issueFixed = 1;
                }
            } else {
                // Read access violation, but this kernel does not map pages without
                // read access, so something terrible has happened. Fall through to kernel crash
                ERROR("%s: READ_ACCESS_VIOLATION: 0x%" PRIxIN ", 0x%" PRIxIN ", 0x%" PRIxIN "",
                      thread != NULL ? ThreadName(thread) : "Null",
                      address, context->ErrorCode, CONTEXT_IP(context));
            }
        } else {
            // Page was not present, this could be because of lazy-comitting, lets try
            // to fix it by comitting the address.
            if (address < 0x1000) {
                // The first page of memory is left as a NULL catcher, in this case there is no fix and we
                // should only attempt to fix this by executing a trap
                SignalExecuteLocalThreadTrap(context, SIGNAL_FLAG_PAGEFAULT, SIGSEGV, (void*)address, (void*)OSPAGEFAULT_RESULT_FAULT);
            } else {
                enum OSPageFaultCode result = DebugPageFault(context, address);
                if (result != OSPAGEFAULT_RESULT_MAPPED) {
                    SignalExecuteLocalThreadTrap(context, SIGNAL_FLAG_PAGEFAULT, SIGSEGV, (void*)address, (void*)result);
                }
            }
            issueFixed = 1;
        }
    } else if (context->Irq == 16 || context->Irq == 19) {    // FPU & SIMD Floating Point Exception
        SignalExecuteLocalThreadTrap(context, 0, SIGFPE, NULL, NULL);
        issueFixed = 1;
    }
    
    // Was the exception handled?
    if (!issueFixed) {
        HardFault(context, address);
    }
}
