{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575350266715 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575350266718 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  2 23:17:46 2019 " "Processing started: Mon Dec  2 23:17:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575350266718 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350266718 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_115_D8M_RTL -c DE2_115_D8M_RTL " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115_D8M_RTL -c DE2_115_D8M_RTL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350266718 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575350266949 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575350266950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/I2C_WRITE_WDATA.v 1 1 " "Found 1 design units, including 1 entities, in source file V/I2C_WRITE_WDATA.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_WRITE_WDATA " "Found entity 1: I2C_WRITE_WDATA" {  } { { "V/I2C_WRITE_WDATA.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/I2C_WRITE_WDATA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575350279841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350279841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/I2C_WRITE_PTR.v 1 1 " "Found 1 design units, including 1 entities, in source file V/I2C_WRITE_PTR.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_WRITE_PTR " "Found entity 1: I2C_WRITE_PTR" {  } { { "V/I2C_WRITE_PTR.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/I2C_WRITE_PTR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575350279842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350279842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/I2C_RESET_DELAY.v 1 1 " "Found 1 design units, including 1 entities, in source file V/I2C_RESET_DELAY.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_RESET_DELAY " "Found entity 1: I2C_RESET_DELAY" {  } { { "V/I2C_RESET_DELAY.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/I2C_RESET_DELAY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575350279842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350279842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/I2C_READ_DATA.v 1 1 " "Found 1 design units, including 1 entities, in source file V/I2C_READ_DATA.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_READ_DATA " "Found entity 1: I2C_READ_DATA" {  } { { "V/I2C_READ_DATA.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/I2C_READ_DATA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575350279843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350279843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/pll_test.v 1 1 " "Found 1 design units, including 1 entities, in source file V/pll_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_test " "Found entity 1: pll_test" {  } { { "V/pll_test.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/pll_test.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575350279845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350279845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/RESET_DELAY.v 1 1 " "Found 1 design units, including 1 entities, in source file V/RESET_DELAY.v" { { "Info" "ISGN_ENTITY_NAME" "1 RESET_DELAY " "Found entity 1: RESET_DELAY" {  } { { "V/RESET_DELAY.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/RESET_DELAY.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575350279845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350279845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/CLOCKMEM.v 1 1 " "Found 1 design units, including 1 entities, in source file V/CLOCKMEM.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCKMEM " "Found entity 1: CLOCKMEM" {  } { { "V/CLOCKMEM.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/CLOCKMEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575350279846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350279846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file V/sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll " "Found entity 1: sdram_pll" {  } { { "V/sdram_pll.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/sdram_pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575350279848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350279848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/FpsMonitor.v 1 1 " "Found 1 design units, including 1 entities, in source file V/FpsMonitor.v" { { "Info" "ISGN_ENTITY_NAME" "1 FpsMonitor " "Found entity 1: FpsMonitor" {  } { { "V/FpsMonitor.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/FpsMonitor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575350279849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350279849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_Controller/VGA_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file VGA_Controller/VGA_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/VGA_Controller/VGA_Controller.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575350279851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350279851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/D8M_LUT.v 1 1 " "Found 1 design units, including 1 entities, in source file V/D8M_LUT.v" { { "Info" "ISGN_ENTITY_NAME" "1 D8M_LUT " "Found entity 1: D8M_LUT" {  } { { "V/D8M_LUT.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/D8M_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575350279854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350279854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_D8M/RAW2RGB_J.v 1 1 " "Found 1 design units, including 1 entities, in source file V_D8M/RAW2RGB_J.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW2RGB_J " "Found entity 1: RAW2RGB_J" {  } { { "V_D8M/RAW2RGB_J.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/RAW2RGB_J.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575350279855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350279855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_D8M/RAW_RGB_BIN.v 1 1 " "Found 1 design units, including 1 entities, in source file V_D8M/RAW_RGB_BIN.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW_RGB_BIN " "Found entity 1: RAW_RGB_BIN" {  } { { "V_D8M/RAW_RGB_BIN.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/RAW_RGB_BIN.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575350279855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350279855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_D8M/RAM_READ_COUNTER.v 1 1 " "Found 1 design units, including 1 entities, in source file V_D8M/RAM_READ_COUNTER.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_READ_COUNTER " "Found entity 1: RAM_READ_COUNTER" {  } { { "V_D8M/RAM_READ_COUNTER.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/RAM_READ_COUNTER.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575350279856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350279856 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "MIPI_CAMERA_CONFIG.v(301) " "Verilog HDL Module Instantiation warning at MIPI_CAMERA_CONFIG.v(301): ignored dangling comma in List of Port Connections" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 301 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1575350279857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_D8M/MIPI_CAMERA_CONFIG.v 1 1 " "Found 1 design units, including 1 entities, in source file V_D8M/MIPI_CAMERA_CONFIG.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPI_CAMERA_CONFIG " "Found entity 1: MIPI_CAMERA_CONFIG" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575350279858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350279858 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "MIPI_BRIDGE_CONFIG.v(358) " "Verilog HDL Module Instantiation warning at MIPI_BRIDGE_CONFIG.v(358): ignored dangling comma in List of Port Connections" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 358 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1575350279859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_D8M/MIPI_BRIDGE_CONFIG.v 1 1 " "Found 1 design units, including 1 entities, in source file V_D8M/MIPI_BRIDGE_CONFIG.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPI_BRIDGE_CONFIG " "Found entity 1: MIPI_BRIDGE_CONFIG" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575350279860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350279860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_D8M/MIPI_BRIDGE_CAMERA_Config.v 1 1 " "Found 1 design units, including 1 entities, in source file V_D8M/MIPI_BRIDGE_CAMERA_Config.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPI_BRIDGE_CAMERA_Config " "Found entity 1: MIPI_BRIDGE_CAMERA_Config" {  } { { "V_D8M/MIPI_BRIDGE_CAMERA_Config.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575350279861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350279861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_D8M/Line_Buffer_J.v 1 1 " "Found 1 design units, including 1 entities, in source file V_D8M/Line_Buffer_J.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer_J " "Found entity 1: Line_Buffer_J" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/Line_Buffer_J.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575350279862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350279862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_D8M/int_line.v 1 1 " "Found 1 design units, including 1 entities, in source file V_D8M/int_line.v" { { "Info" "ISGN_ENTITY_NAME" "1 int_line " "Found entity 1: int_line" {  } { { "V_D8M/int_line.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/int_line.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575350279864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350279864 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "VCM_I2C.v(287) " "Verilog HDL Module Instantiation warning at VCM_I2C.v(287): ignored dangling comma in List of Port Connections" {  } { { "V_Auto/VCM_I2C.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_I2C.v" 287 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1575350279866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_Auto/VCM_I2C.v 1 1 " "Found 1 design units, including 1 entities, in source file V_Auto/VCM_I2C.v" { { "Info" "ISGN_ENTITY_NAME" "1 VCM_I2C " "Found entity 1: VCM_I2C" {  } { { "V_Auto/VCM_I2C.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_I2C.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575350279868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350279868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_Auto/VCM_CTRL_P.v 1 1 " "Found 1 design units, including 1 entities, in source file V_Auto/VCM_CTRL_P.v" { { "Info" "ISGN_ENTITY_NAME" "1 VCM_CTRL_P " "Found entity 1: VCM_CTRL_P" {  } { { "V_Auto/VCM_CTRL_P.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575350279869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350279869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_Auto/MODIFY_SYNC.v 1 1 " "Found 1 design units, including 1 entities, in source file V_Auto/MODIFY_SYNC.v" { { "Info" "ISGN_ENTITY_NAME" "1 MODIFY_SYNC " "Found entity 1: MODIFY_SYNC" {  } { { "V_Auto/MODIFY_SYNC.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/MODIFY_SYNC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575350279870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350279870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_Auto/LCD_COUNTER.v 1 1 " "Found 1 design units, including 1 entities, in source file V_Auto/LCD_COUNTER.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_COUNTER " "Found entity 1: LCD_COUNTER" {  } { { "V_Auto/LCD_COUNTER.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/LCD_COUNTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575350279871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350279871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_Auto/I2C_DELAY.v 1 1 " "Found 1 design units, including 1 entities, in source file V_Auto/I2C_DELAY.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_DELAY " "Found entity 1: I2C_DELAY" {  } { { "V_Auto/I2C_DELAY.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/I2C_DELAY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575350279872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350279872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_Auto/FOCUS_ADJ.v 1 1 " "Found 1 design units, including 1 entities, in source file V_Auto/FOCUS_ADJ.v" { { "Info" "ISGN_ENTITY_NAME" "1 FOCUS_ADJ " "Found entity 1: FOCUS_ADJ" {  } { { "V_Auto/FOCUS_ADJ.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/FOCUS_ADJ.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575350279874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350279874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_Auto/F_VCM.v 1 1 " "Found 1 design units, including 1 entities, in source file V_Auto/F_VCM.v" { { "Info" "ISGN_ENTITY_NAME" "1 F_VCM " "Found entity 1: F_VCM" {  } { { "V_Auto/F_VCM.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/F_VCM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575350279875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350279875 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V_Auto/CLOCKMEM.v " "Can't analyze file -- file V_Auto/CLOCKMEM.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1575350279876 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VS vs AUTO_SYNC_MODIFY.v(4) " "Verilog HDL Declaration information at AUTO_SYNC_MODIFY.v(4): object \"VS\" differs only in case from object \"vs\" in the same scope" {  } { { "V_Auto/AUTO_SYNC_MODIFY.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/AUTO_SYNC_MODIFY.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575350279877 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HS hs AUTO_SYNC_MODIFY.v(5) " "Verilog HDL Declaration information at AUTO_SYNC_MODIFY.v(5): object \"HS\" differs only in case from object \"hs\" in the same scope" {  } { { "V_Auto/AUTO_SYNC_MODIFY.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/AUTO_SYNC_MODIFY.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575350279877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_Auto/AUTO_SYNC_MODIFY.v 1 1 " "Found 1 design units, including 1 entities, in source file V_Auto/AUTO_SYNC_MODIFY.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUTO_SYNC_MODIFY " "Found entity 1: AUTO_SYNC_MODIFY" {  } { { "V_Auto/AUTO_SYNC_MODIFY.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/AUTO_SYNC_MODIFY.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575350279878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350279878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_Auto/AUTO_FOCUS_ON.v 1 1 " "Found 1 design units, including 1 entities, in source file V_Auto/AUTO_FOCUS_ON.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUTO_FOCUS_ON " "Found entity 1: AUTO_FOCUS_ON" {  } { { "V_Auto/AUTO_FOCUS_ON.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/AUTO_FOCUS_ON.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575350279879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350279879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_Sdram_Control/Sdram_WR_FIFO.v 1 1 " "Found 1 design units, including 1 entities, in source file V_Sdram_Control/Sdram_WR_FIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_WR_FIFO " "Found entity 1: Sdram_WR_FIFO" {  } { { "V_Sdram_Control/Sdram_WR_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_WR_FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575350279880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350279880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_Sdram_Control/Sdram_RD_FIFO.v 1 1 " "Found 1 design units, including 1 entities, in source file V_Sdram_Control/Sdram_RD_FIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_RD_FIFO " "Found entity 1: Sdram_RD_FIFO" {  } { { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575350279882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350279882 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sdram_Control.v(320) " "Verilog HDL warning at Sdram_Control.v(320): extended using \"x\" or \"z\"" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 320 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575350279885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_Sdram_Control/Sdram_Control.v 1 1 " "Found 1 design units, including 1 entities, in source file V_Sdram_Control/Sdram_Control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control " "Found entity 1: Sdram_Control" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575350279886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350279886 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(68) " "Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits" {  } { { "V_Sdram_Control/sdr_data_path.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/sdr_data_path.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1575350279887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_Sdram_Control/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file V_Sdram_Control/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "V_Sdram_Control/sdr_data_path.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/sdr_data_path.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575350279887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350279887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_Sdram_Control/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file V_Sdram_Control/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "V_Sdram_Control/control_interface.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/control_interface.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575350279889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350279889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_Sdram_Control/command.v 1 1 " "Found 1 design units, including 1 entities, in source file V_Sdram_Control/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "V_Sdram_Control/command.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/command.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575350279891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350279891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/VIDEO_PLL.v 1 1 " "Found 1 design units, including 1 entities, in source file V/VIDEO_PLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 VIDEO_PLL " "Found entity 1: VIDEO_PLL" {  } { { "V/VIDEO_PLL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/VIDEO_PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575350279892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350279892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/CLOCK_DELAY.v 1 1 " "Found 1 design units, including 1 entities, in source file V/CLOCK_DELAY.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_DELAY " "Found entity 1: CLOCK_DELAY" {  } { { "V/CLOCK_DELAY.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/CLOCK_DELAY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575350279893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350279893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_D8M/VGA_RD_COUNTER.v 1 1 " "Found 1 design units, including 1 entities, in source file V_D8M/VGA_RD_COUNTER.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_RD_COUNTER " "Found entity 1: VGA_RD_COUNTER" {  } { { "V_D8M/VGA_RD_COUNTER.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/VGA_RD_COUNTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575350279894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350279894 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "V_CNT FOCUS_ADJ.v(58) " "Verilog HDL Implicit Net warning at FOCUS_ADJ.v(58): created implicit net for \"V_CNT\"" {  } { { "V_Auto/FOCUS_ADJ.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/FOCUS_ADJ.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350279894 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "H_CNT FOCUS_ADJ.v(59) " "Verilog HDL Implicit Net warning at FOCUS_ADJ.v(59): created implicit net for \"H_CNT\"" {  } { { "V_Auto/FOCUS_ADJ.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/FOCUS_ADJ.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350279895 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LINE FOCUS_ADJ.v(60) " "Verilog HDL Implicit Net warning at FOCUS_ADJ.v(60): created implicit net for \"LINE\"" {  } { { "V_Auto/FOCUS_ADJ.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/FOCUS_ADJ.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350279895 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE2_115_D8M_RTL.v 1 1 " "Using design file DE2_115_D8M_RTL.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_D8M_RTL " "Found entity 1: DE2_115_D8M_RTL" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575350280001 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575350280001 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "UART_RTS DE2_115_D8M_RTL.v(143) " "Verilog HDL Implicit Net warning at DE2_115_D8M_RTL.v(143): created implicit net for \"UART_RTS\"" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 143 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350280001 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "UART_TXD DE2_115_D8M_RTL.v(144) " "Verilog HDL Implicit Net warning at DE2_115_D8M_RTL.v(144): created implicit net for \"UART_TXD\"" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 144 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350280001 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "READY DE2_115_D8M_RTL.v(290) " "Verilog HDL Implicit Net warning at DE2_115_D8M_RTL.v(290): created implicit net for \"READY\"" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 290 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350280001 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_115_D8M_RTL " "Elaborating entity \"DE2_115_D8M_RTL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575350280008 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UART_RTS DE2_115_D8M_RTL.v(143) " "Verilog HDL or VHDL warning at DE2_115_D8M_RTL.v(143): object \"UART_RTS\" assigned a value but never read" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 143 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575350280009 "|DE2_115_D8M_RTL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UART_TXD DE2_115_D8M_RTL.v(144) " "Verilog HDL or VHDL warning at DE2_115_D8M_RTL.v(144): object \"UART_TXD\" assigned a value but never read" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575350280009 "|DE2_115_D8M_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG DE2_115_D8M_RTL.v(18) " "Output port \"LEDG\" at DE2_115_D8M_RTL.v(18) has no driver" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575350280017 "|DE2_115_D8M_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SMA_CLKOUT DE2_115_D8M_RTL.v(15) " "Output port \"SMA_CLKOUT\" at DE2_115_D8M_RTL.v(15) has no driver" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575350280019 "|DE2_115_D8M_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_BLON DE2_115_D8M_RTL.v(38) " "Output port \"LCD_BLON\" at DE2_115_D8M_RTL.v(38) has no driver" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575350280019 "|DE2_115_D8M_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN DE2_115_D8M_RTL.v(40) " "Output port \"LCD_EN\" at DE2_115_D8M_RTL.v(40) has no driver" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575350280020 "|DE2_115_D8M_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_ON DE2_115_D8M_RTL.v(41) " "Output port \"LCD_ON\" at DE2_115_D8M_RTL.v(41) has no driver" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575350280020 "|DE2_115_D8M_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS DE2_115_D8M_RTL.v(42) " "Output port \"LCD_RS\" at DE2_115_D8M_RTL.v(42) has no driver" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575350280020 "|DE2_115_D8M_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW DE2_115_D8M_RTL.v(43) " "Output port \"LCD_RW\" at DE2_115_D8M_RTL.v(43) has no driver" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575350280020 "|DE2_115_D8M_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MIPI_MCLK DE2_115_D8M_RTL.v(74) " "Output port \"MIPI_MCLK\" at DE2_115_D8M_RTL.v(74) has no driver" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575350280020 "|DE2_115_D8M_RTL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_DELAY CLOCK_DELAY:del1 " "Elaborating entity \"CLOCK_DELAY\" for hierarchy \"CLOCK_DELAY:del1\"" {  } { { "DE2_115_D8M_RTL.v" "del1" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350280042 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PCK\[4\] " "Synthesized away node \"PCK\[4\]\"" {  } {  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575350280044 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PCK\[5\] " "Synthesized away node \"PCK\[5\]\"" {  } {  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575350280044 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PCK\[6\] " "Synthesized away node \"PCK\[6\]\"" {  } {  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575350280044 ""}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1575350280044 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1575350280044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D8M_LUT D8M_LUT:g_lut " "Elaborating entity \"D8M_LUT\" for hierarchy \"D8M_LUT:g_lut\"" {  } { { "DE2_115_D8M_RTL.v" "g_lut" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350280047 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "NEW_MIPI_PIXEL_D1 D8M_LUT.v(10) " "Output port \"NEW_MIPI_PIXEL_D1\" at D8M_LUT.v(10) has no driver" {  } { { "V/D8M_LUT.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/D8M_LUT.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575350280322 "|DE2_115_D8M_RTL|D8M_LUT:g_lut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RESET_DELAY RESET_DELAY:u2 " "Elaborating entity \"RESET_DELAY\" for hierarchy \"RESET_DELAY:u2\"" {  } { { "DE2_115_D8M_RTL.v" "u2" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350280382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPI_BRIDGE_CAMERA_Config MIPI_BRIDGE_CAMERA_Config:cfin " "Elaborating entity \"MIPI_BRIDGE_CAMERA_Config\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\"" {  } { { "DE2_115_D8M_RTL.v" "cfin" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350280391 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "VCM_I2C_SCL MIPI_BRIDGE_CAMERA_Config.v(20) " "Verilog HDL warning at MIPI_BRIDGE_CAMERA_Config.v(20): object VCM_I2C_SCL used but never assigned" {  } { { "V_D8M/MIPI_BRIDGE_CAMERA_Config.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v" 20 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1575350280391 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VCM_I2C_SCL 0 MIPI_BRIDGE_CAMERA_Config.v(20) " "Net \"VCM_I2C_SCL\" at MIPI_BRIDGE_CAMERA_Config.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "V_D8M/MIPI_BRIDGE_CAMERA_Config.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1575350280394 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "STEP MIPI_BRIDGE_CAMERA_Config.v(12) " "Output port \"STEP\" at MIPI_BRIDGE_CAMERA_Config.v(12) has no driver" {  } { { "V_D8M/MIPI_BRIDGE_CAMERA_Config.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575350280394 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPI_CAMERA_CONFIG MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv " "Elaborating entity \"MIPI_CAMERA_CONFIG\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\"" {  } { { "V_D8M/MIPI_BRIDGE_CAMERA_Config.v" "camiv" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350280397 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "TIME_DELAY MIPI_CAMERA_CONFIG.v(317) " "Verilog HDL warning at MIPI_CAMERA_CONFIG.v(317): object TIME_DELAY used but never assigned" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 317 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1575350280400 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MIPI_CAMERA_CONFIG.v(128) " "Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(128): truncated value with size 32 to match size of target (8)" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575350280402 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_CAMERA_CONFIG.v(174) " "Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(174): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575350280403 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_CAMERA_CONFIG.v(201) " "Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(201): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575350280403 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MIPI_CAMERA_CONFIG.v(226) " "Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(226): truncated value with size 32 to match size of target (1)" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575350280411 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "TIME_DELAY 0 MIPI_CAMERA_CONFIG.v(317) " "Net \"TIME_DELAY\" at MIPI_CAMERA_CONFIG.v(317) has no driver or initial value, using a default initial value '0'" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 317 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1575350280439 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ID2 MIPI_CAMERA_CONFIG.v(12) " "Output port \"ID2\" at MIPI_CAMERA_CONFIG.v(12) has no driver" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575350280439 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "WORD_DATA\[15..8\] MIPI_CAMERA_CONFIG.v(20) " "Output port \"WORD_DATA\[15..8\]\" at MIPI_CAMERA_CONFIG.v(20) has no driver" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575350280439 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TR MIPI_CAMERA_CONFIG.v(31) " "Output port \"TR\" at MIPI_CAMERA_CONFIG.v(31) has no driver" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575350280439 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCKMEM MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1 " "Elaborating entity \"CLOCKMEM\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "c1" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350280571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_WRITE_WDATA MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_WRITE_WDATA:wrd " "Elaborating entity \"I2C_WRITE_WDATA\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_WRITE_WDATA:wrd\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "wrd" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350280578 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_WDATA.v(72) " "Verilog HDL assignment warning at I2C_WRITE_WDATA.v(72): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_WDATA.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/I2C_WRITE_WDATA.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575350280580 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_WDATA.v(143) " "Verilog HDL assignment warning at I2C_WRITE_WDATA.v(143): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_WDATA.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/I2C_WRITE_WDATA.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575350280584 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_WDATA.v(153) " "Verilog HDL assignment warning at I2C_WRITE_WDATA.v(153): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_WDATA.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/I2C_WRITE_WDATA.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575350280585 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_WRITE_PTR MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_WRITE_PTR:wpt " "Elaborating entity \"I2C_WRITE_PTR\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_WRITE_PTR:wpt\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "wpt" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350280615 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_PTR.v(61) " "Verilog HDL assignment warning at I2C_WRITE_PTR.v(61): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_PTR.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/I2C_WRITE_PTR.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575350280618 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_PTR.v(125) " "Verilog HDL assignment warning at I2C_WRITE_PTR.v(125): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_PTR.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/I2C_WRITE_PTR.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575350280621 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_PTR.v(135) " "Verilog HDL assignment warning at I2C_WRITE_PTR.v(135): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_PTR.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/I2C_WRITE_PTR.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575350280621 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_PTR.v(160) " "Verilog HDL assignment warning at I2C_WRITE_PTR.v(160): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_PTR.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/I2C_WRITE_PTR.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575350280622 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_READ_DATA MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_READ_DATA:rd " "Elaborating entity \"I2C_READ_DATA\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_READ_DATA:rd\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "rd" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350280652 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 9 I2C_READ_DATA.v(53) " "Verilog HDL assignment warning at I2C_READ_DATA.v(53): truncated value with size 33 to match size of target (9)" {  } { { "V/I2C_READ_DATA.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/I2C_READ_DATA.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575350280654 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(67) " "Verilog HDL assignment warning at I2C_READ_DATA.v(67): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_DATA.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/I2C_READ_DATA.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575350280655 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(90) " "Verilog HDL assignment warning at I2C_READ_DATA.v(90): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_DATA.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/I2C_READ_DATA.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575350280656 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(93) " "Verilog HDL assignment warning at I2C_READ_DATA.v(93): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_DATA.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/I2C_READ_DATA.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575350280656 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(104) " "Verilog HDL assignment warning at I2C_READ_DATA.v(104): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_DATA.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/I2C_READ_DATA.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575350280656 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(168) " "Verilog HDL assignment warning at I2C_READ_DATA.v(168): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_DATA.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/I2C_READ_DATA.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575350280657 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(178) " "Verilog HDL assignment warning at I2C_READ_DATA.v(178): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_DATA.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/I2C_READ_DATA.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575350280658 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "I2C_READ_DATA.v(141) " "Verilog HDL Case Statement warning at I2C_READ_DATA.v(141): case item expression covers a value already covered by a previous case item" {  } { { "V/I2C_READ_DATA.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/I2C_READ_DATA.v" 141 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1575350280658 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_RESET_DELAY MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_RESET_DELAY:DY " "Elaborating entity \"I2C_RESET_DELAY\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_RESET_DELAY:DY\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "DY" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350280698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPI_BRIDGE_CONFIG MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv " "Elaborating entity \"MIPI_BRIDGE_CONFIG\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\"" {  } { { "V_D8M/MIPI_BRIDGE_CAMERA_Config.v" "mpiv" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350280704 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MIPI_BRIDGE_CONFIG.v(131) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(131): truncated value with size 32 to match size of target (8)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575350280707 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MIPI_BRIDGE_CONFIG.v(178) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(178): truncated value with size 32 to match size of target (8)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575350280709 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MIPI_BRIDGE_CONFIG.v(203) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(203): truncated value with size 32 to match size of target (8)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575350280710 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(241) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(241): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575350280719 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(242) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(242): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575350280719 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(243) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(243): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575350280719 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(244) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(244): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575350280719 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(245) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(245): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575350280719 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TR MIPI_BRIDGE_CONFIG.v(36) " "Output port \"TR\" at MIPI_BRIDGE_CONFIG.v(36) has no driver" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575350280729 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_test pll_test:pll_ref " "Elaborating entity \"pll_test\" for hierarchy \"pll_test:pll_ref\"" {  } { { "DE2_115_D8M_RTL.v" "pll_ref" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350280804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_test:pll_ref\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_test:pll_ref\|altpll:altpll_component\"" {  } { { "V/pll_test.v" "altpll_component" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/pll_test.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350281144 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_test:pll_ref\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_test:pll_ref\|altpll:altpll_component\"" {  } { { "V/pll_test.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/pll_test.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350281158 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_test:pll_ref\|altpll:altpll_component " "Instantiated megafunction \"pll_test:pll_ref\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_test " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_test\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281159 ""}  } { { "V/pll_test.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/pll_test.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575350281159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_test_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_test_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_test_altpll " "Found entity 1: pll_test_altpll" {  } { { "db/pll_test_altpll.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/pll_test_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575350281210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350281210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_test_altpll pll_test:pll_ref\|altpll:altpll_component\|pll_test_altpll:auto_generated " "Elaborating entity \"pll_test_altpll\" for hierarchy \"pll_test:pll_ref\|altpll:altpll_component\|pll_test_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350281211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VIDEO_PLL VIDEO_PLL:pll_ref1 " "Elaborating entity \"VIDEO_PLL\" for hierarchy \"VIDEO_PLL:pll_ref1\"" {  } { { "DE2_115_D8M_RTL.v" "pll_ref1" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350281233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VIDEO_PLL:pll_ref1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"VIDEO_PLL:pll_ref1\|altpll:altpll_component\"" {  } { { "V/VIDEO_PLL.v" "altpll_component" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/VIDEO_PLL.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350281246 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VIDEO_PLL:pll_ref1\|altpll:altpll_component " "Elaborated megafunction instantiation \"VIDEO_PLL:pll_ref1\|altpll:altpll_component\"" {  } { { "V/VIDEO_PLL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/VIDEO_PLL.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350281257 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VIDEO_PLL:pll_ref1\|altpll:altpll_component " "Instantiated megafunction \"VIDEO_PLL:pll_ref1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=VIDEO_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=VIDEO_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281257 ""}  } { { "V/VIDEO_PLL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/VIDEO_PLL.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575350281257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/VIDEO_PLL_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/VIDEO_PLL_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VIDEO_PLL_altpll " "Found entity 1: VIDEO_PLL_altpll" {  } { { "db/VIDEO_PLL_altpll.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/VIDEO_PLL_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575350281313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350281313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VIDEO_PLL_altpll VIDEO_PLL:pll_ref1\|altpll:altpll_component\|VIDEO_PLL_altpll:auto_generated " "Elaborating entity \"VIDEO_PLL_altpll\" for hierarchy \"VIDEO_PLL:pll_ref1\|altpll:altpll_component\|VIDEO_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350281314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll sdram_pll:u6 " "Elaborating entity \"sdram_pll\" for hierarchy \"sdram_pll:u6\"" {  } { { "DE2_115_D8M_RTL.v" "u6" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350281324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll sdram_pll:u6\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"sdram_pll:u6\|altpll:altpll_component\"" {  } { { "V/sdram_pll.v" "altpll_component" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/sdram_pll.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350281344 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_pll:u6\|altpll:altpll_component " "Elaborated megafunction instantiation \"sdram_pll:u6\|altpll:altpll_component\"" {  } { { "V/sdram_pll.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/sdram_pll.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350281358 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_pll:u6\|altpll:altpll_component " "Instantiated megafunction \"sdram_pll:u6\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -2500 " "Parameter \"clk1_phase_shift\" = \"-2500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=sdram_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=sdram_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281358 ""}  } { { "V/sdram_pll.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/sdram_pll.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575350281358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sdram_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sdram_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll_altpll " "Found entity 1: sdram_pll_altpll" {  } { { "db/sdram_pll_altpll.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/sdram_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575350281407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350281407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll_altpll sdram_pll:u6\|altpll:altpll_component\|sdram_pll_altpll:auto_generated " "Elaborating entity \"sdram_pll_altpll\" for hierarchy \"sdram_pll:u6\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350281407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Control Sdram_Control:u7 " "Elaborating entity \"Sdram_Control\" for hierarchy \"Sdram_Control:u7\"" {  } { { "DE2_115_D8M_RTL.v" "u7" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350281414 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECLARED_WITH_DIFFERENT_RANGE" "SA Sdram_Control.v(131) " "Verilog HDL warning at Sdram_Control.v(131): the port and data declarations for array port \"SA\" do not specify the same range for each dimension" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 131 0 0 } }  } 1 10169 "Verilog HDL warning at %2!s!: the port and data declarations for array port \"%1!s!\" do not specify the same range for each dimension" 0 0 "Analysis & Synthesis" 0 -1 1575350281418 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_HDL_SEE_DECLARATION" "SA Sdram_Control.v(180) " "HDL warning at Sdram_Control.v(180): see declaration for object \"SA\"" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 180 0 0 } }  } 0 10359 "HDL warning at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350281418 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rWR2_ADDR Sdram_Control.v(152) " "Verilog HDL or VHDL warning at Sdram_Control.v(152): object \"rWR2_ADDR\" assigned a value but never read" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 152 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575350281418 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rWR2_MAX_ADDR Sdram_Control.v(153) " "Verilog HDL or VHDL warning at Sdram_Control.v(153): object \"rWR2_MAX_ADDR\" assigned a value but never read" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 153 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575350281418 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rWR2_LENGTH Sdram_Control.v(154) " "Verilog HDL or VHDL warning at Sdram_Control.v(154): object \"rWR2_LENGTH\" assigned a value but never read" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575350281418 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rRD2_ADDR Sdram_Control.v(158) " "Verilog HDL or VHDL warning at Sdram_Control.v(158): object \"rRD2_ADDR\" assigned a value but never read" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 158 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575350281419 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rRD2_MAX_ADDR Sdram_Control.v(159) " "Verilog HDL or VHDL warning at Sdram_Control.v(159): object \"rRD2_MAX_ADDR\" assigned a value but never read" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 159 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575350281419 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rRD2_LENGTH Sdram_Control.v(160) " "Verilog HDL or VHDL warning at Sdram_Control.v(160): object \"rRD2_LENGTH\" assigned a value but never read" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 160 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575350281419 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Sdram_Control.v(386) " "Verilog HDL assignment warning at Sdram_Control.v(386): truncated value with size 32 to match size of target (10)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575350281423 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR1_MAX_ADDR Sdram_Control.v(426) " "Verilog HDL Always Construct warning at Sdram_Control.v(426): inferring latch(es) for variable \"rWR1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575350281425 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD1_MAX_ADDR Sdram_Control.v(426) " "Verilog HDL Always Construct warning at Sdram_Control.v(426): inferring latch(es) for variable \"rRD1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575350281425 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR1_LENGTH Sdram_Control.v(426) " "Verilog HDL Always Construct warning at Sdram_Control.v(426): inferring latch(es) for variable \"rWR1_LENGTH\", which holds its previous value in one or more paths through the always construct" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575350281425 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD1_LENGTH Sdram_Control.v(426) " "Verilog HDL Always Construct warning at Sdram_Control.v(426): inferring latch(es) for variable \"rRD1_LENGTH\", which holds its previous value in one or more paths through the always construct" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575350281425 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "RD2_DATA Sdram_Control.v(123) " "Output port \"RD2_DATA\" at Sdram_Control.v(123) has no driver" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 123 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575350281429 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[0\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_LENGTH\[0\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350281433 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[1\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_LENGTH\[1\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350281433 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[2\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_LENGTH\[2\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350281433 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[3\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_LENGTH\[3\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350281433 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[4\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_LENGTH\[4\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350281433 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[5\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_LENGTH\[5\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350281433 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[6\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_LENGTH\[6\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350281434 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[7\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_LENGTH\[7\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350281434 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[8\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_LENGTH\[8\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350281434 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[9\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_LENGTH\[9\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350281434 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[10\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_LENGTH\[10\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350281434 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[0\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_LENGTH\[0\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350281434 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[1\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_LENGTH\[1\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350281434 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[2\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_LENGTH\[2\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350281434 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[3\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_LENGTH\[3\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350281434 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[4\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_LENGTH\[4\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350281434 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[5\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_LENGTH\[5\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350281434 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[6\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_LENGTH\[6\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350281434 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[7\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_LENGTH\[7\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350281434 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[8\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_LENGTH\[8\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350281434 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[9\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_LENGTH\[9\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350281434 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[10\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_LENGTH\[10\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350281434 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[0\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[0\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350281434 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[1\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[1\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350281434 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[2\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[2\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350281434 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[3\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[3\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350281435 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[4\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[4\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350281435 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[5\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[5\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350281435 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[6\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[6\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350281435 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[7\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[7\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350281435 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[8\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[8\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350281435 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[9\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[9\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350281435 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[10\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[10\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350281435 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[11\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[11\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350281435 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[12\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[12\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350281435 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[13\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[13\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350281435 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[14\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[14\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350281435 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[15\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[15\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350281435 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[16\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[16\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350281436 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[17\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[17\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350281436 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[18\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[18\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350281436 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[19\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[19\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350281436 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[20\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[20\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350281436 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[21\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[21\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350281436 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[22\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[22\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350281436 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[0\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[0\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350281436 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[1\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[1\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350281436 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[2\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[2\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350281436 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[3\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[3\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350281436 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[4\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[4\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350281436 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[5\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[5\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350281436 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[6\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[6\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350281436 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[7\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[7\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350281436 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[8\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[8\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350281436 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[9\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[9\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350281436 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[10\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[10\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350281437 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[11\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[11\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350281437 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[12\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[12\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350281437 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[13\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[13\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350281437 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[14\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[14\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350281437 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[15\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[15\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350281437 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[16\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[16\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350281437 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[17\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[17\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350281437 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[18\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[18\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350281437 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[19\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[19\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350281437 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[20\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[20\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350281437 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[21\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[21\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350281438 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[22\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[22\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350281438 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface Sdram_Control:u7\|control_interface:u_control_interface " "Elaborating entity \"control_interface\" for hierarchy \"Sdram_Control:u7\|control_interface:u_control_interface\"" {  } { { "V_Sdram_Control/Sdram_Control.v" "u_control_interface" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350281467 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(162) " "Verilog HDL assignment warning at control_interface.v(162): truncated value with size 32 to match size of target (16)" {  } { { "V_Sdram_Control/control_interface.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/control_interface.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575350281470 "|DE2_115_D8M_RTL|Sdram_Control:u7|control_interface:u_control_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(167) " "Verilog HDL assignment warning at control_interface.v(167): truncated value with size 32 to match size of target (16)" {  } { { "V_Sdram_Control/control_interface.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/control_interface.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575350281470 "|DE2_115_D8M_RTL|Sdram_Control:u7|control_interface:u_control_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(192) " "Verilog HDL assignment warning at control_interface.v(192): truncated value with size 32 to match size of target (16)" {  } { { "V_Sdram_Control/control_interface.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/control_interface.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575350281470 "|DE2_115_D8M_RTL|Sdram_Control:u7|control_interface:u_control_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command Sdram_Control:u7\|command:u_command " "Elaborating entity \"command\" for hierarchy \"Sdram_Control:u7\|command:u_command\"" {  } { { "V_Sdram_Control/Sdram_Control.v" "u_command" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350281482 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe_shift command.v(275) " "Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe_shift\", which holds its previous value in one or more paths through the always construct" {  } { { "V_Sdram_Control/command.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575350281488 "|DE2_115_D8M_RTL|Sdram_Control:u7|command:u_command"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe1 command.v(275) " "Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe1\", which holds its previous value in one or more paths through the always construct" {  } { { "V_Sdram_Control/command.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575350281488 "|DE2_115_D8M_RTL|Sdram_Control:u7|command:u_command"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe2 command.v(275) " "Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe2\", which holds its previous value in one or more paths through the always construct" {  } { { "V_Sdram_Control/command.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575350281488 "|DE2_115_D8M_RTL|Sdram_Control:u7|command:u_command"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_data_path Sdram_Control:u7\|sdr_data_path:u_sdr_data_path " "Elaborating entity \"sdr_data_path\" for hierarchy \"Sdram_Control:u7\|sdr_data_path:u_sdr_data_path\"" {  } { { "V_Sdram_Control/Sdram_Control.v" "u_sdr_data_path" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350281504 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sdr_data_path.v(68) " "Verilog HDL assignment warning at sdr_data_path.v(68): truncated value with size 32 to match size of target (4)" {  } { { "V_Sdram_Control/sdr_data_path.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/sdr_data_path.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575350281505 "|DE2_115_D8M_RTL|Sdram_Control:u7|sdr_data_path:u_sdr_data_path"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_WR_FIFO Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo " "Elaborating entity \"Sdram_WR_FIFO\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\"" {  } { { "V_Sdram_Control/Sdram_Control.v" "u_write1_fifo" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350281508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\"" {  } { { "V_Sdram_Control/Sdram_WR_FIFO.v" "dcfifo_component" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_WR_FIFO.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350281885 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\"" {  } { { "V_Sdram_Control/Sdram_WR_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_WR_FIFO.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350281891 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 11 " "Parameter \"rdsync_delaypipe\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 11 " "Parameter \"wrsync_delaypipe\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350281891 ""}  } { { "V_Sdram_Control/Sdram_WR_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_WR_FIFO.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575350281891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_0ej1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_0ej1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_0ej1 " "Found entity 1: dcfifo_0ej1" {  } { { "db/dcfifo_0ej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_0ej1.tdf" 44 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575350281936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350281936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_0ej1 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_0ej1:auto_generated " "Elaborating entity \"dcfifo_0ej1\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_0ej1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350281936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_7ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_7ib " "Found entity 1: a_gray2bin_7ib" {  } { { "db/a_gray2bin_7ib.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/a_gray2bin_7ib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575350281945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350281945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_7ib Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_0ej1:auto_generated\|a_gray2bin_7ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_7ib\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_0ej1:auto_generated\|a_gray2bin_7ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_0ej1.tdf" "rdptr_g_gray2bin" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_0ej1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350281946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_677.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_677 " "Found entity 1: a_graycounter_677" {  } { { "db/a_graycounter_677.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/a_graycounter_677.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575350281990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350281990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_677 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_0ej1:auto_generated\|a_graycounter_677:rdptr_g1p " "Elaborating entity \"a_graycounter_677\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_0ej1:auto_generated\|a_graycounter_677:rdptr_g1p\"" {  } { { "db/dcfifo_0ej1.tdf" "rdptr_g1p" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_0ej1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350281991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_2lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_2lc " "Found entity 1: a_graycounter_2lc" {  } { { "db/a_graycounter_2lc.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/a_graycounter_2lc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575350282037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350282037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_2lc Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_0ej1:auto_generated\|a_graycounter_2lc:wrptr_g1p " "Elaborating entity \"a_graycounter_2lc\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_0ej1:auto_generated\|a_graycounter_2lc:wrptr_g1p\"" {  } { { "db/dcfifo_0ej1.tdf" "wrptr_g1p" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_0ej1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350282038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rq41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rq41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rq41 " "Found entity 1: altsyncram_rq41" {  } { { "db/altsyncram_rq41.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575350282093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350282093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rq41 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_0ej1:auto_generated\|altsyncram_rq41:fifo_ram " "Elaborating entity \"altsyncram_rq41\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_0ej1:auto_generated\|altsyncram_rq41:fifo_ram\"" {  } { { "db/dcfifo_0ej1.tdf" "fifo_ram" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_0ej1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350282093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575350282121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350282121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_0ej1:auto_generated\|dffpipe_pe9:rs_brp " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_0ej1:auto_generated\|dffpipe_pe9:rs_brp\"" {  } { { "db/dcfifo_0ej1.tdf" "rs_brp" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_0ej1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350282122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_fpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_fpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_fpl " "Found entity 1: alt_synch_pipe_fpl" {  } { { "db/alt_synch_pipe_fpl.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/alt_synch_pipe_fpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575350282128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350282128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_fpl Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_0ej1:auto_generated\|alt_synch_pipe_fpl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_fpl\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_0ej1:auto_generated\|alt_synch_pipe_fpl:rs_dgwp\"" {  } { { "db/dcfifo_0ej1.tdf" "rs_dgwp" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_0ej1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350282129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0f9 " "Found entity 1: dffpipe_0f9" {  } { { "db/dffpipe_0f9.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dffpipe_0f9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575350282138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350282138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0f9 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_0ej1:auto_generated\|alt_synch_pipe_fpl:rs_dgwp\|dffpipe_0f9:dffpipe13 " "Elaborating entity \"dffpipe_0f9\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_0ej1:auto_generated\|alt_synch_pipe_fpl:rs_dgwp\|dffpipe_0f9:dffpipe13\"" {  } { { "db/alt_synch_pipe_fpl.tdf" "dffpipe13" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/alt_synch_pipe_fpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350282138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_gpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_gpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_gpl " "Found entity 1: alt_synch_pipe_gpl" {  } { { "db/alt_synch_pipe_gpl.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/alt_synch_pipe_gpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575350282146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350282146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_gpl Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_0ej1:auto_generated\|alt_synch_pipe_gpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_gpl\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_0ej1:auto_generated\|alt_synch_pipe_gpl:ws_dgrp\"" {  } { { "db/dcfifo_0ej1.tdf" "ws_dgrp" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_0ej1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350282147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1f9 " "Found entity 1: dffpipe_1f9" {  } { { "db/dffpipe_1f9.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dffpipe_1f9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575350282153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350282153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1f9 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_0ej1:auto_generated\|alt_synch_pipe_gpl:ws_dgrp\|dffpipe_1f9:dffpipe22 " "Elaborating entity \"dffpipe_1f9\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_0ej1:auto_generated\|alt_synch_pipe_gpl:ws_dgrp\|dffpipe_1f9:dffpipe22\"" {  } { { "db/alt_synch_pipe_gpl.tdf" "dffpipe22" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/alt_synch_pipe_gpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350282153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c66 " "Found entity 1: cmpr_c66" {  } { { "db/cmpr_c66.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/cmpr_c66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575350282206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350282206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c66 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_0ej1:auto_generated\|cmpr_c66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_c66\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_0ej1:auto_generated\|cmpr_c66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_0ej1.tdf" "rdempty_eq_comp1_lsb" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_0ej1.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350282206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b66 " "Found entity 1: cmpr_b66" {  } { { "db/cmpr_b66.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/cmpr_b66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575350282252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350282252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b66 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_0ej1:auto_generated\|cmpr_b66:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_b66\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_0ej1:auto_generated\|cmpr_b66:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_0ej1.tdf" "rdempty_eq_comp1_msb" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_0ej1.tdf" 87 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350282252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/mux_j28.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575350282306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350282306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_0ej1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_0ej1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_0ej1.tdf" "rdemp_eq_comp_lsb_mux" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_0ej1.tdf" 94 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350282307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_RD_FIFO Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo " "Elaborating entity \"Sdram_RD_FIFO\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\"" {  } { { "V_Sdram_Control/Sdram_Control.v" "u_read1_fifo" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350282314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\"" {  } { { "V_Sdram_Control/Sdram_RD_FIFO.v" "dcfifo_component" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350282590 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\"" {  } { { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350282596 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350282596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350282596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350282596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350282596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350282596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350282596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350282596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 11 " "Parameter \"rdsync_delaypipe\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350282596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350282596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350282596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350282596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350282596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 11 " "Parameter \"wrsync_delaypipe\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350282596 ""}  } { { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575350282596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_jej1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_jej1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_jej1 " "Found entity 1: dcfifo_jej1" {  } { { "db/dcfifo_jej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 44 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575350282635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350282635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_jej1 Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated " "Elaborating entity \"dcfifo_jej1\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350282636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_hpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_hpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_hpl " "Found entity 1: alt_synch_pipe_hpl" {  } { { "db/alt_synch_pipe_hpl.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/alt_synch_pipe_hpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575350282648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350282648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_hpl Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|alt_synch_pipe_hpl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_hpl\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|alt_synch_pipe_hpl:rs_dgwp\"" {  } { { "db/dcfifo_jej1.tdf" "rs_dgwp" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350282649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2f9 " "Found entity 1: dffpipe_2f9" {  } { { "db/dffpipe_2f9.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dffpipe_2f9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575350282654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350282654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2f9 Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|alt_synch_pipe_hpl:rs_dgwp\|dffpipe_2f9:dffpipe5 " "Elaborating entity \"dffpipe_2f9\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|alt_synch_pipe_hpl:rs_dgwp\|dffpipe_2f9:dffpipe5\"" {  } { { "db/alt_synch_pipe_hpl.tdf" "dffpipe5" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/alt_synch_pipe_hpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350282655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ipl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ipl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ipl " "Found entity 1: alt_synch_pipe_ipl" {  } { { "db/alt_synch_pipe_ipl.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/alt_synch_pipe_ipl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575350282664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350282664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ipl Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|alt_synch_pipe_ipl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_ipl\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|alt_synch_pipe_ipl:ws_dgrp\"" {  } { { "db/dcfifo_jej1.tdf" "ws_dgrp" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350282665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3f9 " "Found entity 1: dffpipe_3f9" {  } { { "db/dffpipe_3f9.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dffpipe_3f9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575350282673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350282673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3f9 Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|alt_synch_pipe_ipl:ws_dgrp\|dffpipe_3f9:dffpipe14 " "Elaborating entity \"dffpipe_3f9\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|alt_synch_pipe_ipl:ws_dgrp\|dffpipe_3f9:dffpipe14\"" {  } { { "db/alt_synch_pipe_ipl.tdf" "dffpipe14" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/alt_synch_pipe_ipl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350282674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAW2RGB_J RAW2RGB_J:u4 " "Elaborating entity \"RAW2RGB_J\" for hierarchy \"RAW2RGB_J:u4\"" {  } { { "DE2_115_D8M_RTL.v" "u4" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350282695 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RAW2RGB_J.v(62) " "Verilog HDL assignment warning at RAW2RGB_J.v(62): truncated value with size 32 to match size of target (1)" {  } { { "V_D8M/RAW2RGB_J.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/RAW2RGB_J.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575350282696 "|DE2_115_D8M_RTL|RAW2RGB_J:u4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_RD_COUNTER RAW2RGB_J:u4\|VGA_RD_COUNTER:tr " "Elaborating entity \"VGA_RD_COUNTER\" for hierarchy \"RAW2RGB_J:u4\|VGA_RD_COUNTER:tr\"" {  } { { "V_D8M/RAW2RGB_J.v" "tr" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/RAW2RGB_J.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350282704 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_RD_COUNTER.v(22) " "Verilog HDL assignment warning at VGA_RD_COUNTER.v(22): truncated value with size 32 to match size of target (11)" {  } { { "V_D8M/VGA_RD_COUNTER.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/VGA_RD_COUNTER.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575350282705 "|DE2_115_D8M_RTL|RAW2RGB_J:u4|VGA_RD_COUNTER:tr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_RD_COUNTER.v(23) " "Verilog HDL assignment warning at VGA_RD_COUNTER.v(23): truncated value with size 32 to match size of target (11)" {  } { { "V_D8M/VGA_RD_COUNTER.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/VGA_RD_COUNTER.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575350282705 "|DE2_115_D8M_RTL|RAW2RGB_J:u4|VGA_RD_COUNTER:tr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Line_Buffer_J RAW2RGB_J:u4\|Line_Buffer_J:u0 " "Elaborating entity \"Line_Buffer_J\" for hierarchy \"RAW2RGB_J:u4\|Line_Buffer_J:u0\"" {  } { { "V_D8M/RAW2RGB_J.v" "u0" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/RAW2RGB_J.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350282711 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Line_Buffer_J.v(42) " "Verilog HDL assignment warning at Line_Buffer_J.v(42): truncated value with size 32 to match size of target (2)" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/Line_Buffer_J.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575350282712 "|DE2_115_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Line_Buffer_J.v(47) " "Verilog HDL assignment warning at Line_Buffer_J.v(47): truncated value with size 32 to match size of target (1)" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/Line_Buffer_J.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575350282712 "|DE2_115_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Line_Buffer_J.v(48) " "Verilog HDL assignment warning at Line_Buffer_J.v(48): truncated value with size 32 to match size of target (1)" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/Line_Buffer_J.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575350282713 "|DE2_115_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Line_Buffer_J.v(49) " "Verilog HDL assignment warning at Line_Buffer_J.v(49): truncated value with size 32 to match size of target (1)" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/Line_Buffer_J.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575350282713 "|DE2_115_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Line_Buffer_J.v(52) " "Verilog HDL assignment warning at Line_Buffer_J.v(52): truncated value with size 32 to match size of target (10)" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/Line_Buffer_J.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575350282713 "|DE2_115_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Line_Buffer_J.v(59) " "Verilog HDL assignment warning at Line_Buffer_J.v(59): truncated value with size 32 to match size of target (10)" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/Line_Buffer_J.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575350282714 "|DE2_115_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int_line RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1 " "Elaborating entity \"int_line\" for hierarchy \"RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\"" {  } { { "V_D8M/Line_Buffer_J.v" "d1" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/Line_Buffer_J.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350282724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\"" {  } { { "V_D8M/int_line.v" "altsyncram_component" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/int_line.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350282778 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\"" {  } { { "V_D8M/int_line.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/int_line.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350282794 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350282794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350282794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350282794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350282794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350282794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350282794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350282794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350282794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350282794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350282794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350282794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350282794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350282794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350282794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350282794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350282794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350282794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350282794 ""}  } { { "V_D8M/int_line.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/int_line.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575350282794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mek1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mek1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mek1 " "Found entity 1: altsyncram_mek1" {  } { { "db/altsyncram_mek1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_mek1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575350282845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350282845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mek1 RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\|altsyncram_mek1:auto_generated " "Elaborating entity \"altsyncram_mek1\" for hierarchy \"RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\|altsyncram_mek1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350282845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAW_RGB_BIN RAW2RGB_J:u4\|RAW_RGB_BIN:bin " "Elaborating entity \"RAW_RGB_BIN\" for hierarchy \"RAW2RGB_J:u4\|RAW_RGB_BIN:bin\"" {  } { { "V_D8M/RAW2RGB_J.v" "bin" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/RAW2RGB_J.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350282877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUTO_FOCUS_ON AUTO_FOCUS_ON:vd " "Elaborating entity \"AUTO_FOCUS_ON\" for hierarchy \"AUTO_FOCUS_ON:vd\"" {  } { { "DE2_115_D8M_RTL.v" "vd" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350282887 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 AUTO_FOCUS_ON.v(19) " "Verilog HDL assignment warning at AUTO_FOCUS_ON.v(19): truncated value with size 32 to match size of target (1)" {  } { { "V_Auto/AUTO_FOCUS_ON.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/AUTO_FOCUS_ON.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575350282888 "|DE2_115_D8M_RTL|AUTO_FOCUS_ON:vd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FOCUS_ADJ FOCUS_ADJ:adl " "Elaborating entity \"FOCUS_ADJ\" for hierarchy \"FOCUS_ADJ:adl\"" {  } { { "DE2_115_D8M_RTL.v" "adl" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350282895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUTO_SYNC_MODIFY FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE " "Elaborating entity \"AUTO_SYNC_MODIFY\" for hierarchy \"FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\"" {  } { { "V_Auto/FOCUS_ADJ.v" "RE" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/FOCUS_ADJ.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350282906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MODIFY_SYNC FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs " "Elaborating entity \"MODIFY_SYNC\" for hierarchy \"FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\"" {  } { { "V_Auto/AUTO_SYNC_MODIFY.v" "vs" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/AUTO_SYNC_MODIFY.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350282909 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MODIFY_SYNC.v(19) " "Verilog HDL assignment warning at MODIFY_SYNC.v(19): truncated value with size 32 to match size of target (16)" {  } { { "V_Auto/MODIFY_SYNC.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/MODIFY_SYNC.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575350282910 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_COUNTER FOCUS_ADJ:adl\|LCD_COUNTER:cv1 " "Elaborating entity \"LCD_COUNTER\" for hierarchy \"FOCUS_ADJ:adl\|LCD_COUNTER:cv1\"" {  } { { "V_Auto/FOCUS_ADJ.v" "cv1" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/FOCUS_ADJ.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350282921 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 LCD_COUNTER.v(31) " "Verilog HDL assignment warning at LCD_COUNTER.v(31): truncated value with size 32 to match size of target (16)" {  } { { "V_Auto/LCD_COUNTER.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/LCD_COUNTER.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575350282922 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|LCD_COUNTER:cv1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 LCD_COUNTER.v(36) " "Verilog HDL assignment warning at LCD_COUNTER.v(36): truncated value with size 32 to match size of target (16)" {  } { { "V_Auto/LCD_COUNTER.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/LCD_COUNTER.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575350282922 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|LCD_COUNTER:cv1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 LCD_COUNTER.v(39) " "Verilog HDL assignment warning at LCD_COUNTER.v(39): truncated value with size 32 to match size of target (1)" {  } { { "V_Auto/LCD_COUNTER.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/LCD_COUNTER.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575350282924 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|LCD_COUNTER:cv1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 LCD_COUNTER.v(47) " "Verilog HDL assignment warning at LCD_COUNTER.v(47): truncated value with size 32 to match size of target (1)" {  } { { "V_Auto/LCD_COUNTER.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/LCD_COUNTER.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575350282925 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|LCD_COUNTER:cv1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VCM_CTRL_P FOCUS_ADJ:adl\|VCM_CTRL_P:pp " "Elaborating entity \"VCM_CTRL_P\" for hierarchy \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\"" {  } { { "V_Auto/FOCUS_ADJ.v" "pp" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/FOCUS_ADJ.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350282943 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 VCM_CTRL_P.v(24) " "Verilog HDL assignment warning at VCM_CTRL_P.v(24): truncated value with size 32 to match size of target (18)" {  } { { "V_Auto/VCM_CTRL_P.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575350282944 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VCM_CTRL_P.v(53) " "Verilog HDL assignment warning at VCM_CTRL_P.v(53): truncated value with size 32 to match size of target (8)" {  } { { "V_Auto/VCM_CTRL_P.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575350282944 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "F_VCM FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f " "Elaborating entity \"F_VCM\" for hierarchy \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\"" {  } { { "V_Auto/VCM_CTRL_P.v" "f" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350282960 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 F_VCM.v(39) " "Verilog HDL assignment warning at F_VCM.v(39): truncated value with size 32 to match size of target (11)" {  } { { "V_Auto/F_VCM.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/F_VCM.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575350282961 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 F_VCM.v(48) " "Verilog HDL assignment warning at F_VCM.v(48): truncated value with size 32 to match size of target (11)" {  } { { "V_Auto/F_VCM.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/F_VCM.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575350282961 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 F_VCM.v(56) " "Verilog HDL assignment warning at F_VCM.v(56): truncated value with size 32 to match size of target (11)" {  } { { "V_Auto/F_VCM.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/F_VCM.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575350282962 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_DELAY FOCUS_ADJ:adl\|I2C_DELAY:i2c " "Elaborating entity \"I2C_DELAY\" for hierarchy \"FOCUS_ADJ:adl\|I2C_DELAY:i2c\"" {  } { { "V_Auto/FOCUS_ADJ.v" "i2c" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/FOCUS_ADJ.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350282968 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "READY1 I2C_DELAY.v(6) " "Output port \"READY1\" at I2C_DELAY.v(6) has no driver" {  } { { "V_Auto/I2C_DELAY.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/I2C_DELAY.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575350282969 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|I2C_DELAY:i2c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VCM_I2C FOCUS_ADJ:adl\|VCM_I2C:i2c2 " "Elaborating entity \"VCM_I2C\" for hierarchy \"FOCUS_ADJ:adl\|VCM_I2C:i2c2\"" {  } { { "V_Auto/FOCUS_ADJ.v" "i2c2" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/FOCUS_ADJ.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350282973 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VCM_I2C.v(116) " "Verilog HDL assignment warning at VCM_I2C.v(116): truncated value with size 32 to match size of target (8)" {  } { { "V_Auto/VCM_I2C.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_I2C.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575350282976 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VCM_I2C.v(169) " "Verilog HDL assignment warning at VCM_I2C.v(169): truncated value with size 32 to match size of target (8)" {  } { { "V_Auto/VCM_I2C.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_I2C.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575350282978 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VCM_I2C.v(207) " "Verilog HDL assignment warning at VCM_I2C.v(207): truncated value with size 32 to match size of target (1)" {  } { { "V_Auto/VCM_I2C.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_I2C.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575350282988 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TR VCM_I2C.v(32) " "Output port \"TR\" at VCM_I2C.v(32) has no driver" {  } { { "V_Auto/VCM_I2C.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_I2C.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575350282994 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:u1 " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:u1\"" {  } { { "DE2_115_D8M_RTL.v" "u1" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350283044 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 VGA_Controller.v(43) " "Verilog HDL assignment warning at VGA_Controller.v(43): truncated value with size 32 to match size of target (13)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/VGA_Controller/VGA_Controller.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575350283045 "|DE2_115_D8M_RTL|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 VGA_Controller.v(61) " "Verilog HDL assignment warning at VGA_Controller.v(61): truncated value with size 32 to match size of target (13)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/VGA_Controller/VGA_Controller.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575350283045 "|DE2_115_D8M_RTL|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_Controller.v(70) " "Verilog HDL assignment warning at VGA_Controller.v(70): truncated value with size 32 to match size of target (1)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/VGA_Controller/VGA_Controller.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575350283045 "|DE2_115_D8M_RTL|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_Controller.v(71) " "Verilog HDL assignment warning at VGA_Controller.v(71): truncated value with size 32 to match size of target (1)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/VGA_Controller/VGA_Controller.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575350283045 "|DE2_115_D8M_RTL|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_Controller.v(78) " "Verilog HDL assignment warning at VGA_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/VGA_Controller/VGA_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575350283045 "|DE2_115_D8M_RTL|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_Controller.v(84) " "Verilog HDL assignment warning at VGA_Controller.v(84): truncated value with size 32 to match size of target (8)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/VGA_Controller/VGA_Controller.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575350283046 "|DE2_115_D8M_RTL|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_Controller.v(85) " "Verilog HDL assignment warning at VGA_Controller.v(85): truncated value with size 32 to match size of target (8)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/VGA_Controller/VGA_Controller.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575350283046 "|DE2_115_D8M_RTL|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_Controller.v(86) " "Verilog HDL assignment warning at VGA_Controller.v(86): truncated value with size 32 to match size of target (8)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/VGA_Controller/VGA_Controller.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575350283046 "|DE2_115_D8M_RTL|VGA_Controller:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FpsMonitor FpsMonitor:uFps " "Elaborating entity \"FpsMonitor\" for hierarchy \"FpsMonitor:uFps\"" {  } { { "DE2_115_D8M_RTL.v" "uFps" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350283052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ee24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ee24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ee24 " "Found entity 1: altsyncram_ee24" {  } { { "db/altsyncram_ee24.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_ee24.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575350286035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350286035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_vsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vsc " "Found entity 1: mux_vsc" {  } { { "db/mux_vsc.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/mux_vsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575350286276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350286276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575350286360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350286360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ii " "Found entity 1: cntr_1ii" {  } { { "db/cntr_1ii.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/cntr_1ii.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575350286491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350286491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/cmpr_tgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575350286554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350286554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_o9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_o9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_o9j " "Found entity 1: cntr_o9j" {  } { { "db/cntr_o9j.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/cntr_o9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575350286635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350286635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_igi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_igi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_igi " "Found entity 1: cntr_igi" {  } { { "db/cntr_igi.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/cntr_igi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575350286725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350286725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575350286785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350286785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575350286849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350286849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575350286897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350286897 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350287761 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1575350288025 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.12.02.23:18:13 Progress: Loading sld065e2eda/alt_sld_fab_wrapper_hw.tcl " "2019.12.02.23:18:13 Progress: Loading sld065e2eda/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350293904 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350297903 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350298099 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350299242 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350299439 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350299632 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350299853 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350299861 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350299861 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1575350300574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld065e2eda/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld065e2eda/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld065e2eda/alt_sld_fab.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/ip/sld065e2eda/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575350300931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350300931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575350301070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350301070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575350301071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350301071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575350301193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350301193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575350301338 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575350301338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350301338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575350301465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350301465 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[10\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_rq41.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf" 340 2 0 } } { "db/dcfifo_jej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 85 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 302 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575350303069 "|DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[11\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_rq41.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf" 370 2 0 } } { "db/dcfifo_jej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 85 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 302 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575350303069 "|DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[12\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_rq41.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf" 400 2 0 } } { "db/dcfifo_jej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 85 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 302 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575350303069 "|DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[13\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_rq41.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf" 430 2 0 } } { "db/dcfifo_jej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 85 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 302 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575350303069 "|DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[14\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_rq41.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf" 460 2 0 } } { "db/dcfifo_jej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 85 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 302 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575350303069 "|DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[15\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_rq41.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf" 490 2 0 } } { "db/dcfifo_jej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 85 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 302 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575350303069 "|DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[16\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[16\]\"" {  } { { "db/altsyncram_rq41.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf" 520 2 0 } } { "db/dcfifo_jej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 85 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 302 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575350303069 "|DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[17\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[17\]\"" {  } { { "db/altsyncram_rq41.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf" 550 2 0 } } { "db/dcfifo_jej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 85 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 302 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575350303069 "|DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[18\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[18\]\"" {  } { { "db/altsyncram_rq41.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf" 580 2 0 } } { "db/dcfifo_jej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 85 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 302 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575350303069 "|DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[19\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[19\]\"" {  } { { "db/altsyncram_rq41.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf" 610 2 0 } } { "db/dcfifo_jej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 85 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 302 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575350303069 "|DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[20\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_rq41.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf" 640 2 0 } } { "db/dcfifo_jej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 85 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 302 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575350303069 "|DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[21\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[21\]\"" {  } { { "db/altsyncram_rq41.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf" 670 2 0 } } { "db/dcfifo_jej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 85 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 302 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575350303069 "|DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[22\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_rq41.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf" 700 2 0 } } { "db/dcfifo_jej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 85 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 302 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575350303069 "|DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[23\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_rq41.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf" 730 2 0 } } { "db/dcfifo_jej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 85 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 302 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575350303069 "|DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[24\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_rq41.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf" 760 2 0 } } { "db/dcfifo_jej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 85 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 302 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575350303069 "|DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[25\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_rq41.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf" 790 2 0 } } { "db/dcfifo_jej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 85 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 302 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575350303069 "|DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[26\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_rq41.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf" 820 2 0 } } { "db/dcfifo_jej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 85 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 302 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575350303069 "|DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[27\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_rq41.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf" 850 2 0 } } { "db/dcfifo_jej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 85 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 302 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575350303069 "|DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[28\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_rq41.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf" 880 2 0 } } { "db/dcfifo_jej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 85 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 302 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575350303069 "|DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[29\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_rq41.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf" 910 2 0 } } { "db/dcfifo_jej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 85 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 302 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575350303069 "|DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[30\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_rq41.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf" 940 2 0 } } { "db/dcfifo_jej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 85 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 302 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575350303069 "|DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[31\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_rq41.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf" 970 2 0 } } { "db/dcfifo_jej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 85 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 302 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575350303069 "|DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1575350303069 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1575350303069 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|Mult2\"" {  } { { "V_Auto/VCM_CTRL_P.v" "Mult2" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v" 24 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575350315197 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|Mult1\"" {  } { { "V_Auto/VCM_CTRL_P.v" "Mult1" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v" 24 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575350315197 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|Mult0\"" {  } { { "V_Auto/VCM_CTRL_P.v" "Mult0" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v" 24 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575350315197 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1575350315197 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult2\"" {  } { { "V_Auto/VCM_CTRL_P.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350315554 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult2 " "Instantiated megafunction \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350315555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350315555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350315555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350315555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350315555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350315555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350315555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350315555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350315555 ""}  } { { "V_Auto/VCM_CTRL_P.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575350315555 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult2\|multcore:mult_core FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult2\|multcore:mult_core\", which is child of megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "V_Auto/VCM_CTRL_P.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350315595 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult2\"" {  } { { "multcore.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "V_Auto/VCM_CTRL_P.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350315610 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "V_Auto/VCM_CTRL_P.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350315635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bfh " "Found entity 1: add_sub_bfh" {  } { { "db/add_sub_bfh.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/add_sub_bfh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575350315678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350315678 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult2\|altshift:external_latency_ffs FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult2\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "V_Auto/VCM_CTRL_P.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350315691 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult1\"" {  } { { "V_Auto/VCM_CTRL_P.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350315712 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult1 " "Instantiated megafunction \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350315713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350315713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350315713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350315713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350315713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350315713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350315713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350315713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350315713 ""}  } { { "V_Auto/VCM_CTRL_P.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575350315713 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult1\|multcore:mult_core FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "V_Auto/VCM_CTRL_P.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350315726 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "V_Auto/VCM_CTRL_P.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350315731 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "V_Auto/VCM_CTRL_P.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350315740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lgh " "Found entity 1: add_sub_lgh" {  } { { "db/add_sub_lgh.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/add_sub_lgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575350315789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350315789 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult1\|altshift:external_latency_ffs FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "V_Auto/VCM_CTRL_P.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350315797 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult0\"" {  } { { "V_Auto/VCM_CTRL_P.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350315827 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult0 " "Instantiated megafunction \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350315827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350315827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350315827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350315827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350315827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350315827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350315827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350315827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575350315827 ""}  } { { "V_Auto/VCM_CTRL_P.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575350315827 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult0\|multcore:mult_core FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "V_Auto/VCM_CTRL_P.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350315846 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "V_Auto/VCM_CTRL_P.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350315852 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "V_Auto/VCM_CTRL_P.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350315865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kgh " "Found entity 1: add_sub_kgh" {  } { { "db/add_sub_kgh.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/add_sub_kgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575350315920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350315920 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult0\|altshift:external_latency_ffs FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "V_Auto/VCM_CTRL_P.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350315927 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "32 " "32 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1575350318245 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "CAMERA_I2C_SCL " "Inserted always-enabled tri-state buffer between \"CAMERA_I2C_SCL\" and its non-tri-state driver." {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 68 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1575350318410 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "MIPI_I2C_SCL " "Inserted always-enabled tri-state buffer between \"MIPI_I2C_SCL\" and its non-tri-state driver." {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 72 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1575350318410 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1575350318410 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[0\] " "bidirectional pin \"LCD_DATA\[0\]\" has no driver" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575350318411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[1\] " "bidirectional pin \"LCD_DATA\[1\]\" has no driver" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575350318411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[2\] " "bidirectional pin \"LCD_DATA\[2\]\" has no driver" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575350318411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[3\] " "bidirectional pin \"LCD_DATA\[3\]\" has no driver" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575350318411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[4\] " "bidirectional pin \"LCD_DATA\[4\]\" has no driver" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575350318411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[5\] " "bidirectional pin \"LCD_DATA\[5\]\" has no driver" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575350318411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[6\] " "bidirectional pin \"LCD_DATA\[6\]\" has no driver" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575350318411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[7\] " "bidirectional pin \"LCD_DATA\[7\]\" has no driver" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575350318411 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1575350318411 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/dcfifo_jej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 62 2 0 } } { "db/dcfifo_jej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 66 2 0 } } { "db/a_graycounter_677.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/a_graycounter_677.tdf" 32 2 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/a_graycounter_2lc.tdf" 32 2 0 } } { "db/a_graycounter_677.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/a_graycounter_677.tdf" 46 2 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/a_graycounter_2lc.tdf" 46 2 0 } } { "db/dcfifo_0ej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_0ej1.tdf" 62 2 0 } } { "db/dcfifo_0ej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_0ej1.tdf" 66 2 0 } } { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 23 -1 0 } } { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 28 -1 0 } } { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 25 -1 0 } } { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 24 -1 0 } } { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 281 -1 0 } } { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 255 -1 0 } } { "V_Auto/VCM_I2C.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_I2C.v" 25 -1 0 } } { "V_Auto/VCM_I2C.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_I2C.v" 267 -1 0 } } { "V_Auto/VCM_I2C.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_I2C.v" 241 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1575350318450 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1575350318450 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RAW2RGB_J:u4\|Line_Buffer_J:u0\|pre_CCD_LVAL RAW2RGB_J:u4\|Line_Buffer_J:u0\|pre_CCD_LVAL~_emulated RAW2RGB_J:u4\|Line_Buffer_J:u0\|pre_CCD_LVAL~1 " "Register \"RAW2RGB_J:u4\|Line_Buffer_J:u0\|pre_CCD_LVAL\" is converted into an equivalent circuit using register \"RAW2RGB_J:u4\|Line_Buffer_J:u0\|pre_CCD_LVAL~_emulated\" and latch \"RAW2RGB_J:u4\|Line_Buffer_J:u0\|pre_CCD_LVAL~1\"" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/Line_Buffer_J.v" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1575350318452 "|DE2_115_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|pre_CCD_LVAL"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[3\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[3\]~_emulated FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[3\]~1 " "Register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[3\]\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[3\]~_emulated\" and latch \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[3\]~1\"" {  } { { "V_Auto/F_VCM.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/F_VCM.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1575350318452 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~_emulated FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~1 " "Register \"FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~_emulated\" and latch \"FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~1\"" {  } { { "V_Auto/VCM_I2C.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_I2C.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1575350318452 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|rTR_IN"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[2\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[2\]~_emulated FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[2\]~5 " "Register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[2\]\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[2\]~_emulated\" and latch \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[2\]~5\"" {  } { { "V_Auto/F_VCM.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/F_VCM.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1575350318452 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[0\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[0\]~_emulated FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[0\]~9 " "Register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[0\]\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[0\]~_emulated\" and latch \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[0\]~9\"" {  } { { "V_Auto/F_VCM.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/F_VCM.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1575350318452 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[1\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[1\]~_emulated FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[1\]~13 " "Register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[1\]\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[1\]~_emulated\" and latch \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[1\]~13\"" {  } { { "V_Auto/F_VCM.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/F_VCM.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1575350318452 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[10\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[10\]~_emulated FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[10\]~17 " "Register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[10\]\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[10\]~_emulated\" and latch \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[10\]~17\"" {  } { { "V_Auto/F_VCM.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/F_VCM.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1575350318452 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[9\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[9\]~_emulated FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[9\]~21 " "Register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[9\]\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[9\]~_emulated\" and latch \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[9\]~21\"" {  } { { "V_Auto/F_VCM.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/F_VCM.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1575350318452 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[8\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[8\]~_emulated FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[8\]~25 " "Register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[8\]\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[8\]~_emulated\" and latch \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[8\]~25\"" {  } { { "V_Auto/F_VCM.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/F_VCM.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1575350318452 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[7\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[7\]~_emulated FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[7\]~29 " "Register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[7\]\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[7\]~_emulated\" and latch \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[7\]~29\"" {  } { { "V_Auto/F_VCM.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/F_VCM.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1575350318452 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[6\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[6\]~_emulated FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[6\]~33 " "Register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[6\]\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[6\]~_emulated\" and latch \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[6\]~33\"" {  } { { "V_Auto/F_VCM.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/F_VCM.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1575350318452 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[5\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[5\]~_emulated FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[5\]~37 " "Register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[5\]\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[5\]~_emulated\" and latch \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[5\]~37\"" {  } { { "V_Auto/F_VCM.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/F_VCM.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1575350318452 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[4\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[4\]~_emulated FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[4\]~41 " "Register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[4\]\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[4\]~_emulated\" and latch \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[4\]~41\"" {  } { { "V_Auto/F_VCM.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/F_VCM.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1575350318452 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[4]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1575350318452 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "CAMERA_I2C_SCL~synth " "Node \"CAMERA_I2C_SCL~synth\"" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 68 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575350325441 ""} { "Warning" "WMLS_MLS_NODE_NAME" "MIPI_I2C_SCL~synth " "Node \"MIPI_I2C_SCL~synth\"" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575350325441 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1575350325441 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SMA_CLKOUT GND " "Pin \"SMA_CLKOUT\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575350325443 "|DE2_115_D8M_RTL|SMA_CLKOUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575350325443 "|DE2_115_D8M_RTL|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575350325443 "|DE2_115_D8M_RTL|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575350325443 "|DE2_115_D8M_RTL|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575350325443 "|DE2_115_D8M_RTL|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575350325443 "|DE2_115_D8M_RTL|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575350325443 "|DE2_115_D8M_RTL|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575350325443 "|DE2_115_D8M_RTL|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575350325443 "|DE2_115_D8M_RTL|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575350325443 "|DE2_115_D8M_RTL|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575350325443 "|DE2_115_D8M_RTL|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575350325443 "|DE2_115_D8M_RTL|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575350325443 "|DE2_115_D8M_RTL|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575350325443 "|DE2_115_D8M_RTL|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575350325443 "|DE2_115_D8M_RTL|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575350325443 "|DE2_115_D8M_RTL|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575350325443 "|DE2_115_D8M_RTL|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575350325443 "|DE2_115_D8M_RTL|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575350325443 "|DE2_115_D8M_RTL|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575350325443 "|DE2_115_D8M_RTL|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575350325443 "|DE2_115_D8M_RTL|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575350325443 "|DE2_115_D8M_RTL|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575350325443 "|DE2_115_D8M_RTL|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575350325443 "|DE2_115_D8M_RTL|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575350325443 "|DE2_115_D8M_RTL|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575350325443 "|DE2_115_D8M_RTL|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575350325443 "|DE2_115_D8M_RTL|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575350325443 "|DE2_115_D8M_RTL|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575350325443 "|DE2_115_D8M_RTL|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575350325443 "|DE2_115_D8M_RTL|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575350325443 "|DE2_115_D8M_RTL|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575350325443 "|DE2_115_D8M_RTL|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575350325443 "|DE2_115_D8M_RTL|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575350325443 "|DE2_115_D8M_RTL|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575350325443 "|DE2_115_D8M_RTL|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575350325443 "|DE2_115_D8M_RTL|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575350325443 "|DE2_115_D8M_RTL|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575350325443 "|DE2_115_D8M_RTL|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575350325443 "|DE2_115_D8M_RTL|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575350325443 "|DE2_115_D8M_RTL|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575350325443 "|DE2_115_D8M_RTL|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575350325443 "|DE2_115_D8M_RTL|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575350325443 "|DE2_115_D8M_RTL|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575350325443 "|DE2_115_D8M_RTL|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575350325443 "|DE2_115_D8M_RTL|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575350325443 "|DE2_115_D8M_RTL|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575350325443 "|DE2_115_D8M_RTL|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575350325443 "|DE2_115_D8M_RTL|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575350325443 "|DE2_115_D8M_RTL|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575350325443 "|DE2_115_D8M_RTL|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575350325443 "|DE2_115_D8M_RTL|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] VCC " "Pin \"HEX6\[0\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575350325443 "|DE2_115_D8M_RTL|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] VCC " "Pin \"HEX6\[1\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575350325443 "|DE2_115_D8M_RTL|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] VCC " "Pin \"HEX6\[2\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575350325443 "|DE2_115_D8M_RTL|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] VCC " "Pin \"HEX6\[3\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575350325443 "|DE2_115_D8M_RTL|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] VCC " "Pin \"HEX6\[4\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575350325443 "|DE2_115_D8M_RTL|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] VCC " "Pin \"HEX6\[5\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575350325443 "|DE2_115_D8M_RTL|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575350325443 "|DE2_115_D8M_RTL|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] VCC " "Pin \"HEX7\[0\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575350325443 "|DE2_115_D8M_RTL|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] VCC " "Pin \"HEX7\[1\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575350325443 "|DE2_115_D8M_RTL|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] VCC " "Pin \"HEX7\[2\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575350325443 "|DE2_115_D8M_RTL|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] VCC " "Pin \"HEX7\[3\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575350325443 "|DE2_115_D8M_RTL|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] VCC " "Pin \"HEX7\[4\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575350325443 "|DE2_115_D8M_RTL|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] VCC " "Pin \"HEX7\[5\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575350325443 "|DE2_115_D8M_RTL|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575350325443 "|DE2_115_D8M_RTL|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Pin \"LCD_BLON\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575350325443 "|DE2_115_D8M_RTL|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575350325443 "|DE2_115_D8M_RTL|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON GND " "Pin \"LCD_ON\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575350325443 "|DE2_115_D8M_RTL|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575350325443 "|DE2_115_D8M_RTL|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575350325443 "|DE2_115_D8M_RTL|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575350325443 "|DE2_115_D8M_RTL|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575350325443 "|DE2_115_D8M_RTL|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[2\] GND " "Pin \"DRAM_DQM\[2\]\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575350325443 "|DE2_115_D8M_RTL|DRAM_DQM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[3\] GND " "Pin \"DRAM_DQM\[3\]\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575350325443 "|DE2_115_D8M_RTL|DRAM_DQM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CAMERA_PWDN_n VCC " "Pin \"CAMERA_PWDN_n\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575350325443 "|DE2_115_D8M_RTL|CAMERA_PWDN_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "MIPI_CS_n GND " "Pin \"MIPI_CS_n\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575350325443 "|DE2_115_D8M_RTL|MIPI_CS_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "MIPI_MCLK GND " "Pin \"MIPI_MCLK\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575350325443 "|DE2_115_D8M_RTL|MIPI_MCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1575350325443 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350325705 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "154 " "154 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575350332344 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d3\|altsyncram:altsyncram_component\|altsyncram_mek1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d3\|altsyncram:altsyncram_component\|altsyncram_mek1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_mek1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_mek1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "V_D8M/int_line.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/int_line.v" 91 0 0 } } { "V_D8M/Line_Buffer_J.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/Line_Buffer_J.v" 111 0 0 } } { "V_D8M/RAW2RGB_J.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/RAW2RGB_J.v" 58 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 260 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350332364 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d2\|altsyncram:altsyncram_component\|altsyncram_mek1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d2\|altsyncram:altsyncram_component\|altsyncram_mek1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_mek1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_mek1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "V_D8M/int_line.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/int_line.v" 91 0 0 } } { "V_D8M/Line_Buffer_J.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/Line_Buffer_J.v" 100 0 0 } } { "V_D8M/RAW2RGB_J.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/RAW2RGB_J.v" 58 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 260 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350332364 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\|altsyncram_mek1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\|altsyncram_mek1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_mek1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_mek1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "V_D8M/int_line.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/int_line.v" 91 0 0 } } { "V_D8M/Line_Buffer_J.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/Line_Buffer_J.v" 89 0 0 } } { "V_D8M/RAW2RGB_J.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/RAW2RGB_J.v" 58 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 260 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350332365 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "CLOCK_DELAY:del1\|l7 " "Logic cell \"CLOCK_DELAY:del1\|l7\"" {  } { { "V/CLOCK_DELAY.v" "l7" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/CLOCK_DELAY.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1575350332392 ""} { "Info" "ISCL_SCL_CELL_NAME" "CLOCK_DELAY:del1\|l3 " "Logic cell \"CLOCK_DELAY:del1\|l3\"" {  } { { "V/CLOCK_DELAY.v" "l3" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/CLOCK_DELAY.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1575350332392 ""} { "Info" "ISCL_SCL_CELL_NAME" "FOCUS_ADJ:adl\|VCM_I2C:i2c2\|const_zero_sig " "Logic cell \"FOCUS_ADJ:adl\|VCM_I2C:i2c2\|const_zero_sig\"" {  } { { "V_Auto/VCM_I2C.v" "const_zero_sig" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_I2C.v" 198 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1575350332392 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|const_zero_sig " "Logic cell \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|const_zero_sig\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "const_zero_sig" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1575350332392 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|const_zero_sig " "Logic cell \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|const_zero_sig\"" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "const_zero_sig" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 274 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1575350332392 ""} { "Info" "ISCL_SCL_CELL_NAME" "CLOCK_DELAY:del1\|l2 " "Logic cell \"CLOCK_DELAY:del1\|l2\"" {  } { { "V/CLOCK_DELAY.v" "l2" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/CLOCK_DELAY.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1575350332392 ""} { "Info" "ISCL_SCL_CELL_NAME" "CLOCK_DELAY:del1\|l1 " "Logic cell \"CLOCK_DELAY:del1\|l1\"" {  } { { "V/CLOCK_DELAY.v" "l1" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/CLOCK_DELAY.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1575350332392 ""} { "Info" "ISCL_SCL_CELL_NAME" "CLOCK_DELAY:del1\|l0 " "Logic cell \"CLOCK_DELAY:del1\|l0\"" {  } { { "V/CLOCK_DELAY.v" "l0" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/CLOCK_DELAY.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1575350332392 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1575350332392 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1575350332795 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1575350332796 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350333347 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1575350334948 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1575350334948 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350335117 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/output_files/DE2_115_D8M_RTL.map.smsg " "Generated suppressed messages file /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/output_files/DE2_115_D8M_RTL.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350336065 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 244 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 244 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1575350337932 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "3 0 3 0 0 " "Adding 3 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1575350338119 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575350338119 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "pll_test:pll_ref\|altpll:altpll_component\|pll_test_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"pll_test:pll_ref\|altpll:altpll_component\|pll_test_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/pll_test_altpll.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/pll_test_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "V/pll_test.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/pll_test.v" 104 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 191 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1575350338426 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "20 " "Design contains 20 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SMA_CLKIN " "No output dependent on input pin \"SMA_CLKIN\"" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575350338869 "|DE2_115_D8M_RTL|SMA_CLKIN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575350338869 "|DE2_115_D8M_RTL|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575350338869 "|DE2_115_D8M_RTL|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575350338869 "|DE2_115_D8M_RTL|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575350338869 "|DE2_115_D8M_RTL|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575350338869 "|DE2_115_D8M_RTL|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575350338869 "|DE2_115_D8M_RTL|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575350338869 "|DE2_115_D8M_RTL|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575350338869 "|DE2_115_D8M_RTL|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575350338869 "|DE2_115_D8M_RTL|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575350338869 "|DE2_115_D8M_RTL|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575350338869 "|DE2_115_D8M_RTL|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575350338869 "|DE2_115_D8M_RTL|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575350338869 "|DE2_115_D8M_RTL|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575350338869 "|DE2_115_D8M_RTL|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575350338869 "|DE2_115_D8M_RTL|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575350338869 "|DE2_115_D8M_RTL|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575350338869 "|DE2_115_D8M_RTL|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575350338869 "|DE2_115_D8M_RTL|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575350338869 "|DE2_115_D8M_RTL|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1575350338869 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7235 " "Implemented 7235 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "42 " "Implemented 42 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1575350338870 ""} { "Info" "ICUT_CUT_TM_OPINS" "149 " "Implemented 149 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1575350338870 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "44 " "Implemented 44 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1575350338870 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6819 " "Implemented 6819 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1575350338870 ""} { "Info" "ICUT_CUT_TM_RAMS" "177 " "Implemented 177 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1575350338870 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1575350338870 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1575350338870 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 273 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 273 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1162 " "Peak virtual memory: 1162 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575350338933 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  2 23:18:58 2019 " "Processing ended: Mon Dec  2 23:18:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575350338933 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:12 " "Elapsed time: 00:01:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575350338933 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:48 " "Total CPU time (on all processors): 00:01:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575350338933 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575350338933 ""}
