<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0"/>
  <title>Dhanasankar K | VLSI Portfolio</title>
  <link rel="stylesheet" href="style.css" />
  <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.5.0/css/all.min.css" />
</head>
<body>

  <!-- Navigation Bar -->
  <nav>
    <ul>
      <li><a href="index.html" class="active">Home</a></li>
      <li><a href="about.html">About</a></li>
      <li><a href="projects.html">Projects</a></li>
      <li><a href="academic_projects.html">Academic Projects</a></li>
      <li><a href="contact.html">Contact</a></li>
    </ul>
  </nav>

  <!-- Hero Section with Typewriter -->
  <div class="hero">
    <h1 class="typewriter"></h1>
  </div>

 <!-- Header with Photo and Intro -->
  <header>
    <div class="container">
      <div class="photo">
        <img src="your-photo.jpg" alt="Dhanasankar K Photo" />
      </div>
      <div class="intro">
        <h1>Dhanasankar K</h1>
        <h2>Electronics & Communication Engineer (2021–2025)</h2>
        <p class="aspiration">
          Motivated and detail-oriented fresher trained in VLSI, passionate about building high-performance digital systems.
          Experienced in Verilog, FPGA design, and real-time simulations.
        </p>
        <div class="links">
          <a href="mailto:kdhanasankar7@gmail.com"><i class="fas fa-envelope"></i></a>
          <a href="https://linkedin.com/in/dhanasankar-k-23b196291" target="_blank"><i class="fab fa-linkedin"></i></a>
          <a href="https://github.com/" target="_blank"><i class="fab fa-github"></i></a>
        </div>
        <a class="resume-button" href="resume.pdf" download>Download Resume</a>
      </div>
    </div>
  </header>

  <!-- Main Content -->
  <main>

    <!-- Projects Section -->
    <section>
      <h2>Projects</h2>
      <div class="projects">
        <div class="project-card" data-type="fpga">
          <img src="project1.jpg" alt="High-Performance Image Processing using Verilog" />
          <p>High-Performance Real-Time Image Processing using Verilog on Artix-7 FPGA</p>
        </div>
        <div class="project-card" data-type="fsm">
          <img src="project2.jpg" alt="FSM-Based Voting Machine" />
          <p>Secure Digital Voting Machine using RTL Design and FSM Architecture</p>
        </div>
      </div>
    </section>

    <!-- Technical Skills -->
    <section>
      <h2>Technical Skills</h2>
      <ul>
        <li><strong>Areas:</strong> RTL Design, Digital Logic</li>
        <li><strong>Languages:</strong> Verilog, SystemVerilog (Learning)</li>
        <li><strong>Tools:</strong> Icarus Verilog, GTKWave, Vivado</li>
        <li><strong>FPGA:</strong> DE2-70, Artix-7</li>
        <li><strong>Protocols:</strong> UART, SPI, I2C, APB</li>
        <li><strong>Platforms:</strong> Ubuntu Linux, GitHub</li>
        <li><strong>Languages:</strong> Python (Image Processing), C (Basics)</li>
      </ul>
    </section>

    <!-- Internship Experience -->
    <section>
      <h2>Internship Experience</h2>
      <article>
        <h3>TechVolt Pvt. Ltd – Embedded & IoT</h3>
        <p>Worked with NodeMCU/ESP32, real-time sensor data acquisition using Arduino IDE.</p>
      </article>
      <article>
        <h3>Silicon Craft – VLSI RTL Design</h3>
        <p>Designed FSM-based systems, simulated RTL modules using Verilog, GTKWave.</p>
      </article>
      <article>
        <h3>Silicon Craft – Design Verification (Present)</h3>
        <p>Focused on SystemVerilog, UVM, protocol-level verification and RTL-to-gate flow.</p>
      </article>
    </section>

    <!-- Co-Curricular -->
    <section>
      <h2>Co-Curricular Highlights</h2>
      <ul>
        <li>Rank #1 on HDLBits (all Verilog solutions published)</li>
        <li>Created 46+ FPGA-based image processing filters</li>
        <li>Developed reusable testbenches for complex designs</li>
      </ul>
    </section>

    <!-- Contact Short Section -->
    <section>
      <h2>Quick Contact</h2>
      <p><i class="fas fa-phone-alt"></i> +91 9384320190</p>
      <p><i class="fas fa-envelope"></i> <a href="mailto:kdhanasankar7@gmail.com">kdhanasankar7@gmail.com</a></p>
      <p><i class="fab fa-linkedin"></i> <a href="https://linkedin.com/in/dhanasankar-k-23b196291" target="_blank">LinkedIn Profile</a></p>
      <p><i class="fab fa-github"></i> <a href="https://github.com/" target="_blank">GitHub Profile</a></p>
    </section>

  </main>

  <!-- WhatsApp Floating Button -->
  <a href="https://wa.me/919384320190" class="whatsapp-float" target="_blank" title="Chat on WhatsApp">
    <i class="fab fa-whatsapp"></i>
  </a>

  <!-- Footer -->
  <footer>
    <p>&copy; 2025 Dhanasankar K</p>
  </footer>

  <!-- JavaScript -->
  <script src="script.js"></script>
</body>
</html>
