<stg><name>exp<28, 10></name>


<trans_list>

<trans id="135" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:1 %x_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %x

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="5" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:2 %p_Result_2 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %x_read, i32 18, i32 22

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="18" op_0_bw="28">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:3 %trunc_ln640 = trunc i28 %x_read

]]></Node>
<StgValue><ssdm name="trunc_ln640"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="23" op_0_bw="23" op_1_bw="18" op_2_bw="5">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:4 %p_Result_3 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i18.i5, i18 %trunc_ln640, i5 0

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:5 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %x_read, i32 27

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:6 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %x_read, i32 22

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:7 %overf = xor i1 %tmp, i1 %tmp_3

]]></Node>
<StgValue><ssdm name="overf"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:8 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %x_read, i32 23

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:9 %xor_ln222_2 = xor i1 %tmp, i1 %tmp_4

]]></Node>
<StgValue><ssdm name="xor_ln222_2"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:10 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %x_read, i32 24

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:11 %xor_ln222_3 = xor i1 %tmp, i1 %tmp_5

]]></Node>
<StgValue><ssdm name="xor_ln222_3"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:12 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %x_read, i32 25

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:13 %xor_ln222_4 = xor i1 %tmp, i1 %tmp_6

]]></Node>
<StgValue><ssdm name="xor_ln222_4"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:14 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %x_read, i32 26

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:15 %xor_ln222 = xor i1 %tmp, i1 %tmp_7

]]></Node>
<StgValue><ssdm name="xor_ln222"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:16 %icmp_ln1551 = icmp_eq  i5 %p_Result_2, i5 15

]]></Node>
<StgValue><ssdm name="icmp_ln1551"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:17 %icmp_ln1549 = icmp_ugt  i23 %p_Result_3, i23 7905299

]]></Node>
<StgValue><ssdm name="icmp_ln1549"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:18 %and_ln300 = and i1 %icmp_ln1551, i1 %icmp_ln1549

]]></Node>
<StgValue><ssdm name="and_ln300"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="7" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:21 %p_Result_s = partselect i7 @_ssdm_op_PartSelect.i7.i28.i32.i32, i28 %x_read, i32 15, i32 21

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:23 %tmp_16 = partselect i8 @_ssdm_op_PartSelect.i8.i28.i32.i32, i28 %x_read, i32 7, i32 14

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="5" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:24 %tmp_17 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %x_read, i32 2, i32 6

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="2" op_0_bw="28">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:25 %trunc_ln640_1 = trunc i28 %x_read

]]></Node>
<StgValue><ssdm name="trunc_ln640_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:26 %tmp_18 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln640_1, i1 0

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:27 %zext_ln573 = zext i3 %tmp_18

]]></Node>
<StgValue><ssdm name="zext_ln573"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:28 %f_x_msb_4_h_table_V_addr = getelementptr i6 %f_x_msb_4_h_table_V, i64 0, i64 %zext_ln573

]]></Node>
<StgValue><ssdm name="f_x_msb_4_h_table_V_addr"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:29 %f_x_msb_4_h_V = load i3 %f_x_msb_4_h_table_V_addr

]]></Node>
<StgValue><ssdm name="f_x_msb_4_h_V"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:30 %f_x_msb_4_l_table_V_addr = getelementptr i7 %f_x_msb_4_l_table_V, i64 0, i64 %zext_ln573

]]></Node>
<StgValue><ssdm name="f_x_msb_4_l_table_V_addr"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="7" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:31 %f_x_msb_4_l_V = load i3 %f_x_msb_4_l_table_V_addr

]]></Node>
<StgValue><ssdm name="f_x_msb_4_l_V"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="5">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:33 %zext_ln573_1 = zext i5 %tmp_17

]]></Node>
<StgValue><ssdm name="zext_ln573_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:34 %f_x_msb_3_table_V_addr = getelementptr i32 %f_x_msb_3_table_V, i64 0, i64 %zext_ln573_1

]]></Node>
<StgValue><ssdm name="f_x_msb_3_table_V_addr"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="5">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:35 %f_x_msb_3_V = load i5 %f_x_msb_3_table_V_addr

]]></Node>
<StgValue><ssdm name="f_x_msb_3_V"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:77 %or_ln300 = or i1 %overf, i1 %xor_ln222_3

]]></Node>
<StgValue><ssdm name="or_ln300"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:78 %or_ln300_1 = or i1 %or_ln300, i1 %xor_ln222_2

]]></Node>
<StgValue><ssdm name="or_ln300_1"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:79 %or_ln300_2 = or i1 %xor_ln222, i1 %and_ln300

]]></Node>
<StgValue><ssdm name="or_ln300_2"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:80 %or_ln300_3 = or i1 %or_ln300_2, i1 %xor_ln222_4

]]></Node>
<StgValue><ssdm name="or_ln300_3"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="49" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:29 %f_x_msb_4_h_V = load i3 %f_x_msb_4_h_table_V_addr

]]></Node>
<StgValue><ssdm name="f_x_msb_4_h_V"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="7" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:31 %f_x_msb_4_l_V = load i3 %f_x_msb_4_l_table_V_addr

]]></Node>
<StgValue><ssdm name="f_x_msb_4_l_V"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="5">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:35 %f_x_msb_3_V = load i5 %f_x_msb_3_table_V_addr

]]></Node>
<StgValue><ssdm name="f_x_msb_3_V"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="42" op_0_bw="42" op_1_bw="2" op_2_bw="15" op_3_bw="6" op_4_bw="12" op_5_bw="7">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:32 %p_Result_5 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i2.i15.i6.i12.i7, i2 %trunc_ln640_1, i15 0, i6 %f_x_msb_4_h_V, i12 0, i7 %f_x_msb_4_l_V

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="44" op_0_bw="44" op_1_bw="5" op_2_bw="7" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:36 %p_Result_6 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i5.i7.i32, i5 %tmp_17, i7 0, i32 %f_x_msb_3_V

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="86" op_0_bw="44">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:37 %zext_ln1169 = zext i44 %p_Result_6

]]></Node>
<StgValue><ssdm name="zext_ln1169"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="86" op_0_bw="42">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:38 %zext_ln1171 = zext i42 %p_Result_5

]]></Node>
<StgValue><ssdm name="zext_ln1171"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="86" op_0_bw="86" op_1_bw="86">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:39 %r_V_5 = mul i86 %zext_ln1169, i86 %zext_ln1171

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="57" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="86" op_0_bw="86" op_1_bw="86">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:39 %r_V_5 = mul i86 %zext_ln1169, i86 %zext_ln1171

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="31" op_0_bw="31" op_1_bw="86" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:40 %trunc_ln = partselect i31 @_ssdm_op_PartSelect.i31.i86.i32.i32, i86 %r_V_5, i32 55, i32 85

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:48 %zext_ln573_2 = zext i8 %tmp_16

]]></Node>
<StgValue><ssdm name="zext_ln573_2"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="46" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:49 %f_x_msb_2_table_V_addr = getelementptr i46 %f_x_msb_2_table_V, i64 0, i64 %zext_ln573_2

]]></Node>
<StgValue><ssdm name="f_x_msb_2_table_V_addr"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="46" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:50 %f_x_msb_2_V = load i8 %f_x_msb_2_table_V_addr

]]></Node>
<StgValue><ssdm name="f_x_msb_2_V"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="43" op_0_bw="31">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:41 %zext_ln1245 = zext i31 %trunc_ln

]]></Node>
<StgValue><ssdm name="zext_ln1245"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="47" op_0_bw="47" op_1_bw="5" op_2_bw="7" op_3_bw="32" op_4_bw="3">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:42 %rhs_1 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i5.i7.i32.i3, i5 %tmp_17, i7 0, i32 %f_x_msb_3_V, i3 0

]]></Node>
<StgValue><ssdm name="rhs_1"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="48" op_0_bw="47">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:43 %zext_ln1245_1 = zext i47 %rhs_1

]]></Node>
<StgValue><ssdm name="zext_ln1245_1"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="43" op_0_bw="42">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:44 %zext_ln712 = zext i42 %p_Result_5

]]></Node>
<StgValue><ssdm name="zext_ln712"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:45 %add_ln712 = add i43 %zext_ln712, i43 %zext_ln1245

]]></Node>
<StgValue><ssdm name="add_ln712"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="48" op_0_bw="43">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:46 %zext_ln712_1 = zext i43 %add_ln712

]]></Node>
<StgValue><ssdm name="zext_ln712_1"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:47 %exp_x_msb_3_4_lsb_m_1_V = add i48 %zext_ln712_1, i48 %zext_ln1245_1

]]></Node>
<StgValue><ssdm name="exp_x_msb_3_4_lsb_m_1_V"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="46" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:50 %f_x_msb_2_V = load i8 %f_x_msb_2_table_V_addr

]]></Node>
<StgValue><ssdm name="f_x_msb_2_V"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="5" op_0_bw="5" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:51 %p_Result_7 = partselect i5 @_ssdm_op_PartSelect.i5.i46.i32.i32, i46 %f_x_msb_2_V, i32 41, i32 45

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="9" op_0_bw="5">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:52 %zext_ln712_2 = zext i5 %p_Result_7

]]></Node>
<StgValue><ssdm name="zext_ln712_2"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="9" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:53 %zext_ln712_4 = zext i8 %tmp_16

]]></Node>
<StgValue><ssdm name="zext_ln712_4"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:54 %ret_V_3 = add i9 %zext_ln712_4, i9 %zext_ln712_2

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="41" op_0_bw="46">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:55 %trunc_ln640_2 = trunc i46 %f_x_msb_2_V

]]></Node>
<StgValue><ssdm name="trunc_ln640_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="50" op_0_bw="50" op_1_bw="9" op_2_bw="41">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:56 %p_Result_8 = bitconcatenate i50 @_ssdm_op_BitConcatenate.i50.i9.i41, i9 %ret_V_3, i41 %trunc_ln640_2

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="98" op_0_bw="50">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:57 %zext_ln1169_1 = zext i50 %p_Result_8

]]></Node>
<StgValue><ssdm name="zext_ln1169_1"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="98" op_0_bw="48">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:58 %zext_ln1171_1 = zext i48 %exp_x_msb_3_4_lsb_m_1_V

]]></Node>
<StgValue><ssdm name="zext_ln1171_1"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="98" op_0_bw="98" op_1_bw="98">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:59 %r_V_6 = mul i98 %zext_ln1169_1, i98 %zext_ln1171_1

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="79" st_id="7" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="98" op_0_bw="98" op_1_bw="98">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:59 %r_V_6 = mul i98 %zext_ln1169_1, i98 %zext_ln1171_1

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="80" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:22 %p_Result_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp, i7 %p_Result_s

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="81" st_id="8" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="98" op_0_bw="98" op_1_bw="98">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:59 %r_V_6 = mul i98 %zext_ln1169_1, i98 %zext_ln1171_1

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="46" op_0_bw="46" op_1_bw="98" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:60 %trunc_ln1245_1 = partselect i46 @_ssdm_op_PartSelect.i46.i98.i32.i32, i98 %r_V_6, i32 52, i32 97

]]></Node>
<StgValue><ssdm name="trunc_ln1245_1"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:67 %zext_ln573_3 = zext i8 %p_Result_4

]]></Node>
<StgValue><ssdm name="zext_ln573_3"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="50" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:68 %exp_x_msb_1_table_V_addr = getelementptr i50 %exp_x_msb_1_table_V, i64 0, i64 %zext_ln573_3

]]></Node>
<StgValue><ssdm name="exp_x_msb_1_table_V_addr"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="50" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:69 %exp_x_msb_1_V = load i8 %exp_x_msb_1_table_V_addr

]]></Node>
<StgValue><ssdm name="exp_x_msb_1_V"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="86" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="56" op_0_bw="46">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:61 %zext_ln1245_2 = zext i46 %trunc_ln1245_1

]]></Node>
<StgValue><ssdm name="zext_ln1245_2"/></StgValue>
</operation>

<operation id="87" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="56" op_0_bw="56" op_1_bw="9" op_2_bw="41" op_3_bw="6">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:62 %rhs_3 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i9.i41.i6, i9 %ret_V_3, i41 %trunc_ln640_2, i6 0

]]></Node>
<StgValue><ssdm name="rhs_3"/></StgValue>
</operation>

<operation id="88" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:63 %ret_V_4 = add i56 %rhs_3, i56 %zext_ln1245_2

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="89" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="56" op_0_bw="48">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:64 %zext_ln1245_3 = zext i48 %exp_x_msb_3_4_lsb_m_1_V

]]></Node>
<StgValue><ssdm name="zext_ln1245_3"/></StgValue>
</operation>

<operation id="90" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:65 %ret_V = add i56 %ret_V_4, i56 %zext_ln1245_3

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="91" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="50" op_0_bw="50" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:66 %exp_x_msb_2_3_4_lsb_m_1_V = partselect i50 @_ssdm_op_PartSelect.i50.i56.i32.i32, i56 %ret_V, i32 6, i32 55

]]></Node>
<StgValue><ssdm name="exp_x_msb_2_3_4_lsb_m_1_V"/></StgValue>
</operation>

<operation id="92" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="50" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:69 %exp_x_msb_1_V = load i8 %exp_x_msb_1_table_V_addr

]]></Node>
<StgValue><ssdm name="exp_x_msb_1_V"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="93" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="100" op_0_bw="50">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:70 %zext_ln1169_2 = zext i50 %exp_x_msb_1_V

]]></Node>
<StgValue><ssdm name="zext_ln1169_2"/></StgValue>
</operation>

<operation id="94" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="100" op_0_bw="50">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:71 %zext_ln1171_2 = zext i50 %exp_x_msb_2_3_4_lsb_m_1_V

]]></Node>
<StgValue><ssdm name="zext_ln1171_2"/></StgValue>
</operation>

<operation id="95" st_id="10" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="100" op_0_bw="100" op_1_bw="100">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:72 %r_V = mul i100 %zext_ln1171_2, i100 %zext_ln1169_2

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="96" st_id="11" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="100" op_0_bw="100" op_1_bw="100">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:72 %r_V = mul i100 %zext_ln1171_2, i100 %zext_ln1169_2

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="97" st_id="12" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="100" op_0_bw="100" op_1_bw="100">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:72 %r_V = mul i100 %zext_ln1171_2, i100 %zext_ln1169_2

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="98" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="48" op_0_bw="48" op_1_bw="100" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:73 %trunc_ln712_2 = partselect i48 @_ssdm_op_PartSelect.i48.i100.i32.i32, i100 %r_V, i32 52, i32 99

]]></Node>
<StgValue><ssdm name="trunc_ln712_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="99" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:0 %specpipeline_ln39 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_24

]]></Node>
<StgValue><ssdm name="specpipeline_ln39"/></StgValue>
</operation>

<operation id="100" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:19 %xor_ln288 = xor i1 %tmp, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln288"/></StgValue>
</operation>

<operation id="101" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="46" op_0_bw="1" op_1_bw="46" op_2_bw="46">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:20 %select_ln640 = select i1 %xor_ln288, i46 70368744177663, i46 0

]]></Node>
<StgValue><ssdm name="select_ln640"/></StgValue>
</operation>

<operation id="102" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="50" op_0_bw="48">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:74 %zext_ln712_3 = zext i48 %trunc_ln712_2

]]></Node>
<StgValue><ssdm name="zext_ln712_3"/></StgValue>
</operation>

<operation id="103" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:75 %y_l_V = add i50 %exp_x_msb_1_V, i50 %zext_ln712_3

]]></Node>
<StgValue><ssdm name="y_l_V"/></StgValue>
</operation>

<operation id="104" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="46" op_0_bw="46" op_1_bw="50" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:76 %y_V = partselect i46 @_ssdm_op_PartSelect.i46.i50.i32.i32, i50 %y_l_V, i32 4, i32 49

]]></Node>
<StgValue><ssdm name="y_V"/></StgValue>
</operation>

<operation id="105" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:81 %or_ln300_4 = or i1 %or_ln300_3, i1 %or_ln300_1

]]></Node>
<StgValue><ssdm name="or_ln300_4"/></StgValue>
</operation>

<operation id="106" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="46" op_0_bw="1" op_1_bw="46" op_2_bw="46">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:82 %y_V_2 = select i1 %or_ln300_4, i46 %select_ln640, i46 %y_V

]]></Node>
<StgValue><ssdm name="y_V_2"/></StgValue>
</operation>

<operation id="107" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="2" op_0_bw="2" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:83 %tmp_11 = partselect i2 @_ssdm_op_PartSelect.i2.i46.i32.i32, i46 %y_V_2, i32 44, i32 45

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="108" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:84 %overf_1 = icmp_ne  i2 %tmp_11, i2 0

]]></Node>
<StgValue><ssdm name="overf_1"/></StgValue>
</operation>

<operation id="109" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="46" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:85 %p_Result_s_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %y_V_2, i32 43

]]></Node>
<StgValue><ssdm name="p_Result_s_95"/></StgValue>
</operation>

<operation id="110" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="46" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:86 %p_Result_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %y_V_2, i32 42

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="111" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:87 %or_ln533 = or i1 %overf_1, i1 %p_Result_1

]]></Node>
<StgValue><ssdm name="or_ln533"/></StgValue>
</operation>

<operation id="112" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:88 %or_ln533_1 = or i1 %or_ln533, i1 %p_Result_s_95

]]></Node>
<StgValue><ssdm name="or_ln533_1"/></StgValue>
</operation>

<operation id="113" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="3" op_0_bw="3" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:89 %tmp_14 = partselect i3 @_ssdm_op_PartSelect.i3.i46.i32.i32, i46 %y_V_2, i32 39, i32 41

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="114" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:90 %icmp_ln533 = icmp_ne  i3 %tmp_14, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln533"/></StgValue>
</operation>

<operation id="115" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:91 %or_ln533_2 = or i1 %icmp_ln533, i1 %or_ln533_1

]]></Node>
<StgValue><ssdm name="or_ln533_2"/></StgValue>
</operation>

<operation id="116" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="7" op_0_bw="7" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:92 %tmp_15 = partselect i7 @_ssdm_op_PartSelect.i7.i46.i32.i32, i46 %y_V_2, i32 32, i32 38

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="117" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:93 %icmp_ln533_1 = icmp_ne  i7 %tmp_15, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln533_1"/></StgValue>
</operation>

<operation id="118" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:94 %overf_2 = or i1 %icmp_ln533_1, i1 %or_ln533_2

]]></Node>
<StgValue><ssdm name="overf_2"/></StgValue>
</operation>

<operation id="119" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:95 %tmp_s = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %y_V_2, i32 5, i32 32

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="120" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:96 %select_ln536 = select i1 %overf_2, i28 134217727, i28 %tmp_s

]]></Node>
<StgValue><ssdm name="select_ln536"/></StgValue>
</operation>

<operation id="121" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="28">
<![CDATA[
_ZN8ap_fixedILi47ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:97 %ret_ln953 = ret i28 %select_ln536

]]></Node>
<StgValue><ssdm name="ret_ln953"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
