{
    "code": "module TopModule (\n    input logic [7:0] in,     // 8-bit input (unsigned)\n    output logic [7:0] out     // 8-bit output (unsigned)\n);\n\nalways @(*) begin\n    // Bit reversal logic\n    out[0] = in[7]; // LSB of 'out' is MSB of 'in'\n    out[1] = in[6];\n    out[2] = in[5];\n    out[3] = in[4];\n    out[4] = in[3];\n    out[5] = in[2];\n    out[6] = in[1];\n    out[7] = in[0]; // MSB of 'out' is LSB of 'in'\nend\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}