read_verilog ../top.v
synth -top top
abc -g gates
stat
select -assert-count 64 t:$_ANDNOT_
select -assert-count 427 t:$_AND_
select -assert-count 32 t:$_DFF_P_
select -assert-count 725 t:$_NAND_
select -assert-count 19 t:$_NOR_
select -assert-count 8 t:$_NOT_
select -assert-count 103 t:$_ORNOT_
select -assert-count 275 t:$_OR_
select -assert-count 43 t:$_XNOR_
select -assert-count 32 t:$_XOR_
