// 4-bit counter with sychronous reset
`timescale 10ns/1ns
module counter4bit(clk,rst,count);
input clk,rst;
output reg [3:0] count;
always @(posedge clk)
begin
if (rst)
count<=0;
else
count<=count+1;
end
endmodule