

================================================================
== Vitis HLS Report for 'myproject'
================================================================
* Date:           Mon Jul 31 18:30:33 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        processapa
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.212 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+--------+---------+----------+
    |  Latency (cycles) |   Latency (absolute)  |     Interval     | Pipeline |
    |   min   |   max   |    min    |    max    |   min  |   max   |   Type   |
    +---------+---------+-----------+-----------+--------+---------+----------+
    |  9830280|  9830568|  98.303 ms|  98.306 ms|  262146|  9830402|  dataflow|
    +---------+---------+-----------+-----------+--------+---------+----------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+--------+---------+---------+
        |                                                                         |                                                                        |  Latency (cycles) |   Latency (absolute)  |     Interval     | Pipeline|
        |                                 Instance                                |                                 Module                                 |   min   |   max   |    min    |    max    |   min  |   max   |   Type  |
        +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+--------+---------+---------+
        |zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config2_U0   |zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config2_s   |    65549|    65549|   0.655 ms|   0.655 ms|   65549|    65549|       no|
        |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_U0    |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_s    |   262145|  9830401|   2.621 ms|  98.304 ms|  262145|  9830401|       no|
        |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0              |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s              |    64263|    64263|   0.643 ms|   0.643 ms|   64263|    64263|       no|
        |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_U0   |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_s   |    15749|   586614|   0.157 ms|   5.866 ms|   15749|   586614|       no|
        |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_U0              |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s              |     3628|     3628|  36.280 us|  36.280 us|    3628|     3628|       no|
        |conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_U0   |conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_s   |     3473|   254325|  34.730 us|   2.543 ms|    3473|   254325|       no|
        |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_U0             |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s             |      723|      723|   7.230 us|   7.230 us|     723|      723|       no|
        |conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_U0  |conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_s  |      721|    52741|   7.210 us|   0.527 ms|     721|    52741|       no|
        |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_U0             |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s             |      115|      115|   1.150 us|   1.150 us|     115|      115|       no|
        |dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_U0        |dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_s        |      162|      163|   1.620 us|   1.630 us|     162|      163|       no|
        |dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_U0         |dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_s         |        9|       10|  90.000 ns|   0.100 us|       9|       10|       no|
        |softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_U0           |softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s           |        6|        6|  60.000 ns|  60.000 ns|       6|        6|       no|
        +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+--------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |     2427|     -|     1658|      689|    -|
|Instance             |      172|   382|   176810|   131124|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|        -|    -|
|Register             |        -|     -|        -|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |     2599|   382|   178468|   131815|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |      193|    12|       20|       30|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       64|     4|        6|       10|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+-----+-------+-------+-----+
    |                                 Instance                                |                                 Module                                 | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+-----+-------+-------+-----+
    |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_U0    |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_s    |        1|    2|   2328|   2965|    0|
    |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_U0   |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_s   |       57|  128|  20654|  15057|    0|
    |conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_U0  |conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_s  |       29|   64|  38060|  23629|    0|
    |conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_U0   |conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_s   |       57|  128|  39086|  25553|    0|
    |dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_U0        |dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_s        |       25|   56|  43433|  22451|    0|
    |dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_U0         |dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_s         |        0|    3|    539|    469|    0|
    |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_U0             |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s             |        0|    0|   3765|   5389|    0|
    |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0              |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s              |        0|    0|  14028|  14348|    0|
    |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_U0             |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s             |        0|    0|   7352|  10195|    0|
    |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_U0              |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s              |        0|    0|   7354|  10199|    0|
    |softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_U0           |softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s           |        3|    1|    149|    475|    0|
    |zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config2_U0   |zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config2_s   |        0|    0|     62|    394|    0|
    +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+-----+-------+-------+-----+
    |Total                                                                    |                                                                        |      172|  382| 176810| 131124|    0|
    +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +---------------+---------+-----+----+-----+-------+------+----------+
    |      Name     | BRAM_18K|  FF | LUT| URAM| Depth | Bits | Size:D*B |
    +---------------+---------+-----+----+-----+-------+------+----------+
    |layer11_out_U  |       57|  165|   0|    -|    180|  1024|    184320|
    |layer12_out_U  |       29|  161|   0|    -|    112|   512|     57344|
    |layer14_out_U  |       29|  152|   0|    -|     28|   512|     14336|
    |layer16_out_U  |        0|   99|   0|    -|      1|   128|       128|
    |layer18_out_U  |        0|   99|   0|    -|      1|    48|        48|
    |layer2_out_U   |       60|  163|   0|    -|  65536|    16|   1048576|
    |layer3_out_U   |     1796|  163|   0|    -|  64260|   512|  32901120|
    |layer5_out_U   |      114|  163|   0|    -|   3937|   512|   2015744|
    |layer6_out_U   |      228|  163|   0|    -|   3625|  1024|   3712000|
    |layer8_out_U   |       57|  165|   0|    -|    868|  1024|    888832|
    |layer9_out_U   |       57|  165|   0|    -|    720|  1024|    737280|
    +---------------+---------+-----+----+-----+-------+------+----------+
    |Total          |     2427| 1658|   0|    0| 139268|  6336|  41559728|
    +---------------+---------+-----+----+-----+-------+------+----------+

    * Expression: 
    +--------------+----------+----+---+----+------------+------------+
    | Variable Name| Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+----+---+----+------------+------------+
    |ap_idle       |       and|   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+
    |Total         |          |   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------------------+-----+-----+------------+----------------------+--------------+
|zero_padding2d_input_dout     |   in|   15|     ap_fifo|  zero_padding2d_input|       pointer|
|zero_padding2d_input_empty_n  |   in|    1|     ap_fifo|  zero_padding2d_input|       pointer|
|zero_padding2d_input_read     |  out|    1|     ap_fifo|  zero_padding2d_input|       pointer|
|layer19_out_din               |  out|   48|     ap_fifo|           layer19_out|       pointer|
|layer19_out_full_n            |   in|    1|     ap_fifo|           layer19_out|       pointer|
|layer19_out_write             |  out|    1|     ap_fifo|           layer19_out|       pointer|
|ap_clk                        |   in|    1|  ap_ctrl_hs|             myproject|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|             myproject|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|             myproject|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|             myproject|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|             myproject|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|             myproject|  return value|
|ap_continue                   |   in|    1|  ap_ctrl_hs|             myproject|  return value|
+------------------------------+-----+-----+------------+----------------------+--------------+

