Running: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/152/Desktop/cs-m152a/lab_4/DDR/toptb_isim_beh.exe -prj C:/Users/152/Desktop/cs-m152a/lab_4/DDR/toptb_beh.prj work.toptb work.glbl 
ISim P.68d (signature 0x8ef4fb42)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/152/Desktop/cs-m152a/lab_4/DDR/vga.v" into library work
Analyzing Verilog file "C:/Users/152/Desktop/cs-m152a/lab_4/DDR/clockdiv.v" into library work
Analyzing Verilog file "C:/Users/152/Desktop/cs-m152a/lab_4/DDR/top.v" into library work
Analyzing Verilog file "C:/Users/152/Desktop/cs-m152a/lab_4/DDR/top-tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.6/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 120584 KB
Fuse CPU Usage: 280 ms
Compiling module clockdiv
Compiling module vga
Compiling module top
Compiling module toptb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 5 Verilog Units
Built simulation executable C:/Users/152/Desktop/cs-m152a/lab_4/DDR/toptb_isim_beh.exe
Fuse Memory Usage: 125176 KB
Fuse CPU Usage: 405 ms
