Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 436c4a261cc24a90b69e6016f2d562fa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rippleadder_b_behav xil_defaultlib.rippleadder_b xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fulladd
Compiling module xil_defaultlib.ripplemod
Compiling module xil_defaultlib.rippleadder_b
Compiling module xil_defaultlib.glbl
Built simulation snapshot rippleadder_b_behav
