LRU Cache Simulation 0, Cache Size: 2 
access 4
access 3
access 1
access 2
access 0
Final Cache: [2, 0]
LRU Cache Simulation 1, Cache Size: 4 
access 3
access 0
access 7
access 7
access 2
access 8
access 0
access 8
access 2
access 6
Final Cache: [0, 8, 2, 6]
LRU Cache Simulation 2, Cache Size: 4 
access 2
access 3
access 3
access 8
access 4
access 4
Final Cache: [2, 3, 8, 4]
LRU Cache Simulation 3, Cache Size: 5 
access 8
access 5
access 6
access 0
access 9
access 1
Final Cache: [5, 6, 0, 9, 1]
LRU Cache Simulation 4, Cache Size: 4 
access 9
access 6
access 5
access 5
access 4
Final Cache: [9, 6, 5, 4]
LRU Cache Simulation 5, Cache Size: 3 
access 2
access 7
access 3
access 4
access 6
access 9
access 7
access 8
access 8
access 2
Final Cache: [7, 8, 2]
LRU Cache Simulation 6, Cache Size: 5 
access 1
access 7
access 1
access 1
access 3
access 0
access 2
access 8
access 7
access 0
Final Cache: [3, 2, 8, 7, 0]
LRU Cache Simulation 7, Cache Size: 5 
access 5
access 9
access 4
access 3
access 6
access 1
access 7
access 4
access 0
access 5
Final Cache: [1, 7, 4, 0, 5]
LRU Cache Simulation 8, Cache Size: 2 
access 5
access 8
access 1
access 9
access 6
access 0
Final Cache: [6, 0]
LRU Cache Simulation 9, Cache Size: 2 
access 8
access 5
access 3
access 2
access 6
access 1
access 2
access 5
Final Cache: [2, 5]
LRU Cache Simulation 10, Cache Size: 3 
access 7
access 9
access 4
access 3
access 5
access 9
access 8
access 2
access 8
access 1
Final Cache: [2, 8, 1]
LRU Cache Simulation 11, Cache Size: 5 
access 6
access 6
access 9
access 0
access 5
access 6
access 4
access 5
access 3
access 1
Final Cache: [6, 4, 5, 3, 1]
LRU Cache Simulation 12, Cache Size: 4 
access 4
access 2
access 5
access 2
access 6
Final Cache: [4, 5, 2, 6]
LRU Cache Simulation 13, Cache Size: 4 
access 8
access 6
access 8
access 7
access 5
access 9
access 8
access 2
access 7
Final Cache: [9, 8, 2, 7]
LRU Cache Simulation 14, Cache Size: 4 
access 6
access 4
access 9
access 8
access 0
access 0
Final Cache: [4, 9, 8, 0]
LRU Cache Simulation 15, Cache Size: 2 
access 5
access 1
access 5
access 1
access 8
access 6
access 2
access 4
Final Cache: [2, 4]
LRU Cache Simulation 16, Cache Size: 4 
access 3
access 5
access 6
access 0
access 7
Final Cache: [5, 6, 0, 7]
LRU Cache Simulation 17, Cache Size: 4 
access 0
access 2
access 5
access 2
access 5
access 0
access 9
Final Cache: [2, 5, 0, 9]
LRU Cache Simulation 18, Cache Size: 2 
access 7
access 7
access 4
access 6
access 9
access 8
access 9
Final Cache: [8, 9]
LRU Cache Simulation 19, Cache Size: 4 
access 2
access 4
access 6
access 5
access 4
access 6
Final Cache: [2, 5, 4, 6]
LRU Cache Simulation 20, Cache Size: 5 
access 6
access 0
access 5
access 1
access 0
access 4
access 8
access 6
access 9
access 4
Final Cache: [0, 8, 6, 9, 4]
LRU Cache Simulation 21, Cache Size: 3 
access 5
access 9
access 1
access 4
access 9
access 8
Final Cache: [4, 9, 8]
LRU Cache Simulation 22, Cache Size: 4 
access 8
access 4
access 0
access 4
access 2
access 3
Final Cache: [0, 4, 2, 3]
LRU Cache Simulation 23, Cache Size: 4 
access 0
access 3
access 1
access 5
access 6
access 5
access 0
access 0
access 9
Final Cache: [6, 5, 0, 9]
LRU Cache Simulation 24, Cache Size: 5 
access 3
access 6
access 7
access 3
access 4
access 4
access 6
access 7
access 4
Final Cache: [3, 6, 7, 4]
LRU Cache Simulation 25, Cache Size: 5 
access 6
access 6
access 4
access 0
access 4
access 5
access 6
Final Cache: [0, 4, 5, 6]
LRU Cache Simulation 26, Cache Size: 4 
access 8
access 6
access 8
access 9
access 3
Final Cache: [6, 8, 9, 3]
LRU Cache Simulation 27, Cache Size: 2 
access 8
access 4
access 1
access 2
access 8
access 2
access 0
Final Cache: [2, 0]
LRU Cache Simulation 28, Cache Size: 3 
access 4
access 0
access 8
access 4
access 2
access 5
access 8
access 1
access 8
Final Cache: [5, 1, 8]
LRU Cache Simulation 29, Cache Size: 2 
access 7
access 5
access 1
access 5
access 5
Final Cache: [1, 5]
