
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.70
 Yosys 0.18+10 (git sha1 c98b0e94e, gcc 9.4.0 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.

yosys> verilog_defaults -add -I.

yosys> read -sv eh2_def.sv eh2_lib.sv eh2_pkg.sv beh_lib.sv eh2_dec.sv eh2_dec_csr.sv eh2_dec_decode_ctl.sv eh2_dec_gpr_ctl.sv eh2_dec_ib_ctl.sv eh2_dec_tlu_ctl.sv eh2_dec_tlu_top.sv eh2_dec_trigger.sv

yosys> verific -sv eh2_def.sv eh2_lib.sv eh2_pkg.sv beh_lib.sv eh2_dec.sv eh2_dec_csr.sv eh2_dec_decode_ctl.sv eh2_dec_gpr_ctl.sv eh2_dec_ib_ctl.sv eh2_dec_tlu_ctl.sv eh2_dec_tlu_top.sv eh2_dec_trigger.sv

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'eh2_def.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'eh2_lib.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'eh2_pkg.sv'
VERIFIC-WARNING [VERI-2171] eh2_pkg.sv:596: design element 'eh2_pkg' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] eh2_def.sv:596: previous definition of design element 'eh2_pkg' is here
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'beh_lib.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'eh2_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'eh2_dec_csr.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'eh2_dec_decode_ctl.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'eh2_dec_gpr_ctl.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'eh2_dec_ib_ctl.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'eh2_dec_tlu_ctl.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'eh2_dec_tlu_top.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'eh2_dec_trigger.sv'

yosys> synth_rs -top eh2_dec -tech genesis -goal area -de -no_dsp -no_bram -verilog synthesized.v

3. Executing synth_rs pass: v0.4.69

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis/cells_sim.v +/rapidsilicon/genesis/dsp_sim.v

3.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Successfully finished Verilog frontend.

3.3. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/dsp_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/dsp_sim.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\RS_DSP2_MULT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_sim_cfg_ports'.
Generating RTLIL representation for module `\RS_DSP3'.
Generating RTLIL representation for module `\RS_DSP3_MULT'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_sim_cfg_params'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top eh2_dec

3.4. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-INFO [VERI-1018] eh2_dec.sv:27: compiling module 'eh2_dec'
VERIFIC-INFO [VERI-1018] beh_lib.sv:1257: compiling module 'rvoclkhdr'
VERIFIC-INFO [VERI-1018] beh_lib.sv:1218: compiling module 'clockhdr'
VERIFIC-WARNING [VERI-2580] beh_lib.sv:1234: latch inferred for net 'en_ff'
VERIFIC-INFO [VERI-1018] eh2_dec_ib_ctl.sv:16: compiling module 'eh2_dec_ib_ctl'
VERIFIC-INFO [VERI-1018] beh_lib.sv:19: compiling module 'rvdff'
VERIFIC-INFO [VERI-1018] beh_lib.sv:19: compiling module 'rvdff(WIDTH=4)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:45: compiling module 'rvdffs'
VERIFIC-INFO [VERI-1018] beh_lib.sv:347: compiling module 'rvdffibie(WIDTH=131,LEFT=24,PADLEFT=13,MIDDLE=31,PADRIGHT=47,RIGHT=16)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:568: compiling module 'rvdff2iee(WIDTH=24)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:241: compiling module 'rvdffe(WIDTH=12)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:1241: compiling module 'rvclkhdr'
VERIFIC-INFO [VERI-1018] beh_lib.sv:19: compiling module 'rvdff(WIDTH=12)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:241: compiling module 'rvdffe(WIDTH=13)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:19: compiling module 'rvdff(WIDTH=13)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:241: compiling module 'rvdffe(WIDTH=31)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:19: compiling module 'rvdff(WIDTH=31)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:241: compiling module 'rvdffe(WIDTH=47)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:19: compiling module 'rvdff(WIDTH=47)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:241: compiling module 'rvdffe(WIDTH=16)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:19: compiling module 'rvdff(WIDTH=16)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:241: compiling module 'rvdffe(WIDTH=41)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:19: compiling module 'rvdff(WIDTH=41)'
VERIFIC-INFO [VERI-1018] eh2_dec_gpr_ctl.sv:16: compiling module 'eh2_dec_gpr_ctl'
VERIFIC-INFO [VERI-1018] beh_lib.sv:241: compiling module 'rvdffe(WIDTH=32)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:19: compiling module 'rvdff(WIDTH=32)'
VERIFIC-INFO [VERI-1018] eh2_dec_decode_ctl.sv:17: compiling module 'eh2_dec_decode_ctl'
VERIFIC-INFO [VERI-1018] beh_lib.sv:19: compiling module 'rvdff(WIDTH=6)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:497: compiling module 'rvdffie(WIDTH=19)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:19: compiling module 'rvdff(WIDTH=19)'
VERIFIC-WARNING [VERI-1209] eh2_dec_decode_ctl.sv:1100: expression size 32 truncated to fit in target size 1
VERIFIC-INFO [VERI-1018] eh2_dec_decode_ctl.sv:3193: compiling module 'eh2_dec_cam'
VERIFIC-INFO [VERI-1018] beh_lib.sv:497: compiling module 'rvdffie(WIDTH=11)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:19: compiling module 'rvdff(WIDTH=11)'
VERIFIC-INFO [VERI-1018] eh2_dec_decode_ctl.sv:3488: compiling module 'eh2_dec_dec_ctl'
VERIFIC-INFO [VERI-1018] beh_lib.sv:497: compiling module 'rvdffie(WIDTH=8)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:19: compiling module 'rvdff(WIDTH=8)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:497: compiling module 'rvdffie(WIDTH=10)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:19: compiling module 'rvdff(WIDTH=10)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:241: compiling module 'rvdffe(WIDTH=37)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:19: compiling module 'rvdff(WIDTH=37)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:304: compiling module 'rvdfflie(WIDTH=31,LEFT=17)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:532: compiling module 'rvdffiee(WIDTH=17)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:241: compiling module 'rvdffe(WIDTH=17)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:19: compiling module 'rvdff(WIDTH=17)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:241: compiling module 'rvdffe(WIDTH=14)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:19: compiling module 'rvdff(WIDTH=14)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:241: compiling module 'rvdffe(WIDTH=10)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:241: compiling module 'rvdffe(WIDTH=8)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:19: compiling module 'rvdff(WIDTH=3)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:19: compiling module 'rvdff(WIDTH=2)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:399: compiling module 'rvdffdpie(WIDTH=72,LEFTMOST=17,LEFT=12,RIGHT=18)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:532: compiling module 'rvdffiee(WIDTH=12)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:532: compiling module 'rvdffiee(WIDTH=18)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:241: compiling module 'rvdffe(WIDTH=18)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:19: compiling module 'rvdff(WIDTH=18)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:241: compiling module 'rvdffe(WIDTH=25)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:19: compiling module 'rvdff(WIDTH=25)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:241: compiling module 'rvdffe(WIDTH=6,OVERRIDE=1)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:272: compiling module 'rvdffpcie'
VERIFIC-INFO [VERI-1018] beh_lib.sv:304: compiling module 'rvdfflie(WIDTH=31,LEFT=19)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:532: compiling module 'rvdffiee(WIDTH=19)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:241: compiling module 'rvdffe(WIDTH=19)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:241: compiling module 'rvdffe(WIDTH=20)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:19: compiling module 'rvdff(WIDTH=20)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:943: compiling module 'rvbradder'
VERIFIC-WARNING [VERI-1209] beh_lib.sv:963: expression size 20 truncated to fit in target size 19
VERIFIC-WARNING [VERI-1209] beh_lib.sv:965: expression size 32 truncated to fit in target size 19
VERIFIC-WARNING [VERI-1330] eh2_dec_decode_ctl.sv:3070: actual bit length 20 differs from formal bit length 12 for port 'offset'
VERIFIC-INFO [VERI-1018] eh2_dec_tlu_top.sv:26: compiling module 'eh2_dec_tlu_top'
VERIFIC-INFO [VERI-1018] eh2_dec_csr.sv:25: compiling module 'eh2_dec_csr'
VERIFIC-WARNING [VDB-1002] eh2_dec_csr.sv:139: net 'valid_only' does not have a driver
VERIFIC-INFO [VERI-1018] beh_lib.sv:656: compiling module 'rvsyncss(WIDTH=1)'
VERIFIC-INFO [VERI-1018] eh2_dec_tlu_ctl.sv:26: compiling module 'eh2_dec_tlu_ctl'
VERIFIC-INFO [VERI-1018] eh2_dec_tlu_ctl.sv:2352: compiling module 'eh2_dec_timer_ctl'
VERIFIC-INFO [VERI-1018] beh_lib.sv:241: compiling module 'rvdffe(WIDTH=24)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:19: compiling module 'rvdff(WIDTH=24)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:45: compiling module 'rvdffs(WIDTH=3)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:45: compiling module 'rvdffs(WIDTH=5)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:19: compiling module 'rvdff(WIDTH=5)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:656: compiling module 'rvsyncss(WIDTH=6)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:497: compiling module 'rvdffie(WIDTH=23)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:19: compiling module 'rvdff(WIDTH=23)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:497: compiling module 'rvdffie(WIDTH=22)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:19: compiling module 'rvdff(WIDTH=22)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:19: compiling module 'rvdff(WIDTH=38)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:497: compiling module 'rvdffie(WIDTH=9)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:19: compiling module 'rvdff(WIDTH=9)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:241: compiling module 'rvdffe(WIDTH=22)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:241: compiling module 'rvdffe(WIDTH=7,OVERRIDE=1)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:19: compiling module 'rvdff(WIDTH=7)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:497: compiling module 'rvdffie(WIDTH=20)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:497: compiling module 'rvdffie(WIDTH=12)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:45: compiling module 'rvdffs(WIDTH=6)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:304: compiling module 'rvdfflie(WIDTH=32,LEFT=20)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:532: compiling module 'rvdffiee(WIDTH=20)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:241: compiling module 'rvdffe(WIDTH=15)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:19: compiling module 'rvdff(WIDTH=15)'
VERIFIC-INFO [VERI-1018] eh2_dec_trigger.sv:25: compiling module 'eh2_dec_trigger'
VERIFIC-INFO [VERI-1018] beh_lib.sv:1038: compiling module 'rvmaskandmatch'
Importing module eh2_dec.
Importing module eh2_dec_decode_ctl.
Importing module eh2_dec_cam.
Importing module eh2_dec_dec_ctl.
Importing module eh2_dec_gpr_ctl.
Importing module eh2_dec_ib_ctl.
Importing module eh2_dec_tlu_top.
Importing module eh2_dec_csr.
Importing module eh2_dec_tlu_ctl.
Importing module eh2_dec_timer_ctl.
Importing module eh2_dec_trigger.
Importing module rvbradder.
Importing module rvdff.
Importing module rvdff(WIDTH=17).
Importing module rvdff(WIDTH=2).
Importing module rvdff(WIDTH=3).
Importing module rvdff(WIDTH=38).
Importing module rvdff(WIDTH=4).
Importing module rvdff(WIDTH=41).
Importing module rvdff(WIDTH=5).
Importing module rvdff(WIDTH=6).
Importing module rvdffdpie(WIDTH=72,LEFTMOST=17,LEFT=12,RIGHT=18).
Importing module rvdffe(WIDTH=10).
Importing module rvclkhdr.
Importing module clockhdr.
Importing module rvdff(WIDTH=10).
Importing module rvdffe(WIDTH=12).
Importing module rvdff(WIDTH=12).
Importing module rvdffe(WIDTH=14).
Importing module rvdff(WIDTH=14).
Importing module rvdffe(WIDTH=15).
Importing module rvdff(WIDTH=15).
Importing module rvdffe(WIDTH=16).
Importing module rvdff(WIDTH=16).
Importing module rvdffe(WIDTH=17).
Importing module rvdffe(WIDTH=20).
Importing module rvdff(WIDTH=20).
Importing module rvdffe(WIDTH=22).
Importing module rvdff(WIDTH=22).
Importing module rvdffe(WIDTH=24).
Importing module rvdff(WIDTH=24).
Importing module rvdffe(WIDTH=25).
Importing module rvdff(WIDTH=25).
Importing module rvdffe(WIDTH=31).
Importing module rvdff(WIDTH=31).
Importing module rvdffe(WIDTH=32).
Importing module rvdff(WIDTH=32).
Importing module rvdffe(WIDTH=37).
Importing module rvdff(WIDTH=37).
Importing module rvdffe(WIDTH=41).
Importing module rvdffe(WIDTH=6,OVERRIDE=1).
Importing module rvdffe(WIDTH=7,OVERRIDE=1).
Importing module rvdff(WIDTH=7).
Importing module rvdffe(WIDTH=8).
Importing module rvdff(WIDTH=8).
Importing module rvdffibie(WIDTH=131,LEFT=24,PADLEFT=13,MIDDLE=31,PADRIGHT=47,RIGHT=16).
Importing module rvdff2iee(WIDTH=24).
Importing module rvdffe(WIDTH=13).
Importing module rvdff(WIDTH=13).
Importing module rvdffe(WIDTH=47).
Importing module rvdff(WIDTH=47).
Importing module rvdffie(WIDTH=10).
Importing module rvdffie(WIDTH=11).
Importing module rvdff(WIDTH=11).
Importing module rvdffie(WIDTH=12).
Importing module rvdffie(WIDTH=19).
Importing module rvdff(WIDTH=19).
Importing module rvdffie(WIDTH=20).
Importing module rvdffie(WIDTH=22).
Importing module rvdffie(WIDTH=23).
Importing module rvdff(WIDTH=23).
Importing module rvdffie(WIDTH=8).
Importing module rvdffie(WIDTH=9).
Importing module rvdff(WIDTH=9).
Importing module rvdffiee(WIDTH=12).
Importing module rvdffiee(WIDTH=17).
Importing module rvdffiee(WIDTH=18).
Importing module rvdffe(WIDTH=18).
Importing module rvdff(WIDTH=18).
Importing module rvdfflie(WIDTH=31,LEFT=17).
Importing module rvdfflie(WIDTH=32,LEFT=20).
Importing module rvdffiee(WIDTH=20).
Importing module rvdffpcie.
Importing module rvdfflie(WIDTH=31,LEFT=19).
Importing module rvdffiee(WIDTH=19).
Importing module rvdffe(WIDTH=19).
Importing module rvdffs.
Importing module rvdffs(WIDTH=3).
Importing module rvdffs(WIDTH=5).
Importing module rvdffs(WIDTH=6).
Importing module rvmaskandmatch.
Importing module rvoclkhdr.
Importing module rvsyncss(WIDTH=1).
Importing module rvsyncss(WIDTH=6).

3.4.1. Analyzing design hierarchy..
Top module:  \eh2_dec
Used module:     \eh2_dec_trigger
Used module:         \rvmaskandmatch
Used module:     \eh2_dec_tlu_top
Used module:         \rvdff(WIDTH=2)
Used module:         \rvdff
Used module:         \rvdff(WIDTH=6)
Used module:         \rvdffe(WIDTH=32)
Used module:             \rvdff(WIDTH=32)
Used module:             \rvclkhdr
Used module:                 \clockhdr
Used module:         \rvdffe(WIDTH=12)
Used module:             \rvdff(WIDTH=12)
Used module:         \rvdffe(WIDTH=10)
Used module:             \rvdff(WIDTH=10)
Used module:         \rvdffe(WIDTH=15)
Used module:             \rvdff(WIDTH=15)
Used module:         \rvdff(WIDTH=5)
Used module:         \eh2_dec_tlu_ctl
Used module:             \rvdffe(WIDTH=16)
Used module:                 \rvdff(WIDTH=16)
Used module:             \rvdfflie(WIDTH=32,LEFT=20)
Used module:                 \rvdffiee(WIDTH=20)
Used module:                     \rvdffe(WIDTH=20)
Used module:                         \rvdff(WIDTH=20)
Used module:             \rvdffs(WIDTH=6)
Used module:             \rvdffie(WIDTH=12)
Used module:             \rvdffie(WIDTH=20)
Used module:             \rvdffe(WIDTH=7,OVERRIDE=1)
Used module:                 \rvdff(WIDTH=7)
Used module:             \rvdffe(WIDTH=17)
Used module:                 \rvdff(WIDTH=17)
Used module:             \rvdffe(WIDTH=31)
Used module:                 \rvdff(WIDTH=31)
Used module:             \rvdffe(WIDTH=14)
Used module:                 \rvdff(WIDTH=14)
Used module:             \rvdff(WIDTH=4)
Used module:             \rvdffe(WIDTH=8)
Used module:                 \rvdff(WIDTH=8)
Used module:             \rvdffe(WIDTH=22)
Used module:                 \rvdff(WIDTH=22)
Used module:             \rvdffpcie
Used module:                 \rvdfflie(WIDTH=31,LEFT=19)
Used module:                     \rvdffiee(WIDTH=19)
Used module:                         \rvdffe(WIDTH=19)
Used module:                             \rvdff(WIDTH=19)
Used module:             \rvdffe(WIDTH=24)
Used module:                 \rvdff(WIDTH=24)
Used module:             \rvdffie(WIDTH=9)
Used module:                 \rvdff(WIDTH=9)
Used module:             \rvdffie(WIDTH=11)
Used module:                 \rvdff(WIDTH=11)
Used module:             \rvdff(WIDTH=38)
Used module:             \rvdff(WIDTH=41)
Used module:             \rvdffie(WIDTH=10)
Used module:             \rvdffie(WIDTH=22)
Used module:             \rvdffie(WIDTH=23)
Used module:                 \rvdff(WIDTH=23)
Used module:             \rvoclkhdr
Used module:             \rvsyncss(WIDTH=6)
Used module:             \eh2_dec_timer_ctl
Used module:                 \rvdffs(WIDTH=5)
Used module:                 \rvdffs(WIDTH=3)
Used module:                     \rvdff(WIDTH=3)
Used module:         \rvsyncss(WIDTH=1)
Used module:         \eh2_dec_csr
Used module:     \eh2_dec_decode_ctl
Used module:         \rvbradder
Used module:         \rvdffe(WIDTH=6,OVERRIDE=1)
Used module:         \rvdffdpie(WIDTH=72,LEFTMOST=17,LEFT=12,RIGHT=18)
Used module:             \rvdffe(WIDTH=25)
Used module:                 \rvdff(WIDTH=25)
Used module:             \rvdffiee(WIDTH=18)
Used module:                 \rvdffe(WIDTH=18)
Used module:                     \rvdff(WIDTH=18)
Used module:             \rvdffiee(WIDTH=12)
Used module:             \rvdffiee(WIDTH=17)
Used module:         \rvdfflie(WIDTH=31,LEFT=17)
Used module:         \rvdffe(WIDTH=37)
Used module:             \rvdff(WIDTH=37)
Used module:         \rvdffie(WIDTH=8)
Used module:         \eh2_dec_dec_ctl
Used module:         \eh2_dec_cam
Used module:         \rvdffie(WIDTH=19)
Used module:     \eh2_dec_gpr_ctl
Used module:     \eh2_dec_ib_ctl
Used module:         \rvdffe(WIDTH=41)
Used module:         \rvdffibie(WIDTH=131,LEFT=24,PADLEFT=13,MIDDLE=31,PADRIGHT=47,RIGHT=16)
Used module:             \rvdffe(WIDTH=47)
Used module:                 \rvdff(WIDTH=47)
Used module:             \rvdffe(WIDTH=13)
Used module:                 \rvdff(WIDTH=13)
Used module:             \rvdff2iee(WIDTH=24)
Used module:         \rvdffs

3.4.2. Analyzing design hierarchy..
Top module:  \eh2_dec
Used module:     \eh2_dec_trigger
Used module:         \rvmaskandmatch
Used module:     \eh2_dec_tlu_top
Used module:         \rvdff(WIDTH=2)
Used module:         \rvdff
Used module:         \rvdff(WIDTH=6)
Used module:         \rvdffe(WIDTH=32)
Used module:             \rvdff(WIDTH=32)
Used module:             \rvclkhdr
Used module:                 \clockhdr
Used module:         \rvdffe(WIDTH=12)
Used module:             \rvdff(WIDTH=12)
Used module:         \rvdffe(WIDTH=10)
Used module:             \rvdff(WIDTH=10)
Used module:         \rvdffe(WIDTH=15)
Used module:             \rvdff(WIDTH=15)
Used module:         \rvdff(WIDTH=5)
Used module:         \eh2_dec_tlu_ctl
Used module:             \rvdffe(WIDTH=16)
Used module:                 \rvdff(WIDTH=16)
Used module:             \rvdfflie(WIDTH=32,LEFT=20)
Used module:                 \rvdffiee(WIDTH=20)
Used module:                     \rvdffe(WIDTH=20)
Used module:                         \rvdff(WIDTH=20)
Used module:             \rvdffs(WIDTH=6)
Used module:             \rvdffie(WIDTH=12)
Used module:             \rvdffie(WIDTH=20)
Used module:             \rvdffe(WIDTH=7,OVERRIDE=1)
Used module:                 \rvdff(WIDTH=7)
Used module:             \rvdffe(WIDTH=17)
Used module:                 \rvdff(WIDTH=17)
Used module:             \rvdffe(WIDTH=31)
Used module:                 \rvdff(WIDTH=31)
Used module:             \rvdffe(WIDTH=14)
Used module:                 \rvdff(WIDTH=14)
Used module:             \rvdff(WIDTH=4)
Used module:             \rvdffe(WIDTH=8)
Used module:                 \rvdff(WIDTH=8)
Used module:             \rvdffe(WIDTH=22)
Used module:                 \rvdff(WIDTH=22)
Used module:             \rvdffpcie
Used module:                 \rvdfflie(WIDTH=31,LEFT=19)
Used module:                     \rvdffiee(WIDTH=19)
Used module:                         \rvdffe(WIDTH=19)
Used module:                             \rvdff(WIDTH=19)
Used module:             \rvdffe(WIDTH=24)
Used module:                 \rvdff(WIDTH=24)
Used module:             \rvdffie(WIDTH=9)
Used module:                 \rvdff(WIDTH=9)
Used module:             \rvdffie(WIDTH=11)
Used module:                 \rvdff(WIDTH=11)
Used module:             \rvdff(WIDTH=38)
Used module:             \rvdff(WIDTH=41)
Used module:             \rvdffie(WIDTH=10)
Used module:             \rvdffie(WIDTH=22)
Used module:             \rvdffie(WIDTH=23)
Used module:                 \rvdff(WIDTH=23)
Used module:             \rvoclkhdr
Used module:             \rvsyncss(WIDTH=6)
Used module:             \eh2_dec_timer_ctl
Used module:                 \rvdffs(WIDTH=5)
Used module:                 \rvdffs(WIDTH=3)
Used module:                     \rvdff(WIDTH=3)
Used module:         \rvsyncss(WIDTH=1)
Used module:         \eh2_dec_csr
Used module:     \eh2_dec_decode_ctl
Used module:         \rvbradder
Used module:         \rvdffe(WIDTH=6,OVERRIDE=1)
Used module:         \rvdffdpie(WIDTH=72,LEFTMOST=17,LEFT=12,RIGHT=18)
Used module:             \rvdffe(WIDTH=25)
Used module:                 \rvdff(WIDTH=25)
Used module:             \rvdffiee(WIDTH=18)
Used module:                 \rvdffe(WIDTH=18)
Used module:                     \rvdff(WIDTH=18)
Used module:             \rvdffiee(WIDTH=12)
Used module:             \rvdffiee(WIDTH=17)
Used module:         \rvdfflie(WIDTH=31,LEFT=17)
Used module:         \rvdffe(WIDTH=37)
Used module:             \rvdff(WIDTH=37)
Used module:         \rvdffie(WIDTH=8)
Used module:         \eh2_dec_dec_ctl
Used module:         \eh2_dec_cam
Used module:         \rvdffie(WIDTH=19)
Used module:     \eh2_dec_gpr_ctl
Used module:     \eh2_dec_ib_ctl
Used module:         \rvdffe(WIDTH=41)
Used module:         \rvdffibie(WIDTH=131,LEFT=24,PADLEFT=13,MIDDLE=31,PADRIGHT=47,RIGHT=16)
Used module:             \rvdffe(WIDTH=47)
Used module:                 \rvdff(WIDTH=47)
Used module:             \rvdffe(WIDTH=13)
Used module:                 \rvdff(WIDTH=13)
Used module:             \rvdff2iee(WIDTH=24)
Used module:         \rvdffs
Removed 0 unused modules.

yosys> proc

3.5. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.5.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.5.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_rom

3.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

yosys> proc_mux

3.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.5.9. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.5.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module rvsyncss(WIDTH=6).
Optimizing module rvsyncss(WIDTH=1).
Optimizing module rvoclkhdr.
Optimizing module rvmaskandmatch.
Optimizing module rvdffs(WIDTH=6).
Optimizing module rvdffs(WIDTH=5).
Optimizing module rvdffs(WIDTH=3).
Optimizing module rvdffs.
Optimizing module rvdffe(WIDTH=19).
Optimizing module rvdffiee(WIDTH=19).
Optimizing module rvdfflie(WIDTH=31,LEFT=19).
Optimizing module rvdffpcie.
Optimizing module rvdffiee(WIDTH=20).
Optimizing module rvdfflie(WIDTH=32,LEFT=20).
Optimizing module rvdfflie(WIDTH=31,LEFT=17).
Optimizing module rvdff(WIDTH=18).
<suppressed ~2 debug messages>
Optimizing module rvdffe(WIDTH=18).
Optimizing module rvdffiee(WIDTH=18).
Optimizing module rvdffiee(WIDTH=17).
Optimizing module rvdffiee(WIDTH=12).
Optimizing module rvdff(WIDTH=9).
<suppressed ~2 debug messages>
Optimizing module rvdffie(WIDTH=9).
Optimizing module rvdffie(WIDTH=8).
Optimizing module rvdff(WIDTH=23).
<suppressed ~2 debug messages>
Optimizing module rvdffie(WIDTH=23).
Optimizing module rvdffie(WIDTH=22).
Optimizing module rvdffie(WIDTH=20).
Optimizing module rvdff(WIDTH=19).
<suppressed ~2 debug messages>
Optimizing module rvdffie(WIDTH=19).
Optimizing module rvdffie(WIDTH=12).
Optimizing module rvdff(WIDTH=11).
<suppressed ~2 debug messages>
Optimizing module rvdffie(WIDTH=11).
Optimizing module rvdffie(WIDTH=10).
Optimizing module rvdff(WIDTH=47).
<suppressed ~2 debug messages>
Optimizing module rvdffe(WIDTH=47).
Optimizing module rvdff(WIDTH=13).
<suppressed ~2 debug messages>
Optimizing module rvdffe(WIDTH=13).
Optimizing module rvdff2iee(WIDTH=24).
Optimizing module rvdffibie(WIDTH=131,LEFT=24,PADLEFT=13,MIDDLE=31,PADRIGHT=47,RIGHT=16).
Optimizing module rvdff(WIDTH=8).
<suppressed ~2 debug messages>
Optimizing module rvdffe(WIDTH=8).
Optimizing module rvdff(WIDTH=7).
<suppressed ~2 debug messages>
Optimizing module rvdffe(WIDTH=7,OVERRIDE=1).
Optimizing module rvdffe(WIDTH=6,OVERRIDE=1).
Optimizing module rvdffe(WIDTH=41).
Optimizing module rvdff(WIDTH=37).
<suppressed ~2 debug messages>
Optimizing module rvdffe(WIDTH=37).
Optimizing module rvdff(WIDTH=32).
<suppressed ~2 debug messages>
Optimizing module rvdffe(WIDTH=32).
Optimizing module rvdff(WIDTH=31).
<suppressed ~2 debug messages>
Optimizing module rvdffe(WIDTH=31).
Optimizing module rvdff(WIDTH=25).
<suppressed ~2 debug messages>
Optimizing module rvdffe(WIDTH=25).
Optimizing module rvdff(WIDTH=24).
<suppressed ~2 debug messages>
Optimizing module rvdffe(WIDTH=24).
Optimizing module rvdff(WIDTH=22).
<suppressed ~2 debug messages>
Optimizing module rvdffe(WIDTH=22).
Optimizing module rvdff(WIDTH=20).
<suppressed ~2 debug messages>
Optimizing module rvdffe(WIDTH=20).
Optimizing module rvdffe(WIDTH=17).
Optimizing module rvdff(WIDTH=16).
<suppressed ~2 debug messages>
Optimizing module rvdffe(WIDTH=16).
Optimizing module rvdff(WIDTH=15).
<suppressed ~2 debug messages>
Optimizing module rvdffe(WIDTH=15).
Optimizing module rvdff(WIDTH=14).
<suppressed ~2 debug messages>
Optimizing module rvdffe(WIDTH=14).
Optimizing module rvdff(WIDTH=12).
<suppressed ~2 debug messages>
Optimizing module rvdffe(WIDTH=12).
Optimizing module rvdff(WIDTH=10).
<suppressed ~2 debug messages>
Optimizing module clockhdr.
<suppressed ~1 debug messages>
Optimizing module rvclkhdr.
Optimizing module rvdffe(WIDTH=10).
Optimizing module rvdffdpie(WIDTH=72,LEFTMOST=17,LEFT=12,RIGHT=18).
Optimizing module rvdff(WIDTH=6).
<suppressed ~2 debug messages>
Optimizing module rvdff(WIDTH=5).
<suppressed ~2 debug messages>
Optimizing module rvdff(WIDTH=41).
<suppressed ~2 debug messages>
Optimizing module rvdff(WIDTH=4).
<suppressed ~2 debug messages>
Optimizing module rvdff(WIDTH=38).
<suppressed ~2 debug messages>
Optimizing module rvdff(WIDTH=3).
<suppressed ~2 debug messages>
Optimizing module rvdff(WIDTH=2).
<suppressed ~2 debug messages>
Optimizing module rvdff(WIDTH=17).
<suppressed ~2 debug messages>
Optimizing module rvdff.
<suppressed ~1 debug messages>
Optimizing module rvbradder.
Optimizing module eh2_dec_trigger.
Optimizing module eh2_dec_timer_ctl.
Optimizing module eh2_dec_tlu_ctl.
<suppressed ~2 debug messages>
Optimizing module eh2_dec_csr.
Optimizing module eh2_dec_tlu_top.
<suppressed ~1 debug messages>
Optimizing module eh2_dec_ib_ctl.
<suppressed ~2 debug messages>
Optimizing module eh2_dec_gpr_ctl.
Optimizing module eh2_dec_dec_ctl.
Optimizing module eh2_dec_cam.
<suppressed ~27 debug messages>
Optimizing module eh2_dec_decode_ctl.
<suppressed ~11 debug messages>
Optimizing module eh2_dec.
<suppressed ~2 debug messages>

yosys> bmuxmap

3.6. Executing BMUXMAP pass.

yosys> demuxmap

3.7. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> flatten

3.8. Executing FLATTEN pass (flatten design).
Deleting now unused module clockhdr.
Deleting now unused module eh2_dec_cam.
Deleting now unused module eh2_dec_csr.
Deleting now unused module eh2_dec_dec_ctl.
Deleting now unused module eh2_dec_decode_ctl.
Deleting now unused module eh2_dec_gpr_ctl.
Deleting now unused module eh2_dec_ib_ctl.
Deleting now unused module eh2_dec_timer_ctl.
Deleting now unused module eh2_dec_tlu_ctl.
Deleting now unused module eh2_dec_tlu_top.
Deleting now unused module eh2_dec_trigger.
Deleting now unused module rvbradder.
Deleting now unused module rvclkhdr.
Deleting now unused module rvdff.
Deleting now unused module rvdff(WIDTH=10).
Deleting now unused module rvdff(WIDTH=11).
Deleting now unused module rvdff(WIDTH=12).
Deleting now unused module rvdff(WIDTH=13).
Deleting now unused module rvdff(WIDTH=14).
Deleting now unused module rvdff(WIDTH=15).
Deleting now unused module rvdff(WIDTH=16).
Deleting now unused module rvdff(WIDTH=17).
Deleting now unused module rvdff(WIDTH=18).
Deleting now unused module rvdff(WIDTH=19).
Deleting now unused module rvdff(WIDTH=2).
Deleting now unused module rvdff(WIDTH=20).
Deleting now unused module rvdff(WIDTH=22).
Deleting now unused module rvdff(WIDTH=23).
Deleting now unused module rvdff(WIDTH=24).
Deleting now unused module rvdff(WIDTH=25).
Deleting now unused module rvdff(WIDTH=3).
Deleting now unused module rvdff(WIDTH=31).
Deleting now unused module rvdff(WIDTH=32).
Deleting now unused module rvdff(WIDTH=37).
Deleting now unused module rvdff(WIDTH=38).
Deleting now unused module rvdff(WIDTH=4).
Deleting now unused module rvdff(WIDTH=41).
Deleting now unused module rvdff(WIDTH=47).
Deleting now unused module rvdff(WIDTH=5).
Deleting now unused module rvdff(WIDTH=6).
Deleting now unused module rvdff(WIDTH=7).
Deleting now unused module rvdff(WIDTH=8).
Deleting now unused module rvdff(WIDTH=9).
Deleting now unused module rvdff2iee(WIDTH=24).
Deleting now unused module rvdffdpie(WIDTH=72,LEFTMOST=17,LEFT=12,RIGHT=18).
Deleting now unused module rvdffe(WIDTH=10).
Deleting now unused module rvdffe(WIDTH=12).
Deleting now unused module rvdffe(WIDTH=13).
Deleting now unused module rvdffe(WIDTH=14).
Deleting now unused module rvdffe(WIDTH=15).
Deleting now unused module rvdffe(WIDTH=16).
Deleting now unused module rvdffe(WIDTH=17).
Deleting now unused module rvdffe(WIDTH=18).
Deleting now unused module rvdffe(WIDTH=19).
Deleting now unused module rvdffe(WIDTH=20).
Deleting now unused module rvdffe(WIDTH=22).
Deleting now unused module rvdffe(WIDTH=24).
Deleting now unused module rvdffe(WIDTH=25).
Deleting now unused module rvdffe(WIDTH=31).
Deleting now unused module rvdffe(WIDTH=32).
Deleting now unused module rvdffe(WIDTH=37).
Deleting now unused module rvdffe(WIDTH=41).
Deleting now unused module rvdffe(WIDTH=47).
Deleting now unused module rvdffe(WIDTH=6,OVERRIDE=1).
Deleting now unused module rvdffe(WIDTH=7,OVERRIDE=1).
Deleting now unused module rvdffe(WIDTH=8).
Deleting now unused module rvdffibie(WIDTH=131,LEFT=24,PADLEFT=13,MIDDLE=31,PADRIGHT=47,RIGHT=16).
Deleting now unused module rvdffie(WIDTH=10).
Deleting now unused module rvdffie(WIDTH=11).
Deleting now unused module rvdffie(WIDTH=12).
Deleting now unused module rvdffie(WIDTH=19).
Deleting now unused module rvdffie(WIDTH=20).
Deleting now unused module rvdffie(WIDTH=22).
Deleting now unused module rvdffie(WIDTH=23).
Deleting now unused module rvdffie(WIDTH=8).
Deleting now unused module rvdffie(WIDTH=9).
Deleting now unused module rvdffiee(WIDTH=12).
Deleting now unused module rvdffiee(WIDTH=17).
Deleting now unused module rvdffiee(WIDTH=18).
Deleting now unused module rvdffiee(WIDTH=19).
Deleting now unused module rvdffiee(WIDTH=20).
Deleting now unused module rvdfflie(WIDTH=31,LEFT=17).
Deleting now unused module rvdfflie(WIDTH=31,LEFT=19).
Deleting now unused module rvdfflie(WIDTH=32,LEFT=20).
Deleting now unused module rvdffpcie.
Deleting now unused module rvdffs.
Deleting now unused module rvdffs(WIDTH=3).
Deleting now unused module rvdffs(WIDTH=5).
Deleting now unused module rvdffs(WIDTH=6).
Deleting now unused module rvmaskandmatch.
Deleting now unused module rvoclkhdr.
Deleting now unused module rvsyncss(WIDTH=1).
Deleting now unused module rvsyncss(WIDTH=6).
<suppressed ~320 debug messages>

yosys> bmuxmap

3.9. Executing BMUXMAP pass.

yosys> demuxmap

3.10. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> tribuf -logic -formal

3.11. Executing TRIBUF pass.

yosys> deminout

3.12. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.13. Executing OPT_EXPR pass (perform const folding).
Optimizing module eh2_dec.
<suppressed ~24 debug messages>

yosys> opt_clean

3.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \eh2_dec..
Removed 622 unused cells and 41390 unused wires.
<suppressed ~4184 debug messages>

yosys> check

3.15. Executing CHECK pass (checking for obvious problems).
Checking module eh2_dec...
Found and reported 0 problems.

yosys> opt_expr

3.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module eh2_dec.
<suppressed ~459 debug messages>

yosys> opt_merge -nomux

3.17. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\eh2_dec'.
<suppressed ~1221 debug messages>
Removed a total of 407 cells.

yosys> opt_muxtree

3.18. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \eh2_dec..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\decode.\cam[0].cam.$verific$i21$eh2_dec_decode_ctl.sv:3299$14406: $flatten\decode.\cam[0].cam.$verific$n14$13841 -> 1'1
      Replacing known input bits on port B of cell $flatten\decode.\cam[0].cam.$verific$i19$eh2_dec_decode_ctl.sv:3296$14404: $flatten\decode.\cam[0].cam.$verific$n14$13841 -> 1'0
      Replacing known input bits on port B of cell $flatten\decode.\cam[0].cam.$verific$i28$eh2_dec_decode_ctl.sv:3299$14412: $flatten\decode.\cam[0].cam.$verific$n21$13846 -> 1'1
      Replacing known input bits on port B of cell $flatten\decode.\cam[0].cam.$verific$i26$eh2_dec_decode_ctl.sv:3296$14410: $flatten\decode.\cam[0].cam.$verific$n21$13846 -> 1'0
      Replacing known input bits on port B of cell $flatten\decode.\cam[0].cam.$verific$i35$eh2_dec_decode_ctl.sv:3299$14418: $flatten\decode.\cam[0].cam.$verific$n28$13851 -> 1'1
      Replacing known input bits on port B of cell $flatten\decode.\cam[0].cam.$verific$i33$eh2_dec_decode_ctl.sv:3296$14416: $flatten\decode.\cam[0].cam.$verific$n28$13851 -> 1'0
      Replacing known input bits on port B of cell $flatten\decode.\cam[0].cam.$verific$i42$eh2_dec_decode_ctl.sv:3299$14424: $flatten\decode.\cam[0].cam.$verific$n35$13856 -> 1'1
      Replacing known input bits on port B of cell $flatten\decode.\cam[0].cam.$verific$i40$eh2_dec_decode_ctl.sv:3296$14422: $flatten\decode.\cam[0].cam.$verific$n35$13856 -> 1'0
      Replacing known input bits on port B of cell $flatten\decode.\cam[0].cam.$verific$i49$eh2_dec_decode_ctl.sv:3299$14430: $flatten\decode.\cam[0].cam.$verific$n42$13861 -> 1'1
      Replacing known input bits on port B of cell $flatten\decode.\cam[0].cam.$verific$i47$eh2_dec_decode_ctl.sv:3296$14428: $flatten\decode.\cam[0].cam.$verific$n42$13861 -> 1'0
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~552 debug messages>

yosys> opt_reduce

3.19. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \eh2_dec.
    New input vector for $reduce_or cell $flatten\decode.$verific$reduce_or_1375$eh2_dec_decode_ctl.sv:2085$8995: { $flatten\decode.$verific$n4958$5725 $flatten\decode.$verific$n4956$5723 $flatten\decode.$verific$n4952$5721 $flatten\decode.$verific$n4950$5719 $flatten\decode.$verific$n4948$5717 $flatten\decode.$verific$n4946$5716 $flatten\decode.$verific$n4944$5714 $flatten\decode.$verific$n4942$5712 }
    New input vector for $reduce_or cell $flatten\decode.$verific$reduce_or_1006$eh2_dec_decode_ctl.sv:1690$8627: { \decode.presync_stall \decode.postsync_stall \decode.i1blockp[wait_lsu_idle_stall] \decode.i1blockp[store_stall] \decode.i1blockp[secondary_block] \decode.i1blockp[mul_block] \decode.i1blockp[mul2_block] \decode.i1blockp[load_stall] \decode.i1blockp[load_block] \decode.i1blockp[load2_block] \decode.i1blockp[icaf_block] \decode.i1blockp[extint_stall] \decode.i1blockp[amo_stall] \decode.i1_nonblock_div_stall \decode.i1_dp[i0_only] \decode.i1_block_same_thread_d \decode.dec_i1_cancel_e1 \decode.cam_i1_nonblock_load_stall \decode.genblk3[0].bundle1_ff.genblock.dff.dout [6] \decode.genblk3[0].bundle1_ff.genblock.dff.dout [2] \tlu.tlumt[0].tlu.halt_ff.genblock.dff.dout [14] }
  Optimizing cells in module \eh2_dec.
Performed a total of 2 changes.

yosys> opt_merge

3.20. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\eh2_dec'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

yosys> opt_share

3.21. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $mux $flatten\tlu.\tlumt[0].tlu.$verific$i1711$eh2_dec_tlu_ctl.sv:1814$32091 in front of them:
        $flatten\tlu.\tlumt[0].tlu.$verific$i1706$eh2_dec_tlu_ctl.sv:1813$32087
        $flatten\tlu.\tlumt[0].tlu.$verific$i1710$eh2_dec_tlu_ctl.sv:1814$32090

    Found cells that share an operand and can be merged by moving the $mux $flatten\tlu.\tlumt[0].tlu.$verific$i1720$eh2_dec_tlu_ctl.sv:1818$32100 in front of them:
        $flatten\tlu.\tlumt[0].tlu.$verific$i1716$eh2_dec_tlu_ctl.sv:1817$32096
        $flatten\tlu.\tlumt[0].tlu.$verific$i1719$eh2_dec_tlu_ctl.sv:1818$32099


yosys> opt_dff -nosdff -nodffe

3.22. Executing OPT_DFF pass (perform DFF optimizations).
Changing const-value async load to async reset on $flatten\tlu.\tlumt[0].tlu.\traceff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36143 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\tlumt[0].tlu.\syncro_ff.\sync_ff2.$verific$dout_reg$beh_lib.sv:38$35752 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\tlumt[0].tlu.\syncro_ff.\sync_ff1.$verific$dout_reg$beh_lib.sv:38$35752 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\tlumt[0].tlu.\pwbc_ff.\genblock.dff.\genblock.dff_left.\genblock.dff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$37503 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\tlumt[0].tlu.\pwbc_ff.\genblock.dff.\genblock.dff_extra.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36008 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\tlumt[0].tlu.\npwbc_ff.\genblock.dff.\genblock.dff_left.\genblock.dff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$37503 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\tlumt[0].tlu.\npwbc_ff.\genblock.dff.\genblock.dff_extra.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36008 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\tlumt[0].tlu.\mtvec_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36502 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\tlumt[0].tlu.\mtval_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\tlumt[0].tlu.\mtsel_ff.$verific$dout_reg$beh_lib.sv:38$35698 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\tlumt[0].tlu.\mtdata2_t3_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\tlumt[0].tlu.\mtdata2_t2_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\tlumt[0].tlu.\mtdata2_t1_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\tlumt[0].tlu.\mtdata2_t0_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\tlumt[0].tlu.\mtdata1_t3_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$35969 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\tlumt[0].tlu.\mtdata1_t2_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$35969 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\tlumt[0].tlu.\mtdata1_t1_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$35969 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\tlumt[0].tlu.\mtdata1_t0_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$35969 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\tlumt[0].tlu.\mscratch_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\tlumt[0].tlu.\mscause_ff.$verific$dout_reg$beh_lib.sv:38$35725 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\tlumt[0].tlu.\mpvhalt_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$37410 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\tlumt[0].tlu.\mpmc_ff.$verific$dout_reg[0]$beh_lib.sv:38$35680 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\tlumt[0].tlu.\minstretl_bff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36360 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\tlumt[0].tlu.\minstretl_aff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36836 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\tlumt[0].tlu.\minstreth_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\tlumt[0].tlu.\mie_ff.$verific$dout_reg$beh_lib.sv:38$35752 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\tlumt[0].tlu.\mhpme6_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$35969 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\tlumt[0].tlu.\mhpme5_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$35969 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\tlumt[0].tlu.\mhpme4_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$35969 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\tlumt[0].tlu.\mhpme3_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$35969 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\tlumt[0].tlu.\mhpmc6h_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\tlumt[0].tlu.\mhpmc6_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\tlumt[0].tlu.\mhpmc5h_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\tlumt[0].tlu.\mhpmc5_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\tlumt[0].tlu.\mhpmc4h_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\tlumt[0].tlu.\mhpmc4_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\tlumt[0].tlu.\mhpmc3h_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\tlumt[0].tlu.\mhpmc3_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\tlumt[0].tlu.\mepc_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36502 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\tlumt[0].tlu.\meivt_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36297 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\tlumt[0].tlu.\meihap_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36836 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\tlumt[0].tlu.\meicurpl_ff.$verific$dout_reg$beh_lib.sv:38$35725 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\tlumt[0].tlu.\mdseac_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\tlumt[0].tlu.\mcyclel_bff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36360 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\tlumt[0].tlu.\mcyclel_aff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36836 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\tlumt[0].tlu.\mcycleh_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\tlumt[0].tlu.\mcountinhibit_ff.\dffs.$verific$dout_reg$beh_lib.sv:38$35752 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\tlumt[0].tlu.\mcause_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\tlumt[0].tlu.\lsu_error_wbff.$verific$dout_reg$beh_lib.sv:38$35716 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\tlumt[0].tlu.\lsu_error_dc4ff.$verific$dout_reg$beh_lib.sv:38$35734 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\tlumt[0].tlu.\int_timers.\internal_timers.mitctl1_ff.\dffs.$verific$dout_reg$beh_lib.sv:38$35743 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\tlumt[0].tlu.\int_timers.\internal_timers.mitctl0_ff.\dffs.$verific$dout_reg$beh_lib.sv:38$35707 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\tlumt[0].tlu.\int_timers.\internal_timers.mitcnt1_ffb.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36360 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\tlumt[0].tlu.\int_timers.\internal_timers.mitcnt1_ffa.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36836 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\tlumt[0].tlu.\int_timers.\internal_timers.mitcnt0_ffb.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36360 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\tlumt[0].tlu.\int_timers.\internal_timers.mitcnt0_ffa.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36836 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\tlumt[0].tlu.\int_timers.\internal_timers.mitb1_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\tlumt[0].tlu.\int_timers.\internal_timers.mitb0_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\tlumt[0].tlu.\halt_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36297 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\tlumt[0].tlu.\genblk4.dicad1_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36805 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\tlumt[0].tlu.\genblk3.fastint_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$37740 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\tlumt[0].tlu.\free_ff.$verific$dout_reg$beh_lib.sv:38$35698 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\tlumt[0].tlu.\forcehaltctr_ff.\genblock.dff_left.\genblock.dff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36238 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\tlumt[0].tlu.\forcehaltctr_ff.\genblock.dff_extra.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36008 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\tlumt[0].tlu.\flush_lower_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36502 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\tlumt[0].tlu.\exthaltff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$35969 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\tlumt[0].tlu.\exctype_wb_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$37410 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\tlumt[0].tlu.\excinfo_wb_ff.$verific$dout_reg$beh_lib.sv:38$35689 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\tlumt[0].tlu.\dpc_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36502 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\tlumt[0].tlu.\dicawics_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$35689 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\tlumt[0].tlu.\dicad0h_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\tlumt[0].tlu.\dicad0_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\tlumt[0].tlu.\dcsr_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36051 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\tlumt[0].tlu.\bundle_freeff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$37675 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\tlumt[0].tlu.\bundle_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36238 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\tlumt[0].tlu.\bundle2_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36008 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\tidff.$verific$dout_reg$beh_lib.sv:38$35743 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\syncro_ff.\sync_ff2.$verific$dout_reg[0]$beh_lib.sv:38$35680 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\syncro_ff.\sync_ff1.$verific$dout_reg[0]$beh_lib.sv:38$35680 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\mrac_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\mnmipdel_ff.$verific$dout_reg$beh_lib.sv:38$35698 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\micect_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\miccmect_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\mhartstart_ff.$verific$dout_reg[0]$beh_lib.sv:38$35680 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\mfdht_ff.$verific$dout_reg$beh_lib.sv:38$35752 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\mfdc_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36008 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\mdccmect_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\mcgc_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$35969 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\lsu_dccm_errorff.$verific$dout_reg[0]$beh_lib.sv:38$35680 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\bp_i1wb_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36096 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\tlu.\bp_i0wb_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36096 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\arf[0].arf.\gpr[14].gprff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\ib[0].instbuff.\ibvalff.$verific$dout_reg$beh_lib.sv:38$35725 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\ib[0].instbuff.\ibsaveff.\genblock.dff_right.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36143 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\ib[0].instbuff.\ibsaveff.\genblock.dff_padright.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$37337 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\ib[0].instbuff.\ibsaveff.\genblock.dff_padleft.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$37228 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\ib[0].instbuff.\ibsaveff.\genblock.dff_middle.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36502 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\ib[0].instbuff.\ibsaveff.\genblock.dff_left.\genblock.dff_right.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36008 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\ib[0].instbuff.\ibsaveff.\genblock.dff_left.\genblock.dff_left.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36008 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\ib[0].instbuff.\ib3ff.\genblock.dff_right.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36143 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\ib[0].instbuff.\ib3ff.\genblock.dff_padright.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$37337 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\ib[0].instbuff.\ib3ff.\genblock.dff_padleft.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$37228 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\ib[0].instbuff.\ib3ff.\genblock.dff_middle.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36502 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\ib[0].instbuff.\ib3ff.\genblock.dff_left.\genblock.dff_right.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36008 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\ib[0].instbuff.\ib3ff.\genblock.dff_left.\genblock.dff_left.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36008 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\ib[0].instbuff.\ib2ff.\genblock.dff_right.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36143 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\ib[0].instbuff.\ib2ff.\genblock.dff_padright.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$37337 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\ib[0].instbuff.\ib2ff.\genblock.dff_padleft.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$37228 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\ib[0].instbuff.\ib2ff.\genblock.dff_middle.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36502 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\ib[0].instbuff.\ib2ff.\genblock.dff_left.\genblock.dff_right.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36008 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\ib[0].instbuff.\ib2ff.\genblock.dff_left.\genblock.dff_left.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36008 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\ib[0].instbuff.\ib1ff.\genblock.dff_right.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36143 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\ib[0].instbuff.\ib1ff.\genblock.dff_padright.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$37337 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\ib[0].instbuff.\ib1ff.\genblock.dff_padleft.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$37228 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\ib[0].instbuff.\ib1ff.\genblock.dff_middle.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36502 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\ib[0].instbuff.\ib1ff.\genblock.dff_left.\genblock.dff_right.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36008 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\ib[0].instbuff.\ib1ff.\genblock.dff_left.\genblock.dff_left.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36008 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\ib[0].instbuff.\ib0ff.\genblock.dff_right.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36143 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\ib[0].instbuff.\ib0ff.\genblock.dff_padright.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$37337 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\ib[0].instbuff.\ib0ff.\genblock.dff_padleft.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$37228 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\ib[0].instbuff.\ib0ff.\genblock.dff_middle.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36502 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\ib[0].instbuff.\ib0ff.\genblock.dff_left.\genblock.dff_right.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36008 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\ib[0].instbuff.\ib0ff.\genblock.dff_left.\genblock.dff_left.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36008 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\ib[0].instbuff.\flush_upperff.$verific$dout_reg[0]$beh_lib.sv:38$35680 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\ib[0].instbuff.\debug_wdata_rs1ff.\dffs.$verific$dout_reg[0]$beh_lib.sv:38$35680 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\ib[0].instbuff.\debug_valid_ff.\dffs.$verific$dout_reg[0]$beh_lib.sv:38$35680 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\ib[0].instbuff.\debug_fence_ff.\dffs.$verific$dout_reg[0]$beh_lib.sv:38$35680 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\ib[0].instbuff.\bpsaveindexff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$35734 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\ib[0].instbuff.\bp3indexff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$35734 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\ib[0].instbuff.\bp2indexff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$35734 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\ib[0].instbuff.\bp1indexff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$35734 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\ib[0].instbuff.\bp0indexff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$35734 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\wbff.\genblock.dff_rightmost.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36425 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\wbff.\genblock.dff_leftmost.\genblock.dff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$35689 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\wbc_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36836 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\trap_e4ff.\genblock.dff_left.\genblock.dff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$35689 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\trap_e4ff.\genblock.dff_extra.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36051 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\trap_e3ff.\genblock.dff_left.\genblock.dff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$35689 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\trap_e3ff.\genblock.dff_extra.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36051 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\trap_e2ff.\genblock.dff_left.\genblock.dff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$35689 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\trap_e2ff.\genblock.dff_extra.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36051 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\trap_e1ff.\genblock.dff_left.\genblock.dff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$35689 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\trap_e1ff.\genblock.dff_extra.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36051 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\misc1ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$37503 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\illegal[0].illegal_any_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\i1wbresultff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\i1wbpcff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36502 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\i1wbinstff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\i1wb1pcff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36502 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\i1wb1instff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\i1e4resultff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\i1e4pcff.\genblock.dff.\genblock.dff_left.\genblock.dff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$37503 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\i1e4pcff.\genblock.dff.\genblock.dff_extra.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36008 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\i1e4instff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\i1e3resultff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\i1e3pcff.\genblock.dff.\genblock.dff_left.\genblock.dff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$37503 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\i1e3pcff.\genblock.dff.\genblock.dff_extra.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36008 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\i1e3instff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\i1e2resultff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\i1e2pcff.\genblock.dff.\genblock.dff_left.\genblock.dff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$37503 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\i1e2pcff.\genblock.dff.\genblock.dff_extra.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36008 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\i1e2instff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\i1e1instff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\i1cg1ff.$verific$dout_reg$beh_lib.sv:38$35698 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\i1cg0ff.$verific$dout_reg$beh_lib.sv:38$35707 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\i0wbresultff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\i0wbpcff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36502 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\i0wbinstff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\i0wb1pcff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36502 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\i0wb1instff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\i0e4resultff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\i0e4pcff.\genblock.dff.\genblock.dff_left.\genblock.dff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$37503 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\i0e4pcff.\genblock.dff.\genblock.dff_extra.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36008 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\i0e4instff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\i0e3resultff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\i0e3pcff.\genblock.dff.\genblock.dff_left.\genblock.dff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$37503 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\i0e3pcff.\genblock.dff.\genblock.dff_extra.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36008 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\i0e3instff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\i0e2resultff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\i0e2pcff.\genblock.dff.\genblock.dff_left.\genblock.dff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$37503 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\i0e2pcff.\genblock.dff.\genblock.dff_extra.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36008 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\i0e2instff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\i0e1instff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\i0cg1ff.$verific$dout_reg$beh_lib.sv:38$35698 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\i0cg0ff.$verific$dout_reg$beh_lib.sv:38$35707 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\i0_csr_data_e1ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36670 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\genblk8[0].write_csr_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\genblk3[0].bundle2_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$35969 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\genblk3[0].bundle1_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36836 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\genblk30[0].e2brpcff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36238 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\genblk30[0].e1brpcff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36238 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\genblk1.fa_error_index[0].btberrorfa_f.$verific$dout_reg$beh_lib.sv:38$35752 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\e4ff.\genblock.dff_rightmost.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36425 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\e4ff.\genblock.dff_leftmost.\genblock.dff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$35689 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\e4c_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$35969 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\e3ff.\genblock.dff_rightmost.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36425 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\e3ff.\genblock.dff_right.\genblock.dff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$37918 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\e3ff.\genblock.dff_leftmost.\genblock.dff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$35689 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\e3ff.\genblock.dff_left.\genblock.dff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36008 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\e3c_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$35969 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\e2ff.\genblock.dff_rightmost.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36425 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\e2ff.\genblock.dff_right.\genblock.dff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$37918 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\e2ff.\genblock.dff_leftmost.\genblock.dff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$35689 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\e2ff.\genblock.dff_left.\genblock.dff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36008 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\e2c_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$35969 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\e1ff.\genblock.dff_rightmost.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36425 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\e1ff.\genblock.dff_right.\genblock.dff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$37918 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\e1ff.\genblock.dff_leftmost.\genblock.dff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$35689 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\e1ff.\genblock.dff_left.\genblock.dff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36008 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\e1c_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$35969 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\divff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$35752 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\cam[0].cam.\wbnbloadff.$verific$dout_reg[0]$beh_lib.sv:38$35680 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\cam[0].cam.\e4nbloadff.$verific$dout_reg[0]$beh_lib.sv:38$35680 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\cam[0].cam.\e3nbloadff.$verific$dout_reg[0]$beh_lib.sv:38$35680 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\cam[0].cam.\e2nbloadff.$verific$dout_reg[0]$beh_lib.sv:38$35680 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\cam[0].cam.\cam_array[7].cam_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$37410 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\cam[0].cam.\cam_array[6].cam_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$37410 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\cam[0].cam.\cam_array[5].cam_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$37410 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\cam[0].cam.\cam_array[4].cam_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$37410 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\cam[0].cam.\cam_array[3].cam_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$37410 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\cam[0].cam.\cam_array[2].cam_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$37410 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\cam[0].cam.\cam_array[1].cam_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$37410 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\decode.\cam[0].cam.\cam_array[0].cam_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$37410 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\arf[0].arf.\gpr[13].gprff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\arf[0].arf.\gpr[12].gprff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\arf[0].arf.\gpr[11].gprff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\arf[0].arf.\gpr[10].gprff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\arf[0].arf.\gpr[9].gprff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\arf[0].arf.\gpr[8].gprff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\arf[0].arf.\gpr[7].gprff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\arf[0].arf.\gpr[6].gprff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\arf[0].arf.\gpr[5].gprff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\arf[0].arf.\gpr[4].gprff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\arf[0].arf.\gpr[3].gprff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\arf[0].arf.\gpr[31].gprff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\arf[0].arf.\gpr[30].gprff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\arf[0].arf.\gpr[2].gprff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\arf[0].arf.\gpr[29].gprff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\arf[0].arf.\gpr[28].gprff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\arf[0].arf.\gpr[27].gprff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\arf[0].arf.\gpr[26].gprff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\arf[0].arf.\gpr[25].gprff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\arf[0].arf.\gpr[24].gprff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\arf[0].arf.\gpr[23].gprff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\arf[0].arf.\gpr[22].gprff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\arf[0].arf.\gpr[21].gprff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\arf[0].arf.\gpr[20].gprff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\arf[0].arf.\gpr[1].gprff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\arf[0].arf.\gpr[19].gprff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\arf[0].arf.\gpr[18].gprff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\arf[0].arf.\gpr[17].gprff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\arf[0].arf.\gpr[16].gprff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($aldff) from module eh2_dec.
Changing const-value async load to async reset on $flatten\arf[0].arf.\gpr[15].gprff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($aldff) from module eh2_dec.
Setting constant 0-bit at position 0 on $flatten\decode.\divff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$35752 ($adff) from module eh2_dec.
Setting constant 0-bit at position 2 on $flatten\decode.\e1ff.\genblock.dff_rightmost.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36425 ($adff) from module eh2_dec.
Setting constant 0-bit at position 13 on $flatten\decode.\e1ff.\genblock.dff_rightmost.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36425 ($adff) from module eh2_dec.
Setting constant 0-bit at position 11 on $flatten\decode.\trap_e1ff.\genblock.dff_extra.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36051 ($adff) from module eh2_dec.
Setting constant 0-bit at position 12 on $flatten\decode.\trap_e1ff.\genblock.dff_extra.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36051 ($adff) from module eh2_dec.
Setting constant 0-bit at position 0 on $flatten\decode.\trap_e1ff.\genblock.dff_left.\genblock.dff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$35689 ($adff) from module eh2_dec.
Setting constant 0-bit at position 0 on $flatten\tlu.\mhartstart_ff.$verific$dout_reg[0]$beh_lib.sv:38$35680 ($adff) from module eh2_dec.
Setting constant 0-bit at position 0 on $flatten\tlu.\tidff.$verific$dout_reg$beh_lib.sv:38$35743 ($adff) from module eh2_dec.
Setting constant 0-bit at position 4 on $flatten\tlu.\tidff.$verific$dout_reg$beh_lib.sv:38$35743 ($adff) from module eh2_dec.
Setting constant 0-bit at position 19 on $flatten\tlu.\tlumt[0].tlu.\bundle_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36238 ($adff) from module eh2_dec.
Setting constant 1-bit at position 0 on $flatten\activeclk.\clkhdr.$verific$en_ff_reg$beh_lib.sv:1234$35958 ($dlatch) from module eh2_dec.

yosys> opt_clean

3.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \eh2_dec..
Removed 21 unused cells and 531 unused wires.
<suppressed ~24 debug messages>

yosys> opt_expr

3.24. Executing OPT_EXPR pass (perform const folding).
Optimizing module eh2_dec.
<suppressed ~37 debug messages>

yosys> opt_muxtree

3.25. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \eh2_dec..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~541 debug messages>

yosys> opt_reduce

3.26. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \eh2_dec.
Performed a total of 0 changes.

yosys> opt_merge

3.27. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\eh2_dec'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

yosys> opt_share

3.28. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.29. Executing OPT_DFF pass (perform DFF optimizations).
Handling D = Q on $flatten\tlu.\mnmipdel_ff.$verific$dout_reg$beh_lib.sv:38$35698 ($adff) from module eh2_dec (removing D path).
Setting constant 0-bit at position 0 on $flatten\tlu.\mnmipdel_ff.$verific$dout_reg$beh_lib.sv:38$35698 ($dlatch) from module eh2_dec.
Setting constant 0-bit at position 1 on $flatten\tlu.\mnmipdel_ff.$verific$dout_reg$beh_lib.sv:38$35698 ($dlatch) from module eh2_dec.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$38837 ($adff) from module eh2_dec.
Setting constant 0-bit at position 2 on $flatten\decode.\e2ff.\genblock.dff_rightmost.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36425 ($adff) from module eh2_dec.
Setting constant 0-bit at position 13 on $flatten\decode.\e2ff.\genblock.dff_rightmost.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36425 ($adff) from module eh2_dec.
Setting constant 0-bit at position 11 on $flatten\decode.\trap_e2ff.\genblock.dff_extra.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36051 ($adff) from module eh2_dec.
Setting constant 0-bit at position 12 on $flatten\decode.\trap_e2ff.\genblock.dff_extra.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36051 ($adff) from module eh2_dec.
Setting constant 0-bit at position 0 on $flatten\decode.\trap_e2ff.\genblock.dff_left.\genblock.dff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$35689 ($adff) from module eh2_dec.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$38834 ($adff) from module eh2_dec.
Setting constant 0-bit at position 10 on $flatten\tlu.\tlumt[0].tlu.\mpvhalt_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$37410 ($adff) from module eh2_dec.

yosys> opt_clean

3.30. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \eh2_dec..
Removed 0 unused cells and 41 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.31. Executing OPT_EXPR pass (perform const folding).
Optimizing module eh2_dec.
<suppressed ~27 debug messages>

yosys> opt_muxtree

3.32. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \eh2_dec..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~532 debug messages>

yosys> opt_reduce

3.33. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \eh2_dec.
Performed a total of 0 changes.

yosys> opt_merge

3.34. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\eh2_dec'.
<suppressed ~27 debug messages>
Removed a total of 9 cells.

yosys> opt_share

3.35. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.36. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$38840 ($adff) from module eh2_dec.
Setting constant 0-bit at position 2 on $flatten\decode.\e3ff.\genblock.dff_rightmost.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36425 ($adff) from module eh2_dec.
Setting constant 0-bit at position 13 on $flatten\decode.\e3ff.\genblock.dff_rightmost.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36425 ($adff) from module eh2_dec.
Setting constant 0-bit at position 11 on $flatten\decode.\trap_e3ff.\genblock.dff_extra.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36051 ($adff) from module eh2_dec.
Setting constant 0-bit at position 12 on $flatten\decode.\trap_e3ff.\genblock.dff_extra.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36051 ($adff) from module eh2_dec.
Setting constant 0-bit at position 0 on $flatten\decode.\trap_e3ff.\genblock.dff_left.\genblock.dff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$35689 ($adff) from module eh2_dec.

yosys> opt_clean

3.37. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \eh2_dec..
Removed 0 unused cells and 32 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.38. Executing OPT_EXPR pass (perform const folding).
Optimizing module eh2_dec.
<suppressed ~25 debug messages>

yosys> opt_muxtree

3.39. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \eh2_dec..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~525 debug messages>

yosys> opt_reduce

3.40. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \eh2_dec.
Performed a total of 0 changes.

yosys> opt_merge

3.41. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\eh2_dec'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

yosys> opt_share

3.42. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.43. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$38846 ($adff) from module eh2_dec.
Setting constant 0-bit at position 2 on $flatten\decode.\e4ff.\genblock.dff_rightmost.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36425 ($adff) from module eh2_dec.
Setting constant 0-bit at position 13 on $flatten\decode.\e4ff.\genblock.dff_rightmost.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36425 ($adff) from module eh2_dec.
Setting constant 0-bit at position 11 on $flatten\decode.\trap_e4ff.\genblock.dff_extra.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36051 ($adff) from module eh2_dec.
Setting constant 0-bit at position 12 on $flatten\decode.\trap_e4ff.\genblock.dff_extra.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36051 ($adff) from module eh2_dec.

yosys> opt_clean

3.44. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \eh2_dec..
Removed 0 unused cells and 24 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.45. Executing OPT_EXPR pass (perform const folding).
Optimizing module eh2_dec.
<suppressed ~46 debug messages>
MAX OPT ITERATION = 4

yosys> fsm -encoding binary

3.46. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.46.1. Executing FSM_DETECT pass (finding FSMs in design).

yosys> fsm_extract

3.46.2. Executing FSM_EXTRACT pass (extracting FSM from design).

yosys> fsm_opt

3.46.3. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> opt_clean

3.46.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \eh2_dec..
Removed 0 unused cells and 29 unused wires.
<suppressed ~1 debug messages>

yosys> fsm_opt

3.46.5. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> fsm_recode -encoding binary

3.46.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

yosys> fsm_info

3.46.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

yosys> fsm_map

3.46.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

yosys> opt_expr

3.47. Executing OPT_EXPR pass (perform const folding).
Optimizing module eh2_dec.

yosys> opt_merge -nomux

3.48. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\eh2_dec'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

yosys> opt_muxtree

3.49. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \eh2_dec..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~513 debug messages>

yosys> opt_reduce

3.50. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \eh2_dec.
Performed a total of 0 changes.

yosys> opt_merge

3.51. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\eh2_dec'.
Removed a total of 0 cells.

yosys> opt_share

3.52. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.53. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\tlu.\tlumt[0].tlu.\mtsel_ff.$verific$dout_reg$beh_lib.sv:38$35698 ($adff) from module eh2_dec (D = \decode.write_csr_data_wb[0] [1:0], Q = \tlu.tlumt[0].tlu.mtsel_ff.dout).
Adding EN signal on $flatten\tlu.\tlumt[0].tlu.\mtdata1_t3_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$35969 ($adff) from module eh2_dec (D = { \tlu.tlumt[0].tlu.tdata_wrdata_wb [9] \decode.write_csr_data_wb[0] [19] \tlu.tlumt[0].tlu.tdata_action \tlu.tlumt[0].tlu.tdata_chain \decode.write_csr_data_wb[0] [7:6] \tlu.tlumt[0].tlu.tdata_opcode \decode.write_csr_data_wb[0] [1] \tlu.tlumt[0].tlu.tdata_load }, Q = { \tlu.tlumt[0].tlu.mtdata1_t3_ff.genblock.dff.dout [9] \tlu.tlumt[0].tlu.mtdata1_t3_ff.genblock.dff.dout [7:0] }).
Adding EN signal on $flatten\tlu.\tlumt[0].tlu.\mtdata1_t2_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$35969 ($adff) from module eh2_dec (D = { \tlu.tlumt[0].tlu.tdata_wrdata_wb [9] \decode.write_csr_data_wb[0] [19] \tlu.tlumt[0].tlu.tdata_action \tlu.tlumt[0].tlu.tdata_chain \decode.write_csr_data_wb[0] [7:6] \tlu.tlumt[0].tlu.tdata_opcode \decode.write_csr_data_wb[0] [1] \tlu.tlumt[0].tlu.tdata_load }, Q = { \tlu.tlumt[0].tlu.mtdata1_t2_ff.genblock.dff.dout [9] \tlu.tlumt[0].tlu.mtdata1_t2_ff.genblock.dff.dout [7:0] }).
Adding EN signal on $flatten\tlu.\tlumt[0].tlu.\mtdata1_t1_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$35969 ($adff) from module eh2_dec (D = { \tlu.tlumt[0].tlu.tdata_wrdata_wb [9] \decode.write_csr_data_wb[0] [19] \tlu.tlumt[0].tlu.tdata_action \tlu.tlumt[0].tlu.tdata_chain \decode.write_csr_data_wb[0] [7:6] \tlu.tlumt[0].tlu.tdata_opcode \decode.write_csr_data_wb[0] [1] \tlu.tlumt[0].tlu.tdata_load }, Q = { \tlu.tlumt[0].tlu.mtdata1_t1_ff.genblock.dff.dout [9] \tlu.tlumt[0].tlu.mtdata1_t1_ff.genblock.dff.dout [7:0] }).
Adding EN signal on $flatten\tlu.\tlumt[0].tlu.\mtdata1_t0_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$35969 ($adff) from module eh2_dec (D = { \tlu.tlumt[0].tlu.tdata_wrdata_wb [9] \decode.write_csr_data_wb[0] [19] \tlu.tlumt[0].tlu.tdata_action \tlu.tlumt[0].tlu.tdata_chain \decode.write_csr_data_wb[0] [7:6] \tlu.tlumt[0].tlu.tdata_opcode \decode.write_csr_data_wb[0] [1] \tlu.tlumt[0].tlu.tdata_load }, Q = { \tlu.tlumt[0].tlu.mtdata1_t0_ff.genblock.dff.dout [9] \tlu.tlumt[0].tlu.mtdata1_t0_ff.genblock.dff.dout [7:0] }).
Adding EN signal on $flatten\tlu.\tlumt[0].tlu.\meicurpl_ff.$verific$dout_reg$beh_lib.sv:38$35725 ($adff) from module eh2_dec (D = \decode.write_csr_data_wb[0] [3:0], Q = \tlu.tlumt[0].tlu.meicurpl_ff.dout).
Adding EN signal on $flatten\tlu.\tlumt[0].tlu.\mcountinhibit_ff.\dffs.$verific$dout_reg$beh_lib.sv:38$35752 ($adff) from module eh2_dec (D = { \decode.write_csr_data_wb[0] [6:2] \decode.write_csr_data_wb[0] [0] }, Q = \tlu.tlumt[0].tlu.mcountinhibit_ff.dffs.dout).
Adding EN signal on $flatten\tlu.\tlumt[0].tlu.\int_timers.\internal_timers.mitctl1_ff.\dffs.$verific$dout_reg$beh_lib.sv:38$35743 ($adff) from module eh2_dec (D = { \decode.write_csr_data_wb[0] [3:1] \tlu.tlumt[0].tlu.int_timers.mitctl1_0_b_ns \tlu.tlumt[0].tlu.int_timers.mit0_match_ns }, Q = \tlu.tlumt[0].tlu.int_timers.internal_timers.mitctl1_ff.dffs.dout).
Adding EN signal on $flatten\tlu.\tlumt[0].tlu.\int_timers.\internal_timers.mitctl0_ff.\dffs.$verific$dout_reg$beh_lib.sv:38$35707 ($adff) from module eh2_dec (D = { \decode.write_csr_data_wb[0] [2:1] \tlu.tlumt[0].tlu.int_timers.mitctl0_0_b_ns }, Q = \tlu.tlumt[0].tlu.int_timers.internal_timers.mitctl0_ff.dffs.dout).
Adding EN signal on $flatten\tlu.\tlumt[0].tlu.\forcehaltctr_ff.\genblock.dff_extra.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36008 ($adff) from module eh2_dec (D = \tlu.tlumt[0].tlu.force_halt_ctr [11:0], Q = \tlu.tlumt[0].tlu.forcehaltctr_ff.genblock.dff_extra.genblock.dff.dout).
Adding EN signal on $flatten\tlu.\tlumt[0].tlu.\dcsr_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36051 ($adff) from module eh2_dec (D = { \decode.write_csr_data_wb[0] [15] 3'000 \decode.write_csr_data_wb[0] [11:10] 3'000 \decode.write_csr_data_wb[0] [2] }, Q = { \tlu.tlumt[0].tlu.dcsr_ff.genblock.dff.dout [13:7] \tlu.tlumt[0].tlu.dcsr_ff.genblock.dff.dout [3:2] \tlu.tlumt[0].tlu.dcsr_ff.genblock.dff.dout [0] }).
Adding EN signal on $flatten\tlu.\tlumt[0].tlu.\dcsr_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36051 ($adff) from module eh2_dec (D = $flatten\tlu.\tlumt[0].tlu.$verific$n15047$28814 [1], Q = \tlu.tlumt[0].tlu.dcsr_ff.genblock.dff.dout [1]).
Adding EN signal on $flatten\tlu.\tlumt[0].tlu.\dcsr_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36051 ($adff) from module eh2_dec (D = \tlu.tlumt[0].tlu.dcsr_cause, Q = \tlu.tlumt[0].tlu.dcsr_ff.genblock.dff.dout [6:4]).
Adding EN signal on $flatten\tlu.\micect_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($adff) from module eh2_dec (D = \tlu.csr_sat, Q = \tlu.micect_ff.genblock.dff.dout [31:27]).
Adding EN signal on $flatten\tlu.\miccmect_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($adff) from module eh2_dec (D = \tlu.csr_sat, Q = \tlu.miccmect_ff.genblock.dff.dout [31:27]).
Adding EN signal on $flatten\tlu.\mfdht_ff.$verific$dout_reg$beh_lib.sv:38$35752 ($adff) from module eh2_dec (D = \decode.write_csr_data_wb[0] [5:0], Q = \tlu.mfdht_ff.dout).
Adding EN signal on $flatten\tlu.\mdccmect_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36581 ($adff) from module eh2_dec (D = \tlu.csr_sat, Q = \tlu.mdccmect_ff.genblock.dff.dout [31:27]).
Adding EN signal on $flatten\tlu.\mcgc_ff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$35969 ($adff) from module eh2_dec (D = { $flatten\tlu.$verific$n969$23569 \decode.write_csr_data_wb[0] [8:0] }, Q = \tlu.mcgc_ff.genblock.dff.dout).
Adding EN signal on $flatten\ib[0].instbuff.\debug_wdata_rs1ff.\dffs.$verific$dout_reg[0]$beh_lib.sv:38$35680 ($adff) from module eh2_dec (D = \ib[0].instbuff.debug_wdata_rs1ff.din, Q = \ib[0].instbuff.debug_wdata_rs1ff.dffs.dout).
Adding EN signal on $flatten\ib[0].instbuff.\debug_valid_ff.\dffs.$verific$dout_reg[0]$beh_lib.sv:38$35680 ($adff) from module eh2_dec (D = \ib[0].instbuff.debug_valid, Q = \ib[0].instbuff.debug_valid_ff.dffs.dout).
Adding EN signal on $flatten\ib[0].instbuff.\debug_fence_ff.\dffs.$verific$dout_reg[0]$beh_lib.sv:38$35680 ($adff) from module eh2_dec (D = \ib[0].instbuff.debug_fence_ff.din, Q = \ib[0].instbuff.debug_fence_ff.dffs.dout).
Adding EN signal on $flatten\decode.\genblk1.fa_error_index[0].btberrorfa_f.$verific$dout_reg$beh_lib.sv:38$35752 ($adff) from module eh2_dec (D = \ib[0].instbuff.bp0indexff.genblock.dff.dout [40:36], Q = \decode.genblk1.fa_error_index[0].btberrorfa_f.dout [4:0]).
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$38868 ($adffe) from module eh2_dec.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$38868 ($adffe) from module eh2_dec.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$38868 ($adffe) from module eh2_dec.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$38868 ($adffe) from module eh2_dec.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$38868 ($adffe) from module eh2_dec.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$38868 ($adffe) from module eh2_dec.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$38850 ($adff) from module eh2_dec.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$38835 ($adff) from module eh2_dec.
Setting constant 0-bit at position 2 on $flatten\decode.\wbff.\genblock.dff_rightmost.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36425 ($adff) from module eh2_dec.
Setting constant 0-bit at position 13 on $flatten\decode.\wbff.\genblock.dff_rightmost.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36425 ($adff) from module eh2_dec.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$38839 ($adff) from module eh2_dec.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$38839 ($adff) from module eh2_dec.
Setting constant 0-bit at position 1 on $flatten\tlu.\tlumt[0].tlu.\free_ff.$verific$dout_reg$beh_lib.sv:38$35698 ($adff) from module eh2_dec.

yosys> opt_clean

3.54. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \eh2_dec..
Removed 12 unused cells and 23 unused wires.
<suppressed ~31 debug messages>

yosys> opt_expr

3.55. Executing OPT_EXPR pass (perform const folding).
Optimizing module eh2_dec.
<suppressed ~52 debug messages>

yosys> opt_muxtree

3.56. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \eh2_dec..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~499 debug messages>

yosys> opt_reduce

3.57. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \eh2_dec.
Performed a total of 0 changes.

yosys> opt_merge

3.58. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\eh2_dec'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

yosys> opt_share

3.59. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.60. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.61. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \eh2_dec..
Removed 0 unused cells and 53 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.62. Executing OPT_EXPR pass (perform const folding).
Optimizing module eh2_dec.

yosys> opt_muxtree

3.63. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \eh2_dec..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~499 debug messages>

yosys> opt_reduce

3.64. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \eh2_dec.
Performed a total of 0 changes.

yosys> opt_merge

3.65. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\eh2_dec'.
Removed a total of 0 cells.

yosys> opt_share

3.66. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.67. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$38841 ($adff) from module eh2_dec.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$38891 ($adff) from module eh2_dec.

yosys> opt_clean

3.68. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \eh2_dec..

yosys> opt_expr

3.69. Executing OPT_EXPR pass (perform const folding).
Optimizing module eh2_dec.
<suppressed ~2 debug messages>

yosys> opt_muxtree

3.70. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \eh2_dec..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~499 debug messages>

yosys> opt_reduce

3.71. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \eh2_dec.
Performed a total of 0 changes.

yosys> opt_merge

3.72. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\eh2_dec'.
Removed a total of 0 cells.

yosys> opt_share

3.73. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.74. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$38847 ($adff) from module eh2_dec.

yosys> opt_clean

3.75. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \eh2_dec..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.76. Executing OPT_EXPR pass (perform const folding).
Optimizing module eh2_dec.
MAX OPT ITERATION = 4

yosys> wreduce -keepdc

3.77. Executing WREDUCE pass (reducing word size of cells).
Removed top 2 bits (of 5) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$or_828$eh2_dec_tlu_ctl.sv:1022$30032 ($or).
Removed top 2 bits (of 5) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$or_826$eh2_dec_tlu_ctl.sv:1020$30030 ($or).
Removed top 2 bits (of 5) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$or_824$eh2_dec_tlu_ctl.sv:1019$30028 ($or).
Removed top 2 bits (of 5) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$or_821$eh2_dec_tlu_ctl.sv:1018$30026 ($or).
Removed top 3 bits (of 5) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$or_818$eh2_dec_tlu_ctl.sv:1017$30023 ($or).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$or_815$eh2_dec_tlu_ctl.sv:1015$30020 ($or).
Removed top 3 bits (of 5) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$or_814$eh2_dec_tlu_ctl.sv:1014$30019 ($or).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$or_3303$eh2_dec_tlu_ctl.sv:1623$31251 ($or).
Removed top 3 bits (of 4) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$or_3296$eh2_dec_tlu_ctl.sv:1010$30014 ($or).
Removed top 1 bits (of 4) from port A of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$or_3295$eh2_dec_tlu_ctl.sv:1009$29504 ($or).
Removed top 2 bits (of 4) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$or_3295$eh2_dec_tlu_ctl.sv:1009$29504 ($or).
Removed top 1 bits (of 4) from port Y of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$or_3295$eh2_dec_tlu_ctl.sv:1009$29504 ($or).
Removed top 4 bits (of 6) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$or_3237$eh2_dec_tlu_ctl.sv:1016$30248 ($or).
Removed top 1 bits (of 2) from port A of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$or_2676$eh2_dec_tlu_ctl.sv:2001$33192 ($or).
Removed top 1 bits (of 2) from port A of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$or_2410$eh2_dec_tlu_ctl.sv:2001$33007 ($or).
Removed top 1 bits (of 2) from port A of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$or_2144$eh2_dec_tlu_ctl.sv:2001$32821 ($or).
Removed top 1 bits (of 2) from port A of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$or_1878$eh2_dec_tlu_ctl.sv:2001$32586 ($or).
Removed top 1 bits (of 3) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$or_1587$eh2_dec_tlu_ctl.sv:1625$31696 ($or).
Removed top 2 bits (of 3) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$or_1586$eh2_dec_tlu_ctl.sv:1624$31695 ($or).
Removed top 2 bits (of 4) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$or_1430$eh2_dec_tlu_ctl.sv:1450$31337 ($or).
Removed top 3 bits (of 4) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$or_1429$eh2_dec_tlu_ctl.sv:1449$31336 ($or).
Removed top 9 bits (of 11) from mux cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$mux_3231$eh2_dec_tlu_ctl.sv:1639$30429 ($mux).
Removed top 1 bits (of 10) from mux cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$mux_1769$eh2_dec_tlu_ctl.sv:1844$32140 ($mux).
Removed top 1 bits (of 10) from mux cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$mux_1756$eh2_dec_tlu_ctl.sv:1840$32130 ($mux).
Removed top 1 bits (of 10) from mux cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$mux_1745$eh2_dec_tlu_ctl.sv:1836$32122 ($mux).
Removed top 1 bits (of 10) from mux cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$mux_1732$eh2_dec_tlu_ctl.sv:1832$32111 ($mux).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_742$eh2_dec_tlu_ctl.sv:962$29947 ($eq).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_728$eh2_dec_tlu_ctl.sv:960$29937 ($eq).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_719$eh2_dec_tlu_ctl.sv:959$29930 ($eq).
Removed top 1 bits (of 12) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_3084$eh2_dec_tlu_ctl.sv:2243$34245 ($eq).
Removed top 2 bits (of 12) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_3080$eh2_dec_tlu_ctl.sv:2231$34226 ($eq).
Removed top 2 bits (of 12) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_3077$eh2_dec_tlu_ctl.sv:2215$34199 ($eq).
Removed top 2 bits (of 12) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_3074$eh2_dec_tlu_ctl.sv:2207$34172 ($eq).
Removed top 2 bits (of 12) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_3071$eh2_dec_tlu_ctl.sv:2199$34145 ($eq).
Removed top 2 bits (of 12) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_3068$eh2_dec_tlu_ctl.sv:2191$34118 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_3063$eh2_dec_tlu_ctl.sv:2186$34113 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2917$eh2_dec_tlu_ctl.sv:2065$33359 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2913$eh2_dec_tlu_ctl.sv:2064$33356 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2908$eh2_dec_tlu_ctl.sv:2063$33353 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2903$eh2_dec_tlu_ctl.sv:2062$33350 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2898$eh2_dec_tlu_ctl.sv:2061$33347 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2893$eh2_dec_tlu_ctl.sv:2060$33344 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2886$eh2_dec_tlu_ctl.sv:2059$33341 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2882$eh2_dec_tlu_ctl.sv:2058$33338 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2879$eh2_dec_tlu_ctl.sv:2057$33335 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2876$eh2_dec_tlu_ctl.sv:2056$33332 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2873$eh2_dec_tlu_ctl.sv:2055$33329 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2870$eh2_dec_tlu_ctl.sv:2054$33326 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2867$eh2_dec_tlu_ctl.sv:2053$33323 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2864$eh2_dec_tlu_ctl.sv:2052$33320 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2861$eh2_dec_tlu_ctl.sv:2051$33317 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2854$eh2_dec_tlu_ctl.sv:2049$33314 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2851$eh2_dec_tlu_ctl.sv:2048$33311 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2848$eh2_dec_tlu_ctl.sv:2047$33308 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2843$eh2_dec_tlu_ctl.sv:2046$33305 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2838$eh2_dec_tlu_ctl.sv:2045$33302 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2835$eh2_dec_tlu_ctl.sv:2044$33299 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2832$eh2_dec_tlu_ctl.sv:2043$33296 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2829$eh2_dec_tlu_ctl.sv:2042$33293 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2826$eh2_dec_tlu_ctl.sv:2041$33290 ($eq).
Removed top 5 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2823$eh2_dec_tlu_ctl.sv:2040$33287 ($eq).
Removed top 5 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2814$eh2_dec_tlu_ctl.sv:2037$33282 ($eq).
Removed top 5 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2807$eh2_dec_tlu_ctl.sv:2035$33278 ($eq).
Removed top 5 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2800$eh2_dec_tlu_ctl.sv:2033$33274 ($eq).
Removed top 5 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2793$eh2_dec_tlu_ctl.sv:2031$33270 ($eq).
Removed top 5 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2784$eh2_dec_tlu_ctl.sv:2029$33266 ($eq).
Removed top 5 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2780$eh2_dec_tlu_ctl.sv:2028$33263 ($eq).
Removed top 5 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2776$eh2_dec_tlu_ctl.sv:2027$33260 ($eq).
Removed top 5 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2771$eh2_dec_tlu_ctl.sv:2026$33257 ($eq).
Removed top 5 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2767$eh2_dec_tlu_ctl.sv:2025$33254 ($eq).
Removed top 5 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2763$eh2_dec_tlu_ctl.sv:2024$33251 ($eq).
Removed top 5 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2759$eh2_dec_tlu_ctl.sv:2023$33248 ($eq).
Removed top 5 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2755$eh2_dec_tlu_ctl.sv:2022$33245 ($eq).
Removed top 5 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2751$eh2_dec_tlu_ctl.sv:2021$33242 ($eq).
Removed top 6 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2746$eh2_dec_tlu_ctl.sv:2020$33239 ($eq).
Removed top 6 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2740$eh2_dec_tlu_ctl.sv:2018$33235 ($eq).
Removed top 6 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2734$eh2_dec_tlu_ctl.sv:2016$33231 ($eq).
Removed top 6 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2729$eh2_dec_tlu_ctl.sv:2015$33228 ($eq).
Removed top 6 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2724$eh2_dec_tlu_ctl.sv:2014$33225 ($eq).
Removed top 6 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2718$eh2_dec_tlu_ctl.sv:2013$33222 ($eq).
Removed top 6 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2713$eh2_dec_tlu_ctl.sv:2012$33219 ($eq).
Removed top 5 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2710$eh2_dec_tlu_ctl.sv:2011$33216 ($eq).
Removed top 5 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2707$eh2_dec_tlu_ctl.sv:2010$33213 ($eq).
Removed top 6 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2704$eh2_dec_tlu_ctl.sv:2009$33210 ($eq).
Removed top 7 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2701$eh2_dec_tlu_ctl.sv:2008$33207 ($eq).
Removed top 7 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2694$eh2_dec_tlu_ctl.sv:2006$33203 ($eq).
Removed top 7 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2685$eh2_dec_tlu_ctl.sv:2004$33199 ($eq).
Removed top 7 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2680$eh2_dec_tlu_ctl.sv:2003$33196 ($eq).
Removed top 8 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2677$eh2_dec_tlu_ctl.sv:2002$33193 ($eq).
Removed top 8 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2674$eh2_dec_tlu_ctl.sv:2001$33190 ($eq).
Removed top 9 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2673$eh2_dec_tlu_ctl.sv:2000$33189 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2651$eh2_dec_tlu_ctl.sv:2065$33168 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2647$eh2_dec_tlu_ctl.sv:2064$33165 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2642$eh2_dec_tlu_ctl.sv:2063$33162 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2637$eh2_dec_tlu_ctl.sv:2062$33159 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2632$eh2_dec_tlu_ctl.sv:2061$33156 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2627$eh2_dec_tlu_ctl.sv:2060$33153 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2620$eh2_dec_tlu_ctl.sv:2059$33150 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2616$eh2_dec_tlu_ctl.sv:2058$33147 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2613$eh2_dec_tlu_ctl.sv:2057$33144 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2610$eh2_dec_tlu_ctl.sv:2056$33141 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2607$eh2_dec_tlu_ctl.sv:2055$33138 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2604$eh2_dec_tlu_ctl.sv:2054$33135 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2601$eh2_dec_tlu_ctl.sv:2053$33132 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2598$eh2_dec_tlu_ctl.sv:2052$33129 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2595$eh2_dec_tlu_ctl.sv:2051$33126 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2588$eh2_dec_tlu_ctl.sv:2049$33123 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2585$eh2_dec_tlu_ctl.sv:2048$33120 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2582$eh2_dec_tlu_ctl.sv:2047$33117 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2577$eh2_dec_tlu_ctl.sv:2046$33114 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2572$eh2_dec_tlu_ctl.sv:2045$33111 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2569$eh2_dec_tlu_ctl.sv:2044$33108 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2566$eh2_dec_tlu_ctl.sv:2043$33105 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2563$eh2_dec_tlu_ctl.sv:2042$33102 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2560$eh2_dec_tlu_ctl.sv:2041$33099 ($eq).
Removed top 5 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2557$eh2_dec_tlu_ctl.sv:2040$33096 ($eq).
Removed top 5 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2548$eh2_dec_tlu_ctl.sv:2037$33091 ($eq).
Removed top 5 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2541$eh2_dec_tlu_ctl.sv:2035$33088 ($eq).
Removed top 5 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2534$eh2_dec_tlu_ctl.sv:2033$33085 ($eq).
Removed top 5 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2527$eh2_dec_tlu_ctl.sv:2031$33082 ($eq).
Removed top 5 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2518$eh2_dec_tlu_ctl.sv:2029$33079 ($eq).
Removed top 5 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2514$eh2_dec_tlu_ctl.sv:2028$33076 ($eq).
Removed top 5 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2510$eh2_dec_tlu_ctl.sv:2027$33073 ($eq).
Removed top 5 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2505$eh2_dec_tlu_ctl.sv:2026$33070 ($eq).
Removed top 5 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2501$eh2_dec_tlu_ctl.sv:2025$33067 ($eq).
Removed top 5 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2497$eh2_dec_tlu_ctl.sv:2024$33064 ($eq).
Removed top 5 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2493$eh2_dec_tlu_ctl.sv:2023$33061 ($eq).
Removed top 5 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2489$eh2_dec_tlu_ctl.sv:2022$33058 ($eq).
Removed top 5 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2485$eh2_dec_tlu_ctl.sv:2021$33055 ($eq).
Removed top 6 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2480$eh2_dec_tlu_ctl.sv:2020$33052 ($eq).
Removed top 6 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2474$eh2_dec_tlu_ctl.sv:2018$33048 ($eq).
Removed top 6 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2468$eh2_dec_tlu_ctl.sv:2016$33044 ($eq).
Removed top 6 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2463$eh2_dec_tlu_ctl.sv:2015$33041 ($eq).
Removed top 6 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2458$eh2_dec_tlu_ctl.sv:2014$33038 ($eq).
Removed top 6 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2452$eh2_dec_tlu_ctl.sv:2013$33035 ($eq).
Removed top 6 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2447$eh2_dec_tlu_ctl.sv:2012$33032 ($eq).
Removed top 5 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2444$eh2_dec_tlu_ctl.sv:2011$33029 ($eq).
Removed top 5 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2441$eh2_dec_tlu_ctl.sv:2010$33026 ($eq).
Removed top 6 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2438$eh2_dec_tlu_ctl.sv:2009$33023 ($eq).
Removed top 7 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2435$eh2_dec_tlu_ctl.sv:2008$33020 ($eq).
Removed top 7 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2428$eh2_dec_tlu_ctl.sv:2006$33017 ($eq).
Removed top 7 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2419$eh2_dec_tlu_ctl.sv:2004$33014 ($eq).
Removed top 7 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2414$eh2_dec_tlu_ctl.sv:2003$33011 ($eq).
Removed top 8 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2411$eh2_dec_tlu_ctl.sv:2002$33008 ($eq).
Removed top 8 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2408$eh2_dec_tlu_ctl.sv:2001$33005 ($eq).
Removed top 9 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2407$eh2_dec_tlu_ctl.sv:2000$33004 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2385$eh2_dec_tlu_ctl.sv:2065$32983 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2381$eh2_dec_tlu_ctl.sv:2064$32980 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2376$eh2_dec_tlu_ctl.sv:2063$32977 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2371$eh2_dec_tlu_ctl.sv:2062$32974 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2366$eh2_dec_tlu_ctl.sv:2061$32971 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2361$eh2_dec_tlu_ctl.sv:2060$32968 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2354$eh2_dec_tlu_ctl.sv:2059$32965 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2350$eh2_dec_tlu_ctl.sv:2058$32962 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2347$eh2_dec_tlu_ctl.sv:2057$32959 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2344$eh2_dec_tlu_ctl.sv:2056$32956 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2341$eh2_dec_tlu_ctl.sv:2055$32953 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2338$eh2_dec_tlu_ctl.sv:2054$32950 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2335$eh2_dec_tlu_ctl.sv:2053$32947 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2332$eh2_dec_tlu_ctl.sv:2052$32944 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2329$eh2_dec_tlu_ctl.sv:2051$32941 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2322$eh2_dec_tlu_ctl.sv:2049$32937 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2319$eh2_dec_tlu_ctl.sv:2048$32934 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2316$eh2_dec_tlu_ctl.sv:2047$32931 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2311$eh2_dec_tlu_ctl.sv:2046$32928 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2306$eh2_dec_tlu_ctl.sv:2045$32925 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2303$eh2_dec_tlu_ctl.sv:2044$32922 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2300$eh2_dec_tlu_ctl.sv:2043$32919 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2297$eh2_dec_tlu_ctl.sv:2042$32916 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2294$eh2_dec_tlu_ctl.sv:2041$32913 ($eq).
Removed top 5 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2291$eh2_dec_tlu_ctl.sv:2040$32910 ($eq).
Removed top 5 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2282$eh2_dec_tlu_ctl.sv:2037$32905 ($eq).
Removed top 5 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2275$eh2_dec_tlu_ctl.sv:2035$32902 ($eq).
Removed top 5 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2268$eh2_dec_tlu_ctl.sv:2033$32899 ($eq).
Removed top 5 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2261$eh2_dec_tlu_ctl.sv:2031$32896 ($eq).
Removed top 5 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2252$eh2_dec_tlu_ctl.sv:2029$32893 ($eq).
Removed top 5 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2248$eh2_dec_tlu_ctl.sv:2028$32890 ($eq).
Removed top 5 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2244$eh2_dec_tlu_ctl.sv:2027$32887 ($eq).
Removed top 5 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2239$eh2_dec_tlu_ctl.sv:2026$32884 ($eq).
Removed top 5 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2235$eh2_dec_tlu_ctl.sv:2025$32881 ($eq).
Removed top 5 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2231$eh2_dec_tlu_ctl.sv:2024$32878 ($eq).
Removed top 5 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2227$eh2_dec_tlu_ctl.sv:2023$32875 ($eq).
Removed top 5 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2223$eh2_dec_tlu_ctl.sv:2022$32872 ($eq).
Removed top 5 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2219$eh2_dec_tlu_ctl.sv:2021$32869 ($eq).
Removed top 6 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2214$eh2_dec_tlu_ctl.sv:2020$32866 ($eq).
Removed top 6 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2208$eh2_dec_tlu_ctl.sv:2018$32862 ($eq).
Removed top 6 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2202$eh2_dec_tlu_ctl.sv:2016$32858 ($eq).
Removed top 6 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2197$eh2_dec_tlu_ctl.sv:2015$32855 ($eq).
Removed top 6 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2192$eh2_dec_tlu_ctl.sv:2014$32852 ($eq).
Removed top 6 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2186$eh2_dec_tlu_ctl.sv:2013$32849 ($eq).
Removed top 6 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2181$eh2_dec_tlu_ctl.sv:2012$32846 ($eq).
Removed top 5 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2178$eh2_dec_tlu_ctl.sv:2011$32843 ($eq).
Removed top 5 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2175$eh2_dec_tlu_ctl.sv:2010$32840 ($eq).
Removed top 6 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2172$eh2_dec_tlu_ctl.sv:2009$32837 ($eq).
Removed top 7 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2169$eh2_dec_tlu_ctl.sv:2008$32834 ($eq).
Removed top 7 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2162$eh2_dec_tlu_ctl.sv:2006$32831 ($eq).
Removed top 7 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2153$eh2_dec_tlu_ctl.sv:2004$32828 ($eq).
Removed top 7 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2148$eh2_dec_tlu_ctl.sv:2003$32825 ($eq).
Removed top 8 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2145$eh2_dec_tlu_ctl.sv:2002$32822 ($eq).
Removed top 8 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2142$eh2_dec_tlu_ctl.sv:2001$32819 ($eq).
Removed top 9 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2141$eh2_dec_tlu_ctl.sv:2000$32818 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2119$eh2_dec_tlu_ctl.sv:2065$32796 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2115$eh2_dec_tlu_ctl.sv:2064$32792 ($eq).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2112$eh2_dec_tlu_ctl.sv:2063$32789 ($eq).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2111$eh2_dec_tlu_ctl.sv:2063$32788 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2110$eh2_dec_tlu_ctl.sv:2063$32787 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2105$eh2_dec_tlu_ctl.sv:2062$32782 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2100$eh2_dec_tlu_ctl.sv:2061$32777 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2095$eh2_dec_tlu_ctl.sv:2060$32772 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2088$eh2_dec_tlu_ctl.sv:2059$32766 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2084$eh2_dec_tlu_ctl.sv:2058$32762 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2081$eh2_dec_tlu_ctl.sv:2057$32759 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2078$eh2_dec_tlu_ctl.sv:2056$32756 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2075$eh2_dec_tlu_ctl.sv:2055$32753 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2072$eh2_dec_tlu_ctl.sv:2054$32750 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2069$eh2_dec_tlu_ctl.sv:2053$32747 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2066$eh2_dec_tlu_ctl.sv:2052$32744 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2063$eh2_dec_tlu_ctl.sv:2051$32741 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2056$eh2_dec_tlu_ctl.sv:2049$32736 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2053$eh2_dec_tlu_ctl.sv:2048$32733 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2050$eh2_dec_tlu_ctl.sv:2047$32730 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2045$eh2_dec_tlu_ctl.sv:2046$32725 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2040$eh2_dec_tlu_ctl.sv:2045$32720 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2037$eh2_dec_tlu_ctl.sv:2044$32717 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2034$eh2_dec_tlu_ctl.sv:2043$32714 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2031$eh2_dec_tlu_ctl.sv:2042$32711 ($eq).
Removed top 4 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2028$eh2_dec_tlu_ctl.sv:2041$32708 ($eq).
Removed top 5 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2025$eh2_dec_tlu_ctl.sv:2040$32705 ($eq).
Removed top 5 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2016$eh2_dec_tlu_ctl.sv:2037$32700 ($eq).
Removed top 5 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2009$eh2_dec_tlu_ctl.sv:2035$32696 ($eq).
Removed top 5 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_2002$eh2_dec_tlu_ctl.sv:2033$32692 ($eq).
Removed top 5 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_1995$eh2_dec_tlu_ctl.sv:2031$32688 ($eq).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_1991$eh2_dec_tlu_ctl.sv:2030$32685 ($eq).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_1990$eh2_dec_tlu_ctl.sv:2030$32684 ($eq).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_1988$eh2_dec_tlu_ctl.sv:2029$32683 ($eq).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_1987$eh2_dec_tlu_ctl.sv:2029$32682 ($eq).
Removed top 5 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_1986$eh2_dec_tlu_ctl.sv:2029$32681 ($eq).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_1983$eh2_dec_tlu_ctl.sv:2028$32678 ($eq).
Removed top 5 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_1982$eh2_dec_tlu_ctl.sv:2028$32677 ($eq).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_1979$eh2_dec_tlu_ctl.sv:2027$32674 ($eq).
Removed top 5 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_1978$eh2_dec_tlu_ctl.sv:2027$32673 ($eq).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_1975$eh2_dec_tlu_ctl.sv:2026$32670 ($eq).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_1974$eh2_dec_tlu_ctl.sv:2026$32669 ($eq).
Removed top 5 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_1973$eh2_dec_tlu_ctl.sv:2026$32668 ($eq).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_1970$eh2_dec_tlu_ctl.sv:2025$32665 ($eq).
Removed top 5 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_1969$eh2_dec_tlu_ctl.sv:2025$32664 ($eq).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_1966$eh2_dec_tlu_ctl.sv:2024$32661 ($eq).
Removed top 5 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_1965$eh2_dec_tlu_ctl.sv:2024$32660 ($eq).
Removed top 2 bits (of 5) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_1962$eh2_dec_tlu_ctl.sv:2023$32657 ($eq).
Removed top 5 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_1961$eh2_dec_tlu_ctl.sv:2023$32656 ($eq).
Removed top 2 bits (of 5) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_1958$eh2_dec_tlu_ctl.sv:2022$32653 ($eq).
Removed top 5 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_1957$eh2_dec_tlu_ctl.sv:2022$32652 ($eq).
Removed top 2 bits (of 5) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_1954$eh2_dec_tlu_ctl.sv:2021$32649 ($eq).
Removed top 5 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_1953$eh2_dec_tlu_ctl.sv:2021$32648 ($eq).
Removed top 2 bits (of 5) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_1950$eh2_dec_tlu_ctl.sv:2020$32645 ($eq).
Removed top 2 bits (of 5) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_1949$eh2_dec_tlu_ctl.sv:2020$32644 ($eq).
Removed top 6 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_1948$eh2_dec_tlu_ctl.sv:2020$32643 ($eq).
Removed top 6 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_1942$eh2_dec_tlu_ctl.sv:2018$32639 ($eq).
Removed top 6 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_1936$eh2_dec_tlu_ctl.sv:2016$32635 ($eq).
Removed top 3 bits (of 5) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_1933$eh2_dec_tlu_ctl.sv:2015$32632 ($eq).
Removed top 3 bits (of 5) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_1932$eh2_dec_tlu_ctl.sv:2015$32631 ($eq).
Removed top 6 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_1931$eh2_dec_tlu_ctl.sv:2015$32630 ($eq).
Removed top 3 bits (of 5) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_1928$eh2_dec_tlu_ctl.sv:2014$32627 ($eq).
Removed top 3 bits (of 5) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_1927$eh2_dec_tlu_ctl.sv:2014$32626 ($eq).
Removed top 6 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_1926$eh2_dec_tlu_ctl.sv:2014$32625 ($eq).
Removed top 6 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_1920$eh2_dec_tlu_ctl.sv:2013$32620 ($eq).
Removed top 4 bits (of 5) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_1917$eh2_dec_tlu_ctl.sv:2012$32617 ($eq).
Removed top 4 bits (of 5) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_1916$eh2_dec_tlu_ctl.sv:2012$32616 ($eq).
Removed top 6 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_1915$eh2_dec_tlu_ctl.sv:2012$32615 ($eq).
Removed top 5 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_1912$eh2_dec_tlu_ctl.sv:2011$32612 ($eq).
Removed top 5 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_1909$eh2_dec_tlu_ctl.sv:2010$32609 ($eq).
Removed top 6 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_1906$eh2_dec_tlu_ctl.sv:2009$32606 ($eq).
Removed top 7 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_1903$eh2_dec_tlu_ctl.sv:2008$32603 ($eq).
Removed top 7 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_1896$eh2_dec_tlu_ctl.sv:2006$32599 ($eq).
Removed top 7 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_1887$eh2_dec_tlu_ctl.sv:2004$32593 ($eq).
Removed top 7 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_1882$eh2_dec_tlu_ctl.sv:2003$32590 ($eq).
Removed top 8 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_1879$eh2_dec_tlu_ctl.sv:2002$32587 ($eq).
Removed top 8 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_1876$eh2_dec_tlu_ctl.sv:2001$32584 ($eq).
Removed top 9 bits (of 10) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_1875$eh2_dec_tlu_ctl.sv:2000$32583 ($eq).
Removed top 1 bits (of 12) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_1811$eh2_dec_tlu_ctl.sv:1895$32272 ($eq).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_1736$eh2_dec_tlu_ctl.sv:1834$32113 ($eq).
Removed top 1 bits (of 12) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_1723$eh2_dec_tlu_ctl.sv:1830$32103 ($eq).
Removed top 1 bits (of 12) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_1688$eh2_dec_tlu_ctl.sv:1765$32065 ($eq).
Removed top 1 bits (of 12) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_1677$eh2_dec_tlu_ctl.sv:1754$32057 ($eq).
Removed top 1 bits (of 12) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_1666$eh2_dec_tlu_ctl.sv:1721$32028 ($eq).
Removed top 1 bits (of 12) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_1659$eh2_dec_tlu_ctl.sv:1707$31954 ($eq).
Removed top 1 bits (of 12) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_1652$eh2_dec_tlu_ctl.sv:1693$31880 ($eq).
Removed top 1 bits (of 12) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_1646$eh2_dec_tlu_ctl.sv:1673$31837 ($eq).
Removed top 1 bits (of 12) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_1621$eh2_dec_tlu_ctl.sv:1650$31750 ($eq).
Removed top 1 bits (of 3) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_1593$eh2_dec_tlu_ctl.sv:1633$31702 ($eq).
Removed top 1 bits (of 12) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_1590$eh2_dec_tlu_ctl.sv:1627$31699 ($eq).
Removed top 1 bits (of 12) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_1525$eh2_dec_tlu_ctl.sv:1518$31560 ($eq).
Removed top 1 bits (of 12) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_1505$eh2_dec_tlu_ctl.sv:1490$31477 ($eq).
Removed top 2 bits (of 12) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_1445$eh2_dec_tlu_ctl.sv:1467$31359 ($eq).
Removed top 1 bits (of 12) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_1422$eh2_dec_tlu_ctl.sv:1443$31329 ($eq).
Removed top 2 bits (of 12) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_1388$eh2_dec_tlu_ctl.sv:1422$31232 ($eq).
Removed top 2 bits (of 12) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_1366$eh2_dec_tlu_ctl.sv:1407$31150 ($eq).
Removed top 2 bits (of 12) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_1294$eh2_dec_tlu_ctl.sv:1371$30898 ($eq).
Removed top 2 bits (of 12) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_1219$eh2_dec_tlu_ctl.sv:1280$30528 ($eq).
Removed top 2 bits (of 12) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_1211$eh2_dec_tlu_ctl.sv:1251$30454 ($eq).
Removed top 2 bits (of 12) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$equal_1169$eh2_dec_tlu_ctl.sv:1229$30419 ($eq).
Removed top 1 bits (of 3) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_3328$eh2_dec_tlu_ctl.sv:2345$34472 ($and).
Removed top 1 bits (of 18) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_3327$eh2_dec_tlu_ctl.sv:2344$34464 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_3326$eh2_dec_tlu_ctl.sv:2340$34462 ($and).
Removed top 1 bits (of 8) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_3325$eh2_dec_tlu_ctl.sv:2339$34460 ($and).
Removed top 1 bits (of 11) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_3324$eh2_dec_tlu_ctl.sv:2338$34458 ($and).
Removed top 1 bits (of 11) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_3323$eh2_dec_tlu_ctl.sv:2337$34456 ($and).
Removed top 1 bits (of 11) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_3322$eh2_dec_tlu_ctl.sv:2336$34454 ($and).
Removed top 1 bits (of 11) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_3321$eh2_dec_tlu_ctl.sv:2335$34432 ($and).
Removed top 1 bits (of 3) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_3320$eh2_dec_tlu_ctl.sv:2324$34428 ($and).
Removed top 1 bits (of 16) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_3319$eh2_dec_tlu_ctl.sv:2322$34426 ($and).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_3318$eh2_dec_tlu_ctl.sv:2321$34424 ($and).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_3317$eh2_dec_tlu_ctl.sv:2320$34422 ($and).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_3316$eh2_dec_tlu_ctl.sv:2319$34420 ($and).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_3313$eh2_dec_tlu_ctl.sv:2314$34396 ($and).
Removed top 1 bits (of 7) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_3312$eh2_dec_tlu_ctl.sv:2306$34394 ($and).
Removed top 1 bits (of 7) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_3311$eh2_dec_tlu_ctl.sv:2305$33474 ($and).
Removed top 1 bits (of 24) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_3306$eh2_dec_tlu_ctl.sv:1852$32246 ($and).
Removed top 1 bits (of 12) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_3305$eh2_dec_tlu_ctl.sv:1855$32244 ($and).
Removed top 1 bits (of 12) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_3304$eh2_dec_tlu_ctl.sv:1854$31692 ($and).
Removed top 25 bits (of 32) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_3211$eh2_dec_tlu_ctl.sv:2343$34470 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2934$eh2_dec_tlu_ctl.sv:2071$33375 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2931$eh2_dec_tlu_ctl.sv:2070$33372 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2928$eh2_dec_tlu_ctl.sv:2069$33369 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2925$eh2_dec_tlu_ctl.sv:2068$33366 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2922$eh2_dec_tlu_ctl.sv:2067$33363 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2919$eh2_dec_tlu_ctl.sv:2065$33360 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2915$eh2_dec_tlu_ctl.sv:2064$33357 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2891$eh2_dec_tlu_ctl.sv:2059$33342 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2884$eh2_dec_tlu_ctl.sv:2058$33339 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2880$eh2_dec_tlu_ctl.sv:2057$33336 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2877$eh2_dec_tlu_ctl.sv:2056$33333 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2874$eh2_dec_tlu_ctl.sv:2055$33330 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2871$eh2_dec_tlu_ctl.sv:2054$33327 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2868$eh2_dec_tlu_ctl.sv:2053$33324 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2865$eh2_dec_tlu_ctl.sv:2052$33321 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2862$eh2_dec_tlu_ctl.sv:2051$33318 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2852$eh2_dec_tlu_ctl.sv:2048$33312 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2849$eh2_dec_tlu_ctl.sv:2047$33309 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2846$eh2_dec_tlu_ctl.sv:2046$33306 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2841$eh2_dec_tlu_ctl.sv:2045$33303 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2836$eh2_dec_tlu_ctl.sv:2044$33300 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2833$eh2_dec_tlu_ctl.sv:2043$33297 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2830$eh2_dec_tlu_ctl.sv:2042$33294 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2827$eh2_dec_tlu_ctl.sv:2041$33291 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2824$eh2_dec_tlu_ctl.sv:2040$33288 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2815$eh2_dec_tlu_ctl.sv:2037$33283 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2782$eh2_dec_tlu_ctl.sv:2028$33264 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2778$eh2_dec_tlu_ctl.sv:2027$33261 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2769$eh2_dec_tlu_ctl.sv:2025$33255 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2765$eh2_dec_tlu_ctl.sv:2024$33252 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2761$eh2_dec_tlu_ctl.sv:2023$33249 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2757$eh2_dec_tlu_ctl.sv:2022$33246 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2753$eh2_dec_tlu_ctl.sv:2021$33243 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2722$eh2_dec_tlu_ctl.sv:2013$33223 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2711$eh2_dec_tlu_ctl.sv:2011$33217 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2708$eh2_dec_tlu_ctl.sv:2010$33214 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2678$eh2_dec_tlu_ctl.sv:2002$33194 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2675$eh2_dec_tlu_ctl.sv:2001$33191 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2668$eh2_dec_tlu_ctl.sv:2071$33184 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2665$eh2_dec_tlu_ctl.sv:2070$33181 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2662$eh2_dec_tlu_ctl.sv:2069$33178 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2659$eh2_dec_tlu_ctl.sv:2068$33175 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2656$eh2_dec_tlu_ctl.sv:2067$33172 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2653$eh2_dec_tlu_ctl.sv:2065$33169 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2649$eh2_dec_tlu_ctl.sv:2064$33166 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2625$eh2_dec_tlu_ctl.sv:2059$33151 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2618$eh2_dec_tlu_ctl.sv:2058$33148 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2614$eh2_dec_tlu_ctl.sv:2057$33145 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2611$eh2_dec_tlu_ctl.sv:2056$33142 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2608$eh2_dec_tlu_ctl.sv:2055$33139 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2605$eh2_dec_tlu_ctl.sv:2054$33136 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2602$eh2_dec_tlu_ctl.sv:2053$33133 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2599$eh2_dec_tlu_ctl.sv:2052$33130 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2596$eh2_dec_tlu_ctl.sv:2051$33127 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2586$eh2_dec_tlu_ctl.sv:2048$33121 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2583$eh2_dec_tlu_ctl.sv:2047$33118 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2580$eh2_dec_tlu_ctl.sv:2046$33115 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2575$eh2_dec_tlu_ctl.sv:2045$33112 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2570$eh2_dec_tlu_ctl.sv:2044$33109 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2567$eh2_dec_tlu_ctl.sv:2043$33106 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2564$eh2_dec_tlu_ctl.sv:2042$33103 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2561$eh2_dec_tlu_ctl.sv:2041$33100 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2558$eh2_dec_tlu_ctl.sv:2040$33097 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2549$eh2_dec_tlu_ctl.sv:2037$33092 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2516$eh2_dec_tlu_ctl.sv:2028$33077 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2512$eh2_dec_tlu_ctl.sv:2027$33074 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2503$eh2_dec_tlu_ctl.sv:2025$33068 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2499$eh2_dec_tlu_ctl.sv:2024$33065 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2495$eh2_dec_tlu_ctl.sv:2023$33062 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2491$eh2_dec_tlu_ctl.sv:2022$33059 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2487$eh2_dec_tlu_ctl.sv:2021$33056 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2456$eh2_dec_tlu_ctl.sv:2013$33036 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2445$eh2_dec_tlu_ctl.sv:2011$33030 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2442$eh2_dec_tlu_ctl.sv:2010$33027 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2412$eh2_dec_tlu_ctl.sv:2002$33009 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2409$eh2_dec_tlu_ctl.sv:2001$33006 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2402$eh2_dec_tlu_ctl.sv:2071$32999 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2399$eh2_dec_tlu_ctl.sv:2070$32996 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2396$eh2_dec_tlu_ctl.sv:2069$32993 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2393$eh2_dec_tlu_ctl.sv:2068$32990 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2390$eh2_dec_tlu_ctl.sv:2067$32987 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2387$eh2_dec_tlu_ctl.sv:2065$32984 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2383$eh2_dec_tlu_ctl.sv:2064$32981 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2359$eh2_dec_tlu_ctl.sv:2059$32966 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2352$eh2_dec_tlu_ctl.sv:2058$32963 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2348$eh2_dec_tlu_ctl.sv:2057$32960 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2345$eh2_dec_tlu_ctl.sv:2056$32957 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2342$eh2_dec_tlu_ctl.sv:2055$32954 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2339$eh2_dec_tlu_ctl.sv:2054$32951 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2336$eh2_dec_tlu_ctl.sv:2053$32948 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2333$eh2_dec_tlu_ctl.sv:2052$32945 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2330$eh2_dec_tlu_ctl.sv:2051$32942 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2320$eh2_dec_tlu_ctl.sv:2048$32935 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2317$eh2_dec_tlu_ctl.sv:2047$32932 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2314$eh2_dec_tlu_ctl.sv:2046$32929 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2309$eh2_dec_tlu_ctl.sv:2045$32926 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2304$eh2_dec_tlu_ctl.sv:2044$32923 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2301$eh2_dec_tlu_ctl.sv:2043$32920 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2298$eh2_dec_tlu_ctl.sv:2042$32917 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2295$eh2_dec_tlu_ctl.sv:2041$32914 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2292$eh2_dec_tlu_ctl.sv:2040$32911 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2283$eh2_dec_tlu_ctl.sv:2037$32906 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2250$eh2_dec_tlu_ctl.sv:2028$32891 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2246$eh2_dec_tlu_ctl.sv:2027$32888 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2237$eh2_dec_tlu_ctl.sv:2025$32882 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2233$eh2_dec_tlu_ctl.sv:2024$32879 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2229$eh2_dec_tlu_ctl.sv:2023$32876 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2225$eh2_dec_tlu_ctl.sv:2022$32873 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2221$eh2_dec_tlu_ctl.sv:2021$32870 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2190$eh2_dec_tlu_ctl.sv:2013$32850 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2179$eh2_dec_tlu_ctl.sv:2011$32844 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2176$eh2_dec_tlu_ctl.sv:2010$32841 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2146$eh2_dec_tlu_ctl.sv:2002$32823 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2143$eh2_dec_tlu_ctl.sv:2001$32820 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2136$eh2_dec_tlu_ctl.sv:2071$32813 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2133$eh2_dec_tlu_ctl.sv:2070$32810 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2130$eh2_dec_tlu_ctl.sv:2069$32807 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2127$eh2_dec_tlu_ctl.sv:2068$32804 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2124$eh2_dec_tlu_ctl.sv:2067$32801 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2121$eh2_dec_tlu_ctl.sv:2065$32798 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2117$eh2_dec_tlu_ctl.sv:2064$32794 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2093$eh2_dec_tlu_ctl.sv:2059$32770 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2086$eh2_dec_tlu_ctl.sv:2058$32764 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2082$eh2_dec_tlu_ctl.sv:2057$32760 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2079$eh2_dec_tlu_ctl.sv:2056$32757 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2076$eh2_dec_tlu_ctl.sv:2055$32754 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2073$eh2_dec_tlu_ctl.sv:2054$32751 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2070$eh2_dec_tlu_ctl.sv:2053$32748 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2067$eh2_dec_tlu_ctl.sv:2052$32745 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2064$eh2_dec_tlu_ctl.sv:2051$32742 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2054$eh2_dec_tlu_ctl.sv:2048$32734 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2051$eh2_dec_tlu_ctl.sv:2047$32731 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2048$eh2_dec_tlu_ctl.sv:2046$32728 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2043$eh2_dec_tlu_ctl.sv:2045$32723 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2038$eh2_dec_tlu_ctl.sv:2044$32718 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2035$eh2_dec_tlu_ctl.sv:2043$32715 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2032$eh2_dec_tlu_ctl.sv:2042$32712 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2029$eh2_dec_tlu_ctl.sv:2041$32709 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2026$eh2_dec_tlu_ctl.sv:2040$32706 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_2017$eh2_dec_tlu_ctl.sv:2037$32701 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_1984$eh2_dec_tlu_ctl.sv:2028$32679 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_1980$eh2_dec_tlu_ctl.sv:2027$32675 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_1971$eh2_dec_tlu_ctl.sv:2025$32666 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_1967$eh2_dec_tlu_ctl.sv:2024$32662 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_1963$eh2_dec_tlu_ctl.sv:2023$32658 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_1959$eh2_dec_tlu_ctl.sv:2022$32654 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_1955$eh2_dec_tlu_ctl.sv:2021$32650 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_1924$eh2_dec_tlu_ctl.sv:2013$32623 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_1913$eh2_dec_tlu_ctl.sv:2011$32613 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_1910$eh2_dec_tlu_ctl.sv:2010$32610 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_1880$eh2_dec_tlu_ctl.sv:2002$32588 ($and).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$and_1877$eh2_dec_tlu_ctl.sv:2001$32585 ($and).
Removed top 31 bits (of 32) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$add_3094$eh2_dec_tlu_ctl.sv:2248$34252 ($add).
Removed top 63 bits (of 64) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$add_3045$eh2_dec_tlu_ctl.sv:2168$33959 ($add).
Removed top 63 bits (of 64) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$add_3044$eh2_dec_tlu_ctl.sv:2168$33958 ($add).
Removed top 63 bits (of 64) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$add_3023$eh2_dec_tlu_ctl.sv:2150$33802 ($add).
Removed top 63 bits (of 64) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$add_3022$eh2_dec_tlu_ctl.sv:2150$33801 ($add).
Removed top 63 bits (of 64) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$add_3001$eh2_dec_tlu_ctl.sv:2132$33645 ($add).
Removed top 63 bits (of 64) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$add_3000$eh2_dec_tlu_ctl.sv:2132$33644 ($add).
Removed top 63 bits (of 64) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$add_2979$eh2_dec_tlu_ctl.sv:2114$33488 ($add).
Removed top 63 bits (of 64) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$add_2978$eh2_dec_tlu_ctl.sv:2114$33487 ($add).
Removed top 30 bits (of 31) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$add_1479$eh2_dec_tlu_ctl.sv:1476$31389 ($add).
Removed top 31 bits (of 32) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$add_1287$eh2_dec_tlu_ctl.sv:1360$30823 ($add).
Removed top 1 bits (of 33) from port Y of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$add_1287$eh2_dec_tlu_ctl.sv:1360$30823 ($add).
Removed top 23 bits (of 24) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$add_1269$eh2_dec_tlu_ctl.sv:1337$30733 ($add).
Removed top 8 bits (of 9) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$add_1267$eh2_dec_tlu_ctl.sv:1336$30730 ($add).
Removed top 7 bits (of 8) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$add_1264$eh2_dec_tlu_ctl.sv:1336$30728 ($add).
Removed top 31 bits (of 32) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$add_1249$eh2_dec_tlu_ctl.sv:1316$30645 ($add).
Removed top 1 bits (of 33) from port Y of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$add_1249$eh2_dec_tlu_ctl.sv:1316$30645 ($add).
Removed top 23 bits (of 24) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$add_1239$eh2_dec_tlu_ctl.sv:1300$30562 ($add).
Removed top 7 bits (of 8) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$add_1237$eh2_dec_tlu_ctl.sv:1299$30559 ($add).
Removed top 25 bits (of 30) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$add_1036$eh2_dec_tlu_ctl.sv:1133$30210 ($add).
Removed top 4 bits (of 10) from port A of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$LessThan_3060$eh2_dec_tlu_ctl.sv:2185$34110 ($lt).
Removed top 1 bits (of 11) from port A of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.\mpvhalt_ff.$verific$xor_3$beh_lib.sv:514$37371 ($xor).
Removed top 1 bits (of 11) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.\mpvhalt_ff.$verific$xor_3$beh_lib.sv:514$37371 ($xor).
Removed top 1 bits (of 11) from port Y of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.\mpvhalt_ff.$verific$xor_3$beh_lib.sv:514$37371 ($xor).
Removed top 7 bits (of 8) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.\int_timers.$verific$add_21$eh2_dec_tlu_ctl.sv:2416$34578 ($add).
Removed top 23 bits (of 24) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.\int_timers.$verific$add_23$eh2_dec_tlu_ctl.sv:2417$34581 ($add).
Removed top 7 bits (of 8) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.\int_timers.$verific$add_48$eh2_dec_tlu_ctl.sv:2439$34675 ($add).
Removed top 23 bits (of 24) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.\int_timers.$verific$add_50$eh2_dec_tlu_ctl.sv:2440$34678 ($add).
Removed top 1 bits (of 4) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.\int_timers.$verific$and_111$eh2_dec_tlu_ctl.sv:2513$34559 ($and).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.\int_timers.$verific$and_112$eh2_dec_tlu_ctl.sv:2514$34958 ($and).
Removed top 1 bits (of 12) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.\int_timers.$verific$equal_33$eh2_dec_tlu_ctl.sv:2430$34663 ($eq).
Removed top 1 bits (of 12) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.\int_timers.$verific$equal_60$eh2_dec_tlu_ctl.sv:2453$34759 ($eq).
Removed top 1 bits (of 12) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.\int_timers.$verific$equal_66$eh2_dec_tlu_ctl.sv:2464$34833 ($eq).
Removed top 1 bits (of 12) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.\int_timers.$verific$equal_72$eh2_dec_tlu_ctl.sv:2478$34906 ($eq).
Removed top 1 bits (of 12) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.\int_timers.$verific$equal_81$eh2_dec_tlu_ctl.sv:2495$34924 ($eq).
Removed top 1 bits (of 12) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.\int_timers.$verific$equal_9$eh2_dec_tlu_ctl.sv:2412$34566 ($eq).
Removed top 2 bits (of 3) from mux cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.\int_timers.$verific$mux_75$eh2_dec_tlu_ctl.sv:2479$34909 ($mux).
Removed top 3 bits (of 4) from mux cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.\int_timers.$verific$mux_84$eh2_dec_tlu_ctl.sv:2496$34927 ($mux).
Removed top 1 bits (of 20) from port A of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.\bundle_ff.$verific$xor_3$beh_lib.sv:514$37506 ($xor).
Removed top 1 bits (of 20) from port B of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.\bundle_ff.$verific$xor_3$beh_lib.sv:514$37506 ($xor).
Removed top 1 bits (of 20) from port Y of cell eh2_dec.$flatten\tlu.\tlumt[0].tlu.\bundle_ff.$verific$xor_3$beh_lib.sv:514$37506 ($xor).
Removed top 26 bits (of 27) from port B of cell eh2_dec.$flatten\tlu.$verific$add_193$eh2_dec_tlu_top.sv:786$25311 ($add).
Removed top 1 bits (of 28) from port Y of cell eh2_dec.$flatten\tlu.$verific$add_193$eh2_dec_tlu_top.sv:786$25311 ($add).
Removed top 26 bits (of 27) from port B of cell eh2_dec.$flatten\tlu.$verific$add_207$eh2_dec_tlu_top.sv:800$25392 ($add).
Removed top 1 bits (of 28) from port Y of cell eh2_dec.$flatten\tlu.$verific$add_207$eh2_dec_tlu_top.sv:800$25392 ($add).
Removed top 26 bits (of 27) from port B of cell eh2_dec.$flatten\tlu.$verific$add_222$eh2_dec_tlu_top.sv:818$25478 ($add).
Removed top 1 bits (of 28) from port Y of cell eh2_dec.$flatten\tlu.$verific$add_222$eh2_dec_tlu_top.sv:818$25478 ($add).
Removed top 5 bits (of 32) from port B of cell eh2_dec.$flatten\tlu.$verific$and_199$eh2_dec_tlu_top.sv:791$25385 ($and).
Removed top 5 bits (of 32) from port B of cell eh2_dec.$flatten\tlu.$verific$and_214$eh2_dec_tlu_top.sv:805$25467 ($and).
Removed top 5 bits (of 32) from port B of cell eh2_dec.$flatten\tlu.$verific$and_228$eh2_dec_tlu_top.sv:823$25552 ($and).
Removed top 2 bits (of 3) from port B of cell eh2_dec.$flatten\tlu.$verific$and_289$eh2_dec_tlu_top.sv:897$25606 ($and).
Removed top 1 bits (of 11) from port B of cell eh2_dec.$flatten\tlu.$verific$and_291$eh2_dec_tlu_top.sv:899$25608 ($and).
Removed top 1 bits (of 20) from port B of cell eh2_dec.$flatten\tlu.$verific$and_292$eh2_dec_tlu_top.sv:900$25611 ($and).
Removed top 1 bits (of 7) from port B of cell eh2_dec.$flatten\tlu.$verific$and_293$eh2_dec_tlu_top.sv:904$25613 ($and).
Removed top 2 bits (of 3) from port B of cell eh2_dec.$flatten\tlu.$verific$and_294$eh2_dec_tlu_top.sv:905$25621 ($and).
Removed top 2 bits (of 3) from port B of cell eh2_dec.$flatten\tlu.$verific$and_295$eh2_dec_tlu_top.sv:906$25623 ($and).
Removed top 1 bits (of 12) from port B of cell eh2_dec.$flatten\tlu.$verific$equal_111$eh2_dec_tlu_top.sv:681$25113 ($eq).
Removed top 1 bits (of 12) from port B of cell eh2_dec.$flatten\tlu.$verific$equal_130$eh2_dec_tlu_top.sv:718$25155 ($eq).
Removed top 1 bits (of 12) from port B of cell eh2_dec.$flatten\tlu.$verific$equal_149$eh2_dec_tlu_top.sv:753$25201 ($eq).
Removed top 1 bits (of 12) from port B of cell eh2_dec.$flatten\tlu.$verific$equal_190$eh2_dec_tlu_top.sv:785$25308 ($eq).
Removed top 1 bits (of 12) from port B of cell eh2_dec.$flatten\tlu.$verific$equal_203$eh2_dec_tlu_top.sv:799$25388 ($eq).
Removed top 1 bits (of 12) from port B of cell eh2_dec.$flatten\tlu.$verific$equal_219$eh2_dec_tlu_top.sv:817$25475 ($eq).
Removed top 1 bits (of 12) from port B of cell eh2_dec.$flatten\tlu.$verific$equal_232$eh2_dec_tlu_top.sv:831$25555 ($eq).
Removed top 5 bits (of 32) from mux cell eh2_dec.$flatten\tlu.$verific$mux_195$eh2_dec_tlu_top.sv:787$25313 ($mux).
Removed top 5 bits (of 32) from mux cell eh2_dec.$flatten\tlu.$verific$mux_209$eh2_dec_tlu_top.sv:801$25394 ($mux).
Removed top 5 bits (of 32) from mux cell eh2_dec.$flatten\tlu.$verific$mux_224$eh2_dec_tlu_top.sv:819$25480 ($mux).
Removed top 1 bits (of 4) from port A of cell eh2_dec.$flatten\tlu.$verific$or_286$eh2_dec_tlu_top.sv:894$23690 ($or).
Removed top 2 bits (of 4) from port B of cell eh2_dec.$flatten\tlu.$verific$or_286$eh2_dec_tlu_top.sv:894$23690 ($or).
Removed top 1 bits (of 4) from port Y of cell eh2_dec.$flatten\tlu.$verific$or_286$eh2_dec_tlu_top.sv:894$23690 ($or).
Removed top 1 bits (of 6) from port A of cell eh2_dec.$flatten\tlu.$verific$or_287$eh2_dec_tlu_top.sv:895$25604 ($or).
Removed top 3 bits (of 6) from port B of cell eh2_dec.$flatten\tlu.$verific$or_287$eh2_dec_tlu_top.sv:895$25604 ($or).
Removed top 1 bits (of 6) from port Y of cell eh2_dec.$flatten\tlu.$verific$or_287$eh2_dec_tlu_top.sv:895$25604 ($or).
Removed top 1 bits (of 7) from port A of cell eh2_dec.$flatten\tlu.$verific$or_288$eh2_dec_tlu_top.sv:896$25605 ($or).
Removed top 5 bits (of 7) from port B of cell eh2_dec.$flatten\tlu.$verific$or_288$eh2_dec_tlu_top.sv:896$25605 ($or).
Removed top 1 bits (of 7) from port Y of cell eh2_dec.$flatten\tlu.$verific$or_288$eh2_dec_tlu_top.sv:896$25605 ($or).
Removed top 1 bits (of 7) from port A of cell eh2_dec.$flatten\tlu.$verific$or_290$eh2_dec_tlu_top.sv:897$25607 ($or).
Removed top 1 bits (of 14) from port B of cell eh2_dec.$flatten\ib[0].instbuff.$verific$and_395$eh2_dec_ib_ctl.sv:299$21450 ($and).
Removed top 1 bits (of 3) from port B of cell eh2_dec.$flatten\ib[0].instbuff.$verific$and_396$eh2_dec_ib_ctl.sv:217$21460 ($and).
Removed top 1 bits (of 7) from port B of cell eh2_dec.$flatten\ib[0].instbuff.$verific$and_398$eh2_dec_ib_ctl.sv:517$21464 ($and).
Removed top 1 bits (of 12) from port B of cell eh2_dec.$flatten\ib[0].instbuff.$verific$equal_112$eh2_dec_ib_ctl.sv:312$21555 ($eq).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\ib[0].instbuff.$verific$equal_95$eh2_dec_ib_ctl.sv:292$21536 ($eq).
Removed top 8 bits (of 20) from FF cell eh2_dec.$flatten\decode.\genblk30[0].e2brpcff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36238 ($adff).
Removed top 18 bits (of 19) from port B of cell eh2_dec.$flatten\decode.\genblk30[0].ibradder_correct.$verific$add_5$beh_lib.sv:963$35656 ($add).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\decode.$verific$and_3547$eh2_dec_decode_ctl.sv:1098$7347 ($and).
Removed top 1 bits (of 2) from port Y of cell eh2_dec.$flatten\decode.$verific$and_3547$eh2_dec_decode_ctl.sv:1098$7347 ($and).
Removed top 1 bits (of 2) from port A of cell eh2_dec.$flatten\decode.$verific$and_3547$eh2_dec_decode_ctl.sv:1098$7347 ($and).
Removed top 1 bits (of 6) from port B of cell eh2_dec.$flatten\decode.$verific$and_3558$eh2_dec_decode_ctl.sv:1560$8459 ($and).
Removed top 1 bits (of 38) from port B of cell eh2_dec.$flatten\decode.$verific$and_3559$eh2_dec_decode_ctl.sv:1487$8462 ($and).
Removed top 1 bits (of 4) from port B of cell eh2_dec.$flatten\decode.$verific$equal_1717$eh2_dec_decode_ctl.sv:2191$9286 ($eq).
Removed top 1 bits (of 4) from port B of cell eh2_dec.$flatten\decode.$verific$equal_1720$eh2_dec_decode_ctl.sv:2192$9289 ($eq).
Removed top 1 bits (of 4) from port B of cell eh2_dec.$flatten\decode.$verific$equal_1724$eh2_dec_decode_ctl.sv:2194$9291 ($eq).
Removed top 1 bits (of 4) from port B of cell eh2_dec.$flatten\decode.$verific$equal_1727$eh2_dec_decode_ctl.sv:2195$9294 ($eq).
Removed top 1 bits (of 4) from port B of cell eh2_dec.$flatten\decode.$verific$equal_1731$eh2_dec_decode_ctl.sv:2197$9296 ($eq).
Removed top 1 bits (of 4) from port B of cell eh2_dec.$flatten\decode.$verific$equal_1734$eh2_dec_decode_ctl.sv:2198$9299 ($eq).
Removed top 1 bits (of 4) from port B of cell eh2_dec.$flatten\decode.$verific$equal_1738$eh2_dec_decode_ctl.sv:2200$9301 ($eq).
Removed top 1 bits (of 4) from port B of cell eh2_dec.$flatten\decode.$verific$equal_1741$eh2_dec_decode_ctl.sv:2201$9303 ($eq).
Removed top 3 bits (of 4) from port B of cell eh2_dec.$flatten\decode.$verific$equal_1785$eh2_dec_decode_ctl.sv:2236$9331 ($eq).
Removed top 2 bits (of 4) from port B of cell eh2_dec.$flatten\decode.$verific$equal_1790$eh2_dec_decode_ctl.sv:2237$9336 ($eq).
Removed top 2 bits (of 4) from port B of cell eh2_dec.$flatten\decode.$verific$equal_1795$eh2_dec_decode_ctl.sv:2238$9337 ($eq).
Removed top 1 bits (of 4) from port B of cell eh2_dec.$flatten\decode.$verific$equal_1800$eh2_dec_decode_ctl.sv:2239$9338 ($eq).
Removed top 3 bits (of 4) from port B of cell eh2_dec.$flatten\decode.$verific$equal_1806$eh2_dec_decode_ctl.sv:2241$9340 ($eq).
Removed top 2 bits (of 4) from port B of cell eh2_dec.$flatten\decode.$verific$equal_1811$eh2_dec_decode_ctl.sv:2242$9345 ($eq).
Removed top 2 bits (of 4) from port B of cell eh2_dec.$flatten\decode.$verific$equal_1816$eh2_dec_decode_ctl.sv:2243$9346 ($eq).
Removed top 1 bits (of 4) from port B of cell eh2_dec.$flatten\decode.$verific$equal_1821$eh2_dec_decode_ctl.sv:2244$9347 ($eq).
Removed top 3 bits (of 4) from port B of cell eh2_dec.$flatten\decode.$verific$equal_1845$eh2_dec_decode_ctl.sv:2264$9358 ($eq).
Removed top 2 bits (of 4) from port B of cell eh2_dec.$flatten\decode.$verific$equal_1852$eh2_dec_decode_ctl.sv:2265$9365 ($eq).
Removed top 2 bits (of 4) from port B of cell eh2_dec.$flatten\decode.$verific$equal_1859$eh2_dec_decode_ctl.sv:2266$9369 ($eq).
Removed top 1 bits (of 4) from port B of cell eh2_dec.$flatten\decode.$verific$equal_1866$eh2_dec_decode_ctl.sv:2267$9373 ($eq).
Removed top 3 bits (of 4) from port B of cell eh2_dec.$flatten\decode.$verific$equal_1874$eh2_dec_decode_ctl.sv:2270$9378 ($eq).
Removed top 2 bits (of 4) from port B of cell eh2_dec.$flatten\decode.$verific$equal_1881$eh2_dec_decode_ctl.sv:2271$9385 ($eq).
Removed top 2 bits (of 4) from port B of cell eh2_dec.$flatten\decode.$verific$equal_1888$eh2_dec_decode_ctl.sv:2272$9389 ($eq).
Removed top 1 bits (of 4) from port B of cell eh2_dec.$flatten\decode.$verific$equal_1895$eh2_dec_decode_ctl.sv:2273$9393 ($eq).
Removed top 1 bits (of 4) from port B of cell eh2_dec.$flatten\decode.$verific$equal_3234$eh2_dec_decode_ctl.sv:3092$13699 ($eq).
Removed top 1 bits (of 4) from port B of cell eh2_dec.$flatten\decode.$verific$equal_3271$eh2_dec_decode_ctl.sv:3104$13708 ($eq).
Removed top 1 bits (of 4) from port B of cell eh2_dec.$flatten\decode.$verific$equal_3308$eh2_dec_decode_ctl.sv:3116$13717 ($eq).
Removed top 1 bits (of 4) from port B of cell eh2_dec.$flatten\decode.$verific$equal_3345$eh2_dec_decode_ctl.sv:3128$13726 ($eq).
Removed top 4 bits (of 5) from port B of cell eh2_dec.$flatten\decode.$verific$equal_456$eh2_dec_decode_ctl.sv:1259$7990 ($eq).
Removed top 2 bits (of 5) from port B of cell eh2_dec.$flatten\decode.$verific$equal_457$eh2_dec_decode_ctl.sv:1259$7991 ($eq).
Removed top 4 bits (of 5) from port B of cell eh2_dec.$flatten\decode.$verific$equal_467$eh2_dec_decode_ctl.sv:1262$7998 ($eq).
Removed top 2 bits (of 5) from port B of cell eh2_dec.$flatten\decode.$verific$equal_468$eh2_dec_decode_ctl.sv:1262$7999 ($eq).
Removed top 4 bits (of 5) from port B of cell eh2_dec.$flatten\decode.$verific$equal_503$eh2_dec_decode_ctl.sv:1283$8031 ($eq).
Removed top 2 bits (of 5) from port B of cell eh2_dec.$flatten\decode.$verific$equal_504$eh2_dec_decode_ctl.sv:1283$8032 ($eq).
Removed top 2 bits (of 5) from port B of cell eh2_dec.$flatten\decode.$verific$equal_512$eh2_dec_decode_ctl.sv:1284$8040 ($eq).
Removed top 3 bits (of 5) from port B of cell eh2_dec.$flatten\decode.$verific$equal_655$eh2_dec_decode_ctl.sv:1397$8162 ($eq).
Removed top 1 bits (of 12) from port B of cell eh2_dec.$flatten\decode.$verific$equal_742$eh2_dec_decode_ctl.sv:1463$8232 ($eq).
Removed top 2 bits (of 12) from port B of cell eh2_dec.$flatten\decode.$verific$equal_749$eh2_dec_decode_ctl.sv:1474$8238 ($eq).
Removed top 2 bits (of 12) from port B of cell eh2_dec.$flatten\decode.$verific$equal_750$eh2_dec_decode_ctl.sv:1474$8239 ($eq).
Removed top 1 bits (of 12) from port B of cell eh2_dec.$flatten\decode.$verific$equal_760$eh2_dec_decode_ctl.sv:1479$8248 ($eq).
Removed top 1 bits (of 12) from port B of cell eh2_dec.$flatten\decode.$verific$equal_916$eh2_dec_decode_ctl.sv:1617$8539 ($eq).
Removed top 1 bits (of 2) from port Y of cell eh2_dec.$flatten\decode.$verific$inv_3546$eh2_dec_decode_ctl.sv:1098$7346 ($not).
Removed top 1 bits (of 2) from port A of cell eh2_dec.$flatten\decode.$verific$inv_3546$eh2_dec_decode_ctl.sv:1098$7346 ($not).
Removed top 1 bits (of 2) from port A of cell eh2_dec.$flatten\decode.$verific$inv_3548$eh2_dec_decode_ctl.sv:1099$7349 ($not).
Removed top 1 bits (of 2) from port Y of cell eh2_dec.$flatten\decode.$verific$inv_3548$eh2_dec_decode_ctl.sv:1099$7349 ($not).
Removed top 1 bits (of 5) from mux cell eh2_dec.$flatten\decode.$verific$mux_3522$eh2_dec_decode_ctl.sv:2647$10043 ($mux).
Removed top 1 bits (of 5) from mux cell eh2_dec.$flatten\decode.$verific$mux_415$eh2_dec_decode_ctl.sv:1172$7632 ($mux).
Removed top 1 bits (of 20) from mux cell eh2_dec.$flatten\decode.$verific$mux_495$eh2_dec_decode_ctl.sv:1280$8023 ($mux).
Removed top 1 bits (of 20) from mux cell eh2_dec.$flatten\decode.$verific$mux_498$eh2_dec_decode_ctl.sv:1281$8026 ($mux).
Removed top 1 bits (of 2) from port A of cell eh2_dec.$flatten\decode.$verific$or_3545$eh2_dec_decode_ctl.sv:1098$6974 ($or).
Removed top 1 bits (of 2) from port B of cell eh2_dec.$flatten\decode.$verific$or_3545$eh2_dec_decode_ctl.sv:1098$6974 ($or).
Removed top 1 bits (of 2) from port Y of cell eh2_dec.$flatten\decode.$verific$or_3545$eh2_dec_decode_ctl.sv:1098$6974 ($or).
Removed top 31 bits (of 32) from port B of cell eh2_dec.$flatten\decode.$verific$sub_812$eh2_dec_decode_ctl.sv:1535$8375 ($sub).
Removed top 1 bits (of 20) from port A of cell eh2_dec.$flatten\decode.\genblk30[0].ibradder_correct.$verific$sub_7$beh_lib.sv:965$35658 ($sub).
Removed top 19 bits (of 20) from port B of cell eh2_dec.$flatten\decode.\genblk30[0].ibradder_correct.$verific$sub_7$beh_lib.sv:965$35658 ($sub).
Removed top 1 bits (of 20) from port Y of cell eh2_dec.$flatten\decode.\genblk30[0].ibradder_correct.$verific$sub_7$beh_lib.sv:965$35658 ($sub).
Removed top 4 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_1004$eh2_dec_gpr_ctl.sv:104$20914 ($eq).
Removed top 4 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_1010$eh2_dec_gpr_ctl.sv:105$20915 ($eq).
Removed top 4 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_1016$eh2_dec_gpr_ctl.sv:106$20916 ($eq).
Removed top 2 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_102$eh2_dec_gpr_ctl.sv:95$20353 ($eq).
Removed top 3 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_1030$eh2_dec_gpr_ctl.sv:103$20924 ($eq).
Removed top 3 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_1036$eh2_dec_gpr_ctl.sv:104$20925 ($eq).
Removed top 3 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_1042$eh2_dec_gpr_ctl.sv:105$20926 ($eq).
Removed top 3 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_1048$eh2_dec_gpr_ctl.sv:106$20927 ($eq).
Removed top 3 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_1062$eh2_dec_gpr_ctl.sv:103$20935 ($eq).
Removed top 3 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_1068$eh2_dec_gpr_ctl.sv:104$20936 ($eq).
Removed top 3 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_1074$eh2_dec_gpr_ctl.sv:105$20937 ($eq).
Removed top 3 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_1080$eh2_dec_gpr_ctl.sv:106$20938 ($eq).
Removed top 2 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_1094$eh2_dec_gpr_ctl.sv:103$20946 ($eq).
Removed top 2 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_110$eh2_dec_gpr_ctl.sv:96$20358 ($eq).
Removed top 2 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_1100$eh2_dec_gpr_ctl.sv:104$20947 ($eq).
Removed top 2 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_1106$eh2_dec_gpr_ctl.sv:105$20948 ($eq).
Removed top 2 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_1112$eh2_dec_gpr_ctl.sv:106$20949 ($eq).
Removed top 2 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_1126$eh2_dec_gpr_ctl.sv:103$20957 ($eq).
Removed top 2 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_1132$eh2_dec_gpr_ctl.sv:104$20958 ($eq).
Removed top 2 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_1138$eh2_dec_gpr_ctl.sv:105$20959 ($eq).
Removed top 2 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_1144$eh2_dec_gpr_ctl.sv:106$20960 ($eq).
Removed top 2 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_1158$eh2_dec_gpr_ctl.sv:103$20968 ($eq).
Removed top 2 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_1164$eh2_dec_gpr_ctl.sv:104$20969 ($eq).
Removed top 2 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_1170$eh2_dec_gpr_ctl.sv:105$20970 ($eq).
Removed top 2 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_1176$eh2_dec_gpr_ctl.sv:106$20971 ($eq).
Removed top 2 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_118$eh2_dec_gpr_ctl.sv:97$20363 ($eq).
Removed top 2 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_1190$eh2_dec_gpr_ctl.sv:103$20979 ($eq).
Removed top 2 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_1196$eh2_dec_gpr_ctl.sv:104$20980 ($eq).
Removed top 2 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_1202$eh2_dec_gpr_ctl.sv:105$20981 ($eq).
Removed top 2 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_1208$eh2_dec_gpr_ctl.sv:106$20982 ($eq).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_1222$eh2_dec_gpr_ctl.sv:103$20990 ($eq).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_1228$eh2_dec_gpr_ctl.sv:104$20991 ($eq).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_1234$eh2_dec_gpr_ctl.sv:105$20992 ($eq).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_1240$eh2_dec_gpr_ctl.sv:106$20993 ($eq).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_1254$eh2_dec_gpr_ctl.sv:103$21001 ($eq).
Removed top 2 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_126$eh2_dec_gpr_ctl.sv:98$20368 ($eq).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_1260$eh2_dec_gpr_ctl.sv:104$21002 ($eq).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_1266$eh2_dec_gpr_ctl.sv:105$21003 ($eq).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_1272$eh2_dec_gpr_ctl.sv:106$21004 ($eq).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_1286$eh2_dec_gpr_ctl.sv:103$21012 ($eq).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_1292$eh2_dec_gpr_ctl.sv:104$21013 ($eq).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_1298$eh2_dec_gpr_ctl.sv:105$21014 ($eq).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_1304$eh2_dec_gpr_ctl.sv:106$21015 ($eq).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_1318$eh2_dec_gpr_ctl.sv:103$21023 ($eq).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_1324$eh2_dec_gpr_ctl.sv:104$21024 ($eq).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_1330$eh2_dec_gpr_ctl.sv:105$21025 ($eq).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_1336$eh2_dec_gpr_ctl.sv:106$21026 ($eq).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_1350$eh2_dec_gpr_ctl.sv:103$21034 ($eq).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_1356$eh2_dec_gpr_ctl.sv:104$21035 ($eq).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_1362$eh2_dec_gpr_ctl.sv:105$21036 ($eq).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_1368$eh2_dec_gpr_ctl.sv:106$21037 ($eq).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_1382$eh2_dec_gpr_ctl.sv:103$21045 ($eq).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_1388$eh2_dec_gpr_ctl.sv:104$21046 ($eq).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_1394$eh2_dec_gpr_ctl.sv:105$21047 ($eq).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_1400$eh2_dec_gpr_ctl.sv:106$21048 ($eq).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_1414$eh2_dec_gpr_ctl.sv:103$21056 ($eq).
Removed top 2 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_142$eh2_dec_gpr_ctl.sv:96$20378 ($eq).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_1420$eh2_dec_gpr_ctl.sv:104$21057 ($eq).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_1426$eh2_dec_gpr_ctl.sv:105$21058 ($eq).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_1432$eh2_dec_gpr_ctl.sv:106$21059 ($eq).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_1446$eh2_dec_gpr_ctl.sv:103$21067 ($eq).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_1452$eh2_dec_gpr_ctl.sv:104$21068 ($eq).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_1458$eh2_dec_gpr_ctl.sv:105$21069 ($eq).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_1464$eh2_dec_gpr_ctl.sv:106$21070 ($eq).
Removed top 2 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_158$eh2_dec_gpr_ctl.sv:98$20388 ($eq).
Removed top 2 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_166$eh2_dec_gpr_ctl.sv:95$20393 ($eq).
Removed top 4 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_17$eh2_dec_gpr_ctl.sv:96$20295 ($eq).
Removed top 2 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_174$eh2_dec_gpr_ctl.sv:96$20398 ($eq).
Removed top 2 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_182$eh2_dec_gpr_ctl.sv:97$20403 ($eq).
Removed top 2 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_190$eh2_dec_gpr_ctl.sv:98$20408 ($eq).
Removed top 2 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_198$eh2_dec_gpr_ctl.sv:95$20413 ($eq).
Removed top 2 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_206$eh2_dec_gpr_ctl.sv:96$20418 ($eq).
Removed top 2 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_214$eh2_dec_gpr_ctl.sv:97$20423 ($eq).
Removed top 2 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_222$eh2_dec_gpr_ctl.sv:98$20428 ($eq).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_230$eh2_dec_gpr_ctl.sv:95$20433 ($eq).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_238$eh2_dec_gpr_ctl.sv:96$20438 ($eq).
Removed top 4 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_24$eh2_dec_gpr_ctl.sv:97$20302 ($eq).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_246$eh2_dec_gpr_ctl.sv:97$20443 ($eq).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_254$eh2_dec_gpr_ctl.sv:98$20448 ($eq).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_262$eh2_dec_gpr_ctl.sv:95$20453 ($eq).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_270$eh2_dec_gpr_ctl.sv:96$20458 ($eq).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_278$eh2_dec_gpr_ctl.sv:97$20463 ($eq).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_286$eh2_dec_gpr_ctl.sv:98$20468 ($eq).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_294$eh2_dec_gpr_ctl.sv:95$20473 ($eq).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_302$eh2_dec_gpr_ctl.sv:96$20478 ($eq).
Removed top 4 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_31$eh2_dec_gpr_ctl.sv:98$20309 ($eq).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_310$eh2_dec_gpr_ctl.sv:97$20483 ($eq).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_318$eh2_dec_gpr_ctl.sv:98$20488 ($eq).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_326$eh2_dec_gpr_ctl.sv:95$20493 ($eq).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_334$eh2_dec_gpr_ctl.sv:96$20498 ($eq).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_342$eh2_dec_gpr_ctl.sv:97$20503 ($eq).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_350$eh2_dec_gpr_ctl.sv:98$20508 ($eq).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_358$eh2_dec_gpr_ctl.sv:95$20513 ($eq).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_366$eh2_dec_gpr_ctl.sv:96$20518 ($eq).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_374$eh2_dec_gpr_ctl.sv:97$20523 ($eq).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_382$eh2_dec_gpr_ctl.sv:98$20528 ($eq).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_390$eh2_dec_gpr_ctl.sv:95$20533 ($eq).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_398$eh2_dec_gpr_ctl.sv:96$20538 ($eq).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_406$eh2_dec_gpr_ctl.sv:97$20543 ($eq).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_414$eh2_dec_gpr_ctl.sv:98$20548 ($eq).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_422$eh2_dec_gpr_ctl.sv:95$20553 ($eq).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_430$eh2_dec_gpr_ctl.sv:96$20558 ($eq).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_438$eh2_dec_gpr_ctl.sv:97$20563 ($eq).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_446$eh2_dec_gpr_ctl.sv:98$20568 ($eq).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_454$eh2_dec_gpr_ctl.sv:95$20573 ($eq).
Removed top 3 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_46$eh2_dec_gpr_ctl.sv:96$20318 ($eq).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_462$eh2_dec_gpr_ctl.sv:96$20578 ($eq).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_470$eh2_dec_gpr_ctl.sv:97$20583 ($eq).
Removed top 1 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_478$eh2_dec_gpr_ctl.sv:98$20588 ($eq).
Removed top 3 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_54$eh2_dec_gpr_ctl.sv:97$20323 ($eq).
Removed top 3 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_62$eh2_dec_gpr_ctl.sv:98$20328 ($eq).
Removed top 3 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_70$eh2_dec_gpr_ctl.sv:95$20333 ($eq).
Removed top 3 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_78$eh2_dec_gpr_ctl.sv:96$20338 ($eq).
Removed top 3 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_86$eh2_dec_gpr_ctl.sv:97$20343 ($eq).
Removed top 3 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_94$eh2_dec_gpr_ctl.sv:98$20348 ($eq).
Removed top 4 bits (of 5) from port B of cell eh2_dec.$flatten\arf[0].arf.$verific$equal_998$eh2_dec_gpr_ctl.sv:103$20913 ($eq).
Removed top 8 bits (of 20) from FF cell eh2_dec.$flatten\decode.\genblk30[0].e1brpcff.\genblock.dff.$verific$dout_reg$beh_lib.sv:38$36238 ($adff).
Removed top 1 bits (of 5) from mux cell eh2_dec.$flatten\decode.$verific$mux_414$eh2_dec_decode_ctl.sv:1171$7631 ($mux).
Removed top 8 bits (of 20) from mux cell eh2_dec.$flatten\decode.$verific$mux_3184$eh2_dec_decode_ctl.sv:3060$13506 ($mux).
Removed top 1 bits (of 5) from mux cell eh2_dec.$flatten\decode.$verific$mux_413$eh2_dec_decode_ctl.sv:1170$7630 ($mux).
Removed top 8 bits (of 20) from mux cell eh2_dec.$flatten\decode.$verific$mux_3177$eh2_dec_decode_ctl.sv:3059$13501 ($mux).
Removed top 8 bits (of 20) from mux cell eh2_dec.$flatten\decode.$verific$mux_3183$eh2_dec_decode_ctl.sv:3060$13505 ($mux).
Removed top 1 bits (of 5) from mux cell eh2_dec.$flatten\decode.$verific$mux_412$eh2_dec_decode_ctl.sv:1169$7629 ($mux).
Removed top 8 bits (of 20) from mux cell eh2_dec.$flatten\decode.$verific$mux_3176$eh2_dec_decode_ctl.sv:3059$13500 ($mux).
Removed top 8 bits (of 20) from mux cell eh2_dec.$flatten\decode.$verific$mux_3182$eh2_dec_decode_ctl.sv:3060$13504 ($mux).
Removed top 1 bits (of 5) from mux cell eh2_dec.$flatten\decode.$verific$mux_411$eh2_dec_decode_ctl.sv:1168$7628 ($mux).
Removed top 1 bits (of 5) from mux cell eh2_dec.$flatten\decode.$verific$mux_410$eh2_dec_decode_ctl.sv:1167$7627 ($mux).
Removed top 1 bits (of 5) from mux cell eh2_dec.$flatten\decode.$verific$mux_409$eh2_dec_decode_ctl.sv:1166$7626 ($mux).
Removed top 1 bits (of 5) from mux cell eh2_dec.$flatten\decode.$verific$mux_408$eh2_dec_decode_ctl.sv:1165$7625 ($mux).
Removed top 1 bits (of 5) from mux cell eh2_dec.$flatten\decode.$verific$mux_407$eh2_dec_decode_ctl.sv:1164$7624 ($mux).
Removed top 1 bits (of 5) from mux cell eh2_dec.$flatten\decode.$verific$mux_405$eh2_dec_decode_ctl.sv:1163$7622 ($mux).
Removed top 1 bits (of 5) from mux cell eh2_dec.$flatten\decode.$verific$mux_402$eh2_dec_decode_ctl.sv:1162$7619 ($mux).
Removed top 1 bits (of 5) from mux cell eh2_dec.$flatten\decode.$verific$mux_399$eh2_dec_decode_ctl.sv:1161$7616 ($mux).
Removed top 1 bits (of 5) from mux cell eh2_dec.$flatten\decode.$verific$mux_398$eh2_dec_decode_ctl.sv:1160$7615 ($mux).
Removed top 1 bits (of 5) from mux cell eh2_dec.$flatten\decode.$verific$mux_397$eh2_dec_decode_ctl.sv:1159$7614 ($mux).
Removed top 31 bits (of 32) from wire eh2_dec.$flatten\decode.$verific$n1168$6621.
Removed top 31 bits (of 32) from wire eh2_dec.$flatten\decode.$verific$n1201$6622.
Removed top 8 bits (of 20) from wire eh2_dec.$flatten\decode.$verific$n12334$6842.
Removed top 8 bits (of 20) from wire eh2_dec.$flatten\decode.$verific$n12355$6843.
Removed top 8 bits (of 20) from wire eh2_dec.$flatten\decode.$verific$n12380$6844.
Removed top 8 bits (of 20) from wire eh2_dec.$flatten\decode.$verific$n12401$6845.
Removed top 31 bits (of 32) from wire eh2_dec.$flatten\decode.$verific$n1268$6624.
Removed top 31 bits (of 32) from wire eh2_dec.$flatten\decode.$verific$n1301$6625.
Removed top 31 bits (of 32) from wire eh2_dec.$flatten\decode.$verific$n1335$6626.
Removed top 1 bits (of 5) from wire eh2_dec.$flatten\decode.$verific$n1473$6633.
Removed top 1 bits (of 5) from wire eh2_dec.$flatten\decode.$verific$n1479$6634.
Removed top 1 bits (of 5) from wire eh2_dec.$flatten\decode.$verific$n1485$6635.
Removed top 1 bits (of 5) from wire eh2_dec.$flatten\decode.$verific$n1493$6636.
Removed top 1 bits (of 5) from wire eh2_dec.$flatten\decode.$verific$n1501$6637.
Removed top 1 bits (of 5) from wire eh2_dec.$flatten\decode.$verific$n1508$6638.
Removed top 1 bits (of 5) from wire eh2_dec.$flatten\decode.$verific$n1514$6639.
Removed top 1 bits (of 5) from wire eh2_dec.$flatten\decode.$verific$n1520$6640.
Removed top 1 bits (of 5) from wire eh2_dec.$flatten\decode.$verific$n1526$6641.
Removed top 1 bits (of 5) from wire eh2_dec.$flatten\decode.$verific$n1532$6642.
Removed top 1 bits (of 5) from wire eh2_dec.$flatten\decode.$verific$n1538$6643.
Removed top 1 bits (of 5) from wire eh2_dec.$flatten\decode.$verific$n1544$6644.
Removed top 1 bits (of 5) from wire eh2_dec.$flatten\decode.$verific$n1550$6645.
Removed top 1 bits (of 32) from wire eh2_dec.$flatten\tlu.$verific$n2052$23662.
Removed top 1 bits (of 32) from wire eh2_dec.$flatten\tlu.$verific$n2085$23663.
Removed top 1 bits (of 5) from wire eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$n1272$28041.
Removed top 9 bits (of 11) from wire eh2_dec.$flatten\tlu.\tlumt[0].tlu.$verific$n15047$28814.
Removed top 1 bits (of 20) from wire eh2_dec.$flatten\tlu.\tlumt[0].tlu.\bundle_ff.$verific$n4$37505.
Removed top 1 bits (of 11) from wire eh2_dec.$flatten\tlu.\tlumt[0].tlu.\mpvhalt_ff.$verific$n4$37370.

yosys> peepopt

3.78. Executing PEEPOPT pass (run peephole optimizers).

yosys> opt_clean

3.79. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \eh2_dec..
Removed 0 unused cells and 36 unused wires.
<suppressed ~6 debug messages>

yosys> bmuxmap

3.80. Executing BMUXMAP pass.

yosys> demuxmap

3.81. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> alumacc

3.82. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module eh2_dec:
  creating $macc model for $flatten\decode.$verific$sub_812$eh2_dec_decode_ctl.sv:1535$8375 ($sub).
  creating $macc model for $flatten\decode.\genblk30[0].ibradder_correct.$verific$add_3$beh_lib.sv:961$35653 ($add).
  creating $macc model for $flatten\decode.\genblk30[0].ibradder_correct.$verific$add_5$beh_lib.sv:963$35656 ($add).
  creating $macc model for $flatten\decode.\genblk30[0].ibradder_correct.$verific$sub_7$beh_lib.sv:965$35658 ($sub).
  creating $macc model for $flatten\tlu.$verific$add_193$eh2_dec_tlu_top.sv:786$25311 ($add).
  creating $macc model for $flatten\tlu.$verific$add_207$eh2_dec_tlu_top.sv:800$25392 ($add).
  creating $macc model for $flatten\tlu.$verific$add_222$eh2_dec_tlu_top.sv:818$25478 ($add).
  creating $macc model for $flatten\tlu.\tlumt[0].tlu.$verific$add_1036$eh2_dec_tlu_ctl.sv:1133$30210 ($add).
  creating $macc model for $flatten\tlu.\tlumt[0].tlu.$verific$add_1237$eh2_dec_tlu_ctl.sv:1299$30559 ($add).
  creating $macc model for $flatten\tlu.\tlumt[0].tlu.$verific$add_1239$eh2_dec_tlu_ctl.sv:1300$30562 ($add).
  creating $macc model for $flatten\tlu.\tlumt[0].tlu.$verific$add_1249$eh2_dec_tlu_ctl.sv:1316$30645 ($add).
  creating $macc model for $flatten\tlu.\tlumt[0].tlu.$verific$add_1264$eh2_dec_tlu_ctl.sv:1336$30728 ($add).
  creating $macc model for $flatten\tlu.\tlumt[0].tlu.$verific$add_1267$eh2_dec_tlu_ctl.sv:1336$30730 ($add).
  creating $macc model for $flatten\tlu.\tlumt[0].tlu.$verific$add_1269$eh2_dec_tlu_ctl.sv:1337$30733 ($add).
  creating $macc model for $flatten\tlu.\tlumt[0].tlu.$verific$add_1287$eh2_dec_tlu_ctl.sv:1360$30823 ($add).
  creating $macc model for $flatten\tlu.\tlumt[0].tlu.$verific$add_1479$eh2_dec_tlu_ctl.sv:1476$31389 ($add).
  creating $macc model for $flatten\tlu.\tlumt[0].tlu.$verific$add_2978$eh2_dec_tlu_ctl.sv:2114$33487 ($add).
  creating $macc model for $flatten\tlu.\tlumt[0].tlu.$verific$add_2979$eh2_dec_tlu_ctl.sv:2114$33488 ($add).
  creating $macc model for $flatten\tlu.\tlumt[0].tlu.$verific$add_3000$eh2_dec_tlu_ctl.sv:2132$33644 ($add).
  creating $macc model for $flatten\tlu.\tlumt[0].tlu.$verific$add_3001$eh2_dec_tlu_ctl.sv:2132$33645 ($add).
  creating $macc model for $flatten\tlu.\tlumt[0].tlu.$verific$add_3022$eh2_dec_tlu_ctl.sv:2150$33801 ($add).
  creating $macc model for $flatten\tlu.\tlumt[0].tlu.$verific$add_3023$eh2_dec_tlu_ctl.sv:2150$33802 ($add).
  creating $macc model for $flatten\tlu.\tlumt[0].tlu.$verific$add_3044$eh2_dec_tlu_ctl.sv:2168$33958 ($add).
  creating $macc model for $flatten\tlu.\tlumt[0].tlu.$verific$add_3045$eh2_dec_tlu_ctl.sv:2168$33959 ($add).
  creating $macc model for $flatten\tlu.\tlumt[0].tlu.$verific$add_3094$eh2_dec_tlu_ctl.sv:2248$34252 ($add).
  creating $macc model for $flatten\tlu.\tlumt[0].tlu.\int_timers.$verific$add_21$eh2_dec_tlu_ctl.sv:2416$34578 ($add).
  creating $macc model for $flatten\tlu.\tlumt[0].tlu.\int_timers.$verific$add_23$eh2_dec_tlu_ctl.sv:2417$34581 ($add).
  creating $macc model for $flatten\tlu.\tlumt[0].tlu.\int_timers.$verific$add_48$eh2_dec_tlu_ctl.sv:2439$34675 ($add).
  creating $macc model for $flatten\tlu.\tlumt[0].tlu.\int_timers.$verific$add_50$eh2_dec_tlu_ctl.sv:2440$34678 ($add).
  merging $macc model for $flatten\tlu.\tlumt[0].tlu.$verific$add_3044$eh2_dec_tlu_ctl.sv:2168$33958 into $flatten\tlu.\tlumt[0].tlu.$verific$add_3045$eh2_dec_tlu_ctl.sv:2168$33959.
  merging $macc model for $flatten\tlu.\tlumt[0].tlu.$verific$add_3022$eh2_dec_tlu_ctl.sv:2150$33801 into $flatten\tlu.\tlumt[0].tlu.$verific$add_3023$eh2_dec_tlu_ctl.sv:2150$33802.
  merging $macc model for $flatten\tlu.\tlumt[0].tlu.$verific$add_3000$eh2_dec_tlu_ctl.sv:2132$33644 into $flatten\tlu.\tlumt[0].tlu.$verific$add_3001$eh2_dec_tlu_ctl.sv:2132$33645.
  merging $macc model for $flatten\tlu.\tlumt[0].tlu.$verific$add_2978$eh2_dec_tlu_ctl.sv:2114$33487 into $flatten\tlu.\tlumt[0].tlu.$verific$add_2979$eh2_dec_tlu_ctl.sv:2114$33488.
  merging $macc model for $flatten\tlu.\tlumt[0].tlu.$verific$add_1264$eh2_dec_tlu_ctl.sv:1336$30728 into $flatten\tlu.\tlumt[0].tlu.$verific$add_1267$eh2_dec_tlu_ctl.sv:1336$30730.
  creating $alu model for $macc $flatten\tlu.\tlumt[0].tlu.$verific$add_3045$eh2_dec_tlu_ctl.sv:2168$33959.
  creating $alu model for $macc $flatten\tlu.\tlumt[0].tlu.$verific$add_3094$eh2_dec_tlu_ctl.sv:2248$34252.
  creating $alu model for $macc $flatten\tlu.\tlumt[0].tlu.$verific$add_3023$eh2_dec_tlu_ctl.sv:2150$33802.
  creating $alu model for $macc $flatten\tlu.\tlumt[0].tlu.\int_timers.$verific$add_21$eh2_dec_tlu_ctl.sv:2416$34578.
  creating $alu model for $macc $flatten\tlu.\tlumt[0].tlu.$verific$add_3001$eh2_dec_tlu_ctl.sv:2132$33645.
  creating $alu model for $macc $flatten\tlu.\tlumt[0].tlu.\int_timers.$verific$add_23$eh2_dec_tlu_ctl.sv:2417$34581.
  creating $alu model for $macc $flatten\tlu.\tlumt[0].tlu.$verific$add_2979$eh2_dec_tlu_ctl.sv:2114$33488.
  creating $alu model for $macc $flatten\tlu.\tlumt[0].tlu.\int_timers.$verific$add_48$eh2_dec_tlu_ctl.sv:2439$34675.
  creating $alu model for $macc $flatten\tlu.\tlumt[0].tlu.$verific$add_1479$eh2_dec_tlu_ctl.sv:1476$31389.
  creating $alu model for $macc $flatten\tlu.\tlumt[0].tlu.$verific$add_1287$eh2_dec_tlu_ctl.sv:1360$30823.
  creating $alu model for $macc $flatten\tlu.\tlumt[0].tlu.$verific$add_1269$eh2_dec_tlu_ctl.sv:1337$30733.
  creating $alu model for $macc $flatten\tlu.\tlumt[0].tlu.$verific$add_1267$eh2_dec_tlu_ctl.sv:1336$30730.
  creating $alu model for $macc $flatten\tlu.\tlumt[0].tlu.\int_timers.$verific$add_50$eh2_dec_tlu_ctl.sv:2440$34678.
  creating $alu model for $macc $flatten\tlu.\tlumt[0].tlu.$verific$add_1249$eh2_dec_tlu_ctl.sv:1316$30645.
  creating $alu model for $macc $flatten\tlu.\tlumt[0].tlu.$verific$add_1239$eh2_dec_tlu_ctl.sv:1300$30562.
  creating $alu model for $macc $flatten\tlu.\tlumt[0].tlu.$verific$add_1237$eh2_dec_tlu_ctl.sv:1299$30559.
  creating $alu model for $macc $flatten\tlu.\tlumt[0].tlu.$verific$add_1036$eh2_dec_tlu_ctl.sv:1133$30210.
  creating $alu model for $macc $flatten\tlu.$verific$add_222$eh2_dec_tlu_top.sv:818$25478.
  creating $alu model for $macc $flatten\tlu.$verific$add_207$eh2_dec_tlu_top.sv:800$25392.
  creating $alu model for $macc $flatten\tlu.$verific$add_193$eh2_dec_tlu_top.sv:786$25311.
  creating $alu model for $macc $flatten\decode.\genblk30[0].ibradder_correct.$verific$sub_7$beh_lib.sv:965$35658.
  creating $alu model for $macc $flatten\decode.\genblk30[0].ibradder_correct.$verific$add_5$beh_lib.sv:963$35656.
  creating $alu model for $macc $flatten\decode.\genblk30[0].ibradder_correct.$verific$add_3$beh_lib.sv:961$35653.
  creating $alu model for $macc $flatten\decode.$verific$sub_812$eh2_dec_decode_ctl.sv:1535$8375.
  creating $alu model for $flatten\tlu.$verific$LessThan_186$eh2_dec_tlu_top.sv:783$25305 ($lt): new $alu
  creating $alu model for $flatten\tlu.\tlumt[0].tlu.$verific$LessThan_3056$eh2_dec_tlu_ctl.sv:2183$34106 ($lt): new $alu
  creating $alu model for $flatten\tlu.\tlumt[0].tlu.$verific$LessThan_3059$eh2_dec_tlu_ctl.sv:2185$34109 ($lt): new $alu
  creating $alu model for $flatten\tlu.\tlumt[0].tlu.$verific$LessThan_3060$eh2_dec_tlu_ctl.sv:2185$34110 ($lt): new $alu
  creating $alu model for $flatten\tlu.\tlumt[0].tlu.\int_timers.$verific$LessThan_3$eh2_dec_tlu_ctl.sv:2401$34560 ($le): new $alu
  creating $alu model for $flatten\tlu.\tlumt[0].tlu.\int_timers.$verific$LessThan_5$eh2_dec_tlu_ctl.sv:2402$34562 ($le): new $alu
  creating $alu cell for $flatten\tlu.\tlumt[0].tlu.\int_timers.$verific$LessThan_5$eh2_dec_tlu_ctl.sv:2402$34562: $auto$alumacc.cc:485:replace_alu$38930
  creating $alu cell for $flatten\tlu.\tlumt[0].tlu.\int_timers.$verific$LessThan_3$eh2_dec_tlu_ctl.sv:2401$34560: $auto$alumacc.cc:485:replace_alu$38939
  creating $alu cell for $flatten\tlu.\tlumt[0].tlu.$verific$LessThan_3060$eh2_dec_tlu_ctl.sv:2185$34110: $auto$alumacc.cc:485:replace_alu$38948
  creating $alu cell for $flatten\tlu.\tlumt[0].tlu.$verific$LessThan_3059$eh2_dec_tlu_ctl.sv:2185$34109: $auto$alumacc.cc:485:replace_alu$38953
  creating $alu cell for $flatten\tlu.\tlumt[0].tlu.$verific$LessThan_3056$eh2_dec_tlu_ctl.sv:2183$34106: $auto$alumacc.cc:485:replace_alu$38958
  creating $alu cell for $flatten\tlu.$verific$LessThan_186$eh2_dec_tlu_top.sv:783$25305: $auto$alumacc.cc:485:replace_alu$38969
  creating $alu cell for $flatten\decode.$verific$sub_812$eh2_dec_decode_ctl.sv:1535$8375: $auto$alumacc.cc:485:replace_alu$38980
  creating $alu cell for $flatten\decode.\genblk30[0].ibradder_correct.$verific$add_3$beh_lib.sv:961$35653: $auto$alumacc.cc:485:replace_alu$38983
  creating $alu cell for $flatten\decode.\genblk30[0].ibradder_correct.$verific$add_5$beh_lib.sv:963$35656: $auto$alumacc.cc:485:replace_alu$38986
  creating $alu cell for $flatten\decode.\genblk30[0].ibradder_correct.$verific$sub_7$beh_lib.sv:965$35658: $auto$alumacc.cc:485:replace_alu$38989
  creating $alu cell for $flatten\tlu.$verific$add_193$eh2_dec_tlu_top.sv:786$25311: $auto$alumacc.cc:485:replace_alu$38992
  creating $alu cell for $flatten\tlu.$verific$add_207$eh2_dec_tlu_top.sv:800$25392: $auto$alumacc.cc:485:replace_alu$38995
  creating $alu cell for $flatten\tlu.$verific$add_222$eh2_dec_tlu_top.sv:818$25478: $auto$alumacc.cc:485:replace_alu$38998
  creating $alu cell for $flatten\tlu.\tlumt[0].tlu.$verific$add_1036$eh2_dec_tlu_ctl.sv:1133$30210: $auto$alumacc.cc:485:replace_alu$39001
  creating $alu cell for $flatten\tlu.\tlumt[0].tlu.$verific$add_1237$eh2_dec_tlu_ctl.sv:1299$30559: $auto$alumacc.cc:485:replace_alu$39004
  creating $alu cell for $flatten\tlu.\tlumt[0].tlu.$verific$add_1239$eh2_dec_tlu_ctl.sv:1300$30562: $auto$alumacc.cc:485:replace_alu$39007
  creating $alu cell for $flatten\tlu.\tlumt[0].tlu.$verific$add_1249$eh2_dec_tlu_ctl.sv:1316$30645: $auto$alumacc.cc:485:replace_alu$39010
  creating $alu cell for $flatten\tlu.\tlumt[0].tlu.\int_timers.$verific$add_50$eh2_dec_tlu_ctl.sv:2440$34678: $auto$alumacc.cc:485:replace_alu$39013
  creating $alu cell for $flatten\tlu.\tlumt[0].tlu.$verific$add_1267$eh2_dec_tlu_ctl.sv:1336$30730: $auto$alumacc.cc:485:replace_alu$39016
  creating $alu cell for $flatten\tlu.\tlumt[0].tlu.$verific$add_1269$eh2_dec_tlu_ctl.sv:1337$30733: $auto$alumacc.cc:485:replace_alu$39019
  creating $alu cell for $flatten\tlu.\tlumt[0].tlu.$verific$add_1287$eh2_dec_tlu_ctl.sv:1360$30823: $auto$alumacc.cc:485:replace_alu$39022
  creating $alu cell for $flatten\tlu.\tlumt[0].tlu.$verific$add_1479$eh2_dec_tlu_ctl.sv:1476$31389: $auto$alumacc.cc:485:replace_alu$39025
  creating $alu cell for $flatten\tlu.\tlumt[0].tlu.\int_timers.$verific$add_48$eh2_dec_tlu_ctl.sv:2439$34675: $auto$alumacc.cc:485:replace_alu$39028
  creating $alu cell for $flatten\tlu.\tlumt[0].tlu.$verific$add_2979$eh2_dec_tlu_ctl.sv:2114$33488: $auto$alumacc.cc:485:replace_alu$39031
  creating $alu cell for $flatten\tlu.\tlumt[0].tlu.\int_timers.$verific$add_23$eh2_dec_tlu_ctl.sv:2417$34581: $auto$alumacc.cc:485:replace_alu$39034
  creating $alu cell for $flatten\tlu.\tlumt[0].tlu.$verific$add_3001$eh2_dec_tlu_ctl.sv:2132$33645: $auto$alumacc.cc:485:replace_alu$39037
  creating $alu cell for $flatten\tlu.\tlumt[0].tlu.\int_timers.$verific$add_21$eh2_dec_tlu_ctl.sv:2416$34578: $auto$alumacc.cc:485:replace_alu$39040
  creating $alu cell for $flatten\tlu.\tlumt[0].tlu.$verific$add_3023$eh2_dec_tlu_ctl.sv:2150$33802: $auto$alumacc.cc:485:replace_alu$39043
  creating $alu cell for $flatten\tlu.\tlumt[0].tlu.$verific$add_3094$eh2_dec_tlu_ctl.sv:2248$34252: $auto$alumacc.cc:485:replace_alu$39046
  creating $alu cell for $flatten\tlu.\tlumt[0].tlu.$verific$add_3045$eh2_dec_tlu_ctl.sv:2168$33959: $auto$alumacc.cc:485:replace_alu$39049
  created 30 $alu and 0 $macc cells.

yosys> opt_expr

3.83. Executing OPT_EXPR pass (perform const folding).
Optimizing module eh2_dec.
<suppressed ~2 debug messages>

yosys> opt_merge -nomux

3.84. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\eh2_dec'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_muxtree

3.85. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \eh2_dec..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~499 debug messages>

yosys> opt_reduce

3.86. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \eh2_dec.
    New input vector for $reduce_or cell $flatten\tlu.\tlumt[0].tlu.\mpvhalt_ff.$verific$reduce_or_4$beh_lib.sv:514$37372: $auto$wreduce.cc:455:run$38923 [9:0]
    New input vector for $reduce_or cell $flatten\tlu.\tlumt[0].tlu.\bundle_ff.$verific$reduce_or_4$beh_lib.sv:514$37507: $auto$wreduce.cc:455:run$38922 [18:0]
  Optimizing cells in module \eh2_dec.
Performed a total of 2 changes.

yosys> opt_merge

3.87. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\eh2_dec'.
Removed a total of 0 cells.

yosys> opt_share

3.88. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.89. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$38851 ($adff) from module eh2_dec.

yosys> opt_clean

3.90. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \eh2_dec..
Removed 6 unused cells and 15 unused wires.
<suppressed ~7 debug messages>

yosys> opt_expr

3.91. Executing OPT_EXPR pass (perform const folding).
Optimizing module eh2_dec.

yosys> opt_muxtree

3.92. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \eh2_dec..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~499 debug messages>

yosys> opt_reduce

3.93. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \eh2_dec.
Performed a total of 0 changes.

yosys> opt_merge

3.94. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\eh2_dec'.
Removed a total of 0 cells.

yosys> opt_share

3.95. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.96. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.97. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \eh2_dec..

yosys> opt_expr

3.98. Executing OPT_EXPR pass (perform const folding).
Optimizing module eh2_dec.
MAX OPT ITERATION = 2

yosys> stat

3.99. Printing statistics.

=== eh2_dec ===

   Number of wires:              18046
   Number of wire bits:          94354
   Number of public wires:       10950
   Number of public wire bits:   55648
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               9383
     $adff                         238
     $adffe                         22
     $alu                           30
     $and                         4539
     $dlatch                       194
     $eq                           765
     $logic_not                      7
     $mux                          682
     $ne                             3
     $not                          631
     $or                          1713
     $reduce_and                   138
     $reduce_bool                    7
     $reduce_or                     99
     $shl                            4
     $xor                          311


yosys> memory -nomap

3.100. Executing MEMORY pass.

yosys> opt_mem

3.100.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

yosys> opt_mem_priority

3.100.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.100.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

yosys> memory_bmux2rom

3.100.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

yosys> memory_dff

3.100.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

yosys> opt_clean

3.100.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \eh2_dec..

yosys> memory_share

3.100.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.100.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.100.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \eh2_dec..

yosys> memory_collect

3.100.10. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> stat

3.101. Printing statistics.

=== eh2_dec ===

   Number of wires:              18046
   Number of wire bits:          94354
   Number of public wires:       10950
   Number of public wire bits:   55648
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               9383
     $adff                         238
     $adffe                         22
     $alu                           30
     $and                         4539
     $dlatch                       194
     $eq                           765
     $logic_not                      7
     $mux                          682
     $ne                             3
     $not                          631
     $or                          1713
     $reduce_and                   138
     $reduce_bool                    7
     $reduce_or                     99
     $shl                            4
     $xor                          311


yosys> muxpack

3.102. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~663 debug messages>

yosys> opt_clean

3.103. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \eh2_dec..

yosys> pmuxtree

3.104. Executing PMUXTREE pass.

yosys> muxpack

3.105. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~663 debug messages>

yosys> memory_map

3.106. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

yosys> stat

3.107. Printing statistics.

=== eh2_dec ===

   Number of wires:              18046
   Number of wire bits:          94354
   Number of public wires:       10950
   Number of public wire bits:   55648
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               9383
     $adff                         238
     $adffe                         22
     $alu                           30
     $and                         4539
     $dlatch                       194
     $eq                           765
     $logic_not                      7
     $mux                          682
     $ne                             3
     $not                          631
     $or                          1713
     $reduce_and                   138
     $reduce_bool                    7
     $reduce_or                     99
     $shl                            4
     $xor                          311


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/arith_map.v

3.108. Executing TECHMAP pass (map to technology primitives).

3.108.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.108.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.108.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $dlatch.
Using extmapper simplemap for cells of type $adffe.
Using template $paramod$constmap:a40e3cf6629147c9dca71662bcd34ce89a9f9989$paramod$335cfd09f1afa8139c4aafcbbe5f361887b79c5e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$edd8ca17547128a9b86bba6e90b791a959b96df8\_80_rs_alu for cells of type $alu.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_90_alu for cells of type $alu.
Using template $paramod$a2af9b43308e3114c3b5dd3f4dc3329b2387395d\_90_alu for cells of type $alu.
Using template $paramod$38cb0f029412d9c5be508a54230c018d83428929\_80_rs_alu for cells of type $alu.
Using template $paramod$788c3d57e5abb3a3f89aea6d4acd665be37f4e9b\_90_alu for cells of type $alu.
Using template $paramod$f036170c3ac363b304b2a4223006d8fc29167753\_80_rs_alu for cells of type $alu.
Using template $paramod$0b74551fe2f65b51dce7db372f01b4c9ed39bdce\_80_rs_alu for cells of type $alu.
Using template $paramod$484d51534650924b7ed4c69e46eed3a56904771f\_90_alu for cells of type $alu.
Using template $paramod$b18e16801adf491a64caa0542270798e5d4ac6b6\_90_alu for cells of type $alu.
Using template $paramod$9c32b45917accb56be6667e7eba7742d064d7fbb\_90_alu for cells of type $alu.
Using template $paramod$79fc87901d7fd8aaad689b5406671422f5fa25b9\_80_rs_alu for cells of type $alu.
Using template $paramod$c04af8dbf0e5d1d69bbccb2c7bd8a93fc9ef54dc\_90_alu for cells of type $alu.
Using template $paramod$a24c0f30c86f49dd1f1bef064461629307a66786\_80_rs_alu for cells of type $alu.
Using template $paramod$444ec89efad303ee6c3795e4d741348eb03e8a41\_80_rs_alu for cells of type $alu.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod$3826c06832e910ed7e3a5e37dc9a6adea7917f5a\_90_alu for cells of type $alu.
Using template $paramod$20b1d0597707d55efcb9664e40f63985956d7680\_90_alu for cells of type $alu.
Using template $paramod$466c1ff2c677f9c08ccf46d9467344bbd175f515\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001101 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010011 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001001 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000011111 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001010 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000101 for cells of type $lcu.
No more expansions possible.
<suppressed ~13185 debug messages>

yosys> stat

3.109. Printing statistics.

=== eh2_dec ===

   Number of wires:              24428
   Number of wire bits:         145369
   Number of public wires:       10950
   Number of public wire bits:   55648
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              66103
     $_AND_                      23829
     $_DFFE_PN0N_                    1
     $_DFFE_PN0P_                  114
     $_DFF_PN0_                   5065
     $_DLATCH_N_                   194
     $_MUX_                       4910
     $_NOT_                       2378
     $_OR_                       21493
     $_XOR_                       7526
     adder_carry                   593


yosys> opt_expr

3.110. Executing OPT_EXPR pass (perform const folding).
Optimizing module eh2_dec.
<suppressed ~8557 debug messages>

yosys> opt_merge -nomux

3.111. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\eh2_dec'.
<suppressed ~18996 debug messages>
Removed a total of 6332 cells.

yosys> opt_muxtree

3.112. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \eh2_dec..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.113. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \eh2_dec.
Performed a total of 0 changes.

yosys> opt_merge

3.114. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\eh2_dec'.
Removed a total of 0 cells.

yosys> opt_share

3.115. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.116. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.117. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \eh2_dec..
Removed 851 unused cells and 5921 unused wires.
<suppressed ~906 debug messages>

yosys> opt_expr

3.118. Executing OPT_EXPR pass (perform const folding).
Optimizing module eh2_dec.

yosys> opt_muxtree

3.119. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \eh2_dec..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.120. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \eh2_dec.
Performed a total of 0 changes.

yosys> opt_merge

3.121. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\eh2_dec'.
Removed a total of 0 cells.

yosys> opt_share

3.122. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.123. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.124. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \eh2_dec..

yosys> opt_expr

3.125. Executing OPT_EXPR pass (perform const folding).
Optimizing module eh2_dec.
MAX OPT ITERATION = 2

yosys> opt_expr -full

3.126. Executing OPT_EXPR pass (perform const folding).
Optimizing module eh2_dec.
<suppressed ~1225 debug messages>

yosys> techmap -map +/techmap.v

3.127. Executing TECHMAP pass (map to technology primitives).

3.127.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.127.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

yosys> opt_expr

3.128. Executing OPT_EXPR pass (perform const folding).
Optimizing module eh2_dec.

yosys> opt_merge -nomux

3.129. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\eh2_dec'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

yosys> opt_muxtree

3.130. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \eh2_dec..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.131. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \eh2_dec.
Performed a total of 0 changes.

yosys> opt_merge

3.132. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\eh2_dec'.
Removed a total of 0 cells.

yosys> opt_dff -nosdff -nodffe -sat

3.133. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$57727 ($_DFF_PN0_) from module eh2_dec.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$57728 ($_DFF_PN0_) from module eh2_dec.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$57729 ($_DFF_PN0_) from module eh2_dec.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$57739 ($_DFF_PN0_) from module eh2_dec.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$57740 ($_DFF_PN0_) from module eh2_dec.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$57741 ($_DFF_PN0_) from module eh2_dec.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$57751 ($_DFF_PN0_) from module eh2_dec.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$57752 ($_DFF_PN0_) from module eh2_dec.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$57753 ($_DFF_PN0_) from module eh2_dec.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$57763 ($_DFF_PN0_) from module eh2_dec.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$57764 ($_DFF_PN0_) from module eh2_dec.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$57765 ($_DFF_PN0_) from module eh2_dec.

yosys> opt_clean

3.134. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \eh2_dec..
Removed 3 unused cells and 2 unused wires.
<suppressed ~4 debug messages>

yosys> opt_expr

3.135. Executing OPT_EXPR pass (perform const folding).
Optimizing module eh2_dec.
<suppressed ~52 debug messages>

yosys> opt_muxtree

3.136. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \eh2_dec..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.137. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \eh2_dec.
Performed a total of 0 changes.

yosys> opt_merge

3.138. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\eh2_dec'.
Removed a total of 0 cells.

yosys> opt_dff -nosdff -nodffe -sat

3.139. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.140. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \eh2_dec..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.141. Executing OPT_EXPR pass (perform const folding).
Optimizing module eh2_dec.
MAX OPT ITERATION = 2

yosys> abc -dff

3.142. Executing ABC pass (technology mapping using ABC).

3.142.1. Summary of detected clock domains:
  1090 cells in clk=\arf[0].arf.gpr[9].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  535 cells in clk=\arf[0].arf.gpr[8].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  535 cells in clk=\arf[0].arf.gpr[7].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  535 cells in clk=\arf[0].arf.gpr[6].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  535 cells in clk=\arf[0].arf.gpr[5].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  537 cells in clk=\arf[0].arf.gpr[4].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  535 cells in clk=\arf[0].arf.gpr[3].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  543 cells in clk=\arf[0].arf.gpr[31].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  542 cells in clk=\arf[0].arf.gpr[30].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  407 cells in clk=\arf[0].arf.gpr[2].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  542 cells in clk=\arf[0].arf.gpr[29].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  544 cells in clk=\arf[0].arf.gpr[28].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  545 cells in clk=\arf[0].arf.gpr[27].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  544 cells in clk=\arf[0].arf.gpr[26].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  541 cells in clk=\arf[0].arf.gpr[25].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  541 cells in clk=\arf[0].arf.gpr[24].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  541 cells in clk=\arf[0].arf.gpr[23].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  541 cells in clk=\arf[0].arf.gpr[22].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  541 cells in clk=\arf[0].arf.gpr[21].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  541 cells in clk=\arf[0].arf.gpr[20].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  536 cells in clk=\arf[0].arf.gpr[1].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  541 cells in clk=\arf[0].arf.gpr[19].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  541 cells in clk=\arf[0].arf.gpr[18].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  541 cells in clk=\arf[0].arf.gpr[17].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  547 cells in clk=\arf[0].arf.gpr[16].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  534 cells in clk=\arf[0].arf.gpr[15].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  534 cells in clk=\arf[0].arf.gpr[14].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  534 cells in clk=\arf[0].arf.gpr[13].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  534 cells in clk=\arf[0].arf.gpr[12].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  534 cells in clk=\arf[0].arf.gpr[11].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  802 cells in clk=\arf[0].arf.gpr[10].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  81 cells in clk=\decode.divff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  7 cells in clk=\tlu.tlumt[0].tlu.mtdata1_t1_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  7 cells in clk=\tlu.tlumt[0].tlu.mtdata1_t0_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  138 cells in clk=\decode.wbff.genblock.dff_leftmost.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  162 cells in clk=\decode.trap_e4ff.genblock.dff_left.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  58 cells in clk=\decode.trap_e3ff.genblock.dff_left.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  60 cells in clk=\decode.trap_e2ff.genblock.dff_left.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  1104 cells in clk=\decode.trap_e1ff.genblock.dff_left.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  522 cells in clk=\decode.misc1ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  100 cells in clk=\decode.illegal[0].illegal_any_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  66 cells in clk=\decode.i1wbresultff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  66 cells in clk=\decode.i1wbinstff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  66 cells in clk=\decode.i1wb1instff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  358 cells in clk=\decode.i1e4resultff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  116 cells in clk=\decode.i1e4pcff.genblock.dff.genblock.dff_left.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  72 cells in clk=\decode.i1e4pcff.genblock.dff.genblock.dff_extra.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  35 cells in clk=\decode.i1e4instff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  66 cells in clk=\decode.i1e3resultff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  59 cells in clk=\decode.i1e3pcff.genblock.dff.genblock.dff_left.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  14 cells in clk=\decode.i1e3pcff.genblock.dff.genblock.dff_extra.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  35 cells in clk=\decode.i1e3instff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  478 cells in clk=\decode.i1e2resultff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  251 cells in clk=\decode.i1e2pcff.genblock.dff.genblock.dff_left.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  26 cells in clk=\decode.i1e2pcff.genblock.dff.genblock.dff_extra.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  35 cells in clk=\decode.i1e2instff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  67 cells in clk=\decode.i1e1instff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  67 cells in clk=\decode.i0wbresultff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  66 cells in clk=\decode.i0wbinstff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  66 cells in clk=\decode.i0wb1instff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  355 cells in clk=\decode.i0e4resultff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  97 cells in clk=\decode.i0e4pcff.genblock.dff.genblock.dff_left.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  53 cells in clk=\decode.i0e4pcff.genblock.dff.genblock.dff_extra.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  35 cells in clk=\decode.i0e4instff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  131 cells in clk=\decode.i0e3resultff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  59 cells in clk=\decode.i0e3pcff.genblock.dff.genblock.dff_left.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  14 cells in clk=\decode.i0e3pcff.genblock.dff.genblock.dff_extra.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  35 cells in clk=\decode.i0e3instff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  631 cells in clk=\decode.i0e2resultff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  59 cells in clk=\decode.i0e2pcff.genblock.dff.genblock.dff_left.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  14 cells in clk=\decode.i0e2pcff.genblock.dff.genblock.dff_extra.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  35 cells in clk=\decode.i0e2instff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  35 cells in clk=\decode.i0e1instff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  1806 cells in clk=\decode.i0_csr_data_e1ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  399 cells in clk=\decode.genblk8[0].write_csr_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  139 cells in clk=\decode.genblk3[0].bundle2_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  213 cells in clk=\decode.genblk3[0].bundle1_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  174 cells in clk=\decode.genblk30[0].e2brpcff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  78 cells in clk=\decode.genblk30[0].e1brpcff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  31 cells in clk=\tlu.tlumt[0].tlu.dcsr_ff.genblock.dff.clk, en=$auto$opt_dff.cc:219:make_patterns_logic$38871, arst=!\rst_l, srst={ }
  99 cells in clk=\decode.e4ff.genblock.dff_leftmost.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  492 cells in clk=\decode.e3ff.genblock.dff_left.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  56 cells in clk=\decode.e3ff.genblock.dff_leftmost.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  1360 cells in clk=\decode.e3ff.genblock.dff_right.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  232 cells in clk=\decode.e2ff.genblock.dff_left.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  57 cells in clk=\decode.e2ff.genblock.dff_leftmost.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  250 cells in clk=\decode.e2ff.genblock.dff_right.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  359 cells in clk=\decode.wbc_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  188 cells in clk=\decode.e2c_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  135 cells in clk=\decode.e1ff.genblock.dff_left.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  141 cells in clk=\decode.e1ff.genblock.dff_leftmost.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  190 cells in clk=\decode.e1ff.genblock.dff_right.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  64 cells in clk=\tlu.tlumt[0].tlu.mpvhalt_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  146 cells in clk=\decode.cam[0].cam.cam_array[0].cam_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  137 cells in clk=\decode.cam[0].cam.cam_array[1].cam_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  138 cells in clk=\decode.cam[0].cam.cam_array[2].cam_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  139 cells in clk=\decode.cam[0].cam.cam_array[3].cam_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  139 cells in clk=\decode.cam[0].cam.cam_array[4].cam_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  139 cells in clk=\decode.cam[0].cam.cam_array[5].cam_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  139 cells in clk=\decode.cam[0].cam.cam_array[6].cam_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  126 cells in clk=\decode.cam[0].cam.cam_array[7].cam_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  191 cells in clk=\decode.e3c_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  139 cells in clk=\tlu.mdccmect_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  142 cells in clk=\tlu.miccmect_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  139 cells in clk=\tlu.micect_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  19 cells in clk=\tlu.tlumt[0].tlu.dcsr_ff.genblock.dff.clk, en=\tlu.tlumt[0].tlu.enter_debug_halt_req_le, arst=!\rst_l, srst={ }
  14 cells in clk=\tlu.tlumt[0].tlu.dcsr_ff.genblock.dff.clk, en=!\tlu.tlumt[0].tlu.enter_debug_halt_req_le, arst=!\rst_l, srst={ }
  173 cells in clk=\ib[0].instbuff.ibsaveff.genblock.dff_left.genblock.dff_left.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  157 cells in clk=\ib[0].instbuff.ibsaveff.genblock.dff_middle.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  84 cells in clk=\ib[0].instbuff.ibsaveff.genblock.dff_right.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  212 cells in clk=\ib[0].instbuff.ib3ff.genblock.dff_left.genblock.dff_left.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  220 cells in clk=\ib[0].instbuff.ib3ff.genblock.dff_middle.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  116 cells in clk=\ib[0].instbuff.ib3ff.genblock.dff_right.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  238 cells in clk=\ib[0].instbuff.ib2ff.genblock.dff_left.genblock.dff_left.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  251 cells in clk=\ib[0].instbuff.ib2ff.genblock.dff_middle.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  132 cells in clk=\ib[0].instbuff.ib2ff.genblock.dff_right.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  312 cells in clk=\ib[0].instbuff.ib1ff.genblock.dff_left.genblock.dff_left.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  282 cells in clk=\ib[0].instbuff.ib1ff.genblock.dff_middle.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  132 cells in clk=\ib[0].instbuff.ib1ff.genblock.dff_right.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  151 cells in clk=\ib[0].instbuff.ib0ff.genblock.dff_left.genblock.dff_left.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  65 cells in clk=\ib[0].instbuff.ib0ff.genblock.dff_middle.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  20 cells in clk=\ib[0].instbuff.ib0ff.genblock.dff_right.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  12 cells in clk=\clk, en=$flatten\decode.$verific$n227$5005, arst=!\rst_l, srst={ }
  603 cells in clk=\ib[0].instbuff.bpsaveindexff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  712 cells in clk=\ib[0].instbuff.bp3indexff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  813 cells in clk=\ib[0].instbuff.bp2indexff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  1979 cells in clk=\ib[0].instbuff.bp1indexff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  1407 cells in clk=\ib[0].instbuff.bp0indexff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  32 cells in clk=\tlu.tlumt[0].tlu.int_timers.internal_timers.mitctl0_ff.dffs.clk, en=\tlu.tlumt[0].tlu.wr_mtsel_wb, arst=!\rst_l, srst={ }
  7 cells in clk=\tlu.tlumt[0].tlu.mtdata1_t3_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  7 cells in clk=\tlu.tlumt[0].tlu.mtdata1_t2_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  1059 cells in clk=\tlu.tlumt[0].tlu.bundle2_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  245 cells in clk=\tlu.tlumt[0].tlu.bundle_freeff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  88 cells in clk=\tlu.micect_ff.genblock.dff.clk, en=\tlu.wr_micect_wb, arst=!\rst_l, srst={ }
  106 cells in clk=\tlu.tlumt[0].tlu.dicad0_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  107 cells in clk=\tlu.tlumt[0].tlu.dicad0h_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  58 cells in clk=\tlu.tlumt[0].tlu.dicawics_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  194 cells in clk=\tlu.tlumt[0].tlu.dpc_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  91 cells in clk=\tlu.tlumt[0].tlu.exctype_wb_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  125 cells in clk=\tlu.tlumt[0].tlu.exthaltff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  725 cells in clk=\tlu.tlumt[0].tlu.flush_lower_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  158 cells in clk=\tlu.tlumt[0].tlu.forcehaltctr_ff.genblock.dff_left.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  165 cells in clk=\decode.e4c_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  56 cells in clk=\tlu.tlumt[0].tlu.genblk3.fastint_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  33 cells in clk=\tlu.tlumt[0].tlu.genblk4.dicad1_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  336 cells in clk=\tlu.tlumt[0].tlu.halt_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  19 cells in clk=\tlu.tlumt[0].tlu.int_timers.internal_timers.mitctl0_ff.dffs.clk, en=\tlu.tlumt[0].tlu.int_timers.internal_timers.mitctl0_ff.en, arst=!\rst_l, srst={ }
  53 cells in clk=\tlu.tlumt[0].tlu.forcehaltctr_ff.genblock.dff_extra.genblock.dff.clk, en=$auto$opt_dff.cc:194:make_patterns_logic$38866, arst=!\rst_l, srst={ }
  155 cells in clk=\tlu.tlumt[0].tlu.int_timers.internal_timers.mitcnt1_ffb.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  72 cells in clk=\tlu.tlumt[0].tlu.int_timers.internal_timers.mitcnt1_ffa.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  155 cells in clk=\tlu.tlumt[0].tlu.int_timers.internal_timers.mitcnt0_ffb.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  72 cells in clk=\tlu.tlumt[0].tlu.int_timers.internal_timers.mitcnt0_ffa.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  102 cells in clk=\tlu.tlumt[0].tlu.int_timers.internal_timers.mitb1_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  70 cells in clk=\tlu.tlumt[0].tlu.int_timers.internal_timers.mitb0_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  63 cells in clk=\tlu.tlumt[0].tlu.lsu_error_dc4ff.clk, en={ }, arst=!\rst_l, srst={ }
  89 cells in clk=\tlu.tlumt[0].tlu.lsu_error_wbff.clk, en={ }, arst=!\rst_l, srst={ }
  185 cells in clk=\tlu.tlumt[0].tlu.mcause_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  27 cells in clk=\tlu.tlumt[0].tlu.int_timers.internal_timers.mitctl0_ff.dffs.clk, en=\tlu.tlumt[0].tlu.int_timers.internal_timers.mitctl1_ff.en, arst=!\rst_l, srst={ }
  100 cells in clk=\tlu.tlumt[0].tlu.mcycleh_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  44 cells in clk=\tlu.tlumt[0].tlu.mcyclel_aff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  111 cells in clk=\tlu.tlumt[0].tlu.mcyclel_bff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  70 cells in clk=\tlu.tlumt[0].tlu.mdseac_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  35 cells in clk=\tlu.tlumt[0].tlu.int_timers.internal_timers.mitctl0_ff.dffs.clk, en=\tlu.tlumt[0].tlu.mcountinhibit_ff.en, arst=!\rst_l, srst={ }
  18 cells in clk=\tlu.tlumt[0].tlu.meihap_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  89 cells in clk=\tlu.tlumt[0].tlu.meivt_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  262 cells in clk=\tlu.tlumt[0].tlu.mepc_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  135 cells in clk=\tlu.tlumt[0].tlu.mhpmc3_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  145 cells in clk=\tlu.tlumt[0].tlu.mhpmc3h_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  137 cells in clk=\tlu.tlumt[0].tlu.mhpmc4_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  141 cells in clk=\tlu.tlumt[0].tlu.mhpmc4h_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  139 cells in clk=\tlu.tlumt[0].tlu.mhpmc5_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  143 cells in clk=\tlu.tlumt[0].tlu.mhpmc5h_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  140 cells in clk=\tlu.tlumt[0].tlu.mhpmc6_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  146 cells in clk=\tlu.tlumt[0].tlu.mhpmc6h_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  250 cells in clk=\tlu.tlumt[0].tlu.mhpme3_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  168 cells in clk=\tlu.tlumt[0].tlu.mhpme4_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  167 cells in clk=\tlu.tlumt[0].tlu.mhpme5_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  172 cells in clk=\tlu.tlumt[0].tlu.mhpme6_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  105 cells in clk=\tlu.tlumt[0].tlu.minstreth_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  48 cells in clk=\tlu.tlumt[0].tlu.minstretl_aff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  117 cells in clk=\tlu.tlumt[0].tlu.minstretl_bff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  37 cells in clk=\tlu.tlumt[0].tlu.int_timers.internal_timers.mitctl0_ff.dffs.clk, en={ }, arst=!\rst_l, srst={ }
  343 cells in clk=\tlu.tlumt[0].tlu.excinfo_wb_ff.clk, en={ }, arst=!\rst_l, srst={ }
  73 cells in clk=\tlu.tlumt[0].tlu.mscratch_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  24 cells in clk=\tlu.tlumt[0].tlu.int_timers.internal_timers.mitctl0_ff.dffs.clk, en=\tlu.tlumt[0].tlu.wr_meicurpl_wb, arst=!\rst_l, srst={ }
  44 cells in clk=\tlu.tlumt[0].tlu.mtdata1_t0_ff.genblock.dff.clk, en=\tlu.tlumt[0].tlu.wr_mtdata1_t0_wb, arst=!\rst_l, srst={ }
  37 cells in clk=\tlu.tlumt[0].tlu.mtdata1_t1_ff.genblock.dff.clk, en=\tlu.tlumt[0].tlu.wr_mtdata1_t1_wb, arst=!\rst_l, srst={ }
  37 cells in clk=\tlu.tlumt[0].tlu.mtdata1_t2_ff.genblock.dff.clk, en=\tlu.tlumt[0].tlu.wr_mtdata1_t2_wb, arst=!\rst_l, srst={ }
  180 cells in clk=\tlu.tlumt[0].tlu.mtdata2_t0_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  176 cells in clk=\tlu.tlumt[0].tlu.mtdata2_t1_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  176 cells in clk=\tlu.tlumt[0].tlu.mtdata2_t2_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  175 cells in clk=\tlu.tlumt[0].tlu.mtdata2_t3_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  41 cells in clk=\tlu.tlumt[0].tlu.mtdata1_t3_ff.genblock.dff.clk, en=\tlu.tlumt[0].tlu.wr_mtdata1_t3_wb, arst=!\rst_l, srst={ }
  334 cells in clk=\tlu.tlumt[0].tlu.mtval_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  171 cells in clk=\tlu.tlumt[0].tlu.mtvec_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  130 cells in clk=\tlu.tlumt[0].tlu.npwbc_ff.genblock.dff.genblock.dff_extra.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  240 cells in clk=\tlu.tlumt[0].tlu.npwbc_ff.genblock.dff.genblock.dff_left.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  103 cells in clk=\tlu.tlumt[0].tlu.pwbc_ff.genblock.dff.genblock.dff_extra.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  211 cells in clk=\tlu.tlumt[0].tlu.pwbc_ff.genblock.dff.genblock.dff_left.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  36 cells in clk=\tlu.tlumt[0].tlu.traceff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  447 cells in clk=\tlu.tlumt[0].tlu.bundle_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  91 cells in clk=\tlu.mrac_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  577 cells in clk=\clk, en={ }, arst=!\rst_l, srst={ }
  72 cells in clk=\tlu.miccmect_ff.genblock.dff.clk, en=\tlu.wr_miccmect_wb, arst=!\rst_l, srst={ }
  101 cells in clk=\clk, en=\tlu.wr_mfdht_wb, arst=!\rst_l, srst={ }
  1005 cells in clk=\decode.e1c_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  73 cells in clk=\tlu.mdccmect_ff.genblock.dff.clk, en=\tlu.wr_mdccmect_wb, arst=!\rst_l, srst={ }
  84 cells in clk=\tlu.mfdc_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  54 cells in clk=\tlu.mcgc_ff.genblock.dff.clk, en=\tlu.mcgc_ff.genblock.clkhdr.clkhdr.EN, arst=!\rst_l, srst={ }
  46 cells in clk=\clk, en=\ib[0].instbuff.bp0indexff.en, arst=!\rst_l, srst={ }
  27 cells in clk=\free_clk, en={ }, arst=!\rst_l, srst={ }
  33 cells in clk=\tlu.bp_i1wb_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  30 cells in clk=\tlu.bp_i0wb_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }

3.142.2. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \arf[0].arf.gpr[9].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 1089 gates and 1530 wires to a netlist network with 441 inputs and 265 outputs.

3.142.2.1. Executing ABC.

3.142.3. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \arf[0].arf.gpr[8].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 534 gates and 810 wires to a netlist network with 276 inputs and 131 outputs.

3.142.3.1. Executing ABC.

3.142.4. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \arf[0].arf.gpr[7].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 534 gates and 810 wires to a netlist network with 276 inputs and 131 outputs.

3.142.4.1. Executing ABC.

3.142.5. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \arf[0].arf.gpr[6].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 534 gates and 810 wires to a netlist network with 276 inputs and 131 outputs.

3.142.5.1. Executing ABC.

3.142.6. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \arf[0].arf.gpr[5].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 534 gates and 810 wires to a netlist network with 276 inputs and 133 outputs.

3.142.6.1. Executing ABC.

3.142.7. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \arf[0].arf.gpr[4].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 536 gates and 813 wires to a netlist network with 277 inputs and 133 outputs.

3.142.7.1. Executing ABC.

3.142.8. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \arf[0].arf.gpr[3].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 534 gates and 810 wires to a netlist network with 276 inputs and 131 outputs.

3.142.8.1. Executing ABC.

3.142.9. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \arf[0].arf.gpr[31].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 542 gates and 825 wires to a netlist network with 283 inputs and 132 outputs.

3.142.9.1. Executing ABC.

3.142.10. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \arf[0].arf.gpr[30].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 541 gates and 824 wires to a netlist network with 283 inputs and 131 outputs.

3.142.10.1. Executing ABC.

3.142.11. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \arf[0].arf.gpr[2].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 406 gates and 554 wires to a netlist network with 148 inputs and 133 outputs.

3.142.11.1. Executing ABC.

3.142.12. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \arf[0].arf.gpr[29].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 541 gates and 824 wires to a netlist network with 283 inputs and 131 outputs.

3.142.12.1. Executing ABC.

3.142.13. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \arf[0].arf.gpr[28].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 543 gates and 827 wires to a netlist network with 284 inputs and 133 outputs.

3.142.13.1. Executing ABC.

3.142.14. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \arf[0].arf.gpr[27].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 544 gates and 828 wires to a netlist network with 284 inputs and 134 outputs.

3.142.14.1. Executing ABC.

3.142.15. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \arf[0].arf.gpr[26].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 543 gates and 828 wires to a netlist network with 285 inputs and 133 outputs.

3.142.15.1. Executing ABC.

3.142.16. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \arf[0].arf.gpr[25].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 540 gates and 822 wires to a netlist network with 282 inputs and 130 outputs.

3.142.16.1. Executing ABC.

3.142.17. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \arf[0].arf.gpr[24].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 540 gates and 822 wires to a netlist network with 282 inputs and 130 outputs.

3.142.17.1. Executing ABC.

3.142.18. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \arf[0].arf.gpr[23].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 540 gates and 822 wires to a netlist network with 282 inputs and 130 outputs.

3.142.18.1. Executing ABC.

3.142.19. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \arf[0].arf.gpr[22].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 540 gates and 822 wires to a netlist network with 282 inputs and 130 outputs.

3.142.19.1. Executing ABC.

3.142.20. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \arf[0].arf.gpr[21].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 540 gates and 822 wires to a netlist network with 282 inputs and 130 outputs.

3.142.20.1. Executing ABC.

3.142.21. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \arf[0].arf.gpr[20].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 540 gates and 822 wires to a netlist network with 282 inputs and 130 outputs.

3.142.21.1. Executing ABC.

3.142.22. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \arf[0].arf.gpr[1].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 535 gates and 812 wires to a netlist network with 277 inputs and 134 outputs.

3.142.22.1. Executing ABC.

3.142.23. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \arf[0].arf.gpr[19].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 540 gates and 822 wires to a netlist network with 282 inputs and 130 outputs.

3.142.23.1. Executing ABC.

3.142.24. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \arf[0].arf.gpr[18].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 540 gates and 822 wires to a netlist network with 282 inputs and 130 outputs.

3.142.24.1. Executing ABC.

3.142.25. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \arf[0].arf.gpr[17].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 540 gates and 822 wires to a netlist network with 282 inputs and 130 outputs.

3.142.25.1. Executing ABC.

3.142.26. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \arf[0].arf.gpr[16].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 546 gates and 834 wires to a netlist network with 288 inputs and 132 outputs.

3.142.26.1. Executing ABC.

3.142.27. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \arf[0].arf.gpr[15].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 533 gates and 808 wires to a netlist network with 275 inputs and 130 outputs.

3.142.27.1. Executing ABC.

3.142.28. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \arf[0].arf.gpr[14].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 533 gates and 808 wires to a netlist network with 275 inputs and 130 outputs.

3.142.28.1. Executing ABC.

3.142.29. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \arf[0].arf.gpr[13].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 533 gates and 808 wires to a netlist network with 275 inputs and 130 outputs.

3.142.29.1. Executing ABC.

3.142.30. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \arf[0].arf.gpr[12].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 533 gates and 808 wires to a netlist network with 275 inputs and 130 outputs.

3.142.30.1. Executing ABC.

3.142.31. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \arf[0].arf.gpr[11].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 533 gates and 808 wires to a netlist network with 275 inputs and 130 outputs.

3.142.31.1. Executing ABC.

3.142.32. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \arf[0].arf.gpr[10].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 801 gates and 1215 wires to a netlist network with 414 inputs and 264 outputs.

3.142.32.1. Executing ABC.

3.142.33. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.divff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 80 gates and 119 wires to a netlist network with 39 inputs and 65 outputs.

3.142.33.1. Executing ABC.

3.142.34. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.tlumt[0].tlu.mtdata1_t1_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 3 outputs.

3.142.34.1. Executing ABC.

3.142.35. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.tlumt[0].tlu.mtdata1_t0_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 3 outputs.

3.142.35.1. Executing ABC.

3.142.36. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.wbff.genblock.dff_leftmost.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 137 gates and 228 wires to a netlist network with 90 inputs and 85 outputs.

3.142.36.1. Executing ABC.

3.142.37. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.trap_e4ff.genblock.dff_left.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 161 gates and 207 wires to a netlist network with 45 inputs and 56 outputs.

3.142.37.1. Executing ABC.

3.142.38. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.trap_e3ff.genblock.dff_left.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 57 gates and 77 wires to a netlist network with 20 inputs and 18 outputs.

3.142.38.1. Executing ABC.

3.142.39. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.trap_e2ff.genblock.dff_left.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 59 gates and 81 wires to a netlist network with 22 inputs and 18 outputs.

3.142.39.1. Executing ABC.

3.142.40. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.trap_e1ff.genblock.dff_left.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 1103 gates and 1518 wires to a netlist network with 414 inputs and 28 outputs.

3.142.40.1. Executing ABC.

3.142.41. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.misc1ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 521 gates and 858 wires to a netlist network with 336 inputs and 267 outputs.

3.142.41.1. Executing ABC.

3.142.42. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.illegal[0].illegal_any_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 99 gates and 154 wires to a netlist network with 55 inputs and 67 outputs.

3.142.42.1. Executing ABC.

3.142.43. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.i1wbresultff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 65 outputs.

3.142.43.1. Executing ABC.

3.142.44. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.i1wbinstff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 65 outputs.

3.142.44.1. Executing ABC.

3.142.45. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.i1wb1instff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 65 outputs.

3.142.45.1. Executing ABC.

3.142.46. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.i1e4resultff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 357 gates and 593 wires to a netlist network with 236 inputs and 165 outputs.

3.142.46.1. Executing ABC.

3.142.47. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.i1e4pcff.genblock.dff.genblock.dff_left.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 115 gates and 140 wires to a netlist network with 25 inputs and 78 outputs.

3.142.47.1. Executing ABC.

3.142.48. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.i1e4pcff.genblock.dff.genblock.dff_extra.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 71 gates and 102 wires to a netlist network with 31 inputs and 57 outputs.

3.142.48.1. Executing ABC.

3.142.49. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.i1e4instff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 34 gates and 70 wires to a netlist network with 36 inputs and 34 outputs.

3.142.49.1. Executing ABC.

3.142.50. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.i1e3resultff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 33 outputs.

3.142.50.1. Executing ABC.

3.142.51. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.i1e3pcff.genblock.dff.genblock.dff_left.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 58 gates and 80 wires to a netlist network with 22 inputs and 21 outputs.

3.142.51.1. Executing ABC.

3.142.52. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.i1e3pcff.genblock.dff.genblock.dff_extra.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 13 outputs.

3.142.52.1. Executing ABC.

3.142.53. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.i1e3instff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 34 gates and 70 wires to a netlist network with 36 inputs and 34 outputs.

3.142.53.1. Executing ABC.

3.142.54. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.i1e2resultff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 477 gates and 704 wires to a netlist network with 226 inputs and 313 outputs.

3.142.54.1. Executing ABC.

3.142.55. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.i1e2pcff.genblock.dff.genblock.dff_left.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 250 gates and 293 wires to a netlist network with 43 inputs and 78 outputs.

3.142.55.1. Executing ABC.

3.142.56. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.i1e2pcff.genblock.dff.genblock.dff_extra.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 25 gates and 52 wires to a netlist network with 27 inputs and 25 outputs.

3.142.56.1. Executing ABC.

3.142.57. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.i1e2instff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 34 gates and 70 wires to a netlist network with 36 inputs and 34 outputs.

3.142.57.1. Executing ABC.

3.142.58. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.i1e1instff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 66 gates and 119 wires to a netlist network with 53 inputs and 34 outputs.

3.142.58.1. Executing ABC.

3.142.59. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.i0wbresultff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 66 gates and 135 wires to a netlist network with 69 inputs and 66 outputs.

3.142.59.1. Executing ABC.

3.142.60. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.i0wbinstff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 65 outputs.

3.142.60.1. Executing ABC.

3.142.61. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.i0wb1instff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 65 outputs.

3.142.61.1. Executing ABC.

3.142.62. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.i0e4resultff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 354 gates and 588 wires to a netlist network with 234 inputs and 162 outputs.

3.142.62.1. Executing ABC.

3.142.63. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.i0e4pcff.genblock.dff.genblock.dff_left.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 96 gates and 120 wires to a netlist network with 24 inputs and 59 outputs.

3.142.63.1. Executing ABC.

3.142.64. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.i0e4pcff.genblock.dff.genblock.dff_extra.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 52 gates and 78 wires to a netlist network with 26 inputs and 42 outputs.

3.142.64.1. Executing ABC.

3.142.65. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.i0e4instff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 34 gates and 70 wires to a netlist network with 36 inputs and 34 outputs.

3.142.65.1. Executing ABC.

3.142.66. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.i0e3resultff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 130 gates and 201 wires to a netlist network with 71 inputs and 98 outputs.

3.142.66.1. Executing ABC.

3.142.67. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.i0e3pcff.genblock.dff.genblock.dff_left.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 58 gates and 80 wires to a netlist network with 22 inputs and 21 outputs.

3.142.67.1. Executing ABC.

3.142.68. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.i0e3pcff.genblock.dff.genblock.dff_extra.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 13 outputs.

3.142.68.1. Executing ABC.

3.142.69. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.i0e3instff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 34 gates and 70 wires to a netlist network with 36 inputs and 34 outputs.

3.142.69.1. Executing ABC.

3.142.70. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.i0e2resultff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 630 gates and 995 wires to a netlist network with 364 inputs and 322 outputs.

3.142.70.1. Executing ABC.

3.142.71. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.i0e2pcff.genblock.dff.genblock.dff_left.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 58 gates and 80 wires to a netlist network with 22 inputs and 21 outputs.

3.142.71.1. Executing ABC.

3.142.72. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.i0e2pcff.genblock.dff.genblock.dff_extra.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 13 outputs.

3.142.72.1. Executing ABC.

3.142.73. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.i0e2instff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 34 gates and 70 wires to a netlist network with 36 inputs and 34 outputs.

3.142.73.1. Executing ABC.

3.142.74. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.i0e1instff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 34 gates and 70 wires to a netlist network with 36 inputs and 34 outputs.

3.142.74.1. Executing ABC.

3.142.75. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.i0_csr_data_e1ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 1805 gates and 3202 wires to a netlist network with 1397 inputs and 143 outputs.

3.142.75.1. Executing ABC.

3.142.76. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.genblk8[0].write_csr_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 398 gates and 531 wires to a netlist network with 133 inputs and 48 outputs.

3.142.76.1. Executing ABC.

3.142.77. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.genblk3[0].bundle2_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 138 gates and 220 wires to a netlist network with 81 inputs and 18 outputs.

3.142.77.1. Executing ABC.

3.142.78. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.genblk3[0].bundle1_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 212 gates and 366 wires to a netlist network with 154 inputs and 18 outputs.

3.142.78.1. Executing ABC.

3.142.79. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.genblk30[0].e2brpcff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 173 gates and 258 wires to a netlist network with 85 inputs and 34 outputs.

3.142.79.1. Executing ABC.

3.142.80. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.genblk30[0].e1brpcff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 77 gates and 117 wires to a netlist network with 39 inputs and 33 outputs.

3.142.80.1. Executing ABC.

3.142.81. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.tlumt[0].tlu.dcsr_ff.genblock.dff.clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$38871, asynchronously reset by !\rst_l
Extracted 30 gates and 55 wires to a netlist network with 25 inputs and 22 outputs.

3.142.81.1. Executing ABC.

3.142.82. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.e4ff.genblock.dff_leftmost.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 98 gates and 123 wires to a netlist network with 25 inputs and 30 outputs.

3.142.82.1. Executing ABC.

3.142.83. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.e3ff.genblock.dff_left.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 491 gates and 634 wires to a netlist network with 143 inputs and 68 outputs.

3.142.83.1. Executing ABC.

3.142.84. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.e3ff.genblock.dff_leftmost.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 55 gates and 78 wires to a netlist network with 23 inputs and 21 outputs.

3.142.84.1. Executing ABC.

3.142.85. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.e3ff.genblock.dff_right.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 1359 gates and 1776 wires to a netlist network with 417 inputs and 202 outputs.

3.142.85.1. Executing ABC.

3.142.86. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.e2ff.genblock.dff_left.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 231 gates and 310 wires to a netlist network with 79 inputs and 80 outputs.

3.142.86.1. Executing ABC.

3.142.87. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.e2ff.genblock.dff_leftmost.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 56 gates and 77 wires to a netlist network with 21 inputs and 22 outputs.

3.142.87.1. Executing ABC.

3.142.88. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.e2ff.genblock.dff_right.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 249 gates and 334 wires to a netlist network with 85 inputs and 86 outputs.

3.142.88.1. Executing ABC.

3.142.89. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.wbc_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 358 gates and 458 wires to a netlist network with 100 inputs and 203 outputs.

3.142.89.1. Executing ABC.

3.142.90. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.e2c_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 187 gates and 277 wires to a netlist network with 90 inputs and 73 outputs.

3.142.90.1. Executing ABC.

3.142.91. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.e1ff.genblock.dff_left.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 134 gates and 178 wires to a netlist network with 43 inputs and 35 outputs.

3.142.91.1. Executing ABC.

3.142.92. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.e1ff.genblock.dff_leftmost.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 140 gates and 229 wires to a netlist network with 88 inputs and 54 outputs.

3.142.92.1. Executing ABC.

3.142.93. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.e1ff.genblock.dff_right.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 189 gates and 249 wires to a netlist network with 59 inputs and 45 outputs.

3.142.93.1. Executing ABC.

3.142.94. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.tlumt[0].tlu.mpvhalt_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 63 gates and 81 wires to a netlist network with 18 inputs and 13 outputs.

3.142.94.1. Executing ABC.

3.142.95. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.cam[0].cam.cam_array[0].cam_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 145 gates and 216 wires to a netlist network with 70 inputs and 38 outputs.

3.142.95.1. Executing ABC.

3.142.96. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.cam[0].cam.cam_array[1].cam_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 136 gates and 204 wires to a netlist network with 66 inputs and 33 outputs.

3.142.96.1. Executing ABC.

3.142.97. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.cam[0].cam.cam_array[2].cam_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 137 gates and 203 wires to a netlist network with 65 inputs and 32 outputs.

3.142.97.1. Executing ABC.

3.142.98. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.cam[0].cam.cam_array[3].cam_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 138 gates and 205 wires to a netlist network with 66 inputs and 33 outputs.

3.142.98.1. Executing ABC.

3.142.99. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.cam[0].cam.cam_array[4].cam_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 138 gates and 205 wires to a netlist network with 66 inputs and 33 outputs.

3.142.99.1. Executing ABC.

3.142.100. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.cam[0].cam.cam_array[5].cam_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 138 gates and 205 wires to a netlist network with 66 inputs and 33 outputs.

3.142.100.1. Executing ABC.

3.142.101. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.cam[0].cam.cam_array[6].cam_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 138 gates and 205 wires to a netlist network with 66 inputs and 33 outputs.

3.142.101.1. Executing ABC.

3.142.102. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.cam[0].cam.cam_array[7].cam_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 125 gates and 194 wires to a netlist network with 68 inputs and 41 outputs.

3.142.102.1. Executing ABC.

3.142.103. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.e3c_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 190 gates and 279 wires to a netlist network with 89 inputs and 73 outputs.

3.142.103.1. Executing ABC.

3.142.104. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.mdccmect_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 113 gates and 198 wires to a netlist network with 85 inputs and 80 outputs.

3.142.104.1. Executing ABC.

3.142.105. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.miccmect_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 114 gates and 201 wires to a netlist network with 87 inputs and 81 outputs.

3.142.105.1. Executing ABC.

3.142.106. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.micect_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 113 gates and 198 wires to a netlist network with 85 inputs and 80 outputs.

3.142.106.1. Executing ABC.

3.142.107. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$143817$tlu.tlumt[0].tlu.dcsr_ff.genblock.dff.clk, enabled by \tlu.tlumt[0].tlu.enter_debug_halt_req_le, asynchronously reset by !\rst_l
Extracted 19 gates and 29 wires to a netlist network with 10 inputs and 6 outputs.

3.142.107.1. Executing ABC.

3.142.108. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$143817$tlu.tlumt[0].tlu.dcsr_ff.genblock.dff.clk, enabled by !$abc$149976$tlu.tlumt[0].tlu.enter_debug_halt_req_le, asynchronously reset by !\rst_l
Extracted 14 gates and 25 wires to a netlist network with 11 inputs and 7 outputs.

3.142.108.1. Executing ABC.

3.142.109. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ib[0].instbuff.ibsaveff.genblock.dff_left.genblock.dff_left.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 172 gates and 275 wires to a netlist network with 102 inputs and 26 outputs.

3.142.109.1. Executing ABC.

3.142.110. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ib[0].instbuff.ibsaveff.genblock.dff_middle.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 156 gates and 284 wires to a netlist network with 128 inputs and 32 outputs.

3.142.110.1. Executing ABC.

3.142.111. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ib[0].instbuff.ibsaveff.genblock.dff_right.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 83 gates and 155 wires to a netlist network with 72 inputs and 19 outputs.

3.142.111.1. Executing ABC.

3.142.112. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ib[0].instbuff.ib3ff.genblock.dff_left.genblock.dff_left.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 211 gates and 288 wires to a netlist network with 77 inputs and 52 outputs.

3.142.112.1. Executing ABC.

3.142.113. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ib[0].instbuff.ib3ff.genblock.dff_middle.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 219 gates and 321 wires to a netlist network with 102 inputs and 64 outputs.

3.142.113.1. Executing ABC.

3.142.114. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ib[0].instbuff.ib3ff.genblock.dff_right.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 115 gates and 172 wires to a netlist network with 57 inputs and 34 outputs.

3.142.114.1. Executing ABC.

3.142.115. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ib[0].instbuff.ib2ff.genblock.dff_left.genblock.dff_left.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 237 gates and 340 wires to a netlist network with 103 inputs and 78 outputs.

3.142.115.1. Executing ABC.

3.142.116. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ib[0].instbuff.ib2ff.genblock.dff_middle.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 250 gates and 383 wires to a netlist network with 133 inputs and 95 outputs.

3.142.116.1. Executing ABC.

3.142.117. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ib[0].instbuff.ib2ff.genblock.dff_right.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 131 gates and 204 wires to a netlist network with 73 inputs and 50 outputs.

3.142.117.1. Executing ABC.

3.142.118. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ib[0].instbuff.ib1ff.genblock.dff_left.genblock.dff_left.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 311 gates and 439 wires to a netlist network with 128 inputs and 129 outputs.

3.142.118.1. Executing ABC.

3.142.119. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ib[0].instbuff.ib1ff.genblock.dff_middle.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 281 gates and 445 wires to a netlist network with 164 inputs and 95 outputs.

3.142.119.1. Executing ABC.

3.142.120. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ib[0].instbuff.ib1ff.genblock.dff_right.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 131 gates and 219 wires to a netlist network with 88 inputs and 34 outputs.

3.142.120.1. Executing ABC.

3.142.121. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ib[0].instbuff.ib0ff.genblock.dff_left.genblock.dff_left.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 150 gates and 181 wires to a netlist network with 31 inputs and 103 outputs.

3.142.121.1. Executing ABC.

3.142.122. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ib[0].instbuff.ib0ff.genblock.dff_middle.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 64 gates and 100 wires to a netlist network with 36 inputs and 64 outputs.

3.142.122.1. Executing ABC.

3.142.123. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ib[0].instbuff.ib0ff.genblock.dff_right.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 19 gates and 39 wires to a netlist network with 20 inputs and 18 outputs.

3.142.123.1. Executing ABC.

3.142.124. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $flatten\decode.$verific$n227$5005, asynchronously reset by !\rst_l
Extracted 12 gates and 21 wires to a netlist network with 9 inputs and 7 outputs.

3.142.124.1. Executing ABC.

3.142.125. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ib[0].instbuff.bpsaveindexff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 602 gates and 1029 wires to a netlist network with 426 inputs and 102 outputs.

3.142.125.1. Executing ABC.

3.142.126. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ib[0].instbuff.bp3indexff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 711 gates and 1022 wires to a netlist network with 311 inputs and 207 outputs.

3.142.126.1. Executing ABC.

3.142.127. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ib[0].instbuff.bp2indexff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 812 gates and 1224 wires to a netlist network with 412 inputs and 307 outputs.

3.142.127.1. Executing ABC.

3.142.128. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ib[0].instbuff.bp1indexff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 1978 gates and 2585 wires to a netlist network with 606 inputs and 675 outputs.

3.142.128.1. Executing ABC.

3.142.129. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ib[0].instbuff.bp0indexff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 1406 gates and 1642 wires to a netlist network with 235 inputs and 609 outputs.

3.142.129.1. Executing ABC.

3.142.130. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.tlumt[0].tlu.int_timers.internal_timers.mitctl0_ff.dffs.clk, enabled by \tlu.tlumt[0].tlu.wr_mtsel_wb, asynchronously reset by !\rst_l
Extracted 31 gates and 56 wires to a netlist network with 24 inputs and 19 outputs.

3.142.130.1. Executing ABC.

3.142.131. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.tlumt[0].tlu.mtdata1_t3_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 3 outputs.

3.142.131.1. Executing ABC.

3.142.132. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.tlumt[0].tlu.mtdata1_t2_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 3 outputs.

3.142.132.1. Executing ABC.

3.142.133. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.tlumt[0].tlu.bundle2_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 1050 gates and 1427 wires to a netlist network with 377 inputs and 34 outputs.

3.142.133.1. Executing ABC.

3.142.134. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.tlumt[0].tlu.bundle_freeff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 244 gates and 366 wires to a netlist network with 120 inputs and 63 outputs.

3.142.134.1. Executing ABC.

3.142.135. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$149838$tlu.micect_ff.genblock.dff.clk, enabled by \tlu.wr_micect_wb, asynchronously reset by !\rst_l
Extracted 88 gates and 106 wires to a netlist network with 16 inputs and 43 outputs.

3.142.135.1. Executing ABC.

3.142.136. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.tlumt[0].tlu.dicad0_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 105 gates and 180 wires to a netlist network with 75 inputs and 69 outputs.

3.142.136.1. Executing ABC.

3.142.137. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.tlumt[0].tlu.dicad0h_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 106 gates and 181 wires to a netlist network with 75 inputs and 70 outputs.

3.142.137.1. Executing ABC.

3.142.138. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.tlumt[0].tlu.dicawics_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 57 gates and 100 wires to a netlist network with 43 inputs and 51 outputs.

3.142.138.1. Executing ABC.

3.142.139. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.tlumt[0].tlu.dpc_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 193 gates and 296 wires to a netlist network with 103 inputs and 65 outputs.

3.142.139.1. Executing ABC.

3.142.140. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.tlumt[0].tlu.exctype_wb_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 90 gates and 120 wires to a netlist network with 29 inputs and 35 outputs.

3.142.140.1. Executing ABC.

3.142.141. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.tlumt[0].tlu.exthaltff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 124 gates and 175 wires to a netlist network with 51 inputs and 24 outputs.

3.142.141.1. Executing ABC.

3.142.142. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.tlumt[0].tlu.flush_lower_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 724 gates and 1176 wires to a netlist network with 452 inputs and 65 outputs.

3.142.142.1. Executing ABC.

3.142.143. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.tlumt[0].tlu.forcehaltctr_ff.genblock.dff_left.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 157 gates and 184 wires to a netlist network with 26 inputs and 40 outputs.

3.142.143.1. Executing ABC.

3.142.144. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.e4c_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 164 gates and 276 wires to a netlist network with 111 inputs and 75 outputs.

3.142.144.1. Executing ABC.

3.142.145. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.tlumt[0].tlu.genblk3.fastint_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 55 gates and 70 wires to a netlist network with 15 inputs and 16 outputs.

3.142.145.1. Executing ABC.

3.142.146. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.tlumt[0].tlu.genblk4.dicad1_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 32 gates and 59 wires to a netlist network with 27 inputs and 19 outputs.

3.142.146.1. Executing ABC.

3.142.147. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.tlumt[0].tlu.halt_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 335 gates and 492 wires to a netlist network with 156 inputs and 118 outputs.

3.142.147.1. Executing ABC.

3.142.148. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$158989$tlu.tlumt[0].tlu.int_timers.internal_timers.mitctl0_ff.dffs.clk, enabled by \tlu.tlumt[0].tlu.int_timers.internal_timers.mitctl0_ff.en, asynchronously reset by !\rst_l
Extracted 19 gates and 34 wires to a netlist network with 15 inputs and 9 outputs.

3.142.148.1. Executing ABC.

3.142.149. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.tlumt[0].tlu.forcehaltctr_ff.genblock.dff_extra.genblock.dff.clk, enabled by $abc$162220$auto$opt_dff.cc:194:make_patterns_logic$38866, asynchronously reset by !\rst_l
Extracted 53 gates and 79 wires to a netlist network with 26 inputs and 28 outputs.

3.142.149.1. Executing ABC.

3.142.150. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.tlumt[0].tlu.int_timers.internal_timers.mitcnt1_ffb.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 130 gates and 187 wires to a netlist network with 56 inputs and 73 outputs.

3.142.150.1. Executing ABC.

3.142.151. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.tlumt[0].tlu.int_timers.internal_timers.mitcnt1_ffa.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 71 gates and 97 wires to a netlist network with 25 inputs and 24 outputs.

3.142.151.1. Executing ABC.

3.142.152. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.tlumt[0].tlu.int_timers.internal_timers.mitcnt0_ffb.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 130 gates and 187 wires to a netlist network with 56 inputs and 73 outputs.

3.142.152.1. Executing ABC.

3.142.153. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.tlumt[0].tlu.int_timers.internal_timers.mitcnt0_ffa.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 71 gates and 96 wires to a netlist network with 24 inputs and 27 outputs.

3.142.153.1. Executing ABC.

3.142.154. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.tlumt[0].tlu.int_timers.internal_timers.mitb1_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 101 gates and 139 wires to a netlist network with 38 inputs and 66 outputs.

3.142.154.1. Executing ABC.

3.142.155. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.tlumt[0].tlu.int_timers.internal_timers.mitb0_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 69 gates and 107 wires to a netlist network with 38 inputs and 34 outputs.

3.142.155.1. Executing ABC.

3.142.156. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.tlumt[0].tlu.lsu_error_dc4ff.clk, asynchronously reset by !\rst_l
Extracted 62 gates and 113 wires to a netlist network with 51 inputs and 47 outputs.

3.142.156.1. Executing ABC.

3.142.157. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.tlumt[0].tlu.lsu_error_wbff.clk, asynchronously reset by !\rst_l
Extracted 88 gates and 137 wires to a netlist network with 49 inputs and 45 outputs.

3.142.157.1. Executing ABC.

3.142.158. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.tlumt[0].tlu.mcause_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 184 gates and 234 wires to a netlist network with 50 inputs and 34 outputs.

3.142.158.1. Executing ABC.

3.142.159. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$158989$tlu.tlumt[0].tlu.int_timers.internal_timers.mitctl0_ff.dffs.clk, enabled by \tlu.tlumt[0].tlu.int_timers.internal_timers.mitctl1_ff.en, asynchronously reset by !\rst_l
Extracted 27 gates and 45 wires to a netlist network with 18 inputs and 14 outputs.

3.142.159.1. Executing ABC.

3.142.160. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.tlumt[0].tlu.mcycleh_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 69 gates and 136 wires to a netlist network with 67 inputs and 33 outputs.

3.142.160.1. Executing ABC.

3.142.161. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.tlumt[0].tlu.mcyclel_aff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 43 gates and 56 wires to a netlist network with 13 inputs and 13 outputs.

3.142.161.1. Executing ABC.

3.142.162. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.tlumt[0].tlu.mcyclel_bff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 85 gates and 145 wires to a netlist network with 60 inputs and 54 outputs.

3.142.162.1. Executing ABC.

3.142.163. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.tlumt[0].tlu.mdseac_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 69 gates and 107 wires to a netlist network with 38 inputs and 35 outputs.

3.142.163.1. Executing ABC.

3.142.164. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$158989$tlu.tlumt[0].tlu.int_timers.internal_timers.mitctl0_ff.dffs.clk, enabled by \tlu.tlumt[0].tlu.mcountinhibit_ff.en, asynchronously reset by !\rst_l
Extracted 35 gates and 58 wires to a netlist network with 23 inputs and 20 outputs.

3.142.164.1. Executing ABC.

3.142.165. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.tlumt[0].tlu.meihap_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 17 gates and 28 wires to a netlist network with 11 inputs and 17 outputs.

3.142.165.1. Executing ABC.

3.142.166. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.tlumt[0].tlu.meivt_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 88 gates and 136 wires to a netlist network with 48 inputs and 83 outputs.

3.142.166.1. Executing ABC.

3.142.167. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.tlumt[0].tlu.mepc_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 261 gates and 367 wires to a netlist network with 106 inputs and 67 outputs.

3.142.167.1. Executing ABC.

3.142.168. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.tlumt[0].tlu.mhpmc3_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 103 gates and 176 wires to a netlist network with 73 inputs and 66 outputs.

3.142.168.1. Executing ABC.

3.142.169. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.tlumt[0].tlu.mhpmc3h_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 113 gates and 192 wires to a netlist network with 79 inputs and 67 outputs.

3.142.169.1. Executing ABC.

3.142.170. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.tlumt[0].tlu.mhpmc4_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 105 gates and 180 wires to a netlist network with 75 inputs and 67 outputs.

3.142.170.1. Executing ABC.

3.142.171. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.tlumt[0].tlu.mhpmc4h_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 109 gates and 184 wires to a netlist network with 75 inputs and 65 outputs.

3.142.171.1. Executing ABC.

3.142.172. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.tlumt[0].tlu.mhpmc5_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 107 gates and 184 wires to a netlist network with 77 inputs and 68 outputs.

3.142.172.1. Executing ABC.

3.142.173. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.tlumt[0].tlu.mhpmc5h_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 111 gates and 188 wires to a netlist network with 77 inputs and 66 outputs.

3.142.173.1. Executing ABC.

3.142.174. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.tlumt[0].tlu.mhpmc6_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 108 gates and 186 wires to a netlist network with 78 inputs and 66 outputs.

3.142.174.1. Executing ABC.

3.142.175. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.tlumt[0].tlu.mhpmc6h_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 114 gates and 193 wires to a netlist network with 79 inputs and 68 outputs.

3.142.175.1. Executing ABC.

3.142.176. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.tlumt[0].tlu.mhpme3_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 249 gates and 304 wires to a netlist network with 54 inputs and 79 outputs.

3.142.176.1. Executing ABC.

3.142.177. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.tlumt[0].tlu.mhpme4_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 167 gates and 184 wires to a netlist network with 17 inputs and 73 outputs.

3.142.177.1. Executing ABC.

3.142.178. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.tlumt[0].tlu.mhpme5_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 166 gates and 182 wires to a netlist network with 16 inputs and 72 outputs.

3.142.178.1. Executing ABC.

3.142.179. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.tlumt[0].tlu.mhpme6_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 171 gates and 191 wires to a netlist network with 20 inputs and 75 outputs.

3.142.179.1. Executing ABC.

3.142.180. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.tlumt[0].tlu.minstreth_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 74 gates and 145 wires to a netlist network with 71 inputs and 35 outputs.

3.142.180.1. Executing ABC.

3.142.181. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.tlumt[0].tlu.minstretl_aff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 47 gates and 62 wires to a netlist network with 15 inputs and 13 outputs.

3.142.181.1. Executing ABC.

3.142.182. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.tlumt[0].tlu.minstretl_bff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 91 gates and 157 wires to a netlist network with 66 inputs and 54 outputs.

3.142.182.1. Executing ABC.

3.142.183. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$158989$tlu.tlumt[0].tlu.int_timers.internal_timers.mitctl0_ff.dffs.clk, asynchronously reset by !\rst_l
Extracted 37 gates and 60 wires to a netlist network with 23 inputs and 23 outputs.

3.142.183.1. Executing ABC.

3.142.184. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.tlumt[0].tlu.excinfo_wb_ff.clk, asynchronously reset by !\rst_l
Extracted 340 gates and 506 wires to a netlist network with 166 inputs and 128 outputs.

3.142.184.1. Executing ABC.

3.142.185. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.tlumt[0].tlu.mscratch_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 72 gates and 114 wires to a netlist network with 42 inputs and 34 outputs.

3.142.185.1. Executing ABC.

3.142.186. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$158989$tlu.tlumt[0].tlu.int_timers.internal_timers.mitctl0_ff.dffs.clk, enabled by \tlu.tlumt[0].tlu.wr_meicurpl_wb, asynchronously reset by !\rst_l
Extracted 24 gates and 42 wires to a netlist network with 18 inputs and 17 outputs.

3.142.186.1. Executing ABC.

3.142.187. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$134019$tlu.tlumt[0].tlu.mtdata1_t0_ff.genblock.dff.clk, enabled by \tlu.tlumt[0].tlu.wr_mtdata1_t0_wb, asynchronously reset by !\rst_l
Extracted 44 gates and 66 wires to a netlist network with 22 inputs and 30 outputs.

3.142.187.1. Executing ABC.

3.142.188. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$134012$tlu.tlumt[0].tlu.mtdata1_t1_ff.genblock.dff.clk, enabled by \tlu.tlumt[0].tlu.wr_mtdata1_t1_wb, asynchronously reset by !\rst_l
Extracted 37 gates and 57 wires to a netlist network with 20 inputs and 25 outputs.

3.142.188.1. Executing ABC.

3.142.189. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$159027$tlu.tlumt[0].tlu.mtdata1_t2_ff.genblock.dff.clk, enabled by \tlu.tlumt[0].tlu.wr_mtdata1_t2_wb, asynchronously reset by !\rst_l
Extracted 37 gates and 55 wires to a netlist network with 18 inputs and 26 outputs.

3.142.189.1. Executing ABC.

3.142.190. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.tlumt[0].tlu.mtdata2_t0_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 179 gates and 283 wires to a netlist network with 104 inputs and 163 outputs.

3.142.190.1. Executing ABC.

3.142.191. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.tlumt[0].tlu.mtdata2_t1_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 175 gates and 276 wires to a netlist network with 101 inputs and 162 outputs.

3.142.191.1. Executing ABC.

3.142.192. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.tlumt[0].tlu.mtdata2_t2_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 175 gates and 276 wires to a netlist network with 101 inputs and 162 outputs.

3.142.192.1. Executing ABC.

3.142.193. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.tlumt[0].tlu.mtdata2_t3_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 174 gates and 275 wires to a netlist network with 101 inputs and 161 outputs.

3.142.193.1. Executing ABC.

3.142.194. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$159020$tlu.tlumt[0].tlu.mtdata1_t3_ff.genblock.dff.clk, enabled by \tlu.tlumt[0].tlu.wr_mtdata1_t3_wb, asynchronously reset by !\rst_l
Extracted 41 gates and 63 wires to a netlist network with 22 inputs and 27 outputs.

3.142.194.1. Executing ABC.

3.142.195. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.tlumt[0].tlu.mtval_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 333 gates and 504 wires to a netlist network with 171 inputs and 65 outputs.

3.142.195.1. Executing ABC.

3.142.196. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.tlumt[0].tlu.mtvec_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 140 gates and 216 wires to a netlist network with 76 inputs and 124 outputs.

3.142.196.1. Executing ABC.

3.142.197. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.tlumt[0].tlu.npwbc_ff.genblock.dff.genblock.dff_extra.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 129 gates and 191 wires to a netlist network with 62 inputs and 51 outputs.

3.142.197.1. Executing ABC.

3.142.198. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.tlumt[0].tlu.npwbc_ff.genblock.dff.genblock.dff_left.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 239 gates and 329 wires to a netlist network with 90 inputs and 84 outputs.

3.142.198.1. Executing ABC.

3.142.199. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.tlumt[0].tlu.pwbc_ff.genblock.dff.genblock.dff_extra.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 102 gates and 133 wires to a netlist network with 31 inputs and 53 outputs.

3.142.199.1. Executing ABC.

3.142.200. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.tlumt[0].tlu.pwbc_ff.genblock.dff.genblock.dff_left.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 210 gates and 259 wires to a netlist network with 49 inputs and 80 outputs.

3.142.200.1. Executing ABC.

3.142.201. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.tlumt[0].tlu.traceff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 35 gates and 51 wires to a netlist network with 16 inputs and 12 outputs.

3.142.201.1. Executing ABC.

yosys> abc -dff

3.143. Executing ABC pass (technology mapping using ABC).

3.143.1. Summary of detected clock domains:
  21 cells in clk=$abc$158989$tlu.tlumt[0].tlu.int_timers.internal_timers.mitctl0_ff.dffs.clk, en=$abc$167125$tlu.tlumt[0].tlu.wr_meicurpl_wb, arst=!\rst_l, srst={ }
  43 cells in clk=$abc$134019$tlu.tlumt[0].tlu.mtdata1_t0_ff.genblock.dff.clk, en=$abc$167158$tlu.tlumt[0].tlu.wr_mtdata1_t0_wb, arst=!\rst_l, srst={ }
  42 cells in clk=$abc$134012$tlu.tlumt[0].tlu.mtdata1_t1_ff.genblock.dff.clk, en=$abc$167215$tlu.tlumt[0].tlu.wr_mtdata1_t1_wb, arst=!\rst_l, srst={ }
  44 cells in clk=$abc$159027$tlu.tlumt[0].tlu.mtdata1_t2_ff.genblock.dff.clk, en=$abc$167266$tlu.tlumt[0].tlu.wr_mtdata1_t2_wb, arst=!\rst_l, srst={ }
  177 cells in clk=\tlu.tlumt[0].tlu.mtdata2_t0_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  172 cells in clk=\tlu.tlumt[0].tlu.mtdata2_t1_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  175 cells in clk=\tlu.tlumt[0].tlu.mtdata2_t2_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  39 cells in clk=$abc$159020$tlu.tlumt[0].tlu.mtdata1_t3_ff.genblock.dff.clk, en=$abc$168247$tlu.tlumt[0].tlu.wr_mtdata1_t3_wb, arst=!\rst_l, srst={ }
  72 cells in clk=\tlu.miccmect_ff.genblock.dff.clk, en=\tlu.wr_miccmect_wb, arst=!\rst_l, srst={ }
  30 cells in clk=\tlu.bp_i0wb_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  33 cells in clk=\tlu.bp_i1wb_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  72 cells in clk=\tlu.mcgc_ff.genblock.dff.clk, en=\tlu.mcgc_ff.genblock.clkhdr.clkhdr.EN, arst=!\rst_l, srst={ }
  93 cells in clk=\tlu.mfdc_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  70 cells in clk=\tlu.mdccmect_ff.genblock.dff.clk, en=\tlu.wr_mdccmect_wb, arst=!\rst_l, srst={ }
  151 cells in clk=\clk, en=\tlu.wr_mfdht_wb, arst=!\rst_l, srst={ }
  332 cells in clk=\tlu.tlumt[0].tlu.mtval_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  5 cells in clk=\tlu.tlumt[0].tlu.mtdata1_t2_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  4 cells in clk=\tlu.tlumt[0].tlu.mtdata1_t3_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  58 cells in clk=\tlu.tlumt[0].tlu.dicawics_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  55 cells in clk=$abc$149838$tlu.micect_ff.genblock.dff.clk, en=$abc$160063$tlu.wr_micect_wb, arst=!\rst_l, srst={ }
  118 cells in clk=\tlu.tlumt[0].tlu.exthaltff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  122 cells in clk=\tlu.tlumt[0].tlu.exctype_wb_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  21 cells in clk=$abc$158989$tlu.tlumt[0].tlu.int_timers.internal_timers.mitctl0_ff.dffs.clk, en=$abc$162567$tlu.tlumt[0].tlu.int_timers.internal_timers.mitctl0_ff.en, arst=!\rst_l, srst={ }
  24 cells in clk=$abc$158989$tlu.tlumt[0].tlu.int_timers.internal_timers.mitctl0_ff.dffs.clk, en=$abc$163861$tlu.tlumt[0].tlu.int_timers.internal_timers.mitctl1_ff.en, arst=!\rst_l, srst={ }
  44 cells in clk=\tlu.tlumt[0].tlu.mcyclel_aff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  89 cells in clk=\tlu.tlumt[0].tlu.lsu_error_wbff.clk, en={ }, arst=!\rst_l, srst={ }
  111 cells in clk=\tlu.tlumt[0].tlu.mcyclel_bff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  18 cells in clk=\tlu.tlumt[0].tlu.meihap_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  88 cells in clk=\tlu.tlumt[0].tlu.meivt_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  79 cells in clk=\tlu.tlumt[0].tlu.int_timers.internal_timers.mitcnt1_ffa.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  33 cells in clk=\tlu.tlumt[0].tlu.genblk4.dicad1_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  74 cells in clk=\tlu.tlumt[0].tlu.int_timers.internal_timers.mitcnt0_ffa.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  63 cells in clk=\tlu.tlumt[0].tlu.forcehaltctr_ff.genblock.dff_extra.genblock.dff.clk, en=$abc$162220$auto$opt_dff.cc:194:make_patterns_logic$38866, arst=!\rst_l, srst={ }
  105 cells in clk=\tlu.tlumt[0].tlu.dicad0_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  58 cells in clk=\tlu.tlumt[0].tlu.lsu_error_dc4ff.clk, en={ }, arst=!\rst_l, srst={ }
  96 cells in clk=\tlu.tlumt[0].tlu.int_timers.internal_timers.mitb0_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  101 cells in clk=\tlu.tlumt[0].tlu.int_timers.internal_timers.mitb1_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  1109 cells in clk=\tlu.tlumt[0].tlu.bundle2_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  134 cells in clk=\tlu.tlumt[0].tlu.mhpmc3_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  31 cells in clk=$abc$158989$tlu.tlumt[0].tlu.int_timers.internal_timers.mitctl0_ff.dffs.clk, en=$abc$164243$tlu.tlumt[0].tlu.mcountinhibit_ff.en, arst=!\rst_l, srst={ }
  260 cells in clk=\tlu.tlumt[0].tlu.mepc_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  145 cells in clk=\tlu.tlumt[0].tlu.mhpmc3h_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  141 cells in clk=\tlu.tlumt[0].tlu.npwbc_ff.genblock.dff.genblock.dff_extra.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  305 cells in clk=\tlu.tlumt[0].tlu.npwbc_ff.genblock.dff.genblock.dff_left.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  99 cells in clk=\tlu.tlumt[0].tlu.pwbc_ff.genblock.dff.genblock.dff_extra.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  30 cells in clk=\free_clk, en={ }, arst=!\rst_l, srst={ }
  197 cells in clk=\tlu.tlumt[0].tlu.pwbc_ff.genblock.dff.genblock.dff_left.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  443 cells in clk=\tlu.tlumt[0].tlu.bundle_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  90 cells in clk=\tlu.mrac_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  43 cells in clk=$abc$158989$tlu.tlumt[0].tlu.int_timers.internal_timers.mitctl0_ff.dffs.clk, en={ }, arst=!\rst_l, srst={ }
  50 cells in clk=\tlu.tlumt[0].tlu.minstretl_aff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  47 cells in clk=\tlu.tlumt[0].tlu.mhpme6_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  113 cells in clk=\tlu.tlumt[0].tlu.mhpme3_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  37 cells in clk=\tlu.tlumt[0].tlu.mhpme4_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  37 cells in clk=\tlu.tlumt[0].tlu.mhpme5_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  195 cells in clk=\tlu.tlumt[0].tlu.dpc_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  108 cells in clk=\tlu.tlumt[0].tlu.dicad0h_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  136 cells in clk=\tlu.tlumt[0].tlu.mhpmc4_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  343 cells in clk=\tlu.tlumt[0].tlu.bundle_freeff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  188 cells in clk=\tlu.tlumt[0].tlu.int_timers.internal_timers.mitcnt1_ffb.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  189 cells in clk=\tlu.tlumt[0].tlu.int_timers.internal_timers.mitcnt0_ffb.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  119 cells in clk=\tlu.tlumt[0].tlu.minstretl_bff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  104 cells in clk=\tlu.tlumt[0].tlu.mcycleh_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  103 cells in clk=\tlu.tlumt[0].tlu.minstreth_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  42 cells in clk=\tlu.tlumt[0].tlu.genblk3.fastint_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  25 cells in clk=\tlu.tlumt[0].tlu.int_timers.internal_timers.mitctl0_ff.dffs.clk, en=$abc$158989$tlu.tlumt[0].tlu.wr_mtsel_wb, arst=!\rst_l, srst={ }
  173 cells in clk=\tlu.tlumt[0].tlu.mtdata2_t3_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  138 cells in clk=\tlu.tlumt[0].tlu.mhpmc5_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  145 cells in clk=\tlu.tlumt[0].tlu.mhpmc5h_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  142 cells in clk=\tlu.tlumt[0].tlu.mhpmc6_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  140 cells in clk=\tlu.tlumt[0].tlu.mhpmc4h_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  231 cells in clk=\tlu.tlumt[0].tlu.excinfo_wb_ff.clk, en={ }, arst=!\rst_l, srst={ }
  172 cells in clk=\tlu.tlumt[0].tlu.mtvec_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  313 cells in clk=\tlu.tlumt[0].tlu.halt_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  143 cells in clk=\tlu.tlumt[0].tlu.mhpmc6h_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  251 cells in clk=\decode.e4c_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  792 cells in clk=\tlu.tlumt[0].tlu.flush_lower_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  71 cells in clk=\tlu.tlumt[0].tlu.mdseac_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  181 cells in clk=\tlu.tlumt[0].tlu.mcause_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  75 cells in clk=\tlu.tlumt[0].tlu.mscratch_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  1990 cells in clk=\ib[0].instbuff.bp0indexff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  926 cells in clk=\arf[0].arf.gpr[9].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  618 cells in clk=\arf[0].arf.gpr[8].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  529 cells in clk=\arf[0].arf.gpr[7].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  529 cells in clk=\arf[0].arf.gpr[6].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  529 cells in clk=\arf[0].arf.gpr[5].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  587 cells in clk=\arf[0].arf.gpr[4].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  527 cells in clk=\arf[0].arf.gpr[3].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  534 cells in clk=\arf[0].arf.gpr[31].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  534 cells in clk=\arf[0].arf.gpr[30].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  401 cells in clk=\arf[0].arf.gpr[2].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  534 cells in clk=\arf[0].arf.gpr[29].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  537 cells in clk=\arf[0].arf.gpr[28].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  534 cells in clk=\arf[0].arf.gpr[27].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  534 cells in clk=\arf[0].arf.gpr[26].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  533 cells in clk=\arf[0].arf.gpr[25].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  535 cells in clk=\arf[0].arf.gpr[24].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  533 cells in clk=\arf[0].arf.gpr[23].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  533 cells in clk=\arf[0].arf.gpr[22].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  533 cells in clk=\arf[0].arf.gpr[21].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  533 cells in clk=\arf[0].arf.gpr[20].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  527 cells in clk=\arf[0].arf.gpr[1].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  533 cells in clk=\arf[0].arf.gpr[19].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  533 cells in clk=\arf[0].arf.gpr[18].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  533 cells in clk=\arf[0].arf.gpr[17].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  546 cells in clk=\arf[0].arf.gpr[16].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  526 cells in clk=\arf[0].arf.gpr[15].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  526 cells in clk=\arf[0].arf.gpr[14].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  526 cells in clk=\arf[0].arf.gpr[13].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  526 cells in clk=\arf[0].arf.gpr[12].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  526 cells in clk=\arf[0].arf.gpr[11].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  790 cells in clk=\arf[0].arf.gpr[10].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  72 cells in clk=\decode.divff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  4 cells in clk=\tlu.tlumt[0].tlu.mtdata1_t1_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  4 cells in clk=\tlu.tlumt[0].tlu.mtdata1_t0_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  137 cells in clk=\decode.wbff.genblock.dff_leftmost.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  106 cells in clk=\decode.trap_e4ff.genblock.dff_left.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  58 cells in clk=\decode.trap_e3ff.genblock.dff_left.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  68 cells in clk=\decode.trap_e2ff.genblock.dff_left.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  759 cells in clk=\decode.trap_e1ff.genblock.dff_left.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  370 cells in clk=\decode.misc1ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  68 cells in clk=\decode.illegal[0].illegal_any_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  66 cells in clk=\decode.i1wbresultff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  66 cells in clk=\decode.i1wbinstff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  66 cells in clk=\decode.i1wb1instff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  322 cells in clk=\decode.i1e4resultff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  126 cells in clk=\decode.i1e4pcff.genblock.dff.genblock.dff_left.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  70 cells in clk=\decode.i1e4pcff.genblock.dff.genblock.dff_extra.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  35 cells in clk=\decode.i1e4instff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  66 cells in clk=\decode.i1e3resultff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  53 cells in clk=\decode.i1e3pcff.genblock.dff.genblock.dff_left.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  14 cells in clk=\decode.i1e3pcff.genblock.dff.genblock.dff_extra.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  35 cells in clk=\decode.i1e3instff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  458 cells in clk=\decode.i1e2resultff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  208 cells in clk=\decode.i1e2pcff.genblock.dff.genblock.dff_left.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  26 cells in clk=\decode.i1e2pcff.genblock.dff.genblock.dff_extra.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  35 cells in clk=\decode.i1e2instff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  67 cells in clk=\decode.i1e1instff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  35 cells in clk=\decode.i0wbresultff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  66 cells in clk=\decode.i0wbinstff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  66 cells in clk=\decode.i0wb1instff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  355 cells in clk=\decode.i0e4resultff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  107 cells in clk=\decode.i0e4pcff.genblock.dff.genblock.dff_left.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  52 cells in clk=\decode.i0e4pcff.genblock.dff.genblock.dff_extra.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  35 cells in clk=\decode.i0e4instff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  99 cells in clk=\decode.i0e3resultff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  59 cells in clk=\decode.i0e3pcff.genblock.dff.genblock.dff_left.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  14 cells in clk=\decode.i0e3pcff.genblock.dff.genblock.dff_extra.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  35 cells in clk=\decode.i0e3instff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  592 cells in clk=\decode.i0e2resultff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  60 cells in clk=\decode.i0e2pcff.genblock.dff.genblock.dff_left.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  14 cells in clk=\decode.i0e2pcff.genblock.dff.genblock.dff_extra.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  35 cells in clk=\decode.i0e2instff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  35 cells in clk=\decode.i0e1instff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  1797 cells in clk=\decode.i0_csr_data_e1ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  284 cells in clk=\decode.genblk8[0].write_csr_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  129 cells in clk=\decode.genblk3[0].bundle2_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  122 cells in clk=\decode.genblk3[0].bundle1_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  134 cells in clk=\decode.genblk30[0].e2brpcff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  73 cells in clk=\decode.genblk30[0].e1brpcff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  26 cells in clk=\tlu.tlumt[0].tlu.dcsr_ff.genblock.dff.clk, en=$abc$143817$auto$opt_dff.cc:219:make_patterns_logic$38871, arst=!\rst_l, srst={ }
  140 cells in clk=\tlu.tlumt[0].tlu.forcehaltctr_ff.genblock.dff_left.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  89 cells in clk=\decode.e4ff.genblock.dff_leftmost.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  492 cells in clk=\decode.e3ff.genblock.dff_left.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  67 cells in clk=\decode.e3ff.genblock.dff_leftmost.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  1434 cells in clk=\decode.e3ff.genblock.dff_right.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  236 cells in clk=\decode.e2ff.genblock.dff_left.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  75 cells in clk=\decode.e2ff.genblock.dff_leftmost.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  252 cells in clk=\decode.e2ff.genblock.dff_right.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  352 cells in clk=\decode.wbc_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  218 cells in clk=\decode.e2c_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  219 cells in clk=\decode.e1ff.genblock.dff_left.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  79 cells in clk=\decode.e1ff.genblock.dff_leftmost.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  1155 cells in clk=\decode.e1c_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  254 cells in clk=\decode.e1ff.genblock.dff_right.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  69 cells in clk=\tlu.tlumt[0].tlu.mpvhalt_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  148 cells in clk=\decode.cam[0].cam.cam_array[0].cam_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  138 cells in clk=\decode.cam[0].cam.cam_array[1].cam_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  138 cells in clk=\decode.cam[0].cam.cam_array[2].cam_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  136 cells in clk=\decode.cam[0].cam.cam_array[3].cam_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  136 cells in clk=\decode.cam[0].cam.cam_array[4].cam_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  136 cells in clk=\decode.cam[0].cam.cam_array[5].cam_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  135 cells in clk=\decode.cam[0].cam.cam_array[6].cam_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  124 cells in clk=\decode.cam[0].cam.cam_array[7].cam_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  205 cells in clk=\decode.e3c_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  139 cells in clk=\tlu.mdccmect_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  143 cells in clk=\tlu.miccmect_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  21 cells in clk=$abc$143817$tlu.tlumt[0].tlu.dcsr_ff.genblock.dff.clk, en=$abc$149976$tlu.tlumt[0].tlu.enter_debug_halt_req_le, arst=!\rst_l, srst={ }
  161 cells in clk=\tlu.micect_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  9 cells in clk=$abc$143817$tlu.tlumt[0].tlu.dcsr_ff.genblock.dff.clk, en=!$abc$149976$tlu.tlumt[0].tlu.enter_debug_halt_req_le, arst=!\rst_l, srst={ }
  163 cells in clk=\ib[0].instbuff.ibsaveff.genblock.dff_left.genblock.dff_left.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  149 cells in clk=\ib[0].instbuff.ibsaveff.genblock.dff_middle.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  56 cells in clk=\ib[0].instbuff.ibsaveff.genblock.dff_right.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  251 cells in clk=\ib[0].instbuff.ib3ff.genblock.dff_left.genblock.dff_left.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  165 cells in clk=\ib[0].instbuff.ib3ff.genblock.dff_middle.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  116 cells in clk=\ib[0].instbuff.ib3ff.genblock.dff_right.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  287 cells in clk=\ib[0].instbuff.ib2ff.genblock.dff_left.genblock.dff_left.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  813 cells in clk=\ib[0].instbuff.bp3indexff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  339 cells in clk=\ib[0].instbuff.ib2ff.genblock.dff_middle.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  148 cells in clk=\ib[0].instbuff.ib2ff.genblock.dff_right.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  383 cells in clk=\ib[0].instbuff.ib1ff.genblock.dff_left.genblock.dff_left.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  1016 cells in clk=\ib[0].instbuff.bp2indexff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  344 cells in clk=\ib[0].instbuff.ib1ff.genblock.dff_middle.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  163 cells in clk=\ib[0].instbuff.ib1ff.genblock.dff_right.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  191 cells in clk=\ib[0].instbuff.ib0ff.genblock.dff_left.genblock.dff_left.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  1183 cells in clk=\ib[0].instbuff.bp1indexff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  806 cells in clk=\clk, en={ }, arst=!\rst_l, srst={ }
  42 cells in clk=\clk, en=\ib[0].instbuff.bp0indexff.en, arst=!\rst_l, srst={ }
  105 cells in clk=\ib[0].instbuff.ib0ff.genblock.dff_middle.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  68 cells in clk=\ib[0].instbuff.ib0ff.genblock.dff_right.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  8 cells in clk=\clk, en=$abc$153280$flatten\decode.$verific$n227$5005, arst=!\rst_l, srst={ }
  263 cells in clk=\ib[0].instbuff.bpsaveindexff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  34 cells in clk=\tlu.tlumt[0].tlu.traceff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }

3.143.2. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$158989$tlu.tlumt[0].tlu.int_timers.internal_timers.mitctl0_ff.dffs.clk, enabled by $abc$167125$tlu.tlumt[0].tlu.wr_meicurpl_wb, asynchronously reset by !\rst_l
Extracted 20 gates and 38 wires to a netlist network with 18 inputs and 15 outputs.

3.143.2.1. Executing ABC.

3.143.3. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$134019$tlu.tlumt[0].tlu.mtdata1_t0_ff.genblock.dff.clk, enabled by $abc$167158$tlu.tlumt[0].tlu.wr_mtdata1_t0_wb, asynchronously reset by !\rst_l
Extracted 42 gates and 66 wires to a netlist network with 24 inputs and 30 outputs.

3.143.3.1. Executing ABC.

3.143.4. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$134012$tlu.tlumt[0].tlu.mtdata1_t1_ff.genblock.dff.clk, enabled by $abc$167215$tlu.tlumt[0].tlu.wr_mtdata1_t1_wb, asynchronously reset by !\rst_l
Extracted 41 gates and 66 wires to a netlist network with 25 inputs and 31 outputs.

3.143.4.1. Executing ABC.

3.143.5. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$159027$tlu.tlumt[0].tlu.mtdata1_t2_ff.genblock.dff.clk, enabled by $abc$167266$tlu.tlumt[0].tlu.wr_mtdata1_t2_wb, asynchronously reset by !\rst_l
Extracted 43 gates and 70 wires to a netlist network with 27 inputs and 32 outputs.

3.143.5.1. Executing ABC.

3.143.6. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$167317$tlu.tlumt[0].tlu.mtdata2_t0_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 176 gates and 288 wires to a netlist network with 112 inputs and 171 outputs.

3.143.6.1. Executing ABC.

3.143.7. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$167552$tlu.tlumt[0].tlu.mtdata2_t1_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 171 gates and 278 wires to a netlist network with 107 inputs and 166 outputs.

3.143.7.1. Executing ABC.

3.143.8. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$167784$tlu.tlumt[0].tlu.mtdata2_t2_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 174 gates and 284 wires to a netlist network with 110 inputs and 167 outputs.

3.143.8.1. Executing ABC.

3.143.9. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$159020$tlu.tlumt[0].tlu.mtdata1_t3_ff.genblock.dff.clk, enabled by $abc$168247$tlu.tlumt[0].tlu.wr_mtdata1_t3_wb, asynchronously reset by !\rst_l
Extracted 38 gates and 61 wires to a netlist network with 23 inputs and 28 outputs.

3.143.9.1. Executing ABC.

3.143.10. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$149699$tlu.miccmect_ff.genblock.dff.clk, enabled by \tlu.wr_miccmect_wb, asynchronously reset by !\rst_l
Extracted 71 gates and 88 wires to a netlist network with 15 inputs and 37 outputs.

3.143.10.1. Executing ABC.

3.143.11. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.bp_i0wb_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 29 gates and 49 wires to a netlist network with 20 inputs and 20 outputs.

3.143.11.1. Executing ABC.

3.143.12. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.bp_i1wb_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 32 gates and 53 wires to a netlist network with 21 inputs and 19 outputs.

3.143.12.1. Executing ABC.

3.143.13. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.mcgc_ff.genblock.dff.clk, enabled by \tlu.mcgc_ff.genblock.clkhdr.clkhdr.EN, asynchronously reset by !\rst_l
Extracted 71 gates and 130 wires to a netlist network with 59 inputs and 54 outputs.

3.143.13.1. Executing ABC.

3.143.14. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.mfdc_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 92 gates and 151 wires to a netlist network with 58 inputs and 30 outputs.

3.143.14.1. Executing ABC.

3.143.15. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$149561$tlu.mdccmect_ff.genblock.dff.clk, enabled by \tlu.wr_mdccmect_wb, asynchronously reset by !\rst_l
Extracted 69 gates and 84 wires to a netlist network with 13 inputs and 35 outputs.

3.143.15.1. Executing ABC.

3.143.16. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by \tlu.wr_mfdht_wb, asynchronously reset by !\rst_l
Extracted 150 gates and 240 wires to a netlist network with 88 inputs and 42 outputs.

3.143.16.1. Executing ABC.

3.143.17. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$168300$tlu.tlumt[0].tlu.mtval_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 331 gates and 505 wires to a netlist network with 174 inputs and 66 outputs.

3.143.17.1. Executing ABC.

3.143.18. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$169826$abc$159027$tlu.tlumt[0].tlu.mtdata1_t2_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 2 outputs.

3.143.18.1. Executing ABC.

3.143.19. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$170601$abc$159020$tlu.tlumt[0].tlu.mtdata1_t3_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 4 gates and 8 wires to a netlist network with 4 inputs and 1 outputs.

3.143.19.1. Executing ABC.

3.143.20. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$160423$tlu.tlumt[0].tlu.dicawics_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 57 gates and 100 wires to a netlist network with 43 inputs and 38 outputs.

3.143.20.1. Executing ABC.

3.143.21. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$149838$tlu.micect_ff.genblock.dff.clk, enabled by $abc$160063$tlu.wr_micect_wb, asynchronously reset by !\rst_l
Extracted 54 gates and 72 wires to a netlist network with 18 inputs and 35 outputs.

3.143.21.1. Executing ABC.

3.143.22. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$160805$tlu.tlumt[0].tlu.exthaltff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 117 gates and 156 wires to a netlist network with 39 inputs and 24 outputs.

3.143.22.1. Executing ABC.

3.143.23. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$160707$tlu.tlumt[0].tlu.exctype_wb_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 121 gates and 180 wires to a netlist network with 59 inputs and 39 outputs.

3.143.23.1. Executing ABC.

3.143.24. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$169686$abc$158989$tlu.tlumt[0].tlu.int_timers.internal_timers.mitctl0_ff.dffs.clk, enabled by $abc$162567$tlu.tlumt[0].tlu.int_timers.internal_timers.mitctl0_ff.en, asynchronously reset by !\rst_l
Extracted 21 gates and 37 wires to a netlist network with 16 inputs and 11 outputs.

3.143.24.1. Executing ABC.

3.143.25. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$169686$abc$158989$tlu.tlumt[0].tlu.int_timers.internal_timers.mitctl0_ff.dffs.clk, enabled by $abc$163861$tlu.tlumt[0].tlu.int_timers.internal_timers.mitctl1_ff.en, asynchronously reset by !\rst_l
Extracted 24 gates and 42 wires to a netlist network with 18 inputs and 12 outputs.

3.143.25.1. Executing ABC.

3.143.26. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$163990$tlu.tlumt[0].tlu.mcyclel_aff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 43 gates and 56 wires to a netlist network with 13 inputs and 13 outputs.

3.143.26.1. Executing ABC.

3.143.27. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$163549$tlu.tlumt[0].tlu.lsu_error_wbff.clk, asynchronously reset by !\rst_l
Extracted 88 gates and 136 wires to a netlist network with 48 inputs and 43 outputs.

3.143.27.1. Executing ABC.

3.143.28. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$164034$tlu.tlumt[0].tlu.mcyclel_bff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 85 gates and 145 wires to a netlist network with 60 inputs and 54 outputs.

3.143.28.1. Executing ABC.

3.143.29. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$164282$tlu.tlumt[0].tlu.meihap_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 17 gates and 28 wires to a netlist network with 11 inputs and 17 outputs.

3.143.29.1. Executing ABC.

3.143.30. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$164316$tlu.tlumt[0].tlu.meivt_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 87 gates and 135 wires to a netlist network with 48 inputs and 71 outputs.

3.143.30.1. Executing ABC.

3.143.31. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$162831$tlu.tlumt[0].tlu.int_timers.internal_timers.mitcnt1_ffa.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 78 gates and 97 wires to a netlist network with 19 inputs and 22 outputs.

3.143.31.1. Executing ABC.

3.143.32. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$162181$tlu.tlumt[0].tlu.genblk4.dicad1_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 32 gates and 60 wires to a netlist network with 28 inputs and 20 outputs.

3.143.32.1. Executing ABC.

3.143.33. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$163094$tlu.tlumt[0].tlu.int_timers.internal_timers.mitcnt0_ffa.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 73 gates and 90 wires to a netlist network with 17 inputs and 22 outputs.

3.143.33.1. Executing ABC.

3.143.34. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$162589$tlu.tlumt[0].tlu.forcehaltctr_ff.genblock.dff_extra.genblock.dff.clk, enabled by $abc$162220$auto$opt_dff.cc:194:make_patterns_logic$38866, asynchronously reset by !\rst_l
Extracted 63 gates and 79 wires to a netlist network with 16 inputs and 17 outputs.

3.143.34.1. Executing ABC.

3.143.35. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$160148$tlu.tlumt[0].tlu.dicad0_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 104 gates and 179 wires to a netlist network with 75 inputs and 69 outputs.

3.143.35.1. Executing ABC.

3.143.36. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$163410$tlu.tlumt[0].tlu.lsu_error_dc4ff.clk, asynchronously reset by !\rst_l
Extracted 57 gates and 109 wires to a netlist network with 52 inputs and 49 outputs.

3.143.36.1. Executing ABC.

3.143.37. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$163309$tlu.tlumt[0].tlu.int_timers.internal_timers.mitb0_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 95 gates and 133 wires to a netlist network with 38 inputs and 52 outputs.

3.143.37.1. Executing ABC.

3.143.38. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$163176$tlu.tlumt[0].tlu.int_timers.internal_timers.mitb1_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 100 gates and 138 wires to a netlist network with 38 inputs and 34 outputs.

3.143.38.1. Executing ABC.

3.143.39. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$159034$tlu.tlumt[0].tlu.bundle2_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 1100 gates and 1292 wires to a netlist network with 192 inputs and 36 outputs.

3.143.39.1. Executing ABC.

3.143.40. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$164708$tlu.tlumt[0].tlu.mhpmc3_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 102 gates and 175 wires to a netlist network with 73 inputs and 66 outputs.

3.143.40.1. Executing ABC.

3.143.41. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$169686$abc$158989$tlu.tlumt[0].tlu.int_timers.internal_timers.mitctl0_ff.dffs.clk, enabled by $abc$164243$tlu.tlumt[0].tlu.mcountinhibit_ff.en, asynchronously reset by !\rst_l
Extracted 31 gates and 53 wires to a netlist network with 22 inputs and 18 outputs.

3.143.41.1. Executing ABC.

3.143.42. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$164448$tlu.tlumt[0].tlu.mepc_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 259 gates and 365 wires to a netlist network with 106 inputs and 67 outputs.

3.143.42.1. Executing ABC.

3.143.43. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$164843$tlu.tlumt[0].tlu.mhpmc3h_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 113 gates and 193 wires to a netlist network with 80 inputs and 68 outputs.

3.143.43.1. Executing ABC.

3.143.44. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$168853$tlu.tlumt[0].tlu.npwbc_ff.genblock.dff.genblock.dff_extra.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 140 gates and 203 wires to a netlist network with 63 inputs and 63 outputs.

3.143.44.1. Executing ABC.

3.143.45. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$169006$tlu.tlumt[0].tlu.npwbc_ff.genblock.dff.genblock.dff_left.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 304 gates and 396 wires to a netlist network with 92 inputs and 85 outputs.

3.143.45.1. Executing ABC.

3.143.46. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$169309$tlu.tlumt[0].tlu.pwbc_ff.genblock.dff.genblock.dff_extra.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 98 gates and 129 wires to a netlist network with 31 inputs and 54 outputs.

3.143.46.1. Executing ABC.

3.143.47. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \free_clk, asynchronously reset by !\rst_l
Extracted 28 gates and 45 wires to a netlist network with 17 inputs and 20 outputs.

3.143.47.1. Executing ABC.

3.143.48. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$169421$tlu.tlumt[0].tlu.pwbc_ff.genblock.dff.genblock.dff_left.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 196 gates and 244 wires to a netlist network with 48 inputs and 80 outputs.

3.143.48.1. Executing ABC.

3.143.49. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.tlumt[0].tlu.bundle_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 374 gates and 644 wires to a netlist network with 270 inputs and 115 outputs.

3.143.49.1. Executing ABC.

3.143.50. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \tlu.mrac_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 89 gates and 148 wires to a netlist network with 59 inputs and 70 outputs.

3.143.50.1. Executing ABC.

3.143.51. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$169686$abc$158989$tlu.tlumt[0].tlu.int_timers.internal_timers.mitctl0_ff.dffs.clk, asynchronously reset by !\rst_l
Extracted 43 gates and 66 wires to a netlist network with 23 inputs and 25 outputs.

3.143.51.1. Executing ABC.

3.143.52. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$166493$tlu.tlumt[0].tlu.minstretl_aff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 49 gates and 64 wires to a netlist network with 15 inputs and 13 outputs.

3.143.52.1. Executing ABC.

3.143.53. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$166264$tlu.tlumt[0].tlu.mhpme6_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 46 gates and 67 wires to a netlist network with 21 inputs and 32 outputs.

3.143.53.1. Executing ABC.

3.143.54. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$165826$tlu.tlumt[0].tlu.mhpme3_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 112 gates and 166 wires to a netlist network with 54 inputs and 27 outputs.

3.143.54.1. Executing ABC.

3.143.55. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$166021$tlu.tlumt[0].tlu.mhpme4_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 36 gates and 53 wires to a netlist network with 17 inputs and 24 outputs.

3.143.55.1. Executing ABC.

3.143.56. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$166143$tlu.tlumt[0].tlu.mhpme5_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 36 gates and 52 wires to a netlist network with 16 inputs and 24 outputs.

3.143.56.1. Executing ABC.

3.143.57. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$160514$tlu.tlumt[0].tlu.dpc_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 194 gates and 299 wires to a netlist network with 105 inputs and 66 outputs.

3.143.57.1. Executing ABC.

3.143.58. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$160285$tlu.tlumt[0].tlu.dicad0h_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 107 gates and 184 wires to a netlist network with 77 inputs and 70 outputs.

3.143.58.1. Executing ABC.

3.143.59. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$164986$tlu.tlumt[0].tlu.mhpmc4_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 104 gates and 179 wires to a netlist network with 75 inputs and 67 outputs.

3.143.59.1. Executing ABC.

3.143.60. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$159804$tlu.tlumt[0].tlu.bundle_freeff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 342 gates and 556 wires to a netlist network with 213 inputs and 121 outputs.

3.143.60.1. Executing ABC.

3.143.61. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$162652$tlu.tlumt[0].tlu.int_timers.internal_timers.mitcnt1_ffb.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 163 gates and 225 wires to a netlist network with 62 inputs and 75 outputs.

3.143.61.1. Executing ABC.

3.143.62. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$162915$tlu.tlumt[0].tlu.int_timers.internal_timers.mitcnt0_ffb.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 164 gates and 227 wires to a netlist network with 63 inputs and 77 outputs.

3.143.62.1. Executing ABC.

3.143.63. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$166543$tlu.tlumt[0].tlu.minstretl_bff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 93 gates and 161 wires to a netlist network with 68 inputs and 57 outputs.

3.143.63.1. Executing ABC.

3.143.64. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$163891$tlu.tlumt[0].tlu.mcycleh_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 73 gates and 143 wires to a netlist network with 70 inputs and 34 outputs.

3.143.64.1. Executing ABC.

3.143.65. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$166390$tlu.tlumt[0].tlu.minstreth_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 72 gates and 142 wires to a netlist network with 70 inputs and 35 outputs.

3.143.65.1. Executing ABC.

3.143.66. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$162128$tlu.tlumt[0].tlu.genblk3.fastint_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 41 gates and 53 wires to a netlist network with 12 inputs and 16 outputs.

3.143.66.1. Executing ABC.

3.143.67. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$169686$abc$158989$tlu.tlumt[0].tlu.int_timers.internal_timers.mitctl0_ff.dffs.clk, enabled by $abc$158989$tlu.tlumt[0].tlu.wr_mtsel_wb, asynchronously reset by !\rst_l
Extracted 25 gates and 47 wires to a netlist network with 22 inputs and 15 outputs.

3.143.67.1. Executing ABC.

3.143.68. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$168016$tlu.tlumt[0].tlu.mtdata2_t3_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 172 gates and 280 wires to a netlist network with 108 inputs and 167 outputs.

3.143.68.1. Executing ABC.

3.143.69. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$165262$tlu.tlumt[0].tlu.mhpmc5_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 106 gates and 183 wires to a netlist network with 77 inputs and 68 outputs.

3.143.69.1. Executing ABC.

3.143.70. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$165401$tlu.tlumt[0].tlu.mhpmc5h_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 113 gates and 191 wires to a netlist network with 78 inputs and 68 outputs.

3.143.70.1. Executing ABC.

3.143.71. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$165542$tlu.tlumt[0].tlu.mhpmc6_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 110 gates and 190 wires to a netlist network with 80 inputs and 68 outputs.

3.143.71.1. Executing ABC.

3.143.72. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$165123$tlu.tlumt[0].tlu.mhpmc4h_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 108 gates and 183 wires to a netlist network with 75 inputs and 65 outputs.

3.143.72.1. Executing ABC.

3.143.73. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$166699$tlu.tlumt[0].tlu.excinfo_wb_ff.clk, asynchronously reset by !\rst_l
Extracted 228 gates and 347 wires to a netlist network with 119 inputs and 89 outputs.

3.143.73.1. Executing ABC.

3.143.74. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$168660$tlu.tlumt[0].tlu.mtvec_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 141 gates and 218 wires to a netlist network with 77 inputs and 127 outputs.

3.143.74.1. Executing ABC.

3.143.75. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$162220$tlu.tlumt[0].tlu.halt_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 312 gates and 448 wires to a netlist network with 136 inputs and 109 outputs.

3.143.75.1. Executing ABC.

3.143.76. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$165682$tlu.tlumt[0].tlu.mhpmc6h_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 111 gates and 189 wires to a netlist network with 78 inputs and 67 outputs.

3.143.76.1. Executing ABC.

3.143.77. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$161908$decode.e4c_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 250 gates and 417 wires to a netlist network with 167 inputs and 144 outputs.

3.143.77.1. Executing ABC.

3.143.78. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$160936$tlu.tlumt[0].tlu.flush_lower_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 791 gates and 1255 wires to a netlist network with 464 inputs and 67 outputs.

3.143.78.1. Executing ABC.

3.143.79. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$164141$tlu.tlumt[0].tlu.mdseac_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 70 gates and 109 wires to a netlist network with 39 inputs and 36 outputs.

3.143.79.1. Executing ABC.

3.143.80. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$163677$tlu.tlumt[0].tlu.mcause_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 180 gates and 228 wires to a netlist network with 48 inputs and 34 outputs.

3.143.80.1. Executing ABC.

3.143.81. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$167021$tlu.tlumt[0].tlu.mscratch_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 74 gates and 120 wires to a netlist network with 46 inputs and 37 outputs.

3.143.81.1. Executing ABC.

3.143.82. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$157798$ib[0].instbuff.bp0indexff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 1989 gates and 2784 wires to a netlist network with 794 inputs and 926 outputs.

3.143.82.1. Executing ABC.

3.143.83. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$116783$arf[0].arf.gpr[9].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 925 gates and 1358 wires to a netlist network with 433 inputs and 262 outputs.

3.143.83.1. Executing ABC.

3.143.84. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$117860$arf[0].arf.gpr[8].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 617 gates and 951 wires to a netlist network with 334 inputs and 179 outputs.

3.143.84.1. Executing ABC.

3.143.85. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$118387$arf[0].arf.gpr[7].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 528 gates and 806 wires to a netlist network with 278 inputs and 133 outputs.

3.143.85.1. Executing ABC.

3.143.86. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$118914$arf[0].arf.gpr[6].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 528 gates and 805 wires to a netlist network with 277 inputs and 132 outputs.

3.143.86.1. Executing ABC.

3.143.87. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$119441$arf[0].arf.gpr[5].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 528 gates and 805 wires to a netlist network with 277 inputs and 132 outputs.

3.143.87.1. Executing ABC.

3.143.88. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$119970$arf[0].arf.gpr[4].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 586 gates and 898 wires to a netlist network with 312 inputs and 163 outputs.

3.143.88.1. Executing ABC.

3.143.89. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$120499$arf[0].arf.gpr[3].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 526 gates and 802 wires to a netlist network with 276 inputs and 131 outputs.

3.143.89.1. Executing ABC.

3.143.90. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$121026$arf[0].arf.gpr[31].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 533 gates and 816 wires to a netlist network with 283 inputs and 131 outputs.

3.143.90.1. Executing ABC.

3.143.91. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$121561$arf[0].arf.gpr[30].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 533 gates and 816 wires to a netlist network with 283 inputs and 131 outputs.

3.143.91.1. Executing ABC.

3.143.92. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$122095$arf[0].arf.gpr[2].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 400 gates and 548 wires to a netlist network with 148 inputs and 133 outputs.

3.143.92.1. Executing ABC.

3.143.93. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$122496$arf[0].arf.gpr[29].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 533 gates and 816 wires to a netlist network with 283 inputs and 131 outputs.

3.143.93.1. Executing ABC.

3.143.94. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$123030$arf[0].arf.gpr[28].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 536 gates and 820 wires to a netlist network with 284 inputs and 133 outputs.

3.143.94.1. Executing ABC.

3.143.95. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$123566$arf[0].arf.gpr[27].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 533 gates and 816 wires to a netlist network with 283 inputs and 131 outputs.

3.143.95.1. Executing ABC.

3.143.96. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$124103$arf[0].arf.gpr[26].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 533 gates and 816 wires to a netlist network with 283 inputs and 131 outputs.

3.143.96.1. Executing ABC.

3.143.97. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$124639$arf[0].arf.gpr[25].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 532 gates and 814 wires to a netlist network with 282 inputs and 130 outputs.

3.143.97.1. Executing ABC.

3.143.98. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$125172$arf[0].arf.gpr[24].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 534 gates and 816 wires to a netlist network with 282 inputs and 130 outputs.

3.143.98.1. Executing ABC.

3.143.99. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$125705$arf[0].arf.gpr[23].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 532 gates and 814 wires to a netlist network with 282 inputs and 130 outputs.

3.143.99.1. Executing ABC.

3.143.100. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$126238$arf[0].arf.gpr[22].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 532 gates and 814 wires to a netlist network with 282 inputs and 130 outputs.

3.143.100.1. Executing ABC.

3.143.101. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$126771$arf[0].arf.gpr[21].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 532 gates and 814 wires to a netlist network with 282 inputs and 130 outputs.

3.143.101.1. Executing ABC.

3.143.102. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$127304$arf[0].arf.gpr[20].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 532 gates and 814 wires to a netlist network with 282 inputs and 130 outputs.

3.143.102.1. Executing ABC.

3.143.103. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$127837$arf[0].arf.gpr[1].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 526 gates and 802 wires to a netlist network with 276 inputs and 131 outputs.

3.143.103.1. Executing ABC.

3.143.104. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$128367$arf[0].arf.gpr[19].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 532 gates and 814 wires to a netlist network with 282 inputs and 130 outputs.

3.143.104.1. Executing ABC.

3.143.105. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$128900$arf[0].arf.gpr[18].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 532 gates and 814 wires to a netlist network with 282 inputs and 130 outputs.

3.143.105.1. Executing ABC.

3.143.106. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$129433$arf[0].arf.gpr[17].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 532 gates and 814 wires to a netlist network with 282 inputs and 130 outputs.

3.143.106.1. Executing ABC.

3.143.107. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$129966$arf[0].arf.gpr[16].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 545 gates and 834 wires to a netlist network with 289 inputs and 133 outputs.

3.143.107.1. Executing ABC.

3.143.108. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$130505$arf[0].arf.gpr[15].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 525 gates and 800 wires to a netlist network with 275 inputs and 130 outputs.

3.143.108.1. Executing ABC.

3.143.109. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$131031$arf[0].arf.gpr[14].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 525 gates and 800 wires to a netlist network with 275 inputs and 130 outputs.

3.143.109.1. Executing ABC.

3.143.110. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$131557$arf[0].arf.gpr[13].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 525 gates and 800 wires to a netlist network with 275 inputs and 130 outputs.

3.143.110.1. Executing ABC.

3.143.111. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$132083$arf[0].arf.gpr[12].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 525 gates and 800 wires to a netlist network with 275 inputs and 130 outputs.

3.143.111.1. Executing ABC.

3.143.112. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$132609$arf[0].arf.gpr[11].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 525 gates and 800 wires to a netlist network with 275 inputs and 130 outputs.

3.143.112.1. Executing ABC.

3.143.113. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$133135$arf[0].arf.gpr[10].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 789 gates and 1200 wires to a netlist network with 411 inputs and 263 outputs.

3.143.113.1. Executing ABC.

3.143.114. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$133928$decode.divff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 71 gates and 105 wires to a netlist network with 34 inputs and 63 outputs.

3.143.114.1. Executing ABC.

3.143.115. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$169769$abc$134012$tlu.tlumt[0].tlu.mtdata1_t1_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 4 gates and 8 wires to a netlist network with 4 inputs and 3 outputs.

3.143.115.1. Executing ABC.

3.143.116. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$169714$abc$134019$tlu.tlumt[0].tlu.mtdata1_t0_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 4 gates and 8 wires to a netlist network with 4 inputs and 3 outputs.

3.143.116.1. Executing ABC.

3.143.117. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$134026$decode.wbff.genblock.dff_leftmost.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 136 gates and 232 wires to a netlist network with 96 inputs and 87 outputs.

3.143.117.1. Executing ABC.

3.143.118. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$134190$decode.trap_e4ff.genblock.dff_left.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 105 gates and 157 wires to a netlist network with 52 inputs and 41 outputs.

3.143.118.1. Executing ABC.

3.143.119. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$134335$decode.trap_e3ff.genblock.dff_left.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 57 gates and 77 wires to a netlist network with 20 inputs and 18 outputs.

3.143.119.1. Executing ABC.

3.143.120. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$134417$decode.trap_e2ff.genblock.dff_left.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 67 gates and 88 wires to a netlist network with 21 inputs and 18 outputs.

3.143.120.1. Executing ABC.

3.143.121. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$134513$decode.trap_e1ff.genblock.dff_left.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 758 gates and 1180 wires to a netlist network with 422 inputs and 36 outputs.

3.143.121.1. Executing ABC.

3.143.122. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$135286$decode.misc1ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 369 gates and 662 wires to a netlist network with 293 inputs and 260 outputs.

3.143.122.1. Executing ABC.

3.143.123. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$135795$decode.illegal[0].illegal_any_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 67 gates and 105 wires to a netlist network with 38 inputs and 35 outputs.

3.143.123.1. Executing ABC.

3.143.124. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$135927$decode.i1wbresultff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 33 outputs.

3.143.124.1. Executing ABC.

3.143.125. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$136057$decode.i1wbinstff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 65 outputs.

3.143.125.1. Executing ABC.

3.143.126. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$136249$decode.i1wb1instff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 65 outputs.

3.143.126.1. Executing ABC.

3.143.127. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$136441$decode.i1e4resultff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 321 gates and 521 wires to a netlist network with 200 inputs and 165 outputs.

3.143.127.1. Executing ABC.

3.143.128. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$136799$decode.i1e4pcff.genblock.dff.genblock.dff_left.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 125 gates and 150 wires to a netlist network with 25 inputs and 78 outputs.

3.143.128.1. Executing ABC.

3.143.129. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$136963$decode.i1e4pcff.genblock.dff.genblock.dff_extra.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 69 gates and 101 wires to a netlist network with 32 inputs and 56 outputs.

3.143.129.1. Executing ABC.

3.143.130. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$137057$decode.i1e4instff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 34 gates and 70 wires to a netlist network with 36 inputs and 34 outputs.

3.143.130.1. Executing ABC.

3.143.131. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$137156$decode.i1e3resultff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 33 outputs.

3.143.131.1. Executing ABC.

3.143.132. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$137254$decode.i1e3pcff.genblock.dff.genblock.dff_left.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 52 gates and 80 wires to a netlist network with 28 inputs and 21 outputs.

3.143.132.1. Executing ABC.

3.143.133. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$137351$decode.i1e3pcff.genblock.dff.genblock.dff_extra.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 13 outputs.

3.143.133.1. Executing ABC.

3.143.134. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$137389$decode.i1e3instff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 34 gates and 70 wires to a netlist network with 36 inputs and 34 outputs.

3.143.134.1. Executing ABC.

3.143.135. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$137488$decode.i1e2resultff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 457 gates and 642 wires to a netlist network with 185 inputs and 271 outputs.

3.143.135.1. Executing ABC.

3.143.136. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$138026$decode.i1e2pcff.genblock.dff.genblock.dff_left.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 207 gates and 291 wires to a netlist network with 84 inputs and 99 outputs.

3.143.136.1. Executing ABC.

3.143.137. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$138247$decode.i1e2pcff.genblock.dff.genblock.dff_extra.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 25 gates and 52 wires to a netlist network with 27 inputs and 25 outputs.

3.143.137.1. Executing ABC.

3.143.138. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$138297$decode.i1e2instff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 34 gates and 70 wires to a netlist network with 36 inputs and 34 outputs.

3.143.138.1. Executing ABC.

3.143.139. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$138396$decode.i1e1instff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 66 gates and 119 wires to a netlist network with 53 inputs and 34 outputs.

3.143.139.1. Executing ABC.

3.143.140. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$138495$decode.i0wbresultff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 34 gates and 70 wires to a netlist network with 36 inputs and 34 outputs.

3.143.140.1. Executing ABC.

3.143.141. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$138626$decode.i0wbinstff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 65 outputs.

3.143.141.1. Executing ABC.

3.143.142. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$138818$decode.i0wb1instff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 65 outputs.

3.143.142.1. Executing ABC.

3.143.143. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$139010$decode.i0e4resultff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 354 gates and 588 wires to a netlist network with 234 inputs and 162 outputs.

3.143.143.1. Executing ABC.

3.143.144. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$139365$decode.i0e4pcff.genblock.dff.genblock.dff_left.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 106 gates and 130 wires to a netlist network with 24 inputs and 59 outputs.

3.143.144.1. Executing ABC.

3.143.145. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$139510$decode.i0e4pcff.genblock.dff.genblock.dff_extra.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 51 gates and 77 wires to a netlist network with 26 inputs and 42 outputs.

3.143.145.1. Executing ABC.

3.143.146. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$139586$decode.i0e4instff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 34 gates and 70 wires to a netlist network with 36 inputs and 34 outputs.

3.143.146.1. Executing ABC.

3.143.147. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$139685$decode.i0e3resultff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 98 gates and 168 wires to a netlist network with 70 inputs and 98 outputs.

3.143.147.1. Executing ABC.

3.143.148. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$139848$decode.i0e3pcff.genblock.dff.genblock.dff_left.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 58 gates and 80 wires to a netlist network with 22 inputs and 21 outputs.

3.143.148.1. Executing ABC.

3.143.149. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$139945$decode.i0e3pcff.genblock.dff.genblock.dff_extra.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 13 outputs.

3.143.149.1. Executing ABC.

3.143.150. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$139983$decode.i0e3instff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 34 gates and 70 wires to a netlist network with 36 inputs and 34 outputs.

3.143.150.1. Executing ABC.

3.143.151. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$140082$decode.i0e2resultff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 591 gates and 932 wires to a netlist network with 341 inputs and 306 outputs.

3.143.151.1. Executing ABC.

3.143.152. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$140765$decode.i0e2pcff.genblock.dff.genblock.dff_left.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 59 gates and 82 wires to a netlist network with 23 inputs and 22 outputs.

3.143.152.1. Executing ABC.

3.143.153. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$140862$decode.i0e2pcff.genblock.dff.genblock.dff_extra.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 13 outputs.

3.143.153.1. Executing ABC.

3.143.154. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$140900$decode.i0e2instff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 34 gates and 70 wires to a netlist network with 36 inputs and 34 outputs.

3.143.154.1. Executing ABC.

3.143.155. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$140999$decode.i0e1instff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 34 gates and 70 wires to a netlist network with 36 inputs and 34 outputs.

3.143.155.1. Executing ABC.

3.143.156. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$141098$decode.i0_csr_data_e1ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 1796 gates and 3191 wires to a netlist network with 1395 inputs and 138 outputs.

3.143.156.1. Executing ABC.

3.143.157. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$142904$decode.genblk8[0].write_csr_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 283 gates and 405 wires to a netlist network with 122 inputs and 57 outputs.

3.143.157.1. Executing ABC.

3.143.158. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$143231$decode.genblk3[0].bundle2_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 128 gates and 209 wires to a netlist network with 81 inputs and 22 outputs.

3.143.158.1. Executing ABC.

3.143.159. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$143360$decode.genblk3[0].bundle1_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 121 gates and 195 wires to a netlist network with 74 inputs and 31 outputs.

3.143.159.1. Executing ABC.

3.143.160. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$143560$decode.genblk30[0].e2brpcff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 133 gates and 214 wires to a netlist network with 81 inputs and 50 outputs.

3.143.160.1. Executing ABC.

3.143.161. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$143725$decode.genblk30[0].e1brpcff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 72 gates and 111 wires to a netlist network with 39 inputs and 22 outputs.

3.143.161.1. Executing ABC.

3.143.162. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$143817$tlu.tlumt[0].tlu.dcsr_ff.genblock.dff.clk, enabled by $abc$143817$auto$opt_dff.cc:219:make_patterns_logic$38871, asynchronously reset by !\rst_l
Extracted 26 gates and 46 wires to a netlist network with 20 inputs and 18 outputs.

3.143.162.1. Executing ABC.

3.143.163. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$161744$tlu.tlumt[0].tlu.forcehaltctr_ff.genblock.dff_left.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 139 gates and 165 wires to a netlist network with 26 inputs and 61 outputs.

3.143.163.1. Executing ABC.

3.143.164. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$143850$decode.e4ff.genblock.dff_leftmost.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 88 gates and 117 wires to a netlist network with 29 inputs and 42 outputs.

3.143.164.1. Executing ABC.

3.143.165. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$143974$decode.e3ff.genblock.dff_left.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 491 gates and 634 wires to a netlist network with 143 inputs and 68 outputs.

3.143.165.1. Executing ABC.

3.143.166. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$144478$decode.e3ff.genblock.dff_leftmost.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 66 gates and 89 wires to a netlist network with 23 inputs and 22 outputs.

3.143.166.1. Executing ABC.

3.143.167. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$144577$decode.e3ff.genblock.dff_right.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 1433 gates and 1883 wires to a netlist network with 450 inputs and 233 outputs.

3.143.167.1. Executing ABC.

3.143.168. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$145967$decode.e2ff.genblock.dff_left.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 235 gates and 314 wires to a netlist network with 79 inputs and 80 outputs.

3.143.168.1. Executing ABC.

3.143.169. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$146227$decode.e2ff.genblock.dff_leftmost.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 74 gates and 101 wires to a netlist network with 27 inputs and 23 outputs.

3.143.169.1. Executing ABC.

3.143.170. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$146329$decode.e2ff.genblock.dff_right.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 251 gates and 346 wires to a netlist network with 95 inputs and 86 outputs.

3.143.170.1. Executing ABC.

3.143.171. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$146627$decode.wbc_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 351 gates and 475 wires to a netlist network with 124 inputs and 204 outputs.

3.143.171.1. Executing ABC.

3.143.172. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$147051$decode.e2c_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 217 gates and 306 wires to a netlist network with 89 inputs and 74 outputs.

3.143.172.1. Executing ABC.

3.143.173. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$147343$decode.e1ff.genblock.dff_left.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 218 gates and 278 wires to a netlist network with 60 inputs and 41 outputs.

3.143.173.1. Executing ABC.

3.143.174. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$147485$decode.e1ff.genblock.dff_leftmost.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 78 gates and 103 wires to a netlist network with 25 inputs and 25 outputs.

3.143.174.1. Executing ABC.

3.143.175. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \decode.e1c_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 1154 gates and 1587 wires to a netlist network with 432 inputs and 281 outputs.

3.143.175.1. Executing ABC.

3.143.176. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$147655$decode.e1ff.genblock.dff_right.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 253 gates and 347 wires to a netlist network with 94 inputs and 70 outputs.

3.143.176.1. Executing ABC.

3.143.177. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$147845$tlu.tlumt[0].tlu.mpvhalt_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 68 gates and 86 wires to a netlist network with 18 inputs and 13 outputs.

3.143.177.1. Executing ABC.

3.143.178. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$147925$decode.cam[0].cam.cam_array[0].cam_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 147 gates and 218 wires to a netlist network with 71 inputs and 39 outputs.

3.143.178.1. Executing ABC.

3.143.179. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$148103$decode.cam[0].cam.cam_array[1].cam_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 137 gates and 208 wires to a netlist network with 71 inputs and 41 outputs.

3.143.179.1. Executing ABC.

3.143.180. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$148267$decode.cam[0].cam.cam_array[2].cam_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 137 gates and 207 wires to a netlist network with 70 inputs and 40 outputs.

3.143.180.1. Executing ABC.

3.143.181. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$148438$decode.cam[0].cam.cam_array[3].cam_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 135 gates and 205 wires to a netlist network with 70 inputs and 40 outputs.

3.143.181.1. Executing ABC.

3.143.182. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$148605$decode.cam[0].cam.cam_array[4].cam_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 135 gates and 205 wires to a netlist network with 70 inputs and 40 outputs.

3.143.182.1. Executing ABC.

3.143.183. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$148772$decode.cam[0].cam.cam_array[5].cam_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 135 gates and 205 wires to a netlist network with 70 inputs and 40 outputs.

3.143.183.1. Executing ABC.

3.143.184. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$148939$decode.cam[0].cam.cam_array[6].cam_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 134 gates and 203 wires to a netlist network with 69 inputs and 39 outputs.

3.143.184.1. Executing ABC.

3.143.185. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$149106$decode.cam[0].cam.cam_array[7].cam_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 123 gates and 180 wires to a netlist network with 57 inputs and 40 outputs.

3.143.185.1. Executing ABC.

3.143.186. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$149255$decode.e3c_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 204 gates and 309 wires to a netlist network with 105 inputs and 83 outputs.

3.143.186.1. Executing ABC.

3.143.187. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$171028$abc$149561$tlu.mdccmect_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 114 gates and 198 wires to a netlist network with 84 inputs and 81 outputs.

3.143.187.1. Executing ABC.

3.143.188. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$170655$abc$149699$tlu.miccmect_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 116 gates and 202 wires to a netlist network with 86 inputs and 83 outputs.

3.143.188.1. Executing ABC.

3.143.189. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$143817$tlu.tlumt[0].tlu.dcsr_ff.genblock.dff.clk, enabled by $abc$149976$tlu.tlumt[0].tlu.enter_debug_halt_req_le, asynchronously reset by !\rst_l
Extracted 20 gates and 33 wires to a netlist network with 13 inputs and 7 outputs.

3.143.189.1. Executing ABC.

3.143.190. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$171708$abc$149838$tlu.micect_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 136 gates and 216 wires to a netlist network with 80 inputs and 80 outputs.

3.143.190.1. Executing ABC.

3.143.191. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$217117$abc$143817$tlu.tlumt[0].tlu.dcsr_ff.genblock.dff.clk, enabled by !$abc$217117$abc$149976$tlu.tlumt[0].tlu.enter_debug_halt_req_le, asynchronously reset by !\rst_l
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 4 outputs.

3.143.191.1. Executing ABC.

3.143.192. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$150008$ib[0].instbuff.ibsaveff.genblock.dff_left.genblock.dff_left.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 162 gates and 254 wires to a netlist network with 92 inputs and 26 outputs.

3.143.192.1. Executing ABC.

3.143.193. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$150211$ib[0].instbuff.ibsaveff.genblock.dff_middle.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 148 gates and 270 wires to a netlist network with 122 inputs and 32 outputs.

3.143.193.1. Executing ABC.

3.143.194. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$150399$ib[0].instbuff.ibsaveff.genblock.dff_right.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 55 gates and 105 wires to a netlist network with 50 inputs and 19 outputs.

3.143.194.1. Executing ABC.

3.143.195. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$150499$ib[0].instbuff.ib3ff.genblock.dff_left.genblock.dff_left.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 250 gates and 327 wires to a netlist network with 77 inputs and 52 outputs.

3.143.195.1. Executing ABC.

3.143.196. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$150766$ib[0].instbuff.ib3ff.genblock.dff_middle.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 164 gates and 239 wires to a netlist network with 75 inputs and 64 outputs.

3.143.196.1. Executing ABC.

3.143.197. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$150986$ib[0].instbuff.ib3ff.genblock.dff_right.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 115 gates and 173 wires to a netlist network with 58 inputs and 34 outputs.

3.143.197.1. Executing ABC.

3.143.198. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$151101$ib[0].instbuff.ib2ff.genblock.dff_left.genblock.dff_left.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 286 gates and 387 wires to a netlist network with 101 inputs and 76 outputs.

3.143.198.1. Executing ABC.

3.143.199. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$154060$ib[0].instbuff.bp3indexff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 812 gates and 1123 wires to a netlist network with 311 inputs and 207 outputs.

3.143.199.1. Executing ABC.

3.143.200. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$151413$ib[0].instbuff.ib2ff.genblock.dff_middle.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 338 gates and 474 wires to a netlist network with 136 inputs and 95 outputs.

3.143.200.1. Executing ABC.

3.143.201. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$151757$ib[0].instbuff.ib2ff.genblock.dff_right.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 147 gates and 221 wires to a netlist network with 74 inputs and 50 outputs.

3.143.201.1. Executing ABC.

yosys> abc -dff

3.144. Executing ABC pass (technology mapping using ABC).

3.144.1. Summary of detected clock domains:
  20 cells in clk=$abc$158989$tlu.tlumt[0].tlu.int_timers.internal_timers.mitctl0_ff.dffs.clk, en=$abc$169686$abc$167125$tlu.tlumt[0].tlu.wr_meicurpl_wb, arst=!\rst_l, srst={ }
  45 cells in clk=$abc$134019$tlu.tlumt[0].tlu.mtdata1_t0_ff.genblock.dff.clk, en=$abc$169714$abc$167158$tlu.tlumt[0].tlu.wr_mtdata1_t0_wb, arst=!\rst_l, srst={ }
  63 cells in clk=$abc$134012$tlu.tlumt[0].tlu.mtdata1_t1_ff.genblock.dff.clk, en=$abc$169769$abc$167215$tlu.tlumt[0].tlu.wr_mtdata1_t1_wb, arst=!\rst_l, srst={ }
  48 cells in clk=$abc$159027$tlu.tlumt[0].tlu.mtdata1_t2_ff.genblock.dff.clk, en=$abc$169826$abc$167266$tlu.tlumt[0].tlu.wr_mtdata1_t2_wb, arst=!\rst_l, srst={ }
  188 cells in clk=$abc$167317$tlu.tlumt[0].tlu.mtdata2_t0_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  180 cells in clk=$abc$167552$tlu.tlumt[0].tlu.mtdata2_t1_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  43 cells in clk=$abc$149699$tlu.miccmect_ff.genblock.dff.clk, en=$abc$170655$tlu.wr_miccmect_wb, arst=!\rst_l, srst={ }
  29 cells in clk=\tlu.bp_i0wb_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  60 cells in clk=\tlu.mcgc_ff.genblock.dff.clk, en=$abc$170841$tlu.mcgc_ff.genblock.clkhdr.clkhdr.EN, arst=!\rst_l, srst={ }
  47 cells in clk=$abc$149561$tlu.mdccmect_ff.genblock.dff.clk, en=$abc$171028$tlu.wr_mdccmect_wb, arst=!\rst_l, srst={ }
  124 cells in clk=\clk, en=$abc$171099$tlu.wr_mfdht_wb, arst=!\rst_l, srst={ }
  425 cells in clk=\ib[0].instbuff.ib1ff.genblock.dff_left.genblock.dff_left.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  335 cells in clk=$abc$168300$tlu.tlumt[0].tlu.mtval_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  4 cells in clk=$abc$169826$abc$159027$tlu.tlumt[0].tlu.mtdata1_t2_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  4 cells in clk=$abc$170601$abc$159020$tlu.tlumt[0].tlu.mtdata1_t3_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  58 cells in clk=$abc$160423$tlu.tlumt[0].tlu.dicawics_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  52 cells in clk=$abc$149838$tlu.micect_ff.genblock.dff.clk, en=$abc$171708$abc$160063$tlu.wr_micect_wb, arst=!\rst_l, srst={ }
  116 cells in clk=$abc$160805$tlu.tlumt[0].tlu.exthaltff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  22 cells in clk=$abc$169686$abc$158989$tlu.tlumt[0].tlu.int_timers.internal_timers.mitctl0_ff.dffs.clk, en=$abc$172004$abc$162567$tlu.tlumt[0].tlu.int_timers.internal_timers.mitctl0_ff.en, arst=!\rst_l, srst={ }
  22 cells in clk=$abc$169686$abc$158989$tlu.tlumt[0].tlu.int_timers.internal_timers.mitctl0_ff.dffs.clk, en=$abc$172028$abc$163861$tlu.tlumt[0].tlu.int_timers.internal_timers.mitctl1_ff.en, arst=!\rst_l, srst={ }
  45 cells in clk=$abc$163990$tlu.tlumt[0].tlu.mcyclel_aff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  111 cells in clk=$abc$164034$tlu.tlumt[0].tlu.mcyclel_bff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  19 cells in clk=$abc$164282$tlu.tlumt[0].tlu.meihap_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  79 cells in clk=$abc$162831$tlu.tlumt[0].tlu.int_timers.internal_timers.mitcnt1_ffa.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  35 cells in clk=$abc$162181$tlu.tlumt[0].tlu.genblk4.dicad1_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  79 cells in clk=$abc$163094$tlu.tlumt[0].tlu.int_timers.internal_timers.mitcnt0_ffa.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  72 cells in clk=$abc$162589$tlu.tlumt[0].tlu.forcehaltctr_ff.genblock.dff_extra.genblock.dff.clk, en=$abc$172684$abc$162220$auto$opt_dff.cc:194:make_patterns_logic$38866, arst=!\rst_l, srst={ }
  108 cells in clk=$abc$160148$tlu.tlumt[0].tlu.dicad0_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  101 cells in clk=$abc$163309$tlu.tlumt[0].tlu.int_timers.internal_timers.mitb0_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  983 cells in clk=$abc$159034$tlu.tlumt[0].tlu.bundle2_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  31 cells in clk=$abc$169686$abc$158989$tlu.tlumt[0].tlu.int_timers.internal_timers.mitctl0_ff.dffs.clk, en=$abc$174351$abc$164243$tlu.tlumt[0].tlu.mcountinhibit_ff.en, arst=!\rst_l, srst={ }
  261 cells in clk=$abc$164448$tlu.tlumt[0].tlu.mepc_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  85 cells in clk=$abc$160707$tlu.tlumt[0].tlu.exctype_wb_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  129 cells in clk=$abc$168853$tlu.tlumt[0].tlu.npwbc_ff.genblock.dff.genblock.dff_extra.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  287 cells in clk=$abc$169006$tlu.tlumt[0].tlu.npwbc_ff.genblock.dff.genblock.dff_left.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  111 cells in clk=$abc$169309$tlu.tlumt[0].tlu.pwbc_ff.genblock.dff.genblock.dff_extra.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  36 cells in clk=\free_clk, en={ }, arst=!\rst_l, srst={ }
  223 cells in clk=$abc$169421$tlu.tlumt[0].tlu.pwbc_ff.genblock.dff.genblock.dff_left.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  493 cells in clk=\tlu.tlumt[0].tlu.bundle_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  102 cells in clk=\tlu.mrac_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  41 cells in clk=$abc$169686$abc$158989$tlu.tlumt[0].tlu.int_timers.internal_timers.mitctl0_ff.dffs.clk, en={ }, arst=!\rst_l, srst={ }
  50 cells in clk=$abc$166493$tlu.tlumt[0].tlu.minstretl_aff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  46 cells in clk=$abc$166264$tlu.tlumt[0].tlu.mhpme6_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  120 cells in clk=$abc$165826$tlu.tlumt[0].tlu.mhpme3_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  39 cells in clk=$abc$166021$tlu.tlumt[0].tlu.mhpme4_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  31 cells in clk=\tlu.bp_i1wb_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  60 cells in clk=$abc$163410$tlu.tlumt[0].tlu.lsu_error_dc4ff.clk, en={ }, arst=!\rst_l, srst={ }
  42 cells in clk=$abc$166143$tlu.tlumt[0].tlu.mhpme5_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  87 cells in clk=$abc$163549$tlu.tlumt[0].tlu.lsu_error_wbff.clk, en={ }, arst=!\rst_l, srst={ }
  195 cells in clk=$abc$160514$tlu.tlumt[0].tlu.dpc_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  43 cells in clk=\clk, en=\ib[0].instbuff.bp0indexff.en, arst=!\rst_l, srst={ }
  103 cells in clk=$abc$160285$tlu.tlumt[0].tlu.dicad0h_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  46 cells in clk=\tlu.mfdc_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  41 cells in clk=$abc$159020$tlu.tlumt[0].tlu.mtdata1_t3_ff.genblock.dff.clk, en=$abc$170601$abc$168247$tlu.tlumt[0].tlu.wr_mtdata1_t3_wb, arst=!\rst_l, srst={ }
  136 cells in clk=$abc$164986$tlu.tlumt[0].tlu.mhpmc4_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  320 cells in clk=$abc$159804$tlu.tlumt[0].tlu.bundle_freeff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  88 cells in clk=$abc$164316$tlu.tlumt[0].tlu.meivt_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  185 cells in clk=$abc$162652$tlu.tlumt[0].tlu.int_timers.internal_timers.mitcnt1_ffb.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  134 cells in clk=$abc$164708$tlu.tlumt[0].tlu.mhpmc3_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  184 cells in clk=$abc$162915$tlu.tlumt[0].tlu.int_timers.internal_timers.mitcnt0_ffb.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  117 cells in clk=$abc$166543$tlu.tlumt[0].tlu.minstretl_bff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  103 cells in clk=$abc$163891$tlu.tlumt[0].tlu.mcycleh_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  184 cells in clk=$abc$167784$tlu.tlumt[0].tlu.mtdata2_t2_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  24 cells in clk=$abc$169686$abc$158989$tlu.tlumt[0].tlu.int_timers.internal_timers.mitctl0_ff.dffs.clk, en=$abc$178122$abc$158989$tlu.tlumt[0].tlu.wr_mtsel_wb, arst=!\rst_l, srst={ }
  344 cells in clk=\ib[0].instbuff.ib1ff.genblock.dff_middle.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  407 cells in clk=$abc$151413$ib[0].instbuff.ib2ff.genblock.dff_middle.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  173 cells in clk=$abc$168016$tlu.tlumt[0].tlu.mtdata2_t3_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  138 cells in clk=$abc$165262$tlu.tlumt[0].tlu.mhpmc5_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  146 cells in clk=$abc$164843$tlu.tlumt[0].tlu.mhpmc3h_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  143 cells in clk=$abc$165401$tlu.tlumt[0].tlu.mhpmc5h_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  143 cells in clk=$abc$165542$tlu.tlumt[0].tlu.mhpmc6_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  145 cells in clk=$abc$165123$tlu.tlumt[0].tlu.mhpmc4h_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  270 cells in clk=$abc$166699$tlu.tlumt[0].tlu.excinfo_wb_ff.clk, en={ }, arst=!\rst_l, srst={ }
  9 cells in clk=\clk, en=$abc$153280$flatten\decode.$verific$n227$5005, arst=!\rst_l, srst={ }
  102 cells in clk=$abc$163176$tlu.tlumt[0].tlu.int_timers.internal_timers.mitb1_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  812 cells in clk=$abc$154060$ib[0].instbuff.bp3indexff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  172 cells in clk=$abc$168660$tlu.tlumt[0].tlu.mtvec_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  104 cells in clk=$abc$166390$tlu.tlumt[0].tlu.minstreth_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  322 cells in clk=$abc$151101$ib[0].instbuff.ib2ff.genblock.dff_left.genblock.dff_left.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  287 cells in clk=$abc$162220$tlu.tlumt[0].tlu.halt_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  168 cells in clk=\ib[0].instbuff.ib1ff.genblock.dff_right.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  108 cells in clk=\ib[0].instbuff.ib0ff.genblock.dff_right.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  184 cells in clk=\ib[0].instbuff.ib0ff.genblock.dff_middle.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  140 cells in clk=$abc$165682$tlu.tlumt[0].tlu.mhpmc6h_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  46 cells in clk=$abc$162128$tlu.tlumt[0].tlu.genblk3.fastint_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  254 cells in clk=$abc$161908$decode.e4c_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  1484 cells in clk=\ib[0].instbuff.bp1indexff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  278 cells in clk=\ib[0].instbuff.ib0ff.genblock.dff_left.genblock.dff_left.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  1015 cells in clk=\ib[0].instbuff.bp2indexff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  787 cells in clk=$abc$160936$tlu.tlumt[0].tlu.flush_lower_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  70 cells in clk=$abc$164141$tlu.tlumt[0].tlu.mdseac_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  181 cells in clk=$abc$163677$tlu.tlumt[0].tlu.mcause_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  75 cells in clk=$abc$167021$tlu.tlumt[0].tlu.mscratch_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  2017 cells in clk=$abc$157798$ib[0].instbuff.bp0indexff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  806 cells in clk=$abc$116783$arf[0].arf.gpr[9].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  532 cells in clk=$abc$117860$arf[0].arf.gpr[8].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  528 cells in clk=$abc$118387$arf[0].arf.gpr[7].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  528 cells in clk=$abc$118914$arf[0].arf.gpr[6].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  528 cells in clk=$abc$119441$arf[0].arf.gpr[5].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  535 cells in clk=$abc$119970$arf[0].arf.gpr[4].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  527 cells in clk=$abc$120499$arf[0].arf.gpr[3].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  533 cells in clk=$abc$121026$arf[0].arf.gpr[31].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  533 cells in clk=$abc$121561$arf[0].arf.gpr[30].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  401 cells in clk=$abc$122095$arf[0].arf.gpr[2].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  533 cells in clk=$abc$122496$arf[0].arf.gpr[29].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  533 cells in clk=$abc$123030$arf[0].arf.gpr[28].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  533 cells in clk=$abc$123566$arf[0].arf.gpr[27].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  534 cells in clk=$abc$124103$arf[0].arf.gpr[26].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  533 cells in clk=$abc$124639$arf[0].arf.gpr[25].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  533 cells in clk=$abc$125172$arf[0].arf.gpr[24].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  533 cells in clk=$abc$125705$arf[0].arf.gpr[23].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  533 cells in clk=$abc$126238$arf[0].arf.gpr[22].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  533 cells in clk=$abc$126771$arf[0].arf.gpr[21].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  533 cells in clk=$abc$127304$arf[0].arf.gpr[20].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  527 cells in clk=$abc$127837$arf[0].arf.gpr[1].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  533 cells in clk=$abc$128367$arf[0].arf.gpr[19].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  533 cells in clk=$abc$128900$arf[0].arf.gpr[18].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  765 cells in clk=$abc$129433$arf[0].arf.gpr[17].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  541 cells in clk=$abc$129966$arf[0].arf.gpr[16].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  528 cells in clk=$abc$130505$arf[0].arf.gpr[15].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  527 cells in clk=$abc$131031$arf[0].arf.gpr[14].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  527 cells in clk=$abc$131557$arf[0].arf.gpr[13].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  527 cells in clk=$abc$132083$arf[0].arf.gpr[12].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  609 cells in clk=$abc$132609$arf[0].arf.gpr[11].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  720 cells in clk=$abc$133135$arf[0].arf.gpr[10].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  3 cells in clk=$abc$169769$abc$134012$tlu.tlumt[0].tlu.mtdata1_t1_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  57 cells in clk=$abc$133928$decode.divff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  3 cells in clk=$abc$169714$abc$134019$tlu.tlumt[0].tlu.mtdata1_t0_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  146 cells in clk=$abc$134026$decode.wbff.genblock.dff_leftmost.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  92 cells in clk=$abc$134190$decode.trap_e4ff.genblock.dff_left.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  64 cells in clk=$abc$134335$decode.trap_e3ff.genblock.dff_left.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  75 cells in clk=$abc$134417$decode.trap_e2ff.genblock.dff_left.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  739 cells in clk=$abc$134513$decode.trap_e1ff.genblock.dff_left.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  374 cells in clk=$abc$135286$decode.misc1ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  68 cells in clk=$abc$135795$decode.illegal[0].illegal_any_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  66 cells in clk=$abc$135927$decode.i1wbresultff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  66 cells in clk=$abc$136057$decode.i1wbinstff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  66 cells in clk=$abc$136249$decode.i1wb1instff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  338 cells in clk=$abc$136441$decode.i1e4resultff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  130 cells in clk=$abc$136799$decode.i1e4pcff.genblock.dff.genblock.dff_left.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  71 cells in clk=$abc$136963$decode.i1e4pcff.genblock.dff.genblock.dff_extra.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  35 cells in clk=$abc$137057$decode.i1e4instff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  66 cells in clk=$abc$137156$decode.i1e3resultff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  69 cells in clk=$abc$137254$decode.i1e3pcff.genblock.dff.genblock.dff_left.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  14 cells in clk=$abc$137351$decode.i1e3pcff.genblock.dff.genblock.dff_extra.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  35 cells in clk=$abc$137389$decode.i1e3instff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  450 cells in clk=$abc$137488$decode.i1e2resultff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  226 cells in clk=$abc$138026$decode.i1e2pcff.genblock.dff.genblock.dff_left.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  26 cells in clk=$abc$138247$decode.i1e2pcff.genblock.dff.genblock.dff_extra.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  35 cells in clk=$abc$138297$decode.i1e2instff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  35 cells in clk=$abc$138396$decode.i1e1instff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  35 cells in clk=$abc$138495$decode.i0wbresultff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  66 cells in clk=$abc$138626$decode.i0wbinstff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  66 cells in clk=$abc$138818$decode.i0wb1instff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  347 cells in clk=$abc$139010$decode.i0e4resultff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  107 cells in clk=$abc$139365$decode.i0e4pcff.genblock.dff.genblock.dff_left.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  52 cells in clk=$abc$139510$decode.i0e4pcff.genblock.dff.genblock.dff_extra.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  35 cells in clk=$abc$139586$decode.i0e4instff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  99 cells in clk=$abc$139685$decode.i0e3resultff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  77 cells in clk=$abc$139848$decode.i0e3pcff.genblock.dff.genblock.dff_left.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  14 cells in clk=$abc$139945$decode.i0e3pcff.genblock.dff.genblock.dff_extra.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  35 cells in clk=$abc$139983$decode.i0e3instff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  63 cells in clk=$abc$140765$decode.i0e2pcff.genblock.dff.genblock.dff_left.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  14 cells in clk=$abc$140862$decode.i0e2pcff.genblock.dff.genblock.dff_extra.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  575 cells in clk=$abc$140082$decode.i0e2resultff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  35 cells in clk=$abc$140900$decode.i0e2instff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  35 cells in clk=$abc$140999$decode.i0e1instff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  1774 cells in clk=$abc$141098$decode.i0_csr_data_e1ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  306 cells in clk=$abc$142904$decode.genblk8[0].write_csr_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  131 cells in clk=$abc$143231$decode.genblk3[0].bundle2_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  125 cells in clk=$abc$143360$decode.genblk3[0].bundle1_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  112 cells in clk=$abc$143560$decode.genblk30[0].e2brpcff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  34 cells in clk=\tlu.tlumt[0].tlu.traceff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  75 cells in clk=$abc$143725$decode.genblk30[0].e1brpcff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  30 cells in clk=$abc$143817$tlu.tlumt[0].tlu.dcsr_ff.genblock.dff.clk, en=$abc$210107$abc$143817$auto$opt_dff.cc:219:make_patterns_logic$38871, arst=!\rst_l, srst={ }
  160 cells in clk=$abc$161744$tlu.tlumt[0].tlu.forcehaltctr_ff.genblock.dff_left.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  80 cells in clk=$abc$143850$decode.e4ff.genblock.dff_leftmost.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  500 cells in clk=$abc$143974$decode.e3ff.genblock.dff_left.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  77 cells in clk=$abc$144478$decode.e3ff.genblock.dff_leftmost.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  1430 cells in clk=$abc$144577$decode.e3ff.genblock.dff_right.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  240 cells in clk=$abc$145967$decode.e2ff.genblock.dff_left.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  51 cells in clk=$abc$146227$decode.e2ff.genblock.dff_leftmost.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  258 cells in clk=$abc$146329$decode.e2ff.genblock.dff_right.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  341 cells in clk=$abc$146627$decode.wbc_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  197 cells in clk=$abc$147051$decode.e2c_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  172 cells in clk=$abc$147343$decode.e1ff.genblock.dff_left.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  93 cells in clk=$abc$147485$decode.e1ff.genblock.dff_leftmost.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  841 cells in clk=\decode.e1c_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  262 cells in clk=$abc$147655$decode.e1ff.genblock.dff_right.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  68 cells in clk=$abc$147845$tlu.tlumt[0].tlu.mpvhalt_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  134 cells in clk=$abc$147925$decode.cam[0].cam.cam_array[0].cam_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  131 cells in clk=$abc$148103$decode.cam[0].cam.cam_array[1].cam_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  129 cells in clk=$abc$148267$decode.cam[0].cam.cam_array[2].cam_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  124 cells in clk=$abc$148438$decode.cam[0].cam.cam_array[3].cam_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  124 cells in clk=$abc$148605$decode.cam[0].cam.cam_array[4].cam_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  124 cells in clk=$abc$148772$decode.cam[0].cam.cam_array[5].cam_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  125 cells in clk=$abc$148939$decode.cam[0].cam.cam_array[6].cam_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  111 cells in clk=$abc$149106$decode.cam[0].cam.cam_array[7].cam_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  181 cells in clk=$abc$149255$decode.e3c_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  160 cells in clk=$abc$171028$abc$149561$tlu.mdccmect_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  885 cells in clk=\clk, en={ }, arst=!\rst_l, srst={ }
  17 cells in clk=$abc$143817$tlu.tlumt[0].tlu.dcsr_ff.genblock.dff.clk, en=$abc$217117$abc$149976$tlu.tlumt[0].tlu.enter_debug_halt_req_le, arst=!\rst_l, srst={ }
  167 cells in clk=$abc$170655$abc$149699$tlu.miccmect_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  159 cells in clk=$abc$171708$abc$149838$tlu.micect_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  9 cells in clk=$abc$217117$abc$143817$tlu.tlumt[0].tlu.dcsr_ff.genblock.dff.clk, en=!$abc$217117$abc$149976$tlu.tlumt[0].tlu.enter_debug_halt_req_le, arst=!\rst_l, srst={ }
  62 cells in clk=$abc$150008$ib[0].instbuff.ibsaveff.genblock.dff_left.genblock.dff_left.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  69 cells in clk=$abc$150211$ib[0].instbuff.ibsaveff.genblock.dff_middle.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  28 cells in clk=$abc$150399$ib[0].instbuff.ibsaveff.genblock.dff_right.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  253 cells in clk=\ib[0].instbuff.bpsaveindexff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  244 cells in clk=$abc$150499$ib[0].instbuff.ib3ff.genblock.dff_left.genblock.dff_left.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  97 cells in clk=$abc$150766$ib[0].instbuff.ib3ff.genblock.dff_middle.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  118 cells in clk=$abc$150986$ib[0].instbuff.ib3ff.genblock.dff_right.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  149 cells in clk=$abc$151757$ib[0].instbuff.ib2ff.genblock.dff_right.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }

3.144.2. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$169686$abc$158989$tlu.tlumt[0].tlu.int_timers.internal_timers.mitctl0_ff.dffs.clk, enabled by $abc$169686$abc$167125$tlu.tlumt[0].tlu.wr_meicurpl_wb, asynchronously reset by !\rst_l
Extracted 19 gates and 37 wires to a netlist network with 18 inputs and 14 outputs.

3.144.2.1. Executing ABC.

3.144.3. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$169714$abc$134019$tlu.tlumt[0].tlu.mtdata1_t0_ff.genblock.dff.clk, enabled by $abc$169714$abc$167158$tlu.tlumt[0].tlu.wr_mtdata1_t0_wb, asynchronously reset by !\rst_l
Extracted 44 gates and 70 wires to a netlist network with 26 inputs and 30 outputs.

3.144.3.1. Executing ABC.

3.144.4. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$169769$abc$134012$tlu.tlumt[0].tlu.mtdata1_t1_ff.genblock.dff.clk, enabled by $abc$169769$abc$167215$tlu.tlumt[0].tlu.wr_mtdata1_t1_wb, asynchronously reset by !\rst_l
Extracted 62 gates and 101 wires to a netlist network with 39 inputs and 35 outputs.

3.144.4.1. Executing ABC.

3.144.5. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$169826$abc$159027$tlu.tlumt[0].tlu.mtdata1_t2_ff.genblock.dff.clk, enabled by $abc$169826$abc$167266$tlu.tlumt[0].tlu.wr_mtdata1_t2_wb, asynchronously reset by !\rst_l
Extracted 47 gates and 76 wires to a netlist network with 29 inputs and 34 outputs.

3.144.5.1. Executing ABC.

3.144.6. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$169885$abc$167317$tlu.tlumt[0].tlu.mtdata2_t0_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 187 gates and 310 wires to a netlist network with 123 inputs and 172 outputs.

3.144.6.1. Executing ABC.

3.144.7. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$170126$abc$167552$tlu.tlumt[0].tlu.mtdata2_t1_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 179 gates and 294 wires to a netlist network with 115 inputs and 169 outputs.

3.144.7.1. Executing ABC.

3.144.8. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$170655$abc$149699$tlu.miccmect_ff.genblock.dff.clk, enabled by $abc$170655$tlu.wr_miccmect_wb, asynchronously reset by !\rst_l
Extracted 42 gates and 57 wires to a netlist network with 15 inputs and 28 outputs.

3.144.8.1. Executing ABC.

3.144.9. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$170727$tlu.bp_i0wb_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 28 gates and 48 wires to a netlist network with 20 inputs and 19 outputs.

3.144.9.1. Executing ABC.

3.144.10. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$170841$tlu.mcgc_ff.genblock.dff.clk, enabled by $abc$170841$tlu.mcgc_ff.genblock.clkhdr.clkhdr.EN, asynchronously reset by !\rst_l
Extracted 59 gates and 107 wires to a netlist network with 48 inputs and 50 outputs.

3.144.10.1. Executing ABC.

3.144.11. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$171028$abc$149561$tlu.mdccmect_ff.genblock.dff.clk, enabled by $abc$171028$tlu.wr_mdccmect_wb, asynchronously reset by !\rst_l
Extracted 46 gates and 61 wires to a netlist network with 15 inputs and 32 outputs.

3.144.11.1. Executing ABC.

3.144.12. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$171099$tlu.wr_mfdht_wb, asynchronously reset by !\rst_l
Extracted 123 gates and 214 wires to a netlist network with 91 inputs and 37 outputs.

3.144.12.1. Executing ABC.

3.144.13. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$151936$ib[0].instbuff.ib1ff.genblock.dff_left.genblock.dff_left.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 424 gates and 579 wires to a netlist network with 155 inputs and 185 outputs.

3.144.13.1. Executing ABC.

3.144.14. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$171256$abc$168300$tlu.tlumt[0].tlu.mtval_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 334 gates and 512 wires to a netlist network with 178 inputs and 66 outputs.

3.144.14.1. Executing ABC.

3.144.15. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$220158$abc$169826$abc$159027$tlu.tlumt[0].tlu.mtdata1_t2_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 4 gates and 8 wires to a netlist network with 4 inputs and 1 outputs.

3.144.15.1. Executing ABC.

3.144.16. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$170601$abc$159020$tlu.tlumt[0].tlu.mtdata1_t3_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 4 gates and 8 wires to a netlist network with 4 inputs and 1 outputs.

3.144.16.1. Executing ABC.

3.144.17. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$171630$abc$160423$tlu.tlumt[0].tlu.dicawics_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 57 gates and 100 wires to a netlist network with 43 inputs and 38 outputs.

3.144.17.1. Executing ABC.

3.144.18. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$171708$abc$149838$tlu.micect_ff.genblock.dff.clk, enabled by $abc$171708$abc$160063$tlu.wr_micect_wb, asynchronously reset by !\rst_l
Extracted 52 gates and 68 wires to a netlist network with 16 inputs and 34 outputs.

3.144.18.1. Executing ABC.

3.144.19. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$171764$abc$160805$tlu.tlumt[0].tlu.exthaltff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 115 gates and 158 wires to a netlist network with 43 inputs and 27 outputs.

3.144.19.1. Executing ABC.

3.144.20. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$220001$abc$169686$abc$158989$tlu.tlumt[0].tlu.int_timers.internal_timers.mitctl0_ff.dffs.clk, enabled by $abc$172004$abc$162567$tlu.tlumt[0].tlu.int_timers.internal_timers.mitctl0_ff.en, asynchronously reset by !\rst_l
Extracted 22 gates and 41 wires to a netlist network with 19 inputs and 12 outputs.

3.144.20.1. Executing ABC.

3.144.21. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$220001$abc$169686$abc$158989$tlu.tlumt[0].tlu.int_timers.internal_timers.mitctl0_ff.dffs.clk, enabled by $abc$172028$abc$163861$tlu.tlumt[0].tlu.int_timers.internal_timers.mitctl1_ff.en, asynchronously reset by !\rst_l
Extracted 22 gates and 39 wires to a netlist network with 17 inputs and 10 outputs.

3.144.21.1. Executing ABC.

3.144.22. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$172056$abc$163990$tlu.tlumt[0].tlu.mcyclel_aff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 44 gates and 57 wires to a netlist network with 13 inputs and 14 outputs.

3.144.22.1. Executing ABC.

3.144.23. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$172226$abc$164034$tlu.tlumt[0].tlu.mcyclel_bff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 85 gates and 145 wires to a netlist network with 60 inputs and 55 outputs.

3.144.23.1. Executing ABC.

3.144.24. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$172333$abc$164282$tlu.tlumt[0].tlu.meihap_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 18 gates and 30 wires to a netlist network with 12 inputs and 18 outputs.

3.144.24.1. Executing ABC.

3.144.25. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$172487$abc$162831$tlu.tlumt[0].tlu.int_timers.internal_timers.mitcnt1_ffa.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 78 gates and 97 wires to a netlist network with 19 inputs and 22 outputs.

3.144.25.1. Executing ABC.

3.144.26. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$172566$abc$162181$tlu.tlumt[0].tlu.genblk4.dicad1_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 34 gates and 62 wires to a netlist network with 28 inputs and 21 outputs.

3.144.26.1. Executing ABC.

3.144.27. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$172606$abc$163094$tlu.tlumt[0].tlu.int_timers.internal_timers.mitcnt0_ffa.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 78 gates and 95 wires to a netlist network with 17 inputs and 23 outputs.

3.144.27.1. Executing ABC.

3.144.28. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$172684$abc$162589$tlu.tlumt[0].tlu.forcehaltctr_ff.genblock.dff_extra.genblock.dff.clk, enabled by $abc$172684$abc$162220$auto$opt_dff.cc:194:make_patterns_logic$38866, asynchronously reset by !\rst_l
Extracted 72 gates and 98 wires to a netlist network with 26 inputs and 27 outputs.

3.144.28.1. Executing ABC.

3.144.29. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$172756$abc$160148$tlu.tlumt[0].tlu.dicad0_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 107 gates and 184 wires to a netlist network with 77 inputs and 72 outputs.

3.144.29.1. Executing ABC.

3.144.30. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$173028$abc$163309$tlu.tlumt[0].tlu.int_timers.internal_timers.mitb0_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 100 gates and 138 wires to a netlist network with 38 inputs and 37 outputs.

3.144.30.1. Executing ABC.

3.144.31. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$173248$abc$159034$tlu.tlumt[0].tlu.bundle2_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 974 gates and 1152 wires to a netlist network with 178 inputs and 36 outputs.

3.144.31.1. Executing ABC.

3.144.32. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$220001$abc$169686$abc$158989$tlu.tlumt[0].tlu.int_timers.internal_timers.mitctl0_ff.dffs.clk, enabled by $abc$174351$abc$164243$tlu.tlumt[0].tlu.mcountinhibit_ff.en, asynchronously reset by !\rst_l
Extracted 31 gates and 53 wires to a netlist network with 22 inputs and 18 outputs.

3.144.32.1. Executing ABC.

3.144.33. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$174389$abc$164448$tlu.tlumt[0].tlu.mepc_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 260 gates and 367 wires to a netlist network with 107 inputs and 68 outputs.

3.144.33.1. Executing ABC.

3.144.34. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$171884$abc$160707$tlu.tlumt[0].tlu.exctype_wb_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 84 gates and 118 wires to a netlist network with 34 inputs and 33 outputs.

3.144.34.1. Executing ABC.

3.144.35. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$174793$abc$168853$tlu.tlumt[0].tlu.npwbc_ff.genblock.dff.genblock.dff_extra.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 128 gates and 190 wires to a netlist network with 62 inputs and 63 outputs.

3.144.35.1. Executing ABC.

3.144.36. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$174934$abc$169006$tlu.tlumt[0].tlu.npwbc_ff.genblock.dff.genblock.dff_left.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 286 gates and 378 wires to a netlist network with 92 inputs and 90 outputs.

3.144.36.1. Executing ABC.

3.144.37. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$175243$abc$169309$tlu.tlumt[0].tlu.pwbc_ff.genblock.dff.genblock.dff_extra.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 110 gates and 142 wires to a netlist network with 32 inputs and 54 outputs.

3.144.37.1. Executing ABC.

3.144.38. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \free_clk, asynchronously reset by !\rst_l
Extracted 34 gates and 57 wires to a netlist network with 23 inputs and 21 outputs.

3.144.38.1. Executing ABC.

3.144.39. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$175405$abc$169421$tlu.tlumt[0].tlu.pwbc_ff.genblock.dff.genblock.dff_left.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 222 gates and 273 wires to a netlist network with 51 inputs and 86 outputs.

3.144.39.1. Executing ABC.

3.144.40. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$175630$tlu.tlumt[0].tlu.bundle_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 424 gates and 703 wires to a netlist network with 279 inputs and 112 outputs.

3.144.40.1. Executing ABC.

3.144.41. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$176068$tlu.mrac_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 101 gates and 148 wires to a netlist network with 47 inputs and 73 outputs.

3.144.41.1. Executing ABC.

3.144.42. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$220001$abc$169686$abc$158989$tlu.tlumt[0].tlu.int_timers.internal_timers.mitctl0_ff.dffs.clk, asynchronously reset by !\rst_l
Extracted 41 gates and 61 wires to a netlist network with 20 inputs and 27 outputs.

3.144.42.1. Executing ABC.

3.144.43. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$176255$abc$166493$tlu.tlumt[0].tlu.minstretl_aff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 49 gates and 64 wires to a netlist network with 15 inputs and 13 outputs.

3.144.43.1. Executing ABC.

3.144.44. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$176305$abc$166264$tlu.tlumt[0].tlu.mhpme6_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 45 gates and 66 wires to a netlist network with 21 inputs and 25 outputs.

3.144.44.1. Executing ABC.

3.144.45. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$176359$abc$165826$tlu.tlumt[0].tlu.mhpme3_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 119 gates and 166 wires to a netlist network with 47 inputs and 27 outputs.

3.144.45.1. Executing ABC.

3.144.46. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$176472$abc$166021$tlu.tlumt[0].tlu.mhpme4_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 38 gates and 56 wires to a netlist network with 18 inputs and 26 outputs.

3.144.46.1. Executing ABC.

3.144.47. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$170784$tlu.bp_i1wb_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 30 gates and 51 wires to a netlist network with 21 inputs and 20 outputs.

3.144.47.1. Executing ABC.

3.144.48. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$172893$abc$163410$tlu.tlumt[0].tlu.lsu_error_dc4ff.clk, asynchronously reset by !\rst_l
Extracted 59 gates and 112 wires to a netlist network with 53 inputs and 49 outputs.

3.144.48.1. Executing ABC.

3.144.49. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$176516$abc$166143$tlu.tlumt[0].tlu.mhpme5_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 41 gates and 58 wires to a netlist network with 17 inputs and 29 outputs.

3.144.49.1. Executing ABC.

3.144.50. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$172100$abc$163549$tlu.tlumt[0].tlu.lsu_error_wbff.clk, asynchronously reset by !\rst_l
Extracted 86 gates and 132 wires to a netlist network with 46 inputs and 43 outputs.

3.144.50.1. Executing ABC.

3.144.51. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$176560$abc$160514$tlu.tlumt[0].tlu.dpc_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 194 gates and 299 wires to a netlist network with 105 inputs and 66 outputs.

3.144.51.1. Executing ABC.

3.144.52. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by \ib[0].instbuff.bp0indexff.en, asynchronously reset by !\rst_l
Extracted 43 gates and 67 wires to a netlist network with 24 inputs and 11 outputs.

3.144.52.1. Executing ABC.

3.144.53. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$176755$abc$160285$tlu.tlumt[0].tlu.dicad0h_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 102 gates and 175 wires to a netlist network with 73 inputs and 67 outputs.

3.144.53.1. Executing ABC.

3.144.54. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$170930$tlu.mfdc_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 45 gates and 77 wires to a netlist network with 32 inputs and 28 outputs.

3.144.54.1. Executing ABC.

3.144.55. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$170601$abc$159020$tlu.tlumt[0].tlu.mtdata1_t3_ff.genblock.dff.clk, enabled by $abc$170601$abc$168247$tlu.tlumt[0].tlu.wr_mtdata1_t3_wb, asynchronously reset by !\rst_l
Extracted 40 gates and 65 wires to a netlist network with 25 inputs and 29 outputs.

3.144.55.1. Executing ABC.

3.144.56. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$176894$abc$164986$tlu.tlumt[0].tlu.mhpmc4_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 104 gates and 179 wires to a netlist network with 75 inputs and 67 outputs.

3.144.56.1. Executing ABC.

3.144.57. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$177031$abc$159804$tlu.tlumt[0].tlu.bundle_freeff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 319 gates and 511 wires to a netlist network with 191 inputs and 100 outputs.

3.144.57.1. Executing ABC.

3.144.58. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$172367$abc$164316$tlu.tlumt[0].tlu.meivt_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 87 gates and 135 wires to a netlist network with 48 inputs and 71 outputs.

3.144.58.1. Executing ABC.

3.144.59. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$177388$abc$162652$tlu.tlumt[0].tlu.int_timers.internal_timers.mitcnt1_ffb.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 160 gates and 222 wires to a netlist network with 62 inputs and 75 outputs.

3.144.59.1. Executing ABC.

3.144.60. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$174216$abc$164708$tlu.tlumt[0].tlu.mhpmc3_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 102 gates and 175 wires to a netlist network with 73 inputs and 66 outputs.

3.144.60.1. Executing ABC.

3.144.61. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$177570$abc$162915$tlu.tlumt[0].tlu.int_timers.internal_timers.mitcnt0_ffb.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 159 gates and 220 wires to a netlist network with 61 inputs and 76 outputs.

3.144.61.1. Executing ABC.

3.144.62. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$177753$abc$166543$tlu.tlumt[0].tlu.minstretl_bff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 91 gates and 158 wires to a netlist network with 67 inputs and 55 outputs.

3.144.62.1. Executing ABC.

3.144.63. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$177869$abc$163891$tlu.tlumt[0].tlu.mcycleh_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 72 gates and 142 wires to a netlist network with 70 inputs and 34 outputs.

3.144.63.1. Executing ABC.

3.144.64. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$170362$abc$167784$tlu.tlumt[0].tlu.mtdata2_t2_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 183 gates and 302 wires to a netlist network with 119 inputs and 171 outputs.

3.144.64.1. Executing ABC.

3.144.65. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$220001$abc$169686$abc$158989$tlu.tlumt[0].tlu.int_timers.internal_timers.mitctl0_ff.dffs.clk, enabled by $abc$178122$abc$158989$tlu.tlumt[0].tlu.wr_mtsel_wb, asynchronously reset by !\rst_l
Extracted 24 gates and 46 wires to a netlist network with 22 inputs and 15 outputs.

3.144.65.1. Executing ABC.

3.144.66. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$152349$ib[0].instbuff.ib1ff.genblock.dff_middle.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 343 gates and 507 wires to a netlist network with 164 inputs and 126 outputs.

3.144.66.1. Executing ABC.

3.144.67. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$219481$abc$151413$ib[0].instbuff.ib2ff.genblock.dff_middle.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 406 gates and 542 wires to a netlist network with 136 inputs and 95 outputs.

3.144.67.1. Executing ABC.

3.144.68. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$178147$abc$168016$tlu.tlumt[0].tlu.mtdata2_t3_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 172 gates and 280 wires to a netlist network with 108 inputs and 162 outputs.

3.144.68.1. Executing ABC.

3.144.69. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$178384$abc$165262$tlu.tlumt[0].tlu.mhpmc5_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 106 gates and 183 wires to a netlist network with 77 inputs and 68 outputs.

3.144.69.1. Executing ABC.

3.144.70. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$174649$abc$164843$tlu.tlumt[0].tlu.mhpmc3h_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 114 gates and 194 wires to a netlist network with 80 inputs and 69 outputs.

3.144.70.1. Executing ABC.

3.144.71. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$178523$abc$165401$tlu.tlumt[0].tlu.mhpmc5h_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 111 gates and 189 wires to a netlist network with 78 inputs and 67 outputs.

3.144.71.1. Executing ABC.

3.144.72. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$178666$abc$165542$tlu.tlumt[0].tlu.mhpmc6_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 111 gates and 191 wires to a netlist network with 80 inputs and 69 outputs.

3.144.72.1. Executing ABC.

3.144.73. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$178809$abc$165123$tlu.tlumt[0].tlu.mhpmc4h_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 113 gates and 192 wires to a netlist network with 79 inputs and 68 outputs.

3.144.73.1. Executing ABC.

3.144.74. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$178948$abc$166699$tlu.tlumt[0].tlu.excinfo_wb_ff.clk, asynchronously reset by !\rst_l
Extracted 267 gates and 427 wires to a netlist network with 160 inputs and 125 outputs.

3.144.74.1. Executing ABC.

3.144.75. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$153280$flatten\decode.$verific$n227$5005, asynchronously reset by !\rst_l
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 6 outputs.

3.144.75.1. Executing ABC.

3.144.76. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$173147$abc$163176$tlu.tlumt[0].tlu.int_timers.internal_timers.mitb1_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 101 gates and 139 wires to a netlist network with 38 inputs and 35 outputs.

3.144.76.1. Executing ABC.

3.144.77. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$218668$abc$154060$ib[0].instbuff.bp3indexff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 811 gates and 1121 wires to a netlist network with 310 inputs and 206 outputs.

3.144.77.1. Executing ABC.

3.144.78. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$179183$abc$168660$tlu.tlumt[0].tlu.mtvec_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 141 gates and 218 wires to a netlist network with 77 inputs and 127 outputs.

3.144.78.1. Executing ABC.

3.144.79. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$177971$abc$166390$tlu.tlumt[0].tlu.minstreth_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 73 gates and 144 wires to a netlist network with 71 inputs and 35 outputs.

3.144.79.1. Executing ABC.

3.144.80. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$218344$abc$151101$ib[0].instbuff.ib2ff.genblock.dff_left.genblock.dff_left.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 321 gates and 422 wires to a netlist network with 101 inputs and 77 outputs.

3.144.80.1. Executing ABC.

3.144.81. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$179379$abc$162220$tlu.tlumt[0].tlu.halt_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 286 gates and 410 wires to a netlist network with 124 inputs and 89 outputs.

3.144.81.1. Executing ABC.

3.144.82. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$152724$ib[0].instbuff.ib1ff.genblock.dff_right.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 167 gates and 261 wires to a netlist network with 94 inputs and 55 outputs.

3.144.82.1. Executing ABC.

3.144.83. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$153229$ib[0].instbuff.ib0ff.genblock.dff_right.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 107 gates and 177 wires to a netlist network with 70 inputs and 34 outputs.

3.144.83.1. Executing ABC.

3.144.84. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$153102$ib[0].instbuff.ib0ff.genblock.dff_middle.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 183 gates and 287 wires to a netlist network with 104 inputs and 64 outputs.

3.144.84.1. Executing ABC.

3.144.85. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$179698$abc$165682$tlu.tlumt[0].tlu.mhpmc6h_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 108 gates and 183 wires to a netlist network with 75 inputs and 66 outputs.

3.144.85.1. Executing ABC.

3.144.86. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$178074$abc$162128$tlu.tlumt[0].tlu.genblk3.fastint_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 45 gates and 63 wires to a netlist network with 18 inputs and 17 outputs.

3.144.86.1. Executing ABC.

3.144.87. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$179840$abc$161908$decode.e4c_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 253 gates and 426 wires to a netlist network with 173 inputs and 147 outputs.

3.144.87.1. Executing ABC.

3.144.88. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$156094$ib[0].instbuff.bp1indexff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 1483 gates and 1931 wires to a netlist network with 448 inputs and 992 outputs.

3.144.88.1. Executing ABC.

3.144.89. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$152903$ib[0].instbuff.ib0ff.genblock.dff_left.genblock.dff_left.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 277 gates and 386 wires to a netlist network with 109 inputs and 127 outputs.

3.144.89.1. Executing ABC.

3.144.90. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$154976$ib[0].instbuff.bp2indexff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 1014 gates and 1426 wires to a netlist network with 412 inputs and 307 outputs.

3.144.90.1. Executing ABC.

3.144.91. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$180186$abc$160936$tlu.tlumt[0].tlu.flush_lower_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 786 gates and 1253 wires to a netlist network with 467 inputs and 65 outputs.

3.144.91.1. Executing ABC.

3.144.92. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$181001$abc$164141$tlu.tlumt[0].tlu.mdseac_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 69 gates and 108 wires to a netlist network with 39 inputs and 35 outputs.

3.144.92.1. Executing ABC.

3.144.93. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$181104$abc$163677$tlu.tlumt[0].tlu.mcause_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 180 gates and 228 wires to a netlist network with 48 inputs and 34 outputs.

3.144.93.1. Executing ABC.

3.144.94. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$181285$abc$167021$tlu.tlumt[0].tlu.mscratch_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 74 gates and 120 wires to a netlist network with 46 inputs and 34 outputs.

3.144.94.1. Executing ABC.

3.144.95. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$181392$abc$157798$ib[0].instbuff.bp0indexff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 2016 gates and 2836 wires to a netlist network with 820 inputs and 951 outputs.

3.144.95.1. Executing ABC.

3.144.96. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$183468$abc$116783$arf[0].arf.gpr[9].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 805 gates and 1234 wires to a netlist network with 429 inputs and 262 outputs.

3.144.96.1. Executing ABC.

3.144.97. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$184394$abc$117860$arf[0].arf.gpr[8].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 531 gates and 812 wires to a netlist network with 281 inputs and 134 outputs.

3.144.97.1. Executing ABC.

3.144.98. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$185011$abc$118387$arf[0].arf.gpr[7].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 527 gates and 804 wires to a netlist network with 277 inputs and 132 outputs.

3.144.98.1. Executing ABC.

3.144.99. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$185540$abc$118914$arf[0].arf.gpr[6].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 527 gates and 804 wires to a netlist network with 277 inputs and 132 outputs.

3.144.99.1. Executing ABC.

3.144.100. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$186068$abc$119441$arf[0].arf.gpr[5].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 527 gates and 804 wires to a netlist network with 277 inputs and 132 outputs.

3.144.100.1. Executing ABC.

3.144.101. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$186596$abc$119970$arf[0].arf.gpr[4].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 534 gates and 818 wires to a netlist network with 284 inputs and 135 outputs.

3.144.101.1. Executing ABC.

3.144.102. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$187183$abc$120499$arf[0].arf.gpr[3].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 526 gates and 802 wires to a netlist network with 276 inputs and 131 outputs.

3.144.102.1. Executing ABC.

3.144.103. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$187710$abc$121026$arf[0].arf.gpr[31].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 532 gates and 814 wires to a netlist network with 282 inputs and 130 outputs.

3.144.103.1. Executing ABC.

3.144.104. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$188244$abc$121561$arf[0].arf.gpr[30].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 532 gates and 814 wires to a netlist network with 282 inputs and 130 outputs.

3.144.104.1. Executing ABC.

3.144.105. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$188778$abc$122095$arf[0].arf.gpr[2].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 400 gates and 548 wires to a netlist network with 148 inputs and 133 outputs.

3.144.105.1. Executing ABC.

3.144.106. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$189179$abc$122496$arf[0].arf.gpr[29].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 532 gates and 814 wires to a netlist network with 282 inputs and 130 outputs.

3.144.106.1. Executing ABC.

3.144.107. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$189713$abc$123030$arf[0].arf.gpr[28].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 532 gates and 814 wires to a netlist network with 282 inputs and 130 outputs.

3.144.107.1. Executing ABC.

3.144.108. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$190249$abc$123566$arf[0].arf.gpr[27].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 532 gates and 814 wires to a netlist network with 282 inputs and 130 outputs.

3.144.108.1. Executing ABC.

3.144.109. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$190783$abc$124103$arf[0].arf.gpr[26].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 533 gates and 816 wires to a netlist network with 283 inputs and 131 outputs.

3.144.109.1. Executing ABC.

3.144.110. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$191317$abc$124639$arf[0].arf.gpr[25].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 532 gates and 814 wires to a netlist network with 282 inputs and 130 outputs.

3.144.110.1. Executing ABC.

3.144.111. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$191850$abc$125172$arf[0].arf.gpr[24].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 532 gates and 814 wires to a netlist network with 282 inputs and 130 outputs.

3.144.111.1. Executing ABC.

3.144.112. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$192383$abc$125705$arf[0].arf.gpr[23].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 532 gates and 814 wires to a netlist network with 282 inputs and 130 outputs.

3.144.112.1. Executing ABC.

3.144.113. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$192916$abc$126238$arf[0].arf.gpr[22].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 532 gates and 814 wires to a netlist network with 282 inputs and 130 outputs.

3.144.113.1. Executing ABC.

3.144.114. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$193449$abc$126771$arf[0].arf.gpr[21].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 532 gates and 814 wires to a netlist network with 282 inputs and 130 outputs.

3.144.114.1. Executing ABC.

3.144.115. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$193982$abc$127304$arf[0].arf.gpr[20].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 532 gates and 814 wires to a netlist network with 282 inputs and 130 outputs.

3.144.115.1. Executing ABC.

3.144.116. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$194515$abc$127837$arf[0].arf.gpr[1].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 526 gates and 802 wires to a netlist network with 276 inputs and 131 outputs.

3.144.116.1. Executing ABC.

3.144.117. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$195042$abc$128367$arf[0].arf.gpr[19].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 532 gates and 814 wires to a netlist network with 282 inputs and 130 outputs.

3.144.117.1. Executing ABC.

3.144.118. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$195575$abc$128900$arf[0].arf.gpr[18].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 532 gates and 814 wires to a netlist network with 282 inputs and 130 outputs.

3.144.118.1. Executing ABC.

3.144.119. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$196108$abc$129433$arf[0].arf.gpr[17].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 764 gates and 1166 wires to a netlist network with 402 inputs and 246 outputs.

3.144.119.1. Executing ABC.

3.144.120. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$196641$abc$129966$arf[0].arf.gpr[16].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 540 gates and 829 wires to a netlist network with 289 inputs and 134 outputs.

3.144.120.1. Executing ABC.

3.144.121. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$197181$abc$130505$arf[0].arf.gpr[15].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 527 gates and 804 wires to a netlist network with 277 inputs and 132 outputs.

3.144.121.1. Executing ABC.

3.144.122. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$197707$abc$131031$arf[0].arf.gpr[14].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 526 gates and 802 wires to a netlist network with 276 inputs and 131 outputs.

3.144.122.1. Executing ABC.

3.144.123. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$198233$abc$131557$arf[0].arf.gpr[13].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 526 gates and 802 wires to a netlist network with 276 inputs and 131 outputs.

3.144.123.1. Executing ABC.

3.144.124. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$198759$abc$132083$arf[0].arf.gpr[12].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 526 gates and 802 wires to a netlist network with 276 inputs and 131 outputs.

3.144.124.1. Executing ABC.

3.144.125. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$199285$abc$132609$arf[0].arf.gpr[11].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 608 gates and 930 wires to a netlist network with 322 inputs and 173 outputs.

3.144.125.1. Executing ABC.

3.144.126. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$199811$abc$133135$arf[0].arf.gpr[10].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 719 gates and 1100 wires to a netlist network with 381 inputs and 227 outputs.

3.144.126.1. Executing ABC.

3.144.127. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$220083$abc$169769$abc$134012$tlu.tlumt[0].tlu.mtdata1_t1_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 3 gates and 7 wires to a netlist network with 4 inputs and 2 outputs.

3.144.127.1. Executing ABC.

3.144.128. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$200599$abc$133928$decode.divff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 56 gates and 75 wires to a netlist network with 19 inputs and 50 outputs.

3.144.128.1. Executing ABC.

3.144.129. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$220028$abc$169714$abc$134019$tlu.tlumt[0].tlu.mtdata1_t0_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 3 gates and 7 wires to a netlist network with 4 inputs and 2 outputs.

3.144.129.1. Executing ABC.

3.144.130. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$200691$abc$134026$decode.wbff.genblock.dff_leftmost.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 145 gates and 235 wires to a netlist network with 90 inputs and 86 outputs.

3.144.130.1. Executing ABC.

3.144.131. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$200850$abc$134190$decode.trap_e4ff.genblock.dff_left.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 91 gates and 131 wires to a netlist network with 40 inputs and 30 outputs.

3.144.131.1. Executing ABC.

3.144.132. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$200979$abc$134335$decode.trap_e3ff.genblock.dff_left.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 63 gates and 83 wires to a netlist network with 20 inputs and 18 outputs.

3.144.132.1. Executing ABC.

3.144.133. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$201068$abc$134417$decode.trap_e2ff.genblock.dff_left.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 74 gates and 96 wires to a netlist network with 22 inputs and 18 outputs.

3.144.133.1. Executing ABC.

3.144.134. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$201168$abc$134513$decode.trap_e1ff.genblock.dff_left.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 738 gates and 1161 wires to a netlist network with 423 inputs and 33 outputs.

3.144.134.1. Executing ABC.

3.144.135. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$201920$abc$135286$decode.misc1ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 373 gates and 637 wires to a netlist network with 264 inputs and 254 outputs.

3.144.135.1. Executing ABC.

3.144.136. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$202312$abc$135795$decode.illegal[0].illegal_any_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 67 gates and 105 wires to a netlist network with 38 inputs and 35 outputs.

3.144.136.1. Executing ABC.

3.144.137. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$202412$abc$135927$decode.i1wbresultff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 33 outputs.

3.144.137.1. Executing ABC.

3.144.138. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$202510$abc$136057$decode.i1wbinstff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 65 outputs.

3.144.138.1. Executing ABC.

3.144.139. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$202702$abc$136249$decode.i1wb1instff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 65 outputs.

3.144.139.1. Executing ABC.

3.144.140. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$202894$abc$136441$decode.i1e4resultff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 337 gates and 553 wires to a netlist network with 216 inputs and 161 outputs.

3.144.140.1. Executing ABC.

3.144.141. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$203216$abc$136799$decode.i1e4pcff.genblock.dff.genblock.dff_left.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 129 gates and 154 wires to a netlist network with 25 inputs and 78 outputs.

3.144.141.1. Executing ABC.

3.144.142. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$203384$abc$136963$decode.i1e4pcff.genblock.dff.genblock.dff_extra.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 70 gates and 102 wires to a netlist network with 32 inputs and 56 outputs.

3.144.142.1. Executing ABC.

3.144.143. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$203478$abc$137057$decode.i1e4instff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 34 gates and 70 wires to a netlist network with 36 inputs and 34 outputs.

3.144.143.1. Executing ABC.

3.144.144. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$203577$abc$137156$decode.i1e3resultff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 33 outputs.

3.144.144.1. Executing ABC.

3.144.145. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$203675$abc$137254$decode.i1e3pcff.genblock.dff.genblock.dff_left.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 68 gates and 90 wires to a netlist network with 22 inputs and 21 outputs.

3.144.145.1. Executing ABC.

3.144.146. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$203776$abc$137351$decode.i1e3pcff.genblock.dff.genblock.dff_extra.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 13 outputs.

3.144.146.1. Executing ABC.

3.144.147. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$203814$abc$137389$decode.i1e3instff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 34 gates and 70 wires to a netlist network with 36 inputs and 34 outputs.

3.144.147.1. Executing ABC.

3.144.148. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$203913$abc$137488$decode.i1e2resultff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 449 gates and 633 wires to a netlist network with 184 inputs and 281 outputs.

3.144.148.1. Executing ABC.

3.144.149. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$204434$abc$138026$decode.i1e2pcff.genblock.dff.genblock.dff_left.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 225 gates and 305 wires to a netlist network with 80 inputs and 76 outputs.

3.144.149.1. Executing ABC.

3.144.150. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$204684$abc$138247$decode.i1e2pcff.genblock.dff.genblock.dff_extra.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 25 gates and 52 wires to a netlist network with 27 inputs and 25 outputs.

3.144.150.1. Executing ABC.

3.144.151. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$204734$abc$138297$decode.i1e2instff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 34 gates and 70 wires to a netlist network with 36 inputs and 34 outputs.

3.144.151.1. Executing ABC.

3.144.152. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$204833$abc$138396$decode.i1e1instff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 34 gates and 70 wires to a netlist network with 36 inputs and 34 outputs.

3.144.152.1. Executing ABC.

3.144.153. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$204932$abc$138495$decode.i0wbresultff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 34 gates and 70 wires to a netlist network with 36 inputs and 34 outputs.

3.144.153.1. Executing ABC.

3.144.154. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$205031$abc$138626$decode.i0wbinstff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 65 outputs.

3.144.154.1. Executing ABC.

3.144.155. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$205223$abc$138818$decode.i0wb1instff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 65 outputs.

3.144.155.1. Executing ABC.

3.144.156. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$205415$abc$139010$decode.i0e4resultff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 346 gates and 572 wires to a netlist network with 226 inputs and 166 outputs.

3.144.156.1. Executing ABC.

3.144.157. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$205770$abc$139365$decode.i0e4pcff.genblock.dff.genblock.dff_left.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 106 gates and 130 wires to a netlist network with 24 inputs and 59 outputs.

3.144.157.1. Executing ABC.

3.144.158. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$205915$abc$139510$decode.i0e4pcff.genblock.dff.genblock.dff_extra.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 51 gates and 77 wires to a netlist network with 26 inputs and 41 outputs.

3.144.158.1. Executing ABC.

3.144.159. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$205991$abc$139586$decode.i0e4instff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 34 gates and 70 wires to a netlist network with 36 inputs and 34 outputs.

3.144.159.1. Executing ABC.

3.144.160. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$206090$abc$139685$decode.i0e3resultff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 98 gates and 168 wires to a netlist network with 70 inputs and 98 outputs.

3.144.160.1. Executing ABC.

3.144.161. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$206253$abc$139848$decode.i0e3pcff.genblock.dff.genblock.dff_left.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 76 gates and 98 wires to a netlist network with 22 inputs and 21 outputs.

3.144.161.1. Executing ABC.

3.144.162. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$206368$abc$139945$decode.i0e3pcff.genblock.dff.genblock.dff_extra.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 13 outputs.

3.144.162.1. Executing ABC.

3.144.163. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$206406$abc$139983$decode.i0e3instff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 34 gates and 70 wires to a netlist network with 36 inputs and 34 outputs.

3.144.163.1. Executing ABC.

3.144.164. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$207161$abc$140765$decode.i0e2pcff.genblock.dff.genblock.dff_left.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 62 gates and 84 wires to a netlist network with 22 inputs and 21 outputs.

3.144.164.1. Executing ABC.

3.144.165. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$207263$abc$140862$decode.i0e2pcff.genblock.dff.genblock.dff_extra.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 13 outputs.

3.144.165.1. Executing ABC.

3.144.166. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$206505$abc$140082$decode.i0e2resultff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 574 gates and 898 wires to a netlist network with 324 inputs and 294 outputs.

3.144.166.1. Executing ABC.

3.144.167. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$207301$abc$140900$decode.i0e2instff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 34 gates and 70 wires to a netlist network with 36 inputs and 34 outputs.

3.144.167.1. Executing ABC.

3.144.168. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$207400$abc$140999$decode.i0e1instff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 34 gates and 70 wires to a netlist network with 36 inputs and 34 outputs.

3.144.168.1. Executing ABC.

3.144.169. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$207499$abc$141098$decode.i0_csr_data_e1ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 1773 gates and 3168 wires to a netlist network with 1395 inputs and 116 outputs.

3.144.169.1. Executing ABC.

3.144.170. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$209306$abc$142904$decode.genblk8[0].write_csr_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 305 gates and 442 wires to a netlist network with 137 inputs and 61 outputs.

3.144.170.1. Executing ABC.

3.144.171. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$209615$abc$143231$decode.genblk3[0].bundle2_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 130 gates and 208 wires to a netlist network with 78 inputs and 18 outputs.

3.144.171.1. Executing ABC.

3.144.172. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$209754$abc$143360$decode.genblk3[0].bundle1_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 124 gates and 200 wires to a netlist network with 76 inputs and 43 outputs.

3.144.172.1. Executing ABC.

3.144.173. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$209880$abc$143560$decode.genblk30[0].e2brpcff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 111 gates and 175 wires to a netlist network with 64 inputs and 52 outputs.

3.144.173.1. Executing ABC.

3.144.174. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$169638$tlu.tlumt[0].tlu.traceff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 33 gates and 50 wires to a netlist network with 17 inputs and 12 outputs.

3.144.174.1. Executing ABC.

3.144.175. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$210024$abc$143725$decode.genblk30[0].e1brpcff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 74 gates and 116 wires to a netlist network with 42 inputs and 26 outputs.

3.144.175.1. Executing ABC.

3.144.176. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$217117$abc$143817$tlu.tlumt[0].tlu.dcsr_ff.genblock.dff.clk, enabled by $abc$210107$abc$143817$auto$opt_dff.cc:219:make_patterns_logic$38871, asynchronously reset by !\rst_l
Extracted 29 gates and 55 wires to a netlist network with 26 inputs and 19 outputs.

3.144.176.1. Executing ABC.

3.144.177. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$210136$abc$161744$tlu.tlumt[0].tlu.forcehaltctr_ff.genblock.dff_left.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 159 gates and 182 wires to a netlist network with 23 inputs and 61 outputs.

3.144.177.1. Executing ABC.

3.144.178. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$210277$abc$143850$decode.e4ff.genblock.dff_leftmost.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 79 gates and 110 wires to a netlist network with 31 inputs and 36 outputs.

3.144.178.1. Executing ABC.

3.144.179. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$210402$abc$143974$decode.e3ff.genblock.dff_left.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 499 gates and 642 wires to a netlist network with 143 inputs and 68 outputs.

3.144.179.1. Executing ABC.

3.144.180. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$210914$abc$144478$decode.e3ff.genblock.dff_leftmost.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 76 gates and 104 wires to a netlist network with 28 inputs and 29 outputs.

3.144.180.1. Executing ABC.

3.144.181. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$211017$abc$144577$decode.e3ff.genblock.dff_right.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 1429 gates and 1885 wires to a netlist network with 456 inputs and 238 outputs.

3.144.181.1. Executing ABC.

3.144.182. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$212472$abc$145967$decode.e2ff.genblock.dff_left.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 239 gates and 318 wires to a netlist network with 79 inputs and 80 outputs.

3.144.182.1. Executing ABC.

3.144.183. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$212736$abc$146227$decode.e2ff.genblock.dff_leftmost.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 50 gates and 78 wires to a netlist network with 28 inputs and 21 outputs.

3.144.183.1. Executing ABC.

3.144.184. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$212836$abc$146329$decode.e2ff.genblock.dff_right.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 257 gates and 357 wires to a netlist network with 100 inputs and 92 outputs.

3.144.184.1. Executing ABC.

3.144.185. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$213124$abc$146627$decode.wbc_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 340 gates and 479 wires to a netlist network with 139 inputs and 210 outputs.

3.144.185.1. Executing ABC.

3.144.186. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$213509$abc$147051$decode.e2c_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 196 gates and 317 wires to a netlist network with 121 inputs and 80 outputs.

3.144.186.1. Executing ABC.

3.144.187. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$213825$abc$147343$decode.e1ff.genblock.dff_left.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 171 gates and 231 wires to a netlist network with 60 inputs and 37 outputs.

3.144.187.1. Executing ABC.

3.144.188. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$214007$abc$147485$decode.e1ff.genblock.dff_leftmost.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 92 gates and 134 wires to a netlist network with 42 inputs and 37 outputs.

3.144.188.1. Executing ABC.

3.144.189. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$214107$decode.e1c_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 840 gates and 1270 wires to a netlist network with 430 inputs and 281 outputs.

3.144.189.1. Executing ABC.

3.144.190. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215090$abc$147655$decode.e1ff.genblock.dff_right.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 261 gates and 356 wires to a netlist network with 95 inputs and 56 outputs.

3.144.190.1. Executing ABC.

3.144.191. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215342$abc$147845$tlu.tlumt[0].tlu.mpvhalt_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 67 gates and 87 wires to a netlist network with 20 inputs and 13 outputs.

3.144.191.1. Executing ABC.

3.144.192. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215414$abc$147925$decode.cam[0].cam.cam_array[0].cam_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 133 gates and 195 wires to a netlist network with 62 inputs and 33 outputs.

3.144.192.1. Executing ABC.

3.144.193. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215565$abc$148103$decode.cam[0].cam.cam_array[1].cam_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 130 gates and 188 wires to a netlist network with 58 inputs and 30 outputs.

3.144.193.1. Executing ABC.

3.144.194. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215715$abc$148267$decode.cam[0].cam.cam_array[2].cam_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 128 gates and 188 wires to a netlist network with 60 inputs and 30 outputs.

3.144.194.1. Executing ABC.

3.144.195. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215860$abc$148438$decode.cam[0].cam.cam_array[3].cam_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 123 gates and 183 wires to a netlist network with 60 inputs and 30 outputs.

3.144.195.1. Executing ABC.

3.144.196. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$216000$abc$148605$decode.cam[0].cam.cam_array[4].cam_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 123 gates and 183 wires to a netlist network with 60 inputs and 30 outputs.

3.144.196.1. Executing ABC.

3.144.197. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$216140$abc$148772$decode.cam[0].cam.cam_array[5].cam_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 123 gates and 183 wires to a netlist network with 60 inputs and 30 outputs.

3.144.197.1. Executing ABC.

3.144.198. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$216280$abc$148939$decode.cam[0].cam.cam_array[6].cam_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 124 gates and 184 wires to a netlist network with 60 inputs and 30 outputs.

3.144.198.1. Executing ABC.

3.144.199. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$216420$abc$149106$decode.cam[0].cam.cam_array[7].cam_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 110 gates and 156 wires to a netlist network with 46 inputs and 29 outputs.

3.144.199.1. Executing ABC.

3.144.200. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$216547$abc$149255$decode.e3c_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 180 gates and 300 wires to a netlist network with 120 inputs and 81 outputs.

3.144.200.1. Executing ABC.

3.144.201. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$220878$abc$171028$abc$149561$tlu.mdccmect_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 135 gates and 216 wires to a netlist network with 81 inputs and 81 outputs.

3.144.201.1. Executing ABC.

yosys> abc -dff

3.145. Executing ABC pass (technology mapping using ABC).

3.145.1. Summary of detected clock domains:
  22 cells in clk=$abc$169686$abc$158989$tlu.tlumt[0].tlu.int_timers.internal_timers.mitctl0_ff.dffs.clk, en=$abc$220001$abc$169686$abc$167125$tlu.tlumt[0].tlu.wr_meicurpl_wb, arst=!\rst_l, srst={ }
  46 cells in clk=$abc$169714$abc$134019$tlu.tlumt[0].tlu.mtdata1_t0_ff.genblock.dff.clk, en=$abc$220028$abc$169714$abc$167158$tlu.tlumt[0].tlu.wr_mtdata1_t0_wb, arst=!\rst_l, srst={ }
  63 cells in clk=$abc$169769$abc$134012$tlu.tlumt[0].tlu.mtdata1_t1_ff.genblock.dff.clk, en=$abc$220083$abc$169769$abc$167215$tlu.tlumt[0].tlu.wr_mtdata1_t1_wb, arst=!\rst_l, srst={ }
  49 cells in clk=$abc$169826$abc$159027$tlu.tlumt[0].tlu.mtdata1_t2_ff.genblock.dff.clk, en=$abc$220158$abc$169826$abc$167266$tlu.tlumt[0].tlu.wr_mtdata1_t2_wb, arst=!\rst_l, srst={ }
  197 cells in clk=$abc$169885$abc$167317$tlu.tlumt[0].tlu.mtdata2_t0_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  40 cells in clk=$abc$170655$abc$149699$tlu.miccmect_ff.genblock.dff.clk, en=$abc$220700$abc$170655$tlu.wr_miccmect_wb, arst=!\rst_l, srst={ }
  63 cells in clk=$abc$170841$tlu.mcgc_ff.genblock.dff.clk, en=$abc$220802$abc$170841$tlu.mcgc_ff.genblock.clkhdr.clkhdr.EN, arst=!\rst_l, srst={ }
  47 cells in clk=$abc$171028$abc$149561$tlu.mdccmect_ff.genblock.dff.clk, en=$abc$220878$abc$171028$tlu.wr_mdccmect_wb, arst=!\rst_l, srst={ }
  88 cells in clk=$abc$150986$ib[0].instbuff.ib3ff.genblock.dff_right.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  123 cells in clk=\clk, en=$abc$220927$abc$171099$tlu.wr_mfdht_wb, arst=!\rst_l, srst={ }
  427 cells in clk=$abc$151936$ib[0].instbuff.ib1ff.genblock.dff_left.genblock.dff_left.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  3 cells in clk=$abc$220158$abc$169826$abc$159027$tlu.tlumt[0].tlu.mtdata1_t2_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  3 cells in clk=$abc$170601$abc$159020$tlu.tlumt[0].tlu.mtdata1_t3_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  53 cells in clk=$abc$171708$abc$149838$tlu.micect_ff.genblock.dff.clk, en=$abc$221965$abc$171708$abc$160063$tlu.wr_micect_wb, arst=!\rst_l, srst={ }
  22 cells in clk=$abc$220001$abc$169686$abc$158989$tlu.tlumt[0].tlu.int_timers.internal_timers.mitctl0_ff.dffs.clk, en=$abc$222140$abc$172004$abc$162567$tlu.tlumt[0].tlu.int_timers.internal_timers.mitctl0_ff.en, arst=!\rst_l, srst={ }
  22 cells in clk=$abc$220001$abc$169686$abc$158989$tlu.tlumt[0].tlu.int_timers.internal_timers.mitctl0_ff.dffs.clk, en=$abc$222165$abc$172028$abc$163861$tlu.tlumt[0].tlu.int_timers.internal_timers.mitctl1_ff.en, arst=!\rst_l, srst={ }
  44 cells in clk=$abc$172056$abc$163990$tlu.tlumt[0].tlu.mcyclel_aff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  19 cells in clk=$abc$172333$abc$164282$tlu.tlumt[0].tlu.meihap_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  123 cells in clk=$abc$171764$abc$160805$tlu.tlumt[0].tlu.exthaltff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  81 cells in clk=$abc$172487$abc$162831$tlu.tlumt[0].tlu.int_timers.internal_timers.mitcnt1_ffa.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  33 cells in clk=$abc$172566$abc$162181$tlu.tlumt[0].tlu.genblk4.dicad1_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  78 cells in clk=$abc$172606$abc$163094$tlu.tlumt[0].tlu.int_timers.internal_timers.mitcnt0_ffa.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  70 cells in clk=$abc$172684$abc$162589$tlu.tlumt[0].tlu.forcehaltctr_ff.genblock.dff_extra.genblock.dff.clk, en=$abc$222579$abc$172684$abc$162220$auto$opt_dff.cc:194:make_patterns_logic$38866, arst=!\rst_l, srst={ }
  107 cells in clk=$abc$172756$abc$160148$tlu.tlumt[0].tlu.dicad0_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  964 cells in clk=$abc$173248$abc$159034$tlu.tlumt[0].tlu.bundle2_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  31 cells in clk=$abc$220001$abc$169686$abc$158989$tlu.tlumt[0].tlu.int_timers.internal_timers.mitctl0_ff.dffs.clk, en=$abc$223864$abc$174351$abc$164243$tlu.tlumt[0].tlu.mcountinhibit_ff.en, arst=!\rst_l, srst={ }
  89 cells in clk=$abc$171884$abc$160707$tlu.tlumt[0].tlu.exctype_wb_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  129 cells in clk=$abc$174793$abc$168853$tlu.tlumt[0].tlu.npwbc_ff.genblock.dff.genblock.dff_extra.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  99 cells in clk=$abc$175243$abc$169309$tlu.tlumt[0].tlu.pwbc_ff.genblock.dff.genblock.dff_extra.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  39 cells in clk=\free_clk, en={ }, arst=!\rst_l, srst={ }
  209 cells in clk=$abc$175405$abc$169421$tlu.tlumt[0].tlu.pwbc_ff.genblock.dff.genblock.dff_left.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  489 cells in clk=$abc$175630$tlu.tlumt[0].tlu.bundle_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  42 cells in clk=$abc$220001$abc$169686$abc$158989$tlu.tlumt[0].tlu.int_timers.internal_timers.mitctl0_ff.dffs.clk, en={ }, arst=!\rst_l, srst={ }
  50 cells in clk=$abc$176255$abc$166493$tlu.tlumt[0].tlu.minstretl_aff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  46 cells in clk=$abc$176305$abc$166264$tlu.tlumt[0].tlu.mhpme6_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  46 cells in clk=$abc$176359$abc$165826$tlu.tlumt[0].tlu.mhpme3_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  44 cells in clk=$abc$176472$abc$166021$tlu.tlumt[0].tlu.mhpme4_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  29 cells in clk=$abc$170727$tlu.bp_i0wb_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  31 cells in clk=$abc$170784$tlu.bp_i1wb_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  111 cells in clk=$abc$176516$abc$166143$tlu.tlumt[0].tlu.mhpme5_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  86 cells in clk=$abc$172100$abc$163549$tlu.tlumt[0].tlu.lsu_error_wbff.clk, en={ }, arst=!\rst_l, srst={ }
  33 cells in clk=\clk, en=$abc$226539$ib[0].instbuff.bp0indexff.en, arst=!\rst_l, srst={ }
  221 cells in clk=$abc$150766$ib[0].instbuff.ib3ff.genblock.dff_middle.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  256 cells in clk=$abc$150499$ib[0].instbuff.ib3ff.genblock.dff_left.genblock.dff_left.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  49 cells in clk=$abc$170930$tlu.mfdc_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  43 cells in clk=$abc$170601$abc$159020$tlu.tlumt[0].tlu.mtdata1_t3_ff.genblock.dff.clk, en=$abc$226766$abc$170601$abc$168247$tlu.tlumt[0].tlu.wr_mtdata1_t3_wb, arst=!\rst_l, srst={ }
  308 cells in clk=$abc$177031$abc$159804$tlu.tlumt[0].tlu.bundle_freeff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  88 cells in clk=$abc$172367$abc$164316$tlu.tlumt[0].tlu.meivt_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  138 cells in clk=$abc$176894$abc$164986$tlu.tlumt[0].tlu.mhpmc4_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  185 cells in clk=$abc$177388$abc$162652$tlu.tlumt[0].tlu.int_timers.internal_timers.mitcnt1_ffb.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  57 cells in clk=$abc$171630$abc$160423$tlu.tlumt[0].tlu.dicawics_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  135 cells in clk=$abc$174216$abc$164708$tlu.tlumt[0].tlu.mhpmc3_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  185 cells in clk=$abc$177570$abc$162915$tlu.tlumt[0].tlu.int_timers.internal_timers.mitcnt0_ffb.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  93 cells in clk=$abc$176068$tlu.mrac_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  118 cells in clk=$abc$177753$abc$166543$tlu.tlumt[0].tlu.minstretl_bff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  337 cells in clk=$abc$171256$abc$168300$tlu.tlumt[0].tlu.mtval_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  103 cells in clk=$abc$177869$abc$163891$tlu.tlumt[0].tlu.mcycleh_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  184 cells in clk=$abc$170362$abc$167784$tlu.tlumt[0].tlu.mtdata2_t2_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  24 cells in clk=$abc$220001$abc$169686$abc$158989$tlu.tlumt[0].tlu.int_timers.internal_timers.mitctl0_ff.dffs.clk, en=$abc$228371$abc$178122$abc$158989$tlu.tlumt[0].tlu.wr_mtsel_wb, arst=!\rst_l, srst={ }
  344 cells in clk=$abc$152349$ib[0].instbuff.ib1ff.genblock.dff_middle.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  283 cells in clk=$abc$219481$abc$151413$ib[0].instbuff.ib2ff.genblock.dff_middle.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  289 cells in clk=$abc$174934$abc$169006$tlu.tlumt[0].tlu.npwbc_ff.genblock.dff.genblock.dff_left.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  173 cells in clk=$abc$178147$abc$168016$tlu.tlumt[0].tlu.mtdata2_t3_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  139 cells in clk=$abc$178384$abc$165262$tlu.tlumt[0].tlu.mhpmc5_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  144 cells in clk=$abc$174649$abc$164843$tlu.tlumt[0].tlu.mhpmc3h_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  144 cells in clk=$abc$178523$abc$165401$tlu.tlumt[0].tlu.mhpmc5h_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  142 cells in clk=$abc$178666$abc$165542$tlu.tlumt[0].tlu.mhpmc6_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  143 cells in clk=$abc$178809$abc$165123$tlu.tlumt[0].tlu.mhpmc4h_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  9 cells in clk=\clk, en=$abc$230400$abc$153280$flatten\decode.$verific$n227$5005, arst=!\rst_l, srst={ }
  102 cells in clk=$abc$173147$abc$163176$tlu.tlumt[0].tlu.int_timers.internal_timers.mitb1_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  189 cells in clk=$abc$170126$abc$167552$tlu.tlumt[0].tlu.mtdata2_t1_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  104 cells in clk=$abc$176755$abc$160285$tlu.tlumt[0].tlu.dicad0h_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  174 cells in clk=$abc$179183$abc$168660$tlu.tlumt[0].tlu.mtvec_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  104 cells in clk=$abc$177971$abc$166390$tlu.tlumt[0].tlu.minstreth_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  318 cells in clk=$abc$218344$abc$151101$ib[0].instbuff.ib2ff.genblock.dff_left.genblock.dff_left.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  102 cells in clk=$abc$173028$abc$163309$tlu.tlumt[0].tlu.int_timers.internal_timers.mitb0_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  275 cells in clk=$abc$178948$abc$166699$tlu.tlumt[0].tlu.excinfo_wb_ff.clk, en={ }, arst=!\rst_l, srst={ }
  167 cells in clk=$abc$152724$ib[0].instbuff.ib1ff.genblock.dff_right.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  112 cells in clk=$abc$153229$ib[0].instbuff.ib0ff.genblock.dff_right.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  817 cells in clk=$abc$218668$abc$154060$ib[0].instbuff.bp3indexff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  172 cells in clk=$abc$153102$ib[0].instbuff.ib0ff.genblock.dff_middle.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  140 cells in clk=$abc$179698$abc$165682$tlu.tlumt[0].tlu.mhpmc6h_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  46 cells in clk=$abc$178074$abc$162128$tlu.tlumt[0].tlu.genblk3.fastint_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  260 cells in clk=$abc$174389$abc$164448$tlu.tlumt[0].tlu.mepc_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  275 cells in clk=$abc$179840$abc$161908$decode.e4c_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  271 cells in clk=$abc$152903$ib[0].instbuff.ib0ff.genblock.dff_left.genblock.dff_left.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  1015 cells in clk=$abc$154976$ib[0].instbuff.bp2indexff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  786 cells in clk=$abc$180186$abc$160936$tlu.tlumt[0].tlu.flush_lower_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  70 cells in clk=$abc$181001$abc$164141$tlu.tlumt[0].tlu.mdseac_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  60 cells in clk=$abc$172893$abc$163410$tlu.tlumt[0].tlu.lsu_error_dc4ff.clk, en={ }, arst=!\rst_l, srst={ }
  195 cells in clk=$abc$176560$abc$160514$tlu.tlumt[0].tlu.dpc_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  181 cells in clk=$abc$181104$abc$163677$tlu.tlumt[0].tlu.mcause_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  112 cells in clk=$abc$172226$abc$164034$tlu.tlumt[0].tlu.mcyclel_bff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  75 cells in clk=$abc$181285$abc$167021$tlu.tlumt[0].tlu.mscratch_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  1815 cells in clk=$abc$181392$abc$157798$ib[0].instbuff.bp0indexff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  574 cells in clk=$abc$183468$abc$116783$arf[0].arf.gpr[9].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  531 cells in clk=$abc$184394$abc$117860$arf[0].arf.gpr[8].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  528 cells in clk=$abc$185011$abc$118387$arf[0].arf.gpr[7].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  536 cells in clk=$abc$185540$abc$118914$arf[0].arf.gpr[6].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  528 cells in clk=$abc$186068$abc$119441$arf[0].arf.gpr[5].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  527 cells in clk=$abc$186596$abc$119970$arf[0].arf.gpr[4].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  527 cells in clk=$abc$187183$abc$120499$arf[0].arf.gpr[3].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  533 cells in clk=$abc$187710$abc$121026$arf[0].arf.gpr[31].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  533 cells in clk=$abc$188244$abc$121561$arf[0].arf.gpr[30].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  401 cells in clk=$abc$188778$abc$122095$arf[0].arf.gpr[2].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  533 cells in clk=$abc$189179$abc$122496$arf[0].arf.gpr[29].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  533 cells in clk=$abc$189713$abc$123030$arf[0].arf.gpr[28].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  533 cells in clk=$abc$190249$abc$123566$arf[0].arf.gpr[27].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  534 cells in clk=$abc$190783$abc$124103$arf[0].arf.gpr[26].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  534 cells in clk=$abc$191317$abc$124639$arf[0].arf.gpr[25].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  533 cells in clk=$abc$191850$abc$125172$arf[0].arf.gpr[24].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  533 cells in clk=$abc$192383$abc$125705$arf[0].arf.gpr[23].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  533 cells in clk=$abc$192916$abc$126238$arf[0].arf.gpr[22].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  533 cells in clk=$abc$193449$abc$126771$arf[0].arf.gpr[21].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  533 cells in clk=$abc$193982$abc$127304$arf[0].arf.gpr[20].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  527 cells in clk=$abc$194515$abc$127837$arf[0].arf.gpr[1].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  533 cells in clk=$abc$195042$abc$128367$arf[0].arf.gpr[19].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  533 cells in clk=$abc$195575$abc$128900$arf[0].arf.gpr[18].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  733 cells in clk=$abc$196108$abc$129433$arf[0].arf.gpr[17].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  540 cells in clk=$abc$196641$abc$129966$arf[0].arf.gpr[16].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  527 cells in clk=$abc$197181$abc$130505$arf[0].arf.gpr[15].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  527 cells in clk=$abc$197707$abc$131031$arf[0].arf.gpr[14].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  527 cells in clk=$abc$198233$abc$131557$arf[0].arf.gpr[13].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  681 cells in clk=$abc$198759$abc$132083$arf[0].arf.gpr[12].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  705 cells in clk=$abc$199285$abc$132609$arf[0].arf.gpr[11].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  177 cells in clk=$abc$151757$ib[0].instbuff.ib2ff.genblock.dff_right.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  737 cells in clk=$abc$199811$abc$133135$arf[0].arf.gpr[10].gprff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  3 cells in clk=$abc$220083$abc$169769$abc$134012$tlu.tlumt[0].tlu.mtdata1_t1_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  56 cells in clk=$abc$200599$abc$133928$decode.divff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  4 cells in clk=$abc$220028$abc$169714$abc$134019$tlu.tlumt[0].tlu.mtdata1_t0_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  142 cells in clk=$abc$200691$abc$134026$decode.wbff.genblock.dff_leftmost.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  91 cells in clk=$abc$200850$abc$134190$decode.trap_e4ff.genblock.dff_left.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  64 cells in clk=$abc$200979$abc$134335$decode.trap_e3ff.genblock.dff_left.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  69 cells in clk=$abc$201068$abc$134417$decode.trap_e2ff.genblock.dff_left.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  746 cells in clk=$abc$201168$abc$134513$decode.trap_e1ff.genblock.dff_left.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  414 cells in clk=$abc$201920$abc$135286$decode.misc1ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  68 cells in clk=$abc$202312$abc$135795$decode.illegal[0].illegal_any_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  66 cells in clk=$abc$202412$abc$135927$decode.i1wbresultff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  66 cells in clk=$abc$202510$abc$136057$decode.i1wbinstff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  66 cells in clk=$abc$202702$abc$136249$decode.i1wb1instff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  342 cells in clk=$abc$202894$abc$136441$decode.i1e4resultff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  142 cells in clk=$abc$203216$abc$136799$decode.i1e4pcff.genblock.dff.genblock.dff_left.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  73 cells in clk=$abc$203384$abc$136963$decode.i1e4pcff.genblock.dff.genblock.dff_extra.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  35 cells in clk=$abc$203478$abc$137057$decode.i1e4instff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  67 cells in clk=$abc$203675$abc$137254$decode.i1e3pcff.genblock.dff.genblock.dff_left.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  14 cells in clk=$abc$203776$abc$137351$decode.i1e3pcff.genblock.dff.genblock.dff_extra.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  35 cells in clk=$abc$203814$abc$137389$decode.i1e3instff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  447 cells in clk=$abc$203913$abc$137488$decode.i1e2resultff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  66 cells in clk=$abc$203577$abc$137156$decode.i1e3resultff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  235 cells in clk=$abc$204434$abc$138026$decode.i1e2pcff.genblock.dff.genblock.dff_left.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  26 cells in clk=$abc$204684$abc$138247$decode.i1e2pcff.genblock.dff.genblock.dff_extra.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  35 cells in clk=$abc$204734$abc$138297$decode.i1e2instff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  313 cells in clk=$abc$179379$abc$162220$tlu.tlumt[0].tlu.halt_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  35 cells in clk=$abc$204833$abc$138396$decode.i1e1instff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  35 cells in clk=$abc$204932$abc$138495$decode.i0wbresultff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  66 cells in clk=$abc$205031$abc$138626$decode.i0wbinstff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  66 cells in clk=$abc$205223$abc$138818$decode.i0wb1instff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  359 cells in clk=$abc$205415$abc$139010$decode.i0e4resultff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  107 cells in clk=$abc$205770$abc$139365$decode.i0e4pcff.genblock.dff.genblock.dff_left.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  50 cells in clk=$abc$205915$abc$139510$decode.i0e4pcff.genblock.dff.genblock.dff_extra.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  35 cells in clk=$abc$205991$abc$139586$decode.i0e4instff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  99 cells in clk=$abc$206090$abc$139685$decode.i0e3resultff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  71 cells in clk=$abc$206253$abc$139848$decode.i0e3pcff.genblock.dff.genblock.dff_left.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  14 cells in clk=$abc$206368$abc$139945$decode.i0e3pcff.genblock.dff.genblock.dff_extra.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  35 cells in clk=$abc$206406$abc$139983$decode.i0e3instff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  59 cells in clk=$abc$207161$abc$140765$decode.i0e2pcff.genblock.dff.genblock.dff_left.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  14 cells in clk=$abc$207263$abc$140862$decode.i0e2pcff.genblock.dff.genblock.dff_extra.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  575 cells in clk=$abc$206505$abc$140082$decode.i0e2resultff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  35 cells in clk=$abc$207301$abc$140900$decode.i0e2instff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  50 cells in clk=$abc$207400$abc$140999$decode.i0e1instff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  1774 cells in clk=$abc$207499$abc$141098$decode.i0_csr_data_e1ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  332 cells in clk=$abc$209306$abc$142904$decode.genblk8[0].write_csr_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  125 cells in clk=$abc$209615$abc$143231$decode.genblk3[0].bundle2_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  107 cells in clk=$abc$209754$abc$143360$decode.genblk3[0].bundle1_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  112 cells in clk=$abc$209880$abc$143560$decode.genblk30[0].e2brpcff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  34 cells in clk=$abc$169638$tlu.tlumt[0].tlu.traceff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  30 cells in clk=$abc$217117$abc$143817$tlu.tlumt[0].tlu.dcsr_ff.genblock.dff.clk, en=$abc$266159$abc$210107$abc$143817$auto$opt_dff.cc:219:make_patterns_logic$38871, arst=!\rst_l, srst={ }
  155 cells in clk=$abc$210136$abc$161744$tlu.tlumt[0].tlu.forcehaltctr_ff.genblock.dff_left.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  84 cells in clk=$abc$210277$abc$143850$decode.e4ff.genblock.dff_leftmost.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  500 cells in clk=$abc$210402$abc$143974$decode.e3ff.genblock.dff_left.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  67 cells in clk=$abc$210914$abc$144478$decode.e3ff.genblock.dff_leftmost.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  1431 cells in clk=$abc$211017$abc$144577$decode.e3ff.genblock.dff_right.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  236 cells in clk=$abc$212472$abc$145967$decode.e2ff.genblock.dff_left.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  66 cells in clk=$abc$212736$abc$146227$decode.e2ff.genblock.dff_leftmost.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  260 cells in clk=$abc$212836$abc$146329$decode.e2ff.genblock.dff_right.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  350 cells in clk=$abc$213124$abc$146627$decode.wbc_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  203 cells in clk=$abc$213509$abc$147051$decode.e2c_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  240 cells in clk=$abc$213825$abc$147343$decode.e1ff.genblock.dff_left.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  93 cells in clk=$abc$214007$abc$147485$decode.e1ff.genblock.dff_leftmost.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  855 cells in clk=$abc$214107$decode.e1c_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  290 cells in clk=$abc$215090$abc$147655$decode.e1ff.genblock.dff_right.genblock.dff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  68 cells in clk=$abc$215342$abc$147845$tlu.tlumt[0].tlu.mpvhalt_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  132 cells in clk=$abc$215414$abc$147925$decode.cam[0].cam.cam_array[0].cam_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  130 cells in clk=$abc$215565$abc$148103$decode.cam[0].cam.cam_array[1].cam_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  123 cells in clk=$abc$215715$abc$148267$decode.cam[0].cam.cam_array[2].cam_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  124 cells in clk=$abc$215860$abc$148438$decode.cam[0].cam.cam_array[3].cam_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  124 cells in clk=$abc$216000$abc$148605$decode.cam[0].cam.cam_array[4].cam_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  124 cells in clk=$abc$216140$abc$148772$decode.cam[0].cam.cam_array[5].cam_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  129 cells in clk=$abc$216280$abc$148939$decode.cam[0].cam.cam_array[6].cam_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  111 cells in clk=$abc$216420$abc$149106$decode.cam[0].cam.cam_array[7].cam_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  190 cells in clk=$abc$216547$abc$149255$decode.e3c_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  877 cells in clk=\clk, en={ }, arst=!\rst_l, srst={ }
  69 cells in clk=$abc$210024$abc$143725$decode.genblk30[0].e1brpcff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  17 cells in clk=$abc$143817$tlu.tlumt[0].tlu.dcsr_ff.genblock.dff.clk, en=$abc$217117$abc$149976$tlu.tlumt[0].tlu.enter_debug_halt_req_le, arst=!\rst_l, srst={ }
  172 cells in clk=$abc$170655$abc$149699$tlu.miccmect_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  159 cells in clk=$abc$171708$abc$149838$tlu.micect_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  8 cells in clk=$abc$217117$abc$143817$tlu.tlumt[0].tlu.dcsr_ff.genblock.dff.clk, en=!$abc$217117$abc$149976$tlu.tlumt[0].tlu.enter_debug_halt_req_le, arst=!\rst_l, srst={ }
  1470 cells in clk=$abc$156094$ib[0].instbuff.bp1indexff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  86 cells in clk=$abc$150008$ib[0].instbuff.ibsaveff.genblock.dff_left.genblock.dff_left.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  81 cells in clk=$abc$150211$ib[0].instbuff.ibsaveff.genblock.dff_middle.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  29 cells in clk=$abc$150399$ib[0].instbuff.ibsaveff.genblock.dff_right.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  278 cells in clk=\ib[0].instbuff.bpsaveindexff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  161 cells in clk=$abc$220878$abc$171028$abc$149561$tlu.mdccmect_ff.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }

3.145.2. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$220001$abc$169686$abc$158989$tlu.tlumt[0].tlu.int_timers.internal_timers.mitctl0_ff.dffs.clk, enabled by $abc$220001$abc$169686$abc$167125$tlu.tlumt[0].tlu.wr_meicurpl_wb, asynchronously reset by !\rst_l
Extracted 21 gates and 42 wires to a netlist network with 21 inputs and 15 outputs.

3.145.2.1. Executing ABC.

3.145.3. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$220028$abc$169714$abc$134019$tlu.tlumt[0].tlu.mtdata1_t0_ff.genblock.dff.clk, enabled by $abc$220028$abc$169714$abc$167158$tlu.tlumt[0].tlu.wr_mtdata1_t0_wb, asynchronously reset by !\rst_l
Extracted 45 gates and 73 wires to a netlist network with 28 inputs and 30 outputs.

3.145.3.1. Executing ABC.

3.145.4. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$220083$abc$169769$abc$134012$tlu.tlumt[0].tlu.mtdata1_t1_ff.genblock.dff.clk, enabled by $abc$220083$abc$169769$abc$167215$tlu.tlumt[0].tlu.wr_mtdata1_t1_wb, asynchronously reset by !\rst_l
Extracted 62 gates and 102 wires to a netlist network with 40 inputs and 32 outputs.

3.145.4.1. Executing ABC.

3.145.5. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$220158$abc$169826$abc$159027$tlu.tlumt[0].tlu.mtdata1_t2_ff.genblock.dff.clk, enabled by $abc$220158$abc$169826$abc$167266$tlu.tlumt[0].tlu.wr_mtdata1_t2_wb, asynchronously reset by !\rst_l
Extracted 48 gates and 78 wires to a netlist network with 30 inputs and 31 outputs.

3.145.5.1. Executing ABC.

3.145.6. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$220219$abc$169885$abc$167317$tlu.tlumt[0].tlu.mtdata2_t0_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 196 gates and 328 wires to a netlist network with 132 inputs and 170 outputs.

3.145.6.1. Executing ABC.

3.145.7. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$220700$abc$170655$abc$149699$tlu.miccmect_ff.genblock.dff.clk, enabled by $abc$220700$abc$170655$tlu.wr_miccmect_wb, asynchronously reset by !\rst_l
Extracted 39 gates and 56 wires to a netlist network with 17 inputs and 27 outputs.

3.145.7.1. Executing ABC.

3.145.8. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$220802$abc$170841$tlu.mcgc_ff.genblock.dff.clk, enabled by $abc$220802$abc$170841$tlu.mcgc_ff.genblock.clkhdr.clkhdr.EN, asynchronously reset by !\rst_l
Extracted 62 gates and 116 wires to a netlist network with 54 inputs and 54 outputs.

3.145.8.1. Executing ABC.

3.145.9. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$220878$abc$171028$abc$149561$tlu.mdccmect_ff.genblock.dff.clk, enabled by $abc$220878$abc$171028$tlu.wr_mdccmect_wb, asynchronously reset by !\rst_l
Extracted 46 gates and 64 wires to a netlist network with 18 inputs and 34 outputs.

3.145.9.1. Executing ABC.

3.145.10. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$218228$abc$150986$ib[0].instbuff.ib3ff.genblock.dff_right.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 87 gates and 131 wires to a netlist network with 44 inputs and 34 outputs.

3.145.10.1. Executing ABC.

3.145.11. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$220927$abc$171099$tlu.wr_mfdht_wb, asynchronously reset by !\rst_l
Extracted 122 gates and 214 wires to a netlist network with 92 inputs and 34 outputs.

3.145.11.1. Executing ABC.

3.145.12. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$221058$abc$151936$ib[0].instbuff.ib1ff.genblock.dff_left.genblock.dff_left.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 426 gates and 579 wires to a netlist network with 153 inputs and 184 outputs.

3.145.12.1. Executing ABC.

3.145.13. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$273010$abc$220158$abc$169826$abc$159027$tlu.tlumt[0].tlu.mtdata1_t2_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 3 gates and 7 wires to a netlist network with 4 inputs and 2 outputs.

3.145.13.1. Executing ABC.

3.145.14. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$226766$abc$170601$abc$159020$tlu.tlumt[0].tlu.mtdata1_t3_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 3 gates and 7 wires to a netlist network with 4 inputs and 2 outputs.

3.145.14.1. Executing ABC.

3.145.15. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$171708$abc$149838$tlu.micect_ff.genblock.dff.clk, enabled by $abc$221965$abc$171708$abc$160063$tlu.wr_micect_wb, asynchronously reset by !\rst_l
Extracted 53 gates and 68 wires to a netlist network with 15 inputs and 34 outputs.

3.145.15.1. Executing ABC.

3.145.16. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$272854$abc$220001$abc$169686$abc$158989$tlu.tlumt[0].tlu.int_timers.internal_timers.mitctl0_ff.dffs.clk, enabled by $abc$222140$abc$172004$abc$162567$tlu.tlumt[0].tlu.int_timers.internal_timers.mitctl0_ff.en, asynchronously reset by !\rst_l
Extracted 22 gates and 40 wires to a netlist network with 18 inputs and 12 outputs.

3.145.16.1. Executing ABC.

3.145.17. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$272854$abc$220001$abc$169686$abc$158989$tlu.tlumt[0].tlu.int_timers.internal_timers.mitctl0_ff.dffs.clk, enabled by $abc$222165$abc$172028$abc$163861$tlu.tlumt[0].tlu.int_timers.internal_timers.mitctl1_ff.en, asynchronously reset by !\rst_l
Extracted 22 gates and 39 wires to a netlist network with 17 inputs and 10 outputs.

3.145.17.1. Executing ABC.

3.145.18. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$222191$abc$172056$abc$163990$tlu.tlumt[0].tlu.mcyclel_aff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 43 gates and 56 wires to a netlist network with 13 inputs and 13 outputs.

3.145.18.1. Executing ABC.

3.145.19. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$222344$abc$172333$abc$164282$tlu.tlumt[0].tlu.meihap_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 18 gates and 30 wires to a netlist network with 12 inputs and 18 outputs.

3.145.19.1. Executing ABC.

3.145.20. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$222020$abc$171764$abc$160805$tlu.tlumt[0].tlu.exthaltff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 122 gates and 169 wires to a netlist network with 47 inputs and 31 outputs.

3.145.20.1. Executing ABC.

3.145.21. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$222379$abc$172487$abc$162831$tlu.tlumt[0].tlu.int_timers.internal_timers.mitcnt1_ffa.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 80 gates and 99 wires to a netlist network with 19 inputs and 23 outputs.

3.145.21.1. Executing ABC.

3.145.22. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$222459$abc$172566$abc$162181$tlu.tlumt[0].tlu.genblk4.dicad1_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 32 gates and 60 wires to a netlist network with 28 inputs and 20 outputs.

3.145.22.1. Executing ABC.

3.145.23. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$222500$abc$172606$abc$163094$tlu.tlumt[0].tlu.int_timers.internal_timers.mitcnt0_ffa.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 77 gates and 94 wires to a netlist network with 17 inputs and 22 outputs.

3.145.23.1. Executing ABC.

3.145.24. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$222579$abc$172684$abc$162589$tlu.tlumt[0].tlu.forcehaltctr_ff.genblock.dff_extra.genblock.dff.clk, enabled by $abc$222579$abc$172684$abc$162220$auto$opt_dff.cc:194:make_patterns_logic$38866, asynchronously reset by !\rst_l
Extracted 70 gates and 94 wires to a netlist network with 24 inputs and 29 outputs.

3.145.24.1. Executing ABC.

3.145.25. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$222651$abc$172756$abc$160148$tlu.tlumt[0].tlu.dicad0_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 106 gates and 183 wires to a netlist network with 77 inputs and 71 outputs.

3.145.25.1. Executing ABC.

3.145.26. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$222895$abc$173248$abc$159034$tlu.tlumt[0].tlu.bundle2_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 955 gates and 1132 wires to a netlist network with 177 inputs and 33 outputs.

3.145.26.1. Executing ABC.

3.145.27. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$272854$abc$220001$abc$169686$abc$158989$tlu.tlumt[0].tlu.int_timers.internal_timers.mitctl0_ff.dffs.clk, enabled by $abc$223864$abc$174351$abc$164243$tlu.tlumt[0].tlu.mcountinhibit_ff.en, asynchronously reset by !\rst_l
Extracted 31 gates and 53 wires to a netlist network with 22 inputs and 18 outputs.

3.145.27.1. Executing ABC.

3.145.28. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$224163$abc$171884$abc$160707$tlu.tlumt[0].tlu.exctype_wb_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 88 gates and 121 wires to a netlist network with 33 inputs and 30 outputs.

3.145.28.1. Executing ABC.

3.145.29. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$224259$abc$174793$abc$168853$tlu.tlumt[0].tlu.npwbc_ff.genblock.dff.genblock.dff_extra.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 128 gates and 190 wires to a netlist network with 62 inputs and 63 outputs.

3.145.29.1. Executing ABC.

3.145.30. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$224704$abc$175243$abc$169309$tlu.tlumt[0].tlu.pwbc_ff.genblock.dff.genblock.dff_extra.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 98 gates and 129 wires to a netlist network with 31 inputs and 54 outputs.

3.145.30.1. Executing ABC.

3.145.31. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \free_clk, asynchronously reset by !\rst_l
Extracted 37 gates and 64 wires to a netlist network with 27 inputs and 21 outputs.

3.145.31.1. Executing ABC.

3.145.32. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$224869$abc$175405$abc$169421$tlu.tlumt[0].tlu.pwbc_ff.genblock.dff.genblock.dff_left.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 208 gates and 258 wires to a netlist network with 50 inputs and 88 outputs.

3.145.32.1. Executing ABC.

3.145.33. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$225099$abc$175630$tlu.tlumt[0].tlu.bundle_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 420 gates and 699 wires to a netlist network with 279 inputs and 111 outputs.

3.145.33.1. Executing ABC.

3.145.34. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$272854$abc$220001$abc$169686$abc$158989$tlu.tlumt[0].tlu.int_timers.internal_timers.mitctl0_ff.dffs.clk, asynchronously reset by !\rst_l
Extracted 42 gates and 62 wires to a netlist network with 20 inputs and 28 outputs.

3.145.34.1. Executing ABC.

3.145.35. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$225724$abc$176255$abc$166493$tlu.tlumt[0].tlu.minstretl_aff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 49 gates and 64 wires to a netlist network with 15 inputs and 13 outputs.

3.145.35.1. Executing ABC.

3.145.36. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$225774$abc$176305$abc$166264$tlu.tlumt[0].tlu.mhpme6_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 45 gates and 66 wires to a netlist network with 21 inputs and 25 outputs.

3.145.36.1. Executing ABC.

3.145.37. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$225820$abc$176359$abc$165826$tlu.tlumt[0].tlu.mhpme3_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 45 gates and 62 wires to a netlist network with 17 inputs and 26 outputs.

3.145.37.1. Executing ABC.

3.145.38. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$225929$abc$176472$abc$166021$tlu.tlumt[0].tlu.mhpme4_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 43 gates and 61 wires to a netlist network with 18 inputs and 24 outputs.

3.145.38.1. Executing ABC.

3.145.39. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$220746$abc$170727$tlu.bp_i0wb_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 28 gates and 48 wires to a netlist network with 20 inputs and 19 outputs.

3.145.39.1. Executing ABC.

3.145.40. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$225975$abc$170784$tlu.bp_i1wb_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 30 gates and 51 wires to a netlist network with 21 inputs and 20 outputs.

3.145.40.1. Executing ABC.

3.145.41. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$226170$abc$176516$abc$166143$tlu.tlumt[0].tlu.mhpme5_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 110 gates and 153 wires to a netlist network with 43 inputs and 24 outputs.

3.145.41.1. Executing ABC.

3.145.42. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$226219$abc$172100$abc$163549$tlu.tlumt[0].tlu.lsu_error_wbff.clk, asynchronously reset by !\rst_l
Extracted 85 gates and 131 wires to a netlist network with 46 inputs and 42 outputs.

3.145.42.1. Executing ABC.

3.145.43. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$226539$ib[0].instbuff.bp0indexff.en, asynchronously reset by !\rst_l
Extracted 33 gates and 58 wires to a netlist network with 25 inputs and 13 outputs.

3.145.43.1. Executing ABC.

3.145.44. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$218049$abc$150766$ib[0].instbuff.ib3ff.genblock.dff_middle.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 220 gates and 323 wires to a netlist network with 103 inputs and 64 outputs.

3.145.44.1. Executing ABC.

3.145.45. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$217788$abc$150499$ib[0].instbuff.ib3ff.genblock.dff_left.genblock.dff_left.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 255 gates and 332 wires to a netlist network with 77 inputs and 52 outputs.

3.145.45.1. Executing ABC.

3.145.46. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$226708$abc$170930$tlu.mfdc_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 48 gates and 83 wires to a netlist network with 35 inputs and 30 outputs.

3.145.46.1. Executing ABC.

3.145.47. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$226766$abc$170601$abc$159020$tlu.tlumt[0].tlu.mtdata1_t3_ff.genblock.dff.clk, enabled by $abc$226766$abc$170601$abc$168247$tlu.tlumt[0].tlu.wr_mtdata1_t3_wb, asynchronously reset by !\rst_l
Extracted 42 gates and 66 wires to a netlist network with 24 inputs and 28 outputs.

3.145.47.1. Executing ABC.

3.145.48. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$226958$abc$177031$abc$159804$tlu.tlumt[0].tlu.bundle_freeff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 307 gates and 495 wires to a netlist network with 187 inputs and 96 outputs.

3.145.48.1. Executing ABC.

3.145.49. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$227294$abc$172367$abc$164316$tlu.tlumt[0].tlu.meivt_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 87 gates and 135 wires to a netlist network with 48 inputs and 71 outputs.

3.145.49.1. Executing ABC.

3.145.50. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$226821$abc$176894$abc$164986$tlu.tlumt[0].tlu.mhpmc4_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 106 gates and 182 wires to a netlist network with 76 inputs and 67 outputs.

3.145.50.1. Executing ABC.

3.145.51. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$227414$abc$177388$abc$162652$tlu.tlumt[0].tlu.int_timers.internal_timers.mitcnt1_ffb.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 160 gates and 222 wires to a netlist network with 62 inputs and 75 outputs.

3.145.51.1. Executing ABC.

3.145.52. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$221887$abc$171630$abc$160423$tlu.tlumt[0].tlu.dicawics_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 56 gates and 99 wires to a netlist network with 43 inputs and 37 outputs.

3.145.52.1. Executing ABC.

3.145.53. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$227596$abc$174216$abc$164708$tlu.tlumt[0].tlu.mhpmc3_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 103 gates and 177 wires to a netlist network with 74 inputs and 67 outputs.

3.145.53.1. Executing ABC.

3.145.54. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$227731$abc$177570$abc$162915$tlu.tlumt[0].tlu.int_timers.internal_timers.mitcnt0_ffb.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 160 gates and 221 wires to a netlist network with 61 inputs and 77 outputs.

3.145.54.1. Executing ABC.

3.145.55. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$225533$abc$176068$tlu.mrac_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 92 gates and 135 wires to a netlist network with 43 inputs and 70 outputs.

3.145.55.1. Executing ABC.

3.145.56. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$227912$abc$177753$abc$166543$tlu.tlumt[0].tlu.minstretl_bff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 92 gates and 159 wires to a netlist network with 67 inputs and 56 outputs.

3.145.56.1. Executing ABC.

3.145.57. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$221510$abc$171256$abc$168300$tlu.tlumt[0].tlu.mtval_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 336 gates and 516 wires to a netlist network with 180 inputs and 66 outputs.

3.145.57.1. Executing ABC.

3.145.58. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$228026$abc$177869$abc$163891$tlu.tlumt[0].tlu.mcycleh_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 72 gates and 142 wires to a netlist network with 70 inputs and 34 outputs.

3.145.58.1. Executing ABC.

3.145.59. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$228128$abc$170362$abc$167784$tlu.tlumt[0].tlu.mtdata2_t2_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 183 gates and 302 wires to a netlist network with 119 inputs and 164 outputs.

3.145.59.1. Executing ABC.

3.145.60. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$272854$abc$220001$abc$169686$abc$158989$tlu.tlumt[0].tlu.int_timers.internal_timers.mitctl0_ff.dffs.clk, enabled by $abc$228371$abc$178122$abc$158989$tlu.tlumt[0].tlu.wr_mtsel_wb, asynchronously reset by !\rst_l
Extracted 24 gates and 46 wires to a netlist network with 22 inputs and 15 outputs.

3.145.60.1. Executing ABC.

3.145.61. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$228396$abc$152349$ib[0].instbuff.ib1ff.genblock.dff_middle.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 343 gates and 507 wires to a netlist network with 164 inputs and 126 outputs.

3.145.61.1. Executing ABC.

3.145.62. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$228771$abc$219481$abc$151413$ib[0].instbuff.ib2ff.genblock.dff_middle.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 282 gates and 416 wires to a netlist network with 134 inputs and 95 outputs.

3.145.62.1. Executing ABC.

3.145.63. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$224400$abc$174934$abc$169006$tlu.tlumt[0].tlu.npwbc_ff.genblock.dff.genblock.dff_left.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 288 gates and 380 wires to a netlist network with 92 inputs and 90 outputs.

3.145.63.1. Executing ABC.

3.145.64. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$229178$abc$178147$abc$168016$tlu.tlumt[0].tlu.mtdata2_t3_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 172 gates and 280 wires to a netlist network with 108 inputs and 162 outputs.

3.145.64.1. Executing ABC.

3.145.65. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$229410$abc$178384$abc$165262$tlu.tlumt[0].tlu.mhpmc5_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 107 gates and 185 wires to a netlist network with 78 inputs and 68 outputs.

3.145.65.1. Executing ABC.

3.145.66. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$229549$abc$174649$abc$164843$tlu.tlumt[0].tlu.mhpmc3h_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 112 gates and 191 wires to a netlist network with 79 inputs and 67 outputs.

3.145.66.1. Executing ABC.

3.145.67. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$229694$abc$178523$abc$165401$tlu.tlumt[0].tlu.mhpmc5h_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 112 gates and 191 wires to a netlist network with 79 inputs and 68 outputs.

3.145.67.1. Executing ABC.

3.145.68. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$229836$abc$178666$abc$165542$tlu.tlumt[0].tlu.mhpmc6_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 110 gates and 190 wires to a netlist network with 80 inputs and 68 outputs.

3.145.68.1. Executing ABC.

3.145.69. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$229980$abc$178809$abc$165123$tlu.tlumt[0].tlu.mhpmc4h_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 111 gates and 188 wires to a netlist network with 77 inputs and 67 outputs.

3.145.69.1. Executing ABC.

3.145.70. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$230400$abc$153280$flatten\decode.$verific$n227$5005, asynchronously reset by !\rst_l
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 6 outputs.

3.145.70.1. Executing ABC.

3.145.71. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$230417$abc$173147$abc$163176$tlu.tlumt[0].tlu.int_timers.internal_timers.mitb1_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 101 gates and 139 wires to a netlist network with 38 inputs and 35 outputs.

3.145.71.1. Executing ABC.

3.145.72. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$220461$abc$170126$abc$167552$tlu.tlumt[0].tlu.mtdata2_t1_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 188 gates and 312 wires to a netlist network with 124 inputs and 168 outputs.

3.145.72.1. Executing ABC.

3.145.73. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$226573$abc$176755$abc$160285$tlu.tlumt[0].tlu.dicad0h_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 103 gates and 177 wires to a netlist network with 74 inputs and 68 outputs.

3.145.73.1. Executing ABC.

3.145.74. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$231331$abc$179183$abc$168660$tlu.tlumt[0].tlu.mtvec_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 143 gates and 223 wires to a netlist network with 80 inputs and 129 outputs.

3.145.74.1. Executing ABC.

3.145.75. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$231527$abc$177971$abc$166390$tlu.tlumt[0].tlu.minstreth_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 73 gates and 144 wires to a netlist network with 71 inputs and 35 outputs.

3.145.75.1. Executing ABC.

3.145.76. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$231630$abc$218344$abc$151101$ib[0].instbuff.ib2ff.genblock.dff_left.genblock.dff_left.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 317 gates and 414 wires to a netlist network with 97 inputs and 75 outputs.

3.145.76.1. Executing ABC.

3.145.77. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$222791$abc$173028$abc$163309$tlu.tlumt[0].tlu.int_timers.internal_timers.mitb0_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 101 gates and 139 wires to a netlist network with 38 inputs and 35 outputs.

3.145.77.1. Executing ABC.

3.145.78. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$230124$abc$178948$abc$166699$tlu.tlumt[0].tlu.excinfo_wb_ff.clk, asynchronously reset by !\rst_l
Extracted 272 gates and 431 wires to a netlist network with 159 inputs and 125 outputs.

3.145.78.1. Executing ABC.

3.145.79. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$232264$abc$152724$ib[0].instbuff.ib1ff.genblock.dff_right.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 166 gates and 259 wires to a netlist network with 93 inputs and 54 outputs.

3.145.79.1. Executing ABC.

3.145.80. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$232448$abc$153229$ib[0].instbuff.ib0ff.genblock.dff_right.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 111 gates and 186 wires to a netlist network with 75 inputs and 38 outputs.

3.145.80.1. Executing ABC.

3.145.81. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$230519$abc$218668$abc$154060$ib[0].instbuff.bp3indexff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 816 gates and 1129 wires to a netlist network with 313 inputs and 209 outputs.

3.145.81.1. Executing ABC.

3.145.82. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$232572$abc$153102$ib[0].instbuff.ib0ff.genblock.dff_middle.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 171 gates and 266 wires to a netlist network with 95 inputs and 64 outputs.

3.145.82.1. Executing ABC.

3.145.83. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$232765$abc$179698$abc$165682$tlu.tlumt[0].tlu.mhpmc6h_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 108 gates and 183 wires to a netlist network with 75 inputs and 66 outputs.

3.145.83.1. Executing ABC.

3.145.84. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$232904$abc$178074$abc$162128$tlu.tlumt[0].tlu.genblk3.fastint_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 45 gates and 62 wires to a netlist network with 17 inputs and 17 outputs.

3.145.84.1. Executing ABC.

3.145.85. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$223902$abc$174389$abc$164448$tlu.tlumt[0].tlu.mepc_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 259 gates and 365 wires to a netlist network with 106 inputs and 67 outputs.

3.145.85.1. Executing ABC.

3.145.86. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$232958$abc$179840$abc$161908$decode.e4c_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 274 gates and 459 wires to a netlist network with 185 inputs and 150 outputs.

3.145.86.1. Executing ABC.

3.145.87. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$234914$abc$152903$ib[0].instbuff.ib0ff.genblock.dff_left.genblock.dff_left.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 270 gates and 361 wires to a netlist network with 91 inputs and 127 outputs.

3.145.87.1. Executing ABC.

3.145.88. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$235230$abc$154976$ib[0].instbuff.bp2indexff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 1014 gates and 1426 wires to a netlist network with 412 inputs and 307 outputs.

3.145.88.1. Executing ABC.

3.145.89. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$236245$abc$180186$abc$160936$tlu.tlumt[0].tlu.flush_lower_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 785 gates and 1251 wires to a netlist network with 466 inputs and 64 outputs.

3.145.89.1. Executing ABC.

3.145.90. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$237063$abc$181001$abc$164141$tlu.tlumt[0].tlu.mdseac_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 69 gates and 108 wires to a netlist network with 39 inputs and 35 outputs.

3.145.90.1. Executing ABC.

3.145.91. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$226033$abc$172893$abc$163410$tlu.tlumt[0].tlu.lsu_error_dc4ff.clk, asynchronously reset by !\rst_l
Extracted 59 gates and 112 wires to a netlist network with 53 inputs and 49 outputs.

3.145.91.1. Executing ABC.

3.145.92. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$226344$abc$176560$abc$160514$tlu.tlumt[0].tlu.dpc_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 194 gates and 299 wires to a netlist network with 105 inputs and 66 outputs.

3.145.92.1. Executing ABC.

3.145.93. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$237165$abc$181104$abc$163677$tlu.tlumt[0].tlu.mcause_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 180 gates and 228 wires to a netlist network with 48 inputs and 34 outputs.

3.145.93.1. Executing ABC.

3.145.94. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$222236$abc$172226$abc$164034$tlu.tlumt[0].tlu.mcyclel_bff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 86 gates and 145 wires to a netlist network with 59 inputs and 55 outputs.

3.145.94.1. Executing ABC.

3.145.95. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$237346$abc$181285$abc$167021$tlu.tlumt[0].tlu.mscratch_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 74 gates and 120 wires to a netlist network with 46 inputs and 34 outputs.

3.145.95.1. Executing ABC.

3.145.96. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$237450$abc$181392$abc$157798$ib[0].instbuff.bp0indexff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 1814 gates and 2542 wires to a netlist network with 728 inputs and 896 outputs.

3.145.96.1. Executing ABC.

3.145.97. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$239541$abc$183468$abc$116783$arf[0].arf.gpr[9].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 573 gates and 886 wires to a netlist network with 313 inputs and 146 outputs.

3.145.97.1. Executing ABC.

3.145.98. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$240347$abc$184394$abc$117860$arf[0].arf.gpr[8].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 530 gates and 810 wires to a netlist network with 280 inputs and 133 outputs.

3.145.98.1. Executing ABC.

3.145.99. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$240879$abc$185011$abc$118387$arf[0].arf.gpr[7].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 527 gates and 804 wires to a netlist network with 277 inputs and 132 outputs.

3.145.99.1. Executing ABC.

3.145.100. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$241407$abc$185540$abc$118914$arf[0].arf.gpr[6].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 535 gates and 820 wires to a netlist network with 285 inputs and 136 outputs.

3.145.100.1. Executing ABC.

3.145.101. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$241935$abc$186068$abc$119441$arf[0].arf.gpr[5].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 527 gates and 804 wires to a netlist network with 277 inputs and 132 outputs.

3.145.101.1. Executing ABC.

3.145.102. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$242463$abc$186596$abc$119970$arf[0].arf.gpr[4].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 526 gates and 802 wires to a netlist network with 276 inputs and 131 outputs.

3.145.102.1. Executing ABC.

3.145.103. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$242998$abc$187183$abc$120499$arf[0].arf.gpr[3].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 526 gates and 802 wires to a netlist network with 276 inputs and 131 outputs.

3.145.103.1. Executing ABC.

3.145.104. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$243525$abc$187710$abc$121026$arf[0].arf.gpr[31].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 532 gates and 814 wires to a netlist network with 282 inputs and 130 outputs.

3.145.104.1. Executing ABC.

3.145.105. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$244058$abc$188244$abc$121561$arf[0].arf.gpr[30].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 532 gates and 814 wires to a netlist network with 282 inputs and 130 outputs.

3.145.105.1. Executing ABC.

3.145.106. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$244591$abc$188778$abc$122095$arf[0].arf.gpr[2].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 400 gates and 548 wires to a netlist network with 148 inputs and 133 outputs.

3.145.106.1. Executing ABC.

3.145.107. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$244992$abc$189179$abc$122496$arf[0].arf.gpr[29].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 532 gates and 814 wires to a netlist network with 282 inputs and 130 outputs.

3.145.107.1. Executing ABC.

3.145.108. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$245525$abc$189713$abc$123030$arf[0].arf.gpr[28].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 532 gates and 814 wires to a netlist network with 282 inputs and 130 outputs.

3.145.108.1. Executing ABC.

3.145.109. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$246058$abc$190249$abc$123566$arf[0].arf.gpr[27].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 532 gates and 814 wires to a netlist network with 282 inputs and 130 outputs.

3.145.109.1. Executing ABC.

3.145.110. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$246591$abc$190783$abc$124103$arf[0].arf.gpr[26].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 533 gates and 816 wires to a netlist network with 283 inputs and 131 outputs.

3.145.110.1. Executing ABC.

3.145.111. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$247125$abc$191317$abc$124639$arf[0].arf.gpr[25].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 533 gates and 815 wires to a netlist network with 282 inputs and 131 outputs.

3.145.111.1. Executing ABC.

3.145.112. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$247658$abc$191850$abc$125172$arf[0].arf.gpr[24].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 532 gates and 814 wires to a netlist network with 282 inputs and 130 outputs.

3.145.112.1. Executing ABC.

3.145.113. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$248191$abc$192383$abc$125705$arf[0].arf.gpr[23].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 532 gates and 814 wires to a netlist network with 282 inputs and 130 outputs.

3.145.113.1. Executing ABC.

3.145.114. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$248724$abc$192916$abc$126238$arf[0].arf.gpr[22].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 532 gates and 814 wires to a netlist network with 282 inputs and 130 outputs.

3.145.114.1. Executing ABC.

3.145.115. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$249257$abc$193449$abc$126771$arf[0].arf.gpr[21].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 532 gates and 814 wires to a netlist network with 282 inputs and 130 outputs.

3.145.115.1. Executing ABC.

3.145.116. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$249790$abc$193982$abc$127304$arf[0].arf.gpr[20].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 532 gates and 814 wires to a netlist network with 282 inputs and 130 outputs.

3.145.116.1. Executing ABC.

3.145.117. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$250323$abc$194515$abc$127837$arf[0].arf.gpr[1].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 526 gates and 802 wires to a netlist network with 276 inputs and 131 outputs.

3.145.117.1. Executing ABC.

3.145.118. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$250850$abc$195042$abc$128367$arf[0].arf.gpr[19].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 532 gates and 814 wires to a netlist network with 282 inputs and 130 outputs.

3.145.118.1. Executing ABC.

3.145.119. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$251383$abc$195575$abc$128900$arf[0].arf.gpr[18].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 532 gates and 814 wires to a netlist network with 282 inputs and 130 outputs.

3.145.119.1. Executing ABC.

3.145.120. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$251916$abc$196108$abc$129433$arf[0].arf.gpr[17].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 732 gates and 1118 wires to a netlist network with 386 inputs and 230 outputs.

3.145.120.1. Executing ABC.

3.145.121. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252681$abc$196641$abc$129966$arf[0].arf.gpr[16].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 539 gates and 828 wires to a netlist network with 289 inputs and 133 outputs.

3.145.121.1. Executing ABC.

3.145.122. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$253222$abc$197181$abc$130505$arf[0].arf.gpr[15].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 526 gates and 802 wires to a netlist network with 276 inputs and 131 outputs.

3.145.122.1. Executing ABC.

3.145.123. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$253750$abc$197707$abc$131031$arf[0].arf.gpr[14].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 526 gates and 802 wires to a netlist network with 276 inputs and 131 outputs.

3.145.123.1. Executing ABC.

3.145.124. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$254277$abc$198233$abc$131557$arf[0].arf.gpr[13].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 526 gates and 802 wires to a netlist network with 276 inputs and 131 outputs.

3.145.124.1. Executing ABC.

3.145.125. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$254804$abc$198759$abc$132083$arf[0].arf.gpr[12].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 680 gates and 1026 wires to a netlist network with 346 inputs and 193 outputs.

3.145.125.1. Executing ABC.

3.145.126. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$255331$abc$199285$abc$132609$arf[0].arf.gpr[11].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 704 gates and 1078 wires to a netlist network with 374 inputs and 221 outputs.

3.145.126.1. Executing ABC.

3.145.127. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$219837$abc$151757$ib[0].instbuff.ib2ff.genblock.dff_right.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 176 gates and 253 wires to a netlist network with 77 inputs and 51 outputs.

3.145.127.1. Executing ABC.

3.145.128. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$255940$abc$199811$abc$133135$arf[0].arf.gpr[10].gprff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 736 gates and 1126 wires to a netlist network with 390 inputs and 236 outputs.

3.145.128.1. Executing ABC.

3.145.129. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$272938$abc$220083$abc$169769$abc$134012$tlu.tlumt[0].tlu.mtdata1_t1_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 3 gates and 7 wires to a netlist network with 4 inputs and 2 outputs.

3.145.129.1. Executing ABC.

3.145.130. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$256665$abc$200599$abc$133928$decode.divff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 55 gates and 72 wires to a netlist network with 17 inputs and 49 outputs.

3.145.130.1. Executing ABC.

3.145.131. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$272883$abc$220028$abc$169714$abc$134019$tlu.tlumt[0].tlu.mtdata1_t0_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 4 gates and 8 wires to a netlist network with 4 inputs and 1 outputs.

3.145.131.1. Executing ABC.

3.145.132. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$256737$abc$200691$abc$134026$decode.wbff.genblock.dff_leftmost.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 141 gates and 233 wires to a netlist network with 92 inputs and 87 outputs.

3.145.132.1. Executing ABC.

3.145.133. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$256897$abc$200850$abc$134190$decode.trap_e4ff.genblock.dff_left.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 90 gates and 130 wires to a netlist network with 40 inputs and 29 outputs.

3.145.133.1. Executing ABC.

3.145.134. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$257011$abc$200979$abc$134335$decode.trap_e3ff.genblock.dff_left.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 63 gates and 83 wires to a netlist network with 20 inputs and 18 outputs.

3.145.134.1. Executing ABC.

3.145.135. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$257099$abc$201068$abc$134417$decode.trap_e2ff.genblock.dff_left.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 68 gates and 90 wires to a netlist network with 22 inputs and 18 outputs.

3.145.135.1. Executing ABC.

3.145.136. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$257192$abc$201168$abc$134513$decode.trap_e1ff.genblock.dff_left.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 745 gates and 1166 wires to a netlist network with 421 inputs and 32 outputs.

3.145.136.1. Executing ABC.

3.145.137. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$257956$abc$201920$abc$135286$decode.misc1ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 413 gates and 716 wires to a netlist network with 303 inputs and 290 outputs.

3.145.137.1. Executing ABC.

3.145.138. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$258348$abc$202312$abc$135795$decode.illegal[0].illegal_any_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 67 gates and 105 wires to a netlist network with 38 inputs and 35 outputs.

3.145.138.1. Executing ABC.

3.145.139. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$258448$abc$202412$abc$135927$decode.i1wbresultff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 33 outputs.

3.145.139.1. Executing ABC.

3.145.140. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$258546$abc$202510$abc$136057$decode.i1wbinstff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 65 outputs.

3.145.140.1. Executing ABC.

3.145.141. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$258738$abc$202702$abc$136249$decode.i1wb1instff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 65 outputs.

3.145.141.1. Executing ABC.

3.145.142. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$258930$abc$202894$abc$136441$decode.i1e4resultff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 341 gates and 561 wires to a netlist network with 220 inputs and 161 outputs.

3.145.142.1. Executing ABC.

3.145.143. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$259268$abc$203216$abc$136799$decode.i1e4pcff.genblock.dff.genblock.dff_left.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 141 gates and 166 wires to a netlist network with 25 inputs and 78 outputs.

3.145.143.1. Executing ABC.

3.145.144. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$259448$abc$203384$abc$136963$decode.i1e4pcff.genblock.dff.genblock.dff_extra.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 72 gates and 104 wires to a netlist network with 32 inputs and 59 outputs.

3.145.144.1. Executing ABC.

3.145.145. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$259542$abc$203478$abc$137057$decode.i1e4instff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 34 gates and 70 wires to a netlist network with 36 inputs and 34 outputs.

3.145.145.1. Executing ABC.

3.145.146. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$259739$abc$203675$abc$137254$decode.i1e3pcff.genblock.dff.genblock.dff_left.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 66 gates and 88 wires to a netlist network with 22 inputs and 21 outputs.

3.145.146.1. Executing ABC.

3.145.147. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$259844$abc$203776$abc$137351$decode.i1e3pcff.genblock.dff.genblock.dff_extra.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 13 outputs.

3.145.147.1. Executing ABC.

3.145.148. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$259882$abc$203814$abc$137389$decode.i1e3instff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 34 gates and 70 wires to a netlist network with 36 inputs and 34 outputs.

3.145.148.1. Executing ABC.

3.145.149. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$259981$abc$203913$abc$137488$decode.i1e2resultff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 446 gates and 643 wires to a netlist network with 197 inputs and 299 outputs.

3.145.149.1. Executing ABC.

3.145.150. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$259641$abc$203577$abc$137156$decode.i1e3resultff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 33 outputs.

3.145.150.1. Executing ABC.

3.145.151. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$260495$abc$204434$abc$138026$decode.i1e2pcff.genblock.dff.genblock.dff_left.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 234 gates and 314 wires to a netlist network with 80 inputs and 76 outputs.

3.145.151.1. Executing ABC.

3.145.152. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$260768$abc$204684$abc$138247$decode.i1e2pcff.genblock.dff.genblock.dff_extra.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 25 gates and 52 wires to a netlist network with 27 inputs and 25 outputs.

3.145.152.1. Executing ABC.

3.145.153. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$260818$abc$204734$abc$138297$decode.i1e2instff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 34 gates and 70 wires to a netlist network with 36 inputs and 34 outputs.

3.145.153.1. Executing ABC.

3.145.154. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$231966$abc$179379$abc$162220$tlu.tlumt[0].tlu.halt_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 312 gates and 468 wires to a netlist network with 155 inputs and 119 outputs.

3.145.154.1. Executing ABC.

3.145.155. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$260917$abc$204833$abc$138396$decode.i1e1instff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 34 gates and 70 wires to a netlist network with 36 inputs and 34 outputs.

3.145.155.1. Executing ABC.

3.145.156. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$261016$abc$204932$abc$138495$decode.i0wbresultff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 34 gates and 70 wires to a netlist network with 36 inputs and 34 outputs.

3.145.156.1. Executing ABC.

3.145.157. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$261115$abc$205031$abc$138626$decode.i0wbinstff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 65 outputs.

3.145.157.1. Executing ABC.

3.145.158. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$261307$abc$205223$abc$138818$decode.i0wb1instff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 65 outputs.

3.145.158.1. Executing ABC.

3.145.159. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$261499$abc$205415$abc$139010$decode.i0e4resultff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 358 gates and 596 wires to a netlist network with 238 inputs and 166 outputs.

3.145.159.1. Executing ABC.

3.145.160. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$261846$abc$205770$abc$139365$decode.i0e4pcff.genblock.dff.genblock.dff_left.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 106 gates and 130 wires to a netlist network with 24 inputs and 59 outputs.

3.145.160.1. Executing ABC.

3.145.161. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$261991$abc$205915$abc$139510$decode.i0e4pcff.genblock.dff.genblock.dff_extra.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 49 gates and 75 wires to a netlist network with 26 inputs and 40 outputs.

3.145.161.1. Executing ABC.

3.145.162. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$262066$abc$205991$abc$139586$decode.i0e4instff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 34 gates and 70 wires to a netlist network with 36 inputs and 34 outputs.

3.145.162.1. Executing ABC.

3.145.163. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$262165$abc$206090$abc$139685$decode.i0e3resultff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 98 gates and 168 wires to a netlist network with 70 inputs and 98 outputs.

3.145.163.1. Executing ABC.

3.145.164. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$262328$abc$206253$abc$139848$decode.i0e3pcff.genblock.dff.genblock.dff_left.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 70 gates and 92 wires to a netlist network with 22 inputs and 21 outputs.

3.145.164.1. Executing ABC.

3.145.165. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$262437$abc$206368$abc$139945$decode.i0e3pcff.genblock.dff.genblock.dff_extra.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 13 outputs.

3.145.165.1. Executing ABC.

3.145.166. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$262475$abc$206406$abc$139983$decode.i0e3instff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 34 gates and 70 wires to a netlist network with 36 inputs and 34 outputs.

3.145.166.1. Executing ABC.

3.145.167. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$262574$abc$207161$abc$140765$decode.i0e2pcff.genblock.dff.genblock.dff_left.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 58 gates and 80 wires to a netlist network with 22 inputs and 21 outputs.

3.145.167.1. Executing ABC.

3.145.168. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$262671$abc$207263$abc$140862$decode.i0e2pcff.genblock.dff.genblock.dff_extra.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 13 outputs.

3.145.168.1. Executing ABC.

3.145.169. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$262709$abc$206505$abc$140082$decode.i0e2resultff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 574 gates and 898 wires to a netlist network with 324 inputs and 294 outputs.

3.145.169.1. Executing ABC.

3.145.170. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$263348$abc$207301$abc$140900$decode.i0e2instff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 34 gates and 70 wires to a netlist network with 36 inputs and 34 outputs.

3.145.170.1. Executing ABC.

3.145.171. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$263447$abc$207400$abc$140999$decode.i0e1instff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 49 gates and 90 wires to a netlist network with 41 inputs and 34 outputs.

3.145.171.1. Executing ABC.

3.145.172. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$263546$abc$207499$abc$141098$decode.i0_csr_data_e1ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 1773 gates and 3165 wires to a netlist network with 1392 inputs and 116 outputs.

3.145.172.1. Executing ABC.

3.145.173. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$265330$abc$209306$abc$142904$decode.genblk8[0].write_csr_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 331 gates and 485 wires to a netlist network with 154 inputs and 64 outputs.

3.145.173.1. Executing ABC.

3.145.174. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$265640$abc$209615$abc$143231$decode.genblk3[0].bundle2_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 124 gates and 201 wires to a netlist network with 77 inputs and 18 outputs.

3.145.174.1. Executing ABC.

3.145.175. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$265771$abc$209754$abc$143360$decode.genblk3[0].bundle1_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 106 gates and 165 wires to a netlist network with 59 inputs and 40 outputs.

3.145.175.1. Executing ABC.

3.145.176. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$265902$abc$209880$abc$143560$decode.genblk30[0].e2brpcff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 111 gates and 175 wires to a netlist network with 64 inputs and 52 outputs.

3.145.176.1. Executing ABC.

3.145.177. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$266026$abc$169638$tlu.tlumt[0].tlu.traceff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 33 gates and 50 wires to a netlist network with 17 inputs and 12 outputs.

3.145.177.1. Executing ABC.

3.145.178. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$266159$abc$217117$abc$143817$tlu.tlumt[0].tlu.dcsr_ff.genblock.dff.clk, enabled by $abc$266159$abc$210107$abc$143817$auto$opt_dff.cc:219:make_patterns_logic$38871, asynchronously reset by !\rst_l
Extracted 29 gates and 54 wires to a netlist network with 25 inputs and 20 outputs.

3.145.178.1. Executing ABC.

3.145.179. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$266190$abc$210136$abc$161744$tlu.tlumt[0].tlu.forcehaltctr_ff.genblock.dff_left.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 154 gates and 177 wires to a netlist network with 23 inputs and 61 outputs.

3.145.179.1. Executing ABC.

3.145.180. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$266346$abc$210277$abc$143850$decode.e4ff.genblock.dff_leftmost.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 83 gates and 113 wires to a netlist network with 30 inputs and 36 outputs.

3.145.180.1. Executing ABC.

3.145.181. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$266463$abc$210402$abc$143974$decode.e3ff.genblock.dff_left.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 499 gates and 642 wires to a netlist network with 143 inputs and 68 outputs.

3.145.181.1. Executing ABC.

3.145.182. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$266975$abc$210914$abc$144478$decode.e3ff.genblock.dff_leftmost.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 66 gates and 100 wires to a netlist network with 34 inputs and 28 outputs.

3.145.182.1. Executing ABC.

3.145.183. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$267080$abc$211017$abc$144577$decode.e3ff.genblock.dff_right.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 1430 gates and 1881 wires to a netlist network with 451 inputs and 246 outputs.

3.145.183.1. Executing ABC.

3.145.184. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$268542$abc$212472$abc$145967$decode.e2ff.genblock.dff_left.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 235 gates and 318 wires to a netlist network with 83 inputs and 80 outputs.

3.145.184.1. Executing ABC.

3.145.185. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$268806$abc$212736$abc$146227$decode.e2ff.genblock.dff_leftmost.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 65 gates and 104 wires to a netlist network with 39 inputs and 27 outputs.

3.145.185.1. Executing ABC.

3.145.186. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$268892$abc$212836$abc$146329$decode.e2ff.genblock.dff_right.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 259 gates and 348 wires to a netlist network with 89 inputs and 87 outputs.

3.145.186.1. Executing ABC.

3.145.187. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$269186$abc$213124$abc$146627$decode.wbc_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 349 gates and 515 wires to a netlist network with 166 inputs and 216 outputs.

3.145.187.1. Executing ABC.

3.145.188. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$269555$abc$213509$abc$147051$decode.e2c_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 202 gates and 318 wires to a netlist network with 116 inputs and 94 outputs.

3.145.188.1. Executing ABC.

3.145.189. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$269854$abc$213825$abc$147343$decode.e1ff.genblock.dff_left.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 239 gates and 355 wires to a netlist network with 116 inputs and 55 outputs.

3.145.189.1. Executing ABC.

3.145.190. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270047$abc$214007$abc$147485$decode.e1ff.genblock.dff_leftmost.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 92 gates and 130 wires to a netlist network with 38 inputs and 37 outputs.

3.145.190.1. Executing ABC.

3.145.191. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270168$abc$214107$decode.e1c_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 854 gates and 1273 wires to a netlist network with 419 inputs and 299 outputs.

3.145.191.1. Executing ABC.

3.145.192. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$271071$abc$215090$abc$147655$decode.e1ff.genblock.dff_right.genblock.dff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 289 gates and 425 wires to a netlist network with 136 inputs and 51 outputs.

3.145.192.1. Executing ABC.

3.145.193. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$271337$abc$215342$abc$147845$tlu.tlumt[0].tlu.mpvhalt_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 67 gates and 87 wires to a netlist network with 20 inputs and 13 outputs.

3.145.193.1. Executing ABC.

3.145.194. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$271411$abc$215414$abc$147925$decode.cam[0].cam.cam_array[0].cam_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 131 gates and 196 wires to a netlist network with 65 inputs and 35 outputs.

3.145.194.1. Executing ABC.

3.145.195. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$271547$abc$215565$abc$148103$decode.cam[0].cam.cam_array[1].cam_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 129 gates and 190 wires to a netlist network with 61 inputs and 33 outputs.

3.145.195.1. Executing ABC.

3.145.196. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$271680$abc$215715$abc$148267$decode.cam[0].cam.cam_array[2].cam_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 122 gates and 185 wires to a netlist network with 63 inputs and 33 outputs.

3.145.196.1. Executing ABC.

3.145.197. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$271806$abc$215860$abc$148438$decode.cam[0].cam.cam_array[3].cam_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 123 gates and 186 wires to a netlist network with 63 inputs and 33 outputs.

3.145.197.1. Executing ABC.

3.145.198. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$271933$abc$216000$abc$148605$decode.cam[0].cam.cam_array[4].cam_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 123 gates and 186 wires to a netlist network with 63 inputs and 33 outputs.

3.145.198.1. Executing ABC.

3.145.199. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$272060$abc$216140$abc$148772$decode.cam[0].cam.cam_array[5].cam_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 123 gates and 186 wires to a netlist network with 63 inputs and 33 outputs.

3.145.199.1. Executing ABC.

3.145.200. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$272187$abc$216280$abc$148939$decode.cam[0].cam.cam_array[6].cam_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 128 gates and 191 wires to a netlist network with 63 inputs and 33 outputs.

3.145.200.1. Executing ABC.

3.145.201. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$272319$abc$216420$abc$149106$decode.cam[0].cam.cam_array[7].cam_ff.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 110 gates and 159 wires to a netlist network with 49 inputs and 32 outputs.

3.145.201.1. Executing ABC.

yosys> opt_ffinv

3.146. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 69 inverters.

yosys> opt_expr

3.147. Executing OPT_EXPR pass (perform const folding).
Optimizing module eh2_dec.
<suppressed ~130 debug messages>

yosys> opt_merge -nomux

3.148. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\eh2_dec'.
<suppressed ~1977 debug messages>
Removed a total of 659 cells.

yosys> opt_muxtree

3.149. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \eh2_dec..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.150. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \eh2_dec.
Performed a total of 0 changes.

yosys> opt_merge

3.151. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\eh2_dec'.
Removed a total of 0 cells.

yosys> opt_share

3.152. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.153. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$324139$auto$blifparse.cc:362:parse_blif$324140 ($_DFF_PN0_) from module eh2_dec (D = $abc$324139$abc$321932$abc$270168$abc$214107$decode.cam[0].cam.nonblock_load_rd[0], Q = $abc$324139$lo00).
Adding EN signal on $abc$274220$auto$blifparse.cc:362:parse_blif$274222 ($_DFFE_PN0P_) from module eh2_dec (D = $abc$274220$new_n40_, Q = $abc$274220$lo1).
Adding EN signal on $abc$274245$auto$blifparse.cc:362:parse_blif$274249 ($_DFFE_PN0P_) from module eh2_dec (D = $abc$274245$new_n40_, Q = $abc$274245$lo3).
Adding EN signal on $abc$324139$auto$blifparse.cc:362:parse_blif$324147 ($_DFF_PN0_) from module eh2_dec (D = $abc$324139$lsu_nonblock_load_tag_dc1[2], Q = $abc$324139$lo07).
Adding EN signal on $abc$324139$auto$blifparse.cc:362:parse_blif$324146 ($_DFF_PN0_) from module eh2_dec (D = $abc$324139$lsu_nonblock_load_tag_dc1[1], Q = $abc$324139$lo06).
Adding EN signal on $abc$324139$auto$blifparse.cc:362:parse_blif$324145 ($_DFF_PN0_) from module eh2_dec (D = $abc$324139$lsu_nonblock_load_tag_dc1[0], Q = $abc$324139$lo05).
Adding EN signal on $abc$324139$auto$blifparse.cc:362:parse_blif$324144 ($_DFF_PN0_) from module eh2_dec (D = $abc$324139$abc$321932$abc$270168$abc$214107$decode.cam[0].cam.nonblock_load_rd[4], Q = $abc$324139$lo04).
Adding EN signal on $abc$324139$auto$blifparse.cc:362:parse_blif$324143 ($_DFF_PN0_) from module eh2_dec (D = $abc$324139$abc$321932$abc$270168$abc$214107$decode.cam[0].cam.nonblock_load_rd[3], Q = $abc$324139$lo03).
Adding EN signal on $abc$324139$auto$blifparse.cc:362:parse_blif$324142 ($_DFF_PN0_) from module eh2_dec (D = $abc$324139$abc$321932$abc$270168$abc$214107$decode.cam[0].cam.nonblock_load_rd[2], Q = $abc$324139$lo02).
Adding EN signal on $abc$324139$auto$blifparse.cc:362:parse_blif$324141 ($_DFF_PN0_) from module eh2_dec (D = $abc$324139$abc$321932$abc$270168$abc$214107$decode.cam[0].cam.nonblock_load_rd[1], Q = $abc$324139$lo01).
Adding EN signal on $abc$323217$auto$blifparse.cc:362:parse_blif$323225 ($_DFF_PN0_) from module eh2_dec (D = $abc$323217$lsu_nonblock_load_tag_dc1[2], Q = $abc$323217$lo07).
Adding EN signal on $abc$323217$auto$blifparse.cc:362:parse_blif$323224 ($_DFF_PN0_) from module eh2_dec (D = $abc$323217$lsu_nonblock_load_tag_dc1[1], Q = $abc$323217$lo06).
Adding EN signal on $abc$323217$auto$blifparse.cc:362:parse_blif$323223 ($_DFF_PN0_) from module eh2_dec (D = $abc$323217$lsu_nonblock_load_tag_dc1[0], Q = $abc$323217$lo05).
Adding EN signal on $abc$323217$auto$blifparse.cc:362:parse_blif$323222 ($_DFF_PN0_) from module eh2_dec (D = $abc$323217$abc$321932$abc$270168$abc$214107$decode.cam[0].cam.nonblock_load_rd[4], Q = $abc$323217$lo04).
Adding EN signal on $abc$323217$auto$blifparse.cc:362:parse_blif$323220 ($_DFF_PN0_) from module eh2_dec (D = $abc$323217$abc$321932$abc$270168$abc$214107$decode.cam[0].cam.nonblock_load_rd[2], Q = $abc$323217$lo02).
Adding EN signal on $abc$323217$auto$blifparse.cc:362:parse_blif$323219 ($_DFF_PN0_) from module eh2_dec (D = $abc$323217$abc$321932$abc$270168$abc$214107$decode.cam[0].cam.nonblock_load_rd[1], Q = $abc$323217$lo01).
Adding EN signal on $abc$323217$auto$blifparse.cc:362:parse_blif$323218 ($_DFF_PN0_) from module eh2_dec (D = $abc$323217$abc$321932$abc$270168$abc$214107$decode.cam[0].cam.nonblock_load_rd[0], Q = $abc$323217$lo00).
Adding EN signal on $abc$323351$auto$blifparse.cc:362:parse_blif$323359 ($_DFF_PN0_) from module eh2_dec (D = $abc$323351$lsu_nonblock_load_tag_dc1[2], Q = $abc$323351$lo07).
Adding EN signal on $abc$323351$auto$blifparse.cc:362:parse_blif$323358 ($_DFF_PN0_) from module eh2_dec (D = $abc$323351$lsu_nonblock_load_tag_dc1[1], Q = $abc$323351$lo06).
Adding EN signal on $abc$323351$auto$blifparse.cc:362:parse_blif$323354 ($_DFF_PN0_) from module eh2_dec (D = $abc$323351$abc$321932$abc$270168$abc$214107$decode.cam[0].cam.nonblock_load_rd[2], Q = $abc$323351$lo02).
Adding EN signal on $abc$323351$auto$blifparse.cc:362:parse_blif$323352 ($_DFF_PN0_) from module eh2_dec (D = $abc$323351$abc$321932$abc$270168$abc$214107$decode.cam[0].cam.nonblock_load_rd[0], Q = $abc$323351$lo00).
Adding EN signal on $abc$323487$auto$blifparse.cc:362:parse_blif$323495 ($_DFF_PN0_) from module eh2_dec (D = $abc$323487$lsu_nonblock_load_tag_dc1[2], Q = $abc$323487$lo07).
Adding EN signal on $abc$323487$auto$blifparse.cc:362:parse_blif$323494 ($_DFF_PN0_) from module eh2_dec (D = $abc$323487$lsu_nonblock_load_tag_dc1[1], Q = $abc$323487$lo06).
Adding EN signal on $abc$323487$auto$blifparse.cc:362:parse_blif$323493 ($_DFF_PN0_) from module eh2_dec (D = $abc$323487$lsu_nonblock_load_tag_dc1[0], Q = $abc$323487$lo05).
Adding EN signal on $abc$323487$auto$blifparse.cc:362:parse_blif$323492 ($_DFF_PN0_) from module eh2_dec (D = $abc$323487$abc$321932$abc$270168$abc$214107$decode.cam[0].cam.nonblock_load_rd[4], Q = $abc$323487$lo04).
Adding EN signal on $abc$323487$auto$blifparse.cc:362:parse_blif$323491 ($_DFF_PN0_) from module eh2_dec (D = $abc$323487$abc$321932$abc$270168$abc$214107$decode.cam[0].cam.nonblock_load_rd[3], Q = $abc$323487$lo03).
Adding EN signal on $abc$323487$auto$blifparse.cc:362:parse_blif$323490 ($_DFF_PN0_) from module eh2_dec (D = $abc$323487$abc$321932$abc$270168$abc$214107$decode.cam[0].cam.nonblock_load_rd[2], Q = $abc$323487$lo02).
Adding EN signal on $abc$323487$auto$blifparse.cc:362:parse_blif$323489 ($_DFF_PN0_) from module eh2_dec (D = $abc$323487$abc$321932$abc$270168$abc$214107$decode.cam[0].cam.nonblock_load_rd[1], Q = $abc$323487$lo01).
Adding EN signal on $abc$323487$auto$blifparse.cc:362:parse_blif$323488 ($_DFF_PN0_) from module eh2_dec (D = $abc$323487$abc$321932$abc$270168$abc$214107$decode.cam[0].cam.nonblock_load_rd[0], Q = $abc$323487$lo00).
Adding EN signal on $abc$323622$auto$blifparse.cc:362:parse_blif$323630 ($_DFF_PN0_) from module eh2_dec (D = $abc$323622$lsu_nonblock_load_tag_dc1[2], Q = $abc$323622$lo07).
Adding EN signal on $abc$323622$auto$blifparse.cc:362:parse_blif$323629 ($_DFF_PN0_) from module eh2_dec (D = $abc$323622$lsu_nonblock_load_tag_dc1[1], Q = $abc$323622$lo06).
Adding EN signal on $abc$323622$auto$blifparse.cc:362:parse_blif$323628 ($_DFF_PN0_) from module eh2_dec (D = $abc$323622$lsu_nonblock_load_tag_dc1[0], Q = $abc$323622$lo05).
Adding EN signal on $abc$323622$auto$blifparse.cc:362:parse_blif$323627 ($_DFF_PN0_) from module eh2_dec (D = $abc$323622$abc$321932$abc$270168$abc$214107$decode.cam[0].cam.nonblock_load_rd[4], Q = $abc$323622$lo04).
Adding EN signal on $abc$323622$auto$blifparse.cc:362:parse_blif$323626 ($_DFF_PN0_) from module eh2_dec (D = $abc$323622$abc$321932$abc$270168$abc$214107$decode.cam[0].cam.nonblock_load_rd[3], Q = $abc$323622$lo03).
Adding EN signal on $abc$323622$auto$blifparse.cc:362:parse_blif$323625 ($_DFF_PN0_) from module eh2_dec (D = $abc$323622$abc$321932$abc$270168$abc$214107$decode.cam[0].cam.nonblock_load_rd[2], Q = $abc$323622$lo02).
Adding EN signal on $abc$323622$auto$blifparse.cc:362:parse_blif$323624 ($_DFF_PN0_) from module eh2_dec (D = $abc$323622$abc$321932$abc$270168$abc$214107$decode.cam[0].cam.nonblock_load_rd[1], Q = $abc$323622$lo01).
Adding EN signal on $abc$323622$auto$blifparse.cc:362:parse_blif$323623 ($_DFF_PN0_) from module eh2_dec (D = $abc$323622$abc$321932$abc$270168$abc$214107$decode.cam[0].cam.nonblock_load_rd[0], Q = $abc$323622$lo00).
Adding EN signal on $abc$323750$auto$blifparse.cc:362:parse_blif$323758 ($_DFF_PN0_) from module eh2_dec (D = $abc$323750$lsu_nonblock_load_tag_dc1[2], Q = $abc$323750$lo07).
Adding EN signal on $abc$323750$auto$blifparse.cc:362:parse_blif$323757 ($_DFF_PN0_) from module eh2_dec (D = $abc$323750$lsu_nonblock_load_tag_dc1[1], Q = $abc$323750$lo06).
Adding EN signal on $abc$323750$auto$blifparse.cc:362:parse_blif$323756 ($_DFF_PN0_) from module eh2_dec (D = $abc$323750$lsu_nonblock_load_tag_dc1[0], Q = $abc$323750$lo05).
Adding EN signal on $abc$323750$auto$blifparse.cc:362:parse_blif$323755 ($_DFF_PN0_) from module eh2_dec (D = $abc$323750$abc$321932$abc$270168$abc$214107$decode.cam[0].cam.nonblock_load_rd[4], Q = $abc$323750$lo04).
Adding EN signal on $abc$323750$auto$blifparse.cc:362:parse_blif$323754 ($_DFF_PN0_) from module eh2_dec (D = $abc$323750$abc$321932$abc$270168$abc$214107$decode.cam[0].cam.nonblock_load_rd[3], Q = $abc$323750$lo03).
Adding EN signal on $abc$323750$auto$blifparse.cc:362:parse_blif$323753 ($_DFF_PN0_) from module eh2_dec (D = $abc$323750$abc$321932$abc$270168$abc$214107$decode.cam[0].cam.nonblock_load_rd[2], Q = $abc$323750$lo02).
Adding EN signal on $abc$323750$auto$blifparse.cc:362:parse_blif$323752 ($_DFF_PN0_) from module eh2_dec (D = $abc$323750$abc$321932$abc$270168$abc$214107$decode.cam[0].cam.nonblock_load_rd[1], Q = $abc$323750$lo01).
Adding EN signal on $abc$323750$auto$blifparse.cc:362:parse_blif$323751 ($_DFF_PN0_) from module eh2_dec (D = $abc$323750$abc$321932$abc$270168$abc$214107$decode.cam[0].cam.nonblock_load_rd[0], Q = $abc$323750$lo00).
Adding EN signal on $abc$323878$auto$blifparse.cc:362:parse_blif$323886 ($_DFF_PN0_) from module eh2_dec (D = $abc$323878$lsu_nonblock_load_tag_dc1[2], Q = $abc$323878$lo07).
Adding EN signal on $abc$323878$auto$blifparse.cc:362:parse_blif$323885 ($_DFF_PN0_) from module eh2_dec (D = $abc$323878$lsu_nonblock_load_tag_dc1[1], Q = $abc$323878$lo06).
Adding EN signal on $abc$323878$auto$blifparse.cc:362:parse_blif$323884 ($_DFF_PN0_) from module eh2_dec (D = $abc$323878$lsu_nonblock_load_tag_dc1[0], Q = $abc$323878$lo05).
Adding EN signal on $abc$323878$auto$blifparse.cc:362:parse_blif$323883 ($_DFF_PN0_) from module eh2_dec (D = $abc$323878$abc$321932$abc$270168$abc$214107$decode.cam[0].cam.nonblock_load_rd[4], Q = $abc$323878$lo04).
Adding EN signal on $abc$323878$auto$blifparse.cc:362:parse_blif$323882 ($_DFF_PN0_) from module eh2_dec (D = $abc$323878$abc$321932$abc$270168$abc$214107$decode.cam[0].cam.nonblock_load_rd[3], Q = $abc$323878$lo03).
Adding EN signal on $abc$323878$auto$blifparse.cc:362:parse_blif$323881 ($_DFF_PN0_) from module eh2_dec (D = $abc$323878$abc$321932$abc$270168$abc$214107$decode.cam[0].cam.nonblock_load_rd[2], Q = $abc$323878$lo02).
Adding EN signal on $abc$323878$auto$blifparse.cc:362:parse_blif$323880 ($_DFF_PN0_) from module eh2_dec (D = $abc$323878$abc$321932$abc$270168$abc$214107$decode.cam[0].cam.nonblock_load_rd[1], Q = $abc$323878$lo01).
Adding EN signal on $abc$323878$auto$blifparse.cc:362:parse_blif$323879 ($_DFF_PN0_) from module eh2_dec (D = $abc$323878$abc$321932$abc$270168$abc$214107$decode.cam[0].cam.nonblock_load_rd[0], Q = $abc$323878$lo00).
Adding EN signal on $abc$324006$auto$blifparse.cc:362:parse_blif$324014 ($_DFF_PN0_) from module eh2_dec (D = $abc$324006$lsu_nonblock_load_tag_dc1[2], Q = $abc$324006$lo07).
Adding EN signal on $abc$324006$auto$blifparse.cc:362:parse_blif$324013 ($_DFF_PN0_) from module eh2_dec (D = $abc$324006$lsu_nonblock_load_tag_dc1[1], Q = $abc$324006$lo06).
Adding EN signal on $abc$324006$auto$blifparse.cc:362:parse_blif$324012 ($_DFF_PN0_) from module eh2_dec (D = $abc$324006$lsu_nonblock_load_tag_dc1[0], Q = $abc$324006$lo05).
Adding EN signal on $abc$324006$auto$blifparse.cc:362:parse_blif$324011 ($_DFF_PN0_) from module eh2_dec (D = $abc$324006$abc$321932$abc$270168$abc$214107$decode.cam[0].cam.nonblock_load_rd[4], Q = $abc$324006$lo04).
Adding EN signal on $abc$324006$auto$blifparse.cc:362:parse_blif$324010 ($_DFF_PN0_) from module eh2_dec (D = $abc$324006$abc$321932$abc$270168$abc$214107$decode.cam[0].cam.nonblock_load_rd[3], Q = $abc$324006$lo03).
Adding EN signal on $abc$324006$auto$blifparse.cc:362:parse_blif$324009 ($_DFF_PN0_) from module eh2_dec (D = $abc$324006$abc$321932$abc$270168$abc$214107$decode.cam[0].cam.nonblock_load_rd[2], Q = $abc$324006$lo02).
Adding EN signal on $abc$324006$auto$blifparse.cc:362:parse_blif$324008 ($_DFF_PN0_) from module eh2_dec (D = $abc$324006$abc$321932$abc$270168$abc$214107$decode.cam[0].cam.nonblock_load_rd[1], Q = $abc$324006$lo01).
Adding EN signal on $abc$324006$auto$blifparse.cc:362:parse_blif$324007 ($_DFF_PN0_) from module eh2_dec (D = $abc$324006$abc$321932$abc$270168$abc$214107$decode.cam[0].cam.nonblock_load_rd[0], Q = $abc$324006$lo00).

yosys> opt_clean

3.154. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \eh2_dec..
Removed 90 unused cells and 269936 unused wires.
<suppressed ~2121 debug messages>

yosys> opt_expr

3.155. Executing OPT_EXPR pass (perform const folding).
Optimizing module eh2_dec.
<suppressed ~2 debug messages>

yosys> opt_muxtree

3.156. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \eh2_dec..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.157. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \eh2_dec.
Performed a total of 0 changes.

yosys> opt_merge

3.158. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\eh2_dec'.
Removed a total of 0 cells.

yosys> opt_share

3.159. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.160. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.161. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \eh2_dec..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.162. Executing OPT_EXPR pass (perform const folding).
Optimizing module eh2_dec.
MAX OPT ITERATION = 2

yosys> bmuxmap

3.163. Executing BMUXMAP pass.

yosys> demuxmap

3.164. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> abc -script /tmp/yosys_aZLO9v/abc_tmp_1.scr

3.165. Executing ABC pass (technology mapping using ABC).

3.165.1. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Extracted 44690 gates and 50937 wires to a netlist network with 6246 inputs and 4771 outputs.

3.165.1.1. Executing ABC.
DE:   #PIs = 6246  #Luts = 13261  Max Lvl =  42  Avg Lvl =  12.80  [   1.01 sec. at Pass 0]
DE:   #PIs = 6246  #Luts = 12528  Max Lvl =  28  Avg Lvl =   9.97  [  85.96 sec. at Pass 1]
DE:   #PIs = 6246  #Luts = 12397  Max Lvl =  28  Avg Lvl =   9.70  [  19.90 sec. at Pass 2]
DE:   #PIs = 6246  #Luts = 12306  Max Lvl =  27  Avg Lvl =   9.15  [  50.11 sec. at Pass 3]
DE:   #PIs = 6246  #Luts = 12276  Max Lvl =  27  Avg Lvl =   9.17  [  36.02 sec. at Pass 4]
DE:   #PIs = 6246  #Luts = 12203  Max Lvl =  31  Avg Lvl =   8.62  [  57.34 sec. at Pass 5]
DE:   #PIs = 6246  #Luts = 12140  Max Lvl =  32  Avg Lvl =   8.59  [   8.25 sec. at Pass 6]

yosys> opt_expr

3.166. Executing OPT_EXPR pass (perform const folding).
Optimizing module eh2_dec.

yosys> opt_merge -nomux

3.167. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\eh2_dec'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_muxtree

3.168. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \eh2_dec..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.169. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \eh2_dec.
Performed a total of 0 changes.

yosys> opt_merge

3.170. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\eh2_dec'.
Removed a total of 0 cells.

yosys> opt_share

3.171. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.172. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.173. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \eh2_dec..
Removed 0 unused cells and 50518 unused wires.
<suppressed ~674 debug messages>

yosys> opt_expr

3.174. Executing OPT_EXPR pass (perform const folding).
Optimizing module eh2_dec.
MAX OPT ITERATION = 1

yosys> opt_ffinv

3.175. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> stat

3.176. Printing statistics.

=== eh2_dec ===

   Number of wires:              21172
   Number of wire bits:          50172
   Number of public wires:        8193
   Number of public wire bits:   35961
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              18038
     $_DFFE_PN0N_                   56
     $_DFFE_PN0P_                  116
     $_DFFE_PN1P_                    1
     $_DFF_PN0_                   4904
     $_DFF_PN1_                     68
     $_DLATCH_N_                   194
     $lut                        12106
     adder_carry                   593


yosys> shregmap -minlen 8 -maxlen 20

3.177. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_DFFSR_???_ 0 -cell $_DFFSRE_????_ 0 -cell $_DLATCHSR_PPP_ 0

3.178. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.179. Printing statistics.

=== eh2_dec ===

   Number of wires:              21366
   Number of wire bits:          50366
   Number of public wires:        8193
   Number of public wire bits:   35961
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              18232
     $_DFFE_PN0N_                   56
     $_DFFE_PN0P_                  116
     $_DFFE_PN1P_                    1
     $_DFF_PN0_                   4904
     $_DFF_PN1_                     68
     $_DLATCHSR_PPP_               194
     $_NOT_                        194
     $lut                        12106
     adder_carry                   593


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/ffs_map.v

3.180. Executing TECHMAP pass (map to technology primitives).

3.180.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.180.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

3.180.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
Using template \$_DFF_PN0_ for cells of type $_DFF_PN0_.
Using template \$_DFFE_PN0P_ for cells of type $_DFFE_PN0P_.
Using template \$_DFF_PN1_ for cells of type $_DFF_PN1_.
Using template \$_DFFE_PN0N_ for cells of type $_DFFE_PN0N_.
Using template \$_DLATCHSR_PPP_ for cells of type $_DLATCHSR_PPP_.
Using template \$_DFFE_PN1P_ for cells of type $_DFFE_PN1P_.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~18025 debug messages>

yosys> opt_expr -mux_undef

3.181. Executing OPT_EXPR pass (perform const folding).
Optimizing module eh2_dec.
<suppressed ~325056 debug messages>

yosys> simplemap

3.182. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.183. Executing OPT_EXPR pass (perform const folding).
Optimizing module eh2_dec.

yosys> opt_merge

3.184. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\eh2_dec'.
<suppressed ~214695 debug messages>
Removed a total of 71565 cells.

yosys> opt_dff -nodffe -nosdff

3.185. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.186. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \eh2_dec..
Removed 0 unused cells and 46165 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.187. Executing OPT_EXPR pass (perform const folding).
Optimizing module eh2_dec.
<suppressed ~10179 debug messages>

yosys> opt_merge -nomux

3.188. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\eh2_dec'.
<suppressed ~48 debug messages>
Removed a total of 16 cells.

yosys> opt_muxtree

3.189. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \eh2_dec..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.190. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \eh2_dec.
Performed a total of 0 changes.

yosys> opt_merge

3.191. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\eh2_dec'.
Removed a total of 0 cells.

yosys> opt_share

3.192. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.193. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.194. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \eh2_dec..
Removed 0 unused cells and 727 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.195. Executing OPT_EXPR pass (perform const folding).
Optimizing module eh2_dec.
MAX OPT ITERATION = 1

yosys> abc -script /tmp/yosys_aZLO9v/abc_tmp_2.scr

3.196. Executing ABC pass (technology mapping using ABC).

3.196.1. Extracting gate netlist of module `\eh2_dec' to `<abc-temp-dir>/input.blif'..
Extracted 50052 gates and 56299 wires to a netlist network with 6245 inputs and 4741 outputs.

3.196.1.1. Executing ABC.
DE:   #PIs = 6245  #Luts = 12214  Max Lvl =  36  Avg Lvl =   8.99  [   2.49 sec. at Pass 0]
DE:   #PIs = 6245  #Luts = 12214  Max Lvl =  36  Avg Lvl =   8.99  [  86.53 sec. at Pass 1]
DE:   #PIs = 6245  #Luts = 12214  Max Lvl =  36  Avg Lvl =   8.99  [  32.48 sec. at Pass 2]
DE:   #PIs = 6245  #Luts = 12214  Max Lvl =  36  Avg Lvl =   8.99  [  38.72 sec. at Pass 3]
DE:   #PIs = 6245  #Luts = 12214  Max Lvl =  36  Avg Lvl =   8.99  [  28.71 sec. at Pass 4]
DE:   #PIs = 6245  #Luts = 12186  Max Lvl =  27  Avg Lvl =   8.58  [  48.12 sec. at Pass 5]
DE:   #PIs = 6245  #Luts = 12120  Max Lvl =  27  Avg Lvl =   8.53  [   6.31 sec. at Pass 6]

yosys> opt_expr

3.197. Executing OPT_EXPR pass (perform const folding).
Optimizing module eh2_dec.

yosys> opt_merge -nomux

3.198. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\eh2_dec'.
<suppressed ~21 debug messages>
Removed a total of 7 cells.

yosys> opt_muxtree

3.199. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \eh2_dec..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.200. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \eh2_dec.
Performed a total of 0 changes.

yosys> opt_merge

3.201. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\eh2_dec'.
Removed a total of 0 cells.

yosys> opt_share

3.202. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.203. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.204. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \eh2_dec..
Removed 0 unused cells and 51775 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.205. Executing OPT_EXPR pass (perform const folding).
Optimizing module eh2_dec.
MAX OPT ITERATION = 1

yosys> hierarchy -check

3.206. Executing HIERARCHY pass (managing design hierarchy).

3.206.1. Analyzing design hierarchy..
Top module:  \eh2_dec

3.206.2. Analyzing design hierarchy..
Top module:  \eh2_dec
Removed 0 unused modules.

yosys> stat

3.207. Printing statistics.

=== eh2_dec ===

   Number of wires:              21179
   Number of wire bits:          50179
   Number of public wires:        8193
   Number of public wire bits:   35961
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              18045
     $lut                        12113
     adder_carry                   593
     dffsre                       5145
     latchsre                      194


yosys> opt_clean -purge

3.208. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \eh2_dec..
Removed 0 unused cells and 6687 unused wires.
<suppressed ~6687 debug messages>

yosys> write_verilog -noattr -nohex synthesized.v

3.209. Executing Verilog backend.
Dumping module `\eh2_dec'.

Warnings: 7 unique messages, 7 total
End of script. Logfile hash: 92eea5da3c, CPU: user 599.69s system 19.10s, MEM: 936.48 MB peak
Yosys 0.18+10 (git sha1 c98b0e94e, gcc 9.4.0 -fPIC -Os)
Time spent: 88% 6x abc (2818 sec), 3% 27x opt_dff (125 sec), ...
real 1296.92
user 3033.46
sys 159.80
