
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: F:\MySoftware\Lattice\radiant\synpbase
OS: Windows 10 or later
Hostname: DESKTOP-R1EC6M9

Implementation : impl_1

# Written on Mon Sep  9 11:26:56 2024

##### DESIGN INFO #######################################################

Top View:                "ZIRStore_Top"
Constraint File(s):      "F:\MyTemporary\Github\GLPP2024\IRStore\impl_1\IRStore_impl_1_cpe.ldc"




##### SUMMARY ############################################################

Found 5 issues in 2 out of 10 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting       Ending         |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-----------------------------------------------------------------------------------------------------------------------------------------
System         System         |     5.000            |     No paths         |     No paths         |     No paths                         
System         oPSRAM_CLK     |     20.833           |     No paths         |     No paths         |     No paths                         
System         clk_Global     |     20.833           |     No paths         |     20.833           |     No paths                         
oPSRAM_CLK     System         |     No paths         |     No paths         |     No paths         |     20.833                           
clk_Global     System         |     20.833           |     No paths         |     No paths         |     No paths                         
clk_Global     oPSRAM_CLK     |     20.833           |     No paths         |     No paths         |     No paths                         
clk_Global     clk_Global     |     20.833           |     20.833           |     10.000           |     10.833                           
=========================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:iIR_UART_RxD
p:oDbgUART_TxD
p:oIOMux
p:oIR_UART_TxD
p:oLED1
p:oLED2


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

create_generated_clock -name clk_Global -source [get_nets clk_48MHz] [get_nets clk_Global] -divide_by 1
	@W:BN555:"f:/mytemporary/github/glpp2024/irstore/impl_1/irstore_impl_1_cpe.ldc":7:0:7:0|Missing required -multiply_by, -divide_by, -combinational or -edges options for create_generated_clock -- assuming -divide_by 1.
	@W:MT688:"f:/mytemporary/github/glpp2024/irstore/impl_1/irstore_impl_1_cpe.ldc":7:0:7:0|No path from master pin (-source) to source of clock clk_Global due to black box ic_PLL.lscc_pll_inst.u_PLL_B
	@W:Z241:"f:/mytemporary/github/glpp2024/irstore/impl_1/irstore_impl_1_cpe.ldc":7:0:7:0|Source for clock clk_Global should be moved to net ic_PLL.lscc_pll_inst.outglobal_o connected to driving cell pin ic_PLL.lscc_pll_inst.u_PLL_B.OUTGLOBAL
create_generated_clock -name oPSRAM_CLK -source [get_nets clk_48MHz] [get_ports oPSRAM_CLK] -divide_by 1
	@W:BN555:"f:/mytemporary/github/glpp2024/irstore/impl_1/irstore_impl_1_cpe.ldc":5:0:5:0|Missing required -multiply_by, -divide_by, -combinational or -edges options for create_generated_clock -- assuming -divide_by 1.
	@W:MT688:"f:/mytemporary/github/glpp2024/irstore/impl_1/irstore_impl_1_cpe.ldc":5:0:5:0|No path from master pin (-source) to source of clock oPSRAM_CLK due to black box ic_PLL.lscc_pll_inst.u_PLL_B

Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
