#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_007F3B00 .scope module, "testbench" "testbench" 2 3;
 .timescale -9 -12;
v008547D8_0 .var "cin", 0 0;
v00854830_0 .var "clk", 0 0;
v00854888_0 .var "correct_ans", 16 0;
v008548E0_0 .var "correct_ct", 5 0;
v00854938_0 .net "cout", 0 0, L_0085B030; 1 drivers
v00854990_0 .var "idx", 5 0;
v008549E8_0 .var "in_a", 15 0;
v00854A40_0 .var "in_b", 15 0;
v00854A98_0 .var "rst", 0 0;
RS_0080DCFC .resolv tri, L_0085A270, L_0085B138, C4<zzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzz>;
v00854AF0_0 .net8 "sum", 15 0, RS_0080DCFC; 2 drivers
v00854B48_0 .var "write", 8 0;
E_007F8C98 .event posedge, v00854A98_0, v00854830_0;
S_007F3C10 .scope module, "Import_CLA" "RCA_16bit" 2 18, 3 3, S_007F3B00;
 .timescale -9 -12;
v008545C8_0 .net "a", 15 0, v008549E8_0; 1 drivers
v00854620_0 .net "b", 15 0, v00854A40_0; 1 drivers
v00854678_0 .net "c0", 0 0, v008547D8_0; 1 drivers
v008546D0_0 .alias "c16", 0 0, v00854938_0;
v00854728_0 .net "carry", 0 0, L_0085A168; 1 drivers
v00854780_0 .alias "sum", 15 0, v00854AF0_0;
L_0085A1C0 .part v008549E8_0, 0, 8;
L_0085A218 .part v00854A40_0, 0, 8;
RS_0080DCB4/0/0 .resolv tri, L_00854C50, L_00854E08, L_00854FC0, L_00855178;
RS_0080DCB4/0/4 .resolv tri, L_00855330, L_008554E8, L_008556A0, L_0085A0B8;
RS_0080DCB4 .resolv tri, RS_0080DCB4/0/0, RS_0080DCB4/0/4, C4<zzzzzzzz>, C4<zzzzzzzz>;
L_0085A270 .part/pv RS_0080DCB4, 0, 8, 16;
L_0085B088 .part v008549E8_0, 8, 8;
L_0085B0E0 .part v00854A40_0, 8, 8;
RS_0080CC94/0/0 .resolv tri, L_0085A378, L_0085A530, L_0085A6E8, L_0085A8A0;
RS_0080CC94/0/4 .resolv tri, L_0085AA58, L_0085AC10, L_0085ADC8, L_0085AF80;
RS_0080CC94 .resolv tri, RS_0080CC94/0/0, RS_0080CC94/0/4, C4<zzzzzzzz>, C4<zzzzzzzz>;
L_0085B138 .part/pv RS_0080CC94, 8, 8, 16;
S_007E3A40 .scope module, "FA0" "RCA_8bit" 3 14, 3 21, S_007F3C10;
 .timescale -9 -12;
v008543B8_0 .net "a", 7 0, L_0085A1C0; 1 drivers
v00854410_0 .net "b", 7 0, L_0085A218; 1 drivers
RS_0080DC9C/0/0 .resolv tri, L_00854CA8, L_00854E60, L_00855018, L_008551D0;
RS_0080DC9C/0/4 .resolv tri, L_00855388, L_00855540, L_008556F8, L_0085A110;
RS_0080DC9C .resolv tri, RS_0080DC9C/0/0, RS_0080DC9C/0/4, C4<zzzzzzzz>, C4<zzzzzzzz>;
v00854468_0 .net8 "c", 7 0, RS_0080DC9C; 8 drivers
v008544C0_0 .alias "cin", 0 0, v00854678_0;
v00854518_0 .alias "cout", 0 0, v00854728_0;
v00854570_0 .net8 "sum", 7 0, RS_0080DCB4; 8 drivers
L_00854BA0 .part L_0085A1C0, 0, 1;
L_00854BF8 .part L_0085A218, 0, 1;
RS_0080DB4C .resolv tri, v008525F0_0, L_00852B00, C4<z>, C4<z>;
L_00854C50 .part/pv RS_0080DB4C, 0, 1, 8;
RS_0080DAA4 .resolv tri, v008521D0_0, L_00852C50, C4<z>, C4<z>;
L_00854CA8 .part/pv RS_0080DAA4, 0, 1, 8;
L_00854D00 .part L_0085A1C0, 1, 1;
L_00854D58 .part L_0085A218, 1, 1;
L_00854DB0 .part RS_0080DC9C, 0, 1;
RS_0080D954 .resolv tri, v008513B8_0, L_00852E10, C4<z>, C4<z>;
L_00854E08 .part/pv RS_0080D954, 1, 1, 8;
RS_0080D8AC .resolv tri, v00850F98_0, L_00852F28, C4<z>, C4<z>;
L_00854E60 .part/pv RS_0080D8AC, 1, 1, 8;
L_00854EB8 .part L_0085A1C0, 2, 1;
L_00854F10 .part L_0085A218, 2, 1;
L_00854F68 .part RS_0080DC9C, 1, 1;
RS_0080D75C .resolv tri, v00850120_0, L_008559E8, C4<z>, C4<z>;
L_00854FC0 .part/pv RS_0080D75C, 2, 1, 8;
RS_0080D6B4 .resolv tri, v0084FD00_0, L_00855B00, C4<z>, C4<z>;
L_00855018 .part/pv RS_0080D6B4, 2, 1, 8;
L_00855070 .part L_0085A1C0, 3, 1;
L_008550C8 .part L_0085A218, 3, 1;
L_00855120 .part RS_0080DC9C, 2, 1;
RS_0080D564 .resolv tri, v0084EEE8_0, L_00855CC0, C4<z>, C4<z>;
L_00855178 .part/pv RS_0080D564, 3, 1, 8;
RS_0080D4BC .resolv tri, v0084EAC8_0, L_00855DA0, C4<z>, C4<z>;
L_008551D0 .part/pv RS_0080D4BC, 3, 1, 8;
L_00855228 .part L_0085A1C0, 4, 1;
L_00855280 .part L_0085A218, 4, 1;
L_008552D8 .part RS_0080DC9C, 3, 1;
RS_0080D36C .resolv tri, v0084DC80_0, L_008559B0, C4<z>, C4<z>;
L_00855330 .part/pv RS_0080D36C, 4, 1, 8;
RS_0080D2C4 .resolv tri, v0084D860_0, L_00855FD0, C4<z>, C4<z>;
L_00855388 .part/pv RS_0080D2C4, 4, 1, 8;
L_008553E0 .part L_0085A1C0, 5, 1;
L_00855438 .part L_0085A218, 5, 1;
L_00855490 .part RS_0080DC9C, 4, 1;
RS_0080D174 .resolv tri, v0084C218_0, L_008571B0, C4<z>, C4<z>;
L_008554E8 .part/pv RS_0080D174, 5, 1, 8;
RS_0080D0CC .resolv tri, v0084B9C8_0, L_008572C8, C4<z>, C4<z>;
L_00855540 .part/pv RS_0080D0CC, 5, 1, 8;
L_00855598 .part L_0085A1C0, 6, 1;
L_008555F0 .part L_0085A218, 6, 1;
L_00855648 .part RS_0080DC9C, 5, 1;
RS_0080CF7C .resolv tri, v0084AB80_0, L_00857488, C4<z>, C4<z>;
L_008556A0 .part/pv RS_0080CF7C, 6, 1, 8;
RS_0080CED4 .resolv tri, v0084A760_0, L_008575A0, C4<z>, C4<z>;
L_008556F8 .part/pv RS_0080CED4, 6, 1, 8;
L_00855750 .part L_0085A1C0, 7, 1;
L_008557A8 .part L_0085A218, 7, 1;
L_0085A060 .part RS_0080DC9C, 6, 1;
RS_0080CD84 .resolv tri, v00849118_0, L_00857760, C4<z>, C4<z>;
L_0085A0B8 .part/pv RS_0080CD84, 7, 1, 8;
RS_0080CCDC .resolv tri, v00848CF8_0, L_00857898, C4<z>, C4<z>;
L_0085A110 .part/pv RS_0080CCDC, 7, 1, 8;
L_0085A168 .part RS_0080DC9C, 7, 1;
S_007C89A0 .scope module, "fa0" "fulladder" 3 33, 3 48, S_007E3A40;
 .timescale -9 -12;
L_00852AC8 .functor XOR 1, L_00854BA0, L_00854BF8, C4<0>, C4<0>;
L_00852B00 .functor XOR 1, L_00852AC8, v008547D8_0, C4<0>, C4<0>;
L_00852B70 .functor AND 1, L_00854BA0, L_00854BF8, C4<1>, C4<1>;
L_00852BA8 .functor OR 1, L_00854BA0, L_00854BF8, C4<0>, C4<0>;
L_00852BE0 .functor AND 1, L_00852BA8, v008547D8_0, C4<1>, C4<1>;
L_00852C50 .functor OR 1, L_00852B70, L_00852BE0, C4<0>, C4<0>;
v00853F40_0 .net *"_s0", 0 0, L_00852AC8; 1 drivers
v00853F98_0 .net *"_s4", 0 0, L_00852B70; 1 drivers
v00853FF0_0 .net *"_s6", 0 0, L_00852BA8; 1 drivers
v00854048_0 .net *"_s8", 0 0, L_00852BE0; 1 drivers
v008540A0_0 .net "a", 0 0, L_00854BA0; 1 drivers
v008540F8_0 .net "b", 0 0, L_00854BF8; 1 drivers
v00854150_0 .alias "cin", 0 0, v00854678_0;
v008541A8_0 .net8 "cout", 0 0, RS_0080DAA4; 2 drivers
v00854200_0 .net "q", 0 0, v008523E0_0; 1 drivers
v00854258_0 .net8 "sum", 0 0, RS_0080DB4C; 2 drivers
v008542B0_0 .net "x", 0 0, v00853B20_0; 1 drivers
v00854308_0 .net "y", 0 0, v008524E8_0; 1 drivers
v00854360_0 .net "z", 0 0, v008522D8_0; 1 drivers
S_007C7818 .scope module, "xor1" "xorgate" 3 57, 3 88, S_007C89A0;
 .timescale -9 -12;
L_00852D30 .functor NOT 1, L_00854BF8, C4<0>, C4<0>, C4<0>;
L_00852D68 .functor NOT 1, L_00854BA0, C4<0>, C4<0>, C4<0>;
v00853D88_0 .alias "a", 0 0, v008540A0_0;
v00853DE0_0 .alias "b", 0 0, v008540F8_0;
v00853E38_0 .alias "out", 0 0, v008542B0_0;
v00853E90_0 .net "x", 0 0, v00853D30_0; 1 drivers
v00853EE8_0 .net "y", 0 0, v00853C28_0; 1 drivers
S_007C7DF0 .scope module, "and1" "andgate" 3 94, 3 66, S_007C7818;
 .timescale -9 -12;
v00853C80_0 .alias "a", 0 0, v008540A0_0;
v00853CD8_0 .net "b", 0 0, L_00852D30; 1 drivers
v00853D30_0 .var "out", 0 0;
E_007D65A0 .event edge, v00852228_0, v00853CD8_0;
S_007C7CE0 .scope module, "and2" "andgate" 3 95, 3 66, S_007C7818;
 .timescale -9 -12;
v00853B78_0 .net "a", 0 0, L_00852D68; 1 drivers
v00853BD0_0 .alias "b", 0 0, v008540F8_0;
v00853C28_0 .var "out", 0 0;
E_007D6660 .event edge, v00853B78_0, v00852280_0;
S_007C7AC0 .scope module, "or1" "orgate" 3 96, 3 77, S_007C7818;
 .timescale -9 -12;
v00853A70_0 .alias "a", 0 0, v00853E90_0;
v00853AC8_0 .alias "b", 0 0, v00853EE8_0;
v00853B20_0 .var "out", 0 0;
E_007D6400 .event edge, v00853A70_0, v00853AC8_0;
S_007C81A8 .scope module, "xor2" "xorgate" 3 58, 3 88, S_007C89A0;
 .timescale -9 -12;
L_00852DA0 .functor NOT 1, v008547D8_0, C4<0>, C4<0>, C4<0>;
L_00852DD8 .functor NOT 1, v00853B20_0, C4<0>, C4<0>, C4<0>;
v008538B8_0 .alias "a", 0 0, v008542B0_0;
v00853910_0 .alias "b", 0 0, v00854678_0;
v00853968_0 .alias "out", 0 0, v00854258_0;
v008539C0_0 .net "x", 0 0, v00853860_0; 1 drivers
v00853A18_0 .net "y", 0 0, v008526F8_0; 1 drivers
S_007C8010 .scope module, "and1" "andgate" 3 94, 3 66, S_007C81A8;
 .timescale -9 -12;
v00852750_0 .alias "a", 0 0, v008542B0_0;
v008527A8_0 .net "b", 0 0, L_00852DA0; 1 drivers
v00853860_0 .var "out", 0 0;
E_007D6420 .event edge, v00852750_0, v008527A8_0;
S_007C8098 .scope module, "and2" "andgate" 3 95, 3 66, S_007C81A8;
 .timescale -9 -12;
v00852648_0 .net "a", 0 0, L_00852DD8; 1 drivers
v008526A0_0 .alias "b", 0 0, v00854678_0;
v008526F8_0 .var "out", 0 0;
E_007D64A0 .event edge, v00852648_0, v00852388_0;
S_007C8120 .scope module, "or1" "orgate" 3 96, 3 77, S_007C81A8;
 .timescale -9 -12;
v00852540_0 .alias "a", 0 0, v008539C0_0;
v00852598_0 .alias "b", 0 0, v00853A18_0;
v008525F0_0 .var "out", 0 0;
E_007D6380 .event edge, v00852540_0, v00852598_0;
S_007C8780 .scope module, "and1" "andgate" 3 59, 3 66, S_007C89A0;
 .timescale -9 -12;
v00852438_0 .alias "a", 0 0, v008540A0_0;
v00852490_0 .alias "b", 0 0, v008540F8_0;
v008524E8_0 .var "out", 0 0;
S_007C8808 .scope module, "and2" "andgate" 3 60, 3 66, S_007C89A0;
 .timescale -9 -12;
v00852330_0 .alias "a", 0 0, v00854360_0;
v00852388_0 .alias "b", 0 0, v00854678_0;
v008523E0_0 .var "out", 0 0;
E_007D5DC0 .event edge, v008522D8_0, v00852388_0;
S_007C8890 .scope module, "or1" "orgate" 3 61, 3 77, S_007C89A0;
 .timescale -9 -12;
v00852228_0 .alias "a", 0 0, v008540A0_0;
v00852280_0 .alias "b", 0 0, v008540F8_0;
v008522D8_0 .var "out", 0 0;
E_007D5C40 .event edge, v00852228_0, v00852280_0;
S_007C8918 .scope module, "or2" "orgate" 3 62, 3 77, S_007C89A0;
 .timescale -9 -12;
v00852120_0 .alias "a", 0 0, v00854308_0;
v00852178_0 .alias "b", 0 0, v00854200_0;
v008521D0_0 .var "out", 0 0;
E_007D4D20 .event edge, v00852120_0, v00852178_0;
S_007D8D70 .scope module, "fa1" "fulladder" 3 34, 3 48, S_007E3A40;
 .timescale -9 -12;
L_008529B0 .functor XOR 1, L_00854D00, L_00854D58, C4<0>, C4<0>;
L_00852E10 .functor XOR 1, L_008529B0, L_00854DB0, C4<0>, C4<0>;
L_0084D680 .functor AND 1, L_00854D00, L_00854D58, C4<1>, C4<1>;
L_00852E80 .functor OR 1, L_00854D00, L_00854D58, C4<0>, C4<0>;
L_00852EB8 .functor AND 1, L_00852E80, L_00854DB0, C4<1>, C4<1>;
L_00852F28 .functor OR 1, L_0084D680, L_00852EB8, C4<0>, C4<0>;
v00851CA8_0 .net *"_s0", 0 0, L_008529B0; 1 drivers
v00851D00_0 .net *"_s4", 0 0, L_0084D680; 1 drivers
v00851D58_0 .net *"_s6", 0 0, L_00852E80; 1 drivers
v00851DB0_0 .net *"_s8", 0 0, L_00852EB8; 1 drivers
v00851E08_0 .net "a", 0 0, L_00854D00; 1 drivers
v00851E60_0 .net "b", 0 0, L_00854D58; 1 drivers
v00851EB8_0 .net "cin", 0 0, L_00854DB0; 1 drivers
v00851F10_0 .net8 "cout", 0 0, RS_0080D8AC; 2 drivers
v00851F68_0 .net "q", 0 0, v008511A8_0; 1 drivers
v00851FC0_0 .net8 "sum", 0 0, RS_0080D954; 2 drivers
v00852018_0 .net "x", 0 0, v00851888_0; 1 drivers
v00852070_0 .net "y", 0 0, v008512B0_0; 1 drivers
v008520C8_0 .net "z", 0 0, v008510A0_0; 1 drivers
S_007C9088 .scope module, "xor1" "xorgate" 3 57, 3 88, S_007D8D70;
 .timescale -9 -12;
L_00853008 .functor NOT 1, L_00854D58, C4<0>, C4<0>, C4<0>;
L_00855860 .functor NOT 1, L_00854D00, C4<0>, C4<0>, C4<0>;
v00851AF0_0 .alias "a", 0 0, v00851E08_0;
v00851B48_0 .alias "b", 0 0, v00851E60_0;
v00851BA0_0 .alias "out", 0 0, v00852018_0;
v00851BF8_0 .net "x", 0 0, v00851A98_0; 1 drivers
v00851C50_0 .net "y", 0 0, v00851990_0; 1 drivers
S_007C8F78 .scope module, "and1" "andgate" 3 94, 3 66, S_007C9088;
 .timescale -9 -12;
v008519E8_0 .alias "a", 0 0, v00851E08_0;
v00851A40_0 .net "b", 0 0, L_00853008; 1 drivers
v00851A98_0 .var "out", 0 0;
E_007D6860 .event edge, v00850FF0_0, v00851A40_0;
S_007C78A0 .scope module, "and2" "andgate" 3 95, 3 66, S_007C9088;
 .timescale -9 -12;
v008518E0_0 .net "a", 0 0, L_00855860; 1 drivers
v00851938_0 .alias "b", 0 0, v00851E60_0;
v00851990_0 .var "out", 0 0;
E_007D6200 .event edge, v008518E0_0, v00851048_0;
S_007C9000 .scope module, "or1" "orgate" 3 96, 3 77, S_007C9088;
 .timescale -9 -12;
v008517D8_0 .alias "a", 0 0, v00851BF8_0;
v00851830_0 .alias "b", 0 0, v00851C50_0;
v00851888_0 .var "out", 0 0;
E_007D5DE0 .event edge, v008517D8_0, v00851830_0;
S_007C7928 .scope module, "xor2" "xorgate" 3 58, 3 88, S_007D8D70;
 .timescale -9 -12;
L_00855898 .functor NOT 1, L_00854DB0, C4<0>, C4<0>, C4<0>;
L_008558D0 .functor NOT 1, v00851888_0, C4<0>, C4<0>, C4<0>;
v00851620_0 .alias "a", 0 0, v00852018_0;
v00851678_0 .alias "b", 0 0, v00851EB8_0;
v008516D0_0 .alias "out", 0 0, v00851FC0_0;
v00851728_0 .net "x", 0 0, v008515C8_0; 1 drivers
v00851780_0 .net "y", 0 0, v008514C0_0; 1 drivers
S_007C9110 .scope module, "and1" "andgate" 3 94, 3 66, S_007C7928;
 .timescale -9 -12;
v00851518_0 .alias "a", 0 0, v00852018_0;
v00851570_0 .net "b", 0 0, L_00855898; 1 drivers
v008515C8_0 .var "out", 0 0;
E_007D5D20 .event edge, v00851518_0, v00851570_0;
S_007C9198 .scope module, "and2" "andgate" 3 95, 3 66, S_007C7928;
 .timescale -9 -12;
v00851410_0 .net "a", 0 0, L_008558D0; 1 drivers
v00851468_0 .alias "b", 0 0, v00851EB8_0;
v008514C0_0 .var "out", 0 0;
E_007D5BA0 .event edge, v00851410_0, v00851150_0;
S_007C9770 .scope module, "or1" "orgate" 3 96, 3 77, S_007C7928;
 .timescale -9 -12;
v00851308_0 .alias "a", 0 0, v00851728_0;
v00851360_0 .alias "b", 0 0, v00851780_0;
v008513B8_0 .var "out", 0 0;
E_007D5B80 .event edge, v00851308_0, v00851360_0;
S_007C79B0 .scope module, "and1" "andgate" 3 59, 3 66, S_007D8D70;
 .timescale -9 -12;
v00851200_0 .alias "a", 0 0, v00851E08_0;
v00851258_0 .alias "b", 0 0, v00851E60_0;
v008512B0_0 .var "out", 0 0;
S_007C7F88 .scope module, "and2" "andgate" 3 60, 3 66, S_007D8D70;
 .timescale -9 -12;
v008510F8_0 .alias "a", 0 0, v008520C8_0;
v00851150_0 .alias "b", 0 0, v00851EB8_0;
v008511A8_0 .var "out", 0 0;
E_007D5640 .event edge, v008510A0_0, v00851150_0;
S_007D9018 .scope module, "or1" "orgate" 3 61, 3 77, S_007D8D70;
 .timescale -9 -12;
v00850FF0_0 .alias "a", 0 0, v00851E08_0;
v00851048_0 .alias "b", 0 0, v00851E60_0;
v008510A0_0 .var "out", 0 0;
E_007D54C0 .event edge, v00850FF0_0, v00851048_0;
S_007D8F90 .scope module, "or2" "orgate" 3 62, 3 77, S_007D8D70;
 .timescale -9 -12;
v00850EE8_0 .alias "a", 0 0, v00852070_0;
v00850F40_0 .alias "b", 0 0, v00851F68_0;
v00850F98_0 .var "out", 0 0;
E_007D4A20 .event edge, v00850EE8_0, v00850F40_0;
S_007D7720 .scope module, "fa2" "fulladder" 3 35, 3 48, S_007E3A40;
 .timescale -9 -12;
L_0084D798 .functor XOR 1, L_00854EB8, L_00854F10, C4<0>, C4<0>;
L_008559E8 .functor XOR 1, L_0084D798, L_00854F68, C4<0>, C4<0>;
L_0084D488 .functor AND 1, L_00854EB8, L_00854F10, C4<1>, C4<1>;
L_00855A58 .functor OR 1, L_00854EB8, L_00854F10, C4<0>, C4<0>;
L_00855A90 .functor AND 1, L_00855A58, L_00854F68, C4<1>, C4<1>;
L_00855B00 .functor OR 1, L_0084D488, L_00855A90, C4<0>, C4<0>;
v00850A70_0 .net *"_s0", 0 0, L_0084D798; 1 drivers
v00850AC8_0 .net *"_s4", 0 0, L_0084D488; 1 drivers
v00850B20_0 .net *"_s6", 0 0, L_00855A58; 1 drivers
v00850B78_0 .net *"_s8", 0 0, L_00855A90; 1 drivers
v00850BD0_0 .net "a", 0 0, L_00854EB8; 1 drivers
v00850C28_0 .net "b", 0 0, L_00854F10; 1 drivers
v00850C80_0 .net "cin", 0 0, L_00854F68; 1 drivers
v00850CD8_0 .net8 "cout", 0 0, RS_0080D6B4; 2 drivers
v00850D30_0 .net "q", 0 0, v0084FF10_0; 1 drivers
v00850D88_0 .net8 "sum", 0 0, RS_0080D75C; 2 drivers
v00850DE0_0 .net "x", 0 0, v008505F0_0; 1 drivers
v00850E38_0 .net "y", 0 0, v00850018_0; 1 drivers
v00850E90_0 .net "z", 0 0, v0084FE08_0; 1 drivers
S_007D8688 .scope module, "xor1" "xorgate" 3 57, 3 88, S_007D7720;
 .timescale -9 -12;
L_00855BE0 .functor NOT 1, L_00854F10, C4<0>, C4<0>, C4<0>;
L_00855C18 .functor NOT 1, L_00854EB8, C4<0>, C4<0>, C4<0>;
v008508B8_0 .alias "a", 0 0, v00850BD0_0;
v00850910_0 .alias "b", 0 0, v00850C28_0;
v00850968_0 .alias "out", 0 0, v00850DE0_0;
v008509C0_0 .net "x", 0 0, v00850860_0; 1 drivers
v00850A18_0 .net "y", 0 0, v008506F8_0; 1 drivers
S_007D8710 .scope module, "and1" "andgate" 3 94, 3 66, S_007D8688;
 .timescale -9 -12;
v00850750_0 .alias "a", 0 0, v00850BD0_0;
v008507A8_0 .net "b", 0 0, L_00855BE0; 1 drivers
v00850860_0 .var "out", 0 0;
E_007D5A00 .event edge, v0084FD58_0, v008507A8_0;
S_007D8798 .scope module, "and2" "andgate" 3 95, 3 66, S_007D8688;
 .timescale -9 -12;
v00850648_0 .net "a", 0 0, L_00855C18; 1 drivers
v008506A0_0 .alias "b", 0 0, v00850C28_0;
v008506F8_0 .var "out", 0 0;
E_007D59E0 .event edge, v00850648_0, v0084FDB0_0;
S_007D8600 .scope module, "or1" "orgate" 3 96, 3 77, S_007D8688;
 .timescale -9 -12;
v00850540_0 .alias "a", 0 0, v008509C0_0;
v00850598_0 .alias "b", 0 0, v00850A18_0;
v008505F0_0 .var "out", 0 0;
E_007D5660 .event edge, v00850540_0, v00850598_0;
S_007D7FA0 .scope module, "xor2" "xorgate" 3 58, 3 88, S_007D7720;
 .timescale -9 -12;
L_00855C50 .functor NOT 1, L_00854F68, C4<0>, C4<0>, C4<0>;
L_00855C88 .functor NOT 1, v008505F0_0, C4<0>, C4<0>, C4<0>;
v00850388_0 .alias "a", 0 0, v00850DE0_0;
v008503E0_0 .alias "b", 0 0, v00850C80_0;
v00850438_0 .alias "out", 0 0, v00850D88_0;
v00850490_0 .net "x", 0 0, v00850330_0; 1 drivers
v008504E8_0 .net "y", 0 0, v00850228_0; 1 drivers
S_007D8578 .scope module, "and1" "andgate" 3 94, 3 66, S_007D7FA0;
 .timescale -9 -12;
v00850280_0 .alias "a", 0 0, v00850DE0_0;
v008502D8_0 .net "b", 0 0, L_00855C50; 1 drivers
v00850330_0 .var "out", 0 0;
E_007D55A0 .event edge, v00850280_0, v008502D8_0;
S_007D8358 .scope module, "and2" "andgate" 3 95, 3 66, S_007D7FA0;
 .timescale -9 -12;
v00850178_0 .net "a", 0 0, L_00855C88; 1 drivers
v008501D0_0 .alias "b", 0 0, v00850C80_0;
v00850228_0 .var "out", 0 0;
E_007D5420 .event edge, v00850178_0, v0084FEB8_0;
S_007D7F18 .scope module, "or1" "orgate" 3 96, 3 77, S_007D7FA0;
 .timescale -9 -12;
v00850070_0 .alias "a", 0 0, v00850490_0;
v008500C8_0 .alias "b", 0 0, v008504E8_0;
v00850120_0 .var "out", 0 0;
E_007D5400 .event edge, v00850070_0, v008500C8_0;
S_007D7E08 .scope module, "and1" "andgate" 3 59, 3 66, S_007D7720;
 .timescale -9 -12;
v0084FF68_0 .alias "a", 0 0, v00850BD0_0;
v0084FFC0_0 .alias "b", 0 0, v00850C28_0;
v00850018_0 .var "out", 0 0;
S_007D7E90 .scope module, "and2" "andgate" 3 60, 3 66, S_007D7720;
 .timescale -9 -12;
v0084FE60_0 .alias "a", 0 0, v00850E90_0;
v0084FEB8_0 .alias "b", 0 0, v00850C80_0;
v0084FF10_0 .var "out", 0 0;
E_007D4EC0 .event edge, v0084FE08_0, v0084FEB8_0;
S_007D7D80 .scope module, "or1" "orgate" 3 61, 3 77, S_007D7720;
 .timescale -9 -12;
v0084FD58_0 .alias "a", 0 0, v00850BD0_0;
v0084FDB0_0 .alias "b", 0 0, v00850C28_0;
v0084FE08_0 .var "out", 0 0;
E_007D4D40 .event edge, v0084FD58_0, v0084FDB0_0;
S_007D7B60 .scope module, "or2" "orgate" 3 62, 3 77, S_007D7720;
 .timescale -9 -12;
v0084FC50_0 .alias "a", 0 0, v00850E38_0;
v0084FCA8_0 .alias "b", 0 0, v00850D30_0;
v0084FD00_0 .var "out", 0 0;
E_007D51E0 .event edge, v0084FC50_0, v0084FCA8_0;
S_007D79C8 .scope module, "fa3" "fulladder" 3 36, 3 48, S_007E3A40;
 .timescale -9 -12;
L_00855978 .functor XOR 1, L_00855070, L_008550C8, C4<0>, C4<0>;
L_00855CC0 .functor XOR 1, L_00855978, L_00855120, C4<0>, C4<0>;
L_0084D290 .functor AND 1, L_00855070, L_008550C8, C4<1>, C4<1>;
L_0084D5A0 .functor OR 1, L_00855070, L_008550C8, C4<0>, C4<0>;
L_00855D30 .functor AND 1, L_0084D5A0, L_00855120, C4<1>, C4<1>;
L_00855DA0 .functor OR 1, L_0084D290, L_00855D30, C4<0>, C4<0>;
v0084F7D8_0 .net *"_s0", 0 0, L_00855978; 1 drivers
v0084F830_0 .net *"_s4", 0 0, L_0084D290; 1 drivers
v0084F888_0 .net *"_s6", 0 0, L_0084D5A0; 1 drivers
v0084F8E0_0 .net *"_s8", 0 0, L_00855D30; 1 drivers
v0084F938_0 .net "a", 0 0, L_00855070; 1 drivers
v0084F990_0 .net "b", 0 0, L_008550C8; 1 drivers
v0084F9E8_0 .net "cin", 0 0, L_00855120; 1 drivers
v0084FA40_0 .net8 "cout", 0 0, RS_0080D4BC; 2 drivers
v0084FA98_0 .net "q", 0 0, v0084ECD8_0; 1 drivers
v0084FAF0_0 .net8 "sum", 0 0, RS_0080D564; 2 drivers
v0084FB48_0 .net "x", 0 0, v0084F3B8_0; 1 drivers
v0084FBA0_0 .net "y", 0 0, v0084EDE0_0; 1 drivers
v0084FBF8_0 .net "z", 0 0, v0084EBD0_0; 1 drivers
S_007D7588 .scope module, "xor1" "xorgate" 3 57, 3 88, S_007D79C8;
 .timescale -9 -12;
L_00855E80 .functor NOT 1, L_008550C8, C4<0>, C4<0>, C4<0>;
L_00855EB8 .functor NOT 1, L_00855070, C4<0>, C4<0>, C4<0>;
v0084F620_0 .alias "a", 0 0, v0084F938_0;
v0084F678_0 .alias "b", 0 0, v0084F990_0;
v0084F6D0_0 .alias "out", 0 0, v0084FB48_0;
v0084F728_0 .net "x", 0 0, v0084F5C8_0; 1 drivers
v0084F780_0 .net "y", 0 0, v0084F4C0_0; 1 drivers
S_007D77A8 .scope module, "and1" "andgate" 3 94, 3 66, S_007D7588;
 .timescale -9 -12;
v0084F518_0 .alias "a", 0 0, v0084F938_0;
v0084F570_0 .net "b", 0 0, L_00855E80; 1 drivers
v0084F5C8_0 .var "out", 0 0;
E_007D5280 .event edge, v0084EB20_0, v0084F570_0;
S_007D7610 .scope module, "and2" "andgate" 3 95, 3 66, S_007D7588;
 .timescale -9 -12;
v0084F410_0 .net "a", 0 0, L_00855EB8; 1 drivers
v0084F468_0 .alias "b", 0 0, v0084F990_0;
v0084F4C0_0 .var "out", 0 0;
E_007D5260 .event edge, v0084F410_0, v0084EB78_0;
S_007D7698 .scope module, "or1" "orgate" 3 96, 3 77, S_007D7588;
 .timescale -9 -12;
v0084F308_0 .alias "a", 0 0, v0084F728_0;
v0084F360_0 .alias "b", 0 0, v0084F780_0;
v0084F3B8_0 .var "out", 0 0;
E_007D4EE0 .event edge, v0084F308_0, v0084F360_0;
S_007D71D0 .scope module, "xor2" "xorgate" 3 58, 3 88, S_007D79C8;
 .timescale -9 -12;
L_00855EF0 .functor NOT 1, L_00855120, C4<0>, C4<0>, C4<0>;
L_00855F28 .functor NOT 1, v0084F3B8_0, C4<0>, C4<0>, C4<0>;
v0084F150_0 .alias "a", 0 0, v0084FB48_0;
v0084F1A8_0 .alias "b", 0 0, v0084F9E8_0;
v0084F200_0 .alias "out", 0 0, v0084FAF0_0;
v0084F258_0 .net "x", 0 0, v0084F0F8_0; 1 drivers
v0084F2B0_0 .net "y", 0 0, v0084EFF0_0; 1 drivers
S_007D7368 .scope module, "and1" "andgate" 3 94, 3 66, S_007D71D0;
 .timescale -9 -12;
v0084F048_0 .alias "a", 0 0, v0084FB48_0;
v0084F0A0_0 .net "b", 0 0, L_00855EF0; 1 drivers
v0084F0F8_0 .var "out", 0 0;
E_007D4E20 .event edge, v0084F048_0, v0084F0A0_0;
S_007D70C0 .scope module, "and2" "andgate" 3 95, 3 66, S_007D71D0;
 .timescale -9 -12;
v0084EF40_0 .net "a", 0 0, L_00855F28; 1 drivers
v0084EF98_0 .alias "b", 0 0, v0084F9E8_0;
v0084EFF0_0 .var "out", 0 0;
E_007D4CA0 .event edge, v0084EF40_0, v0084EC80_0;
S_007D7148 .scope module, "or1" "orgate" 3 96, 3 77, S_007D71D0;
 .timescale -9 -12;
v0084EE38_0 .alias "a", 0 0, v0084F258_0;
v0084EE90_0 .alias "b", 0 0, v0084F2B0_0;
v0084EEE8_0 .var "out", 0 0;
E_007D4C80 .event edge, v0084EE38_0, v0084EE90_0;
S_007D7258 .scope module, "and1" "andgate" 3 59, 3 66, S_007D79C8;
 .timescale -9 -12;
v0084ED30_0 .alias "a", 0 0, v0084F938_0;
v0084ED88_0 .alias "b", 0 0, v0084F990_0;
v0084EDE0_0 .var "out", 0 0;
S_007D7830 .scope module, "and2" "andgate" 3 60, 3 66, S_007D79C8;
 .timescale -9 -12;
v0084EC28_0 .alias "a", 0 0, v0084FBF8_0;
v0084EC80_0 .alias "b", 0 0, v0084F9E8_0;
v0084ECD8_0 .var "out", 0 0;
E_007D49A0 .event edge, v0084EBD0_0, v0084EC80_0;
S_007D78B8 .scope module, "or1" "orgate" 3 61, 3 77, S_007D79C8;
 .timescale -9 -12;
v0084EB20_0 .alias "a", 0 0, v0084F938_0;
v0084EB78_0 .alias "b", 0 0, v0084F990_0;
v0084EBD0_0 .var "out", 0 0;
E_007D4A40 .event edge, v0084EB20_0, v0084EB78_0;
S_007D7940 .scope module, "or2" "orgate" 3 62, 3 77, S_007D79C8;
 .timescale -9 -12;
v0084EA18_0 .alias "a", 0 0, v0084FBA0_0;
v0084EA70_0 .alias "b", 0 0, v0084FA98_0;
v0084EAC8_0 .var "out", 0 0;
E_007D5FE0 .event edge, v0084EA18_0, v0084EA70_0;
S_007D8B50 .scope module, "fa4" "fulladder" 3 37, 3 48, S_007E3A40;
 .timescale -9 -12;
L_0084D3A8 .functor XOR 1, L_00855228, L_00855280, C4<0>, C4<0>;
L_008559B0 .functor XOR 1, L_0084D3A8, L_008552D8, C4<0>, C4<0>;
L_0084D098 .functor AND 1, L_00855228, L_00855280, C4<1>, C4<1>;
L_00855908 .functor OR 1, L_00855228, L_00855280, C4<0>, C4<0>;
L_00855F60 .functor AND 1, L_00855908, L_008552D8, C4<1>, C4<1>;
L_00855FD0 .functor OR 1, L_0084D098, L_00855F60, C4<0>, C4<0>;
v0084E570_0 .net *"_s0", 0 0, L_0084D3A8; 1 drivers
v0084E5C8_0 .net *"_s4", 0 0, L_0084D098; 1 drivers
v0084E620_0 .net *"_s6", 0 0, L_00855908; 1 drivers
v0084E678_0 .net *"_s8", 0 0, L_00855F60; 1 drivers
v0084E6D0_0 .net "a", 0 0, L_00855228; 1 drivers
v0084E728_0 .net "b", 0 0, L_00855280; 1 drivers
v0084E780_0 .net "cin", 0 0, L_008552D8; 1 drivers
v0084E7D8_0 .net8 "cout", 0 0, RS_0080D2C4; 2 drivers
v0084E860_0 .net "q", 0 0, v0084DA70_0; 1 drivers
v0084E8B8_0 .net8 "sum", 0 0, RS_0080D36C; 2 drivers
v0084E910_0 .net "x", 0 0, v0084E150_0; 1 drivers
v0084E968_0 .net "y", 0 0, v0084DB78_0; 1 drivers
v0084E9C0_0 .net "z", 0 0, v0084D968_0; 1 drivers
S_007D8138 .scope module, "xor1" "xorgate" 3 57, 3 88, S_007D8B50;
 .timescale -9 -12;
L_008570D0 .functor NOT 1, L_00855280, C4<0>, C4<0>, C4<0>;
L_00857108 .functor NOT 1, L_00855228, C4<0>, C4<0>, C4<0>;
v0084E3B8_0 .alias "a", 0 0, v0084E6D0_0;
v0084E410_0 .alias "b", 0 0, v0084E728_0;
v0084E468_0 .alias "out", 0 0, v0084E910_0;
v0084E4C0_0 .net "x", 0 0, v0084E360_0; 1 drivers
v0084E518_0 .net "y", 0 0, v0084E258_0; 1 drivers
S_007D7A50 .scope module, "and1" "andgate" 3 94, 3 66, S_007D8138;
 .timescale -9 -12;
v0084E2B0_0 .alias "a", 0 0, v0084E6D0_0;
v0084E308_0 .net "b", 0 0, L_008570D0; 1 drivers
v0084E360_0 .var "out", 0 0;
E_007D4B00 .event edge, v0084D8B8_0, v0084E308_0;
S_007D8028 .scope module, "and2" "andgate" 3 95, 3 66, S_007D8138;
 .timescale -9 -12;
v0084E1A8_0 .net "a", 0 0, L_00857108; 1 drivers
v0084E200_0 .alias "b", 0 0, v0084E728_0;
v0084E258_0 .var "out", 0 0;
E_007D4AE0 .event edge, v0084E1A8_0, v0084D910_0;
S_007D80B0 .scope module, "or1" "orgate" 3 96, 3 77, S_007D8138;
 .timescale -9 -12;
v0084E0A0_0 .alias "a", 0 0, v0084E4C0_0;
v0084E0F8_0 .alias "b", 0 0, v0084E518_0;
v0084E150_0 .var "out", 0 0;
E_007D49C0 .event edge, v0084E0A0_0, v0084E0F8_0;
S_007D88A8 .scope module, "xor2" "xorgate" 3 58, 3 88, S_007D8B50;
 .timescale -9 -12;
L_00857140 .functor NOT 1, L_008552D8, C4<0>, C4<0>, C4<0>;
L_00857178 .functor NOT 1, v0084E150_0, C4<0>, C4<0>, C4<0>;
v0084DEE8_0 .alias "a", 0 0, v0084E910_0;
v0084DF40_0 .alias "b", 0 0, v0084E780_0;
v0084DF98_0 .alias "out", 0 0, v0084E8B8_0;
v0084DFF0_0 .net "x", 0 0, v0084DE90_0; 1 drivers
v0084E048_0 .net "y", 0 0, v0084DD88_0; 1 drivers
S_007D81C0 .scope module, "and1" "andgate" 3 94, 3 66, S_007D88A8;
 .timescale -9 -12;
v0084DDE0_0 .alias "a", 0 0, v0084E910_0;
v0084DE38_0 .net "b", 0 0, L_00857140; 1 drivers
v0084DE90_0 .var "out", 0 0;
E_007D4960 .event edge, v0084DDE0_0, v0084DE38_0;
S_007D8248 .scope module, "and2" "andgate" 3 95, 3 66, S_007D88A8;
 .timescale -9 -12;
v0084DCD8_0 .net "a", 0 0, L_00857178; 1 drivers
v0084DD30_0 .alias "b", 0 0, v0084E780_0;
v0084DD88_0 .var "out", 0 0;
E_007D4A00 .event edge, v0084DCD8_0, v0084DA18_0;
S_007D8820 .scope module, "or1" "orgate" 3 96, 3 77, S_007D88A8;
 .timescale -9 -12;
v0084DBD0_0 .alias "a", 0 0, v0084DFF0_0;
v0084DC28_0 .alias "b", 0 0, v0084E048_0;
v0084DC80_0 .var "out", 0 0;
E_007D49E0 .event edge, v0084DBD0_0, v0084DC28_0;
S_007D8930 .scope module, "and1" "andgate" 3 59, 3 66, S_007D8B50;
 .timescale -9 -12;
v0084DAC8_0 .alias "a", 0 0, v0084E6D0_0;
v0084DB20_0 .alias "b", 0 0, v0084E728_0;
v0084DB78_0 .var "out", 0 0;
S_007D89B8 .scope module, "and2" "andgate" 3 60, 3 66, S_007D8B50;
 .timescale -9 -12;
v0084D9C0_0 .alias "a", 0 0, v0084E9C0_0;
v0084DA18_0 .alias "b", 0 0, v0084E780_0;
v0084DA70_0 .var "out", 0 0;
E_007D5160 .event edge, v0084D968_0, v0084DA18_0;
S_007D8A40 .scope module, "or1" "orgate" 3 61, 3 77, S_007D8B50;
 .timescale -9 -12;
v0084D8B8_0 .alias "a", 0 0, v0084E6D0_0;
v0084D910_0 .alias "b", 0 0, v0084E728_0;
v0084D968_0 .var "out", 0 0;
E_007D5200 .event edge, v0084D8B8_0, v0084D910_0;
S_007D8AC8 .scope module, "or2" "orgate" 3 62, 3 77, S_007D8B50;
 .timescale -9 -12;
v0084CF80_0 .alias "a", 0 0, v0084E968_0;
v0084CFD8_0 .alias "b", 0 0, v0084E860_0;
v0084D860_0 .var "out", 0 0;
E_007D61A0 .event edge, v0084CF80_0, v0084CFD8_0;
S_007E30B0 .scope module, "fa5" "fulladder" 3 38, 3 48, S_007E3A40;
 .timescale -9 -12;
L_0084D1B0 .functor XOR 1, L_008553E0, L_00855438, C4<0>, C4<0>;
L_008571B0 .functor XOR 1, L_0084D1B0, L_00855490, C4<0>, C4<0>;
L_00847280 .functor AND 1, L_008553E0, L_00855438, C4<1>, C4<1>;
L_00857220 .functor OR 1, L_008553E0, L_00855438, C4<0>, C4<0>;
L_00857258 .functor AND 1, L_00857220, L_00855490, C4<1>, C4<1>;
L_008572C8 .functor OR 1, L_00847280, L_00857258, C4<0>, C4<0>;
v0084CB08_0 .net *"_s0", 0 0, L_0084D1B0; 1 drivers
v0084CB60_0 .net *"_s4", 0 0, L_00847280; 1 drivers
v0084CBB8_0 .net *"_s6", 0 0, L_00857220; 1 drivers
v0084CC10_0 .net *"_s8", 0 0, L_00857258; 1 drivers
v0084CC68_0 .net "a", 0 0, L_008553E0; 1 drivers
v0084CCC0_0 .net "b", 0 0, L_00855438; 1 drivers
v0084CD18_0 .net "cin", 0 0, L_00855490; 1 drivers
v0084CD70_0 .net8 "cout", 0 0, RS_0080D0CC; 2 drivers
v0084CDC8_0 .net "q", 0 0, v0084BBD8_0; 1 drivers
v0084CE20_0 .net8 "sum", 0 0, RS_0080D174; 2 drivers
v0084CE78_0 .net "x", 0 0, v0084C6E8_0; 1 drivers
v0084CED0_0 .net "y", 0 0, v0084C110_0; 1 drivers
v0084CF28_0 .net "z", 0 0, v0084BAD0_0; 1 drivers
S_007E4018 .scope module, "xor1" "xorgate" 3 57, 3 88, S_007E30B0;
 .timescale -9 -12;
L_008573A8 .functor NOT 1, L_00855438, C4<0>, C4<0>, C4<0>;
L_008573E0 .functor NOT 1, L_008553E0, C4<0>, C4<0>, C4<0>;
v0084C950_0 .alias "a", 0 0, v0084CC68_0;
v0084C9A8_0 .alias "b", 0 0, v0084CCC0_0;
v0084CA00_0 .alias "out", 0 0, v0084CE78_0;
v0084CA58_0 .net "x", 0 0, v0084C8F8_0; 1 drivers
v0084CAB0_0 .net "y", 0 0, v0084C7F0_0; 1 drivers
S_007D8BD8 .scope module, "and1" "andgate" 3 94, 3 66, S_007E4018;
 .timescale -9 -12;
v0084C848_0 .alias "a", 0 0, v0084CC68_0;
v0084C8A0_0 .net "b", 0 0, L_008573A8; 1 drivers
v0084C8F8_0 .var "out", 0 0;
E_007D5100 .event edge, v0084BA20_0, v0084C8A0_0;
S_007D8C60 .scope module, "and2" "andgate" 3 95, 3 66, S_007E4018;
 .timescale -9 -12;
v0084C740_0 .net "a", 0 0, L_008573E0; 1 drivers
v0084C798_0 .alias "b", 0 0, v0084CCC0_0;
v0084C7F0_0 .var "out", 0 0;
E_007D50E0 .event edge, v0084C740_0, v0084BA78_0;
S_007E3F90 .scope module, "or1" "orgate" 3 96, 3 77, S_007E4018;
 .timescale -9 -12;
v0084C638_0 .alias "a", 0 0, v0084CA58_0;
v0084C690_0 .alias "b", 0 0, v0084CAB0_0;
v0084C6E8_0 .var "out", 0 0;
E_007D5180 .event edge, v0084C638_0, v0084C690_0;
S_007E3930 .scope module, "xor2" "xorgate" 3 58, 3 88, S_007E30B0;
 .timescale -9 -12;
L_00857418 .functor NOT 1, L_00855490, C4<0>, C4<0>, C4<0>;
L_00857450 .functor NOT 1, v0084C6E8_0, C4<0>, C4<0>, C4<0>;
v0084C480_0 .alias "a", 0 0, v0084CE78_0;
v0084C4D8_0 .alias "b", 0 0, v0084CD18_0;
v0084C530_0 .alias "out", 0 0, v0084CE20_0;
v0084C588_0 .net "x", 0 0, v0084C428_0; 1 drivers
v0084C5E0_0 .net "y", 0 0, v0084C320_0; 1 drivers
S_007E3F08 .scope module, "and1" "andgate" 3 94, 3 66, S_007E3930;
 .timescale -9 -12;
v0084C378_0 .alias "a", 0 0, v0084CE78_0;
v0084C3D0_0 .net "b", 0 0, L_00857418; 1 drivers
v0084C428_0 .var "out", 0 0;
E_007D5120 .event edge, v0084C378_0, v0084C3D0_0;
S_007E3CE8 .scope module, "and2" "andgate" 3 95, 3 66, S_007E3930;
 .timescale -9 -12;
v0084C270_0 .net "a", 0 0, L_00857450; 1 drivers
v0084C2C8_0 .alias "b", 0 0, v0084CD18_0;
v0084C320_0 .var "out", 0 0;
E_007D51C0 .event edge, v0084C270_0, v0084BB80_0;
S_007E38A8 .scope module, "or1" "orgate" 3 96, 3 77, S_007E3930;
 .timescale -9 -12;
v0084C168_0 .alias "a", 0 0, v0084C588_0;
v0084C1C0_0 .alias "b", 0 0, v0084C5E0_0;
v0084C218_0 .var "out", 0 0;
E_007D51A0 .event edge, v0084C168_0, v0084C1C0_0;
S_007E3798 .scope module, "and1" "andgate" 3 59, 3 66, S_007E30B0;
 .timescale -9 -12;
v0084C060_0 .alias "a", 0 0, v0084CC68_0;
v0084C0B8_0 .alias "b", 0 0, v0084CCC0_0;
v0084C110_0 .var "out", 0 0;
S_007E3820 .scope module, "and2" "andgate" 3 60, 3 66, S_007E30B0;
 .timescale -9 -12;
v0084BB28_0 .alias "a", 0 0, v0084CF28_0;
v0084BB80_0 .alias "b", 0 0, v0084CD18_0;
v0084BBD8_0 .var "out", 0 0;
E_007D5920 .event edge, v0084BAD0_0, v0084BB80_0;
S_007E3710 .scope module, "or1" "orgate" 3 61, 3 77, S_007E30B0;
 .timescale -9 -12;
v0084BA20_0 .alias "a", 0 0, v0084CC68_0;
v0084BA78_0 .alias "b", 0 0, v0084CCC0_0;
v0084BAD0_0 .var "out", 0 0;
E_007D6000 .event edge, v0084BA20_0, v0084BA78_0;
S_007E34F0 .scope module, "or2" "orgate" 3 62, 3 77, S_007E30B0;
 .timescale -9 -12;
v0084B918_0 .alias "a", 0 0, v0084CED0_0;
v0084B970_0 .alias "b", 0 0, v0084CDC8_0;
v0084B9C8_0 .var "out", 0 0;
E_007D61E0 .event edge, v0084B918_0, v0084B970_0;
S_007E21D0 .scope module, "fa6" "fulladder" 3 39, 3 48, S_007E3A40;
 .timescale -9 -12;
L_00847398 .functor XOR 1, L_00855598, L_008555F0, C4<0>, C4<0>;
L_00857488 .functor XOR 1, L_00847398, L_00855648, C4<0>, C4<0>;
L_00847088 .functor AND 1, L_00855598, L_008555F0, C4<1>, C4<1>;
L_008574F8 .functor OR 1, L_00855598, L_008555F0, C4<0>, C4<0>;
L_00857530 .functor AND 1, L_008574F8, L_00855648, C4<1>, C4<1>;
L_008575A0 .functor OR 1, L_00847088, L_00857530, C4<0>, C4<0>;
v0084B4A0_0 .net *"_s0", 0 0, L_00847398; 1 drivers
v0084B4F8_0 .net *"_s4", 0 0, L_00847088; 1 drivers
v0084B550_0 .net *"_s6", 0 0, L_008574F8; 1 drivers
v0084B5A8_0 .net *"_s8", 0 0, L_00857530; 1 drivers
v0084B600_0 .net "a", 0 0, L_00855598; 1 drivers
v0084B658_0 .net "b", 0 0, L_008555F0; 1 drivers
v0084B6B0_0 .net "cin", 0 0, L_00855648; 1 drivers
v0084B708_0 .net8 "cout", 0 0, RS_0080CED4; 2 drivers
v0084B760_0 .net "q", 0 0, v0084A970_0; 1 drivers
v0084B7B8_0 .net8 "sum", 0 0, RS_0080CF7C; 2 drivers
v0084B810_0 .net "x", 0 0, v0084B080_0; 1 drivers
v0084B868_0 .net "y", 0 0, v0084AA78_0; 1 drivers
v0084B8C0_0 .net "z", 0 0, v0084A868_0; 1 drivers
S_007E2F18 .scope module, "xor1" "xorgate" 3 57, 3 88, S_007E21D0;
 .timescale -9 -12;
L_00857680 .functor NOT 1, L_008555F0, C4<0>, C4<0>, C4<0>;
L_008576B8 .functor NOT 1, L_00855598, C4<0>, C4<0>, C4<0>;
v0084B2E8_0 .alias "a", 0 0, v0084B600_0;
v0084B340_0 .alias "b", 0 0, v0084B658_0;
v0084B398_0 .alias "out", 0 0, v0084B810_0;
v0084B3F0_0 .net "x", 0 0, v0084B290_0; 1 drivers
v0084B448_0 .net "y", 0 0, v0084B188_0; 1 drivers
S_007E3138 .scope module, "and1" "andgate" 3 94, 3 66, S_007E2F18;
 .timescale -9 -12;
v0084B1E0_0 .alias "a", 0 0, v0084B600_0;
v0084B238_0 .net "b", 0 0, L_00857680; 1 drivers
v0084B290_0 .var "out", 0 0;
E_007D58C0 .event edge, v0084A7B8_0, v0084B238_0;
S_007E2FA0 .scope module, "and2" "andgate" 3 95, 3 66, S_007E2F18;
 .timescale -9 -12;
v0084B0D8_0 .net "a", 0 0, L_008576B8; 1 drivers
v0084B130_0 .alias "b", 0 0, v0084B658_0;
v0084B188_0 .var "out", 0 0;
E_007D58A0 .event edge, v0084B0D8_0, v0084A810_0;
S_007E3028 .scope module, "or1" "orgate" 3 96, 3 77, S_007E2F18;
 .timescale -9 -12;
v0084AFD0_0 .alias "a", 0 0, v0084B3F0_0;
v0084B028_0 .alias "b", 0 0, v0084B448_0;
v0084B080_0 .var "out", 0 0;
E_007D5940 .event edge, v0084AFD0_0, v0084B028_0;
S_007E27A8 .scope module, "xor2" "xorgate" 3 58, 3 88, S_007E21D0;
 .timescale -9 -12;
L_008576F0 .functor NOT 1, L_00855648, C4<0>, C4<0>, C4<0>;
L_00857728 .functor NOT 1, v0084B080_0, C4<0>, C4<0>, C4<0>;
v0084AE18_0 .alias "a", 0 0, v0084B810_0;
v0084AE70_0 .alias "b", 0 0, v0084B6B0_0;
v0084AEC8_0 .alias "out", 0 0, v0084B7B8_0;
v0084AF20_0 .net "x", 0 0, v0084ADC0_0; 1 drivers
v0084AF78_0 .net "y", 0 0, v0084ACB8_0; 1 drivers
S_007E2CF8 .scope module, "and1" "andgate" 3 94, 3 66, S_007E27A8;
 .timescale -9 -12;
v0084AD10_0 .alias "a", 0 0, v0084B810_0;
v0084AD68_0 .net "b", 0 0, L_008576F0; 1 drivers
v0084ADC0_0 .var "out", 0 0;
E_007D58E0 .event edge, v0084AD10_0, v0084AD68_0;
S_007E28B8 .scope module, "and2" "andgate" 3 95, 3 66, S_007E27A8;
 .timescale -9 -12;
v0084ABD8_0 .net "a", 0 0, L_00857728; 1 drivers
v0084AC60_0 .alias "b", 0 0, v0084B6B0_0;
v0084ACB8_0 .var "out", 0 0;
E_007D5980 .event edge, v0084ABD8_0, v0084A918_0;
S_007E2940 .scope module, "or1" "orgate" 3 96, 3 77, S_007E27A8;
 .timescale -9 -12;
v0084AAD0_0 .alias "a", 0 0, v0084AF20_0;
v0084AB28_0 .alias "b", 0 0, v0084AF78_0;
v0084AB80_0 .var "out", 0 0;
E_007D5960 .event edge, v0084AAD0_0, v0084AB28_0;
S_007E2830 .scope module, "and1" "andgate" 3 59, 3 66, S_007E21D0;
 .timescale -9 -12;
v0084A9C8_0 .alias "a", 0 0, v0084B600_0;
v0084AA20_0 .alias "b", 0 0, v0084B658_0;
v0084AA78_0 .var "out", 0 0;
S_007E2720 .scope module, "and2" "andgate" 3 60, 3 66, S_007E21D0;
 .timescale -9 -12;
v0084A8C0_0 .alias "a", 0 0, v0084B8C0_0;
v0084A918_0 .alias "b", 0 0, v0084B6B0_0;
v0084A970_0 .var "out", 0 0;
E_007D60E0 .event edge, v0084A868_0, v0084A918_0;
S_007E2500 .scope module, "or1" "orgate" 3 61, 3 77, S_007E21D0;
 .timescale -9 -12;
v0084A7B8_0 .alias "a", 0 0, v0084B600_0;
v0084A810_0 .alias "b", 0 0, v0084B658_0;
v0084A868_0 .var "out", 0 0;
E_007D6140 .event edge, v0084A7B8_0, v0084A810_0;
S_007E2148 .scope module, "or2" "orgate" 3 62, 3 77, S_007E21D0;
 .timescale -9 -12;
v0084A6B0_0 .alias "a", 0 0, v0084B868_0;
v0084A708_0 .alias "b", 0 0, v0084B760_0;
v0084A760_0 .var "out", 0 0;
E_007F9578 .event edge, v0084A6B0_0, v0084A708_0;
S_007E22E0 .scope module, "fa7" "fulladder" 3 40, 3 48, S_007E3A40;
 .timescale -9 -12;
L_008471A0 .functor XOR 1, L_00855750, L_008557A8, C4<0>, C4<0>;
L_00857760 .functor XOR 1, L_008471A0, L_0085A060, C4<0>, C4<0>;
L_00846CD0 .functor AND 1, L_00855750, L_008557A8, C4<1>, C4<1>;
L_008577D0 .functor OR 1, L_00855750, L_008557A8, C4<0>, C4<0>;
L_00857808 .functor AND 1, L_008577D0, L_0085A060, C4<1>, C4<1>;
L_00857898 .functor OR 1, L_00846CD0, L_00857808, C4<0>, C4<0>;
v0084A238_0 .net *"_s0", 0 0, L_008471A0; 1 drivers
v0084A290_0 .net *"_s4", 0 0, L_00846CD0; 1 drivers
v0084A2E8_0 .net *"_s6", 0 0, L_008577D0; 1 drivers
v0084A340_0 .net *"_s8", 0 0, L_00857808; 1 drivers
v0084A398_0 .net "a", 0 0, L_00855750; 1 drivers
v0084A3F0_0 .net "b", 0 0, L_008557A8; 1 drivers
v0084A448_0 .net "cin", 0 0, L_0085A060; 1 drivers
v0084A4A0_0 .net8 "cout", 0 0, RS_0080CCDC; 2 drivers
v0084A4F8_0 .net "q", 0 0, v00848F08_0; 1 drivers
v0084A550_0 .net8 "sum", 0 0, RS_0080CD84; 2 drivers
v0084A5A8_0 .net "x", 0 0, v00849E18_0; 1 drivers
v0084A600_0 .net "y", 0 0, v00849010_0; 1 drivers
v0084A658_0 .net "z", 0 0, v00848E00_0; 1 drivers
S_007E2AD8 .scope module, "xor1" "xorgate" 3 57, 3 88, S_007E22E0;
 .timescale -9 -12;
L_00857978 .functor NOT 1, L_008557A8, C4<0>, C4<0>, C4<0>;
L_008579B0 .functor NOT 1, L_00855750, C4<0>, C4<0>, C4<0>;
v0084A080_0 .alias "a", 0 0, v0084A398_0;
v0084A0D8_0 .alias "b", 0 0, v0084A3F0_0;
v0084A130_0 .alias "out", 0 0, v0084A5A8_0;
v0084A188_0 .net "x", 0 0, v0084A028_0; 1 drivers
v0084A1E0_0 .net "y", 0 0, v00849F20_0; 1 drivers
S_007E20C0 .scope module, "and1" "andgate" 3 94, 3 66, S_007E2AD8;
 .timescale -9 -12;
v00849F78_0 .alias "a", 0 0, v0084A398_0;
v00849FD0_0 .net "b", 0 0, L_00857978; 1 drivers
v0084A028_0 .var "out", 0 0;
E_007D6080 .event edge, v00848D50_0, v00849FD0_0;
S_007E2258 .scope module, "and2" "andgate" 3 95, 3 66, S_007E2AD8;
 .timescale -9 -12;
v00849E70_0 .net "a", 0 0, L_008579B0; 1 drivers
v00849EC8_0 .alias "b", 0 0, v0084A3F0_0;
v00849F20_0 .var "out", 0 0;
E_007D6060 .event edge, v00849E70_0, v00848DA8_0;
S_007E2A50 .scope module, "or1" "orgate" 3 96, 3 77, S_007E2AD8;
 .timescale -9 -12;
v00849D68_0 .alias "a", 0 0, v0084A188_0;
v00849DC0_0 .alias "b", 0 0, v0084A1E0_0;
v00849E18_0 .var "out", 0 0;
E_007D6100 .event edge, v00849D68_0, v00849DC0_0;
S_007E3248 .scope module, "xor2" "xorgate" 3 58, 3 88, S_007E22E0;
 .timescale -9 -12;
L_008579E8 .functor NOT 1, L_0085A060, C4<0>, C4<0>, C4<0>;
L_00857A20 .functor NOT 1, v00849E18_0, C4<0>, C4<0>, C4<0>;
v00849380_0 .alias "a", 0 0, v0084A5A8_0;
v008493D8_0 .alias "b", 0 0, v0084A448_0;
v00849C60_0 .alias "out", 0 0, v0084A550_0;
v00849CB8_0 .net "x", 0 0, v00849328_0; 1 drivers
v00849D10_0 .net "y", 0 0, v00849220_0; 1 drivers
S_007E2B60 .scope module, "and1" "andgate" 3 94, 3 66, S_007E3248;
 .timescale -9 -12;
v00849278_0 .alias "a", 0 0, v0084A5A8_0;
v008492D0_0 .net "b", 0 0, L_008579E8; 1 drivers
v00849328_0 .var "out", 0 0;
E_007D60A0 .event edge, v00849278_0, v008492D0_0;
S_007E2BE8 .scope module, "and2" "andgate" 3 95, 3 66, S_007E3248;
 .timescale -9 -12;
v00849170_0 .net "a", 0 0, L_00857A20; 1 drivers
v008491C8_0 .alias "b", 0 0, v0084A448_0;
v00849220_0 .var "out", 0 0;
E_007D6120 .event edge, v00849170_0, v00848EB0_0;
S_007E31C0 .scope module, "or1" "orgate" 3 96, 3 77, S_007E3248;
 .timescale -9 -12;
v00849068_0 .alias "a", 0 0, v00849CB8_0;
v008490C0_0 .alias "b", 0 0, v00849D10_0;
v00849118_0 .var "out", 0 0;
E_007D6160 .event edge, v00849068_0, v008490C0_0;
S_007E32D0 .scope module, "and1" "andgate" 3 59, 3 66, S_007E22E0;
 .timescale -9 -12;
v00848F60_0 .alias "a", 0 0, v0084A398_0;
v00848FB8_0 .alias "b", 0 0, v0084A3F0_0;
v00849010_0 .var "out", 0 0;
S_007E3358 .scope module, "and2" "andgate" 3 60, 3 66, S_007E22E0;
 .timescale -9 -12;
v00848E58_0 .alias "a", 0 0, v0084A658_0;
v00848EB0_0 .alias "b", 0 0, v0084A448_0;
v00848F08_0 .var "out", 0 0;
E_007F93F8 .event edge, v00848E00_0, v00848EB0_0;
S_007E33E0 .scope module, "or1" "orgate" 3 61, 3 77, S_007E22E0;
 .timescale -9 -12;
v00848D50_0 .alias "a", 0 0, v0084A398_0;
v00848DA8_0 .alias "b", 0 0, v0084A3F0_0;
v00848E00_0 .var "out", 0 0;
E_007F95F8 .event edge, v00848D50_0, v00848DA8_0;
S_007E39B8 .scope module, "or2" "orgate" 3 62, 3 77, S_007E22E0;
 .timescale -9 -12;
v00848C48_0 .alias "a", 0 0, v0084A600_0;
v00848CA0_0 .alias "b", 0 0, v0084A4F8_0;
v00848CF8_0 .var "out", 0 0;
E_007F88D8 .event edge, v00848C48_0, v00848CA0_0;
S_007F3A78 .scope module, "FA1" "RCA_8bit" 3 15, 3 21, S_007F3C10;
 .timescale -9 -12;
v00848A38_0 .net "a", 7 0, L_0085B088; 1 drivers
v00848A90_0 .net "b", 7 0, L_0085B0E0; 1 drivers
RS_0080CC64/0/0 .resolv tri, L_0085A3D0, L_0085A588, L_0085A740, L_0085A8F8;
RS_0080CC64/0/4 .resolv tri, L_0085AAB0, L_0085AC68, L_0085AE20, L_0085AFD8;
RS_0080CC64 .resolv tri, RS_0080CC64/0/0, RS_0080CC64/0/4, C4<zzzzzzzz>, C4<zzzzzzzz>;
v00848AE8_0 .net8 "c", 7 0, RS_0080CC64; 8 drivers
v00848B40_0 .alias "cin", 0 0, v00854728_0;
v00848B98_0 .alias "cout", 0 0, v00854938_0;
v00848BF0_0 .net8 "sum", 7 0, RS_0080CC94; 8 drivers
L_0085A2C8 .part L_0085B088, 0, 1;
L_0085A320 .part L_0085B0E0, 0, 1;
RS_0080CB14 .resolv tri, v00847CA0_0, L_00857B00, C4<z>, C4<z>;
L_0085A378 .part/pv RS_0080CB14, 0, 1, 8;
RS_0080CA6C .resolv tri, v00847880_0, L_00857C50, C4<z>, C4<z>;
L_0085A3D0 .part/pv RS_0080CA6C, 0, 1, 8;
L_0085A428 .part L_0085B088, 1, 1;
L_0085A480 .part L_0085B0E0, 1, 1;
L_0085A4D8 .part RS_0080CC64, 0, 1;
RS_0080C91C .resolv tri, v00846238_0, L_00857E10, C4<z>, C4<z>;
L_0085A530 .part/pv RS_0080C91C, 1, 1, 8;
RS_0080C874 .resolv tri, v00845E18_0, L_00857F28, C4<z>, C4<z>;
L_0085A588 .part/pv RS_0080C874, 1, 1, 8;
L_0085A5E0 .part L_0085B088, 2, 1;
L_0085A638 .part L_0085B0E0, 2, 1;
L_0085A690 .part RS_0080CC64, 1, 1;
RS_0080C724 .resolv tri, v00844FD0_0, L_0085C370, C4<z>, C4<z>;
L_0085A6E8 .part/pv RS_0080C724, 2, 1, 8;
RS_0080C67C .resolv tri, v00843780_0, L_0085C488, C4<z>, C4<z>;
L_0085A740 .part/pv RS_0080C67C, 2, 1, 8;
L_0085A798 .part L_0085B088, 3, 1;
L_0085A7F0 .part L_0085B0E0, 3, 1;
L_0085A848 .part RS_0080CC64, 2, 1;
RS_0080C52C .resolv tri, v00842968_0, L_0085C648, C4<z>, C4<z>;
L_0085A8A0 .part/pv RS_0080C52C, 3, 1, 8;
RS_0080C484 .resolv tri, v00842518_0, L_0085C728, C4<z>, C4<z>;
L_0085A8F8 .part/pv RS_0080C484, 3, 1, 8;
L_0085A950 .part L_0085B088, 4, 1;
L_0085A9A8 .part L_0085B0E0, 4, 1;
L_0085AA00 .part RS_0080CC64, 3, 1;
RS_0080C334 .resolv tri, v00840ED0_0, L_0085C338, C4<z>, C4<z>;
L_0085AA58 .part/pv RS_0080C334, 4, 1, 8;
RS_0080C28C .resolv tri, v00840AB0_0, L_0085C958, C4<z>, C4<z>;
L_0085AAB0 .part/pv RS_0080C28C, 4, 1, 8;
L_0085AB08 .part L_0085B088, 5, 1;
L_0085AB60 .part L_0085B0E0, 5, 1;
L_0085ABB8 .part RS_0080CC64, 4, 1;
RS_0080C13C .resolv tri, v0083F8A0_0, L_0085CB38, C4<z>, C4<z>;
L_0085AC10 .part/pv RS_0080C13C, 5, 1, 8;
RS_0080C094 .resolv tri, v0083F480_0, L_0085CC50, C4<z>, C4<z>;
L_0085AC68 .part/pv RS_0080C094, 5, 1, 8;
L_0085ACC0 .part L_0085B088, 6, 1;
L_0085AD18 .part L_0085B0E0, 6, 1;
L_0085AD70 .part RS_0080CC64, 5, 1;
RS_0080BF44 .resolv tri, v0083C638_0, L_0085CE10, C4<z>, C4<z>;
L_0085ADC8 .part/pv RS_0080BF44, 6, 1, 8;
RS_0080BE9C .resolv tri, v0083C218_0, L_0085CF28, C4<z>, C4<z>;
L_0085AE20 .part/pv RS_0080BE9C, 6, 1, 8;
L_0085AE78 .part L_0085B088, 7, 1;
L_0085AED0 .part L_0085B0E0, 7, 1;
L_0085AF28 .part RS_0080CC64, 6, 1;
RS_0080BD4C .resolv tri, v007FE610_0, L_0085D0E8, C4<z>, C4<z>;
L_0085AF80 .part/pv RS_0080BD4C, 7, 1, 8;
RS_0080BCA4 .resolv tri, v007FE1F0_0, L_0085D220, C4<z>, C4<z>;
L_0085AFD8 .part/pv RS_0080BCA4, 7, 1, 8;
L_0085B030 .part RS_0080CC64, 7, 1;
S_007F5AE0 .scope module, "fa0" "fulladder" 3 33, 3 48, S_007F3A78;
 .timescale -9 -12;
L_00857AC8 .functor XOR 1, L_0085A2C8, L_0085A320, C4<0>, C4<0>;
L_00857B00 .functor XOR 1, L_00857AC8, L_0085A168, C4<0>, C4<0>;
L_00857B70 .functor AND 1, L_0085A2C8, L_0085A320, C4<1>, C4<1>;
L_00857BA8 .functor OR 1, L_0085A2C8, L_0085A320, C4<0>, C4<0>;
L_00857BE0 .functor AND 1, L_00857BA8, L_0085A168, C4<1>, C4<1>;
L_00857C50 .functor OR 1, L_00857B70, L_00857BE0, C4<0>, C4<0>;
v008485C0_0 .net *"_s0", 0 0, L_00857AC8; 1 drivers
v00848618_0 .net *"_s4", 0 0, L_00857B70; 1 drivers
v00848670_0 .net *"_s6", 0 0, L_00857BA8; 1 drivers
v008486C8_0 .net *"_s8", 0 0, L_00857BE0; 1 drivers
v00848720_0 .net "a", 0 0, L_0085A2C8; 1 drivers
v00848778_0 .net "b", 0 0, L_0085A320; 1 drivers
v008487D0_0 .alias "cin", 0 0, v00854728_0;
v00848828_0 .net8 "cout", 0 0, RS_0080CA6C; 2 drivers
v00848880_0 .net "q", 0 0, v00847A90_0; 1 drivers
v008488D8_0 .net8 "sum", 0 0, RS_0080CB14; 2 drivers
v00848930_0 .net "x", 0 0, v00848170_0; 1 drivers
v00848988_0 .net "y", 0 0, v00847B98_0; 1 drivers
v008489E0_0 .net "z", 0 0, v00847988_0; 1 drivers
S_007E2368 .scope module, "xor1" "xorgate" 3 57, 3 88, S_007F5AE0;
 .timescale -9 -12;
L_00857D30 .functor NOT 1, L_0085A320, C4<0>, C4<0>, C4<0>;
L_00857D68 .functor NOT 1, L_0085A2C8, C4<0>, C4<0>, C4<0>;
v008483D8_0 .alias "a", 0 0, v00848720_0;
v00848460_0 .alias "b", 0 0, v00848778_0;
v008484B8_0 .alias "out", 0 0, v00848930_0;
v00848510_0 .net "x", 0 0, v00848380_0; 1 drivers
v00848568_0 .net "y", 0 0, v00848278_0; 1 drivers
S_007E3AC8 .scope module, "and1" "andgate" 3 94, 3 66, S_007E2368;
 .timescale -9 -12;
v008482D0_0 .alias "a", 0 0, v00848720_0;
v00848328_0 .net "b", 0 0, L_00857D30; 1 drivers
v00848380_0 .var "out", 0 0;
E_007F9698 .event edge, v008478D8_0, v00848328_0;
S_007E3B50 .scope module, "and2" "andgate" 3 95, 3 66, S_007E2368;
 .timescale -9 -12;
v008481C8_0 .net "a", 0 0, L_00857D68; 1 drivers
v00848220_0 .alias "b", 0 0, v00848778_0;
v00848278_0 .var "out", 0 0;
E_007F9678 .event edge, v008481C8_0, v00847930_0;
S_007E3BD8 .scope module, "or1" "orgate" 3 96, 3 77, S_007E2368;
 .timescale -9 -12;
v008480C0_0 .alias "a", 0 0, v00848510_0;
v00848118_0 .alias "b", 0 0, v00848568_0;
v00848170_0 .var "out", 0 0;
E_007F9618 .event edge, v008480C0_0, v00848118_0;
S_007F5D88 .scope module, "xor2" "xorgate" 3 58, 3 88, S_007F5AE0;
 .timescale -9 -12;
L_00857DA0 .functor NOT 1, L_0085A168, C4<0>, C4<0>, C4<0>;
L_00857DD8 .functor NOT 1, v00848170_0, C4<0>, C4<0>, C4<0>;
v00847F08_0 .alias "a", 0 0, v00848930_0;
v00847F60_0 .alias "b", 0 0, v00854728_0;
v00847FB8_0 .alias "out", 0 0, v008488D8_0;
v00848010_0 .net "x", 0 0, v00847EB0_0; 1 drivers
v00848068_0 .net "y", 0 0, v00847DA8_0; 1 drivers
S_007E23F0 .scope module, "and1" "andgate" 3 94, 3 66, S_007F5D88;
 .timescale -9 -12;
v00847E00_0 .alias "a", 0 0, v00848930_0;
v00847E58_0 .net "b", 0 0, L_00857DA0; 1 drivers
v00847EB0_0 .var "out", 0 0;
E_007F9638 .event edge, v00847E00_0, v00847E58_0;
S_007E29C8 .scope module, "and2" "andgate" 3 95, 3 66, S_007F5D88;
 .timescale -9 -12;
v00847CF8_0 .net "a", 0 0, L_00857DD8; 1 drivers
v00847D50_0 .alias "b", 0 0, v00854728_0;
v00847DA8_0 .var "out", 0 0;
E_007F95D8 .event edge, v00847CF8_0, v00847A38_0;
S_007F5E10 .scope module, "or1" "orgate" 3 96, 3 77, S_007F5D88;
 .timescale -9 -12;
v00847BF0_0 .alias "a", 0 0, v00848010_0;
v00847C48_0 .alias "b", 0 0, v00848068_0;
v00847CA0_0 .var "out", 0 0;
E_007F95B8 .event edge, v00847BF0_0, v00847C48_0;
S_007F5D00 .scope module, "and1" "andgate" 3 59, 3 66, S_007F5AE0;
 .timescale -9 -12;
v00847AE8_0 .alias "a", 0 0, v00848720_0;
v00847B40_0 .alias "b", 0 0, v00848778_0;
v00847B98_0 .var "out", 0 0;
S_007F5C78 .scope module, "and2" "andgate" 3 60, 3 66, S_007F5AE0;
 .timescale -9 -12;
v008479E0_0 .alias "a", 0 0, v008489E0_0;
v00847A38_0 .alias "b", 0 0, v00854728_0;
v00847A90_0 .var "out", 0 0;
E_007F9478 .event edge, v00847988_0, v00847A38_0;
S_007F5BF0 .scope module, "or1" "orgate" 3 61, 3 77, S_007F5AE0;
 .timescale -9 -12;
v008478D8_0 .alias "a", 0 0, v00848720_0;
v00847930_0 .alias "b", 0 0, v00848778_0;
v00847988_0 .var "out", 0 0;
E_007F9418 .event edge, v008478D8_0, v00847930_0;
S_007F5B68 .scope module, "or2" "orgate" 3 62, 3 77, S_007F5AE0;
 .timescale -9 -12;
v008477D0_0 .alias "a", 0 0, v00848988_0;
v00847828_0 .alias "b", 0 0, v00848880_0;
v00847880_0 .var "out", 0 0;
E_007F8158 .event edge, v008477D0_0, v00847828_0;
S_007F53F8 .scope module, "fa1" "fulladder" 3 34, 3 48, S_007F3A78;
 .timescale -9 -12;
L_00846DE8 .functor XOR 1, L_0085A428, L_0085A480, C4<0>, C4<0>;
L_00857E10 .functor XOR 1, L_00846DE8, L_0085A4D8, C4<0>, C4<0>;
L_008416B8 .functor AND 1, L_0085A428, L_0085A480, C4<1>, C4<1>;
L_00857E80 .functor OR 1, L_0085A428, L_0085A480, C4<0>, C4<0>;
L_00857EB8 .functor AND 1, L_00857E80, L_0085A4D8, C4<1>, C4<1>;
L_00857F28 .functor OR 1, L_008416B8, L_00857EB8, C4<0>, C4<0>;
v00846B28_0 .net *"_s0", 0 0, L_00846DE8; 1 drivers
v00846B80_0 .net *"_s4", 0 0, L_008416B8; 1 drivers
v00846BD8_0 .net *"_s6", 0 0, L_00857E80; 1 drivers
v00847460_0 .net *"_s8", 0 0, L_00857EB8; 1 drivers
v008474B8_0 .net "a", 0 0, L_0085A428; 1 drivers
v00847510_0 .net "b", 0 0, L_0085A480; 1 drivers
v00847568_0 .net "cin", 0 0, L_0085A4D8; 1 drivers
v008475C0_0 .net8 "cout", 0 0, RS_0080C874; 2 drivers
v00847618_0 .net "q", 0 0, v00846028_0; 1 drivers
v00847670_0 .net8 "sum", 0 0, RS_0080C91C; 2 drivers
v008476C8_0 .net "x", 0 0, v00846708_0; 1 drivers
v00847720_0 .net "y", 0 0, v00846130_0; 1 drivers
v00847778_0 .net "z", 0 0, v00845F20_0; 1 drivers
S_007F58C0 .scope module, "xor1" "xorgate" 3 57, 3 88, S_007F53F8;
 .timescale -9 -12;
L_00858008 .functor NOT 1, L_0085A480, C4<0>, C4<0>, C4<0>;
L_0085C1E8 .functor NOT 1, L_0085A428, C4<0>, C4<0>, C4<0>;
v00846970_0 .alias "a", 0 0, v008474B8_0;
v008469C8_0 .alias "b", 0 0, v00847510_0;
v00846A20_0 .alias "out", 0 0, v008476C8_0;
v00846A78_0 .net "x", 0 0, v00846918_0; 1 drivers
v00846AD0_0 .net "y", 0 0, v00846810_0; 1 drivers
S_007F5A58 .scope module, "and1" "andgate" 3 94, 3 66, S_007F58C0;
 .timescale -9 -12;
v00846868_0 .alias "a", 0 0, v008474B8_0;
v008468C0_0 .net "b", 0 0, L_00858008; 1 drivers
v00846918_0 .var "out", 0 0;
E_007F9518 .event edge, v00845E70_0, v008468C0_0;
S_007F59D0 .scope module, "and2" "andgate" 3 95, 3 66, S_007F58C0;
 .timescale -9 -12;
v00846760_0 .net "a", 0 0, L_0085C1E8; 1 drivers
v008467B8_0 .alias "b", 0 0, v00847510_0;
v00846810_0 .var "out", 0 0;
E_007F94F8 .event edge, v00846760_0, v00845EC8_0;
S_007F5948 .scope module, "or1" "orgate" 3 96, 3 77, S_007F58C0;
 .timescale -9 -12;
v00846658_0 .alias "a", 0 0, v00846A78_0;
v008466B0_0 .alias "b", 0 0, v00846AD0_0;
v00846708_0 .var "out", 0 0;
E_007F9498 .event edge, v00846658_0, v008466B0_0;
S_007F56A0 .scope module, "xor2" "xorgate" 3 58, 3 88, S_007F53F8;
 .timescale -9 -12;
L_0085C220 .functor NOT 1, L_0085A4D8, C4<0>, C4<0>, C4<0>;
L_0085C258 .functor NOT 1, v00846708_0, C4<0>, C4<0>, C4<0>;
v008464A0_0 .alias "a", 0 0, v008476C8_0;
v008464F8_0 .alias "b", 0 0, v00847568_0;
v00846550_0 .alias "out", 0 0, v00847670_0;
v008465A8_0 .net "x", 0 0, v00846448_0; 1 drivers
v00846600_0 .net "y", 0 0, v00846340_0; 1 drivers
S_007F5838 .scope module, "and1" "andgate" 3 94, 3 66, S_007F56A0;
 .timescale -9 -12;
v00846398_0 .alias "a", 0 0, v008476C8_0;
v008463F0_0 .net "b", 0 0, L_0085C220; 1 drivers
v00846448_0 .var "out", 0 0;
E_007F94B8 .event edge, v00846398_0, v008463F0_0;
S_007F57B0 .scope module, "and2" "andgate" 3 95, 3 66, S_007F56A0;
 .timescale -9 -12;
v00846290_0 .net "a", 0 0, L_0085C258; 1 drivers
v008462E8_0 .alias "b", 0 0, v00847568_0;
v00846340_0 .var "out", 0 0;
E_007F9458 .event edge, v00846290_0, v00845FD0_0;
S_007F5728 .scope module, "or1" "orgate" 3 96, 3 77, S_007F56A0;
 .timescale -9 -12;
v00846188_0 .alias "a", 0 0, v008465A8_0;
v008461E0_0 .alias "b", 0 0, v00846600_0;
v00846238_0 .var "out", 0 0;
E_007F9438 .event edge, v00846188_0, v008461E0_0;
S_007F5618 .scope module, "and1" "andgate" 3 59, 3 66, S_007F53F8;
 .timescale -9 -12;
v00846080_0 .alias "a", 0 0, v008474B8_0;
v008460D8_0 .alias "b", 0 0, v00847510_0;
v00846130_0 .var "out", 0 0;
S_007F5590 .scope module, "and2" "andgate" 3 60, 3 66, S_007F53F8;
 .timescale -9 -12;
v00845F78_0 .alias "a", 0 0, v00847778_0;
v00845FD0_0 .alias "b", 0 0, v00847568_0;
v00846028_0 .var "out", 0 0;
E_007F92F8 .event edge, v00845F20_0, v00845FD0_0;
S_007F5508 .scope module, "or1" "orgate" 3 61, 3 77, S_007F53F8;
 .timescale -9 -12;
v00845E70_0 .alias "a", 0 0, v008474B8_0;
v00845EC8_0 .alias "b", 0 0, v00847510_0;
v00845F20_0 .var "out", 0 0;
E_007F88F8 .event edge, v00845E70_0, v00845EC8_0;
S_007F5480 .scope module, "or2" "orgate" 3 62, 3 77, S_007F53F8;
 .timescale -9 -12;
v00845D68_0 .alias "a", 0 0, v00847720_0;
v00845DC0_0 .alias "b", 0 0, v00847618_0;
v00845E18_0 .var "out", 0 0;
E_007F79D8 .event edge, v00845D68_0, v00845DC0_0;
S_007F4D10 .scope module, "fa2" "fulladder" 3 35, 3 48, S_007F3A78;
 .timescale -9 -12;
L_008417D0 .functor XOR 1, L_0085A5E0, L_0085A638, C4<0>, C4<0>;
L_0085C370 .functor XOR 1, L_008417D0, L_0085A690, C4<0>, C4<0>;
L_008414C0 .functor AND 1, L_0085A5E0, L_0085A638, C4<1>, C4<1>;
L_0085C3E0 .functor OR 1, L_0085A5E0, L_0085A638, C4<0>, C4<0>;
L_0085C418 .functor AND 1, L_0085C3E0, L_0085A690, C4<1>, C4<1>;
L_0085C488 .functor OR 1, L_008414C0, L_0085C418, C4<0>, C4<0>;
v008458C0_0 .net *"_s0", 0 0, L_008417D0; 1 drivers
v00845918_0 .net *"_s4", 0 0, L_008414C0; 1 drivers
v00845970_0 .net *"_s6", 0 0, L_0085C3E0; 1 drivers
v008459C8_0 .net *"_s8", 0 0, L_0085C418; 1 drivers
v00845A20_0 .net "a", 0 0, L_0085A5E0; 1 drivers
v00845A78_0 .net "b", 0 0, L_0085A638; 1 drivers
v00845AD0_0 .net "cin", 0 0, L_0085A690; 1 drivers
v00845B28_0 .net8 "cout", 0 0, RS_0080C67C; 2 drivers
v00845B80_0 .net "q", 0 0, v00844DC0_0; 1 drivers
v00845BD8_0 .net8 "sum", 0 0, RS_0080C724; 2 drivers
v00845C60_0 .net "x", 0 0, v008454A0_0; 1 drivers
v00845CB8_0 .net "y", 0 0, v00844EC8_0; 1 drivers
v00845D10_0 .net "z", 0 0, v00844CB8_0; 1 drivers
S_007F51D8 .scope module, "xor1" "xorgate" 3 57, 3 88, S_007F4D10;
 .timescale -9 -12;
L_0085C568 .functor NOT 1, L_0085A638, C4<0>, C4<0>, C4<0>;
L_0085C5A0 .functor NOT 1, L_0085A5E0, C4<0>, C4<0>, C4<0>;
v00845708_0 .alias "a", 0 0, v00845A20_0;
v00845760_0 .alias "b", 0 0, v00845A78_0;
v008457B8_0 .alias "out", 0 0, v00845C60_0;
v00845810_0 .net "x", 0 0, v008456B0_0; 1 drivers
v00845868_0 .net "y", 0 0, v008455A8_0; 1 drivers
S_007F5370 .scope module, "and1" "andgate" 3 94, 3 66, S_007F51D8;
 .timescale -9 -12;
v00845600_0 .alias "a", 0 0, v00845A20_0;
v00845658_0 .net "b", 0 0, L_0085C568; 1 drivers
v008456B0_0 .var "out", 0 0;
E_007F9398 .event edge, v008437D8_0, v00845658_0;
S_007F52E8 .scope module, "and2" "andgate" 3 95, 3 66, S_007F51D8;
 .timescale -9 -12;
v008454F8_0 .net "a", 0 0, L_0085C5A0; 1 drivers
v00845550_0 .alias "b", 0 0, v00845A78_0;
v008455A8_0 .var "out", 0 0;
E_007F9378 .event edge, v008454F8_0, v00844C60_0;
S_007F5260 .scope module, "or1" "orgate" 3 96, 3 77, S_007F51D8;
 .timescale -9 -12;
v008453F0_0 .alias "a", 0 0, v00845810_0;
v00845448_0 .alias "b", 0 0, v00845868_0;
v008454A0_0 .var "out", 0 0;
E_007F9318 .event edge, v008453F0_0, v00845448_0;
S_007F4FB8 .scope module, "xor2" "xorgate" 3 58, 3 88, S_007F4D10;
 .timescale -9 -12;
L_0085C5D8 .functor NOT 1, L_0085A690, C4<0>, C4<0>, C4<0>;
L_0085C610 .functor NOT 1, v008454A0_0, C4<0>, C4<0>, C4<0>;
v00845238_0 .alias "a", 0 0, v00845C60_0;
v00845290_0 .alias "b", 0 0, v00845AD0_0;
v008452E8_0 .alias "out", 0 0, v00845BD8_0;
v00845340_0 .net "x", 0 0, v008451E0_0; 1 drivers
v00845398_0 .net "y", 0 0, v008450D8_0; 1 drivers
S_007F5150 .scope module, "and1" "andgate" 3 94, 3 66, S_007F4FB8;
 .timescale -9 -12;
v00845130_0 .alias "a", 0 0, v00845C60_0;
v00845188_0 .net "b", 0 0, L_0085C5D8; 1 drivers
v008451E0_0 .var "out", 0 0;
E_007F9338 .event edge, v00845130_0, v00845188_0;
S_007F50C8 .scope module, "and2" "andgate" 3 95, 3 66, S_007F4FB8;
 .timescale -9 -12;
v00845028_0 .net "a", 0 0, L_0085C610; 1 drivers
v00845080_0 .alias "b", 0 0, v00845AD0_0;
v008450D8_0 .var "out", 0 0;
E_007F8858 .event edge, v00845028_0, v00844D68_0;
S_007F5040 .scope module, "or1" "orgate" 3 96, 3 77, S_007F4FB8;
 .timescale -9 -12;
v00844F20_0 .alias "a", 0 0, v00845340_0;
v00844F78_0 .alias "b", 0 0, v00845398_0;
v00844FD0_0 .var "out", 0 0;
E_007F8838 .event edge, v00844F20_0, v00844F78_0;
S_007F4F30 .scope module, "and1" "andgate" 3 59, 3 66, S_007F4D10;
 .timescale -9 -12;
v00844E18_0 .alias "a", 0 0, v00845A20_0;
v00844E70_0 .alias "b", 0 0, v00845A78_0;
v00844EC8_0 .var "out", 0 0;
S_007F4EA8 .scope module, "and2" "andgate" 3 60, 3 66, S_007F4D10;
 .timescale -9 -12;
v00844D10_0 .alias "a", 0 0, v00845D10_0;
v00844D68_0 .alias "b", 0 0, v00845AD0_0;
v00844DC0_0 .var "out", 0 0;
E_007F84F8 .event edge, v00844CB8_0, v00844D68_0;
S_007F4E20 .scope module, "or1" "orgate" 3 61, 3 77, S_007F4D10;
 .timescale -9 -12;
v008437D8_0 .alias "a", 0 0, v00845A20_0;
v00844C60_0 .alias "b", 0 0, v00845A78_0;
v00844CB8_0 .var "out", 0 0;
E_007F8178 .event edge, v008437D8_0, v00844C60_0;
S_007F4D98 .scope module, "or2" "orgate" 3 62, 3 77, S_007F4D10;
 .timescale -9 -12;
v008436D0_0 .alias "a", 0 0, v00845CB8_0;
v00843728_0 .alias "b", 0 0, v00845B80_0;
v00843780_0 .var "out", 0 0;
E_007F7C78 .event edge, v008436D0_0, v00843728_0;
S_007F4628 .scope module, "fa3" "fulladder" 3 36, 3 48, S_007F3A78;
 .timescale -9 -12;
L_0085C300 .functor XOR 1, L_0085A798, L_0085A7F0, C4<0>, C4<0>;
L_0085C648 .functor XOR 1, L_0085C300, L_0085A848, C4<0>, C4<0>;
L_008412C8 .functor AND 1, L_0085A798, L_0085A7F0, C4<1>, C4<1>;
L_008415D8 .functor OR 1, L_0085A798, L_0085A7F0, C4<0>, C4<0>;
L_0085C6B8 .functor AND 1, L_008415D8, L_0085A848, C4<1>, C4<1>;
L_0085C728 .functor OR 1, L_008412C8, L_0085C6B8, C4<0>, C4<0>;
v00843258_0 .net *"_s0", 0 0, L_0085C300; 1 drivers
v008432B0_0 .net *"_s4", 0 0, L_008412C8; 1 drivers
v00843308_0 .net *"_s6", 0 0, L_008415D8; 1 drivers
v00843360_0 .net *"_s8", 0 0, L_0085C6B8; 1 drivers
v008433B8_0 .net "a", 0 0, L_0085A798; 1 drivers
v00843410_0 .net "b", 0 0, L_0085A7F0; 1 drivers
v00843468_0 .net "cin", 0 0, L_0085A848; 1 drivers
v008434C0_0 .net8 "cout", 0 0, RS_0080C484; 2 drivers
v00843518_0 .net "q", 0 0, v00842728_0; 1 drivers
v00843570_0 .net8 "sum", 0 0, RS_0080C52C; 2 drivers
v008435C8_0 .net "x", 0 0, v00842E38_0; 1 drivers
v00843620_0 .net "y", 0 0, v00842860_0; 1 drivers
v00843678_0 .net "z", 0 0, v00842620_0; 1 drivers
S_007F4AF0 .scope module, "xor1" "xorgate" 3 57, 3 88, S_007F4628;
 .timescale -9 -12;
L_0085C808 .functor NOT 1, L_0085A7F0, C4<0>, C4<0>, C4<0>;
L_0085C840 .functor NOT 1, L_0085A798, C4<0>, C4<0>, C4<0>;
v008430A0_0 .alias "a", 0 0, v008433B8_0;
v008430F8_0 .alias "b", 0 0, v00843410_0;
v00843150_0 .alias "out", 0 0, v008435C8_0;
v008431A8_0 .net "x", 0 0, v00843048_0; 1 drivers
v00843200_0 .net "y", 0 0, v00842F40_0; 1 drivers
S_007F4C88 .scope module, "and1" "andgate" 3 94, 3 66, S_007F4AF0;
 .timescale -9 -12;
v00842F98_0 .alias "a", 0 0, v008433B8_0;
v00842FF0_0 .net "b", 0 0, L_0085C808; 1 drivers
v00843048_0 .var "out", 0 0;
E_007F8758 .event edge, v00842570_0, v00842FF0_0;
S_007F4C00 .scope module, "and2" "andgate" 3 95, 3 66, S_007F4AF0;
 .timescale -9 -12;
v00842E90_0 .net "a", 0 0, L_0085C840; 1 drivers
v00842EE8_0 .alias "b", 0 0, v00843410_0;
v00842F40_0 .var "out", 0 0;
E_007F8738 .event edge, v00842E90_0, v008425C8_0;
S_007F4B78 .scope module, "or1" "orgate" 3 96, 3 77, S_007F4AF0;
 .timescale -9 -12;
v00842D88_0 .alias "a", 0 0, v008431A8_0;
v00842DE0_0 .alias "b", 0 0, v00843200_0;
v00842E38_0 .var "out", 0 0;
E_007F8518 .event edge, v00842D88_0, v00842DE0_0;
S_007F48D0 .scope module, "xor2" "xorgate" 3 58, 3 88, S_007F4628;
 .timescale -9 -12;
L_0085C878 .functor NOT 1, L_0085A848, C4<0>, C4<0>, C4<0>;
L_0085C8B0 .functor NOT 1, v00842E38_0, C4<0>, C4<0>, C4<0>;
v00842BD0_0 .alias "a", 0 0, v008435C8_0;
v00842C28_0 .alias "b", 0 0, v00843468_0;
v00842C80_0 .alias "out", 0 0, v00843570_0;
v00842CD8_0 .net "x", 0 0, v00842B78_0; 1 drivers
v00842D30_0 .net "y", 0 0, v00842A70_0; 1 drivers
S_007F4A68 .scope module, "and1" "andgate" 3 94, 3 66, S_007F48D0;
 .timescale -9 -12;
v00842AC8_0 .alias "a", 0 0, v008435C8_0;
v00842B20_0 .net "b", 0 0, L_0085C878; 1 drivers
v00842B78_0 .var "out", 0 0;
E_007F85F8 .event edge, v00842AC8_0, v00842B20_0;
S_007F49E0 .scope module, "and2" "andgate" 3 95, 3 66, S_007F48D0;
 .timescale -9 -12;
v008429C0_0 .net "a", 0 0, L_0085C8B0; 1 drivers
v00842A18_0 .alias "b", 0 0, v00843468_0;
v00842A70_0 .var "out", 0 0;
E_007F80D8 .event edge, v008429C0_0, v008426D0_0;
S_007F4958 .scope module, "or1" "orgate" 3 96, 3 77, S_007F48D0;
 .timescale -9 -12;
v008428B8_0 .alias "a", 0 0, v00842CD8_0;
v00842910_0 .alias "b", 0 0, v00842D30_0;
v00842968_0 .var "out", 0 0;
E_007F80B8 .event edge, v008428B8_0, v00842910_0;
S_007F4848 .scope module, "and1" "andgate" 3 59, 3 66, S_007F4628;
 .timescale -9 -12;
v00842780_0 .alias "a", 0 0, v008433B8_0;
v008427D8_0 .alias "b", 0 0, v00843410_0;
v00842860_0 .var "out", 0 0;
S_007F47C0 .scope module, "and2" "andgate" 3 60, 3 66, S_007F4628;
 .timescale -9 -12;
v00842678_0 .alias "a", 0 0, v00843678_0;
v008426D0_0 .alias "b", 0 0, v00843468_0;
v00842728_0 .var "out", 0 0;
E_007F7D78 .event edge, v00842620_0, v008426D0_0;
S_007F4738 .scope module, "or1" "orgate" 3 61, 3 77, S_007F4628;
 .timescale -9 -12;
v00842570_0 .alias "a", 0 0, v008433B8_0;
v008425C8_0 .alias "b", 0 0, v00843410_0;
v00842620_0 .var "out", 0 0;
E_007F79F8 .event edge, v00842570_0, v008425C8_0;
S_007F46B0 .scope module, "or2" "orgate" 3 62, 3 77, S_007F4628;
 .timescale -9 -12;
v00842468_0 .alias "a", 0 0, v00843620_0;
v008424C0_0 .alias "b", 0 0, v00843518_0;
v00842518_0 .var "out", 0 0;
E_007F8438 .event edge, v00842468_0, v008424C0_0;
S_007F36C0 .scope module, "fa4" "fulladder" 3 37, 3 48, S_007F3A78;
 .timescale -9 -12;
L_008413E0 .functor XOR 1, L_0085A950, L_0085A9A8, C4<0>, C4<0>;
L_0085C338 .functor XOR 1, L_008413E0, L_0085AA00, C4<0>, C4<0>;
L_008410D0 .functor AND 1, L_0085A950, L_0085A9A8, C4<1>, C4<1>;
L_0085C290 .functor OR 1, L_0085A950, L_0085A9A8, C4<0>, C4<0>;
L_0085C8E8 .functor AND 1, L_0085C290, L_0085AA00, C4<1>, C4<1>;
L_0085C958 .functor OR 1, L_008410D0, L_0085C8E8, C4<0>, C4<0>;
v00841FF0_0 .net *"_s0", 0 0, L_008413E0; 1 drivers
v00842048_0 .net *"_s4", 0 0, L_008410D0; 1 drivers
v008420A0_0 .net *"_s6", 0 0, L_0085C290; 1 drivers
v008420F8_0 .net *"_s8", 0 0, L_0085C8E8; 1 drivers
v00842150_0 .net "a", 0 0, L_0085A950; 1 drivers
v008421A8_0 .net "b", 0 0, L_0085A9A8; 1 drivers
v00842200_0 .net "cin", 0 0, L_0085AA00; 1 drivers
v00842258_0 .net8 "cout", 0 0, RS_0080C28C; 2 drivers
v008422B0_0 .net "q", 0 0, v00840CC0_0; 1 drivers
v00842308_0 .net8 "sum", 0 0, RS_0080C334; 2 drivers
v00842360_0 .net "x", 0 0, v00841BD0_0; 1 drivers
v008423B8_0 .net "y", 0 0, v00840DC8_0; 1 drivers
v00842410_0 .net "z", 0 0, v00840BB8_0; 1 drivers
S_007F4408 .scope module, "xor1" "xorgate" 3 57, 3 88, S_007F36C0;
 .timescale -9 -12;
L_0085CA58 .functor NOT 1, L_0085A9A8, C4<0>, C4<0>, C4<0>;
L_0085CA90 .functor NOT 1, L_0085A950, C4<0>, C4<0>, C4<0>;
v00841E38_0 .alias "a", 0 0, v00842150_0;
v00841E90_0 .alias "b", 0 0, v008421A8_0;
v00841EE8_0 .alias "out", 0 0, v00842360_0;
v00841F40_0 .net "x", 0 0, v00841DE0_0; 1 drivers
v00841F98_0 .net "y", 0 0, v00841CD8_0; 1 drivers
S_007F45A0 .scope module, "and1" "andgate" 3 94, 3 66, S_007F4408;
 .timescale -9 -12;
v00841D30_0 .alias "a", 0 0, v00842150_0;
v00841D88_0 .net "b", 0 0, L_0085CA58; 1 drivers
v00841DE0_0 .var "out", 0 0;
E_007F7FD8 .event edge, v00840B08_0, v00841D88_0;
S_007F4518 .scope module, "and2" "andgate" 3 95, 3 66, S_007F4408;
 .timescale -9 -12;
v00841C28_0 .net "a", 0 0, L_0085CA90; 1 drivers
v00841C80_0 .alias "b", 0 0, v008421A8_0;
v00841CD8_0 .var "out", 0 0;
E_007F7FB8 .event edge, v00841C28_0, v00840B60_0;
S_007F4490 .scope module, "or1" "orgate" 3 96, 3 77, S_007F4408;
 .timescale -9 -12;
v00841B20_0 .alias "a", 0 0, v00841F40_0;
v00841B78_0 .alias "b", 0 0, v00841F98_0;
v00841BD0_0 .var "out", 0 0;
E_007F7D98 .event edge, v00841B20_0, v00841B78_0;
S_007F41E8 .scope module, "xor2" "xorgate" 3 58, 3 88, S_007F36C0;
 .timescale -9 -12;
L_0085CAC8 .functor NOT 1, L_0085AA00, C4<0>, C4<0>, C4<0>;
L_0085CB00 .functor NOT 1, v00841BD0_0, C4<0>, C4<0>, C4<0>;
v00841968_0 .alias "a", 0 0, v00842360_0;
v008419C0_0 .alias "b", 0 0, v00842200_0;
v00841A18_0 .alias "out", 0 0, v00842308_0;
v00841A70_0 .net "x", 0 0, v00841910_0; 1 drivers
v00841AC8_0 .net "y", 0 0, v00840FD8_0; 1 drivers
S_007F4380 .scope module, "and1" "andgate" 3 94, 3 66, S_007F41E8;
 .timescale -9 -12;
v00841860_0 .alias "a", 0 0, v00842360_0;
v008418B8_0 .net "b", 0 0, L_0085CAC8; 1 drivers
v00841910_0 .var "out", 0 0;
E_007F7E78 .event edge, v00841860_0, v008418B8_0;
S_007F42F8 .scope module, "and2" "andgate" 3 95, 3 66, S_007F41E8;
 .timescale -9 -12;
v00840F28_0 .net "a", 0 0, L_0085CB00; 1 drivers
v00840F80_0 .alias "b", 0 0, v00842200_0;
v00840FD8_0 .var "out", 0 0;
E_007F7958 .event edge, v00840F28_0, v00840C68_0;
S_007F4270 .scope module, "or1" "orgate" 3 96, 3 77, S_007F41E8;
 .timescale -9 -12;
v00840E20_0 .alias "a", 0 0, v00841A70_0;
v00840E78_0 .alias "b", 0 0, v00841AC8_0;
v00840ED0_0 .var "out", 0 0;
E_007F7938 .event edge, v00840E20_0, v00840E78_0;
S_007F4160 .scope module, "and1" "andgate" 3 59, 3 66, S_007F36C0;
 .timescale -9 -12;
v00840D18_0 .alias "a", 0 0, v00842150_0;
v00840D70_0 .alias "b", 0 0, v008421A8_0;
v00840DC8_0 .var "out", 0 0;
S_007F40D8 .scope module, "and2" "andgate" 3 60, 3 66, S_007F36C0;
 .timescale -9 -12;
v00840C10_0 .alias "a", 0 0, v00842410_0;
v00840C68_0 .alias "b", 0 0, v00842200_0;
v00840CC0_0 .var "out", 0 0;
E_007F7BF8 .event edge, v00840BB8_0, v00840C68_0;
S_007F4050 .scope module, "or1" "orgate" 3 61, 3 77, S_007F36C0;
 .timescale -9 -12;
v00840B08_0 .alias "a", 0 0, v00842150_0;
v00840B60_0 .alias "b", 0 0, v008421A8_0;
v00840BB8_0 .var "out", 0 0;
E_007F7C98 .event edge, v00840B08_0, v00840B60_0;
S_007F3C98 .scope module, "or2" "orgate" 3 62, 3 77, S_007F36C0;
 .timescale -9 -12;
v00840A00_0 .alias "a", 0 0, v008423B8_0;
v00840A58_0 .alias "b", 0 0, v008422B0_0;
v00840AB0_0 .var "out", 0 0;
E_007F8BF8 .event edge, v00840A00_0, v00840A58_0;
S_007F2758 .scope module, "fa5" "fulladder" 3 38, 3 48, S_007F3A78;
 .timescale -9 -12;
L_008411E8 .functor XOR 1, L_0085AB08, L_0085AB60, C4<0>, C4<0>;
L_0085CB38 .functor XOR 1, L_008411E8, L_0085ABB8, C4<0>, C4<0>;
L_007CE8C0 .functor AND 1, L_0085AB08, L_0085AB60, C4<1>, C4<1>;
L_0085CBA8 .functor OR 1, L_0085AB08, L_0085AB60, C4<0>, C4<0>;
L_0085CBE0 .functor AND 1, L_0085CBA8, L_0085ABB8, C4<1>, C4<1>;
L_0085CC50 .functor OR 1, L_007CE8C0, L_0085CBE0, C4<0>, C4<0>;
v00840588_0 .net *"_s0", 0 0, L_008411E8; 1 drivers
v008405E0_0 .net *"_s4", 0 0, L_007CE8C0; 1 drivers
v00840638_0 .net *"_s6", 0 0, L_0085CBA8; 1 drivers
v00840690_0 .net *"_s8", 0 0, L_0085CBE0; 1 drivers
v008406E8_0 .net "a", 0 0, L_0085AB08; 1 drivers
v00840740_0 .net "b", 0 0, L_0085AB60; 1 drivers
v00840798_0 .net "cin", 0 0, L_0085ABB8; 1 drivers
v008407F0_0 .net8 "cout", 0 0, RS_0080C094; 2 drivers
v00840848_0 .net "q", 0 0, v0083F690_0; 1 drivers
v008408A0_0 .net8 "sum", 0 0, RS_0080C13C; 2 drivers
v008408F8_0 .net "x", 0 0, v00840168_0; 1 drivers
v00840950_0 .net "y", 0 0, v0083F798_0; 1 drivers
v008409A8_0 .net "z", 0 0, v0083F588_0; 1 drivers
S_007F3528 .scope module, "xor1" "xorgate" 3 57, 3 88, S_007F2758;
 .timescale -9 -12;
L_0085CD30 .functor NOT 1, L_0085AB60, C4<0>, C4<0>, C4<0>;
L_0085CD68 .functor NOT 1, L_0085AB08, C4<0>, C4<0>, C4<0>;
v008403D0_0 .alias "a", 0 0, v008406E8_0;
v00840428_0 .alias "b", 0 0, v00840740_0;
v00840480_0 .alias "out", 0 0, v008408F8_0;
v008404D8_0 .net "x", 0 0, v00840378_0; 1 drivers
v00840530_0 .net "y", 0 0, v00840270_0; 1 drivers
S_007F3748 .scope module, "and1" "andgate" 3 94, 3 66, S_007F3528;
 .timescale -9 -12;
v008402C8_0 .alias "a", 0 0, v008406E8_0;
v00840320_0 .net "b", 0 0, L_0085CD30; 1 drivers
v00840378_0 .var "out", 0 0;
E_007F7858 .event edge, v0083F4D8_0, v00840320_0;
S_007F35B0 .scope module, "and2" "andgate" 3 95, 3 66, S_007F3528;
 .timescale -9 -12;
v008401C0_0 .net "a", 0 0, L_0085CD68; 1 drivers
v00840218_0 .alias "b", 0 0, v00840740_0;
v00840270_0 .var "out", 0 0;
E_007F7838 .event edge, v008401C0_0, v0083F530_0;
S_007F3638 .scope module, "or1" "orgate" 3 96, 3 77, S_007F3528;
 .timescale -9 -12;
v008400B8_0 .alias "a", 0 0, v008404D8_0;
v00840110_0 .alias "b", 0 0, v00840530_0;
v00840168_0 .var "out", 0 0;
E_007F7C18 .event edge, v008400B8_0, v00840110_0;
S_007F2DB8 .scope module, "xor2" "xorgate" 3 58, 3 88, S_007F2758;
 .timescale -9 -12;
L_0085CDA0 .functor NOT 1, L_0085ABB8, C4<0>, C4<0>, C4<0>;
L_0085CDD8 .functor NOT 1, v00840168_0, C4<0>, C4<0>, C4<0>;
v0083FB08_0 .alias "a", 0 0, v008408F8_0;
v0083FB60_0 .alias "b", 0 0, v00840798_0;
v0083FBB8_0 .alias "out", 0 0, v008408A0_0;
v0083FC10_0 .net "x", 0 0, v0083FAB0_0; 1 drivers
v00840060_0 .net "y", 0 0, v0083F9A8_0; 1 drivers
S_007F3308 .scope module, "and1" "andgate" 3 94, 3 66, S_007F2DB8;
 .timescale -9 -12;
v0083FA00_0 .alias "a", 0 0, v008408F8_0;
v0083FA58_0 .net "b", 0 0, L_0085CDA0; 1 drivers
v0083FAB0_0 .var "out", 0 0;
E_007F76F8 .event edge, v0083FA00_0, v0083FA58_0;
S_007F2EC8 .scope module, "and2" "andgate" 3 95, 3 66, S_007F2DB8;
 .timescale -9 -12;
v0083F8F8_0 .net "a", 0 0, L_0085CDD8; 1 drivers
v0083F950_0 .alias "b", 0 0, v00840798_0;
v0083F9A8_0 .var "out", 0 0;
E_007F7C58 .event edge, v0083F8F8_0, v0083F638_0;
S_007F2F50 .scope module, "or1" "orgate" 3 96, 3 77, S_007F2DB8;
 .timescale -9 -12;
v0083F7F0_0 .alias "a", 0 0, v0083FC10_0;
v0083F848_0 .alias "b", 0 0, v00840060_0;
v0083F8A0_0 .var "out", 0 0;
E_007F7C38 .event edge, v0083F7F0_0, v0083F848_0;
S_007F2E40 .scope module, "and1" "andgate" 3 59, 3 66, S_007F2758;
 .timescale -9 -12;
v0083F6E8_0 .alias "a", 0 0, v008406E8_0;
v0083F740_0 .alias "b", 0 0, v00840740_0;
v0083F798_0 .var "out", 0 0;
S_007F2D30 .scope module, "and2" "andgate" 3 60, 3 66, S_007F2758;
 .timescale -9 -12;
v0083F5E0_0 .alias "a", 0 0, v008409A8_0;
v0083F638_0 .alias "b", 0 0, v00840798_0;
v0083F690_0 .var "out", 0 0;
E_007F83B8 .event edge, v0083F588_0, v0083F638_0;
S_007F2B10 .scope module, "or1" "orgate" 3 61, 3 77, S_007F2758;
 .timescale -9 -12;
v0083F4D8_0 .alias "a", 0 0, v008406E8_0;
v0083F530_0 .alias "b", 0 0, v00840740_0;
v0083F588_0 .var "out", 0 0;
E_007F8458 .event edge, v0083F4D8_0, v0083F530_0;
S_007F26D0 .scope module, "or2" "orgate" 3 62, 3 77, S_007F2758;
 .timescale -9 -12;
v0083F3D0_0 .alias "a", 0 0, v00840950_0;
v0083F428_0 .alias "b", 0 0, v00840848_0;
v0083F480_0 .var "out", 0 0;
E_007F8D18 .event edge, v0083F3D0_0, v0083F428_0;
S_007F2868 .scope module, "fa6" "fulladder" 3 39, 3 48, S_007F3A78;
 .timescale -9 -12;
L_007EA0B0 .functor XOR 1, L_0085ACC0, L_0085AD18, C4<0>, C4<0>;
L_0085CE10 .functor XOR 1, L_007EA0B0, L_0085AD70, C4<0>, C4<0>;
L_007FA5A0 .functor AND 1, L_0085ACC0, L_0085AD18, C4<1>, C4<1>;
L_0085CE80 .functor OR 1, L_0085ACC0, L_0085AD18, C4<0>, C4<0>;
L_0085CEB8 .functor AND 1, L_0085CE80, L_0085AD70, C4<1>, C4<1>;
L_0085CF28 .functor OR 1, L_007FA5A0, L_0085CEB8, C4<0>, C4<0>;
v0083EF58_0 .net *"_s0", 0 0, L_007EA0B0; 1 drivers
v0083EFB0_0 .net *"_s4", 0 0, L_007FA5A0; 1 drivers
v0083F008_0 .net *"_s6", 0 0, L_0085CE80; 1 drivers
v0083F060_0 .net *"_s8", 0 0, L_0085CEB8; 1 drivers
v0083F0B8_0 .net "a", 0 0, L_0085ACC0; 1 drivers
v0083F110_0 .net "b", 0 0, L_0085AD18; 1 drivers
v0083F168_0 .net "cin", 0 0, L_0085AD70; 1 drivers
v0083F1C0_0 .net8 "cout", 0 0, RS_0080BE9C; 2 drivers
v0083F218_0 .net "q", 0 0, v0083C428_0; 1 drivers
v0083F270_0 .net8 "sum", 0 0, RS_0080BF44; 2 drivers
v0083F2C8_0 .net "x", 0 0, v0083CB08_0; 1 drivers
v0083F320_0 .net "y", 0 0, v0083C530_0; 1 drivers
v0083F378_0 .net "z", 0 0, v0083C320_0; 1 drivers
S_007F2318 .scope module, "xor1" "xorgate" 3 57, 3 88, S_007F2868;
 .timescale -9 -12;
L_0085D008 .functor NOT 1, L_0085AD18, C4<0>, C4<0>, C4<0>;
L_0085D040 .functor NOT 1, L_0085ACC0, C4<0>, C4<0>, C4<0>;
v0083EDA0_0 .alias "a", 0 0, v0083F0B8_0;
v0083EDF8_0 .alias "b", 0 0, v0083F110_0;
v0083EE50_0 .alias "out", 0 0, v0083F2C8_0;
v0083EEA8_0 .net "x", 0 0, v0083ED48_0; 1 drivers
v0083EF00_0 .net "y", 0 0, v0083CC10_0; 1 drivers
S_007F25C0 .scope module, "and1" "andgate" 3 94, 3 66, S_007F2318;
 .timescale -9 -12;
v0083EC98_0 .alias "a", 0 0, v0083F0B8_0;
v0083ECF0_0 .net "b", 0 0, L_0085D008; 1 drivers
v0083ED48_0 .var "out", 0 0;
E_007F7D18 .event edge, v0083C270_0, v0083ECF0_0;
S_007F2648 .scope module, "and2" "andgate" 3 95, 3 66, S_007F2318;
 .timescale -9 -12;
v0083CB60_0 .net "a", 0 0, L_0085D040; 1 drivers
v0083CBB8_0 .alias "b", 0 0, v0083F110_0;
v0083CC10_0 .var "out", 0 0;
E_007F7CF8 .event edge, v0083CB60_0, v0083C2C8_0;
S_007F2538 .scope module, "or1" "orgate" 3 96, 3 77, S_007F2318;
 .timescale -9 -12;
v0083CA58_0 .alias "a", 0 0, v0083EEA8_0;
v0083CAB0_0 .alias "b", 0 0, v0083EF00_0;
v0083CB08_0 .var "out", 0 0;
E_007F83D8 .event edge, v0083CA58_0, v0083CAB0_0;
S_007F2070 .scope module, "xor2" "xorgate" 3 58, 3 88, S_007F2868;
 .timescale -9 -12;
L_0085D078 .functor NOT 1, L_0085AD70, C4<0>, C4<0>, C4<0>;
L_0085D0B0 .functor NOT 1, v0083CB08_0, C4<0>, C4<0>, C4<0>;
v0083C8A0_0 .alias "a", 0 0, v0083F2C8_0;
v0083C8F8_0 .alias "b", 0 0, v0083F168_0;
v0083C950_0 .alias "out", 0 0, v0083F270_0;
v0083C9A8_0 .net "x", 0 0, v0083C848_0; 1 drivers
v0083CA00_0 .net "y", 0 0, v0083C740_0; 1 drivers
S_007F1ED8 .scope module, "and1" "andgate" 3 94, 3 66, S_007F2070;
 .timescale -9 -12;
v0083C798_0 .alias "a", 0 0, v0083F2C8_0;
v0083C7F0_0 .net "b", 0 0, L_0085D078; 1 drivers
v0083C848_0 .var "out", 0 0;
E_007F8378 .event edge, v0083C798_0, v0083C7F0_0;
S_007F1F60 .scope module, "and2" "andgate" 3 95, 3 66, S_007F2070;
 .timescale -9 -12;
v0083C690_0 .net "a", 0 0, L_0085D0B0; 1 drivers
v0083C6E8_0 .alias "b", 0 0, v0083F168_0;
v0083C740_0 .var "out", 0 0;
E_007F8418 .event edge, v0083C690_0, v0083C3D0_0;
S_007F1FE8 .scope module, "or1" "orgate" 3 96, 3 77, S_007F2070;
 .timescale -9 -12;
v0083C588_0 .alias "a", 0 0, v0083C9A8_0;
v0083C5E0_0 .alias "b", 0 0, v0083CA00_0;
v0083C638_0 .var "out", 0 0;
E_007F83F8 .event edge, v0083C588_0, v0083C5E0_0;
S_007F20F8 .scope module, "and1" "andgate" 3 59, 3 66, S_007F2868;
 .timescale -9 -12;
v0083C480_0 .alias "a", 0 0, v0083F0B8_0;
v0083C4D8_0 .alias "b", 0 0, v0083F110_0;
v0083C530_0 .var "out", 0 0;
S_007F2180 .scope module, "and2" "andgate" 3 60, 3 66, S_007F2868;
 .timescale -9 -12;
v0083C378_0 .alias "a", 0 0, v0083F378_0;
v0083C3D0_0 .alias "b", 0 0, v0083F168_0;
v0083C428_0 .var "out", 0 0;
E_007F8B78 .event edge, v0083C320_0, v0083C3D0_0;
S_007F2208 .scope module, "or1" "orgate" 3 61, 3 77, S_007F2868;
 .timescale -9 -12;
v0083C270_0 .alias "a", 0 0, v0083F0B8_0;
v0083C2C8_0 .alias "b", 0 0, v0083F110_0;
v0083C320_0 .var "out", 0 0;
E_007F8C18 .event edge, v0083C270_0, v0083C2C8_0;
S_007F27E0 .scope module, "or2" "orgate" 3 62, 3 77, S_007F2868;
 .timescale -9 -12;
v0083C168_0 .alias "a", 0 0, v0083F320_0;
v0083C1C0_0 .alias "b", 0 0, v0083F218_0;
v0083C218_0 .var "out", 0 0;
E_007F8CB8 .event edge, v0083C168_0, v0083C1C0_0;
S_007F39F0 .scope module, "fa7" "fulladder" 3 40, 3 48, S_007F3A78;
 .timescale -9 -12;
L_007DC1A0 .functor XOR 1, L_0085AE78, L_0085AED0, C4<0>, C4<0>;
L_0085D0E8 .functor XOR 1, L_007DC1A0, L_0085AF28, C4<0>, C4<0>;
L_00794428 .functor AND 1, L_0085AE78, L_0085AED0, C4<1>, C4<1>;
L_0085D158 .functor OR 1, L_0085AE78, L_0085AED0, C4<0>, C4<0>;
L_0085D190 .functor AND 1, L_0085D158, L_0085AF28, C4<1>, C4<1>;
L_0085D220 .functor OR 1, L_00794428, L_0085D190, C4<0>, C4<0>;
v0083BCF0_0 .net *"_s0", 0 0, L_007DC1A0; 1 drivers
v0083BD48_0 .net *"_s4", 0 0, L_00794428; 1 drivers
v0083BDA0_0 .net *"_s6", 0 0, L_0085D158; 1 drivers
v0083BDF8_0 .net *"_s8", 0 0, L_0085D190; 1 drivers
v0083BE50_0 .net "a", 0 0, L_0085AE78; 1 drivers
v0083BEA8_0 .net "b", 0 0, L_0085AED0; 1 drivers
v0083BF00_0 .net "cin", 0 0, L_0085AF28; 1 drivers
v0083BF58_0 .net8 "cout", 0 0, RS_0080BCA4; 2 drivers
v0083BFB0_0 .net "q", 0 0, v007FE400_0; 1 drivers
v0083C008_0 .net8 "sum", 0 0, RS_0080BD4C; 2 drivers
v0083C060_0 .net "x", 0 0, v007FEAE0_0; 1 drivers
v0083C0B8_0 .net "y", 0 0, v007FE508_0; 1 drivers
v0083C110_0 .net "z", 0 0, v007FE2F8_0; 1 drivers
S_007F2FD8 .scope module, "xor1" "xorgate" 3 57, 3 88, S_007F39F0;
 .timescale -9 -12;
L_0085D300 .functor NOT 1, L_0085AED0, C4<0>, C4<0>, C4<0>;
L_0085D338 .functor NOT 1, L_0085AE78, C4<0>, C4<0>, C4<0>;
v007FED48_0 .alias "a", 0 0, v0083BE50_0;
v007FEDA0_0 .alias "b", 0 0, v0083BEA8_0;
v007FEDF8_0 .alias "out", 0 0, v0083C060_0;
v007FEE50_0 .net "x", 0 0, v007FECF0_0; 1 drivers
v0083BC98_0 .net "y", 0 0, v007FEBE8_0; 1 drivers
S_007F28F0 .scope module, "and1" "andgate" 3 94, 3 66, S_007F2FD8;
 .timescale -9 -12;
v007FEC40_0 .alias "a", 0 0, v0083BE50_0;
v007FEC98_0 .net "b", 0 0, L_0085D300; 1 drivers
v007FECF0_0 .var "out", 0 0;
E_007F8B18 .event edge, v007FE248_0, v007FEC98_0;
S_007F2978 .scope module, "and2" "andgate" 3 95, 3 66, S_007F2FD8;
 .timescale -9 -12;
v007FEB38_0 .net "a", 0 0, L_0085D338; 1 drivers
v007FEB90_0 .alias "b", 0 0, v0083BEA8_0;
v007FEBE8_0 .var "out", 0 0;
E_007F8AF8 .event edge, v007FEB38_0, v007FE2A0_0;
S_007F2A00 .scope module, "or1" "orgate" 3 96, 3 77, S_007F2FD8;
 .timescale -9 -12;
v007FEA30_0 .alias "a", 0 0, v007FEE50_0;
v007FEA88_0 .alias "b", 0 0, v0083BC98_0;
v007FEAE0_0 .var "out", 0 0;
E_007F8B98 .event edge, v007FEA30_0, v007FEA88_0;
S_007F31F8 .scope module, "xor2" "xorgate" 3 58, 3 88, S_007F39F0;
 .timescale -9 -12;
L_0085D370 .functor NOT 1, L_0085AF28, C4<0>, C4<0>, C4<0>;
L_0085D3A8 .functor NOT 1, v007FEAE0_0, C4<0>, C4<0>, C4<0>;
v007FE878_0 .alias "a", 0 0, v0083C060_0;
v007FE8D0_0 .alias "b", 0 0, v0083BF00_0;
v007FE928_0 .alias "out", 0 0, v0083C008_0;
v007FE980_0 .net "x", 0 0, v007FE820_0; 1 drivers
v007FE9D8_0 .net "y", 0 0, v007FE718_0; 1 drivers
S_007F3060 .scope module, "and1" "andgate" 3 94, 3 66, S_007F31F8;
 .timescale -9 -12;
v007FE770_0 .alias "a", 0 0, v0083C060_0;
v007FE7C8_0 .net "b", 0 0, L_0085D370; 1 drivers
v007FE820_0 .var "out", 0 0;
E_007F8B38 .event edge, v007FE770_0, v007FE7C8_0;
S_007F30E8 .scope module, "and2" "andgate" 3 95, 3 66, S_007F31F8;
 .timescale -9 -12;
v007FE668_0 .net "a", 0 0, L_0085D3A8; 1 drivers
v007FE6C0_0 .alias "b", 0 0, v0083BF00_0;
v007FE718_0 .var "out", 0 0;
E_007F8BD8 .event edge, v007FE668_0, v007FE3A8_0;
S_007F3170 .scope module, "or1" "orgate" 3 96, 3 77, S_007F31F8;
 .timescale -9 -12;
v007FE560_0 .alias "a", 0 0, v007FE980_0;
v007FE5B8_0 .alias "b", 0 0, v007FE9D8_0;
v007FE610_0 .var "out", 0 0;
E_007F8BB8 .event edge, v007FE560_0, v007FE5B8_0;
S_007F37D0 .scope module, "and1" "andgate" 3 59, 3 66, S_007F39F0;
 .timescale -9 -12;
v007FE458_0 .alias "a", 0 0, v0083BE50_0;
v007FE4B0_0 .alias "b", 0 0, v0083BEA8_0;
v007FE508_0 .var "out", 0 0;
S_007F3858 .scope module, "and2" "andgate" 3 60, 3 66, S_007F39F0;
 .timescale -9 -12;
v007FE350_0 .alias "a", 0 0, v0083C110_0;
v007FE3A8_0 .alias "b", 0 0, v0083BF00_0;
v007FE400_0 .var "out", 0 0;
E_007F8CD8 .event edge, v007FE2F8_0, v007FE3A8_0;
S_007F38E0 .scope module, "or1" "orgate" 3 61, 3 77, S_007F39F0;
 .timescale -9 -12;
v007FE248_0 .alias "a", 0 0, v0083BE50_0;
v007FE2A0_0 .alias "b", 0 0, v0083BEA8_0;
v007FE2F8_0 .var "out", 0 0;
E_007F8CF8 .event edge, v007FE248_0, v007FE2A0_0;
S_007F3968 .scope module, "or2" "orgate" 3 62, 3 77, S_007F39F0;
 .timescale -9 -12;
v007FE090_0 .alias "a", 0 0, v0083C0B8_0;
v007FE198_0 .alias "b", 0 0, v0083BFB0_0;
v007FE1F0_0 .var "out", 0 0;
E_007F8C78 .event edge, v007FE090_0, v007FE198_0;
    .scope S_007C7DF0;
T_0 ;
    %wait E_007D65A0;
    %delay 7000, 0;
    %load/v 8, v00853C80_0, 1;
    %load/v 9, v00853CD8_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00853D30_0, 0, 8;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_007C7CE0;
T_1 ;
    %wait E_007D6660;
    %delay 7000, 0;
    %load/v 8, v00853B78_0, 1;
    %load/v 9, v00853BD0_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00853C28_0, 0, 8;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_007C7AC0;
T_2 ;
    %wait E_007D6400;
    %delay 4000, 0;
    %load/v 8, v00853A70_0, 1;
    %load/v 9, v00853AC8_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00853B20_0, 0, 8;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_007C8010;
T_3 ;
    %wait E_007D6420;
    %delay 7000, 0;
    %load/v 8, v00852750_0, 1;
    %load/v 9, v008527A8_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00853860_0, 0, 8;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_007C8098;
T_4 ;
    %wait E_007D64A0;
    %delay 7000, 0;
    %load/v 8, v00852648_0, 1;
    %load/v 9, v008526A0_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008526F8_0, 0, 8;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_007C8120;
T_5 ;
    %wait E_007D6380;
    %delay 4000, 0;
    %load/v 8, v00852540_0, 1;
    %load/v 9, v00852598_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008525F0_0, 0, 8;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_007C8780;
T_6 ;
    %wait E_007D5C40;
    %delay 7000, 0;
    %load/v 8, v00852438_0, 1;
    %load/v 9, v00852490_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008524E8_0, 0, 8;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_007C8808;
T_7 ;
    %wait E_007D5DC0;
    %delay 7000, 0;
    %load/v 8, v00852330_0, 1;
    %load/v 9, v00852388_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008523E0_0, 0, 8;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_007C8890;
T_8 ;
    %wait E_007D5C40;
    %delay 4000, 0;
    %load/v 8, v00852228_0, 1;
    %load/v 9, v00852280_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008522D8_0, 0, 8;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_007C8918;
T_9 ;
    %wait E_007D4D20;
    %delay 4000, 0;
    %load/v 8, v00852120_0, 1;
    %load/v 9, v00852178_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008521D0_0, 0, 8;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_007C8F78;
T_10 ;
    %wait E_007D6860;
    %delay 7000, 0;
    %load/v 8, v008519E8_0, 1;
    %load/v 9, v00851A40_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00851A98_0, 0, 8;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_007C78A0;
T_11 ;
    %wait E_007D6200;
    %delay 7000, 0;
    %load/v 8, v008518E0_0, 1;
    %load/v 9, v00851938_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00851990_0, 0, 8;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_007C9000;
T_12 ;
    %wait E_007D5DE0;
    %delay 4000, 0;
    %load/v 8, v008517D8_0, 1;
    %load/v 9, v00851830_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00851888_0, 0, 8;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_007C9110;
T_13 ;
    %wait E_007D5D20;
    %delay 7000, 0;
    %load/v 8, v00851518_0, 1;
    %load/v 9, v00851570_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008515C8_0, 0, 8;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_007C9198;
T_14 ;
    %wait E_007D5BA0;
    %delay 7000, 0;
    %load/v 8, v00851410_0, 1;
    %load/v 9, v00851468_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008514C0_0, 0, 8;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_007C9770;
T_15 ;
    %wait E_007D5B80;
    %delay 4000, 0;
    %load/v 8, v00851308_0, 1;
    %load/v 9, v00851360_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008513B8_0, 0, 8;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_007C79B0;
T_16 ;
    %wait E_007D54C0;
    %delay 7000, 0;
    %load/v 8, v00851200_0, 1;
    %load/v 9, v00851258_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008512B0_0, 0, 8;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_007C7F88;
T_17 ;
    %wait E_007D5640;
    %delay 7000, 0;
    %load/v 8, v008510F8_0, 1;
    %load/v 9, v00851150_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008511A8_0, 0, 8;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_007D9018;
T_18 ;
    %wait E_007D54C0;
    %delay 4000, 0;
    %load/v 8, v00850FF0_0, 1;
    %load/v 9, v00851048_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008510A0_0, 0, 8;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_007D8F90;
T_19 ;
    %wait E_007D4A20;
    %delay 4000, 0;
    %load/v 8, v00850EE8_0, 1;
    %load/v 9, v00850F40_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00850F98_0, 0, 8;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_007D8710;
T_20 ;
    %wait E_007D5A00;
    %delay 7000, 0;
    %load/v 8, v00850750_0, 1;
    %load/v 9, v008507A8_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00850860_0, 0, 8;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_007D8798;
T_21 ;
    %wait E_007D59E0;
    %delay 7000, 0;
    %load/v 8, v00850648_0, 1;
    %load/v 9, v008506A0_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008506F8_0, 0, 8;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_007D8600;
T_22 ;
    %wait E_007D5660;
    %delay 4000, 0;
    %load/v 8, v00850540_0, 1;
    %load/v 9, v00850598_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008505F0_0, 0, 8;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_007D8578;
T_23 ;
    %wait E_007D55A0;
    %delay 7000, 0;
    %load/v 8, v00850280_0, 1;
    %load/v 9, v008502D8_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00850330_0, 0, 8;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_007D8358;
T_24 ;
    %wait E_007D5420;
    %delay 7000, 0;
    %load/v 8, v00850178_0, 1;
    %load/v 9, v008501D0_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00850228_0, 0, 8;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_007D7F18;
T_25 ;
    %wait E_007D5400;
    %delay 4000, 0;
    %load/v 8, v00850070_0, 1;
    %load/v 9, v008500C8_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00850120_0, 0, 8;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_007D7E08;
T_26 ;
    %wait E_007D4D40;
    %delay 7000, 0;
    %load/v 8, v0084FF68_0, 1;
    %load/v 9, v0084FFC0_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00850018_0, 0, 8;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_007D7E90;
T_27 ;
    %wait E_007D4EC0;
    %delay 7000, 0;
    %load/v 8, v0084FE60_0, 1;
    %load/v 9, v0084FEB8_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0084FF10_0, 0, 8;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_007D7D80;
T_28 ;
    %wait E_007D4D40;
    %delay 4000, 0;
    %load/v 8, v0084FD58_0, 1;
    %load/v 9, v0084FDB0_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0084FE08_0, 0, 8;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_007D7B60;
T_29 ;
    %wait E_007D51E0;
    %delay 4000, 0;
    %load/v 8, v0084FC50_0, 1;
    %load/v 9, v0084FCA8_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0084FD00_0, 0, 8;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_007D77A8;
T_30 ;
    %wait E_007D5280;
    %delay 7000, 0;
    %load/v 8, v0084F518_0, 1;
    %load/v 9, v0084F570_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0084F5C8_0, 0, 8;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_007D7610;
T_31 ;
    %wait E_007D5260;
    %delay 7000, 0;
    %load/v 8, v0084F410_0, 1;
    %load/v 9, v0084F468_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0084F4C0_0, 0, 8;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_007D7698;
T_32 ;
    %wait E_007D4EE0;
    %delay 4000, 0;
    %load/v 8, v0084F308_0, 1;
    %load/v 9, v0084F360_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0084F3B8_0, 0, 8;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_007D7368;
T_33 ;
    %wait E_007D4E20;
    %delay 7000, 0;
    %load/v 8, v0084F048_0, 1;
    %load/v 9, v0084F0A0_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0084F0F8_0, 0, 8;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_007D70C0;
T_34 ;
    %wait E_007D4CA0;
    %delay 7000, 0;
    %load/v 8, v0084EF40_0, 1;
    %load/v 9, v0084EF98_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0084EFF0_0, 0, 8;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_007D7148;
T_35 ;
    %wait E_007D4C80;
    %delay 4000, 0;
    %load/v 8, v0084EE38_0, 1;
    %load/v 9, v0084EE90_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0084EEE8_0, 0, 8;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_007D7258;
T_36 ;
    %wait E_007D4A40;
    %delay 7000, 0;
    %load/v 8, v0084ED30_0, 1;
    %load/v 9, v0084ED88_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0084EDE0_0, 0, 8;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_007D7830;
T_37 ;
    %wait E_007D49A0;
    %delay 7000, 0;
    %load/v 8, v0084EC28_0, 1;
    %load/v 9, v0084EC80_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0084ECD8_0, 0, 8;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_007D78B8;
T_38 ;
    %wait E_007D4A40;
    %delay 4000, 0;
    %load/v 8, v0084EB20_0, 1;
    %load/v 9, v0084EB78_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0084EBD0_0, 0, 8;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_007D7940;
T_39 ;
    %wait E_007D5FE0;
    %delay 4000, 0;
    %load/v 8, v0084EA18_0, 1;
    %load/v 9, v0084EA70_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0084EAC8_0, 0, 8;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_007D7A50;
T_40 ;
    %wait E_007D4B00;
    %delay 7000, 0;
    %load/v 8, v0084E2B0_0, 1;
    %load/v 9, v0084E308_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0084E360_0, 0, 8;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_007D8028;
T_41 ;
    %wait E_007D4AE0;
    %delay 7000, 0;
    %load/v 8, v0084E1A8_0, 1;
    %load/v 9, v0084E200_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0084E258_0, 0, 8;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_007D80B0;
T_42 ;
    %wait E_007D49C0;
    %delay 4000, 0;
    %load/v 8, v0084E0A0_0, 1;
    %load/v 9, v0084E0F8_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0084E150_0, 0, 8;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_007D81C0;
T_43 ;
    %wait E_007D4960;
    %delay 7000, 0;
    %load/v 8, v0084DDE0_0, 1;
    %load/v 9, v0084DE38_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0084DE90_0, 0, 8;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_007D8248;
T_44 ;
    %wait E_007D4A00;
    %delay 7000, 0;
    %load/v 8, v0084DCD8_0, 1;
    %load/v 9, v0084DD30_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0084DD88_0, 0, 8;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_007D8820;
T_45 ;
    %wait E_007D49E0;
    %delay 4000, 0;
    %load/v 8, v0084DBD0_0, 1;
    %load/v 9, v0084DC28_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0084DC80_0, 0, 8;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_007D8930;
T_46 ;
    %wait E_007D5200;
    %delay 7000, 0;
    %load/v 8, v0084DAC8_0, 1;
    %load/v 9, v0084DB20_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0084DB78_0, 0, 8;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_007D89B8;
T_47 ;
    %wait E_007D5160;
    %delay 7000, 0;
    %load/v 8, v0084D9C0_0, 1;
    %load/v 9, v0084DA18_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0084DA70_0, 0, 8;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_007D8A40;
T_48 ;
    %wait E_007D5200;
    %delay 4000, 0;
    %load/v 8, v0084D8B8_0, 1;
    %load/v 9, v0084D910_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0084D968_0, 0, 8;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_007D8AC8;
T_49 ;
    %wait E_007D61A0;
    %delay 4000, 0;
    %load/v 8, v0084CF80_0, 1;
    %load/v 9, v0084CFD8_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0084D860_0, 0, 8;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_007D8BD8;
T_50 ;
    %wait E_007D5100;
    %delay 7000, 0;
    %load/v 8, v0084C848_0, 1;
    %load/v 9, v0084C8A0_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0084C8F8_0, 0, 8;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_007D8C60;
T_51 ;
    %wait E_007D50E0;
    %delay 7000, 0;
    %load/v 8, v0084C740_0, 1;
    %load/v 9, v0084C798_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0084C7F0_0, 0, 8;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_007E3F90;
T_52 ;
    %wait E_007D5180;
    %delay 4000, 0;
    %load/v 8, v0084C638_0, 1;
    %load/v 9, v0084C690_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0084C6E8_0, 0, 8;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_007E3F08;
T_53 ;
    %wait E_007D5120;
    %delay 7000, 0;
    %load/v 8, v0084C378_0, 1;
    %load/v 9, v0084C3D0_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0084C428_0, 0, 8;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_007E3CE8;
T_54 ;
    %wait E_007D51C0;
    %delay 7000, 0;
    %load/v 8, v0084C270_0, 1;
    %load/v 9, v0084C2C8_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0084C320_0, 0, 8;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_007E38A8;
T_55 ;
    %wait E_007D51A0;
    %delay 4000, 0;
    %load/v 8, v0084C168_0, 1;
    %load/v 9, v0084C1C0_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0084C218_0, 0, 8;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_007E3798;
T_56 ;
    %wait E_007D6000;
    %delay 7000, 0;
    %load/v 8, v0084C060_0, 1;
    %load/v 9, v0084C0B8_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0084C110_0, 0, 8;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_007E3820;
T_57 ;
    %wait E_007D5920;
    %delay 7000, 0;
    %load/v 8, v0084BB28_0, 1;
    %load/v 9, v0084BB80_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0084BBD8_0, 0, 8;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_007E3710;
T_58 ;
    %wait E_007D6000;
    %delay 4000, 0;
    %load/v 8, v0084BA20_0, 1;
    %load/v 9, v0084BA78_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0084BAD0_0, 0, 8;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_007E34F0;
T_59 ;
    %wait E_007D61E0;
    %delay 4000, 0;
    %load/v 8, v0084B918_0, 1;
    %load/v 9, v0084B970_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0084B9C8_0, 0, 8;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_007E3138;
T_60 ;
    %wait E_007D58C0;
    %delay 7000, 0;
    %load/v 8, v0084B1E0_0, 1;
    %load/v 9, v0084B238_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0084B290_0, 0, 8;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_007E2FA0;
T_61 ;
    %wait E_007D58A0;
    %delay 7000, 0;
    %load/v 8, v0084B0D8_0, 1;
    %load/v 9, v0084B130_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0084B188_0, 0, 8;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_007E3028;
T_62 ;
    %wait E_007D5940;
    %delay 4000, 0;
    %load/v 8, v0084AFD0_0, 1;
    %load/v 9, v0084B028_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0084B080_0, 0, 8;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_007E2CF8;
T_63 ;
    %wait E_007D58E0;
    %delay 7000, 0;
    %load/v 8, v0084AD10_0, 1;
    %load/v 9, v0084AD68_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0084ADC0_0, 0, 8;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_007E28B8;
T_64 ;
    %wait E_007D5980;
    %delay 7000, 0;
    %load/v 8, v0084ABD8_0, 1;
    %load/v 9, v0084AC60_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0084ACB8_0, 0, 8;
    %jmp T_64;
    .thread T_64, $push;
    .scope S_007E2940;
T_65 ;
    %wait E_007D5960;
    %delay 4000, 0;
    %load/v 8, v0084AAD0_0, 1;
    %load/v 9, v0084AB28_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0084AB80_0, 0, 8;
    %jmp T_65;
    .thread T_65, $push;
    .scope S_007E2830;
T_66 ;
    %wait E_007D6140;
    %delay 7000, 0;
    %load/v 8, v0084A9C8_0, 1;
    %load/v 9, v0084AA20_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0084AA78_0, 0, 8;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_007E2720;
T_67 ;
    %wait E_007D60E0;
    %delay 7000, 0;
    %load/v 8, v0084A8C0_0, 1;
    %load/v 9, v0084A918_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0084A970_0, 0, 8;
    %jmp T_67;
    .thread T_67, $push;
    .scope S_007E2500;
T_68 ;
    %wait E_007D6140;
    %delay 4000, 0;
    %load/v 8, v0084A7B8_0, 1;
    %load/v 9, v0084A810_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0084A868_0, 0, 8;
    %jmp T_68;
    .thread T_68, $push;
    .scope S_007E2148;
T_69 ;
    %wait E_007F9578;
    %delay 4000, 0;
    %load/v 8, v0084A6B0_0, 1;
    %load/v 9, v0084A708_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0084A760_0, 0, 8;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_007E20C0;
T_70 ;
    %wait E_007D6080;
    %delay 7000, 0;
    %load/v 8, v00849F78_0, 1;
    %load/v 9, v00849FD0_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0084A028_0, 0, 8;
    %jmp T_70;
    .thread T_70, $push;
    .scope S_007E2258;
T_71 ;
    %wait E_007D6060;
    %delay 7000, 0;
    %load/v 8, v00849E70_0, 1;
    %load/v 9, v00849EC8_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00849F20_0, 0, 8;
    %jmp T_71;
    .thread T_71, $push;
    .scope S_007E2A50;
T_72 ;
    %wait E_007D6100;
    %delay 4000, 0;
    %load/v 8, v00849D68_0, 1;
    %load/v 9, v00849DC0_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00849E18_0, 0, 8;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_007E2B60;
T_73 ;
    %wait E_007D60A0;
    %delay 7000, 0;
    %load/v 8, v00849278_0, 1;
    %load/v 9, v008492D0_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00849328_0, 0, 8;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_007E2BE8;
T_74 ;
    %wait E_007D6120;
    %delay 7000, 0;
    %load/v 8, v00849170_0, 1;
    %load/v 9, v008491C8_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00849220_0, 0, 8;
    %jmp T_74;
    .thread T_74, $push;
    .scope S_007E31C0;
T_75 ;
    %wait E_007D6160;
    %delay 4000, 0;
    %load/v 8, v00849068_0, 1;
    %load/v 9, v008490C0_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00849118_0, 0, 8;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_007E32D0;
T_76 ;
    %wait E_007F95F8;
    %delay 7000, 0;
    %load/v 8, v00848F60_0, 1;
    %load/v 9, v00848FB8_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00849010_0, 0, 8;
    %jmp T_76;
    .thread T_76, $push;
    .scope S_007E3358;
T_77 ;
    %wait E_007F93F8;
    %delay 7000, 0;
    %load/v 8, v00848E58_0, 1;
    %load/v 9, v00848EB0_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00848F08_0, 0, 8;
    %jmp T_77;
    .thread T_77, $push;
    .scope S_007E33E0;
T_78 ;
    %wait E_007F95F8;
    %delay 4000, 0;
    %load/v 8, v00848D50_0, 1;
    %load/v 9, v00848DA8_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00848E00_0, 0, 8;
    %jmp T_78;
    .thread T_78, $push;
    .scope S_007E39B8;
T_79 ;
    %wait E_007F88D8;
    %delay 4000, 0;
    %load/v 8, v00848C48_0, 1;
    %load/v 9, v00848CA0_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00848CF8_0, 0, 8;
    %jmp T_79;
    .thread T_79, $push;
    .scope S_007E3AC8;
T_80 ;
    %wait E_007F9698;
    %delay 7000, 0;
    %load/v 8, v008482D0_0, 1;
    %load/v 9, v00848328_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00848380_0, 0, 8;
    %jmp T_80;
    .thread T_80, $push;
    .scope S_007E3B50;
T_81 ;
    %wait E_007F9678;
    %delay 7000, 0;
    %load/v 8, v008481C8_0, 1;
    %load/v 9, v00848220_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00848278_0, 0, 8;
    %jmp T_81;
    .thread T_81, $push;
    .scope S_007E3BD8;
T_82 ;
    %wait E_007F9618;
    %delay 4000, 0;
    %load/v 8, v008480C0_0, 1;
    %load/v 9, v00848118_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00848170_0, 0, 8;
    %jmp T_82;
    .thread T_82, $push;
    .scope S_007E23F0;
T_83 ;
    %wait E_007F9638;
    %delay 7000, 0;
    %load/v 8, v00847E00_0, 1;
    %load/v 9, v00847E58_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00847EB0_0, 0, 8;
    %jmp T_83;
    .thread T_83, $push;
    .scope S_007E29C8;
T_84 ;
    %wait E_007F95D8;
    %delay 7000, 0;
    %load/v 8, v00847CF8_0, 1;
    %load/v 9, v00847D50_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00847DA8_0, 0, 8;
    %jmp T_84;
    .thread T_84, $push;
    .scope S_007F5E10;
T_85 ;
    %wait E_007F95B8;
    %delay 4000, 0;
    %load/v 8, v00847BF0_0, 1;
    %load/v 9, v00847C48_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00847CA0_0, 0, 8;
    %jmp T_85;
    .thread T_85, $push;
    .scope S_007F5D00;
T_86 ;
    %wait E_007F9418;
    %delay 7000, 0;
    %load/v 8, v00847AE8_0, 1;
    %load/v 9, v00847B40_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00847B98_0, 0, 8;
    %jmp T_86;
    .thread T_86, $push;
    .scope S_007F5C78;
T_87 ;
    %wait E_007F9478;
    %delay 7000, 0;
    %load/v 8, v008479E0_0, 1;
    %load/v 9, v00847A38_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00847A90_0, 0, 8;
    %jmp T_87;
    .thread T_87, $push;
    .scope S_007F5BF0;
T_88 ;
    %wait E_007F9418;
    %delay 4000, 0;
    %load/v 8, v008478D8_0, 1;
    %load/v 9, v00847930_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00847988_0, 0, 8;
    %jmp T_88;
    .thread T_88, $push;
    .scope S_007F5B68;
T_89 ;
    %wait E_007F8158;
    %delay 4000, 0;
    %load/v 8, v008477D0_0, 1;
    %load/v 9, v00847828_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00847880_0, 0, 8;
    %jmp T_89;
    .thread T_89, $push;
    .scope S_007F5A58;
T_90 ;
    %wait E_007F9518;
    %delay 7000, 0;
    %load/v 8, v00846868_0, 1;
    %load/v 9, v008468C0_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00846918_0, 0, 8;
    %jmp T_90;
    .thread T_90, $push;
    .scope S_007F59D0;
T_91 ;
    %wait E_007F94F8;
    %delay 7000, 0;
    %load/v 8, v00846760_0, 1;
    %load/v 9, v008467B8_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00846810_0, 0, 8;
    %jmp T_91;
    .thread T_91, $push;
    .scope S_007F5948;
T_92 ;
    %wait E_007F9498;
    %delay 4000, 0;
    %load/v 8, v00846658_0, 1;
    %load/v 9, v008466B0_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00846708_0, 0, 8;
    %jmp T_92;
    .thread T_92, $push;
    .scope S_007F5838;
T_93 ;
    %wait E_007F94B8;
    %delay 7000, 0;
    %load/v 8, v00846398_0, 1;
    %load/v 9, v008463F0_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00846448_0, 0, 8;
    %jmp T_93;
    .thread T_93, $push;
    .scope S_007F57B0;
T_94 ;
    %wait E_007F9458;
    %delay 7000, 0;
    %load/v 8, v00846290_0, 1;
    %load/v 9, v008462E8_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00846340_0, 0, 8;
    %jmp T_94;
    .thread T_94, $push;
    .scope S_007F5728;
T_95 ;
    %wait E_007F9438;
    %delay 4000, 0;
    %load/v 8, v00846188_0, 1;
    %load/v 9, v008461E0_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00846238_0, 0, 8;
    %jmp T_95;
    .thread T_95, $push;
    .scope S_007F5618;
T_96 ;
    %wait E_007F88F8;
    %delay 7000, 0;
    %load/v 8, v00846080_0, 1;
    %load/v 9, v008460D8_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00846130_0, 0, 8;
    %jmp T_96;
    .thread T_96, $push;
    .scope S_007F5590;
T_97 ;
    %wait E_007F92F8;
    %delay 7000, 0;
    %load/v 8, v00845F78_0, 1;
    %load/v 9, v00845FD0_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00846028_0, 0, 8;
    %jmp T_97;
    .thread T_97, $push;
    .scope S_007F5508;
T_98 ;
    %wait E_007F88F8;
    %delay 4000, 0;
    %load/v 8, v00845E70_0, 1;
    %load/v 9, v00845EC8_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00845F20_0, 0, 8;
    %jmp T_98;
    .thread T_98, $push;
    .scope S_007F5480;
T_99 ;
    %wait E_007F79D8;
    %delay 4000, 0;
    %load/v 8, v00845D68_0, 1;
    %load/v 9, v00845DC0_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00845E18_0, 0, 8;
    %jmp T_99;
    .thread T_99, $push;
    .scope S_007F5370;
T_100 ;
    %wait E_007F9398;
    %delay 7000, 0;
    %load/v 8, v00845600_0, 1;
    %load/v 9, v00845658_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008456B0_0, 0, 8;
    %jmp T_100;
    .thread T_100, $push;
    .scope S_007F52E8;
T_101 ;
    %wait E_007F9378;
    %delay 7000, 0;
    %load/v 8, v008454F8_0, 1;
    %load/v 9, v00845550_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008455A8_0, 0, 8;
    %jmp T_101;
    .thread T_101, $push;
    .scope S_007F5260;
T_102 ;
    %wait E_007F9318;
    %delay 4000, 0;
    %load/v 8, v008453F0_0, 1;
    %load/v 9, v00845448_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008454A0_0, 0, 8;
    %jmp T_102;
    .thread T_102, $push;
    .scope S_007F5150;
T_103 ;
    %wait E_007F9338;
    %delay 7000, 0;
    %load/v 8, v00845130_0, 1;
    %load/v 9, v00845188_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008451E0_0, 0, 8;
    %jmp T_103;
    .thread T_103, $push;
    .scope S_007F50C8;
T_104 ;
    %wait E_007F8858;
    %delay 7000, 0;
    %load/v 8, v00845028_0, 1;
    %load/v 9, v00845080_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008450D8_0, 0, 8;
    %jmp T_104;
    .thread T_104, $push;
    .scope S_007F5040;
T_105 ;
    %wait E_007F8838;
    %delay 4000, 0;
    %load/v 8, v00844F20_0, 1;
    %load/v 9, v00844F78_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00844FD0_0, 0, 8;
    %jmp T_105;
    .thread T_105, $push;
    .scope S_007F4F30;
T_106 ;
    %wait E_007F8178;
    %delay 7000, 0;
    %load/v 8, v00844E18_0, 1;
    %load/v 9, v00844E70_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00844EC8_0, 0, 8;
    %jmp T_106;
    .thread T_106, $push;
    .scope S_007F4EA8;
T_107 ;
    %wait E_007F84F8;
    %delay 7000, 0;
    %load/v 8, v00844D10_0, 1;
    %load/v 9, v00844D68_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00844DC0_0, 0, 8;
    %jmp T_107;
    .thread T_107, $push;
    .scope S_007F4E20;
T_108 ;
    %wait E_007F8178;
    %delay 4000, 0;
    %load/v 8, v008437D8_0, 1;
    %load/v 9, v00844C60_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00844CB8_0, 0, 8;
    %jmp T_108;
    .thread T_108, $push;
    .scope S_007F4D98;
T_109 ;
    %wait E_007F7C78;
    %delay 4000, 0;
    %load/v 8, v008436D0_0, 1;
    %load/v 9, v00843728_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00843780_0, 0, 8;
    %jmp T_109;
    .thread T_109, $push;
    .scope S_007F4C88;
T_110 ;
    %wait E_007F8758;
    %delay 7000, 0;
    %load/v 8, v00842F98_0, 1;
    %load/v 9, v00842FF0_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00843048_0, 0, 8;
    %jmp T_110;
    .thread T_110, $push;
    .scope S_007F4C00;
T_111 ;
    %wait E_007F8738;
    %delay 7000, 0;
    %load/v 8, v00842E90_0, 1;
    %load/v 9, v00842EE8_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00842F40_0, 0, 8;
    %jmp T_111;
    .thread T_111, $push;
    .scope S_007F4B78;
T_112 ;
    %wait E_007F8518;
    %delay 4000, 0;
    %load/v 8, v00842D88_0, 1;
    %load/v 9, v00842DE0_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00842E38_0, 0, 8;
    %jmp T_112;
    .thread T_112, $push;
    .scope S_007F4A68;
T_113 ;
    %wait E_007F85F8;
    %delay 7000, 0;
    %load/v 8, v00842AC8_0, 1;
    %load/v 9, v00842B20_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00842B78_0, 0, 8;
    %jmp T_113;
    .thread T_113, $push;
    .scope S_007F49E0;
T_114 ;
    %wait E_007F80D8;
    %delay 7000, 0;
    %load/v 8, v008429C0_0, 1;
    %load/v 9, v00842A18_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00842A70_0, 0, 8;
    %jmp T_114;
    .thread T_114, $push;
    .scope S_007F4958;
T_115 ;
    %wait E_007F80B8;
    %delay 4000, 0;
    %load/v 8, v008428B8_0, 1;
    %load/v 9, v00842910_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00842968_0, 0, 8;
    %jmp T_115;
    .thread T_115, $push;
    .scope S_007F4848;
T_116 ;
    %wait E_007F79F8;
    %delay 7000, 0;
    %load/v 8, v00842780_0, 1;
    %load/v 9, v008427D8_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00842860_0, 0, 8;
    %jmp T_116;
    .thread T_116, $push;
    .scope S_007F47C0;
T_117 ;
    %wait E_007F7D78;
    %delay 7000, 0;
    %load/v 8, v00842678_0, 1;
    %load/v 9, v008426D0_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00842728_0, 0, 8;
    %jmp T_117;
    .thread T_117, $push;
    .scope S_007F4738;
T_118 ;
    %wait E_007F79F8;
    %delay 4000, 0;
    %load/v 8, v00842570_0, 1;
    %load/v 9, v008425C8_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00842620_0, 0, 8;
    %jmp T_118;
    .thread T_118, $push;
    .scope S_007F46B0;
T_119 ;
    %wait E_007F8438;
    %delay 4000, 0;
    %load/v 8, v00842468_0, 1;
    %load/v 9, v008424C0_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00842518_0, 0, 8;
    %jmp T_119;
    .thread T_119, $push;
    .scope S_007F45A0;
T_120 ;
    %wait E_007F7FD8;
    %delay 7000, 0;
    %load/v 8, v00841D30_0, 1;
    %load/v 9, v00841D88_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00841DE0_0, 0, 8;
    %jmp T_120;
    .thread T_120, $push;
    .scope S_007F4518;
T_121 ;
    %wait E_007F7FB8;
    %delay 7000, 0;
    %load/v 8, v00841C28_0, 1;
    %load/v 9, v00841C80_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00841CD8_0, 0, 8;
    %jmp T_121;
    .thread T_121, $push;
    .scope S_007F4490;
T_122 ;
    %wait E_007F7D98;
    %delay 4000, 0;
    %load/v 8, v00841B20_0, 1;
    %load/v 9, v00841B78_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00841BD0_0, 0, 8;
    %jmp T_122;
    .thread T_122, $push;
    .scope S_007F4380;
T_123 ;
    %wait E_007F7E78;
    %delay 7000, 0;
    %load/v 8, v00841860_0, 1;
    %load/v 9, v008418B8_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00841910_0, 0, 8;
    %jmp T_123;
    .thread T_123, $push;
    .scope S_007F42F8;
T_124 ;
    %wait E_007F7958;
    %delay 7000, 0;
    %load/v 8, v00840F28_0, 1;
    %load/v 9, v00840F80_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00840FD8_0, 0, 8;
    %jmp T_124;
    .thread T_124, $push;
    .scope S_007F4270;
T_125 ;
    %wait E_007F7938;
    %delay 4000, 0;
    %load/v 8, v00840E20_0, 1;
    %load/v 9, v00840E78_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00840ED0_0, 0, 8;
    %jmp T_125;
    .thread T_125, $push;
    .scope S_007F4160;
T_126 ;
    %wait E_007F7C98;
    %delay 7000, 0;
    %load/v 8, v00840D18_0, 1;
    %load/v 9, v00840D70_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00840DC8_0, 0, 8;
    %jmp T_126;
    .thread T_126, $push;
    .scope S_007F40D8;
T_127 ;
    %wait E_007F7BF8;
    %delay 7000, 0;
    %load/v 8, v00840C10_0, 1;
    %load/v 9, v00840C68_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00840CC0_0, 0, 8;
    %jmp T_127;
    .thread T_127, $push;
    .scope S_007F4050;
T_128 ;
    %wait E_007F7C98;
    %delay 4000, 0;
    %load/v 8, v00840B08_0, 1;
    %load/v 9, v00840B60_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00840BB8_0, 0, 8;
    %jmp T_128;
    .thread T_128, $push;
    .scope S_007F3C98;
T_129 ;
    %wait E_007F8BF8;
    %delay 4000, 0;
    %load/v 8, v00840A00_0, 1;
    %load/v 9, v00840A58_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00840AB0_0, 0, 8;
    %jmp T_129;
    .thread T_129, $push;
    .scope S_007F3748;
T_130 ;
    %wait E_007F7858;
    %delay 7000, 0;
    %load/v 8, v008402C8_0, 1;
    %load/v 9, v00840320_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00840378_0, 0, 8;
    %jmp T_130;
    .thread T_130, $push;
    .scope S_007F35B0;
T_131 ;
    %wait E_007F7838;
    %delay 7000, 0;
    %load/v 8, v008401C0_0, 1;
    %load/v 9, v00840218_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00840270_0, 0, 8;
    %jmp T_131;
    .thread T_131, $push;
    .scope S_007F3638;
T_132 ;
    %wait E_007F7C18;
    %delay 4000, 0;
    %load/v 8, v008400B8_0, 1;
    %load/v 9, v00840110_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00840168_0, 0, 8;
    %jmp T_132;
    .thread T_132, $push;
    .scope S_007F3308;
T_133 ;
    %wait E_007F76F8;
    %delay 7000, 0;
    %load/v 8, v0083FA00_0, 1;
    %load/v 9, v0083FA58_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0083FAB0_0, 0, 8;
    %jmp T_133;
    .thread T_133, $push;
    .scope S_007F2EC8;
T_134 ;
    %wait E_007F7C58;
    %delay 7000, 0;
    %load/v 8, v0083F8F8_0, 1;
    %load/v 9, v0083F950_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0083F9A8_0, 0, 8;
    %jmp T_134;
    .thread T_134, $push;
    .scope S_007F2F50;
T_135 ;
    %wait E_007F7C38;
    %delay 4000, 0;
    %load/v 8, v0083F7F0_0, 1;
    %load/v 9, v0083F848_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0083F8A0_0, 0, 8;
    %jmp T_135;
    .thread T_135, $push;
    .scope S_007F2E40;
T_136 ;
    %wait E_007F8458;
    %delay 7000, 0;
    %load/v 8, v0083F6E8_0, 1;
    %load/v 9, v0083F740_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0083F798_0, 0, 8;
    %jmp T_136;
    .thread T_136, $push;
    .scope S_007F2D30;
T_137 ;
    %wait E_007F83B8;
    %delay 7000, 0;
    %load/v 8, v0083F5E0_0, 1;
    %load/v 9, v0083F638_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0083F690_0, 0, 8;
    %jmp T_137;
    .thread T_137, $push;
    .scope S_007F2B10;
T_138 ;
    %wait E_007F8458;
    %delay 4000, 0;
    %load/v 8, v0083F4D8_0, 1;
    %load/v 9, v0083F530_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0083F588_0, 0, 8;
    %jmp T_138;
    .thread T_138, $push;
    .scope S_007F26D0;
T_139 ;
    %wait E_007F8D18;
    %delay 4000, 0;
    %load/v 8, v0083F3D0_0, 1;
    %load/v 9, v0083F428_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0083F480_0, 0, 8;
    %jmp T_139;
    .thread T_139, $push;
    .scope S_007F25C0;
T_140 ;
    %wait E_007F7D18;
    %delay 7000, 0;
    %load/v 8, v0083EC98_0, 1;
    %load/v 9, v0083ECF0_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0083ED48_0, 0, 8;
    %jmp T_140;
    .thread T_140, $push;
    .scope S_007F2648;
T_141 ;
    %wait E_007F7CF8;
    %delay 7000, 0;
    %load/v 8, v0083CB60_0, 1;
    %load/v 9, v0083CBB8_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0083CC10_0, 0, 8;
    %jmp T_141;
    .thread T_141, $push;
    .scope S_007F2538;
T_142 ;
    %wait E_007F83D8;
    %delay 4000, 0;
    %load/v 8, v0083CA58_0, 1;
    %load/v 9, v0083CAB0_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0083CB08_0, 0, 8;
    %jmp T_142;
    .thread T_142, $push;
    .scope S_007F1ED8;
T_143 ;
    %wait E_007F8378;
    %delay 7000, 0;
    %load/v 8, v0083C798_0, 1;
    %load/v 9, v0083C7F0_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0083C848_0, 0, 8;
    %jmp T_143;
    .thread T_143, $push;
    .scope S_007F1F60;
T_144 ;
    %wait E_007F8418;
    %delay 7000, 0;
    %load/v 8, v0083C690_0, 1;
    %load/v 9, v0083C6E8_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0083C740_0, 0, 8;
    %jmp T_144;
    .thread T_144, $push;
    .scope S_007F1FE8;
T_145 ;
    %wait E_007F83F8;
    %delay 4000, 0;
    %load/v 8, v0083C588_0, 1;
    %load/v 9, v0083C5E0_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0083C638_0, 0, 8;
    %jmp T_145;
    .thread T_145, $push;
    .scope S_007F20F8;
T_146 ;
    %wait E_007F8C18;
    %delay 7000, 0;
    %load/v 8, v0083C480_0, 1;
    %load/v 9, v0083C4D8_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0083C530_0, 0, 8;
    %jmp T_146;
    .thread T_146, $push;
    .scope S_007F2180;
T_147 ;
    %wait E_007F8B78;
    %delay 7000, 0;
    %load/v 8, v0083C378_0, 1;
    %load/v 9, v0083C3D0_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0083C428_0, 0, 8;
    %jmp T_147;
    .thread T_147, $push;
    .scope S_007F2208;
T_148 ;
    %wait E_007F8C18;
    %delay 4000, 0;
    %load/v 8, v0083C270_0, 1;
    %load/v 9, v0083C2C8_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0083C320_0, 0, 8;
    %jmp T_148;
    .thread T_148, $push;
    .scope S_007F27E0;
T_149 ;
    %wait E_007F8CB8;
    %delay 4000, 0;
    %load/v 8, v0083C168_0, 1;
    %load/v 9, v0083C1C0_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0083C218_0, 0, 8;
    %jmp T_149;
    .thread T_149, $push;
    .scope S_007F28F0;
T_150 ;
    %wait E_007F8B18;
    %delay 7000, 0;
    %load/v 8, v007FEC40_0, 1;
    %load/v 9, v007FEC98_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007FECF0_0, 0, 8;
    %jmp T_150;
    .thread T_150, $push;
    .scope S_007F2978;
T_151 ;
    %wait E_007F8AF8;
    %delay 7000, 0;
    %load/v 8, v007FEB38_0, 1;
    %load/v 9, v007FEB90_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007FEBE8_0, 0, 8;
    %jmp T_151;
    .thread T_151, $push;
    .scope S_007F2A00;
T_152 ;
    %wait E_007F8B98;
    %delay 4000, 0;
    %load/v 8, v007FEA30_0, 1;
    %load/v 9, v007FEA88_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007FEAE0_0, 0, 8;
    %jmp T_152;
    .thread T_152, $push;
    .scope S_007F3060;
T_153 ;
    %wait E_007F8B38;
    %delay 7000, 0;
    %load/v 8, v007FE770_0, 1;
    %load/v 9, v007FE7C8_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007FE820_0, 0, 8;
    %jmp T_153;
    .thread T_153, $push;
    .scope S_007F30E8;
T_154 ;
    %wait E_007F8BD8;
    %delay 7000, 0;
    %load/v 8, v007FE668_0, 1;
    %load/v 9, v007FE6C0_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007FE718_0, 0, 8;
    %jmp T_154;
    .thread T_154, $push;
    .scope S_007F3170;
T_155 ;
    %wait E_007F8BB8;
    %delay 4000, 0;
    %load/v 8, v007FE560_0, 1;
    %load/v 9, v007FE5B8_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007FE610_0, 0, 8;
    %jmp T_155;
    .thread T_155, $push;
    .scope S_007F37D0;
T_156 ;
    %wait E_007F8CF8;
    %delay 7000, 0;
    %load/v 8, v007FE458_0, 1;
    %load/v 9, v007FE4B0_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007FE508_0, 0, 8;
    %jmp T_156;
    .thread T_156, $push;
    .scope S_007F3858;
T_157 ;
    %wait E_007F8CD8;
    %delay 7000, 0;
    %load/v 8, v007FE350_0, 1;
    %load/v 9, v007FE3A8_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007FE400_0, 0, 8;
    %jmp T_157;
    .thread T_157, $push;
    .scope S_007F38E0;
T_158 ;
    %wait E_007F8CF8;
    %delay 4000, 0;
    %load/v 8, v007FE248_0, 1;
    %load/v 9, v007FE2A0_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007FE2F8_0, 0, 8;
    %jmp T_158;
    .thread T_158, $push;
    .scope S_007F3968;
T_159 ;
    %wait E_007F8C78;
    %delay 4000, 0;
    %load/v 8, v007FE090_0, 1;
    %load/v 9, v007FE198_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007FE1F0_0, 0, 8;
    %jmp T_159;
    .thread T_159, $push;
    .scope S_007F3B00;
T_160 ;
    %ix/load 0, 16, 0;
    %assign/v0 v008549E8_0, 0, 0;
    %ix/load 0, 16, 0;
    %assign/v0 v00854A40_0, 0, 0;
    %set/v v008547D8_0, 0, 1;
    %set/v v00854830_0, 0, 1;
    %set/v v008548E0_0, 0, 6;
    %set/v v00854990_0, 0, 6;
    %vpi_call 2 29 "$dumpfile", "16bit_RCA.fsdb";
    %vpi_call 2 30 "$dumpvars";
    %delay 10000, 0;
    %set/v v00854A98_0, 1, 1;
    %delay 10000, 0;
    %set/v v00854A98_0, 0, 1;
    %movi 8, 1, 6;
    %set/v v00854990_0, 8, 6;
T_160.0 ;
    %load/v 8, v00854990_0, 6;
    %mov 14, 0, 1;
   %cmpi/u 8, 10, 7;
    %jmp/0xz T_160.1, 5;
    %delay 200000, 0;
    %set/v v00854A98_0, 1, 1;
    %delay 10000, 0;
    %set/v v00854A98_0, 0, 1;
    %load/v 8, v00854990_0, 6;
    %mov 14, 0, 26;
    %addi 8, 1, 32;
    %set/v v00854990_0, 8, 6;
    %jmp T_160.0;
T_160.1 ;
    %delay 200000, 0;
    %vpi_call 2 40 "$display", "//     CORRECT COUNT = %d    //", v008548E0_0;
    %delay 100000, 0;
    %vpi_call 2 41 "$finish";
    %end;
    .thread T_160;
    .scope S_007F3B00;
T_161 ;
    %delay 10000, 0;
    %load/v 8, v00854830_0, 1;
    %inv 8, 1;
    %set/v v00854830_0, 8, 1;
    %jmp T_161;
    .thread T_161;
    .scope S_007F3B00;
T_162 ;
    %wait E_007F8C98;
    %load/v 8, v00854A98_0, 1;
    %jmp/0xz  T_162.0, 8;
    %load/v 8, v00854990_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 0, 7;
    %jmp/0xz  T_162.2, 4;
    %ix/load 0, 16, 0;
    %assign/v0 v008549E8_0, 0, 0;
    %ix/load 0, 16, 0;
    %assign/v0 v00854A40_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v008547D8_0, 0, 0;
    %jmp T_162.3;
T_162.2 ;
    %load/v 8, v00854990_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 1, 7;
    %jmp/0xz  T_162.4, 4;
    %ix/load 0, 16, 0;
    %assign/v0 v008549E8_0, 0, 1;
    %ix/load 0, 16, 0;
    %assign/v0 v00854A40_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v008547D8_0, 0, 1;
    %jmp T_162.5;
T_162.4 ;
    %movi 8, 2, 7;
    %load/v 15, v00854990_0, 6;
    %mov 21, 0, 1;
    %cmp/u 8, 15, 7;
    %or 5, 4, 1;
    %jmp/0xz  T_162.6, 5;
    %vpi_func 2 64 "$random", 40, 32;
    %mov 8, 40, 32;
    %movi 40, 65535, 32;
    %mod 8, 40, 32;
    %ix/load 0, 16, 0;
    %assign/v0 v008549E8_0, 0, 8;
    %vpi_func 2 65 "$random", 40, 32;
    %mov 8, 40, 32;
    %movi 40, 65535, 32;
    %mod 8, 40, 32;
    %ix/load 0, 16, 0;
    %assign/v0 v00854A40_0, 0, 8;
    %vpi_func 2 66 "$random", 40, 32;
    %mov 8, 40, 32;
    %movi 40, 2, 32;
    %mod 8, 40, 32;
    %ix/load 0, 1, 0;
    %assign/v0 v008547D8_0, 0, 8;
T_162.6 ;
T_162.5 ;
T_162.3 ;
    %ix/load 0, 17, 0;
    %assign/v0 v00854888_0, 0, 0;
    %ix/load 0, 9, 0;
    %assign/v0 v00854B48_0, 0, 0;
    %jmp T_162.1;
T_162.0 ;
    %load/v 8, v008549E8_0, 16;
    %mov 24, 0, 1;
    %load/v 25, v00854A40_0, 16;
    %mov 41, 0, 1;
    %add 8, 25, 17;
    %load/v 25, v008547D8_0, 1;
    %mov 26, 0, 16;
    %add 8, 25, 17;
    %ix/load 0, 17, 0;
    %assign/v0 v00854888_0, 0, 8;
    %load/v 8, v00854B48_0, 9;
    %mov 17, 0, 23;
    %addi 8, 1, 32;
    %ix/load 0, 9, 0;
    %assign/v0 v00854B48_0, 0, 8;
    %load/v 8, v00854B48_0, 9;
    %mov 17, 0, 1;
    %cmpi/u 8, 9, 10;
    %jmp/0xz  T_162.8, 4;
    %load/v 8, v00854AF0_0, 16;
    %load/v 24, v00854938_0, 1;
    %load/v 25, v00854888_0, 17;
    %cmp/u 8, 25, 17;
    %jmp/0xz  T_162.10, 4;
    %load/v 8, v008548E0_0, 6;
    %mov 14, 0, 26;
    %addi 8, 1, 32;
    %ix/load 0, 6, 0;
    %assign/v0 v008548E0_0, 0, 8;
    %vpi_call 2 82 "$display", "////////////Test %d////////////", v00854990_0;
    %vpi_call 2 83 "$display", "//  Q :%d + %d + %d = ? //", v008549E8_0, v00854A40_0, v008547D8_0;
    %vpi_call 2 84 "$display", "///////////////////////////////";
    %vpi_call 2 85 "$display", "//  Your answer              //";
    %vpi_call 2 86 "$display", "//  Cout = %d Sum = %d     //", v00854938_0, v00854AF0_0;
    %vpi_call 2 87 "$display", "///////////////////////////////";
    %vpi_call 2 88 "$display", "//  Correct answer           //";
    %vpi_call 2 89 "$display", "//  Cout = %d Sum = %d     //", &PV<v00854888_0, 16, 1>, &PV<v00854888_0, 0, 16>;
    %vpi_call 2 90 "$display", "///////////////////////////////";
    %vpi_call 2 91 "$display", "//        SUCCESSFUL !       //";
    %vpi_call 2 92 "$display", "///////////////////////////////\012";
    %jmp T_162.11;
T_162.10 ;
    %vpi_call 2 96 "$display", "////////////Test %d////////////", v00854990_0;
    %vpi_call 2 97 "$display", "//  Q :%d + %d + %d = ? //", v008549E8_0, v00854A40_0, v008547D8_0;
    %vpi_call 2 98 "$display", "///////////////////////////////";
    %vpi_call 2 99 "$display", "//  Your answer              //";
    %vpi_call 2 100 "$display", "//  Cout = %d Sum = %d     //", v00854938_0, v00854AF0_0;
    %vpi_call 2 101 "$display", "///////////////////////////////";
    %vpi_call 2 102 "$display", "//  Correct answer           //";
    %vpi_call 2 103 "$display", "//  Cout = %d Sum = %d     //", &PV<v00854888_0, 16, 1>, &PV<v00854888_0, 0, 16>;
    %vpi_call 2 104 "$display", "///////////////////////////////";
    %vpi_call 2 105 "$display", "//           FAIL !          //";
    %vpi_call 2 106 "$display", "///////////////////////////////\012";
T_162.11 ;
T_162.8 ;
T_162.1 ;
    %jmp T_162;
    .thread T_162;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "16bit_testbench.v";
    "16bit_RCA.v";
