{:input (genetic.crossover/dumb-crossover 1194755716 (genetic.mutation/change-names-remove-clause 652428994 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")) (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_9_10_:missing , \\wire:missing_edge , wire2_21, \\wire23_:missing_35_36 , \\wire24_:missing_36 , wire25_45, wire26_44);\n  wire \\:missing_edge ;\n  input \\wire0_9_10_:missing ;\n  wire \\wire0_9_10_:missing ;\n  wire wire10_11;\n  wire wire10_14;\n  wire wire10_15;\n  wire \\wire10_16_:missing ;\n  wire wire10_18;\n  wire wire10_19;\n  wire wire10_20;\n  wire wire10_37;\n  wire wire10_48;\n  wire \\wire10_:missing ;\n  wire \\wire10_:missing_35 ;\n  wire \\wire10_:missing_46_47 ;\n  wire wire13_14_18;\n  wire wire17;\n  wire wire22;\n  input \\wire23_:missing_35_36 ;\n  wire \\wire23_:missing_35_36 ;\n  input \\wire24_:missing_36 ;\n  wire \\wire24_:missing_36 ;\n  output wire25_45;\n  wire wire25_45;\n  output wire26_44;\n  wire wire26_44;\n  wire \\wire28_42_:missing ;\n  output wire2_21;\n  wire wire2_21;\n  wire wire30_36;\n  wire wire30_37;\n  wire wire31_37_49;\n  wire wire31_41;\n  wire wire32_19;\n  wire wire33_38;\n  wire wire33_39;\n  wire wire34_39;\n  wire wire34_44;\n  wire \\wire39_:missing_43 ;\n  wire wire41;\n  wire wire45_19;\n  wire wire47;\n  wire wire48;\n  wire \\wire4_17_:missing_22 ;\n  wire wire5;\n  wire wire6_10;\n  wire \\wire6_:missing ;\n  wire wire7_12;\n  wire \\wire8_14_:missing ;\n  wire \\wire8_:missing ;\n  wire \\wire9_:missing ;\n  wire \\wire:missing_11 ;\n  wire \\wire:missing_12_30 ;\n  wire \\wire:missing_13 ;\n  wire \\wire:missing_19 ;\n  wire \\wire:missing_35 ;\n  wire \\wire:missing_38_40_30 ;\n  wire \\wire:missing_49 ;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire6_:missing  = 2'h1 >> wire6_10;\n  assign \\wire:missing_edge  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_12_30  = 2'h1 >> wire30_36;\n  assign \\wire:missing_edge  = 2'h1 >> wire7_12;\n  assign wire31_41 = 2'h1 >> wire31_37_49;\n  assign \\wire:missing_edge  = 2'h1 >> wire32_19;\n  assign wire33_39 = 2'h1 >> wire33_38;\n  assign wire34_44 = 2'h1 >> wire34_39;\n  assign \\wire:missing_35  = 4'h8 >> { \\wire23_:missing_35_36 , \\wire10_:missing_35  };\n  assign wire30_36 = 4'h8 >> { \\wire24_:missing_36 , \\wire23_:missing_35_36  };\n  assign wire31_37_49 = 4'h8 >> { wire30_37, wire10_37 };\n  assign wire33_38 = 4'h8 >> { \\wire:missing_38_40_30 , \\wire:missing_38_40_30  };\n  assign wire34_39 = 4'h6 >> { wire33_39, \\wire39_:missing_43  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_38_40_30 , \\wire:missing_38_40_30  };\n  assign \\wire8_:missing  = 2'h1 >> \\wire8_14_:missing ;\n  assign \\wire:missing_edge  = 2'hx >> \\wire10_:missing_46_47 ;\n  assign \\wire9_:missing  = 4'h6 >> { \\wire:missing_edge , \\wire0_9_10_:missing  };\n  assign \\wire10_:missing  = 4'h8 >> { \\wire:missing_edge , \\wire0_9_10_:missing  };\n  assign \\wire:missing_11  = 4'h8 >> { \\wire:missing_edge , wire10_11 };\n  assign wire7_12 = 4'h8 >> { \\wire:missing_12_30 , \\wire:missing_edge  };\n  assign \\wire:missing_13  = 4'h6 >> { \\wire:missing_edge , wire13_14_18 };\n  assign \\wire8_14_:missing  = 4'h8 >> { wire13_14_18, wire10_14 };\n  assign \\wire4_17_:missing_22  = 1'h1;\n  assign wire5 = 1'h0;\n  assign \\wire28_42_:missing  = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_49  = wire31_37_49;\n  assign wire48 = wire10_48;\n  assign wire47 = \\wire10_:missing_46_47 ;\n  assign wire25_45 = wire45_19;\n  assign wire26_44 = wire34_44;\n  assign \\wire39_:missing_43  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire28_42_:missing ;\n  assign wire41 = wire31_41;\n  assign wire22 = \\wire4_17_:missing_22 ;\n  assign wire2_21 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire10_20;\n  assign \\wire:missing_19  = wire10_19;\n  assign wire13_14_18 = wire10_18;\n  assign wire17 = \\wire4_17_:missing_22 ;\n  assign \\wire:missing_edge  = \\wire10_16_:missing ;\n  assign \\wire:missing_edge  = wire10_15;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/F60C27E3.v:3.1-106.10\" *)\nmodule postsynth(\\wire0_9_10_:missing , \\wire:missing_edge , wire2_21, \\wire23_:missing_35_36 , \\wire24_:missing_36 , wire25_45, wire26_44);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F60C27E3.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F60C27E3.v:5.9-5.29\" *)\n  input \\wire0_9_10_:missing ;\n  wire \\wire0_9_10_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F60C27E3.v:9.8-9.17\" *)\n  wire wire10_15;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F60C27E3.v:10.8-10.27\" *)\n  wire \\wire10_16_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F60C27E3.v:13.8-13.17\" *)\n  wire wire10_20;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F60C27E3.v:20.8-20.14\" *)\n  wire wire17;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F60C27E3.v:21.8-21.14\" *)\n  wire wire22;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F60C27E3.v:22.9-22.31\" *)\n  input \\wire23_:missing_35_36 ;\n  wire \\wire23_:missing_35_36 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F60C27E3.v:24.9-24.28\" *)\n  input \\wire24_:missing_36 ;\n  wire \\wire24_:missing_36 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F60C27E3.v:26.10-26.19\" *)\n  output wire25_45;\n  wire wire25_45;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F60C27E3.v:28.10-28.19\" *)\n  output wire26_44;\n  wire wire26_44;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F60C27E3.v:30.8-30.27\" *)\n  wire \\wire28_42_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F60C27E3.v:31.10-31.18\" *)\n  output wire2_21;\n  wire wire2_21;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F60C27E3.v:38.8-38.17\" *)\n  wire wire33_38;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F60C27E3.v:39.8-39.17\" *)\n  wire wire33_39;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F60C27E3.v:40.8-40.17\" *)\n  wire wire34_39;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F60C27E3.v:41.8-41.17\" *)\n  wire wire34_44;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F60C27E3.v:42.8-42.27\" *)\n  wire \\wire39_:missing_43 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F60C27E3.v:44.8-44.17\" *)\n  wire wire45_19;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F60C27E3.v:47.8-47.29\" *)\n  wire \\wire4_17_:missing_22 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F60C27E3.v:48.8-48.13\" *)\n  wire wire5;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F60C27E3.v:60.8-60.30\" *)\n  wire \\wire:missing_38_40_30 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F60C27E3.v:62.9-62.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire10_15 = 1'h0;\n  assign \\wire10_16_:missing  = 1'h0;\n  assign wire10_20 = 1'h0;\n  assign wire17 = 1'h1;\n  assign wire22 = 1'h1;\n  assign wire25_45 = 1'hx;\n  assign wire26_44 = 1'hx;\n  assign \\wire28_42_:missing  = 1'h0;\n  assign wire2_21 = 1'h0;\n  assign wire33_38 = 1'hx;\n  assign wire33_39 = 1'hx;\n  assign wire34_39 = 1'hx;\n  assign wire34_44 = 1'hx;\n  assign \\wire39_:missing_43  = 1'h0;\n  assign wire45_19 = 1'hx;\n  assign \\wire4_17_:missing_22  = 1'h1;\n  assign wire5 = 1'h0;\n  assign \\wire:missing_38_40_30  = 1'hx;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  1:56:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbxlkje3u] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbxlkje3u/src/top.v'.\nSBY  1:56:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbxlkje3u] Copy '/tmp/fuzzmount2DDF5D8C/F60C27E3.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbxlkje3u/src/F60C27E3.v'.\nSBY  1:56:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbxlkje3u] Copy '/tmp/fuzzmount2DDF5D8C/F60C27E3.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbxlkje3u/src/F60C27E3.post.v'.\nSBY  1:56:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbxlkje3u] engine_0: abc pdr\nSBY  1:56:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbxlkje3u] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbxlkje3u/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  1:56:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbxlkje3u] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/F60C27E3.v:79$52_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/F60C27E3.v:79$52.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:56:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbxlkje3u] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/F60C27E3.v:77$50_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/F60C27E3.v:77$50.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:56:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbxlkje3u] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/F60C27E3.v:69$42_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/F60C27E3.v:69$42.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:56:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbxlkje3u] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/F60C27E3.v:67$40_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/F60C27E3.v:67$40.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:56:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbxlkje3u] base: Warning: Wire presynth.\\wire25_45 is used but has no driver.\nSBY  1:56:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbxlkje3u] base: Warning: Wire presynth.\\wire:missing_38_40_30 is used but has no driver.\nSBY  1:56:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbxlkje3u] base: Warning: Wire top.\\y_post_1 is used but has no driver.\nSBY  1:56:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbxlkje3u] base: Warning: Wire top.\\y_pre_1 is used but has no driver.\nSBY  1:56:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbxlkje3u] base: finished (returncode=0)\nSBY  1:56:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbxlkje3u] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbxlkje3u/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  1:56:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbxlkje3u] aig: Warning: Wire presynth.\\wire25_45 is used but has no driver.\nSBY  1:56:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbxlkje3u] aig: Warning: Wire presynth.\\wire:missing_38_40_30 is used but has no driver.\nSBY  1:56:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbxlkje3u] aig: Warning: Wire top.\\y_post_1 is used but has no driver.\nSBY  1:56:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbxlkje3u] aig: Warning: Wire top.\\y_pre_1 is used but has no driver.\nSBY  1:56:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbxlkje3u] aig: finished (returncode=0)\nSBY  1:56:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbxlkje3u] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbxlkje3u; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  1:56:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbxlkje3u] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  1:56:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbxlkje3u] engine_0: Warning: The network has no constraints.\nSBY  1:56:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbxlkje3u] engine_0: Output 1 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  1:56:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbxlkje3u] engine_0: finished (returncode=0)\nSBY  1:56:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbxlkje3u] engine_0: Status returned by engine: FAIL\nSBY  1:56:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbxlkje3u] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:08 (8)\nSBY  1:56:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbxlkje3u] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY  1:56:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbxlkje3u] summary: engine_0 (abc pdr) returned FAIL\nSBY  1:56:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbxlkje3u] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbxlkje3u'.\nSBY  1:56:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbxlkje3u] DONE (FAIL, rc=2)\n", :err ""}}}