# //  ModelSim SE 6.2g Feb 21 2007 Linux 2.6.18-419.el5
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
file mkdir /home/isa12/Desktop/ISA2018/lab1/Cadence/ModelSim
# Loading project Post_route
vcom -93 -work ./work ./clk_gen.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
vcom -93 -work ./work ./data_maker_new.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity data_maker
# -- Compiling architecture beh of data_maker
vcom -93 -work ./work ./data_sink.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity data_sink
# -- Compiling architecture beh of data_sink

vlog -work ./work ./IIR_CA.v
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module IIR_CA
# 
# Top level modules:
# 	IIR_CA
vlog -work ./work ./tb_iir.v
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module tb_iir
# 
# Top level modules:
# 	tb_iir
vsim -L /software/dk/nangate45/verilog/msim6.2g work.tb_iir
# vsim -L /software/dk/nangate45/verilog/msim6.2g work.tb_iir 
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.tb_iir(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.BUF_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.BUF_X2(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.INV_X2(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.INV_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.DFFR_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OAI21_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.NAND2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OAI22_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.AOI22_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.XOR2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.NOR2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.XNOR2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.MUX2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.NAND3_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.AOI222_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OAI222_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OR2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OR3_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.AOI21_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.XOR2_X2(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.HA_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.FA_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.AND2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.AND3_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.NOR3_X1(fast)
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.data_maker(beh)
# ** Warning: (vsim-3017) ./IIR_CA.v(2707): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir/UUT/xin_reg_1_
# ** Warning: (vsim-3017) ./IIR_CA.v(2711): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir/UUT/xin_reg_0_
# ** Warning: (vsim-3017) ./IIR_CA.v(2715): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir/UUT/xin_reg_13_
# ** Warning: (vsim-3017) ./IIR_CA.v(2719): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir/UUT/xin_reg_12_
# ** Warning: (vsim-3017) ./IIR_CA.v(2723): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir/UUT/xin_reg_11_
# ** Warning: (vsim-3017) ./IIR_CA.v(2727): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir/UUT/xin_reg_10_
# ** Warning: (vsim-3017) ./IIR_CA.v(2731): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir/UUT/xin_reg_9_
# ** Warning: (vsim-3017) ./IIR_CA.v(2735): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir/UUT/xin_reg_8_
# ** Warning: (vsim-3017) ./IIR_CA.v(2739): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir/UUT/xin_reg_7_
# ** Warning: (vsim-3017) ./IIR_CA.v(2743): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir/UUT/xin_reg_6_
# ** Warning: (vsim-3017) ./IIR_CA.v(2747): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir/UUT/xin_reg_5_
# ** Warning: (vsim-3017) ./IIR_CA.v(2751): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir/UUT/xin_reg_4_
# ** Warning: (vsim-3017) ./IIR_CA.v(2755): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir/UUT/xin_reg_3_
# ** Warning: (vsim-3017) ./IIR_CA.v(2759): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir/UUT/xin_reg_2_
# ** Warning: (vsim-3017) ./IIR_CA.v(6070): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir/UUT/add_1_root_add_0_root_add_59_U1_13
# ** Warning: (vsim-3017) ./IIR_CA.v(7633): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir/UUT/add_0_root_add_0_root_add_59_U1_13
# ** Warning: (vsim-3017) ./IIR_CA.v(10659): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir/UUT/sub_1_root_add_0_root_add_58_U2_13
# ** Warning: (vsim-3017) ./IIR_CA.v(10757): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir/UUT/sub_0_root_add_0_root_add_58_U2_13
# Loading work.data_sink(beh)
vsim -L /software/dk/nangate45/verilog/msim6.2g -sdftyp /tb_iir/UUT= ./IIR_CA.sdf work.tb_iir
# vsim -L /software/dk/nangate45/verilog/msim6.2g -sdftyp /tb_iir/UUT= work.tb_iir 
# ** Error: (vsim-SDF-3196) Failed to find SDF file "".
# Error loading design
vsim -L /software/dk/nangate45/verilog/msim6.2g -sdftyp /tb_iir/UUT=./IIR_CA.sdf work.tb_iir
# vsim -L /software/dk/nangate45/verilog/msim6.2g -sdftyp /tb_iir/UUT=./IIR_CA.sdf work.tb_iir 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_iir(fast)
# Loading work.IIR_CA(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.BUF_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.BUF_X2(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.INV_X2(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.INV_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.DFFR_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OAI21_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.NAND2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OAI22_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.AOI22_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.XOR2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.NOR2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.XNOR2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.MUX2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.NAND3_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.AOI222_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OAI222_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OR2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OR3_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.AOI21_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.XOR2_X2(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.HA_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.FA_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.AND2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.AND3_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.NOR3_X1(fast)
# Loading instances from ./IIR_CA.sdf
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.data_maker(beh)
# ** Warning: (vsim-3017) ./IIR_CA.v(2707): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir/UUT/xin_reg_1_
# ** Warning: (vsim-3017) ./IIR_CA.v(2711): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir/UUT/xin_reg_0_
# ** Warning: (vsim-3017) ./IIR_CA.v(2715): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir/UUT/xin_reg_13_
# ** Warning: (vsim-3017) ./IIR_CA.v(2719): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir/UUT/xin_reg_12_
# ** Warning: (vsim-3017) ./IIR_CA.v(2723): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir/UUT/xin_reg_11_
# ** Warning: (vsim-3017) ./IIR_CA.v(2727): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir/UUT/xin_reg_10_
# ** Warning: (vsim-3017) ./IIR_CA.v(2731): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir/UUT/xin_reg_9_
# ** Warning: (vsim-3017) ./IIR_CA.v(2735): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir/UUT/xin_reg_8_
# ** Warning: (vsim-3017) ./IIR_CA.v(2739): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir/UUT/xin_reg_7_
# ** Warning: (vsim-3017) ./IIR_CA.v(2743): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir/UUT/xin_reg_6_
# ** Warning: (vsim-3017) ./IIR_CA.v(2747): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir/UUT/xin_reg_5_
# ** Warning: (vsim-3017) ./IIR_CA.v(2751): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir/UUT/xin_reg_4_
# ** Warning: (vsim-3017) ./IIR_CA.v(2755): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir/UUT/xin_reg_3_
# ** Warning: (vsim-3017) ./IIR_CA.v(2759): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir/UUT/xin_reg_2_
# ** Warning: (vsim-3017) ./IIR_CA.v(6070): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir/UUT/add_1_root_add_0_root_add_59_U1_13
# ** Warning: (vsim-3017) ./IIR_CA.v(7633): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir/UUT/add_0_root_add_0_root_add_59_U1_13
# ** Warning: (vsim-3017) ./IIR_CA.v(10659): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir/UUT/sub_1_root_add_0_root_add_58_U2_13
# ** Warning: (vsim-3017) ./IIR_CA.v(10757): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir/UUT/sub_0_root_add_0_root_add_58_U2_13
# Loading work.data_sink(beh)
# Loading timing data from ./IIR_CA.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ns  Iteration: 0  Region: /tb_iir  File: ./tb_iir.v
vcd file ./vcd/design.vcd
# ** Error: (vsim-7) Failed to open VCD file "./vcd/design.vcd" in write mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Instance: /tb_iir/SM
vcd file ./vcd/design.vcd
vcd add /tb_iir/UUT/*
add wave sim:/tb_iir/CLK_i
add wave sim:/tb_iir/RST_n_i
add wave sim:/tb_iir/DIN_i
add wave sim:/tb_iir/VIN_i
add wave sim:/tb_iir/H0_i
add wave sim:/tb_iir/H1_i
add wave sim:/tb_iir/H2_i
add wave sim:/tb_iir/H3_i
add wave sim:/tb_iir/H4_i
add wave sim:/tb_iir/DOUT_i
add wave sim:/tb_iir/VOUT_i
add wave sim:/tb_iir/END_SIM_i
run 2 us
