INFO: [VRFC 10-163] Analyzing VHDL file "F:/MastersProgram/ECE6740/Labs/Lab2/SeqClass/project_1/project_1.srcs/sources_1/imports/project_1.srcs/sources_1/imports/Example 60/seqdeta_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'seqdeta_top'
WARNING: [VRFC 10-3093] actual for formal port 'clr' is neither a static name nor a globally static expression [F:/MastersProgram/ECE6740/Labs/Lab2/SeqClass/project_1/project_1.srcs/sources_1/imports/project_1.srcs/sources_1/imports/Example 60/seqdeta_top.vhd:79]
