#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Dec 15 11:28:32 2021
# Process ID: 2004
# Current directory: D:/SED/Proyecto_RGB
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent836 D:\SED\Proyecto_RGB\Proyecto_RGB.xpr
# Log file: D:/SED/Proyecto_RGB/vivado.log
# Journal file: D:/SED/Proyecto_RGB\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/SED/Proyecto_RGB/Proyecto_RGB.xpr
INFO: [Project 1-313] Project file moved from 'D:/Documents/RGBros/Proyecto_RGB' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'D:/SED/Proyecto_RGB/Proyecto_RGB.gen/sources_1', nor could it be found using path 'D:/Documents/RGBros/Proyecto_RGB/Proyecto_RGB.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1119.082 ; gain = 0.000
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.1
  **** Build date : Jun 10 2021 at 20:17:23
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.1
  ****** Build date   : May 26 2021-19:32:33
    **** Build number : 2021.1.1622050353
      ** Copyright 2017-2021 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1119.082 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AE3A68A
open_hw_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2666.496 ; gain = 1547.414
set_property PROGRAM.FILE {D:/SED/Proyecto_RGB/Proyecto_RGB.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/SED/Proyecto_RGB/Proyecto_RGB.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Dec 15 11:33:15 2021] Launched synth_1...
Run output will be captured here: D:/SED/Proyecto_RGB/Proyecto_RGB.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Wed Dec 15 11:35:02 2021] Launched impl_1...
Run output will be captured here: D:/SED/Proyecto_RGB/Proyecto_RGB.runs/impl_1/runme.log
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: top
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3313.457 ; gain = 269.840
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/top.vhd:19]
INFO: [Synth 8-3491] module 'INPUT_MODULE' declared at 'D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/INPUT_MODULE.vhd:4' bound to instance 'Inst_input_module' of component 'INPUT_MODULE' [D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/top.vhd:98]
INFO: [Synth 8-638] synthesizing module 'INPUT_MODULE' [D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/INPUT_MODULE.vhd:16]
	Parameter inputs bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'SYNCHRNZR' declared at 'D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/snchnzr.vhd:4' bound to instance 'Inst_synchrnzr_1' of component 'synchrnzr' [D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/INPUT_MODULE.vhd:40]
INFO: [Synth 8-638] synthesizing module 'SYNCHRNZR' [D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/snchnzr.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'SYNCHRNZR' (1#1) [D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/snchnzr.vhd:12]
INFO: [Synth 8-3491] module 'SYNCHRNZR' declared at 'D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/snchnzr.vhd:4' bound to instance 'Inst_synchrnzr_2' of component 'synchrnzr' [D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/INPUT_MODULE.vhd:46]
INFO: [Synth 8-3491] module 'SYNCHRNZR' declared at 'D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/snchnzr.vhd:4' bound to instance 'Inst_synchrnzr_3' of component 'synchrnzr' [D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/INPUT_MODULE.vhd:52]
INFO: [Synth 8-3491] module 'SYNCHRNZR' declared at 'D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/snchnzr.vhd:4' bound to instance 'Inst_synchrnzr_4' of component 'synchrnzr' [D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/INPUT_MODULE.vhd:58]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/edgedtctr.vhd:4' bound to instance 'Inst_edgedtctr_1' of component 'edgedtctr' [D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/INPUT_MODULE.vhd:64]
INFO: [Synth 8-638] synthesizing module 'EDGEDTCTR' [D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/edgedtctr.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'EDGEDTCTR' (2#1) [D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/edgedtctr.vhd:12]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/edgedtctr.vhd:4' bound to instance 'Inst_edgedtctr_2' of component 'edgedtctr' [D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/INPUT_MODULE.vhd:70]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/edgedtctr.vhd:4' bound to instance 'Inst_edgedtctr_3' of component 'edgedtctr' [D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/INPUT_MODULE.vhd:76]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/edgedtctr.vhd:4' bound to instance 'Inst_edgedtctr_4' of component 'edgedtctr' [D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/INPUT_MODULE.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'INPUT_MODULE' (3#1) [D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/INPUT_MODULE.vhd:16]
INFO: [Synth 8-3491] module 'FSM_MODULE_2_0' declared at 'D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/FSM_MODULE_2_0.vhd:31' bound to instance 'Inst_fsm_module' of component 'FSM_MODULE_2_0' [D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/top.vhd:104]
INFO: [Synth 8-638] synthesizing module 'FSM_MODULE_2_0' [D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/FSM_MODULE_2_0.vhd:49]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'Counter' declared at 'D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/cntr.vhd:9' bound to instance 'Inst_counter_RED' of component 'Counter' [D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/FSM_MODULE_2_0.vhd:91]
INFO: [Synth 8-638] synthesizing module 'Counter' [D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/cntr.vhd:26]
	Parameter width bound to: 8 - type: integer 
	Parameter mod_count bound to: 50 - type: integer 
WARNING: [Synth 8-614] signal 'clr_n' is read in the process but is not in the sensitivity list [D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/cntr.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'Counter' (4#1) [D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/cntr.vhd:26]
INFO: [Synth 8-3491] module 'Counter' declared at 'D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/cntr.vhd:9' bound to instance 'Inst_counter_GREEN' of component 'Counter' [D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/FSM_MODULE_2_0.vhd:100]
INFO: [Synth 8-3491] module 'Counter' declared at 'D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/cntr.vhd:9' bound to instance 'Inst_counter_BLUE' of component 'Counter' [D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/FSM_MODULE_2_0.vhd:109]
INFO: [Synth 8-3491] module 'FSM_MASTER_2_0' declared at 'D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/FSM_MASTER_2_0.vhd:31' bound to instance 'Inst_FSM_Master' of component 'FSM_MASTER_2_0' [D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/FSM_MODULE_2_0.vhd:118]
INFO: [Synth 8-638] synthesizing module 'FSM_MASTER_2_0' [D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/FSM_MASTER_2_0.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'FSM_MASTER_2_0' (5#1) [D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/FSM_MASTER_2_0.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'FSM_MODULE_2_0' (6#1) [D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/FSM_MODULE_2_0.vhd:49]
INFO: [Synth 8-3491] module 'OUTPUT_MODULE' declared at 'D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/OUTPUT_MODULE.vhd:8' bound to instance 'Inst_output_module' of component 'OUTPUT_MODULE' [D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/top.vhd:114]
INFO: [Synth 8-638] synthesizing module 'OUTPUT_MODULE' [D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/OUTPUT_MODULE.vhd:26]
	Parameter width bound to: 8 - type: integer 
	Parameter level_range bound to: 50 - type: integer 
	Parameter prescaler_reduction bound to: 100000 - type: integer 
INFO: [Synth 8-3491] module 'Prescaler' declared at 'D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/Prescaler.vhd:6' bound to instance 'Inst_prescaler' of component 'Prescaler' [D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/OUTPUT_MODULE.vhd:75]
INFO: [Synth 8-638] synthesizing module 'Prescaler' [D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/Prescaler.vhd:18]
	Parameter reduction bound to: 100000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Prescaler' (7#1) [D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/Prescaler.vhd:18]
INFO: [Synth 8-3491] module 'Counter' declared at 'D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/cntr.vhd:9' bound to instance 'Inst_counter' of component 'Counter' [D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/OUTPUT_MODULE.vhd:81]
INFO: [Synth 8-3491] module 'Comparator' declared at 'D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/Comparator.vhd:5' bound to instance 'Inst_comparator_red' of component 'Comparator' [D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/OUTPUT_MODULE.vhd:91]
INFO: [Synth 8-638] synthesizing module 'Comparator' [D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/Comparator.vhd:18]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Comparator' (8#1) [D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/Comparator.vhd:18]
INFO: [Synth 8-3491] module 'Comparator' declared at 'D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/Comparator.vhd:5' bound to instance 'Inst_comparator_green' of component 'Comparator' [D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/OUTPUT_MODULE.vhd:97]
INFO: [Synth 8-3491] module 'Comparator' declared at 'D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/Comparator.vhd:5' bound to instance 'Inst_comparator_blue' of component 'Comparator' [D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/OUTPUT_MODULE.vhd:103]
INFO: [Synth 8-256] done synthesizing module 'OUTPUT_MODULE' (9#1) [D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/OUTPUT_MODULE.vhd:26]
INFO: [Synth 8-3491] module 'INTERFACE_MODULE' declared at 'D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/INTERFACE_MODULE.vhd:5' bound to instance 'Inst_interface_module' of component 'INTERFACE_MODULE' [D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/top.vhd:125]
INFO: [Synth 8-638] synthesizing module 'INTERFACE_MODULE' [D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/INTERFACE_MODULE.vhd:23]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'Mux_3x8' declared at 'D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/Mux_3x8.vhd:7' bound to instance 'Inst_mux_1' of component 'Mux_3x8' [D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/INTERFACE_MODULE.vhd:139]
INFO: [Synth 8-638] synthesizing module 'Mux_3x8' [D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/Mux_3x8.vhd:22]
	Parameter inputs bound to: 3 - type: integer 
	Parameter width bound to: 8 - type: integer 
WARNING: [Synth 8-153] case item 3'b1xx will never be executed [D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/Mux_3x8.vhd:26]
WARNING: [Synth 8-153] case item 3'b01x will never be executed [D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/Mux_3x8.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'Mux_3x8' (10#1) [D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/Mux_3x8.vhd:22]
INFO: [Synth 8-3491] module 'BCD_Decoder' declared at 'D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/BCD_Decoder.vhd:8' bound to instance 'Inst_bcd_decoder' of component 'BCD_Decoder' [D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/INTERFACE_MODULE.vhd:147]
INFO: [Synth 8-638] synthesizing module 'BCD_Decoder' [D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/BCD_Decoder.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'BCD_Decoder' (11#1) [D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/BCD_Decoder.vhd:18]
INFO: [Synth 8-3491] module 'Segment_Decoder' declared at 'D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/decoder.vhd:6' bound to instance 'Inst_segment_decoder_1' of component 'Segment_Decoder' [D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/INTERFACE_MODULE.vhd:154]
INFO: [Synth 8-638] synthesizing module 'Segment_Decoder' [D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/decoder.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Segment_Decoder' (12#1) [D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/decoder.vhd:13]
INFO: [Synth 8-3491] module 'Segment_Decoder' declared at 'D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/decoder.vhd:6' bound to instance 'Inst_segment_decoder_2' of component 'Segment_Decoder' [D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/INTERFACE_MODULE.vhd:159]
INFO: [Synth 8-3491] module 'Segment_Decoder' declared at 'D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/decoder.vhd:6' bound to instance 'Inst_segment_decoder_3' of component 'Segment_Decoder' [D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/INTERFACE_MODULE.vhd:164]
INFO: [Synth 8-3491] module 'Letter_Decoder' declared at 'D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/Letter_Decoder.vhd:6' bound to instance 'Inst_letter_decoder' of component 'Letter_Decoder' [D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/INTERFACE_MODULE.vhd:169]
INFO: [Synth 8-638] synthesizing module 'Letter_Decoder' [D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/Letter_Decoder.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Letter_Decoder' (13#1) [D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/Letter_Decoder.vhd:14]
INFO: [Synth 8-3491] module 'Mux_8x7' declared at 'D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/Mux_8x7.vhd:7' bound to instance 'Inst_mux_2' of component 'Mux_8x7' [D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/INTERFACE_MODULE.vhd:174]
INFO: [Synth 8-638] synthesizing module 'Mux_8x7' [D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/Mux_8x7.vhd:27]
	Parameter inputs bound to: 8 - type: integer 
	Parameter width bound to: 7 - type: integer 
WARNING: [Synth 8-153] case item 8'b1xxxxxxx will never be executed [D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/Mux_8x7.vhd:31]
WARNING: [Synth 8-153] case item 8'b01xxxxxx will never be executed [D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/Mux_8x7.vhd:31]
WARNING: [Synth 8-153] case item 8'b001xxxxx will never be executed [D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/Mux_8x7.vhd:31]
WARNING: [Synth 8-153] case item 8'b0001xxxx will never be executed [D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/Mux_8x7.vhd:31]
WARNING: [Synth 8-153] case item 8'b00001xxx will never be executed [D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/Mux_8x7.vhd:31]
WARNING: [Synth 8-153] case item 8'b000001xx will never be executed [D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/Mux_8x7.vhd:31]
WARNING: [Synth 8-153] case item 8'b0000001x will never be executed [D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/Mux_8x7.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'Mux_8x7' (14#1) [D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/Mux_8x7.vhd:27]
INFO: [Synth 8-3491] module 'Prescaler' declared at 'D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/Prescaler.vhd:6' bound to instance 'Inst_prescaler' of component 'Prescaler' [D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/INTERFACE_MODULE.vhd:187]
INFO: [Synth 8-638] synthesizing module 'Prescaler__parameterized1' [D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/Prescaler.vhd:18]
	Parameter reduction bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Prescaler__parameterized1' (14#1) [D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/Prescaler.vhd:18]
INFO: [Synth 8-3491] module 'Ciclo' declared at 'D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/Ciclo.vhd:5' bound to instance 'Inst_ciclo' of component 'Ciclo' [D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/INTERFACE_MODULE.vhd:193]
INFO: [Synth 8-638] synthesizing module 'Ciclo' [D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/Ciclo.vhd:16]
	Parameter outputs bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Ciclo' (15#1) [D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/Ciclo.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'INTERFACE_MODULE' (16#1) [D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/INTERFACE_MODULE.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'top' (17#1) [D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/sources_1/new/top.vhd:19]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 3360.953 ; gain = 317.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 3374.809 ; gain = 331.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 3374.809 ; gain = 331.191
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 3374.809 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/constrs_1/imports/RGBros/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [D:/SED/Proyecto_RGB/Proyecto_RGB.srcs/constrs_1/imports/RGBros/Nexys-4-DDR-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3498.867 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 3575.230 ; gain = 531.613
69 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:40 . Memory (MB): peak = 3575.230 ; gain = 841.277
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Dec 15 11:37:21 2021] Launched impl_1...
Run output will be captured here: D:/SED/Proyecto_RGB/Proyecto_RGB.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3579.293 ; gain = 0.000
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.1
  **** Build date : Jun 10 2021 at 20:17:23
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.1
  ****** Build date   : May 26 2021-19:32:33
    **** Build number : 2021.1.1622050353
      ** Copyright 2017-2021 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 3594.645 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AE3A68A
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/SED/Proyecto_RGB/Proyecto_RGB.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
close_hw_manager: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3595.730 ; gain = 0.000
close_design
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Dec 15 11:45:32 2021] Launched synth_1...
Run output will be captured here: D:/SED/Proyecto_RGB/Proyecto_RGB.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Wed Dec 15 11:48:12 2021] Launched impl_1...
Run output will be captured here: D:/SED/Proyecto_RGB/Proyecto_RGB.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Dec 15 11:50:18 2021] Launched impl_1...
Run output will be captured here: D:/SED/Proyecto_RGB/Proyecto_RGB.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3595.730 ; gain = 0.000
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.1
  **** Build date : Jun 10 2021 at 20:17:23
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.1
  ****** Build date   : May 26 2021-19:32:33
    **** Build number : 2021.1.1622050353
      ** Copyright 2017-2021 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 3595.730 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AE3A68A
set_property PROGRAM.FILE {D:/SED/Proyecto_RGB/Proyecto_RGB.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/SED/Proyecto_RGB/Proyecto_RGB.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AE3A68A
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec 15 11:54:01 2021...
