Time resolution is 1 ps
$finish called at time : 50 ns : File "C:/Users/emanessam26/Desktop/verilog/FullAdder/FullAdder.srcs/sim_1/new/testbench.v" Line 61
