# RUN: llc %s  -fswp -O3 -mcpu=a64fx -start-before=aarch64-swpipeliner -pass-remarks=aarch64-swpipeliner -swpl-disable-restrictions-check  -o /dev/null 2>&1 | FileCheck %s
# CHECK: remark: <unknown>:0:0: software pipelining (IPC: 0.37, ITR: 3, MVE: 2, II: 54, Stage: 3, (VReg Fp: 6/32, Int: 4/32, Pred: 1/8)), SRA(PReg Fp: 7/32, Int: 8/29, Pred: 1/8)
--- |
  ; ModuleID = 's.c'
  source_filename = "s.c"
  target datalayout = "e-m:e-i8:8:32-i16:16:32-i64:64-i128:128-n32:64-S128"
  target triple = "aarch64-unknown-linux-gnu"
  
  @b = external local_unnamed_addr global [32000 x double], align 64
  @d = external local_unnamed_addr global [32000 x double], align 64
  @a = external local_unnamed_addr global [32000 x double], align 64
  @c = external local_unnamed_addr global [32000 x double], align 64
  
  ; Function Attrs: nofree norecurse nosync nounwind uwtable vscale_range(4,4)
  define dso_local void @s() local_unnamed_addr #0 {
  entry:
    br label %vector.ph
  
  vector.ph:                                        ; preds = %for.cond.cleanup3, %entry
    %nl.030 = phi i32 [ 0, %entry ], [ %inc18, %for.cond.cleanup3 ]
    %0 = call i64 @llvm.start.loop.iterations.i64(i64 1999)
    br label %vector.body
  
  vector.body:                                      ; preds = %vector.body, %vector.ph
    %lsr.iv = phi i64 [ %lsr.iv.next, %vector.body ], [ -127936, %vector.ph ]
    %vec.ind = phi <8 x i64> [ <i64 -1, i64 1, i64 3, i64 5, i64 7, i64 9, i64 11, i64 13>, %vector.ph ], [ %vec.ind.next, %vector.body ]
    %1 = phi i64 [ %0, %vector.ph ], [ %16, %vector.body ]
    %2 = add nsw <8 x i64> %vec.ind, <i64 1, i64 1, i64 1, i64 1, i64 1, i64 1, i64 1, i64 1>
    %3 = getelementptr inbounds [32000 x double], ptr @b, i64 0, <8 x i64> %2
    %4 = extractelement <8 x ptr> %3, i64 0
    %5 = call <vscale x 2 x i1> @llvm.aarch64.sve.ptrue.nxv2i1(i32 31)
    %ldN = call { <vscale x 2 x double>, <vscale x 2 x double> } @llvm.aarch64.sve.ld2.sret.nxv2f64(<vscale x 2 x i1> %5, ptr %4)
    %6 = extractvalue { <vscale x 2 x double>, <vscale x 2 x double> } %ldN, 0
    %7 = call <8 x double> @llvm.vector.extract.v8f64.nxv2f64(<vscale x 2 x double> %6, i64 0)
    %uglygep = getelementptr i8, ptr @d, i64 %lsr.iv
    %uglygep44 = getelementptr i8, ptr %uglygep, i64 127936
    %wide.load = load <8 x double>, ptr %uglygep44, align 64, !tbaa !6
    %8 = fsub fast <8 x double> %7, %wide.load
    %uglygep45 = getelementptr i8, ptr @a, i64 %lsr.iv
    %uglygep46 = getelementptr i8, ptr %uglygep45, i64 127936
    store <8 x double> %8, ptr %uglygep46, align 64, !tbaa !6
    %9 = extractelement <8 x i64> %2, i64 0
    %10 = getelementptr inbounds [32000 x double], ptr @c, i64 0, i64 %9
    %11 = call <vscale x 2 x i1> @llvm.aarch64.sve.ptrue.nxv2i1(i32 31)
    %ldN55 = call { <vscale x 2 x double>, <vscale x 2 x double> } @llvm.aarch64.sve.ld2.sret.nxv2f64(<vscale x 2 x i1> %11, ptr %10)
    %12 = extractvalue { <vscale x 2 x double>, <vscale x 2 x double> } %ldN55, 0
    %13 = call <8 x double> @llvm.vector.extract.v8f64.nxv2f64(<vscale x 2 x double> %12, i64 0)
    %14 = fadd fast <8 x double> %13, %8
    %15 = getelementptr double, ptr @b, <8 x i64> %2
    tail call void @llvm.masked.scatter.v8f64.v8p0(<8 x double> %14, <8 x ptr> %15, i32 8, <8 x i1> <i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true>), !tbaa !6
    %vec.ind.next = add <8 x i64> %vec.ind, <i64 16, i64 16, i64 16, i64 16, i64 16, i64 16, i64 16, i64 16>
    %lsr.iv.next = add nsw i64 %lsr.iv, 64
    %16 = call i64 @llvm.loop.decrement.reg.i64(i64 %1, i64 1)
    %17 = icmp ne i64 %16, 0
    br i1 %17, label %vector.body, label %for.body4.preheader, !llvm.loop !10
  
  for.body4.preheader:                              ; preds = %vector.body
    %18 = call i64 @llvm.start.loop.iterations.i64(i64 8)
    br label %for.body4
  
  for.cond.cleanup:                                 ; preds = %for.cond.cleanup3
    ret void
  
  for.cond.cleanup3:                                ; preds = %for.body4
    %inc18 = add nuw nsw i32 %nl.030, 1
    %exitcond37.not = icmp eq i32 %inc18, 200
    br i1 %exitcond37.not, label %for.cond.cleanup, label %vector.ph, !llvm.loop !14
  
  for.body4:                                        ; preds = %for.body4.preheader, %for.body4
    %lsr.iv51 = phi i64 [ 0, %for.body4.preheader ], [ %lsr.iv.next52, %for.body4 ]
    %lsr.iv49 = phi ptr [ getelementptr (i8, ptr @b, i64 255872), %for.body4.preheader ], [ %uglygep50, %for.body4 ]
    %lsr.iv47 = phi ptr [ getelementptr (i8, ptr @c, i64 255872), %for.body4.preheader ], [ %uglygep48, %for.body4 ]
    %19 = phi i64 [ %18, %for.body4.preheader ], [ %23, %for.body4 ]
    %20 = load double, ptr %lsr.iv49, align 8, !tbaa !6
    %uglygep54 = getelementptr i8, ptr getelementptr (i8, ptr @d, i64 127936), i64 %lsr.iv51
    %21 = load double, ptr %uglygep54, align 8, !tbaa !6
    %sub = fsub fast double %20, %21
    %uglygep53 = getelementptr i8, ptr getelementptr (i8, ptr @a, i64 127936), i64 %lsr.iv51
    store double %sub, ptr %uglygep53, align 8, !tbaa !6
    %22 = load double, ptr %lsr.iv47, align 8, !tbaa !6
    %add14 = fadd fast double %22, %sub
    store double %add14, ptr %lsr.iv49, align 8, !tbaa !6
    %uglygep48 = getelementptr i8, ptr %lsr.iv47, i64 16
    %uglygep50 = getelementptr i8, ptr %lsr.iv49, i64 16
    %lsr.iv.next52 = add nuw nsw i64 %lsr.iv51, 8
    %23 = call i64 @llvm.loop.decrement.reg.i64(i64 %19, i64 1)
    %24 = icmp ne i64 %23, 0
    br i1 %24, label %for.body4, label %for.cond.cleanup3, !llvm.loop !15
  }
  
  ; Function Attrs: nocallback nofree nosync nounwind willreturn writeonly
  declare void @llvm.masked.scatter.v8f64.v8p0(<8 x double>, <8 x ptr>, i32 immarg, <8 x i1>) #1
  
  ; Function Attrs: argmemonly nocallback nofree nosync nounwind readonly willreturn
  declare { <vscale x 2 x double>, <vscale x 2 x double> } @llvm.aarch64.sve.ld2.sret.nxv2f64(<vscale x 2 x i1>, ptr) #2
  
  ; Function Attrs: nocallback nofree nosync nounwind readnone willreturn
  declare <vscale x 2 x i1> @llvm.aarch64.sve.ptrue.nxv2i1(i32 immarg) #3
  
  ; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
  declare <8 x double> @llvm.vector.extract.v8f64.nxv2f64(<vscale x 2 x double>, i64 immarg) #4
  
  ; Function Attrs: nocallback noduplicate nofree nosync nounwind willreturn
  declare i64 @llvm.start.loop.iterations.i64(i64) #5
  
  ; Function Attrs: nocallback noduplicate nofree nosync nounwind willreturn
  declare i64 @llvm.loop.decrement.reg.i64(i64, i64) #5
  
  attributes #0 = { nofree norecurse nosync nounwind uwtable vscale_range(4,4) "approx-func-fp-math"="true" "frame-pointer"="non-leaf" "min-legal-vector-width"="0" "no-infs-fp-math"="true" "no-nans-fp-math"="true" "no-signed-zeros-fp-math"="true" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="a64fx" "target-features"="+aes,+crc,+crypto,+fp-armv8,+fullfp16,+lse,+neon,+outline-atomics,+ras,+rdm,+sha2,+sve,+v8.2a" "unsafe-fp-math"="true" }
  attributes #1 = { nocallback nofree nosync nounwind willreturn writeonly }
  attributes #2 = { argmemonly nocallback nofree nosync nounwind readonly willreturn }
  attributes #3 = { nocallback nofree nosync nounwind readnone willreturn }
  attributes #4 = { nocallback nofree nosync nounwind readnone speculatable willreturn }
  attributes #5 = { nocallback noduplicate nofree nosync nounwind willreturn }
  
  !llvm.module.flags = !{!0, !1, !2, !3, !4}
  !llvm.ident = !{!5}
  
  !0 = !{i32 1, !"wchar_size", i32 4}
  !1 = !{i32 7, !"PIC Level", i32 2}
  !2 = !{i32 7, !"PIE Level", i32 2}
  !3 = !{i32 7, !"uwtable", i32 2}
  !4 = !{i32 7, !"frame-pointer", i32 1}
  !5 = !{!"clang version 15.0.4 (git)"}
  !6 = !{!7, !7, i64 0}
  !7 = !{!"double", !8, i64 0}
  !8 = !{!"omnipotent char", !9, i64 0}
  !9 = !{!"Simple C/C++ TBAA"}
  !10 = distinct !{!10, !11, !12, !13}
  !11 = !{!"llvm.loop.mustprogress"}
  !12 = !{!"llvm.loop.unroll.disable"}
  !13 = !{!"llvm.loop.isvectorized", i32 1}
  !14 = distinct !{!14, !11, !12}
  !15 = distinct !{!15, !11, !12, !13}

...
---
name:            s
alignment:       8
exposesReturnsTwice: false
legalized:       false
regBankSelected: false
selected:        false
failedISel:      false
tracksRegLiveness: true
hasWinCFI:       false
callsEHReturn:   false
callsUnwindInit: false
hasEHCatchret:   false
hasEHScopes:     false
hasEHFunclets:   false
failsVerification: false
tracksDebugUserValues: false
registers:
  - { id: 0, class: gpr32sp, preferred-register: '' }
  - { id: 1, class: gpr64all, preferred-register: '' }
  - { id: 2, class: gpr64common, preferred-register: '' }
  - { id: 3, class: zpr, preferred-register: '' }
  - { id: 4, class: gpr64sp, preferred-register: '' }
  - { id: 5, class: zpr, preferred-register: '' }
  - { id: 6, class: gpr64all, preferred-register: '' }
  - { id: 7, class: gpr64all, preferred-register: '' }
  - { id: 8, class: gpr64all, preferred-register: '' }
  - { id: 9, class: gpr32all, preferred-register: '' }
  - { id: 10, class: gpr64common, preferred-register: '' }
  - { id: 11, class: gpr64sp, preferred-register: '' }
  - { id: 12, class: gpr64sp, preferred-register: '' }
  - { id: 13, class: gpr64sp, preferred-register: '' }
  - { id: 14, class: gpr64all, preferred-register: '' }
  - { id: 15, class: gpr64all, preferred-register: '' }
  - { id: 16, class: gpr64all, preferred-register: '' }
  - { id: 17, class: gpr64all, preferred-register: '' }
  - { id: 18, class: gpr32all, preferred-register: '' }
  - { id: 19, class: gpr32all, preferred-register: '' }
  - { id: 20, class: gpr64all, preferred-register: '' }
  - { id: 21, class: zpr, preferred-register: '' }
  - { id: 22, class: zpr, preferred-register: '' }
  - { id: 23, class: zpr, preferred-register: '' }
  - { id: 24, class: gpr64, preferred-register: '' }
  - { id: 25, class: gpr32, preferred-register: '' }
  - { id: 26, class: zpr, preferred-register: '' }
  - { id: 27, class: zpr, preferred-register: '' }
  - { id: 28, class: gpr64common, preferred-register: '' }
  - { id: 29, class: zpr, preferred-register: '' }
  - { id: 30, class: zpr, preferred-register: '' }
  - { id: 31, class: ppr_3b, preferred-register: '' }
  - { id: 32, class: gpr64sp, preferred-register: '' }
  - { id: 33, class: zpr2, preferred-register: '' }
  - { id: 34, class: zpr, preferred-register: '' }
  - { id: 35, class: gpr64common, preferred-register: '' }
  - { id: 36, class: gpr64common, preferred-register: '' }
  - { id: 37, class: gpr64common, preferred-register: '' }
  - { id: 38, class: zpr, preferred-register: '' }
  - { id: 39, class: zpr, preferred-register: '' }
  - { id: 40, class: gpr64common, preferred-register: '' }
  - { id: 41, class: gpr64common, preferred-register: '' }
  - { id: 42, class: gpr64common, preferred-register: '' }
  - { id: 43, class: gpr64common, preferred-register: '' }
  - { id: 44, class: zpr2, preferred-register: '' }
  - { id: 45, class: zpr, preferred-register: '' }
  - { id: 46, class: zpr, preferred-register: '' }
  - { id: 47, class: gpr64sp, preferred-register: '' }
  - { id: 48, class: zpr, preferred-register: '' }
  - { id: 49, class: zpr, preferred-register: '' }
  - { id: 50, class: gpr64sp, preferred-register: '' }
  - { id: 51, class: gpr64, preferred-register: '' }
  - { id: 52, class: gpr64all, preferred-register: '' }
  - { id: 53, class: gpr64all, preferred-register: '' }
  - { id: 54, class: gpr64all, preferred-register: '' }
  - { id: 55, class: gpr64common, preferred-register: '' }
  - { id: 56, class: gpr32, preferred-register: '' }
  - { id: 57, class: gpr64, preferred-register: '' }
  - { id: 58, class: gpr64, preferred-register: '' }
  - { id: 59, class: gpr64common, preferred-register: '' }
  - { id: 60, class: gpr64, preferred-register: '' }
  - { id: 61, class: gpr64all, preferred-register: '' }
  - { id: 62, class: gpr32, preferred-register: '' }
  - { id: 63, class: fpr64, preferred-register: '' }
  - { id: 64, class: gpr64common, preferred-register: '' }
  - { id: 65, class: gpr64common, preferred-register: '' }
  - { id: 66, class: gpr32, preferred-register: '' }
  - { id: 67, class: gpr64, preferred-register: '' }
  - { id: 68, class: fpr64, preferred-register: '' }
  - { id: 69, class: fpr64, preferred-register: '' }
  - { id: 70, class: gpr64common, preferred-register: '' }
  - { id: 71, class: gpr64common, preferred-register: '' }
  - { id: 72, class: gpr64sp, preferred-register: '' }
  - { id: 73, class: fpr64, preferred-register: '' }
  - { id: 74, class: fpr64, preferred-register: '' }
  - { id: 75, class: gpr64sp, preferred-register: '' }
  - { id: 76, class: gpr64sp, preferred-register: '' }
  - { id: 77, class: gpr64, preferred-register: '' }
  - { id: 78, class: gpr32sp, preferred-register: '' }
  - { id: 79, class: gpr32, preferred-register: '' }
liveins:         []
frameInfo:
  isFrameAddressTaken: false
  isReturnAddressTaken: false
  hasStackMap:     false
  hasPatchPoint:   false
  stackSize:       0
  offsetAdjustment: 0
  maxAlignment:    1
  adjustsStack:    false
  hasCalls:        false
  stackProtector:  ''
  functionContext: ''
  maxCallFrameSize: 0
  cvBytesOfCalleeSavedRegisters: 0
  hasOpaqueSPAdjustment: false
  hasVAStart:      false
  hasMustTailInVarArgFunc: false
  hasTailCall:     false
  localFrameSize:  0
  savePoint:       ''
  restorePoint:    ''
fixedStack:      []
stack:           []
callSites:       []
debugValueSubstitutions: []
constants:       []
machineFunctionInfo: {}
body:             |
  bb.0.entry:
    successors: %bb.1(0x80000000)
  
    %19:gpr32all = COPY $wzr
    %18:gpr32all = COPY %19
    %22:zpr = INDEX_II_D -1, 2
    %25:gpr32 = MOVi32imm 1999
    %28:gpr64common = LOADgot target-flags(aarch64-got) @b
    %29:zpr = DUP_ZR_D %28
    %31:ppr_3b = PTRUE_D 31
    %35:gpr64common = LOADgot target-flags(aarch64-got) @d
    %37:gpr64common = MOVi64imm 15992
    %40:gpr64common = LOADgot target-flags(aarch64-got) @a
    %43:gpr64common = LOADgot target-flags(aarch64-got) @c
    %56:gpr32 = MOVi32imm 255872
    %57:gpr64 = SUBREG_TO_REG 0, %56, %subreg.sub_32
    %62:gpr32 = MOVi32imm 8
    %66:gpr32 = MOVi32imm 127936
    %67:gpr64 = SUBREG_TO_REG 0, %66, %subreg.sub_32
  
  bb.1.vector.ph:
    successors: %bb.2(0x80000000)
  
    %0:gpr32sp = PHI %18, %bb.0, %9, %bb.5
    %23:zpr = COPY %22
    %24:gpr64 = MOVi64imm -127936
    %20:gpr64all = COPY %24
    %21:zpr = COPY %23
    %1:gpr64all = SUBREG_TO_REG 0, %25, %subreg.sub_32
  
  bb.2.vector.body:
    successors: %bb.2(0x7c000000), %bb.3(0x04000000)
  
    %2:gpr64common = PHI %20, %bb.1, %6, %bb.2
    %3:zpr = PHI %21, %bb.1, %48, %bb.2
    %4:gpr64sp = PHI %1, %bb.1, %7, %bb.2
    %26:zpr = COPY %3
    %27:zpr = ADD_ZI_D %3, 1, 0
    %30:zpr = ADR_LSL_ZZZ_D_3 %29, %27
    %32:gpr64sp = COPY %30.dsub
    %33:zpr2 = LD2D_IMM %31, killed %32, 0
    %34:zpr = COPY %33.zsub0
    %36:gpr64common = ADDXrr %35, %2
    %38:zpr = LD1D %31, killed %36, %37 :: (load (s512) from %ir.uglygep44, !tbaa !6)
    %39:zpr = FSUB_ZZZ_D killed %34, killed %38
    %41:gpr64common = ADDXrr %40, %2
    ST1D %39, %31, killed %41, %37 :: (store (s512) into %ir.uglygep46, !tbaa !6)
    %42:gpr64common = COPY %27.dsub
    %44:zpr2 = LD2D %31, %43, killed %42
    %45:zpr = COPY %44.zsub0
    %46:zpr = FADD_ZZZ_D killed %45, %39
    %47:gpr64sp = ADDXri %28, 8, 0
    SST1D_SCALED killed %46, %31, killed %47, %26 :: (store unknown-size, align 8, !tbaa !6)
    %48:zpr = ADD_ZI_D %3, 16, 0
    %50:gpr64sp = nsw ADDXri %2, 64, 0
    %6:gpr64all = COPY %50
    %51:gpr64 = SUBSXri %4, 1, 0, implicit-def $nzcv
    %7:gpr64all = COPY %51
    Bcc 1, %bb.2, implicit $nzcv
    B %bb.3
  
  bb.3.for.body4.preheader:
    successors: %bb.6(0x80000000)
  
    %58:gpr64 = ADDXrr %43, %57
    %60:gpr64 = ADDXrr %28, %57
    %61:gpr64all = COPY $xzr
    %52:gpr64all = COPY %61
    %8:gpr64all = SUBREG_TO_REG 0, %62, %subreg.sub_32
    %54:gpr64all = COPY %58
    %53:gpr64all = COPY %60
    B %bb.6
  
  bb.4.for.cond.cleanup:
    RET_ReallyLR
  
  bb.5.for.cond.cleanup3:
    successors: %bb.4(0x04000000), %bb.1(0x7c000000)
  
    %78:gpr32sp = nuw nsw ADDWri %0, 1, 0
    %9:gpr32all = COPY %78
    dead $wzr = SUBSWri %78, 200, 0, implicit-def $nzcv
    Bcc 0, %bb.4, implicit $nzcv
    B %bb.1
  
  bb.6.for.body4:
    successors: %bb.6(0x7c000000), %bb.5(0x04000000)
  
    %10:gpr64common = PHI %52, %bb.3, %16, %bb.6
    %11:gpr64sp = PHI %53, %bb.3, %15, %bb.6
    %12:gpr64sp = PHI %54, %bb.3, %14, %bb.6
    %13:gpr64sp = PHI %8, %bb.3, %17, %bb.6
    %63:fpr64 = LDRDui %11, 0 :: (load (s64) from %ir.lsr.iv49, !tbaa !6)
    %65:gpr64common = ADDXrr %35, %10
    %68:fpr64 = LDRDroX %65, %67, 0, 0 :: (load (s64) from %ir.uglygep54, !tbaa !6)
    %69:fpr64 = nnan ninf nsz arcp contract afn reassoc nofpexcept FSUBDrr killed %63, killed %68
    %71:gpr64common = ADDXrr %40, %10
    STRDroX %69, %71, %67, 0, 0 :: (store (s64) into %ir.uglygep53, !tbaa !6)
    early-clobber %72:gpr64sp, %73:fpr64 = LDRDpost %12, 16 :: (load (s64) from %ir.lsr.iv47, !tbaa !6)
    %74:fpr64 = nnan ninf nsz arcp contract afn reassoc nofpexcept FADDDrr killed %73, %69
    early-clobber %75:gpr64sp = STRDpost killed %74, %11, 16 :: (store (s64) into %ir.lsr.iv49, !tbaa !6)
    %14:gpr64all = COPY %72
    %15:gpr64all = COPY %75
    %76:gpr64sp = nuw nsw ADDXri %10, 8, 0
    %16:gpr64all = COPY %76
    %77:gpr64 = SUBSXri %13, 1, 0, implicit-def $nzcv
    %17:gpr64all = COPY %77
    Bcc 1, %bb.6, implicit $nzcv
    B %bb.5

...
