{
  "module_name": "phy_common.c",
  "hash_id": "fa5bd98f373b81792c340635e6bee8706f61b12de98b69a4b53dfeb6c0d2574b",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/realtek/rtlwifi/rtl8192c/phy_common.c",
  "human_readable_source": "\n \n\n#include \"../wifi.h\"\n#include \"../rtl8192ce/reg.h\"\n#include \"../rtl8192ce/def.h\"\n#include \"dm_common.h\"\n#include \"fw_common.h\"\n#include \"phy_common.h\"\n#include <linux/export.h>\n\nu32 rtl92c_phy_query_bb_reg(struct ieee80211_hw *hw, u32 regaddr, u32 bitmask)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tu32 returnvalue, originalvalue, bitshift;\n\n\trtl_dbg(rtlpriv, COMP_RF, DBG_TRACE, \"regaddr(%#x), bitmask(%#x)\\n\",\n\t\tregaddr, bitmask);\n\toriginalvalue = rtl_read_dword(rtlpriv, regaddr);\n\tbitshift = calculate_bit_shift(bitmask);\n\treturnvalue = (originalvalue & bitmask) >> bitshift;\n\n\trtl_dbg(rtlpriv, COMP_RF, DBG_TRACE,\n\t\t\"BBR MASK=0x%x Addr[0x%x]=0x%x\\n\",\n\t\tbitmask, regaddr, originalvalue);\n\n\treturn returnvalue;\n}\nEXPORT_SYMBOL(rtl92c_phy_query_bb_reg);\n\nvoid rtl92c_phy_set_bb_reg(struct ieee80211_hw *hw,\n\t\t\t   u32 regaddr, u32 bitmask, u32 data)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tu32 originalvalue, bitshift;\n\n\trtl_dbg(rtlpriv, COMP_RF, DBG_TRACE,\n\t\t\"regaddr(%#x), bitmask(%#x), data(%#x)\\n\",\n\t\tregaddr, bitmask, data);\n\n\tif (bitmask != MASKDWORD) {\n\t\toriginalvalue = rtl_read_dword(rtlpriv, regaddr);\n\t\tbitshift = calculate_bit_shift(bitmask);\n\t\tdata = ((originalvalue & (~bitmask)) | (data << bitshift));\n\t}\n\n\trtl_write_dword(rtlpriv, regaddr, data);\n\n\trtl_dbg(rtlpriv, COMP_RF, DBG_TRACE,\n\t\t\"regaddr(%#x), bitmask(%#x), data(%#x)\\n\",\n\t\tregaddr, bitmask, data);\n}\nEXPORT_SYMBOL(rtl92c_phy_set_bb_reg);\n\nu32 _rtl92c_phy_fw_rf_serial_read(struct ieee80211_hw *hw,\n\t\t\t\t  enum radio_path rfpath, u32 offset)\n{\n\tWARN_ONCE(true, \"rtl8192c-common: _rtl92c_phy_fw_rf_serial_read deprecated!\\n\");\n\treturn 0;\n}\nEXPORT_SYMBOL(_rtl92c_phy_fw_rf_serial_read);\n\nvoid _rtl92c_phy_fw_rf_serial_write(struct ieee80211_hw *hw,\n\t\t\t\t    enum radio_path rfpath, u32 offset,\n\t\t\t\t    u32 data)\n{\n\tWARN_ONCE(true, \"rtl8192c-common: _rtl92c_phy_fw_rf_serial_write deprecated!\\n\");\n}\nEXPORT_SYMBOL(_rtl92c_phy_fw_rf_serial_write);\n\nu32 _rtl92c_phy_rf_serial_read(struct ieee80211_hw *hw,\n\t\t\t       enum radio_path rfpath, u32 offset)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_phy *rtlphy = &(rtlpriv->phy);\n\tstruct bb_reg_def *pphyreg = &rtlphy->phyreg_def[rfpath];\n\tu32 newoffset;\n\tu32 tmplong, tmplong2;\n\tu8 rfpi_enable = 0;\n\tu32 retvalue;\n\n\toffset &= 0x3f;\n\tnewoffset = offset;\n\tif (RT_CANNOT_IO(hw)) {\n\t\tpr_err(\"return all one\\n\");\n\t\treturn 0xFFFFFFFF;\n\t}\n\ttmplong = rtl_get_bbreg(hw, RFPGA0_XA_HSSIPARAMETER2, MASKDWORD);\n\tif (rfpath == RF90_PATH_A)\n\t\ttmplong2 = tmplong;\n\telse\n\t\ttmplong2 = rtl_get_bbreg(hw, pphyreg->rfhssi_para2, MASKDWORD);\n\ttmplong2 = (tmplong2 & (~BLSSIREADADDRESS)) |\n\t    (newoffset << 23) | BLSSIREADEDGE;\n\trtl_set_bbreg(hw, RFPGA0_XA_HSSIPARAMETER2, MASKDWORD,\n\t\t      tmplong & (~BLSSIREADEDGE));\n\tmdelay(1);\n\trtl_set_bbreg(hw, pphyreg->rfhssi_para2, MASKDWORD, tmplong2);\n\tmdelay(1);\n\trtl_set_bbreg(hw, RFPGA0_XA_HSSIPARAMETER2, MASKDWORD,\n\t\t      tmplong | BLSSIREADEDGE);\n\tmdelay(1);\n\tif (rfpath == RF90_PATH_A)\n\t\trfpi_enable = (u8)rtl_get_bbreg(hw, RFPGA0_XA_HSSIPARAMETER1,\n\t\t\t\t\t\t BIT(8));\n\telse if (rfpath == RF90_PATH_B)\n\t\trfpi_enable = (u8)rtl_get_bbreg(hw, RFPGA0_XB_HSSIPARAMETER1,\n\t\t\t\t\t\t BIT(8));\n\tif (rfpi_enable)\n\t\tretvalue = rtl_get_bbreg(hw, pphyreg->rf_rbpi,\n\t\t\t\t\t BLSSIREADBACKDATA);\n\telse\n\t\tretvalue = rtl_get_bbreg(hw, pphyreg->rf_rb,\n\t\t\t\t\t BLSSIREADBACKDATA);\n\trtl_dbg(rtlpriv, COMP_RF, DBG_TRACE, \"RFR-%d Addr[0x%x]=0x%x\\n\",\n\t\trfpath, pphyreg->rf_rb,\n\t\tretvalue);\n\treturn retvalue;\n}\nEXPORT_SYMBOL(_rtl92c_phy_rf_serial_read);\n\nvoid _rtl92c_phy_rf_serial_write(struct ieee80211_hw *hw,\n\t\t\t\t enum radio_path rfpath, u32 offset,\n\t\t\t\t u32 data)\n{\n\tu32 data_and_addr;\n\tu32 newoffset;\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_phy *rtlphy = &(rtlpriv->phy);\n\tstruct bb_reg_def *pphyreg = &rtlphy->phyreg_def[rfpath];\n\n\tif (RT_CANNOT_IO(hw)) {\n\t\tpr_err(\"stop\\n\");\n\t\treturn;\n\t}\n\toffset &= 0x3f;\n\tnewoffset = offset;\n\tdata_and_addr = ((newoffset << 20) | (data & 0x000fffff)) & 0x0fffffff;\n\trtl_set_bbreg(hw, pphyreg->rf3wire_offset, MASKDWORD, data_and_addr);\n\trtl_dbg(rtlpriv, COMP_RF, DBG_TRACE, \"RFW-%d Addr[0x%x]=0x%x\\n\",\n\t\trfpath, pphyreg->rf3wire_offset,\n\t\tdata_and_addr);\n}\nEXPORT_SYMBOL(_rtl92c_phy_rf_serial_write);\n\nstatic void _rtl92c_phy_bb_config_1t(struct ieee80211_hw *hw)\n{\n\trtl_set_bbreg(hw, RFPGA0_TXINFO, 0x3, 0x2);\n\trtl_set_bbreg(hw, RFPGA1_TXINFO, 0x300033, 0x200022);\n\trtl_set_bbreg(hw, RCCK0_AFESETTING, MASKBYTE3, 0x45);\n\trtl_set_bbreg(hw, ROFDM0_TRXPATHENABLE, MASKBYTE0, 0x23);\n\trtl_set_bbreg(hw, ROFDM0_AGCPARAMETER1, 0x30, 0x1);\n\trtl_set_bbreg(hw, 0xe74, 0x0c000000, 0x2);\n\trtl_set_bbreg(hw, 0xe78, 0x0c000000, 0x2);\n\trtl_set_bbreg(hw, 0xe7c, 0x0c000000, 0x2);\n\trtl_set_bbreg(hw, 0xe80, 0x0c000000, 0x2);\n\trtl_set_bbreg(hw, 0xe88, 0x0c000000, 0x2);\n}\n\nbool rtl92c_phy_rf_config(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\n\treturn rtlpriv->cfg->ops->phy_rf6052_config(hw);\n}\nEXPORT_SYMBOL(rtl92c_phy_rf_config);\n\nbool _rtl92c_phy_bb8192c_config_parafile(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_phy *rtlphy = &(rtlpriv->phy);\n\tstruct rtl_efuse *rtlefuse = rtl_efuse(rtl_priv(hw));\n\tbool rtstatus;\n\n\trtstatus = rtlpriv->cfg->ops->config_bb_with_headerfile(hw,\n\t\t\t\t\t\t BASEBAND_CONFIG_PHY_REG);\n\tif (!rtstatus) {\n\t\tpr_err(\"Write BB Reg Fail!!\\n\");\n\t\treturn false;\n\t}\n\tif (rtlphy->rf_type == RF_1T2R) {\n\t\t_rtl92c_phy_bb_config_1t(hw);\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_TRACE, \"Config to 1T!!\\n\");\n\t}\n\tif (rtlefuse->autoload_failflag == false) {\n\t\trtlphy->pwrgroup_cnt = 0;\n\t\trtstatus = rtlpriv->cfg->ops->config_bb_with_pgheaderfile(hw,\n\t\t\t\t\t\t   BASEBAND_CONFIG_PHY_REG);\n\t}\n\tif (!rtstatus) {\n\t\tpr_err(\"BB_PG Reg Fail!!\\n\");\n\t\treturn false;\n\t}\n\trtstatus = rtlpriv->cfg->ops->config_bb_with_headerfile(hw,\n\t\t\t\t\t\t BASEBAND_CONFIG_AGC_TAB);\n\tif (!rtstatus) {\n\t\tpr_err(\"AGC Table Fail\\n\");\n\t\treturn false;\n\t}\n\trtlphy->cck_high_power =\n\t\t(bool)(rtl_get_bbreg(hw, RFPGA0_XA_HSSIPARAMETER2, 0x200));\n\n\treturn true;\n}\n\nEXPORT_SYMBOL(_rtl92c_phy_bb8192c_config_parafile);\n\nvoid _rtl92c_store_pwrindex_diffrate_offset(struct ieee80211_hw *hw,\n\t\t\t\t\t    u32 regaddr, u32 bitmask,\n\t\t\t\t\t    u32 data)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_phy *rtlphy = &(rtlpriv->phy);\n\n\tif (regaddr == RTXAGC_A_RATE18_06) {\n\t\trtlphy->mcs_txpwrlevel_origoffset[rtlphy->pwrgroup_cnt][0] =\n\t\t    data;\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_TRACE,\n\t\t\t\"MCSTxPowerLevelOriginalOffset[%d][0] = 0x%x\\n\",\n\t\t\trtlphy->pwrgroup_cnt,\n\t\t\trtlphy->mcs_txpwrlevel_origoffset\n\t\t\t[rtlphy->pwrgroup_cnt][0]);\n\t}\n\tif (regaddr == RTXAGC_A_RATE54_24) {\n\t\trtlphy->mcs_txpwrlevel_origoffset[rtlphy->pwrgroup_cnt][1] =\n\t\t    data;\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_TRACE,\n\t\t\t\"MCSTxPowerLevelOriginalOffset[%d][1] = 0x%x\\n\",\n\t\t\trtlphy->pwrgroup_cnt,\n\t\t\trtlphy->mcs_txpwrlevel_origoffset\n\t\t\t[rtlphy->pwrgroup_cnt][1]);\n\t}\n\tif (regaddr == RTXAGC_A_CCK1_MCS32) {\n\t\trtlphy->mcs_txpwrlevel_origoffset[rtlphy->pwrgroup_cnt][6] =\n\t\t    data;\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_TRACE,\n\t\t\t\"MCSTxPowerLevelOriginalOffset[%d][6] = 0x%x\\n\",\n\t\t\trtlphy->pwrgroup_cnt,\n\t\t\trtlphy->mcs_txpwrlevel_origoffset\n\t\t\t[rtlphy->pwrgroup_cnt][6]);\n\t}\n\tif (regaddr == RTXAGC_B_CCK11_A_CCK2_11 && bitmask == 0xffffff00) {\n\t\trtlphy->mcs_txpwrlevel_origoffset[rtlphy->pwrgroup_cnt][7] =\n\t\t    data;\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_TRACE,\n\t\t\t\"MCSTxPowerLevelOriginalOffset[%d][7] = 0x%x\\n\",\n\t\t\trtlphy->pwrgroup_cnt,\n\t\t\trtlphy->mcs_txpwrlevel_origoffset[rtlphy->\n\t\t\t\t\t\t\t    pwrgroup_cnt][7]);\n\t}\n\tif (regaddr == RTXAGC_A_MCS03_MCS00) {\n\t\trtlphy->mcs_txpwrlevel_origoffset[rtlphy->pwrgroup_cnt][2] =\n\t\t    data;\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_TRACE,\n\t\t\t\"MCSTxPowerLevelOriginalOffset[%d][2] = 0x%x\\n\",\n\t\t\trtlphy->pwrgroup_cnt,\n\t\t\trtlphy->mcs_txpwrlevel_origoffset[rtlphy->\n\t\t\t\t\t\t\t    pwrgroup_cnt][2]);\n\t}\n\tif (regaddr == RTXAGC_A_MCS07_MCS04) {\n\t\trtlphy->mcs_txpwrlevel_origoffset[rtlphy->pwrgroup_cnt][3] =\n\t\t    data;\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_TRACE,\n\t\t\t\"MCSTxPowerLevelOriginalOffset[%d][3] = 0x%x\\n\",\n\t\t\trtlphy->pwrgroup_cnt,\n\t\t\trtlphy->mcs_txpwrlevel_origoffset[rtlphy->\n\t\t\t\t\t\t\t    pwrgroup_cnt][3]);\n\t}\n\tif (regaddr == RTXAGC_A_MCS11_MCS08) {\n\t\trtlphy->mcs_txpwrlevel_origoffset[rtlphy->pwrgroup_cnt][4] =\n\t\t    data;\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_TRACE,\n\t\t\t\"MCSTxPowerLevelOriginalOffset[%d][4] = 0x%x\\n\",\n\t\t\trtlphy->pwrgroup_cnt,\n\t\t\trtlphy->mcs_txpwrlevel_origoffset[rtlphy->\n\t\t\t\t\t\t\t    pwrgroup_cnt][4]);\n\t}\n\tif (regaddr == RTXAGC_A_MCS15_MCS12) {\n\t\trtlphy->mcs_txpwrlevel_origoffset[rtlphy->pwrgroup_cnt][5] =\n\t\t    data;\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_TRACE,\n\t\t\t\"MCSTxPowerLevelOriginalOffset[%d][5] = 0x%x\\n\",\n\t\t\trtlphy->pwrgroup_cnt,\n\t\t\trtlphy->mcs_txpwrlevel_origoffset[rtlphy->\n\t\t\t\t\t\t\t    pwrgroup_cnt][5]);\n\t}\n\tif (regaddr == RTXAGC_B_RATE18_06) {\n\t\trtlphy->mcs_txpwrlevel_origoffset[rtlphy->pwrgroup_cnt][8] =\n\t\t    data;\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_TRACE,\n\t\t\t\"MCSTxPowerLevelOriginalOffset[%d][8] = 0x%x\\n\",\n\t\t\trtlphy->pwrgroup_cnt,\n\t\t\trtlphy->mcs_txpwrlevel_origoffset[rtlphy->\n\t\t\t\t\t\t\t    pwrgroup_cnt][8]);\n\t}\n\tif (regaddr == RTXAGC_B_RATE54_24) {\n\t\trtlphy->mcs_txpwrlevel_origoffset[rtlphy->pwrgroup_cnt][9] =\n\t\t    data;\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_TRACE,\n\t\t\t\"MCSTxPowerLevelOriginalOffset[%d][9] = 0x%x\\n\",\n\t\t\trtlphy->pwrgroup_cnt,\n\t\t\trtlphy->mcs_txpwrlevel_origoffset[rtlphy->\n\t\t\t\t\t\t\t    pwrgroup_cnt][9]);\n\t}\n\tif (regaddr == RTXAGC_B_CCK1_55_MCS32) {\n\t\trtlphy->mcs_txpwrlevel_origoffset[rtlphy->pwrgroup_cnt][14] =\n\t\t    data;\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_TRACE,\n\t\t\t\"MCSTxPowerLevelOriginalOffset[%d][14] = 0x%x\\n\",\n\t\t\trtlphy->pwrgroup_cnt,\n\t\t\trtlphy->mcs_txpwrlevel_origoffset[rtlphy->\n\t\t\t\t\t\t\t    pwrgroup_cnt][14]);\n\t}\n\tif (regaddr == RTXAGC_B_CCK11_A_CCK2_11 && bitmask == 0x000000ff) {\n\t\trtlphy->mcs_txpwrlevel_origoffset[rtlphy->pwrgroup_cnt][15] =\n\t\t    data;\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_TRACE,\n\t\t\t\"MCSTxPowerLevelOriginalOffset[%d][15] = 0x%x\\n\",\n\t\t\trtlphy->pwrgroup_cnt,\n\t\t\trtlphy->mcs_txpwrlevel_origoffset[rtlphy->\n\t\t\t\t\t\t\t    pwrgroup_cnt][15]);\n\t}\n\tif (regaddr == RTXAGC_B_MCS03_MCS00) {\n\t\trtlphy->mcs_txpwrlevel_origoffset[rtlphy->pwrgroup_cnt][10] =\n\t\t    data;\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_TRACE,\n\t\t\t\"MCSTxPowerLevelOriginalOffset[%d][10] = 0x%x\\n\",\n\t\t\trtlphy->pwrgroup_cnt,\n\t\t\trtlphy->mcs_txpwrlevel_origoffset[rtlphy->\n\t\t\t\t\t\t\t    pwrgroup_cnt][10]);\n\t}\n\tif (regaddr == RTXAGC_B_MCS07_MCS04) {\n\t\trtlphy->mcs_txpwrlevel_origoffset[rtlphy->pwrgroup_cnt][11] =\n\t\t    data;\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_TRACE,\n\t\t\t\"MCSTxPowerLevelOriginalOffset[%d][11] = 0x%x\\n\",\n\t\t\trtlphy->pwrgroup_cnt,\n\t\t\trtlphy->mcs_txpwrlevel_origoffset[rtlphy->\n\t\t\t\t\t\t\t    pwrgroup_cnt][11]);\n\t}\n\tif (regaddr == RTXAGC_B_MCS11_MCS08) {\n\t\trtlphy->mcs_txpwrlevel_origoffset[rtlphy->pwrgroup_cnt][12] =\n\t\t    data;\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_TRACE,\n\t\t\t\"MCSTxPowerLevelOriginalOffset[%d][12] = 0x%x\\n\",\n\t\t\trtlphy->pwrgroup_cnt,\n\t\t\trtlphy->mcs_txpwrlevel_origoffset[rtlphy->\n\t\t\t\t\t\t\t    pwrgroup_cnt][12]);\n\t}\n\tif (regaddr == RTXAGC_B_MCS15_MCS12) {\n\t\trtlphy->mcs_txpwrlevel_origoffset[rtlphy->pwrgroup_cnt][13] =\n\t\t    data;\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_TRACE,\n\t\t\t\"MCSTxPowerLevelOriginalOffset[%d][13] = 0x%x\\n\",\n\t\t\trtlphy->pwrgroup_cnt,\n\t\t\trtlphy->mcs_txpwrlevel_origoffset[rtlphy->\n\t\t\t\t\t\t\t    pwrgroup_cnt][13]);\n\n\t\trtlphy->pwrgroup_cnt++;\n\t}\n}\nEXPORT_SYMBOL(_rtl92c_store_pwrindex_diffrate_offset);\n\nvoid rtl92c_phy_get_hw_reg_originalvalue(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_phy *rtlphy = &(rtlpriv->phy);\n\n\trtlphy->default_initialgain[0] =\n\t    (u8)rtl_get_bbreg(hw, ROFDM0_XAAGCCORE1, MASKBYTE0);\n\trtlphy->default_initialgain[1] =\n\t    (u8)rtl_get_bbreg(hw, ROFDM0_XBAGCCORE1, MASKBYTE0);\n\trtlphy->default_initialgain[2] =\n\t    (u8)rtl_get_bbreg(hw, ROFDM0_XCAGCCORE1, MASKBYTE0);\n\trtlphy->default_initialgain[3] =\n\t    (u8)rtl_get_bbreg(hw, ROFDM0_XDAGCCORE1, MASKBYTE0);\n\n\trtl_dbg(rtlpriv, COMP_INIT, DBG_TRACE,\n\t\t\"Default initial gain (c50=0x%x, c58=0x%x, c60=0x%x, c68=0x%x\\n\",\n\t\trtlphy->default_initialgain[0],\n\t\trtlphy->default_initialgain[1],\n\t\trtlphy->default_initialgain[2],\n\t\trtlphy->default_initialgain[3]);\n\n\trtlphy->framesync = (u8)rtl_get_bbreg(hw,\n\t\t\t\t\t       ROFDM0_RXDETECTOR3, MASKBYTE0);\n\trtlphy->framesync_c34 = rtl_get_bbreg(hw,\n\t\t\t\t\t      ROFDM0_RXDETECTOR2, MASKDWORD);\n\n\trtl_dbg(rtlpriv, COMP_INIT, DBG_TRACE,\n\t\t\"Default framesync (0x%x) = 0x%x\\n\",\n\t\tROFDM0_RXDETECTOR3, rtlphy->framesync);\n}\n\nvoid _rtl92c_phy_init_bb_rf_register_definition(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_phy *rtlphy = &(rtlpriv->phy);\n\n\trtlphy->phyreg_def[RF90_PATH_A].rfintfs = RFPGA0_XAB_RFINTERFACESW;\n\trtlphy->phyreg_def[RF90_PATH_B].rfintfs = RFPGA0_XAB_RFINTERFACESW;\n\trtlphy->phyreg_def[RF90_PATH_C].rfintfs = RFPGA0_XCD_RFINTERFACESW;\n\trtlphy->phyreg_def[RF90_PATH_D].rfintfs = RFPGA0_XCD_RFINTERFACESW;\n\n\trtlphy->phyreg_def[RF90_PATH_A].rfintfi = RFPGA0_XAB_RFINTERFACERB;\n\trtlphy->phyreg_def[RF90_PATH_B].rfintfi = RFPGA0_XAB_RFINTERFACERB;\n\trtlphy->phyreg_def[RF90_PATH_C].rfintfi = RFPGA0_XCD_RFINTERFACERB;\n\trtlphy->phyreg_def[RF90_PATH_D].rfintfi = RFPGA0_XCD_RFINTERFACERB;\n\n\trtlphy->phyreg_def[RF90_PATH_A].rfintfo = RFPGA0_XA_RFINTERFACEOE;\n\trtlphy->phyreg_def[RF90_PATH_B].rfintfo = RFPGA0_XB_RFINTERFACEOE;\n\n\trtlphy->phyreg_def[RF90_PATH_A].rfintfe = RFPGA0_XA_RFINTERFACEOE;\n\trtlphy->phyreg_def[RF90_PATH_B].rfintfe = RFPGA0_XB_RFINTERFACEOE;\n\n\trtlphy->phyreg_def[RF90_PATH_A].rf3wire_offset =\n\t    RFPGA0_XA_LSSIPARAMETER;\n\trtlphy->phyreg_def[RF90_PATH_B].rf3wire_offset =\n\t    RFPGA0_XB_LSSIPARAMETER;\n\n\trtlphy->phyreg_def[RF90_PATH_A].rflssi_select = RFPGA0_XAB_RFPARAMETER;\n\trtlphy->phyreg_def[RF90_PATH_B].rflssi_select = RFPGA0_XAB_RFPARAMETER;\n\trtlphy->phyreg_def[RF90_PATH_C].rflssi_select = RFPGA0_XCD_RFPARAMETER;\n\trtlphy->phyreg_def[RF90_PATH_D].rflssi_select = RFPGA0_XCD_RFPARAMETER;\n\n\trtlphy->phyreg_def[RF90_PATH_A].rftxgain_stage = RFPGA0_TXGAINSTAGE;\n\trtlphy->phyreg_def[RF90_PATH_B].rftxgain_stage = RFPGA0_TXGAINSTAGE;\n\trtlphy->phyreg_def[RF90_PATH_C].rftxgain_stage = RFPGA0_TXGAINSTAGE;\n\trtlphy->phyreg_def[RF90_PATH_D].rftxgain_stage = RFPGA0_TXGAINSTAGE;\n\n\trtlphy->phyreg_def[RF90_PATH_A].rfhssi_para1 = RFPGA0_XA_HSSIPARAMETER1;\n\trtlphy->phyreg_def[RF90_PATH_B].rfhssi_para1 = RFPGA0_XB_HSSIPARAMETER1;\n\n\trtlphy->phyreg_def[RF90_PATH_A].rfhssi_para2 = RFPGA0_XA_HSSIPARAMETER2;\n\trtlphy->phyreg_def[RF90_PATH_B].rfhssi_para2 = RFPGA0_XB_HSSIPARAMETER2;\n\n\trtlphy->phyreg_def[RF90_PATH_A].rfsw_ctrl = RFPGA0_XAB_SWITCHCONTROL;\n\trtlphy->phyreg_def[RF90_PATH_B].rfsw_ctrl = RFPGA0_XAB_SWITCHCONTROL;\n\trtlphy->phyreg_def[RF90_PATH_C].rfsw_ctrl = RFPGA0_XCD_SWITCHCONTROL;\n\trtlphy->phyreg_def[RF90_PATH_D].rfsw_ctrl = RFPGA0_XCD_SWITCHCONTROL;\n\n\trtlphy->phyreg_def[RF90_PATH_A].rfagc_control1 = ROFDM0_XAAGCCORE1;\n\trtlphy->phyreg_def[RF90_PATH_B].rfagc_control1 = ROFDM0_XBAGCCORE1;\n\trtlphy->phyreg_def[RF90_PATH_C].rfagc_control1 = ROFDM0_XCAGCCORE1;\n\trtlphy->phyreg_def[RF90_PATH_D].rfagc_control1 = ROFDM0_XDAGCCORE1;\n\n\trtlphy->phyreg_def[RF90_PATH_A].rfagc_control2 = ROFDM0_XAAGCCORE2;\n\trtlphy->phyreg_def[RF90_PATH_B].rfagc_control2 = ROFDM0_XBAGCCORE2;\n\trtlphy->phyreg_def[RF90_PATH_C].rfagc_control2 = ROFDM0_XCAGCCORE2;\n\trtlphy->phyreg_def[RF90_PATH_D].rfagc_control2 = ROFDM0_XDAGCCORE2;\n\n\trtlphy->phyreg_def[RF90_PATH_A].rfrxiq_imbal = ROFDM0_XARXIQIMBALANCE;\n\trtlphy->phyreg_def[RF90_PATH_B].rfrxiq_imbal = ROFDM0_XBRXIQIMBALANCE;\n\trtlphy->phyreg_def[RF90_PATH_C].rfrxiq_imbal = ROFDM0_XCRXIQIMBANLANCE;\n\trtlphy->phyreg_def[RF90_PATH_D].rfrxiq_imbal = ROFDM0_XDRXIQIMBALANCE;\n\n\trtlphy->phyreg_def[RF90_PATH_A].rfrx_afe = ROFDM0_XARXAFE;\n\trtlphy->phyreg_def[RF90_PATH_B].rfrx_afe = ROFDM0_XBRXAFE;\n\trtlphy->phyreg_def[RF90_PATH_C].rfrx_afe = ROFDM0_XCRXAFE;\n\trtlphy->phyreg_def[RF90_PATH_D].rfrx_afe = ROFDM0_XDRXAFE;\n\n\trtlphy->phyreg_def[RF90_PATH_A].rftxiq_imbal = ROFDM0_XATXIQIMBALANCE;\n\trtlphy->phyreg_def[RF90_PATH_B].rftxiq_imbal = ROFDM0_XBTXIQIMBALANCE;\n\trtlphy->phyreg_def[RF90_PATH_C].rftxiq_imbal = ROFDM0_XCTXIQIMBALANCE;\n\trtlphy->phyreg_def[RF90_PATH_D].rftxiq_imbal = ROFDM0_XDTXIQIMBALANCE;\n\n\trtlphy->phyreg_def[RF90_PATH_A].rftx_afe = ROFDM0_XATXAFE;\n\trtlphy->phyreg_def[RF90_PATH_B].rftx_afe = ROFDM0_XBTXAFE;\n\trtlphy->phyreg_def[RF90_PATH_C].rftx_afe = ROFDM0_XCTXAFE;\n\trtlphy->phyreg_def[RF90_PATH_D].rftx_afe = ROFDM0_XDTXAFE;\n\n\trtlphy->phyreg_def[RF90_PATH_A].rf_rb = RFPGA0_XA_LSSIREADBACK;\n\trtlphy->phyreg_def[RF90_PATH_B].rf_rb = RFPGA0_XB_LSSIREADBACK;\n\trtlphy->phyreg_def[RF90_PATH_C].rf_rb = RFPGA0_XC_LSSIREADBACK;\n\trtlphy->phyreg_def[RF90_PATH_D].rf_rb = RFPGA0_XD_LSSIREADBACK;\n\n\trtlphy->phyreg_def[RF90_PATH_A].rf_rbpi = TRANSCEIVEA_HSPI_READBACK;\n\trtlphy->phyreg_def[RF90_PATH_B].rf_rbpi = TRANSCEIVEB_HSPI_READBACK;\n\n}\nEXPORT_SYMBOL(_rtl92c_phy_init_bb_rf_register_definition);\n\nvoid rtl92c_phy_get_txpower_level(struct ieee80211_hw *hw, long *powerlevel)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_phy *rtlphy = &(rtlpriv->phy);\n\tstruct rtl_efuse *rtlefuse = rtl_efuse(rtl_priv(hw));\n\tu8 txpwr_level;\n\tlong txpwr_dbm;\n\n\ttxpwr_level = rtlphy->cur_cck_txpwridx;\n\ttxpwr_dbm = _rtl92c_phy_txpwr_idx_to_dbm(hw, WIRELESS_MODE_B,\n\t\t\t\t\t\t txpwr_level);\n\ttxpwr_level = rtlphy->cur_ofdm24g_txpwridx +\n\t    rtlefuse->legacy_ht_txpowerdiff;\n\tif (_rtl92c_phy_txpwr_idx_to_dbm(hw, WIRELESS_MODE_G,\n\t\t\t\t\t txpwr_level) > txpwr_dbm)\n\t\ttxpwr_dbm =\n\t\t    _rtl92c_phy_txpwr_idx_to_dbm(hw, WIRELESS_MODE_G,\n\t\t\t\t\t\t txpwr_level);\n\ttxpwr_level = rtlphy->cur_ofdm24g_txpwridx;\n\tif (_rtl92c_phy_txpwr_idx_to_dbm(hw, WIRELESS_MODE_N_24G,\n\t\t\t\t\t txpwr_level) > txpwr_dbm)\n\t\ttxpwr_dbm =\n\t\t    _rtl92c_phy_txpwr_idx_to_dbm(hw, WIRELESS_MODE_N_24G,\n\t\t\t\t\t\t txpwr_level);\n\t*powerlevel = txpwr_dbm;\n}\n\nstatic void _rtl92c_get_txpower_index(struct ieee80211_hw *hw, u8 channel,\n\t\t\t\t      u8 *cckpowerlevel, u8 *ofdmpowerlevel)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_phy *rtlphy = &(rtlpriv->phy);\n\tstruct rtl_efuse *rtlefuse = rtl_efuse(rtl_priv(hw));\n\tu8 index = (channel - 1);\n\n\tcckpowerlevel[RF90_PATH_A] =\n\t    rtlefuse->txpwrlevel_cck[RF90_PATH_A][index];\n\tcckpowerlevel[RF90_PATH_B] =\n\t    rtlefuse->txpwrlevel_cck[RF90_PATH_B][index];\n\tif (get_rf_type(rtlphy) == RF_1T2R || get_rf_type(rtlphy) == RF_1T1R) {\n\t\tofdmpowerlevel[RF90_PATH_A] =\n\t\t    rtlefuse->txpwrlevel_ht40_1s[RF90_PATH_A][index];\n\t\tofdmpowerlevel[RF90_PATH_B] =\n\t\t    rtlefuse->txpwrlevel_ht40_1s[RF90_PATH_B][index];\n\t} else if (get_rf_type(rtlphy) == RF_2T2R) {\n\t\tofdmpowerlevel[RF90_PATH_A] =\n\t\t    rtlefuse->txpwrlevel_ht40_2s[RF90_PATH_A][index];\n\t\tofdmpowerlevel[RF90_PATH_B] =\n\t\t    rtlefuse->txpwrlevel_ht40_2s[RF90_PATH_B][index];\n\t}\n}\n\nstatic void _rtl92c_ccxpower_index_check(struct ieee80211_hw *hw,\n\t\t\t\t\t u8 channel, u8 *cckpowerlevel,\n\t\t\t\t\t u8 *ofdmpowerlevel)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_phy *rtlphy = &(rtlpriv->phy);\n\n\trtlphy->cur_cck_txpwridx = cckpowerlevel[0];\n\trtlphy->cur_ofdm24g_txpwridx = ofdmpowerlevel[0];\n}\n\nvoid rtl92c_phy_set_txpower_level(struct ieee80211_hw *hw, u8 channel)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_efuse *rtlefuse = rtl_efuse(rtl_priv(hw));\n\tu8 cckpowerlevel[2], ofdmpowerlevel[2];\n\n\tif (!rtlefuse->txpwr_fromeprom)\n\t\treturn;\n\t_rtl92c_get_txpower_index(hw, channel,\n\t\t\t\t  &cckpowerlevel[0], &ofdmpowerlevel[0]);\n\t_rtl92c_ccxpower_index_check(hw, channel, &cckpowerlevel[0],\n\t\t\t\t     &ofdmpowerlevel[0]);\n\trtlpriv->cfg->ops->phy_rf6052_set_cck_txpower(hw, &cckpowerlevel[0]);\n\trtlpriv->cfg->ops->phy_rf6052_set_ofdm_txpower(hw, &ofdmpowerlevel[0],\n\t\t\t\t\t\t       channel);\n}\nEXPORT_SYMBOL(rtl92c_phy_set_txpower_level);\n\nbool rtl92c_phy_update_txpower_dbm(struct ieee80211_hw *hw, long power_indbm)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_phy *rtlphy = &(rtlpriv->phy);\n\tstruct rtl_efuse *rtlefuse = rtl_efuse(rtl_priv(hw));\n\tu8 idx;\n\tu8 rf_path;\n\tu8 ccktxpwridx = _rtl92c_phy_dbm_to_txpwr_idx(hw, WIRELESS_MODE_B,\n\t\t\t\t\t\t      power_indbm);\n\tu8 ofdmtxpwridx = _rtl92c_phy_dbm_to_txpwr_idx(hw, WIRELESS_MODE_N_24G,\n\t\t\t\t\t\t       power_indbm);\n\tif (ofdmtxpwridx - rtlefuse->legacy_ht_txpowerdiff > 0)\n\t\tofdmtxpwridx -= rtlefuse->legacy_ht_txpowerdiff;\n\telse\n\t\tofdmtxpwridx = 0;\n\trtl_dbg(rtlpriv, COMP_TXAGC, DBG_TRACE,\n\t\t\"%lx dBm, ccktxpwridx = %d, ofdmtxpwridx = %d\\n\",\n\t\tpower_indbm, ccktxpwridx, ofdmtxpwridx);\n\tfor (idx = 0; idx < 14; idx++) {\n\t\tfor (rf_path = 0; rf_path < 2; rf_path++) {\n\t\t\trtlefuse->txpwrlevel_cck[rf_path][idx] = ccktxpwridx;\n\t\t\trtlefuse->txpwrlevel_ht40_1s[rf_path][idx] =\n\t\t\t    ofdmtxpwridx;\n\t\t\trtlefuse->txpwrlevel_ht40_2s[rf_path][idx] =\n\t\t\t    ofdmtxpwridx;\n\t\t}\n\t}\n\trtl92c_phy_set_txpower_level(hw, rtlphy->current_channel);\n\treturn true;\n}\nEXPORT_SYMBOL(rtl92c_phy_update_txpower_dbm);\n\nu8 _rtl92c_phy_dbm_to_txpwr_idx(struct ieee80211_hw *hw,\n\t\t\t\tenum wireless_mode wirelessmode,\n\t\t\t\tlong power_indbm)\n{\n\tu8 txpwridx;\n\tlong offset;\n\n\tswitch (wirelessmode) {\n\tcase WIRELESS_MODE_B:\n\t\toffset = -7;\n\t\tbreak;\n\tcase WIRELESS_MODE_G:\n\tcase WIRELESS_MODE_N_24G:\n\t\toffset = -8;\n\t\tbreak;\n\tdefault:\n\t\toffset = -8;\n\t\tbreak;\n\t}\n\n\tif ((power_indbm - offset) > 0)\n\t\ttxpwridx = (u8)((power_indbm - offset) * 2);\n\telse\n\t\ttxpwridx = 0;\n\n\tif (txpwridx > MAX_TXPWR_IDX_NMODE_92S)\n\t\ttxpwridx = MAX_TXPWR_IDX_NMODE_92S;\n\n\treturn txpwridx;\n}\nEXPORT_SYMBOL(_rtl92c_phy_dbm_to_txpwr_idx);\n\nlong _rtl92c_phy_txpwr_idx_to_dbm(struct ieee80211_hw *hw,\n\t\t\t\t  enum wireless_mode wirelessmode,\n\t\t\t\t  u8 txpwridx)\n{\n\tlong offset;\n\tlong pwrout_dbm;\n\n\tswitch (wirelessmode) {\n\tcase WIRELESS_MODE_B:\n\t\toffset = -7;\n\t\tbreak;\n\tcase WIRELESS_MODE_G:\n\tcase WIRELESS_MODE_N_24G:\n\t\toffset = -8;\n\t\tbreak;\n\tdefault:\n\t\toffset = -8;\n\t\tbreak;\n\t}\n\tpwrout_dbm = txpwridx / 2 + offset;\n\treturn pwrout_dbm;\n}\nEXPORT_SYMBOL(_rtl92c_phy_txpwr_idx_to_dbm);\n\nvoid rtl92c_phy_set_bw_mode(struct ieee80211_hw *hw,\n\t\t\t    enum nl80211_channel_type ch_type)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_phy *rtlphy = &(rtlpriv->phy);\n\tstruct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));\n\tu8 tmp_bw = rtlphy->current_chan_bw;\n\n\tif (rtlphy->set_bwmode_inprogress)\n\t\treturn;\n\trtlphy->set_bwmode_inprogress = true;\n\tif ((!is_hal_stop(rtlhal)) && !(RT_CANNOT_IO(hw))) {\n\t\trtlpriv->cfg->ops->phy_set_bw_mode_callback(hw);\n\t} else {\n\t\trtl_dbg(rtlpriv, COMP_ERR, DBG_WARNING,\n\t\t\t\"false driver sleep or unload\\n\");\n\t\trtlphy->set_bwmode_inprogress = false;\n\t\trtlphy->current_chan_bw = tmp_bw;\n\t}\n}\nEXPORT_SYMBOL(rtl92c_phy_set_bw_mode);\n\nvoid rtl92c_phy_sw_chnl_callback(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));\n\tstruct rtl_phy *rtlphy = &(rtlpriv->phy);\n\tu32 delay;\n\n\trtl_dbg(rtlpriv, COMP_SCAN, DBG_TRACE,\n\t\t\"switch to channel%d\\n\", rtlphy->current_channel);\n\tif (is_hal_stop(rtlhal))\n\t\treturn;\n\tdo {\n\t\tif (!rtlphy->sw_chnl_inprogress)\n\t\t\tbreak;\n\t\tif (!_rtl92c_phy_sw_chnl_step_by_step\n\t\t    (hw, rtlphy->current_channel, &rtlphy->sw_chnl_stage,\n\t\t     &rtlphy->sw_chnl_step, &delay)) {\n\t\t\tif (delay > 0)\n\t\t\t\tmdelay(delay);\n\t\t\telse\n\t\t\t\tcontinue;\n\t\t} else {\n\t\t\trtlphy->sw_chnl_inprogress = false;\n\t\t}\n\t\tbreak;\n\t} while (true);\n\trtl_dbg(rtlpriv, COMP_SCAN, DBG_TRACE, \"\\n\");\n}\nEXPORT_SYMBOL(rtl92c_phy_sw_chnl_callback);\n\nu8 rtl92c_phy_sw_chnl(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_phy *rtlphy = &(rtlpriv->phy);\n\tstruct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));\n\n\tif (rtlphy->sw_chnl_inprogress)\n\t\treturn 0;\n\tif (rtlphy->set_bwmode_inprogress)\n\t\treturn 0;\n\tWARN_ONCE((rtlphy->current_channel > 14),\n\t\t  \"rtl8192c-common: WIRELESS_MODE_G but channel>14\");\n\trtlphy->sw_chnl_inprogress = true;\n\trtlphy->sw_chnl_stage = 0;\n\trtlphy->sw_chnl_step = 0;\n\tif (!(is_hal_stop(rtlhal)) && !(RT_CANNOT_IO(hw))) {\n\t\trtl92c_phy_sw_chnl_callback(hw);\n\t\trtl_dbg(rtlpriv, COMP_CHAN, DBG_LOUD,\n\t\t\t\"sw_chnl_inprogress false schedule workitem\\n\");\n\t\trtlphy->sw_chnl_inprogress = false;\n\t} else {\n\t\trtl_dbg(rtlpriv, COMP_CHAN, DBG_LOUD,\n\t\t\t\"sw_chnl_inprogress false driver sleep or unload\\n\");\n\t\trtlphy->sw_chnl_inprogress = false;\n\t}\n\treturn 1;\n}\nEXPORT_SYMBOL(rtl92c_phy_sw_chnl);\n\nstatic void _rtl92c_phy_sw_rf_seting(struct ieee80211_hw *hw, u8 channel)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_phy *rtlphy = &(rtlpriv->phy);\n\tstruct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));\n\n\tif (IS_81XXC_VENDOR_UMC_B_CUT(rtlhal->version)) {\n\t\tif (channel == 6 &&\n\t\t    rtlphy->current_chan_bw == HT_CHANNEL_WIDTH_20) {\n\t\t\trtl_set_rfreg(hw, RF90_PATH_A, RF_RX_G1,\n\t\t\t\t      MASKDWORD, 0x00255);\n\t\t} else {\n\t\t\tu32 backuprf0x1A =\n\t\t\t  (u32)rtl_get_rfreg(hw, RF90_PATH_A, RF_RX_G1,\n\t\t\t\t\t     RFREG_OFFSET_MASK);\n\t\t\trtl_set_rfreg(hw, RF90_PATH_A, RF_RX_G1, MASKDWORD,\n\t\t\t\t      backuprf0x1A);\n\t\t}\n\t}\n}\n\nstatic bool _rtl92c_phy_set_sw_chnl_cmdarray(struct swchnlcmd *cmdtable,\n\t\t\t\t\t     u32 cmdtableidx, u32 cmdtablesz,\n\t\t\t\t\t     enum swchnlcmd_id cmdid,\n\t\t\t\t\t     u32 para1, u32 para2, u32 msdelay)\n{\n\tstruct swchnlcmd *pcmd;\n\n\tif (cmdtable == NULL) {\n\t\tWARN_ONCE(true, \"rtl8192c-common: cmdtable cannot be NULL.\\n\");\n\t\treturn false;\n\t}\n\n\tif (cmdtableidx >= cmdtablesz)\n\t\treturn false;\n\n\tpcmd = cmdtable + cmdtableidx;\n\tpcmd->cmdid = cmdid;\n\tpcmd->para1 = para1;\n\tpcmd->para2 = para2;\n\tpcmd->msdelay = msdelay;\n\treturn true;\n}\n\nbool _rtl92c_phy_sw_chnl_step_by_step(struct ieee80211_hw *hw,\n\t\t\t\t      u8 channel, u8 *stage, u8 *step,\n\t\t\t\t      u32 *delay)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_phy *rtlphy = &(rtlpriv->phy);\n\tstruct swchnlcmd precommoncmd[MAX_PRECMD_CNT];\n\tu32 precommoncmdcnt;\n\tstruct swchnlcmd postcommoncmd[MAX_POSTCMD_CNT];\n\tu32 postcommoncmdcnt;\n\tstruct swchnlcmd rfdependcmd[MAX_RFDEPENDCMD_CNT];\n\tu32 rfdependcmdcnt;\n\tstruct swchnlcmd *currentcmd = NULL;\n\tu8 rfpath;\n\tu8 num_total_rfpath = rtlphy->num_total_rfpath;\n\n\tprecommoncmdcnt = 0;\n\t_rtl92c_phy_set_sw_chnl_cmdarray(precommoncmd, precommoncmdcnt++,\n\t\t\t\t\t MAX_PRECMD_CNT,\n\t\t\t\t\t CMDID_SET_TXPOWEROWER_LEVEL, 0, 0, 0);\n\t_rtl92c_phy_set_sw_chnl_cmdarray(precommoncmd, precommoncmdcnt++,\n\t\t\t\t\t MAX_PRECMD_CNT, CMDID_END, 0, 0, 0);\n\n\tpostcommoncmdcnt = 0;\n\n\t_rtl92c_phy_set_sw_chnl_cmdarray(postcommoncmd, postcommoncmdcnt++,\n\t\t\t\t\t MAX_POSTCMD_CNT, CMDID_END, 0, 0, 0);\n\n\trfdependcmdcnt = 0;\n\n\tWARN_ONCE((channel < 1 || channel > 14),\n\t\t  \"rtl8192c-common: illegal channel for Zebra: %d\\n\", channel);\n\n\t_rtl92c_phy_set_sw_chnl_cmdarray(rfdependcmd, rfdependcmdcnt++,\n\t\t\t\t\t MAX_RFDEPENDCMD_CNT, CMDID_RF_WRITEREG,\n\t\t\t\t\t RF_CHNLBW, channel, 10);\n\n\t_rtl92c_phy_set_sw_chnl_cmdarray(rfdependcmd, rfdependcmdcnt++,\n\t\t\t\t\t MAX_RFDEPENDCMD_CNT, CMDID_END, 0, 0,\n\t\t\t\t\t 0);\n\n\tdo {\n\t\tswitch (*stage) {\n\t\tcase 0:\n\t\t\tcurrentcmd = &precommoncmd[*step];\n\t\t\tbreak;\n\t\tcase 1:\n\t\t\tcurrentcmd = &rfdependcmd[*step];\n\t\t\tbreak;\n\t\tcase 2:\n\t\t\tcurrentcmd = &postcommoncmd[*step];\n\t\t\tbreak;\n\t\tdefault:\n\t\t\tpr_err(\"Invalid 'stage' = %d, Check it!\\n\",\n\t\t\t       *stage);\n\t\t\treturn true;\n\t\t}\n\n\t\tif (currentcmd->cmdid == CMDID_END) {\n\t\t\tif ((*stage) == 2) {\n\t\t\t\treturn true;\n\t\t\t} else {\n\t\t\t\t(*stage)++;\n\t\t\t\t(*step) = 0;\n\t\t\t\tcontinue;\n\t\t\t}\n\t\t}\n\n\t\tswitch (currentcmd->cmdid) {\n\t\tcase CMDID_SET_TXPOWEROWER_LEVEL:\n\t\t\trtl92c_phy_set_txpower_level(hw, channel);\n\t\t\tbreak;\n\t\tcase CMDID_WRITEPORT_ULONG:\n\t\t\trtl_write_dword(rtlpriv, currentcmd->para1,\n\t\t\t\t\tcurrentcmd->para2);\n\t\t\tbreak;\n\t\tcase CMDID_WRITEPORT_USHORT:\n\t\t\trtl_write_word(rtlpriv, currentcmd->para1,\n\t\t\t\t       (u16) currentcmd->para2);\n\t\t\tbreak;\n\t\tcase CMDID_WRITEPORT_UCHAR:\n\t\t\trtl_write_byte(rtlpriv, currentcmd->para1,\n\t\t\t\t       (u8)currentcmd->para2);\n\t\t\tbreak;\n\t\tcase CMDID_RF_WRITEREG:\n\t\t\tfor (rfpath = 0; rfpath < num_total_rfpath; rfpath++) {\n\t\t\t\trtlphy->rfreg_chnlval[rfpath] =\n\t\t\t\t    ((rtlphy->rfreg_chnlval[rfpath] &\n\t\t\t\t      0xfffffc00) | currentcmd->para2);\n\n\t\t\t\trtl_set_rfreg(hw, (enum radio_path)rfpath,\n\t\t\t\t\t      currentcmd->para1,\n\t\t\t\t\t      RFREG_OFFSET_MASK,\n\t\t\t\t\t      rtlphy->rfreg_chnlval[rfpath]);\n\t\t\t}\n\t\t\t_rtl92c_phy_sw_rf_seting(hw, channel);\n\t\t\tbreak;\n\t\tdefault:\n\t\t\trtl_dbg(rtlpriv, COMP_ERR, DBG_LOUD,\n\t\t\t\t\"switch case %#x not processed\\n\",\n\t\t\t\tcurrentcmd->cmdid);\n\t\t\tbreak;\n\t\t}\n\n\t\tbreak;\n\t} while (true);\n\n\t(*delay) = currentcmd->msdelay;\n\t(*step)++;\n\treturn false;\n}\n\nbool rtl8192_phy_check_is_legal_rfpath(struct ieee80211_hw *hw, u32 rfpath)\n{\n\treturn true;\n}\nEXPORT_SYMBOL(rtl8192_phy_check_is_legal_rfpath);\n\nstatic u8 _rtl92c_phy_path_a_iqk(struct ieee80211_hw *hw, bool config_pathb)\n{\n\tu32 reg_eac, reg_e94, reg_e9c, reg_ea4;\n\tu8 result = 0x00;\n\n\trtl_set_bbreg(hw, 0xe30, MASKDWORD, 0x10008c1f);\n\trtl_set_bbreg(hw, 0xe34, MASKDWORD, 0x10008c1f);\n\trtl_set_bbreg(hw, 0xe38, MASKDWORD, 0x82140102);\n\trtl_set_bbreg(hw, 0xe3c, MASKDWORD,\n\t\t      config_pathb ? 0x28160202 : 0x28160502);\n\n\tif (config_pathb) {\n\t\trtl_set_bbreg(hw, 0xe50, MASKDWORD, 0x10008c22);\n\t\trtl_set_bbreg(hw, 0xe54, MASKDWORD, 0x10008c22);\n\t\trtl_set_bbreg(hw, 0xe58, MASKDWORD, 0x82140102);\n\t\trtl_set_bbreg(hw, 0xe5c, MASKDWORD, 0x28160202);\n\t}\n\n\trtl_set_bbreg(hw, 0xe4c, MASKDWORD, 0x001028d1);\n\trtl_set_bbreg(hw, 0xe48, MASKDWORD, 0xf9000000);\n\trtl_set_bbreg(hw, 0xe48, MASKDWORD, 0xf8000000);\n\n\tmdelay(IQK_DELAY_TIME);\n\n\treg_eac = rtl_get_bbreg(hw, 0xeac, MASKDWORD);\n\treg_e94 = rtl_get_bbreg(hw, 0xe94, MASKDWORD);\n\treg_e9c = rtl_get_bbreg(hw, 0xe9c, MASKDWORD);\n\treg_ea4 = rtl_get_bbreg(hw, 0xea4, MASKDWORD);\n\n\tif (!(reg_eac & BIT(28)) &&\n\t    (((reg_e94 & 0x03FF0000) >> 16) != 0x142) &&\n\t    (((reg_e9c & 0x03FF0000) >> 16) != 0x42))\n\t\tresult |= 0x01;\n\telse\n\t\treturn result;\n\n\tif (!(reg_eac & BIT(27)) &&\n\t    (((reg_ea4 & 0x03FF0000) >> 16) != 0x132) &&\n\t    (((reg_eac & 0x03FF0000) >> 16) != 0x36))\n\t\tresult |= 0x02;\n\treturn result;\n}\n\nstatic u8 _rtl92c_phy_path_b_iqk(struct ieee80211_hw *hw)\n{\n\tu32 reg_eac, reg_eb4, reg_ebc, reg_ec4, reg_ecc;\n\tu8 result = 0x00;\n\n\trtl_set_bbreg(hw, 0xe60, MASKDWORD, 0x00000002);\n\trtl_set_bbreg(hw, 0xe60, MASKDWORD, 0x00000000);\n\tmdelay(IQK_DELAY_TIME);\n\treg_eac = rtl_get_bbreg(hw, 0xeac, MASKDWORD);\n\treg_eb4 = rtl_get_bbreg(hw, 0xeb4, MASKDWORD);\n\treg_ebc = rtl_get_bbreg(hw, 0xebc, MASKDWORD);\n\treg_ec4 = rtl_get_bbreg(hw, 0xec4, MASKDWORD);\n\treg_ecc = rtl_get_bbreg(hw, 0xecc, MASKDWORD);\n\n\tif (!(reg_eac & BIT(31)) &&\n\t    (((reg_eb4 & 0x03FF0000) >> 16) != 0x142) &&\n\t    (((reg_ebc & 0x03FF0000) >> 16) != 0x42))\n\t\tresult |= 0x01;\n\telse\n\t\treturn result;\n\tif (!(reg_eac & BIT(30)) &&\n\t    (((reg_ec4 & 0x03FF0000) >> 16) != 0x132) &&\n\t    (((reg_ecc & 0x03FF0000) >> 16) != 0x36))\n\t\tresult |= 0x02;\n\treturn result;\n}\n\nstatic void _rtl92c_phy_path_a_fill_iqk_matrix(struct ieee80211_hw *hw,\n\t\t\t\t\t       bool b_iqk_ok, long result[][8],\n\t\t\t\t\t       u8 final_candidate, bool btxonly)\n{\n\tu32 oldval_0, x, tx0_a, reg;\n\tlong y, tx0_c;\n\n\tif (final_candidate == 0xFF) {\n\t\treturn;\n\t} else if (b_iqk_ok) {\n\t\toldval_0 = (rtl_get_bbreg(hw, ROFDM0_XATXIQIMBALANCE,\n\t\t\t\t\t  MASKDWORD) >> 22) & 0x3FF;\n\t\tx = result[final_candidate][0];\n\t\tif ((x & 0x00000200) != 0)\n\t\t\tx = x | 0xFFFFFC00;\n\t\ttx0_a = (x * oldval_0) >> 8;\n\t\trtl_set_bbreg(hw, ROFDM0_XATXIQIMBALANCE, 0x3FF, tx0_a);\n\t\trtl_set_bbreg(hw, ROFDM0_ECCATHRESHOLD, BIT(31),\n\t\t\t      ((x * oldval_0 >> 7) & 0x1));\n\t\ty = result[final_candidate][1];\n\t\tif ((y & 0x00000200) != 0)\n\t\t\ty = y | 0xFFFFFC00;\n\t\ttx0_c = (y * oldval_0) >> 8;\n\t\trtl_set_bbreg(hw, ROFDM0_XCTXAFE, 0xF0000000,\n\t\t\t      ((tx0_c & 0x3C0) >> 6));\n\t\trtl_set_bbreg(hw, ROFDM0_XATXIQIMBALANCE, 0x003F0000,\n\t\t\t      (tx0_c & 0x3F));\n\t\trtl_set_bbreg(hw, ROFDM0_ECCATHRESHOLD, BIT(29),\n\t\t\t      ((y * oldval_0 >> 7) & 0x1));\n\t\tif (btxonly)\n\t\t\treturn;\n\t\treg = result[final_candidate][2];\n\t\trtl_set_bbreg(hw, ROFDM0_XARXIQIMBALANCE, 0x3FF, reg);\n\t\treg = result[final_candidate][3] & 0x3F;\n\t\trtl_set_bbreg(hw, ROFDM0_XARXIQIMBALANCE, 0xFC00, reg);\n\t\treg = (result[final_candidate][3] >> 6) & 0xF;\n\t\trtl_set_bbreg(hw, 0xca0, 0xF0000000, reg);\n\t}\n}\n\nstatic void _rtl92c_phy_path_b_fill_iqk_matrix(struct ieee80211_hw *hw,\n\t\t\t\t\t       bool b_iqk_ok, long result[][8],\n\t\t\t\t\t       u8 final_candidate, bool btxonly)\n{\n\tu32 oldval_1, x, tx1_a, reg;\n\tlong y, tx1_c;\n\n\tif (final_candidate == 0xFF) {\n\t\treturn;\n\t} else if (b_iqk_ok) {\n\t\toldval_1 = (rtl_get_bbreg(hw, ROFDM0_XBTXIQIMBALANCE,\n\t\t\t\t\t  MASKDWORD) >> 22) & 0x3FF;\n\t\tx = result[final_candidate][4];\n\t\tif ((x & 0x00000200) != 0)\n\t\t\tx = x | 0xFFFFFC00;\n\t\ttx1_a = (x * oldval_1) >> 8;\n\t\trtl_set_bbreg(hw, ROFDM0_XBTXIQIMBALANCE, 0x3FF, tx1_a);\n\t\trtl_set_bbreg(hw, ROFDM0_ECCATHRESHOLD, BIT(27),\n\t\t\t      ((x * oldval_1 >> 7) & 0x1));\n\t\ty = result[final_candidate][5];\n\t\tif ((y & 0x00000200) != 0)\n\t\t\ty = y | 0xFFFFFC00;\n\t\ttx1_c = (y * oldval_1) >> 8;\n\t\trtl_set_bbreg(hw, ROFDM0_XDTXAFE, 0xF0000000,\n\t\t\t      ((tx1_c & 0x3C0) >> 6));\n\t\trtl_set_bbreg(hw, ROFDM0_XBTXIQIMBALANCE, 0x003F0000,\n\t\t\t      (tx1_c & 0x3F));\n\t\trtl_set_bbreg(hw, ROFDM0_ECCATHRESHOLD, BIT(25),\n\t\t\t      ((y * oldval_1 >> 7) & 0x1));\n\t\tif (btxonly)\n\t\t\treturn;\n\t\treg = result[final_candidate][6];\n\t\trtl_set_bbreg(hw, ROFDM0_XBRXIQIMBALANCE, 0x3FF, reg);\n\t\treg = result[final_candidate][7] & 0x3F;\n\t\trtl_set_bbreg(hw, ROFDM0_XBRXIQIMBALANCE, 0xFC00, reg);\n\t\treg = (result[final_candidate][7] >> 6) & 0xF;\n\t\trtl_set_bbreg(hw, ROFDM0_AGCRSSITABLE, 0x0000F000, reg);\n\t}\n}\n\nstatic void _rtl92c_phy_save_adda_registers(struct ieee80211_hw *hw,\n\t\t\t\t\t    u32 *addareg, u32 *addabackup,\n\t\t\t\t\t    u32 registernum)\n{\n\tu32 i;\n\n\tfor (i = 0; i < registernum; i++)\n\t\taddabackup[i] = rtl_get_bbreg(hw, addareg[i], MASKDWORD);\n}\n\nstatic void _rtl92c_phy_save_mac_registers(struct ieee80211_hw *hw,\n\t\t\t\t\t   u32 *macreg, u32 *macbackup)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tu32 i;\n\n\tfor (i = 0; i < (IQK_MAC_REG_NUM - 1); i++)\n\t\tmacbackup[i] = rtl_read_byte(rtlpriv, macreg[i]);\n\tmacbackup[i] = rtl_read_dword(rtlpriv, macreg[i]);\n}\n\nstatic void _rtl92c_phy_reload_adda_registers(struct ieee80211_hw *hw,\n\t\t\t\t\t      u32 *addareg, u32 *addabackup,\n\t\t\t\t\t      u32 regiesternum)\n{\n\tu32 i;\n\n\tfor (i = 0; i < regiesternum; i++)\n\t\trtl_set_bbreg(hw, addareg[i], MASKDWORD, addabackup[i]);\n}\n\nstatic void _rtl92c_phy_reload_mac_registers(struct ieee80211_hw *hw,\n\t\t\t\t\t     u32 *macreg, u32 *macbackup)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tu32 i;\n\n\tfor (i = 0; i < (IQK_MAC_REG_NUM - 1); i++)\n\t\trtl_write_byte(rtlpriv, macreg[i], (u8)macbackup[i]);\n\trtl_write_dword(rtlpriv, macreg[i], macbackup[i]);\n}\n\nstatic void _rtl92c_phy_path_adda_on(struct ieee80211_hw *hw,\n\t\t\t\t     u32 *addareg, bool is_patha_on, bool is2t)\n{\n\tu32 pathon;\n\tu32 i;\n\n\tpathon = is_patha_on ? 0x04db25a4 : 0x0b1b25a4;\n\tif (!is2t) {\n\t\tpathon = 0x0bdb25a0;\n\t\trtl_set_bbreg(hw, addareg[0], MASKDWORD, 0x0b1b25a0);\n\t} else {\n\t\trtl_set_bbreg(hw, addareg[0], MASKDWORD, pathon);\n\t}\n\n\tfor (i = 1; i < IQK_ADDA_REG_NUM; i++)\n\t\trtl_set_bbreg(hw, addareg[i], MASKDWORD, pathon);\n}\n\nstatic void _rtl92c_phy_mac_setting_calibration(struct ieee80211_hw *hw,\n\t\t\t\t\t\tu32 *macreg, u32 *macbackup)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tu32 i = 0;\n\n\trtl_write_byte(rtlpriv, macreg[i], 0x3F);\n\n\tfor (i = 1; i < (IQK_MAC_REG_NUM - 1); i++)\n\t\trtl_write_byte(rtlpriv, macreg[i],\n\t\t\t       (u8)(macbackup[i] & (~BIT(3))));\n\trtl_write_byte(rtlpriv, macreg[i], (u8)(macbackup[i] & (~BIT(5))));\n}\n\nstatic void _rtl92c_phy_path_a_standby(struct ieee80211_hw *hw)\n{\n\trtl_set_bbreg(hw, 0xe28, MASKDWORD, 0x0);\n\trtl_set_bbreg(hw, 0x840, MASKDWORD, 0x00010000);\n\trtl_set_bbreg(hw, 0xe28, MASKDWORD, 0x80800000);\n}\n\nstatic void _rtl92c_phy_pi_mode_switch(struct ieee80211_hw *hw, bool pi_mode)\n{\n\tu32 mode;\n\n\tmode = pi_mode ? 0x01000100 : 0x01000000;\n\trtl_set_bbreg(hw, 0x820, MASKDWORD, mode);\n\trtl_set_bbreg(hw, 0x828, MASKDWORD, mode);\n}\n\nstatic bool _rtl92c_phy_simularity_compare(struct ieee80211_hw *hw,\n\t\t\t\t\t   long result[][8], u8 c1, u8 c2)\n{\n\tu32 i, j, diff, simularity_bitmap, bound;\n\tstruct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));\n\n\tu8 final_candidate[2] = { 0xFF, 0xFF };\n\tbool bresult = true, is2t = IS_92C_SERIAL(rtlhal->version);\n\n\tif (is2t)\n\t\tbound = 8;\n\telse\n\t\tbound = 4;\n\n\tsimularity_bitmap = 0;\n\n\tfor (i = 0; i < bound; i++) {\n\t\tdiff = (result[c1][i] > result[c2][i]) ?\n\t\t    (result[c1][i] - result[c2][i]) :\n\t\t    (result[c2][i] - result[c1][i]);\n\n\t\tif (diff > MAX_TOLERANCE) {\n\t\t\tif ((i == 2 || i == 6) && !simularity_bitmap) {\n\t\t\t\tif (result[c1][i] + result[c1][i + 1] == 0)\n\t\t\t\t\tfinal_candidate[(i / 4)] = c2;\n\t\t\t\telse if (result[c2][i] + result[c2][i + 1] == 0)\n\t\t\t\t\tfinal_candidate[(i / 4)] = c1;\n\t\t\t\telse\n\t\t\t\t\tsimularity_bitmap = simularity_bitmap |\n\t\t\t\t\t    (1 << i);\n\t\t\t} else\n\t\t\t\tsimularity_bitmap =\n\t\t\t\t    simularity_bitmap | (1 << i);\n\t\t}\n\t}\n\n\tif (simularity_bitmap == 0) {\n\t\tfor (i = 0; i < (bound / 4); i++) {\n\t\t\tif (final_candidate[i] != 0xFF) {\n\t\t\t\tfor (j = i * 4; j < (i + 1) * 4 - 2; j++)\n\t\t\t\t\tresult[3][j] =\n\t\t\t\t\t    result[final_candidate[i]][j];\n\t\t\t\tbresult = false;\n\t\t\t}\n\t\t}\n\t\treturn bresult;\n\t} else if (!(simularity_bitmap & 0x0F)) {\n\t\tfor (i = 0; i < 4; i++)\n\t\t\tresult[3][i] = result[c1][i];\n\t\treturn false;\n\t} else if (!(simularity_bitmap & 0xF0) && is2t) {\n\t\tfor (i = 4; i < 8; i++)\n\t\t\tresult[3][i] = result[c1][i];\n\t\treturn false;\n\t} else {\n\t\treturn false;\n\t}\n}\n\nstatic void _rtl92c_phy_iq_calibrate(struct ieee80211_hw *hw,\n\t\t\t\t     long result[][8], u8 t, bool is2t)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_phy *rtlphy = &(rtlpriv->phy);\n\tu32 i;\n\tu8 patha_ok, pathb_ok;\n\tu32 adda_reg[IQK_ADDA_REG_NUM] = {\n\t\t0x85c, 0xe6c, 0xe70, 0xe74,\n\t\t0xe78, 0xe7c, 0xe80, 0xe84,\n\t\t0xe88, 0xe8c, 0xed0, 0xed4,\n\t\t0xed8, 0xedc, 0xee0, 0xeec\n\t};\n\tu32 iqk_mac_reg[IQK_MAC_REG_NUM] = {\n\t\t0x522, 0x550, 0x551, 0x040\n\t};\n\tconst u32 retrycount = 2;\n\n\tif (t == 0) {\n\t\trtl_get_bbreg(hw, 0x800, MASKDWORD);\n\n\t\t_rtl92c_phy_save_adda_registers(hw, adda_reg,\n\t\t\t\t\t\trtlphy->adda_backup, 16);\n\t\t_rtl92c_phy_save_mac_registers(hw, iqk_mac_reg,\n\t\t\t\t\t       rtlphy->iqk_mac_backup);\n\t}\n\t_rtl92c_phy_path_adda_on(hw, adda_reg, true, is2t);\n\tif (t == 0) {\n\t\trtlphy->rfpi_enable =\n\t\t   (u8)rtl_get_bbreg(hw, RFPGA0_XA_HSSIPARAMETER1,\n\t\t\t\t     BIT(8));\n\t}\n\n\tif (!rtlphy->rfpi_enable)\n\t\t_rtl92c_phy_pi_mode_switch(hw, true);\n\tif (t == 0) {\n\t\trtlphy->reg_c04 = rtl_get_bbreg(hw, 0xc04, MASKDWORD);\n\t\trtlphy->reg_c08 = rtl_get_bbreg(hw, 0xc08, MASKDWORD);\n\t\trtlphy->reg_874 = rtl_get_bbreg(hw, 0x874, MASKDWORD);\n\t}\n\trtl_set_bbreg(hw, 0xc04, MASKDWORD, 0x03a05600);\n\trtl_set_bbreg(hw, 0xc08, MASKDWORD, 0x000800e4);\n\trtl_set_bbreg(hw, 0x874, MASKDWORD, 0x22204000);\n\tif (is2t) {\n\t\trtl_set_bbreg(hw, 0x840, MASKDWORD, 0x00010000);\n\t\trtl_set_bbreg(hw, 0x844, MASKDWORD, 0x00010000);\n\t}\n\t_rtl92c_phy_mac_setting_calibration(hw, iqk_mac_reg,\n\t\t\t\t\t    rtlphy->iqk_mac_backup);\n\trtl_set_bbreg(hw, 0xb68, MASKDWORD, 0x00080000);\n\tif (is2t)\n\t\trtl_set_bbreg(hw, 0xb6c, MASKDWORD, 0x00080000);\n\trtl_set_bbreg(hw, 0xe28, MASKDWORD, 0x80800000);\n\trtl_set_bbreg(hw, 0xe40, MASKDWORD, 0x01007c00);\n\trtl_set_bbreg(hw, 0xe44, MASKDWORD, 0x01004800);\n\tfor (i = 0; i < retrycount; i++) {\n\t\tpatha_ok = _rtl92c_phy_path_a_iqk(hw, is2t);\n\t\tif (patha_ok == 0x03) {\n\t\t\tresult[t][0] = (rtl_get_bbreg(hw, 0xe94, MASKDWORD) &\n\t\t\t\t\t0x3FF0000) >> 16;\n\t\t\tresult[t][1] = (rtl_get_bbreg(hw, 0xe9c, MASKDWORD) &\n\t\t\t\t\t0x3FF0000) >> 16;\n\t\t\tresult[t][2] = (rtl_get_bbreg(hw, 0xea4, MASKDWORD) &\n\t\t\t\t\t0x3FF0000) >> 16;\n\t\t\tresult[t][3] = (rtl_get_bbreg(hw, 0xeac, MASKDWORD) &\n\t\t\t\t\t0x3FF0000) >> 16;\n\t\t\tbreak;\n\t\t} else if (i == (retrycount - 1) && patha_ok == 0x01)\n\n\t\t\tresult[t][0] = (rtl_get_bbreg(hw, 0xe94,\n\t\t\t\t\t\t      MASKDWORD) & 0x3FF0000) >>\n\t\t\t    16;\n\t\tresult[t][1] =\n\t\t    (rtl_get_bbreg(hw, 0xe9c, MASKDWORD) & 0x3FF0000) >> 16;\n\n\t}\n\n\tif (is2t) {\n\t\t_rtl92c_phy_path_a_standby(hw);\n\t\t_rtl92c_phy_path_adda_on(hw, adda_reg, false, is2t);\n\t\tfor (i = 0; i < retrycount; i++) {\n\t\t\tpathb_ok = _rtl92c_phy_path_b_iqk(hw);\n\t\t\tif (pathb_ok == 0x03) {\n\t\t\t\tresult[t][4] = (rtl_get_bbreg(hw,\n\t\t\t\t\t\t\t      0xeb4,\n\t\t\t\t\t\t\t      MASKDWORD) &\n\t\t\t\t\t\t0x3FF0000) >> 16;\n\t\t\t\tresult[t][5] =\n\t\t\t\t    (rtl_get_bbreg(hw, 0xebc, MASKDWORD) &\n\t\t\t\t     0x3FF0000) >> 16;\n\t\t\t\tresult[t][6] =\n\t\t\t\t    (rtl_get_bbreg(hw, 0xec4, MASKDWORD) &\n\t\t\t\t     0x3FF0000) >> 16;\n\t\t\t\tresult[t][7] =\n\t\t\t\t    (rtl_get_bbreg(hw, 0xecc, MASKDWORD) &\n\t\t\t\t     0x3FF0000) >> 16;\n\t\t\t\tbreak;\n\t\t\t} else if (i == (retrycount - 1) && pathb_ok == 0x01) {\n\t\t\t\tresult[t][4] = (rtl_get_bbreg(hw,\n\t\t\t\t\t\t\t      0xeb4,\n\t\t\t\t\t\t\t      MASKDWORD) &\n\t\t\t\t\t\t0x3FF0000) >> 16;\n\t\t\t}\n\t\t\tresult[t][5] = (rtl_get_bbreg(hw, 0xebc, MASKDWORD) &\n\t\t\t\t\t0x3FF0000) >> 16;\n\t\t}\n\t}\n\trtl_set_bbreg(hw, 0xc04, MASKDWORD, rtlphy->reg_c04);\n\trtl_set_bbreg(hw, 0x874, MASKDWORD, rtlphy->reg_874);\n\trtl_set_bbreg(hw, 0xc08, MASKDWORD, rtlphy->reg_c08);\n\trtl_set_bbreg(hw, 0xe28, MASKDWORD, 0);\n\trtl_set_bbreg(hw, 0x840, MASKDWORD, 0x00032ed3);\n\tif (is2t)\n\t\trtl_set_bbreg(hw, 0x844, MASKDWORD, 0x00032ed3);\n\tif (t != 0) {\n\t\tif (!rtlphy->rfpi_enable)\n\t\t\t_rtl92c_phy_pi_mode_switch(hw, false);\n\t\t_rtl92c_phy_reload_adda_registers(hw, adda_reg,\n\t\t\t\t\t\t  rtlphy->adda_backup, 16);\n\t\t_rtl92c_phy_reload_mac_registers(hw, iqk_mac_reg,\n\t\t\t\t\t\t rtlphy->iqk_mac_backup);\n\t}\n}\n\nstatic void _rtl92c_phy_ap_calibrate(struct ieee80211_hw *hw,\n\t\t\t\t     s8 delta, bool is2t)\n{\n}\n\nstatic void _rtl92c_phy_set_rfpath_switch(struct ieee80211_hw *hw,\n\t\t\t\t\t  bool bmain, bool is2t)\n{\n\tstruct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));\n\n\tif (is_hal_stop(rtlhal)) {\n\t\trtl_set_bbreg(hw, REG_LEDCFG0, BIT(23), 0x01);\n\t\trtl_set_bbreg(hw, RFPGA0_XAB_RFPARAMETER, BIT(13), 0x01);\n\t}\n\tif (is2t) {\n\t\tif (bmain)\n\t\t\trtl_set_bbreg(hw, RFPGA0_XB_RFINTERFACEOE,\n\t\t\t\t      BIT(5) | BIT(6), 0x1);\n\t\telse\n\t\t\trtl_set_bbreg(hw, RFPGA0_XB_RFINTERFACEOE,\n\t\t\t\t      BIT(5) | BIT(6), 0x2);\n\t} else {\n\t\tif (bmain)\n\t\t\trtl_set_bbreg(hw, RFPGA0_XA_RFINTERFACEOE, 0x300, 0x2);\n\t\telse\n\t\t\trtl_set_bbreg(hw, RFPGA0_XA_RFINTERFACEOE, 0x300, 0x1);\n\t}\n}\n\n#undef IQK_ADDA_REG_NUM\n#undef IQK_DELAY_TIME\n\nvoid rtl92c_phy_iq_calibrate(struct ieee80211_hw *hw, bool b_recovery)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_phy *rtlphy = &(rtlpriv->phy);\n\tstruct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));\n\n\tlong result[4][8];\n\tu8 i, final_candidate;\n\tbool b_patha_ok, b_pathb_ok;\n\tlong reg_e94, reg_e9c, reg_ea4, reg_eb4, reg_ebc, reg_ec4,\n\t    reg_tmp = 0;\n\tbool is12simular, is13simular, is23simular;\n\tu32 iqk_bb_reg[10] = {\n\t\tROFDM0_XARXIQIMBALANCE,\n\t\tROFDM0_XBRXIQIMBALANCE,\n\t\tROFDM0_ECCATHRESHOLD,\n\t\tROFDM0_AGCRSSITABLE,\n\t\tROFDM0_XATXIQIMBALANCE,\n\t\tROFDM0_XBTXIQIMBALANCE,\n\t\tROFDM0_XCTXIQIMBALANCE,\n\t\tROFDM0_XCTXAFE,\n\t\tROFDM0_XDTXAFE,\n\t\tROFDM0_RXIQEXTANTA\n\t};\n\n\tif (b_recovery) {\n\t\t_rtl92c_phy_reload_adda_registers(hw,\n\t\t\t\t\t\t  iqk_bb_reg,\n\t\t\t\t\t\t  rtlphy->iqk_bb_backup, 10);\n\t\treturn;\n\t}\n\tfor (i = 0; i < 8; i++) {\n\t\tresult[0][i] = 0;\n\t\tresult[1][i] = 0;\n\t\tresult[2][i] = 0;\n\t\tresult[3][i] = 0;\n\t}\n\tfinal_candidate = 0xff;\n\tb_patha_ok = false;\n\tb_pathb_ok = false;\n\tis12simular = false;\n\tis23simular = false;\n\tis13simular = false;\n\tfor (i = 0; i < 3; i++) {\n\t\tif (IS_92C_SERIAL(rtlhal->version))\n\t\t\t_rtl92c_phy_iq_calibrate(hw, result, i, true);\n\t\telse\n\t\t\t_rtl92c_phy_iq_calibrate(hw, result, i, false);\n\t\tif (i == 1) {\n\t\t\tis12simular = _rtl92c_phy_simularity_compare(hw,\n\t\t\t\t\t\t\t\t     result, 0,\n\t\t\t\t\t\t\t\t     1);\n\t\t\tif (is12simular) {\n\t\t\t\tfinal_candidate = 0;\n\t\t\t\tbreak;\n\t\t\t}\n\t\t}\n\t\tif (i == 2) {\n\t\t\tis13simular = _rtl92c_phy_simularity_compare(hw,\n\t\t\t\t\t\t\t\t     result, 0,\n\t\t\t\t\t\t\t\t     2);\n\t\t\tif (is13simular) {\n\t\t\t\tfinal_candidate = 0;\n\t\t\t\tbreak;\n\t\t\t}\n\t\t\tis23simular = _rtl92c_phy_simularity_compare(hw,\n\t\t\t\t\t\t\t\t     result, 1,\n\t\t\t\t\t\t\t\t     2);\n\t\t\tif (is23simular)\n\t\t\t\tfinal_candidate = 1;\n\t\t\telse {\n\t\t\t\tfor (i = 0; i < 8; i++)\n\t\t\t\t\treg_tmp += result[3][i];\n\n\t\t\t\tif (reg_tmp != 0)\n\t\t\t\t\tfinal_candidate = 3;\n\t\t\t\telse\n\t\t\t\t\tfinal_candidate = 0xFF;\n\t\t\t}\n\t\t}\n\t}\n\tfor (i = 0; i < 4; i++) {\n\t\treg_e94 = result[i][0];\n\t\treg_e9c = result[i][1];\n\t\treg_ea4 = result[i][2];\n\t\treg_eb4 = result[i][4];\n\t\treg_ebc = result[i][5];\n\t\treg_ec4 = result[i][6];\n\t}\n\tif (final_candidate != 0xff) {\n\t\trtlphy->reg_e94 = reg_e94 = result[final_candidate][0];\n\t\trtlphy->reg_e9c = reg_e9c = result[final_candidate][1];\n\t\treg_ea4 = result[final_candidate][2];\n\t\trtlphy->reg_eb4 = reg_eb4 = result[final_candidate][4];\n\t\trtlphy->reg_ebc = reg_ebc = result[final_candidate][5];\n\t\treg_ec4 = result[final_candidate][6];\n\t\tb_patha_ok = true;\n\t\tb_pathb_ok = true;\n\t} else {\n\t\trtlphy->reg_e94 = rtlphy->reg_eb4 = 0x100;\n\t\trtlphy->reg_e9c = rtlphy->reg_ebc = 0x0;\n\t}\n\tif (reg_e94 != 0)  \n\t\t_rtl92c_phy_path_a_fill_iqk_matrix(hw, b_patha_ok, result,\n\t\t\t\t\t\t   final_candidate,\n\t\t\t\t\t\t   (reg_ea4 == 0));\n\tif (IS_92C_SERIAL(rtlhal->version)) {\n\t\tif (reg_eb4 != 0)  \n\t\t\t_rtl92c_phy_path_b_fill_iqk_matrix(hw, b_pathb_ok,\n\t\t\t\t\t\t\t   result,\n\t\t\t\t\t\t\t   final_candidate,\n\t\t\t\t\t\t\t   (reg_ec4 == 0));\n\t}\n\t_rtl92c_phy_save_adda_registers(hw, iqk_bb_reg,\n\t\t\t\t\trtlphy->iqk_bb_backup, 10);\n}\nEXPORT_SYMBOL(rtl92c_phy_iq_calibrate);\n\nvoid rtl92c_phy_lc_calibrate(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));\n\n\tif (IS_92C_SERIAL(rtlhal->version))\n\t\trtlpriv->cfg->ops->phy_lc_calibrate(hw, true);\n\telse\n\t\trtlpriv->cfg->ops->phy_lc_calibrate(hw, false);\n}\nEXPORT_SYMBOL(rtl92c_phy_lc_calibrate);\n\nvoid rtl92c_phy_ap_calibrate(struct ieee80211_hw *hw, s8 delta)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_phy *rtlphy = &(rtlpriv->phy);\n\tstruct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));\n\n\tif (rtlphy->apk_done)\n\t\treturn;\n\tif (IS_92C_SERIAL(rtlhal->version))\n\t\t_rtl92c_phy_ap_calibrate(hw, delta, true);\n\telse\n\t\t_rtl92c_phy_ap_calibrate(hw, delta, false);\n}\nEXPORT_SYMBOL(rtl92c_phy_ap_calibrate);\n\nvoid rtl92c_phy_set_rfpath_switch(struct ieee80211_hw *hw, bool bmain)\n{\n\tstruct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));\n\n\tif (IS_92C_SERIAL(rtlhal->version))\n\t\t_rtl92c_phy_set_rfpath_switch(hw, bmain, true);\n\telse\n\t\t_rtl92c_phy_set_rfpath_switch(hw, bmain, false);\n}\nEXPORT_SYMBOL(rtl92c_phy_set_rfpath_switch);\n\nbool rtl92c_phy_set_io_cmd(struct ieee80211_hw *hw, enum io_type iotype)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_phy *rtlphy = &(rtlpriv->phy);\n\tbool postprocessing = false;\n\n\trtl_dbg(rtlpriv, COMP_CMD, DBG_TRACE,\n\t\t\"-->IO Cmd(%#x), set_io_inprogress(%d)\\n\",\n\t\tiotype, rtlphy->set_io_inprogress);\n\tdo {\n\t\tswitch (iotype) {\n\t\tcase IO_CMD_RESUME_DM_BY_SCAN:\n\t\t\trtl_dbg(rtlpriv, COMP_CMD, DBG_TRACE,\n\t\t\t\t\"[IO CMD] Resume DM after scan.\\n\");\n\t\t\tpostprocessing = true;\n\t\t\tbreak;\n\t\tcase IO_CMD_PAUSE_BAND0_DM_BY_SCAN:\n\t\t\trtl_dbg(rtlpriv, COMP_CMD, DBG_TRACE,\n\t\t\t\t\"[IO CMD] Pause DM before scan.\\n\");\n\t\t\tpostprocessing = true;\n\t\t\tbreak;\n\t\tdefault:\n\t\t\trtl_dbg(rtlpriv, COMP_ERR, DBG_LOUD,\n\t\t\t\t\"switch case %#x not processed\\n\", iotype);\n\t\t\tbreak;\n\t\t}\n\t} while (false);\n\tif (postprocessing && !rtlphy->set_io_inprogress) {\n\t\trtlphy->set_io_inprogress = true;\n\t\trtlphy->current_io_type = iotype;\n\t} else {\n\t\treturn false;\n\t}\n\trtl92c_phy_set_io(hw);\n\trtl_dbg(rtlpriv, COMP_CMD, DBG_TRACE, \"IO Type(%#x)\\n\", iotype);\n\treturn true;\n}\nEXPORT_SYMBOL(rtl92c_phy_set_io_cmd);\n\nvoid rtl92c_phy_set_io(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_phy *rtlphy = &(rtlpriv->phy);\n\tstruct dig_t *dm_digtable = &rtlpriv->dm_digtable;\n\n\trtl_dbg(rtlpriv, COMP_CMD, DBG_TRACE,\n\t\t\"--->Cmd(%#x), set_io_inprogress(%d)\\n\",\n\t\trtlphy->current_io_type, rtlphy->set_io_inprogress);\n\tswitch (rtlphy->current_io_type) {\n\tcase IO_CMD_RESUME_DM_BY_SCAN:\n\t\tdm_digtable->cur_igvalue = rtlphy->initgain_backup.xaagccore1;\n\t\trtl92c_dm_write_dig(hw);\n\t\trtl92c_phy_set_txpower_level(hw, rtlphy->current_channel);\n\t\tbreak;\n\tcase IO_CMD_PAUSE_BAND0_DM_BY_SCAN:\n\t\trtlphy->initgain_backup.xaagccore1 = dm_digtable->cur_igvalue;\n\t\tdm_digtable->cur_igvalue = 0x17;\n\t\trtl92c_dm_write_dig(hw);\n\t\tbreak;\n\tdefault:\n\t\trtl_dbg(rtlpriv, COMP_ERR, DBG_LOUD,\n\t\t\t\"switch case %#x not processed\\n\",\n\t\t\trtlphy->current_io_type);\n\t\tbreak;\n\t}\n\trtlphy->set_io_inprogress = false;\n\trtl_dbg(rtlpriv, COMP_CMD, DBG_TRACE,\n\t\t\"(%#x)\\n\", rtlphy->current_io_type);\n}\nEXPORT_SYMBOL(rtl92c_phy_set_io);\n\nvoid rtl92ce_phy_set_rf_on(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\n\trtl_write_byte(rtlpriv, REG_SPS0_CTRL, 0x2b);\n\trtl_write_byte(rtlpriv, REG_SYS_FUNC_EN, 0xE3);\n\trtl_write_byte(rtlpriv, REG_APSD_CTRL, 0x00);\n\trtl_write_byte(rtlpriv, REG_SYS_FUNC_EN, 0xE2);\n\trtl_write_byte(rtlpriv, REG_SYS_FUNC_EN, 0xE3);\n\trtl_write_byte(rtlpriv, REG_TXPAUSE, 0x00);\n}\nEXPORT_SYMBOL(rtl92ce_phy_set_rf_on);\n\nvoid _rtl92c_phy_set_rf_sleep(struct ieee80211_hw *hw)\n{\n\tu32 u4b_tmp;\n\tu8 delay = 5;\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\n\trtl_write_byte(rtlpriv, REG_TXPAUSE, 0xFF);\n\trtl_set_rfreg(hw, RF90_PATH_A, 0x00, RFREG_OFFSET_MASK, 0x00);\n\trtl_write_byte(rtlpriv, REG_APSD_CTRL, 0x40);\n\tu4b_tmp = rtl_get_rfreg(hw, RF90_PATH_A, 0, RFREG_OFFSET_MASK);\n\twhile (u4b_tmp != 0 && delay > 0) {\n\t\trtl_write_byte(rtlpriv, REG_APSD_CTRL, 0x0);\n\t\trtl_set_rfreg(hw, RF90_PATH_A, 0x00, RFREG_OFFSET_MASK, 0x00);\n\t\trtl_write_byte(rtlpriv, REG_APSD_CTRL, 0x40);\n\t\tu4b_tmp = rtl_get_rfreg(hw, RF90_PATH_A, 0, RFREG_OFFSET_MASK);\n\t\tdelay--;\n\t}\n\tif (delay == 0) {\n\t\trtl_write_byte(rtlpriv, REG_APSD_CTRL, 0x00);\n\t\trtl_write_byte(rtlpriv, REG_SYS_FUNC_EN, 0xE2);\n\t\trtl_write_byte(rtlpriv, REG_SYS_FUNC_EN, 0xE3);\n\t\trtl_write_byte(rtlpriv, REG_TXPAUSE, 0x00);\n\t\trtl_dbg(rtlpriv, COMP_POWER, DBG_TRACE,\n\t\t\t\"Switch RF timeout !!!.\\n\");\n\t\treturn;\n\t}\n\trtl_write_byte(rtlpriv, REG_SYS_FUNC_EN, 0xE2);\n\trtl_write_byte(rtlpriv, REG_SPS0_CTRL, 0x22);\n}\nEXPORT_SYMBOL(_rtl92c_phy_set_rf_sleep);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}