// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.2
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module xfExtractPixels (
        ap_ready,
        tmp_buf_0_V_read,
        tmp_buf_1_V_read,
        tmp_buf_2_V_read,
        tmp_buf_3_V_read,
        val1_V_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5
);


output   ap_ready;
input  [9:0] tmp_buf_0_V_read;
input  [9:0] tmp_buf_1_V_read;
input  [9:0] tmp_buf_2_V_read;
input  [9:0] tmp_buf_3_V_read;
input  [19:0] val1_V_read;
output  [9:0] ap_return_0;
output  [9:0] ap_return_1;
output  [9:0] ap_return_2;
output  [9:0] ap_return_3;
output  [9:0] ap_return_4;
output  [9:0] ap_return_5;

wire   [9:0] trunc_ln647_fu_52_p1;

assign ap_ready = 1'b1;

assign ap_return_0 = tmp_buf_0_V_read;

assign ap_return_1 = tmp_buf_1_V_read;

assign ap_return_2 = tmp_buf_2_V_read;

assign ap_return_3 = tmp_buf_3_V_read;

assign ap_return_4 = trunc_ln647_fu_52_p1;

assign ap_return_5 = {{val1_V_read[19:10]}};

assign trunc_ln647_fu_52_p1 = val1_V_read[9:0];

endmodule //xfExtractPixels
