
// main_decoder.v - logic for main decoder

module main_decoder (
    input  [6:0] op,
    output [1:0] ResultSrc,
    output       MemWrite, Branch, ALUSrc,
    output       RegWrite, Jump, JumpReg,
    output [2:0] ImmSrc,
    output [1:0] ALUSrcA,
    output [1:0] ALUOp
);

    reg [14:0] controls;

always @(*) begin
    case (op)
        // RegWrite_ImmSrc_ALUSrc_MemWrite_ResultSrc_Branch_ALUOp_Jump_JumpReg_ALUSrcA
       7'b0000011: controls = 15'b1_000_1_0_01_0_00_0_0_00; // lw

        7'b0100011: controls = 15'b0_001_1_1_00_0_00_0_0_00; // sw

        7'b0110011: controls = 15'b1_xxx_0_0_00_0_10_0_0_00; // R-type

        7'b1100011: controls = 15'b0_010_0_0_00_1_01_0_0_00; // beq

        7'b0010011: controls = 15'b1_000_1_0_00_0_10_0_0_00; // I-type ALU

        7'b1101111: controls = 15'b1_011_0_0_10_0_00_1_0_00; // jal

        7'b0110111: controls = 15'b1_100_1_0_00_0_00_0_0_10; // lui

        7'b0010111: controls = 15'b1_100_1_0_00_0_00_0_0_01; // auipc

        7'b1100111: controls = 15'b1_000_1_0_10_0_00_0_1_00; // jalr
        default:    controls = 15'bx_xxx_x_x_xx_x_xx_x_x_xx; // ???
    endcase
end

    assign {RegWrite, ImmSrc, ALUSrc, MemWrite, ResultSrc, Branch, ALUOp, Jump, JumpReg, ALUSrcA} = controls;

endmodule

