// Seed: 2229723067
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output tri id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_5 = 1'h0;
  wire id_6;
  wire id_7;
endmodule
module module_1 #(
    parameter id_0 = 32'd0,
    parameter id_2 = 32'd38
) (
    input tri1 _id_0,
    input uwire id_1,
    input supply1 _id_2
);
  wire [1 : id_2] id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  assign modCall_1.id_5 = 0;
  wire [id_2  !==  id_0 : 1] id_5;
  wire id_6;
endmodule
