make: 'lz4.xclbin' is up to date.
v++ -c -k  xilLz4CompressMM -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/components/data_compression/include -I/home/jiong/bsc-project/kernels/data_compression/include /home/jiong/bsc-project/kernels/data_compression/src/xilLz4CompressMM.cpp -o xilLz4CompressMM.xo -t hw --config /home/jiong/bsc-project/tests/test/config_kernel.cfg -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --log_dir log --report_dir report
v++ -c -k  xilLz4CompressStream -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/components/data_compression/include -I/home/jiong/bsc-project/kernels/data_compression/include /home/jiong/bsc-project/kernels/data_compression/src/xilLz4CompressStream.cpp -o xilLz4CompressStream.xo -t hw --config /home/jiong/bsc-project/tests/test/config_kernel.cfg -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --log_dir log --report_dir report
v++ -c -k  xilLz4DecompressMM -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/components/data_compression/include -I/home/jiong/bsc-project/kernels/data_compression/include /home/jiong/bsc-project/kernels/data_compression/src/xilLz4DecompressMM.cpp -o xilLz4DecompressMM.xo -t hw --config /home/jiong/bsc-project/tests/test/config_kernel.cfg -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --log_dir log --report_dir report
v++ -c -k  xilLz4DecompressStream -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/components/data_compression/include -I/home/jiong/bsc-project/kernels/data_compression/include /home/jiong/bsc-project/kernels/data_compression/src/xilLz4DecompressStream.cpp -o xilLz4DecompressStream.xo -t hw --config /home/jiong/bsc-project/tests/test/config_kernel.cfg -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --log_dir log --report_dir report
v++ -c -k  xilCompressDatamover -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/components/data_compression/include -I/home/jiong/bsc-project/kernels/data_compression/include /home/jiong/bsc-project/kernels/data_compression/src/xilCompressDatamover.cpp -o xilCompressDatamover.xo -t hw --config /home/jiong/bsc-project/tests/test/config_kernel.cfg -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --log_dir log --report_dir report 
v++ -c -k  xilDecompressDatamover -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/components/data_compression/include -I/home/jiong/bsc-project/kernels/data_compression/include /home/jiong/bsc-project/kernels/data_compression/src/xilDecompressDatamover.cpp -o xilDecompressDatamover.xo -t hw --config /home/jiong/bsc-project/tests/test/config_kernel.cfg -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --log_dir log --report_dir report 
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/tests/test/build/data_compression/lz4/report/xilCompressDatamover
	Log files: /home/jiong/bsc-project/tests/test/build/data_compression/lz4/log/xilCompressDatamover
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/tests/test/build/data_compression/lz4/report/xilDecompressDatamover
	Log files: /home/jiong/bsc-project/tests/test/build/data_compression/lz4/log/xilDecompressDatamover
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/tests/test/build/data_compression/lz4/report/xilLz4CompressStream
	Log files: /home/jiong/bsc-project/tests/test/build/data_compression/lz4/log/xilLz4CompressStream
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/tests/test/build/data_compression/lz4/report/xilLz4CompressMM
	Log files: /home/jiong/bsc-project/tests/test/build/data_compression/lz4/log/xilLz4CompressMM

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/tests/test/build/data_compression/lz4/report/xilLz4DecompressStream
	Log files: /home/jiong/bsc-project/tests/test/build/data_compression/lz4/log/xilLz4DecompressStream

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/tests/test/build/data_compression/lz4/report/xilLz4DecompressMM
	Log files: /home/jiong/bsc-project/tests/test/build/data_compression/lz4/log/xilLz4DecompressMM
Running Dispatch Server on port:42651
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/tests/test/build/data_compression/lz4/xilCompressDatamover.xo.compile_summary, at Wed Dec 14 03:54:23 2022
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Dec 14 03:54:23 2022
Running Dispatch Server on port:36729
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/tests/test/build/data_compression/lz4/xilDecompressDatamover.xo.compile_summary, at Wed Dec 14 03:54:25 2022
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Dec 14 03:54:25 2022
Running Dispatch Server on port:42353
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/tests/test/build/data_compression/lz4/xilLz4CompressStream.xo.compile_summary, at Wed Dec 14 03:54:25 2022
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Dec 14 03:54:25 2022
Running Dispatch Server on port:39811
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/tests/test/build/data_compression/lz4/xilLz4CompressMM.xo.compile_summary, at Wed Dec 14 03:54:25 2022
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Dec 14 03:54:25 2022
Running Dispatch Server on port:43937
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/tests/test/build/data_compression/lz4/xilLz4DecompressStream.xo.compile_summary, at Wed Dec 14 03:54:25 2022
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Dec 14 03:54:25 2022
Running Dispatch Server on port:37511
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/tests/test/build/data_compression/lz4/xilLz4DecompressMM.xo.compile_summary, at Wed Dec 14 03:54:25 2022
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Dec 14 03:54:25 2022
Running Rule Check Server on port:41285
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/tests/test/build/data_compression/lz4/report/xilCompressDatamover/v++_compile_xilCompressDatamover_guidance.html', at Wed Dec 14 03:54:27 2022
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
Running Rule Check Server on port:43195
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/tests/test/build/data_compression/lz4/report/xilLz4CompressMM/v++_compile_xilLz4CompressMM_guidance.html', at Wed Dec 14 03:54:28 2022
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
Running Rule Check Server on port:42351
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/tests/test/build/data_compression/lz4/report/xilDecompressDatamover/v++_compile_xilDecompressDatamover_guidance.html', at Wed Dec 14 03:54:28 2022
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
Running Rule Check Server on port:43307
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/tests/test/build/data_compression/lz4/report/xilLz4CompressStream/v++_compile_xilLz4CompressStream_guidance.html', at Wed Dec 14 03:54:28 2022
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
Running Rule Check Server on port:36109
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/tests/test/build/data_compression/lz4/report/xilLz4DecompressStream/v++_compile_xilLz4DecompressStream_guidance.html', at Wed Dec 14 03:54:29 2022
INFO: [v++ 74-74] Compiler Version string: 2020.2
Running Rule Check Server on port:38289
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/tests/test/build/data_compression/lz4/report/xilLz4DecompressMM/v++_compile_xilLz4DecompressMM_guidance.html', at Wed Dec 14 03:54:29 2022
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-242] Creating kernel: 'xilLz4CompressMM'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-242] Creating kernel: 'xilDecompressDatamover'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-242] Creating kernel: 'xilCompressDatamover'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-242] Creating kernel: 'xilLz4CompressStream'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-242] Creating kernel: 'xilLz4DecompressStream'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-242] Creating kernel: 'xilLz4DecompressMM'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: xilLz4CompressStream Log file: /home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/xilLz4CompressStream/xilLz4CompressStream/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_49_1'
INFO: [v++ 204-61] Pipelining loop 'dict_flush'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_flush'
INFO: [v++ 204-61] Pipelining loop 'lz_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'lz_compress'
INFO: [v++ 204-61] Pipelining loop 'lz_compress_leftover'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_compress_leftover'
INFO: [v++ 204-61] Pipelining loop 'lz_left_bytes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_left_bytes'
INFO: [v++ 204-61] Pipelining loop 'lz_bestMatchFilter'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'lz_bestMatchFilter'
INFO: [v++ 204-61] Pipelining loop 'lz_booster'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'lz_booster'
INFO: [v++ 204-61] Pipelining loop 'lz4_divide'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz4_divide'
INFO: [v++ 204-61] Pipelining loop 'lz4_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'lz4_compress'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_110_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_110_1'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 336.96 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/tests/test/build/data_compression/lz4/report/xilLz4CompressStream/system_estimate_xilLz4CompressStream.xtxt
INFO: [v++ 60-586] Created xilLz4CompressStream.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/tests/test/build/data_compression/lz4/xilLz4CompressStream.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 1m 55s
INFO: [v++ 60-1653] Closing dispatch client.

===>The following messages were generated while  performing high-level synthesis for kernel: xilDecompressDatamover Log file: /home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/xilDecompressDatamover/xilDecompressDatamover/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'mm2s_simple'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'mm2s_simple'
INFO: [v++ 204-61] Pipelining loop 'convInWidthtoV'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'convInWidthtoV'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_354_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_354_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_576_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_576_1'
INFO: [v++ 204-61] Pipelining loop 'stream_upsizer'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'stream_upsizer'
INFO: [v++ 204-61] Pipelining loop 's2mm_eos_inner'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 's2mm_eos_inner'
INFO: [v++ 200-789] **** Estimated Fmax: 411.00 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/tests/test/build/data_compression/lz4/report/xilDecompressDatamover/system_estimate_xilDecompressDatamover.xtxt
INFO: [v++ 60-586] Created xilDecompressDatamover.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/tests/test/build/data_compression/lz4/xilDecompressDatamover.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 1m 58s
INFO: [v++ 60-1653] Closing dispatch client.

===>The following messages were generated while  performing high-level synthesis for kernel: xilCompressDatamover Log file: /home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/xilCompressDatamover/xilCompressDatamover/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'mm2s_simple'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'mm2s_simple'
INFO: [v++ 204-61] Pipelining loop 'convInWidthtoV'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'convInWidthtoV'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_354_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_354_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_526_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_526_1'
INFO: [v++ 204-61] Pipelining loop 'stream_upsizer'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'stream_upsizer'
INFO: [v++ 204-61] Pipelining loop 's2mm_eos_outer'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 's2mm_eos_outer'
INFO: [v++ 200-789] **** Estimated Fmax: 411.00 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/tests/test/build/data_compression/lz4/report/xilCompressDatamover/system_estimate_xilCompressDatamover.xtxt
INFO: [v++ 60-586] Created xilCompressDatamover.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/tests/test/build/data_compression/lz4/xilCompressDatamover.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 2m 6s
INFO: [v++ 60-1653] Closing dispatch client.

===>The following messages were generated while  performing high-level synthesis for kernel: xilLz4DecompressStream Log file: /home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/xilLz4DecompressStream/xilLz4DecompressStream/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_49_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_70_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_70_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_161_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_161_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_370_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_370_2'
INFO: [v++ 204-61] Pipelining loop 'lz4_decompressr'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'lz4_decompressr'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_218_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_218_1'
INFO: [v++ 204-61] Pipelining loop 'lz4_decoder'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'lz4_decoder'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_182_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_182_1'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 216.65 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/tests/test/build/data_compression/lz4/report/xilLz4DecompressStream/system_estimate_xilLz4DecompressStream.xtxt
INFO: [v++ 60-586] Created xilLz4DecompressStream.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/tests/test/build/data_compression/lz4/xilLz4DecompressStream.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 3m 18s
INFO: [v++ 60-1653] Closing dispatch client.

===>The following messages were generated while  performing high-level synthesis for kernel: xilLz4DecompressMM Log file: /home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/xilLz4DecompressMM/xilLz4DecompressMM/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'mm2s_simple_VITIS_LOOP_611_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'mm2s_simple_VITIS_LOOP_611_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_370_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_370_2'
INFO: [v++ 204-61] Pipelining loop 'lz4_decompressr'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'lz4_decompressr'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_218_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_218_1'
INFO: [v++ 204-61] Pipelining loop 'lz4_decoder'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'lz4_decoder'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_648_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_648_1'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 216.65 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/tests/test/build/data_compression/lz4/report/xilLz4DecompressMM/system_estimate_xilLz4DecompressMM.xtxt
INFO: [v++ 60-586] Created xilLz4DecompressMM.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/tests/test/build/data_compression/lz4/xilLz4DecompressMM.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 3m 41s
INFO: [v++ 60-1653] Closing dispatch client.

===>The following messages were generated while  performing high-level synthesis for kernel: xilLz4CompressMM Log file: /home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/xilLz4CompressMM/xilLz4CompressMM/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'gmem_read'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'gmem_read'
INFO: [v++ 204-61] Pipelining loop 'downsizer_assign'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'downsizer_assign'
INFO: [v++ 204-61] Pipelining loop 'downsizer_assign'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'downsizer_assign'
INFO: [v++ 204-61] Pipelining loop 'downsizer_assign'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'downsizer_assign'
INFO: [v++ 204-61] Pipelining loop 'downsizer_assign'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'downsizer_assign'
INFO: [v++ 204-61] Pipelining loop 'downsizer_assign'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'downsizer_assign'
INFO: [v++ 204-61] Pipelining loop 'downsizer_assign'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'downsizer_assign'
INFO: [v++ 204-61] Pipelining loop 'downsizer_assign'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'downsizer_assign'
INFO: [v++ 204-61] Pipelining loop 'downsizer_assign'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'downsizer_assign'
INFO: [v++ 204-61] Pipelining loop 'dict_flush'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_flush'
INFO: [v++ 204-61] Pipelining loop 'lz_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'lz_compress'
INFO: [v++ 204-61] Pipelining loop 'lz_compress_leftover'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_compress_leftover'
INFO: [v++ 204-61] Pipelining loop 'lz_left_bytes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_left_bytes'
INFO: [v++ 204-61] Pipelining loop 'lz_bestMatchFilter'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'lz_bestMatchFilter'
INFO: [v++ 204-61] Pipelining loop 'lz_booster'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'lz_booster'
INFO: [v++ 204-61] Pipelining loop 'lz4_divide'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz4_divide'
INFO: [v++ 204-61] Pipelining loop 'lz4_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'lz4_compress'
INFO: [v++ 204-61] Pipelining loop 'dict_flush'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_flush'
INFO: [v++ 204-61] Pipelining loop 'lz_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'lz_compress'
INFO: [v++ 204-61] Pipelining loop 'lz_compress_leftover'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_compress_leftover'
INFO: [v++ 204-61] Pipelining loop 'lz_left_bytes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_left_bytes'
INFO: [v++ 204-61] Pipelining loop 'lz_bestMatchFilter'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'lz_bestMatchFilter'
INFO: [v++ 204-61] Pipelining loop 'lz_booster'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'lz_booster'
INFO: [v++ 204-61] Pipelining loop 'lz4_divide'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz4_divide'
INFO: [v++ 204-61] Pipelining loop 'lz4_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'lz4_compress'
INFO: [v++ 204-61] Pipelining loop 'dict_flush'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_flush'
INFO: [v++ 204-61] Pipelining loop 'lz_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'lz_compress'
INFO: [v++ 204-61] Pipelining loop 'lz_compress_leftover'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_compress_leftover'
INFO: [v++ 204-61] Pipelining loop 'lz_left_bytes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_left_bytes'
INFO: [v++ 204-61] Pipelining loop 'lz_bestMatchFilter'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'lz_bestMatchFilter'
INFO: [v++ 204-61] Pipelining loop 'lz_booster'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'lz_booster'
INFO: [v++ 204-61] Pipelining loop 'lz4_divide'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz4_divide'
INFO: [v++ 204-61] Pipelining loop 'lz4_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'lz4_compress'
INFO: [v++ 204-61] Pipelining loop 'dict_flush'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_flush'
INFO: [v++ 204-61] Pipelining loop 'lz_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'lz_compress'
INFO: [v++ 204-61] Pipelining loop 'lz_compress_leftover'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_compress_leftover'
INFO: [v++ 204-61] Pipelining loop 'lz_left_bytes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_left_bytes'
INFO: [v++ 204-61] Pipelining loop 'lz_bestMatchFilter'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'lz_bestMatchFilter'
INFO: [v++ 204-61] Pipelining loop 'lz_booster'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'lz_booster'
INFO: [v++ 204-61] Pipelining loop 'lz4_divide'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz4_divide'
INFO: [v++ 204-61] Pipelining loop 'lz4_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'lz4_compress'
INFO: [v++ 204-61] Pipelining loop 'dict_flush'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_flush'
INFO: [v++ 204-61] Pipelining loop 'lz_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'lz_compress'
INFO: [v++ 204-61] Pipelining loop 'lz_compress_leftover'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_compress_leftover'
INFO: [v++ 204-61] Pipelining loop 'lz_left_bytes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_left_bytes'
INFO: [v++ 204-61] Pipelining loop 'lz_bestMatchFilter'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'lz_bestMatchFilter'
INFO: [v++ 204-61] Pipelining loop 'lz_booster'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'lz_booster'
INFO: [v++ 204-61] Pipelining loop 'lz4_divide'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz4_divide'
INFO: [v++ 204-61] Pipelining loop 'lz4_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'lz4_compress'
INFO: [v++ 204-61] Pipelining loop 'dict_flush'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_flush'
INFO: [v++ 204-61] Pipelining loop 'lz_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'lz_compress'
INFO: [v++ 204-61] Pipelining loop 'lz_compress_leftover'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_compress_leftover'
INFO: [v++ 204-61] Pipelining loop 'lz_left_bytes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_left_bytes'
INFO: [v++ 204-61] Pipelining loop 'lz_bestMatchFilter'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'lz_bestMatchFilter'
INFO: [v++ 204-61] Pipelining loop 'lz_booster'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'lz_booster'
INFO: [v++ 204-61] Pipelining loop 'lz4_divide'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz4_divide'
INFO: [v++ 204-61] Pipelining loop 'lz4_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'lz4_compress'
INFO: [v++ 204-61] Pipelining loop 'dict_flush'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_flush'
INFO: [v++ 204-61] Pipelining loop 'lz_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'lz_compress'
INFO: [v++ 204-61] Pipelining loop 'lz_compress_leftover'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_compress_leftover'
INFO: [v++ 204-61] Pipelining loop 'lz_left_bytes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_left_bytes'
INFO: [v++ 204-61] Pipelining loop 'lz_bestMatchFilter'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'lz_bestMatchFilter'
INFO: [v++ 204-61] Pipelining loop 'lz_booster'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'lz_booster'
INFO: [v++ 204-61] Pipelining loop 'lz4_divide'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz4_divide'
INFO: [v++ 204-61] Pipelining loop 'lz4_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'lz4_compress'
INFO: [v++ 204-61] Pipelining loop 'dict_flush'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_flush'
INFO: [v++ 204-61] Pipelining loop 'lz_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'lz_compress'
INFO: [v++ 204-61] Pipelining loop 'lz_compress_leftover'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_compress_leftover'
INFO: [v++ 204-61] Pipelining loop 'lz_left_bytes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_left_bytes'
INFO: [v++ 204-61] Pipelining loop 'lz_bestMatchFilter'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'lz_bestMatchFilter'
INFO: [v++ 204-61] Pipelining loop 'lz_booster'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'lz_booster'
INFO: [v++ 204-61] Pipelining loop 'lz4_divide'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz4_divide'
INFO: [v++ 204-61] Pipelining loop 'lz4_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'lz4_compress'
INFO: [v++ 204-61] Pipelining loop 'stream_upsizer'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'stream_upsizer'
INFO: [v++ 204-61] Pipelining loop 'stream_upsizer'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'stream_upsizer'
INFO: [v++ 204-61] Pipelining loop 'stream_upsizer'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'stream_upsizer'
INFO: [v++ 204-61] Pipelining loop 'stream_upsizer'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'stream_upsizer'
INFO: [v++ 204-61] Pipelining loop 'stream_upsizer'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'stream_upsizer'
INFO: [v++ 204-61] Pipelining loop 'stream_upsizer'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'stream_upsizer'
INFO: [v++ 204-61] Pipelining loop 'stream_upsizer'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'stream_upsizer'
INFO: [v++ 204-61] Pipelining loop 'stream_upsizer'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'stream_upsizer'
INFO: [v++ 204-61] Pipelining loop 'gmem_write'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'gmem_write'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_202_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_202_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_149_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 75, loop 'VITIS_LOOP_149_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_174_3'.
WARNING: [v++ 200-885] Unable to schedule bus request on port 'gmem1' (/home/jiong/bsc-project/kernels/data_compression/src/xilLz4CompressMM.cpp:182) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 72, loop 'VITIS_LOOP_174_3'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 336.96 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/tests/test/build/data_compression/lz4/report/xilLz4CompressMM/system_estimate_xilLz4CompressMM.xtxt
INFO: [v++ 60-586] Created xilLz4CompressMM.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/tests/test/build/data_compression/lz4/xilLz4CompressMM.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 12m 30s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l xilLz4CompressMM.xo xilLz4CompressStream.xo xilLz4DecompressMM.xo xilLz4DecompressStream.xo xilCompressDatamover.xo xilDecompressDatamover.xo -o lz4.xclbin -t hw -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --config config_link.cfg
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/reports/link
	Log files: /home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/logs/link
Running Dispatch Server on port:33587
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/tests/test/build/data_compression/lz4/lz4.xclbin.link_summary, at Wed Dec 14 04:07:02 2022
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Dec 14 04:07:02 2022
Running Rule Check Server on port:39885
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/reports/link/v++_link_lz4_guidance.html', at Wed Dec 14 04:07:03 2022
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [04:07:17] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/tests/test/build/data_compression/lz4/xilLz4CompressMM.xo --xo /home/jiong/bsc-project/tests/test/build/data_compression/lz4/xilLz4CompressStream.xo --xo /home/jiong/bsc-project/tests/test/build/data_compression/lz4/xilLz4DecompressMM.xo --xo /home/jiong/bsc-project/tests/test/build/data_compression/lz4/xilLz4DecompressStream.xo --xo /home/jiong/bsc-project/tests/test/build/data_compression/lz4/xilCompressDatamover.xo --xo /home/jiong/bsc-project/tests/test/build/data_compression/lz4/xilDecompressDatamover.xo --config /home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --target hw --output_dir /home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/link/int --temp_dir /home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Wed Dec 14 04:07:22 2022
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/tests/test/build/data_compression/lz4/xilLz4CompressMM.xo
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/tests/test/build/data_compression/lz4/xilLz4CompressStream.xo
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/tests/test/build/data_compression/lz4/xilLz4DecompressMM.xo
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/tests/test/build/data_compression/lz4/xilLz4DecompressStream.xo
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/tests/test/build/data_compression/lz4/xilCompressDatamover.xo
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/tests/test/build/data_compression/lz4/xilDecompressDatamover.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [04:07:24] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/link/sys_link/hw.hpfm -clkid 0 -ip /home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/link/sys_link/iprepo/xilinx_com_hls_xilDecompressDatamover_1_0,xilDecompressDatamover -ip /home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/link/sys_link/iprepo/xilinx_com_hls_xilLz4CompressStream_1_0,xilLz4CompressStream -ip /home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/link/sys_link/iprepo/xilinx_com_hls_xilLz4DecompressMM_1_0,xilLz4DecompressMM -ip /home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/link/sys_link/iprepo/xilinx_com_hls_xilLz4DecompressStream_1_0,xilLz4DecompressStream -ip /home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/link/sys_link/iprepo/xilinx_com_hls_xilCompressDatamover_1_0,xilCompressDatamover -ip /home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/link/sys_link/iprepo/xilinx_com_hls_xilLz4CompressMM_1_0,xilLz4CompressMM -o /home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [04:07:40] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1684.059 ; gain = 0.000 ; free physical = 99123 ; free virtual = 170877
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [04:07:40] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen  -nk xilCompressDatamover:1:xilCompressDatamover_1 -nk xilDecompressDatamover:1:xilDecompressDatamover_1 -nk xilLz4CompressMM:1:xilLz4CompressMM_1 -nk xilLz4CompressStream:1:xilLz4CompressStream_1 -nk xilLz4DecompressMM:1:xilLz4DecompressMM_1 -nk xilLz4DecompressStream:1:xilLz4DecompressStream_1 -sc xilCompressDatamover_1.instream_orig:xilLz4CompressStream_1.inaxistream -sc xilLz4CompressStream_1.outaxistream:xilCompressDatamover_1.outstream_dest -sc xilDecompressDatamover_1.instream_orig:xilLz4DecompressStream_1.inaxistream -sc xilLz4DecompressStream_1.outaxistreamsize:xilDecompressDatamover_1.outstream_size -sc xilLz4DecompressStream_1.outaxistream:xilDecompressDatamover_1.outstream_dest -dmclkid 0 -r /home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: xilCompressDatamover, num: 1  {xilCompressDatamover_1}
INFO: [CFGEN 83-0]   kernel: xilDecompressDatamover, num: 1  {xilDecompressDatamover_1}
INFO: [CFGEN 83-0]   kernel: xilLz4CompressMM, num: 1  {xilLz4CompressMM_1}
INFO: [CFGEN 83-0]   kernel: xilLz4CompressStream, num: 1  {xilLz4CompressStream_1}
INFO: [CFGEN 83-0]   kernel: xilLz4DecompressMM, num: 1  {xilLz4DecompressMM_1}
INFO: [CFGEN 83-0]   kernel: xilLz4DecompressStream, num: 1  {xilLz4DecompressStream_1}
INFO: [CFGEN 83-0] Stream Specs: 
INFO: [CFGEN 83-0]   xilCompressDatamover_1.instream_orig => xilLz4CompressStream_1.inaxistream
INFO: [CFGEN 83-0]   xilLz4CompressStream_1.outaxistream => xilCompressDatamover_1.outstream_dest
INFO: [CFGEN 83-0]   xilDecompressDatamover_1.instream_orig => xilLz4DecompressStream_1.inaxistream
INFO: [CFGEN 83-0]   xilLz4DecompressStream_1.outaxistreamsize => xilDecompressDatamover_1.outstream_size
INFO: [CFGEN 83-0]   xilLz4DecompressStream_1.outaxistream => xilDecompressDatamover_1.outstream_dest
INFO: [CFGEN 83-2226] Inferring mapping for argument xilCompressDatamover_1.in to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilCompressDatamover_1.out to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilCompressDatamover_1.compressed_size to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilDecompressDatamover_1.in to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilDecompressDatamover_1.out to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilDecompressDatamover_1.outputSize to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilLz4CompressMM_1.in to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilLz4CompressMM_1.out to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilLz4CompressMM_1.compressd_size to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilLz4CompressMM_1.in_block_size to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilLz4DecompressMM_1.in to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilLz4DecompressMM_1.out to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilLz4DecompressMM_1.dec_size to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilLz4DecompressMM_1.in_compress_size to HBM[0]
INFO: [SYSTEM_LINK 82-37] [04:07:50] cfgen finished successfully
Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1684.059 ; gain = 0.000 ; free physical = 99162 ; free virtual = 170926
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [04:07:50] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/link/sys_link --output_dir /home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [04:08:00] cf2bd finished successfully
Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1684.059 ; gain = 0.000 ; free physical = 98844 ; free virtual = 170616
INFO: [v++ 60-1441] [04:08:00] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:46 ; elapsed = 00:00:43 . Memory (MB): peak = 1578.883 ; gain = 0.000 ; free physical = 99113 ; free virtual = 170880
INFO: [v++ 60-1443] [04:08:00] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/link/run_link
INFO: [v++ 60-1441] [04:08:11] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1578.883 ; gain = 0.000 ; free physical = 98485 ; free virtual = 170838
INFO: [v++ 60-1443] [04:08:11] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/link/run_link
INFO: [v++ 60-1441] [04:08:12] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1578.883 ; gain = 0.000 ; free physical = 98369 ; free virtual = 170722
INFO: [v++ 60-1443] [04:08:12] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm -g --remote_ip_cache /home/jiong/bsc-project/tests/test/build/data_compression/lz4/.ipcache --output_dir /home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/link/int --log_dir /home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/logs/link --report_dir /home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/reports/link --config /home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/link --no-info --iprepo /home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/link/int/xo/ip_repo/xilinx_com_hls_xilDecompressDatamover_1_0 --iprepo /home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/link/int/xo/ip_repo/xilinx_com_hls_xilCompressDatamover_1_0 --iprepo /home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/link/int/xo/ip_repo/xilinx_com_hls_xilLz4DecompressStream_1_0 --iprepo /home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/link/int/xo/ip_repo/xilinx_com_hls_xilLz4DecompressMM_1_0 --iprepo /home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/link/int/xo/ip_repo/xilinx_com_hls_xilLz4CompressMM_1_0 --iprepo /home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/link/int/xo/ip_repo/xilinx_com_hls_xilLz4CompressStream_1_0 --messageDb /home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/link/run_link/vpl.pb /home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/link/int/kernel_info.dat'.
INFO: [VPL 74-74] Compiler Version string: 2020.2
INFO: [VPL 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[04:08:50] Run vpl: Step create_project: Started
Creating Vivado project.
[04:08:56] Run vpl: Step create_project: Completed
[04:08:56] Run vpl: Step create_bd: Started
[04:10:13] Run vpl: Step create_bd: RUNNING...
[04:11:28] Run vpl: Step create_bd: RUNNING...
[04:11:50] Run vpl: Step create_bd: Completed
[04:11:50] Run vpl: Step update_bd: Started
[04:13:06] Run vpl: Step update_bd: RUNNING...
[04:13:32] Run vpl: Step update_bd: Completed
[04:13:32] Run vpl: Step generate_target: Started
[04:14:48] Run vpl: Step generate_target: RUNNING...
[04:16:03] Run vpl: Step generate_target: RUNNING...
[04:17:18] Run vpl: Step generate_target: RUNNING...
[04:17:53] Run vpl: Step generate_target: Completed
[04:17:53] Run vpl: Step config_hw_runs: Started
[04:18:05] Run vpl: Step config_hw_runs: Completed
[04:18:05] Run vpl: Step synth: Started
[04:18:36] Block-level synthesis in progress, 0 of 33 jobs complete, 2 jobs running.
[04:19:06] Block-level synthesis in progress, 0 of 33 jobs complete, 8 jobs running.
[04:19:37] Block-level synthesis in progress, 0 of 33 jobs complete, 8 jobs running.
[04:20:08] Block-level synthesis in progress, 0 of 33 jobs complete, 8 jobs running.
[04:20:38] Block-level synthesis in progress, 0 of 33 jobs complete, 8 jobs running.
[04:21:09] Block-level synthesis in progress, 1 of 33 jobs complete, 7 jobs running.
[04:21:39] Block-level synthesis in progress, 1 of 33 jobs complete, 8 jobs running.
[04:22:09] Block-level synthesis in progress, 1 of 33 jobs complete, 8 jobs running.
[04:22:40] Block-level synthesis in progress, 3 of 33 jobs complete, 6 jobs running.
[04:23:10] Block-level synthesis in progress, 5 of 33 jobs complete, 6 jobs running.
[04:23:41] Block-level synthesis in progress, 6 of 33 jobs complete, 7 jobs running.
[04:24:11] Block-level synthesis in progress, 6 of 33 jobs complete, 8 jobs running.
[04:24:41] Block-level synthesis in progress, 8 of 33 jobs complete, 6 jobs running.
[04:25:12] Block-level synthesis in progress, 8 of 33 jobs complete, 8 jobs running.
[04:25:43] Block-level synthesis in progress, 9 of 33 jobs complete, 8 jobs running.
[04:26:13] Block-level synthesis in progress, 11 of 33 jobs complete, 6 jobs running.
[04:26:44] Block-level synthesis in progress, 12 of 33 jobs complete, 7 jobs running.
[04:27:14] Block-level synthesis in progress, 12 of 33 jobs complete, 8 jobs running.
[04:27:45] Block-level synthesis in progress, 14 of 33 jobs complete, 7 jobs running.
[04:28:16] Block-level synthesis in progress, 14 of 33 jobs complete, 8 jobs running.
[04:28:47] Block-level synthesis in progress, 16 of 33 jobs complete, 6 jobs running.
[04:29:18] Block-level synthesis in progress, 16 of 33 jobs complete, 8 jobs running.
[04:29:48] Block-level synthesis in progress, 17 of 33 jobs complete, 7 jobs running.
[04:30:19] Block-level synthesis in progress, 17 of 33 jobs complete, 8 jobs running.
[04:30:49] Block-level synthesis in progress, 17 of 33 jobs complete, 8 jobs running.
[04:31:20] Block-level synthesis in progress, 18 of 33 jobs complete, 7 jobs running.
[04:31:51] Block-level synthesis in progress, 21 of 33 jobs complete, 5 jobs running.
[04:32:22] Block-level synthesis in progress, 22 of 33 jobs complete, 7 jobs running.
[04:32:53] Block-level synthesis in progress, 23 of 33 jobs complete, 7 jobs running.
[04:33:23] Block-level synthesis in progress, 24 of 33 jobs complete, 7 jobs running.
[04:33:54] Block-level synthesis in progress, 24 of 33 jobs complete, 8 jobs running.
[04:34:25] Block-level synthesis in progress, 24 of 33 jobs complete, 8 jobs running.
[04:34:56] Block-level synthesis in progress, 24 of 33 jobs complete, 8 jobs running.
[04:35:26] Block-level synthesis in progress, 26 of 33 jobs complete, 6 jobs running.
[04:35:57] Block-level synthesis in progress, 28 of 33 jobs complete, 5 jobs running.
[04:36:27] Block-level synthesis in progress, 30 of 33 jobs complete, 3 jobs running.
[04:36:59] Block-level synthesis in progress, 30 of 33 jobs complete, 3 jobs running.
[04:37:29] Block-level synthesis in progress, 31 of 33 jobs complete, 2 jobs running.
[04:38:00] Block-level synthesis in progress, 31 of 33 jobs complete, 2 jobs running.
[04:38:31] Block-level synthesis in progress, 31 of 33 jobs complete, 2 jobs running.
[04:39:01] Block-level synthesis in progress, 31 of 33 jobs complete, 2 jobs running.
[04:39:32] Block-level synthesis in progress, 32 of 33 jobs complete, 1 job running.
[04:40:03] Block-level synthesis in progress, 32 of 33 jobs complete, 1 job running.
[04:40:34] Block-level synthesis in progress, 32 of 33 jobs complete, 1 job running.
[04:41:05] Block-level synthesis in progress, 32 of 33 jobs complete, 1 job running.
[04:41:35] Block-level synthesis in progress, 32 of 33 jobs complete, 1 job running.
[04:42:06] Block-level synthesis in progress, 32 of 33 jobs complete, 1 job running.
[04:42:37] Block-level synthesis in progress, 32 of 33 jobs complete, 1 job running.
[04:43:07] Block-level synthesis in progress, 32 of 33 jobs complete, 1 job running.
[04:43:38] Block-level synthesis in progress, 32 of 33 jobs complete, 1 job running.
[04:44:08] Block-level synthesis in progress, 32 of 33 jobs complete, 1 job running.
[04:44:39] Block-level synthesis in progress, 32 of 33 jobs complete, 1 job running.
[04:45:10] Block-level synthesis in progress, 32 of 33 jobs complete, 1 job running.
[04:45:40] Block-level synthesis in progress, 32 of 33 jobs complete, 1 job running.
[04:46:11] Block-level synthesis in progress, 32 of 33 jobs complete, 1 job running.
[04:46:42] Block-level synthesis in progress, 32 of 33 jobs complete, 1 job running.
[04:47:13] Block-level synthesis in progress, 32 of 33 jobs complete, 1 job running.
[04:47:43] Block-level synthesis in progress, 32 of 33 jobs complete, 1 job running.
[04:48:14] Block-level synthesis in progress, 32 of 33 jobs complete, 1 job running.
[04:48:44] Block-level synthesis in progress, 32 of 33 jobs complete, 1 job running.
[04:49:14] Block-level synthesis in progress, 32 of 33 jobs complete, 1 job running.
[04:49:45] Block-level synthesis in progress, 32 of 33 jobs complete, 1 job running.
[04:50:15] Block-level synthesis in progress, 32 of 33 jobs complete, 1 job running.
[04:50:46] Block-level synthesis in progress, 32 of 33 jobs complete, 1 job running.
[04:51:17] Block-level synthesis in progress, 32 of 33 jobs complete, 1 job running.
[04:51:48] Block-level synthesis in progress, 32 of 33 jobs complete, 1 job running.
[04:52:18] Block-level synthesis in progress, 32 of 33 jobs complete, 1 job running.
[04:52:49] Block-level synthesis in progress, 32 of 33 jobs complete, 1 job running.
[04:53:19] Block-level synthesis in progress, 33 of 33 jobs complete, 0 jobs running.
[04:53:49] Top-level synthesis in progress.
[04:54:19] Top-level synthesis in progress.
[04:54:50] Top-level synthesis in progress.
[04:55:20] Top-level synthesis in progress.
[04:55:50] Top-level synthesis in progress.
[04:56:21] Top-level synthesis in progress.
[04:56:52] Top-level synthesis in progress.
[04:57:25] Run vpl: Step synth: Completed
[04:57:25] Run vpl: Step impl: Started
[05:18:22] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 01h 10m 04s 

[05:18:22] Starting logic optimization..
[05:20:53] Phase 1 Retarget
[05:21:54] Phase 2 Constant propagation
[05:22:24] Phase 3 Sweep
[05:23:25] Phase 4 BUFG optimization
[05:23:25] Phase 5 Shift Register Optimization
[05:23:56] Phase 6 Post Processing Netlist
[05:26:00] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 07m 37s 

[05:26:00] Starting logic placement..
[05:28:03] Phase 1 Placer Initialization
[05:28:03] Phase 1.1 Placer Initialization Netlist Sorting
[05:34:12] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[05:36:46] Phase 1.3 Build Placer Netlist Model
[05:39:51] Phase 1.4 Constrain Clocks/Macros
[05:41:24] Phase 2 Global Placement
[05:41:24] Phase 2.1 Floorplanning
[05:43:26] Phase 2.1.1 Partition Driven Placement
[05:43:26] Phase 2.1.1.1 PBP: Partition Driven Placement
[05:46:01] Phase 2.1.1.2 PBP: Clock Region Placement
[05:49:05] Phase 2.1.1.3 PBP: Compute Congestion
[05:49:36] Phase 2.1.1.4 PBP: UpdateTiming
[05:50:07] Phase 2.1.1.5 PBP: Add part constraints
[05:50:07] Phase 2.2 Update Timing before SLR Path Opt
[05:50:07] Phase 2.3 Global Placement Core
[06:01:54] Phase 2.3.1 Physical Synthesis In Placer
[06:11:44] Phase 3 Detail Placement
[06:11:44] Phase 3.1 Commit Multi Column Macros
[06:11:44] Phase 3.2 Commit Most Macros & LUTRAMs
[06:16:52] Phase 3.3 Small Shape DP
[06:16:52] Phase 3.3.1 Small Shape Clustering
[06:18:56] Phase 3.3.2 Flow Legalize Slice Clusters
[06:19:27] Phase 3.3.3 Slice Area Swap
[06:23:03] Phase 3.4 Place Remaining
[06:23:03] Phase 3.5 Re-assign LUT pins
[06:24:36] Phase 3.6 Pipeline Register Optimization
[06:25:07] Phase 3.7 Fast Optimization
[06:26:40] Phase 4 Post Placement Optimization and Clean-Up
[06:26:40] Phase 4.1 Post Commit Optimization
[06:29:44] Phase 4.1.1 Post Placement Optimization
[06:29:44] Phase 4.1.1.1 BUFG Insertion
[06:29:44] Phase 1 Physical Synthesis Initialization
[06:30:44] Phase 4.1.1.2 BUFG Replication
[06:35:22] Phase 4.1.1.3 Replication
[06:36:54] Phase 4.2 Post Placement Cleanup
[06:37:25] Phase 4.3 Placer Reporting
[06:37:25] Phase 4.3.1 Print Estimated Congestion
[06:37:25] Phase 4.4 Final Placement Cleanup
[06:43:05] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 01h 17m 05s 

[06:43:05] Starting logic routing..
[06:45:09] Phase 1 Build RT Design
[06:48:46] Phase 2 Router Initialization
[06:48:46] Phase 2.1 Fix Topology Constraints
[06:52:54] Phase 2.2 Pre Route Cleanup
[06:52:54] Phase 2.3 Global Clock Net Routing
[06:53:56] Phase 2.4 Update Timing
[06:58:03] Phase 2.5 Update Timing for Bus Skew
[06:58:03] Phase 2.5.1 Update Timing
[07:00:37] Phase 3 Initial Routing
[07:00:37] Phase 3.1 Global Routing
[07:03:42] Phase 4 Rip-up And Reroute
[07:03:42] Phase 4.1 Global Iteration 0
[07:23:18] Phase 4.2 Global Iteration 1
[07:29:27] Phase 4.3 Global Iteration 2
[07:35:39] Phase 4.4 Global Iteration 3
[07:38:43] Phase 4.5 Global Iteration 4
[07:44:23] Phase 4.6 Global Iteration 5
[07:47:28] Phase 5 Delay and Skew Optimization
[07:47:28] Phase 5.1 Delay CleanUp
[07:47:28] Phase 5.1.1 Update Timing
[07:49:01] Phase 5.1.2 Update Timing
[07:50:34] Phase 5.2 Clock Skew Optimization
[07:51:05] Phase 6 Post Hold Fix
[07:51:05] Phase 6.1 Hold Fix Iter
[07:51:05] Phase 6.1.1 Update Timing
[07:53:39] Phase 7 Leaf Clock Prog Delay Opt
[07:57:16] Phase 7.1 Delay CleanUp
[07:57:16] Phase 7.1.1 Update Timing
[07:58:49] Phase 7.1.2 Update Timing
[08:00:53] Phase 7.2 Hold Fix Iter
[08:00:53] Phase 7.2.1 Update Timing
[08:04:29] Phase 8 Route finalize
[08:04:29] Phase 9 Verifying routed nets
[08:04:29] Phase 10 Depositing Routes
[08:06:02] Phase 11 Post Router Timing
[08:07:35] Phase 12 Physical Synthesis in Router
[08:07:35] Phase 12.1 Physical Synthesis Initialization
[08:10:09] Phase 12.2 Critical Path Optimization
[08:11:11] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 01h 28m 06s 

[08:11:11] Starting bitstream generation..
[08:41:56] Creating bitmap...
[08:55:51] Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
[08:55:51] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 44m 39s 
[08:58:37] Run vpl: Step impl: Completed
[08:58:38] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [08:58:39] Run run_link: Step vpl: Completed
Time (s): cpu = 00:06:31 ; elapsed = 04:50:27 . Memory (MB): peak = 1578.883 ; gain = 0.000 ; free physical = 112370 ; free virtual = 188719
INFO: [v++ 60-1443] [08:58:39] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/link/run_link
INFO: [v++ 60-991] clock name 'clk_kernel2_in' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'clk_kernel_in' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'hbm_aclk' (clock ID '') is being mapped to clock name 'hbm_aclk' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: hbm_aclk = 450, Kernel (KERNEL) clock: clk_kernel2_in = 500, Kernel (DATA) clock: clk_kernel_in = 300
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/link/int/address_map.xml -sdsl /home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/link/int/sdsl.dat -xclbin /home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/link/int/xclbin_orig.xml -rtd /home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/link/int/lz4.rtd -o /home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/link/int/lz4.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/link/int/lz4.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [08:58:49] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1578.883 ; gain = 0.000 ; free physical = 115139 ; free virtual = 191488
INFO: [v++ 60-1443] [08:58:49] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section DEBUG_IP_LAYOUT:JSON:/home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/link/int/debug_ip_layout.rtd --add-section BITSTREAM:RAW:/home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/link/int/lz4.rtd --append-section :JSON:/home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/link/int/lz4_xml.rtd --add-section BUILD_METADATA:JSON:/home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/link/int/lz4_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/link/int/lz4.xml --add-section SYSTEM_METADATA:RAW:/home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u50_gen3x16_xdma_201920_3 --output /home/jiong/bsc-project/tests/test/build/data_compression/lz4/lz4.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/link/run_link
XRT Build Version: 2.12.427 (2021.2)
       Build Date: 2021-10-08 22:06:50
          Hash ID: 2719b6027e185000fc49783171631db03fc0ef79
Creating a default 'in-memory' xclbin image.

Section: 'DEBUG_IP_LAYOUT'(9) was successfully added.
Size   : 2744 bytes
Format : JSON
File   : '/home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/link/int/debug_ip_layout.rtd'

Section: 'BITSTREAM'(0) was successfully added.
Size   : 36828956 bytes
Format : RAW
File   : '/home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/link/int/lz4_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 10676 bytes
Format : JSON
File   : '/home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/link/int/lz4_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 146006 bytes
Format : RAW
File   : '/home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/link/int/lz4.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 38071 bytes
Format : RAW
File   : '/home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'PARTITION_METADATA'(20) was successfully appended to.
Format : JSON
File   : 'partition_metadata'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (37072413 bytes) to the output file: /home/jiong/bsc-project/tests/test/build/data_compression/lz4/lz4.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [08:58:49] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.37 . Memory (MB): peak = 1578.883 ; gain = 0.000 ; free physical = 115105 ; free virtual = 191489
INFO: [v++ 60-1443] [08:58:49] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/jiong/bsc-project/tests/test/build/data_compression/lz4/lz4.xclbin.info --input /home/jiong/bsc-project/tests/test/build/data_compression/lz4/lz4.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/link/run_link
INFO: [v++ 60-1441] [08:58:51] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1578.883 ; gain = 0.000 ; free physical = 115106 ; free virtual = 191490
INFO: [v++ 60-1443] [08:58:51] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/link/run_link
INFO: [v++ 60-1441] [08:58:51] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1578.883 ; gain = 0.000 ; free physical = 115106 ; free virtual = 191490
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/reports/link/system_estimate_lz4.xtxt
INFO: [v++ 60-586] Created /home/jiong/bsc-project/tests/test/build/data_compression/lz4/lz4.ltx
INFO: [v++ 60-586] Created lz4.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/reports/link/v++_link_lz4_guidance.html
	Timing Report: /home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt
	Vivado Log: /home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/logs/link/vivado.log
	Steps Log File: /home/jiong/bsc-project/tests/test/build/data_compression/lz4/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/tests/test/build/data_compression/lz4/lz4.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 4h 52m 0s
INFO: [v++ 60-1653] Closing dispatch client.
rm -rf _x .Xil log report *.log
