{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 2, "design__inferred_latch__count": 0, "design__instance__count": 3585, "design__instance__area": 31401.4, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 46, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0021056111436337233, "power__switching__total": 0.0010756176197901368, "power__leakage__total": 3.754303889991206e-08, "power__total": 0.00318126636557281, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.286641690718724, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.2892471066754493, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.29702396938271264, "timing__setup__ws__corner:nom_tt_025C_1v80": 9.321970126340053, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.297024, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 9.965522, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 18, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 46, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.30959133355441576, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.3125832736680959, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.8248455485440035, "timing__setup__ws__corner:nom_ss_100C_1v60": 2.7185898746102977, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.824846, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 2.71859, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 46, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.2775265928953052, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.28024569569296737, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.10811274403951772, "timing__setup__ws__corner:nom_ff_n40C_1v95": 10.868795060484397, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.108113, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 44, "design__max_fanout_violation__count": 46, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.2751279004716117, "clock__skew__worst_setup": 0.276780467490504, "timing__hold__ws": 0.10639994741983606, "timing__setup__ws": 2.5811087331366833, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.1064, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 2.581109, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 298.95 309.67", "design__core__bbox": "5.52 10.88 293.02 296.48", "design__io": 77, "design__die__area": 92575.8, "design__core__area": 82110, "design__instance__count__stdcell": 4762, "design__instance__area__stdcell": 32874, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.400366, "design__instance__utilization__stdcell": 0.400366, "design__rows": 105, "design__rows:unithd": 105, "design__sites": 65625, "design__sites:unithd": 65625, "design__instance__count__class:buffer": 7, "design__instance__area__class:buffer": 26.2752, "design__instance__count__class:inverter": 92, "design__instance__area__class:inverter": 346.582, "design__instance__count__class:sequential_cell": 401, "design__instance__area__class:sequential_cell": 8028.95, "design__instance__count__class:multi_input_combinational_cell": 2250, "design__instance__area__class:multi_input_combinational_cell": 16336.9, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 75, "design__io__hpwl": 8125276, "design__instance__count__class:timing_repair_buffer": 732, "design__instance__area__class:timing_repair_buffer": 5321.35, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 78815.5, "design__violations": 0, "design__instance__count__class:clock_buffer": 63, "design__instance__area__class:clock_buffer": 892.106, "design__instance__count__class:clock_inverter": 40, "design__instance__area__class:clock_inverter": 449.181, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 176, "antenna__violating__nets": 5, "antenna__violating__pins": 6, "route__antenna_violation__count": 5, "antenna_diodes_count": 0, "route__net": 3569, "route__net__special": 2, "route__drc_errors__iter:0": 1462, "route__wirelength__iter:0": 89183, "route__drc_errors__iter:1": 841, "route__wirelength__iter:1": 88292, "route__drc_errors__iter:2": 740, "route__wirelength__iter:2": 88128, "route__drc_errors__iter:3": 57, "route__wirelength__iter:3": 88053, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 88040, "route__drc_errors": 0, "route__wirelength": 88040, "route__vias": 24852, "route__vias__singlecut": 24852, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 465.88, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 50, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 50, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 50, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 46, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.2830017689183952, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.284376336084059, "timing__hold__ws__corner:min_tt_025C_1v80": 0.2939678583763943, "timing__setup__ws__corner:min_tt_025C_1v80": 9.381388376120034, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.293968, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 10.039442, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 50, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 12, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 46, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.3045591365306795, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.3059995399235656, "timing__hold__ws__corner:min_ss_100C_1v60": 0.8217609048051453, "timing__setup__ws__corner:min_ss_100C_1v60": 2.842327342828775, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.821761, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 2.842327, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 50, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 46, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.2751279004716117, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.276780467490504, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.10639994741983606, "timing__setup__ws__corner:min_ff_n40C_1v95": 10.909916834301097, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.1064, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 50, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 46, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.2922376590103094, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.2962808138245863, "timing__hold__ws__corner:max_tt_025C_1v80": 0.29968872676178243, "timing__setup__ws__corner:max_tt_025C_1v80": 9.260828810377122, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.299689, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 9.891907, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 50, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 44, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 46, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.318055341066629, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.3232873782404497, "timing__hold__ws__corner:max_ss_100C_1v60": 0.8293803656386408, "timing__setup__ws__corner:max_ss_100C_1v60": 2.5811087331366833, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.82938, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 2.581109, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 50, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 46, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.2823618918600555, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.28624495250965365, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.10961065698670586, "timing__setup__ws__corner:max_ff_n40C_1v95": 10.825753044869998, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.109611, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 50, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 50, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79955, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.7999, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000448833, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000401647, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 9.45554e-05, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000401647, "design_powergrid__voltage__worst": 0.000401647, "design_powergrid__voltage__worst__net:VPWR": 1.79955, "design_powergrid__drop__worst": 0.000448833, "design_powergrid__drop__worst__net:VPWR": 0.000448833, "design_powergrid__voltage__worst__net:VGND": 0.000401647, "design_powergrid__drop__worst__net:VGND": 0.000401647, "ir__voltage__worst": 1.8, "ir__drop__avg": 9.77e-05, "ir__drop__worst": 0.000449, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}