
*** Running vivado
    with args -log hardware_acceletor_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source hardware_acceletor_wrapper.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source hardware_acceletor_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/vivado files/I_CHIP_2024/matrix_convolution_ip'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/vivado files/I_CHIP_2024/axi master and slave implementation/matrix_convolution_ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 352.129 ; gain = 32.098
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is E:/vivado files/I_CHIP_2024/axi master and slave implementation/axi-4 implmentation.runs/impl_1/{E:/vivado files/I_CHIP_2024/axi master and slave implementation/axi-4 implmentation.cache/ip} 
add_files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 359.559 ; gain = 3.395
Command: link_design -top hardware_acceletor_wrapper -part xczu7ev-ffvc1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado files/I_CHIP_2024/axi master and slave implementation/axi-4 implmentation.srcs/sources_1/bd/hardware_acceletor/ip/hardware_acceletor_axi_master_0_0/hardware_acceletor_axi_master_0_0.dcp' for cell 'hardware_acceletor_i/axi_master_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado files/I_CHIP_2024/axi master and slave implementation/axi-4 implmentation.srcs/sources_1/bd/hardware_acceletor/ip/hardware_acceletor_axi_slave_0_0/hardware_acceletor_axi_slave_0_0.dcp' for cell 'hardware_acceletor_i/axi_slave_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado files/I_CHIP_2024/axi master and slave implementation/axi-4 implmentation.srcs/sources_1/bd/hardware_acceletor/ip/hardware_acceletor_controller_0_0/hardware_acceletor_controller_0_0.dcp' for cell 'hardware_acceletor_i/controller_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado files/I_CHIP_2024/axi master and slave implementation/axi-4 implmentation.srcs/sources_1/bd/hardware_acceletor/ip/hardware_acceletor_input_mem_0_0/hardware_acceletor_input_mem_0_0.dcp' for cell 'hardware_acceletor_i/input_mem_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado files/I_CHIP_2024/axi master and slave implementation/axi-4 implmentation.srcs/sources_1/bd/hardware_acceletor/ip/hardware_acceletor_output_mem_0_0/hardware_acceletor_output_mem_0_0.dcp' for cell 'hardware_acceletor_i/output_mem_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado files/I_CHIP_2024/axi master and slave implementation/axi-4 implmentation.srcs/sources_1/bd/hardware_acceletor/ip/hardware_acceletor_systolic_array_0_0/hardware_acceletor_systolic_array_0_0.dcp' for cell 'hardware_acceletor_i/systolic_array_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado files/I_CHIP_2024/axi master and slave implementation/axi-4 implmentation.srcs/sources_1/bd/hardware_acceletor/ip/hardware_acceletor_vir_input_mem_0_0/hardware_acceletor_vir_input_mem_0_0.dcp' for cell 'hardware_acceletor_i/vir_input_mem_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado files/I_CHIP_2024/axi master and slave implementation/axi-4 implmentation.srcs/sources_1/bd/hardware_acceletor/ip/hardware_acceletor_weight_mem_0_0/hardware_acceletor_weight_mem_0_0.dcp' for cell 'hardware_acceletor_i/weight_mem_0'
INFO: [Netlist 29-17] Analyzing 1689 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1616.613 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 118 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 18 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 100 instances

18 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1616.613 ; gain = 1257.055
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1616.613 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 163d6841

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1751.707 ; gain = 134.785

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 8 inverter(s) to 13544 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: cac22991

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1852.172 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 894 cells and removed 1732 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: ebbd571f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1852.172 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 32 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: b127b9bb

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1852.172 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 25267 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG S_AXI_ACLK_IBUF_BUFG_inst to drive 11296 load(s) on clock net S_AXI_ACLK_IBUF_BUFGCE
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 107c43991

Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1852.172 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: d7d7e665

Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1852.172 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: d7d7e665

Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1852.172 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             894  |            1732  |                                              0  |
|  Constant propagation         |               0  |              32  |                                              0  |
|  Sweep                        |               0  |           25267  |                                              0  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.086 . Memory (MB): peak = 1852.172 ; gain = 0.000
Ending Logic Optimization Task | Checksum: d7d7e665

Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 1852.172 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: d7d7e665

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1852.172 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: d7d7e665

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1852.172 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1852.172 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: d7d7e665

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1852.172 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:42 . Memory (MB): peak = 1852.172 ; gain = 235.559
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1852.172 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/vivado files/I_CHIP_2024/axi master and slave implementation/axi-4 implmentation.runs/impl_1/hardware_acceletor_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file hardware_acceletor_wrapper_drc_opted.rpt -pb hardware_acceletor_wrapper_drc_opted.pb -rpx hardware_acceletor_wrapper_drc_opted.rpx
Command: report_drc -file hardware_acceletor_wrapper_drc_opted.rpt -pb hardware_acceletor_wrapper_drc_opted.pb -rpx hardware_acceletor_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/vivado files/I_CHIP_2024/axi master and slave implementation/axi-4 implmentation.runs/impl_1/hardware_acceletor_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1852.172 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1852.172 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 047154de

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1852.172 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1852.172 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 83487b30

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1852.172 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 8e069dc9

Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2300.906 ; gain = 448.734

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 8e069dc9

Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2300.906 ; gain = 448.734
Phase 1 Placer Initialization | Checksum: 8e069dc9

Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2300.906 ; gain = 448.734

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 11bd9a501

Time (s): cpu = 00:00:48 ; elapsed = 00:00:45 . Memory (MB): peak = 2346.414 ; gain = 494.242
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 17e0e1b10

Time (s): cpu = 00:01:25 ; elapsed = 00:01:19 . Memory (MB): peak = 2499.430 ; gain = 647.258

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 17e0e1b10

Time (s): cpu = 00:01:26 ; elapsed = 00:01:19 . Memory (MB): peak = 2499.430 ; gain = 647.258

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 13abfdc05

Time (s): cpu = 00:01:26 ; elapsed = 00:01:19 . Memory (MB): peak = 2499.430 ; gain = 647.258

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1efd24548

Time (s): cpu = 00:01:27 ; elapsed = 00:01:20 . Memory (MB): peak = 2499.430 ; gain = 647.258

Phase 3.4 Small Shape Clustering
Phase 3.4 Small Shape Clustering | Checksum: 18894de3f

Time (s): cpu = 00:01:30 ; elapsed = 00:01:23 . Memory (MB): peak = 2499.430 ; gain = 647.258

Phase 3.5 Flow Legalize Slice Clusters
Phase 3.5 Flow Legalize Slice Clusters | Checksum: 10f17a1bf

Time (s): cpu = 00:01:31 ; elapsed = 00:01:23 . Memory (MB): peak = 2499.430 ; gain = 647.258

Phase 3.6 Slice Area Swap
Phase 3.6 Slice Area Swap | Checksum: 189ca4ffe

Time (s): cpu = 00:01:33 ; elapsed = 00:01:26 . Memory (MB): peak = 2499.430 ; gain = 647.258

Phase 3.7 Commit Slice Clusters
Phase 3.7 Commit Slice Clusters | Checksum: 149d128a9

Time (s): cpu = 00:01:48 ; elapsed = 00:01:34 . Memory (MB): peak = 2499.430 ; gain = 647.258

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 149d128a9

Time (s): cpu = 00:01:50 ; elapsed = 00:01:37 . Memory (MB): peak = 2499.430 ; gain = 647.258

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 149d128a9

Time (s): cpu = 00:01:50 ; elapsed = 00:01:37 . Memory (MB): peak = 2499.430 ; gain = 647.258
Phase 3 Detail Placement | Checksum: 149d128a9

Time (s): cpu = 00:01:51 ; elapsed = 00:01:38 . Memory (MB): peak = 2499.430 ; gain = 647.258

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 149d128a9

Time (s): cpu = 00:01:51 ; elapsed = 00:01:38 . Memory (MB): peak = 2499.430 ; gain = 647.258

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 149d128a9

Time (s): cpu = 00:01:52 ; elapsed = 00:01:38 . Memory (MB): peak = 2499.430 ; gain = 647.258
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2499.430 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 20e70a1a6

Time (s): cpu = 00:02:03 ; elapsed = 00:01:50 . Memory (MB): peak = 2499.430 ; gain = 647.258

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2499.430 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 23e772ffd

Time (s): cpu = 00:02:03 ; elapsed = 00:01:50 . Memory (MB): peak = 2499.430 ; gain = 647.258
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 23e772ffd

Time (s): cpu = 00:02:04 ; elapsed = 00:01:51 . Memory (MB): peak = 2499.430 ; gain = 647.258
Ending Placer Task | Checksum: 1eb52accc

Time (s): cpu = 00:02:04 ; elapsed = 00:01:51 . Memory (MB): peak = 2499.430 ; gain = 647.258
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:12 ; elapsed = 00:01:56 . Memory (MB): peak = 2499.430 ; gain = 647.258
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2499.430 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2499.430 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/vivado files/I_CHIP_2024/axi master and slave implementation/axi-4 implmentation.runs/impl_1/hardware_acceletor_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2499.430 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file hardware_acceletor_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.349 . Memory (MB): peak = 2499.430 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file hardware_acceletor_wrapper_utilization_placed.rpt -pb hardware_acceletor_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file hardware_acceletor_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 2499.430 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: a9ccda40 ConstDB: 0 ShapeSum: 7ce6598f RouteDB: c49f78fd

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1d68e163d

Time (s): cpu = 00:02:15 ; elapsed = 00:01:50 . Memory (MB): peak = 2887.410 ; gain = 387.980
Post Restoration Checksum: NetGraph: 8bf4507 NumContArr: fa7e1db1 Constraints: b89adc3a Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1bbd83ef2

Time (s): cpu = 00:02:16 ; elapsed = 00:01:50 . Memory (MB): peak = 2896.754 ; gain = 397.324

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1bbd83ef2

Time (s): cpu = 00:02:16 ; elapsed = 00:01:51 . Memory (MB): peak = 2896.754 ; gain = 397.324

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 1c5ab511c

Time (s): cpu = 00:02:19 ; elapsed = 00:01:54 . Memory (MB): peak = 3060.891 ; gain = 561.461
Phase 2 Router Initialization | Checksum: 1c5ab511c

Time (s): cpu = 00:02:20 ; elapsed = 00:01:55 . Memory (MB): peak = 3060.891 ; gain = 561.461

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1306a92ea

Time (s): cpu = 00:02:37 ; elapsed = 00:02:05 . Memory (MB): peak = 3060.891 ; gain = 561.461

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3783
 Number of Nodes with overlaps = 231
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 173c92717

Time (s): cpu = 00:03:12 ; elapsed = 00:02:27 . Memory (MB): peak = 3060.891 ; gain = 561.461
Phase 4 Rip-up And Reroute | Checksum: 173c92717

Time (s): cpu = 00:03:12 ; elapsed = 00:02:27 . Memory (MB): peak = 3060.891 ; gain = 561.461

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 1f1485a05

Time (s): cpu = 00:03:12 ; elapsed = 00:02:27 . Memory (MB): peak = 3060.891 ; gain = 561.461

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 1f1485a05

Time (s): cpu = 00:03:12 ; elapsed = 00:02:27 . Memory (MB): peak = 3060.891 ; gain = 561.461
Phase 6 Post Hold Fix | Checksum: 1f1485a05

Time (s): cpu = 00:03:12 ; elapsed = 00:02:28 . Memory (MB): peak = 3060.891 ; gain = 561.461

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.898313 %
  Global Horizontal Routing Utilization  = 1.06984 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 37.5587%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 49.763%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 52.8846%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 46.1538%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1f1485a05

Time (s): cpu = 00:03:13 ; elapsed = 00:02:28 . Memory (MB): peak = 3060.891 ; gain = 561.461

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1f1485a05

Time (s): cpu = 00:03:13 ; elapsed = 00:02:28 . Memory (MB): peak = 3060.891 ; gain = 561.461

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1f1485a05

Time (s): cpu = 00:03:16 ; elapsed = 00:02:33 . Memory (MB): peak = 3060.891 ; gain = 561.461
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:16 ; elapsed = 00:02:33 . Memory (MB): peak = 3060.891 ; gain = 561.461

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:28 ; elapsed = 00:02:38 . Memory (MB): peak = 3060.891 ; gain = 561.461
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 3060.891 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3060.891 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/vivado files/I_CHIP_2024/axi master and slave implementation/axi-4 implmentation.runs/impl_1/hardware_acceletor_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3060.891 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file hardware_acceletor_wrapper_drc_routed.rpt -pb hardware_acceletor_wrapper_drc_routed.pb -rpx hardware_acceletor_wrapper_drc_routed.rpx
Command: report_drc -file hardware_acceletor_wrapper_drc_routed.rpt -pb hardware_acceletor_wrapper_drc_routed.pb -rpx hardware_acceletor_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/vivado files/I_CHIP_2024/axi master and slave implementation/axi-4 implmentation.runs/impl_1/hardware_acceletor_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 3060.891 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file hardware_acceletor_wrapper_methodology_drc_routed.rpt -pb hardware_acceletor_wrapper_methodology_drc_routed.pb -rpx hardware_acceletor_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file hardware_acceletor_wrapper_methodology_drc_routed.rpt -pb hardware_acceletor_wrapper_methodology_drc_routed.pb -rpx hardware_acceletor_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file E:/vivado files/I_CHIP_2024/axi master and slave implementation/axi-4 implmentation.runs/impl_1/hardware_acceletor_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 3066.605 ; gain = 5.715
INFO: [runtcl-4] Executing : report_power -file hardware_acceletor_wrapper_power_routed.rpt -pb hardware_acceletor_wrapper_power_summary_routed.pb -rpx hardware_acceletor_wrapper_power_routed.rpx
Command: report_power -file hardware_acceletor_wrapper_power_routed.rpt -pb hardware_acceletor_wrapper_power_summary_routed.pb -rpx hardware_acceletor_wrapper_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
74 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 3095.891 ; gain = 29.285
INFO: [runtcl-4] Executing : report_route_status -file hardware_acceletor_wrapper_route_status.rpt -pb hardware_acceletor_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file hardware_acceletor_wrapper_timing_summary_routed.rpt -pb hardware_acceletor_wrapper_timing_summary_routed.pb -rpx hardware_acceletor_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file hardware_acceletor_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file hardware_acceletor_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3095.891 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file hardware_acceletor_wrapper_bus_skew_routed.rpt -pb hardware_acceletor_wrapper_bus_skew_routed.pb -rpx hardware_acceletor_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Jul 29 12:01:16 2025...
