--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml top_preroute.twx top_map.ncd -o top_preroute.twr top.pcf

Design file:              top_map.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
rst         |    0.466(R)|    0.702(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
-----------------+------------+------------------+--------+
                 | clk (edge) |                  | Clock  |
Destination      |   to PAD   |Internal Clock(s) | Phase  |
-----------------+------------+------------------+--------+
mod_sram_data<0> |    9.942(R)|clk_BUFGP         |   0.000|
mod_sram_data<1> |    9.942(R)|clk_BUFGP         |   0.000|
mod_sram_data<2> |    9.942(R)|clk_BUFGP         |   0.000|
mod_sram_data<3> |    9.942(R)|clk_BUFGP         |   0.000|
mod_sram_data<4> |    9.942(R)|clk_BUFGP         |   0.000|
mod_sram_data<5> |    9.942(R)|clk_BUFGP         |   0.000|
mod_sram_data<6> |    9.942(R)|clk_BUFGP         |   0.000|
mod_sram_data<7> |    9.942(R)|clk_BUFGP         |   0.000|
mod_sram_data<8> |    9.942(R)|clk_BUFGP         |   0.000|
mod_sram_data<9> |    9.942(R)|clk_BUFGP         |   0.000|
mod_sram_data<10>|    9.942(R)|clk_BUFGP         |   0.000|
mod_sram_data<11>|    9.942(R)|clk_BUFGP         |   0.000|
mod_sram_data<12>|    9.942(R)|clk_BUFGP         |   0.000|
mod_sram_data<13>|    9.942(R)|clk_BUFGP         |   0.000|
mod_sram_data<14>|    9.942(R)|clk_BUFGP         |   0.000|
mod_sram_data<15>|    9.942(R)|clk_BUFGP         |   0.000|
mod_sram_we      |   10.654(R)|clk_BUFGP         |   0.000|
-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.148|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Oct 12 18:11:11 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 207 MB



