{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1636553663512 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636553663512 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 10 22:14:23 2021 " "Processing started: Wed Nov 10 22:14:23 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636553663512 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636553663512 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off add7seg -c add7seg " "Command: quartus_map --read_settings_files=on --write_settings_files=off add7seg -c add7seg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636553663512 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1636553663847 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1636553663847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file add7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 add7seg " "Found entity 1: add7seg" {  } { { "add7seg.v" "" { Text "D:/Quartus_Project/6_Lab2b/add7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636553675563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636553675563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cira.v 1 1 " "Found 1 design units, including 1 entities, in source file cira.v" { { "Info" "ISGN_ENTITY_NAME" "1 cirA " "Found entity 1: cirA" {  } { { "cirA.v" "" { Text "D:/Quartus_Project/6_Lab2b/cirA.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636553675565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636553675565 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "adder.v(7) " "Verilog HDL syntax warning at adder.v(7): extra block comment delimiter characters /* within block comment" {  } { { "adder.v" "" { Text "D:/Quartus_Project/6_Lab2b/adder.v" 7 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1636553675603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "D:/Quartus_Project/6_Lab2b/adder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636553675603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636553675603 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "CIN adder.v(2) " "Verilog HDL error at adder.v(2): object \"CIN\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "adder.v" "" { Text "D:/Quartus_Project/6_Lab2b/adder.v" 2 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1636553675604 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "A adder.v(2) " "Verilog HDL error at adder.v(2): object \"A\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "adder.v" "" { Text "D:/Quartus_Project/6_Lab2b/adder.v" 2 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1636553675604 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "B adder.v(2) " "Verilog HDL error at adder.v(2): object \"B\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "adder.v" "" { Text "D:/Quartus_Project/6_Lab2b/adder.v" 2 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1636553675604 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "COUT adder.v(2) " "Verilog HDL error at adder.v(2): object \"COUT\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "adder.v" "" { Text "D:/Quartus_Project/6_Lab2b/adder.v" 2 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1636553675604 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "S adder.v(2) " "Verilog HDL error at adder.v(2): object \"S\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "adder.v" "" { Text "D:/Quartus_Project/6_Lab2b/adder.v" 2 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1636553675604 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "CIN adder.v(33) " "Verilog HDL error at adder.v(33): object \"CIN\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "adder.v" "" { Text "D:/Quartus_Project/6_Lab2b/adder.v" 33 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1636553675604 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "COUT adder.v(35) " "Verilog HDL error at adder.v(35): object \"COUT\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "adder.v" "" { Text "D:/Quartus_Project/6_Lab2b/adder.v" 35 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1636553675604 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "A adder.v(35) " "Verilog HDL error at adder.v(35): object \"A\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "adder.v" "" { Text "D:/Quartus_Project/6_Lab2b/adder.v" 35 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1636553675604 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "B adder.v(35) " "Verilog HDL error at adder.v(35): object \"B\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "adder.v" "" { Text "D:/Quartus_Project/6_Lab2b/adder.v" 35 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1636553675604 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "S adder.v(36) " "Verilog HDL error at adder.v(36): object \"S\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "adder.v" "" { Text "D:/Quartus_Project/6_Lab2b/adder.v" 36 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1636553675604 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "A adder.v(36) " "Verilog HDL error at adder.v(36): object \"A\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "adder.v" "" { Text "D:/Quartus_Project/6_Lab2b/adder.v" 36 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1636553675604 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "B adder.v(36) " "Verilog HDL error at adder.v(36): object \"B\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "adder.v" "" { Text "D:/Quartus_Project/6_Lab2b/adder.v" 36 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1636553675604 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "CIN adder.v(39) " "Verilog HDL error at adder.v(39): object \"CIN\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "adder.v" "" { Text "D:/Quartus_Project/6_Lab2b/adder.v" 39 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1636553675604 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "COUT adder.v(41) " "Verilog HDL error at adder.v(41): object \"COUT\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "adder.v" "" { Text "D:/Quartus_Project/6_Lab2b/adder.v" 41 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1636553675604 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "A adder.v(41) " "Verilog HDL error at adder.v(41): object \"A\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "adder.v" "" { Text "D:/Quartus_Project/6_Lab2b/adder.v" 41 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1636553675604 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "B adder.v(41) " "Verilog HDL error at adder.v(41): object \"B\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "adder.v" "" { Text "D:/Quartus_Project/6_Lab2b/adder.v" 41 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1636553675604 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "S adder.v(42) " "Verilog HDL error at adder.v(42): object \"S\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "adder.v" "" { Text "D:/Quartus_Project/6_Lab2b/adder.v" 42 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1636553675604 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "A adder.v(42) " "Verilog HDL error at adder.v(42): object \"A\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "adder.v" "" { Text "D:/Quartus_Project/6_Lab2b/adder.v" 42 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1636553675605 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "B adder.v(42) " "Verilog HDL error at adder.v(42): object \"B\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "adder.v" "" { Text "D:/Quartus_Project/6_Lab2b/adder.v" 42 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1636553675605 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "add7seg.v(16) " "Verilog HDL Instantiation warning at add7seg.v(16): instance has no name" {  } { { "add7seg.v" "" { Text "D:/Quartus_Project/6_Lab2b/add7seg.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1636553675605 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "add7seg.v(19) " "Verilog HDL Instantiation warning at add7seg.v(19): instance has no name" {  } { { "add7seg.v" "" { Text "D:/Quartus_Project/6_Lab2b/add7seg.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1636553675605 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "add7seg.v(28) " "Verilog HDL Instantiation warning at add7seg.v(28): instance has no name" {  } { { "add7seg.v" "" { Text "D:/Quartus_Project/6_Lab2b/add7seg.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1636553675605 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "add7seg.v(31) " "Verilog HDL Instantiation warning at add7seg.v(31): instance has no name" {  } { { "add7seg.v" "" { Text "D:/Quartus_Project/6_Lab2b/add7seg.v" 31 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1636553675605 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4704 " "Peak virtual memory: 4704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636553675683 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 10 22:14:35 2021 " "Processing ended: Wed Nov 10 22:14:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636553675683 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636553675683 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636553675683 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1636553675683 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 21 s 6 s " "Quartus Prime Full Compilation was unsuccessful. 21 errors, 6 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1636553676366 ""}
