# verilog-bcd-counter-jk-flip-flop
this source is  Commercial bcd counter that built with JQ fleap-flop in verilog 
---
![alt text](https://github.com/sedhossein/verilog-bcd-counter-jk-flip-flop/blob/master/test%20bench%20picture.png)
