/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [6:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_16z;
  reg [8:0] celloutsig_0_17z;
  wire [13:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_3z;
  wire [14:0] celloutsig_0_4z;
  wire [11:0] celloutsig_0_6z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [15:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [16:0] celloutsig_1_4z;
  reg [9:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [7:0] celloutsig_1_7z;
  wire [8:0] celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_14z = in_data[138] ? celloutsig_1_8z[5] : celloutsig_1_4z[1];
  assign celloutsig_0_10z = ~celloutsig_0_4z[4];
  assign celloutsig_1_15z = ~celloutsig_1_8z[0];
  assign celloutsig_1_6z = ~((in_data[110] | celloutsig_1_3z) & (in_data[179] | celloutsig_1_0z[1]));
  assign celloutsig_1_10z = ~((celloutsig_1_7z[4] | celloutsig_1_9z[0]) & (celloutsig_1_0z[1] | celloutsig_1_1z));
  assign celloutsig_1_17z = ~((celloutsig_1_4z[1] | celloutsig_1_2z[1]) & (celloutsig_1_14z | celloutsig_1_0z[2]));
  assign celloutsig_0_4z = { celloutsig_0_1z[12:5], celloutsig_0_2z, celloutsig_0_3z } / { 1'h1, in_data[32:19] };
  assign celloutsig_1_18z = { celloutsig_1_5z[6], celloutsig_1_5z, celloutsig_1_11z, celloutsig_1_15z, celloutsig_1_2z } / { 1'h1, in_data[135:130], celloutsig_1_8z };
  assign celloutsig_1_1z = ! in_data[131:123];
  assign celloutsig_1_3z = celloutsig_1_2z || in_data[147:145];
  assign celloutsig_1_11z = { celloutsig_1_8z[8:1], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_9z } || { celloutsig_1_0z[2:1], celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_1z };
  assign celloutsig_0_3z = celloutsig_0_0z[6:1] % { 1'h1, in_data[83:79] };
  assign celloutsig_1_0z = in_data[154:152] * in_data[153:151];
  assign celloutsig_1_2z = { celloutsig_1_0z[2:1], celloutsig_1_1z } * celloutsig_1_0z;
  assign celloutsig_0_0z = in_data[95] ? in_data[31:25] : in_data[21:15];
  assign celloutsig_1_19z = { celloutsig_1_7z[4:2], celloutsig_1_10z } != { celloutsig_1_0z[2], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_17z };
  assign celloutsig_0_6z = - { celloutsig_0_4z[11:1], celloutsig_0_2z };
  assign celloutsig_0_1z = - { celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_7z = - celloutsig_1_5z[9:2];
  assign celloutsig_1_8z = - { celloutsig_1_2z[1], celloutsig_1_7z };
  assign celloutsig_0_2z = & celloutsig_0_1z[7:1];
  assign celloutsig_0_16z = ^ celloutsig_0_6z[7:2];
  assign celloutsig_1_4z = { in_data[178:175], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z } - in_data[168:152];
  assign celloutsig_1_9z = celloutsig_1_8z[4:2] - celloutsig_1_5z[8:6];
  always_latch
    if (clkin_data[32]) celloutsig_0_17z = 9'h000;
    else if (!celloutsig_1_19z) celloutsig_0_17z = { celloutsig_0_4z[6:0], celloutsig_0_10z, celloutsig_0_2z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_5z = 10'h000;
    else if (!clkin_data[0]) celloutsig_1_5z = { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z };
  assign { out_data[143:128], out_data[96], out_data[32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_16z, celloutsig_0_17z };
endmodule
