#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/va_math.vpi";
S_0x557fa1f4e0 .scope module, "SingleCycleProcTest_v" "SingleCycleProcTest_v" 2 7;
 .timescale -9 -12;
v0x557fa446e0_0 .var "CLK", 0 0;
v0x557fa447a0_0 .net "MemtoRegOut", 63 0, L_0x557fa45440;  1 drivers
v0x557fa448b0_0 .var "Reset_L", 0 0;
v0x557fa44950_0 .net "currentPC", 63 0, v0x557fa434f0_0;  1 drivers
v0x557fa449f0_0 .var "passed", 7 0;
v0x557fa44b00_0 .var "startPC", 63 0;
v0x557fa44bc0_0 .var "watchdog", 15 0;
E_0x557f9b1fd0 .event edge, v0x557fa44bc0_0;
S_0x557f9b4e10 .scope task, "allPassed" "allPassed" 2 26, 2 26 0, S_0x557fa1f4e0;
 .timescale -9 -12;
v0x557fa1ec60_0 .var "numTests", 7 0;
v0x557fa1f1c0_0 .var "passed", 7 0;
TD_SingleCycleProcTest_v.allPassed ;
    %load/vec4 v0x557fa1f1c0_0;
    %load/vec4 v0x557fa1ec60_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 4;
    %vpi_call 2 30 "$display", "All tests passed" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 31 "$display", "Some tests failed: %d of %d passed", v0x557fa1f1c0_0, v0x557fa1ec60_0 {0 0 0};
T_0.1 ;
    %end;
S_0x557fa3d700 .scope task, "passTest" "passTest" 2 17, 2 17 0, S_0x557fa1f4e0;
 .timescale -9 -12;
v0x557fa1f3b0_0 .var "actualOut", 63 0;
v0x557fa20e00_0 .var "expectedOut", 63 0;
v0x557fa20fc0_0 .var "passed", 7 0;
v0x557fa1d430_0 .var "testType", 256 0;
TD_SingleCycleProcTest_v.passTest ;
    %load/vec4 v0x557fa1f3b0_0;
    %load/vec4 v0x557fa20e00_0;
    %cmp/e;
    %jmp/0xz  T_1.2, 4;
    %vpi_call 2 22 "$display", "%s passed", v0x557fa1d430_0 {0 0 0};
    %load/vec4 v0x557fa20fc0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x557fa20fc0_0, 0, 8;
    %jmp T_1.3;
T_1.2 ;
    %vpi_call 2 23 "$display", "%s failed: 0x%x should be 0x%x", v0x557fa1d430_0, v0x557fa1f3b0_0, v0x557fa20e00_0 {0 0 0};
T_1.3 ;
    %end;
S_0x557fa3d9e0 .scope module, "uut" "singlecycle" 2 46, 3 10 0, S_0x557fa1f4e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "resetl";
    .port_info 1 /INPUT 64 "startpc";
    .port_info 2 /OUTPUT 64 "currentpc";
    .port_info 3 /OUTPUT 64 "MemtoRegOut";
    .port_info 4 /INPUT 1 "CLK";
v0x557fa42c80_0 .net "CLK", 0 0, v0x557fa446e0_0;  1 drivers
v0x557fa42d90_0 .net "MemOut", 63 0, v0x557fa3fec0_0;  1 drivers
v0x557fa42e50_0 .net "MemtoRegOut", 63 0, L_0x557fa45440;  alias, 1 drivers
v0x557fa42f20_0 .net *"_ivl_5", 4 0, L_0x557fa44ed0;  1 drivers
v0x557fa42fc0_0 .net *"_ivl_7", 4 0, L_0x557fa44f70;  1 drivers
v0x557fa430f0_0 .net "aluctrl", 3 0, v0x557fa3e9d0_0;  1 drivers
v0x557fa43200_0 .net "alumux", 63 0, L_0x557fa45300;  1 drivers
v0x557fa432c0_0 .net "aluout", 63 0, v0x557fa3e0e0_0;  1 drivers
v0x557fa433b0_0 .net "alusrc", 0 0, v0x557fa3eab0_0;  1 drivers
v0x557fa43450_0 .net "branch", 0 0, v0x557fa3eb50_0;  1 drivers
v0x557fa434f0_0 .var "currentpc", 63 0;
v0x557fa435e0_0 .net "extimm", 63 0, v0x557fa42850_0;  1 drivers
v0x557fa436f0_0 .net "instruction", 31 0, v0x557fa40640_0;  1 drivers
v0x557fa437b0_0 .net "mem2reg", 0 0, v0x557fa3ec20_0;  1 drivers
v0x557fa43850_0 .net "memread", 0 0, v0x557fa3ece0_0;  1 drivers
v0x557fa43940_0 .net "memwrite", 0 0, v0x557fa3edf0_0;  1 drivers
v0x557fa43a30_0 .net "nextpc", 63 0, v0x557fa40da0_0;  1 drivers
v0x557fa43ad0_0 .net "opcode", 10 0, L_0x557fa451d0;  1 drivers
v0x557fa43b70_0 .net "rd", 4 0, L_0x557fa44c80;  1 drivers
v0x557fa43c10_0 .net "reg2loc", 0 0, v0x557fa3ef90_0;  1 drivers
v0x557fa43cb0_0 .net "regoutA", 63 0, L_0x557fa55b30;  1 drivers
v0x557fa43da0_0 .net "regoutB", 63 0, L_0x557fa561c0;  1 drivers
v0x557fa43e90_0 .net "regwrite", 0 0, v0x557fa3f050_0;  1 drivers
v0x557fa43f80_0 .net "resetl", 0 0, v0x557fa448b0_0;  1 drivers
v0x557fa44020_0 .net "rm", 4 0, L_0x557fa44de0;  1 drivers
v0x557fa440e0_0 .net "rn", 4 0, L_0x557fa45040;  1 drivers
v0x557fa44180_0 .net "shift", 1 0, v0x557fa3f110_0;  1 drivers
v0x557fa44270_0 .net "signop", 2 0, v0x557fa3f1f0_0;  1 drivers
v0x557fa44380_0 .net "startpc", 63 0, v0x557fa44b00_0;  1 drivers
v0x557fa44460_0 .net "uncond_branch", 0 0, v0x557fa3f2d0_0;  1 drivers
v0x557fa44550_0 .net "zero", 0 0, L_0x557fa556d0;  1 drivers
L_0x557fa44c80 .part v0x557fa40640_0, 0, 5;
L_0x557fa44de0 .part v0x557fa40640_0, 5, 5;
L_0x557fa44ed0 .part v0x557fa40640_0, 0, 5;
L_0x557fa44f70 .part v0x557fa40640_0, 16, 5;
L_0x557fa45040 .functor MUXZ 5, L_0x557fa44f70, L_0x557fa44ed0, v0x557fa3ef90_0, C4<>;
L_0x557fa451d0 .part v0x557fa40640_0, 21, 11;
L_0x557fa45300 .functor MUXZ 64, L_0x557fa561c0, v0x557fa42850_0, v0x557fa3eab0_0, C4<>;
L_0x557fa45440 .functor MUXZ 64, v0x557fa3e0e0_0, v0x557fa3fec0_0, v0x557fa3ec20_0, C4<>;
L_0x557fa56430 .part v0x557fa40640_0, 0, 26;
S_0x557fa3dc40 .scope module, "alu" "ALU" 3 103, 4 8 0, S_0x557fa3d9e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 64 "BusW";
    .port_info 1 /INPUT 64 "BusA";
    .port_info 2 /INPUT 64 "BusB";
    .port_info 3 /INPUT 4 "ALUCtrl";
    .port_info 4 /OUTPUT 1 "Zero";
v0x557fa19fc0_0 .net "ALUCtrl", 3 0, v0x557fa3e9d0_0;  alias, 1 drivers
v0x557fa3df40_0 .net "BusA", 63 0, L_0x557fa55b30;  alias, 1 drivers
v0x557fa3e020_0 .net "BusB", 63 0, L_0x557fa45300;  alias, 1 drivers
v0x557fa3e0e0_0 .var "BusW", 63 0;
v0x557fa3e1c0_0 .net "Zero", 0 0, L_0x557fa556d0;  alias, 1 drivers
L_0x7fb9800018 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557fa3e2d0_0 .net/2u *"_ivl_0", 63 0, L_0x7fb9800018;  1 drivers
v0x557fa3e3b0_0 .net *"_ivl_2", 0 0, L_0x557fa55630;  1 drivers
L_0x7fb9800060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557fa3e470_0 .net/2u *"_ivl_4", 0 0, L_0x7fb9800060;  1 drivers
L_0x7fb98000a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557fa3e550_0 .net/2u *"_ivl_6", 0 0, L_0x7fb98000a8;  1 drivers
E_0x557f9b2160 .event edge, v0x557fa19fc0_0, v0x557fa3df40_0, v0x557fa3e020_0;
L_0x557fa55630 .cmp/eq 64, v0x557fa3e0e0_0, L_0x7fb9800018;
L_0x557fa556d0 .functor MUXZ 1, L_0x7fb98000a8, L_0x7fb9800060, L_0x557fa55630, C4<>;
S_0x557fa3e6d0 .scope module, "control" "SingleCycleControl" 3 83, 5 19 0, S_0x557fa3d9e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "reg2loc";
    .port_info 1 /OUTPUT 1 "alusrc";
    .port_info 2 /OUTPUT 1 "mem2reg";
    .port_info 3 /OUTPUT 1 "regwrite";
    .port_info 4 /OUTPUT 1 "memread";
    .port_info 5 /OUTPUT 1 "memwrite";
    .port_info 6 /OUTPUT 1 "branch";
    .port_info 7 /OUTPUT 1 "uncond_branch";
    .port_info 8 /OUTPUT 4 "aluop";
    .port_info 9 /OUTPUT 3 "signop";
    .port_info 10 /OUTPUT 2 "shift";
    .port_info 11 /INPUT 11 "opcode";
v0x557fa3e9d0_0 .var "aluop", 3 0;
v0x557fa3eab0_0 .var "alusrc", 0 0;
v0x557fa3eb50_0 .var "branch", 0 0;
v0x557fa3ec20_0 .var "mem2reg", 0 0;
v0x557fa3ece0_0 .var "memread", 0 0;
v0x557fa3edf0_0 .var "memwrite", 0 0;
v0x557fa3eeb0_0 .net "opcode", 10 0, L_0x557fa451d0;  alias, 1 drivers
v0x557fa3ef90_0 .var "reg2loc", 0 0;
v0x557fa3f050_0 .var "regwrite", 0 0;
v0x557fa3f110_0 .var "shift", 1 0;
v0x557fa3f1f0_0 .var "signop", 2 0;
v0x557fa3f2d0_0 .var "uncond_branch", 0 0;
E_0x557f97a700 .event edge, v0x557fa3eeb0_0;
S_0x557fa3f510 .scope module, "datam" "DataMemory" 3 107, 6 5 0, S_0x557fa3d9e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "ReadData";
    .port_info 1 /INPUT 64 "Address";
    .port_info 2 /INPUT 64 "WriteData";
    .port_info 3 /INPUT 1 "MemoryRead";
    .port_info 4 /INPUT 1 "MemoryWrite";
    .port_info 5 /INPUT 1 "Clock";
v0x557fa3fb40_0 .net "Address", 63 0, v0x557fa3e0e0_0;  alias, 1 drivers
v0x557fa3fc50_0 .net "Clock", 0 0, v0x557fa446e0_0;  alias, 1 drivers
v0x557fa3fcf0_0 .net "MemoryRead", 0 0, v0x557fa3ece0_0;  alias, 1 drivers
v0x557fa3fdf0_0 .net "MemoryWrite", 0 0, v0x557fa3edf0_0;  alias, 1 drivers
v0x557fa3fec0_0 .var "ReadData", 63 0;
v0x557fa3ffb0_0 .net "WriteData", 63 0, L_0x557fa561c0;  alias, 1 drivers
v0x557fa40070 .array "memBank", 0 1023, 7 0;
E_0x557f99cfc0 .event posedge, v0x557fa3fc50_0;
S_0x557fa3f760 .scope task, "initset" "initset" 6 16, 6 16 0, S_0x557fa3f510;
 .timescale -9 -12;
v0x557fa3f960_0 .var "addr", 63 0;
v0x557fa3fa60_0 .var "data", 63 0;
TD_SingleCycleProcTest_v.uut.datam.initset ;
    %load/vec4 v0x557fa3fa60_0;
    %parti/s 8, 56, 7;
    %ix/getv 4, v0x557fa3f960_0;
    %store/vec4a v0x557fa40070, 4, 0;
    %load/vec4 v0x557fa3fa60_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0x557fa3f960_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x557fa40070, 4, 0;
    %load/vec4 v0x557fa3fa60_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x557fa3f960_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x557fa40070, 4, 0;
    %load/vec4 v0x557fa3fa60_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0x557fa3f960_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x557fa40070, 4, 0;
    %load/vec4 v0x557fa3fa60_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x557fa3f960_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x557fa40070, 4, 0;
    %load/vec4 v0x557fa3fa60_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x557fa3f960_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x557fa40070, 4, 0;
    %load/vec4 v0x557fa3fa60_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x557fa3f960_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x557fa40070, 4, 0;
    %load/vec4 v0x557fa3fa60_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x557fa3f960_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x557fa40070, 4, 0;
    %end;
S_0x557fa401f0 .scope module, "imem" "InstructionMemory" 3 78, 7 8 0, S_0x557fa3d9e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "Data";
    .port_info 1 /INPUT 64 "Address";
P_0x557fa1e360 .param/l "MemSize" 0 7 10, +C4<00000000000000000000000000101000>;
P_0x557fa1e3a0 .param/l "T_rd" 0 7 9, +C4<00000000000000000000000000010100>;
v0x557fa40540_0 .net "Address", 63 0, v0x557fa434f0_0;  alias, 1 drivers
v0x557fa40640_0 .var "Data", 31 0;
E_0x557fa404c0 .event edge, v0x557fa40540_0;
S_0x557fa40780 .scope module, "npc" "NextPClogic" 3 104, 8 1 0, S_0x557fa3d9e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "NextPC";
    .port_info 1 /INPUT 64 "CurrentPC";
    .port_info 2 /INPUT 64 "SignExtImm64";
    .port_info 3 /INPUT 1 "Branch";
    .port_info 4 /INPUT 1 "ALUZero";
    .port_info 5 /INPUT 1 "Uncondbranch";
v0x557fa40b10_0 .net "ALUZero", 0 0, L_0x557fa556d0;  alias, 1 drivers
v0x557fa40bd0_0 .net "Branch", 0 0, v0x557fa3eb50_0;  alias, 1 drivers
v0x557fa40ca0_0 .net "CurrentPC", 63 0, v0x557fa434f0_0;  alias, 1 drivers
v0x557fa40da0_0 .var "NextPC", 63 0;
v0x557fa40e40_0 .net "SignExtImm64", 63 0, v0x557fa42850_0;  alias, 1 drivers
v0x557fa40f50_0 .net "Uncondbranch", 0 0, v0x557fa3f2d0_0;  alias, 1 drivers
E_0x557fa40a90/0 .event edge, v0x557fa3eb50_0, v0x557fa3e1c0_0, v0x557fa3f2d0_0, v0x557fa40e40_0;
E_0x557fa40a90/1 .event edge, v0x557fa40540_0, v0x557fa40da0_0;
E_0x557fa40a90 .event/or E_0x557fa40a90/0, E_0x557fa40a90/1;
S_0x557fa410d0 .scope module, "regfile" "RegisterFile" 3 105, 9 2 0, S_0x557fa3d9e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusA";
    .port_info 1 /OUTPUT 64 "BusB";
    .port_info 2 /INPUT 64 "BusW";
    .port_info 3 /INPUT 5 "RW";
    .port_info 4 /INPUT 5 "RA";
    .port_info 5 /INPUT 5 "RB";
    .port_info 6 /INPUT 1 "RegWr";
    .port_info 7 /INPUT 1 "Clk";
v0x557fa41340_0 .net "BusA", 63 0, L_0x557fa55b30;  alias, 1 drivers
v0x557fa41450_0 .net "BusB", 63 0, L_0x557fa561c0;  alias, 1 drivers
v0x557fa41520_0 .net "BusW", 63 0, L_0x557fa45440;  alias, 1 drivers
v0x557fa415f0_0 .net "Clk", 0 0, v0x557fa446e0_0;  alias, 1 drivers
v0x557fa416c0_0 .net "RA", 4 0, L_0x557fa44de0;  alias, 1 drivers
v0x557fa417d0_0 .net "RB", 4 0, L_0x557fa45040;  alias, 1 drivers
v0x557fa418b0_0 .net "RW", 4 0, L_0x557fa44c80;  alias, 1 drivers
v0x557fa41990_0 .net "RegWr", 0 0, v0x557fa3f050_0;  alias, 1 drivers
L_0x7fb98000f0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x557fa41a30_0 .net/2u *"_ivl_0", 4 0, L_0x7fb98000f0;  1 drivers
L_0x7fb9800180 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557fa41af0_0 .net/2u *"_ivl_10", 63 0, L_0x7fb9800180;  1 drivers
L_0x7fb98001c8 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x557fa41bd0_0 .net/2u *"_ivl_14", 4 0, L_0x7fb98001c8;  1 drivers
v0x557fa41cb0_0 .net *"_ivl_16", 0 0, L_0x557fa55e70;  1 drivers
v0x557fa41d70_0 .net *"_ivl_18", 63 0, L_0x557fa55f60;  1 drivers
v0x557fa41e50_0 .net *"_ivl_2", 0 0, L_0x557fa55860;  1 drivers
v0x557fa41f10_0 .net *"_ivl_20", 6 0, L_0x557fa56040;  1 drivers
L_0x7fb9800210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557fa41ff0_0 .net *"_ivl_23", 1 0, L_0x7fb9800210;  1 drivers
L_0x7fb9800258 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557fa420d0_0 .net/2u *"_ivl_24", 63 0, L_0x7fb9800258;  1 drivers
v0x557fa421b0_0 .net *"_ivl_4", 63 0, L_0x557fa55950;  1 drivers
v0x557fa42290_0 .net *"_ivl_6", 6 0, L_0x557fa559f0;  1 drivers
L_0x7fb9800138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557fa42370_0 .net *"_ivl_9", 1 0, L_0x7fb9800138;  1 drivers
v0x557fa42450 .array "registers", 0 31, 63 0;
E_0x557fa409b0 .event negedge, v0x557fa3fc50_0;
L_0x557fa55860 .cmp/ne 5, L_0x557fa44de0, L_0x7fb98000f0;
L_0x557fa55950 .array/port v0x557fa42450, L_0x557fa559f0;
L_0x557fa559f0 .concat [ 5 2 0 0], L_0x557fa44de0, L_0x7fb9800138;
L_0x557fa55b30 .delay 64 (2000,2000,2000) L_0x557fa55b30/d;
L_0x557fa55b30/d .functor MUXZ 64, L_0x7fb9800180, L_0x557fa55950, L_0x557fa55860, C4<>;
L_0x557fa55e70 .cmp/ne 5, L_0x557fa45040, L_0x7fb98001c8;
L_0x557fa55f60 .array/port v0x557fa42450, L_0x557fa56040;
L_0x557fa56040 .concat [ 5 2 0 0], L_0x557fa45040, L_0x7fb9800210;
L_0x557fa561c0 .delay 64 (2000,2000,2000) L_0x557fa561c0/d;
L_0x557fa561c0/d .functor MUXZ 64, L_0x7fb9800258, L_0x557fa55f60, L_0x557fa55e70, C4<>;
S_0x557fa42610 .scope module, "signext" "SignExtender" 3 106, 10 1 0, S_0x557fa3d9e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusImm";
    .port_info 1 /INPUT 26 "Imm26";
    .port_info 2 /INPUT 3 "Ctrl";
    .port_info 3 /INPUT 2 "shift";
v0x557fa42850_0 .var "BusImm", 63 0;
v0x557fa42960_0 .net "Ctrl", 2 0, v0x557fa3f1f0_0;  alias, 1 drivers
v0x557fa42a30_0 .net "Imm26", 25 0, L_0x557fa56430;  1 drivers
v0x557fa42b00_0 .net "shift", 1 0, v0x557fa3f110_0;  alias, 1 drivers
E_0x557fa427d0 .event edge, v0x557fa3f1f0_0, v0x557fa42a30_0, v0x557fa3f110_0;
    .scope S_0x557fa401f0;
T_3 ;
    %wait E_0x557fa404c0;
    %load/vec4 v0x557fa40540_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 64;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 64;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 64;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 64;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 64;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 64;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 64;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 64;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 64;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 64;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 64;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 64;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 64;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 64;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 64;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 64;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 64;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 64;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 64;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 64;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 64;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 84, 0, 64;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x557fa40640_0, 0, 32;
    %jmp T_3.23;
T_3.0 ;
    %pushi/vec4 4164944873, 0, 32;
    %store/vec4 v0x557fa40640_0, 0, 32;
    %jmp T_3.23;
T_3.1 ;
    %pushi/vec4 4164977642, 0, 32;
    %store/vec4 v0x557fa40640_0, 0, 32;
    %jmp T_3.23;
T_3.2 ;
    %pushi/vec4 4165010411, 0, 32;
    %store/vec4 v0x557fa40640_0, 0, 32;
    %jmp T_3.23;
T_3.3 ;
    %pushi/vec4 4165043180, 0, 32;
    %store/vec4 v0x557fa40640_0, 0, 32;
    %jmp T_3.23;
T_3.4 ;
    %pushi/vec4 4165075949, 0, 32;
    %store/vec4 v0x557fa40640_0, 0, 32;
    %jmp T_3.23;
T_3.5 ;
    %pushi/vec4 2852847946, 0, 32;
    %store/vec4 v0x557fa40640_0, 0, 32;
    %jmp T_3.23;
T_3.6 ;
    %pushi/vec4 2315911564, 0, 32;
    %store/vec4 v0x557fa40640_0, 0, 32;
    %jmp T_3.23;
T_3.7 ;
    %pushi/vec4 3019899020, 0, 32;
    %store/vec4 v0x557fa40640_0, 0, 32;
    %jmp T_3.23;
T_3.8 ;
    %pushi/vec4 2332623277, 0, 32;
    %store/vec4 v0x557fa40640_0, 0, 32;
    %jmp T_3.23;
T_3.9 ;
    %pushi/vec4 3406365068, 0, 32;
    %store/vec4 v0x557fa40640_0, 0, 32;
    %jmp T_3.23;
T_3.10 ;
    %pushi/vec4 402653181, 0, 32;
    %store/vec4 v0x557fa40640_0, 0, 32;
    %jmp T_3.23;
T_3.11 ;
    %pushi/vec4 4160881645, 0, 32;
    %store/vec4 v0x557fa40640_0, 0, 32;
    %jmp T_3.23;
T_3.12 ;
    %pushi/vec4 4165075949, 0, 32;
    %store/vec4 v0x557fa40640_0, 0, 32;
    %jmp T_3.23;
T_3.13 ;
    %pushi/vec4 3538044545, 0, 32;
    %store/vec4 v0x557fa40640_0, 0, 32;
    %jmp T_3.23;
T_3.14 ;
    %pushi/vec4 3536506626, 0, 32;
    %store/vec4 v0x557fa40640_0, 0, 32;
    %jmp T_3.23;
T_3.15 ;
    %pushi/vec4 3534968707, 0, 32;
    %store/vec4 v0x557fa40640_0, 0, 32;
    %jmp T_3.23;
T_3.16 ;
    %pushi/vec4 3533430276, 0, 32;
    %store/vec4 v0x557fa40640_0, 0, 32;
    %jmp T_3.23;
T_3.17 ;
    %pushi/vec4 2332164137, 0, 32;
    %store/vec4 v0x557fa40640_0, 0, 32;
    %jmp T_3.23;
T_3.18 ;
    %pushi/vec4 2332229929, 0, 32;
    %store/vec4 v0x557fa40640_0, 0, 32;
    %jmp T_3.23;
T_3.19 ;
    %pushi/vec4 2332295465, 0, 32;
    %store/vec4 v0x557fa40640_0, 0, 32;
    %jmp T_3.23;
T_3.20 ;
    %pushi/vec4 4160914409, 0, 32;
    %store/vec4 v0x557fa40640_0, 0, 32;
    %jmp T_3.23;
T_3.21 ;
    %pushi/vec4 4165108714, 0, 32;
    %store/vec4 v0x557fa40640_0, 0, 32;
    %jmp T_3.23;
T_3.23 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x557fa3e6d0;
T_4 ;
    %wait E_0x557f97a700;
    %load/vec4 v0x557fa3eeb0_0;
    %dup/vec4;
    %pushi/vec4 450, 1536, 11;
    %cmp/z;
    %jmp/1 T_4.0, 4;
    %dup/vec4;
    %pushi/vec4 448, 1536, 11;
    %cmp/z;
    %jmp/1 T_4.1, 4;
    %dup/vec4;
    %pushi/vec4 136, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.2, 4;
    %dup/vec4;
    %pushi/vec4 88, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.3, 4;
    %dup/vec4;
    %pushi/vec4 648, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.4, 4;
    %dup/vec4;
    %pushi/vec4 600, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.5, 4;
    %dup/vec4;
    %pushi/vec4 80, 1031, 11;
    %cmp/z;
    %jmp/1 T_4.6, 4;
    %dup/vec4;
    %pushi/vec4 336, 1031, 11;
    %cmp/z;
    %jmp/1 T_4.7, 4;
    %dup/vec4;
    %pushi/vec4 416, 1039, 11;
    %cmp/z;
    %jmp/1 T_4.8, 4;
    %dup/vec4;
    %pushi/vec4 160, 1055, 11;
    %cmp/z;
    %jmp/1 T_4.9, 4;
    %dup/vec4;
    %pushi/vec4 1684, 3, 11;
    %cmp/z;
    %jmp/1 T_4.10, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557fa3ef90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557fa3eab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557fa3ec20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557fa3f050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557fa3ece0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557fa3edf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557fa3eb50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557fa3f2d0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x557fa3e9d0_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x557fa3f1f0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557fa3f110_0, 0, 2;
    %jmp T_4.12;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557fa3ef90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557fa3f2d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557fa3eb50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557fa3ece0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557fa3ec20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557fa3edf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557fa3eab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557fa3f050_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x557fa3e9d0_0, 0, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x557fa3f1f0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557fa3f110_0, 0, 2;
    %jmp T_4.12;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557fa3ef90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557fa3f2d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557fa3eb50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557fa3ece0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557fa3ec20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557fa3edf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557fa3eab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557fa3f050_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x557fa3e9d0_0, 0, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x557fa3f1f0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557fa3f110_0, 0, 2;
    %jmp T_4.12;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557fa3ef90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557fa3f2d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557fa3eb50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557fa3ece0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557fa3ec20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557fa3edf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557fa3eab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557fa3f050_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x557fa3e9d0_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x557fa3f1f0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557fa3f110_0, 0, 2;
    %jmp T_4.12;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557fa3ef90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557fa3f2d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557fa3eb50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557fa3ece0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557fa3ec20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557fa3edf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557fa3eab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557fa3f050_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x557fa3e9d0_0, 0, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x557fa3f1f0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557fa3f110_0, 0, 2;
    %jmp T_4.12;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557fa3ef90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557fa3f2d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557fa3eb50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557fa3ece0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557fa3ec20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557fa3edf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557fa3eab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557fa3f050_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x557fa3e9d0_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x557fa3f1f0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557fa3f110_0, 0, 2;
    %jmp T_4.12;
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557fa3ef90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557fa3f2d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557fa3eb50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557fa3ece0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557fa3ec20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557fa3edf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557fa3eab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557fa3f050_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x557fa3e9d0_0, 0, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x557fa3f1f0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557fa3f110_0, 0, 2;
    %jmp T_4.12;
T_4.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557fa3ef90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557fa3f2d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557fa3eb50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557fa3ece0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557fa3ec20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557fa3edf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557fa3eab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557fa3f050_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x557fa3e9d0_0, 0, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x557fa3f1f0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557fa3f110_0, 0, 2;
    %jmp T_4.12;
T_4.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557fa3ef90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557fa3f2d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557fa3eb50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557fa3ece0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557fa3ec20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557fa3edf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557fa3eab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557fa3f050_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x557fa3e9d0_0, 0, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x557fa3f1f0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557fa3f110_0, 0, 2;
    %jmp T_4.12;
T_4.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557fa3ef90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557fa3f2d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557fa3eb50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557fa3ece0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557fa3ec20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557fa3edf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557fa3eab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557fa3f050_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x557fa3e9d0_0, 0, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x557fa3f1f0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557fa3f110_0, 0, 2;
    %jmp T_4.12;
T_4.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557fa3ef90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557fa3f2d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557fa3eb50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557fa3ece0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557fa3ec20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557fa3edf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557fa3eab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557fa3f050_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x557fa3e9d0_0, 0, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x557fa3f1f0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557fa3f110_0, 0, 2;
    %jmp T_4.12;
T_4.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557fa3ef90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557fa3f2d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557fa3eb50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557fa3ece0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557fa3ec20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557fa3edf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557fa3eab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557fa3f050_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x557fa3e9d0_0, 0, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x557fa3f1f0_0, 0, 3;
    %load/vec4 v0x557fa3eeb0_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x557fa3f110_0, 0, 2;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x557fa3dc40;
T_5 ;
    %wait E_0x557f9b2160;
    %load/vec4 v0x557fa19fc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %jmp T_5.5;
T_5.0 ;
    %load/vec4 v0x557fa3df40_0;
    %load/vec4 v0x557fa3e020_0;
    %and;
    %store/vec4 v0x557fa3e0e0_0, 0, 64;
    %jmp T_5.5;
T_5.1 ;
    %load/vec4 v0x557fa3df40_0;
    %load/vec4 v0x557fa3e020_0;
    %or;
    %store/vec4 v0x557fa3e0e0_0, 0, 64;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v0x557fa3df40_0;
    %load/vec4 v0x557fa3e020_0;
    %add;
    %store/vec4 v0x557fa3e0e0_0, 0, 64;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v0x557fa3df40_0;
    %load/vec4 v0x557fa3e020_0;
    %sub;
    %store/vec4 v0x557fa3e0e0_0, 0, 64;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x557fa3e020_0;
    %store/vec4 v0x557fa3e0e0_0, 0, 64;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x557fa40780;
T_6 ;
    %wait E_0x557fa40a90;
    %load/vec4 v0x557fa40bd0_0;
    %load/vec4 v0x557fa40b10_0;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x557fa40f50_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_6.0, 9;
    %load/vec4 v0x557fa40e40_0;
    %load/vec4 v0x557fa40ca0_0;
    %add;
    %store/vec4 v0x557fa40da0_0, 0, 64;
    %load/vec4 v0x557fa40bd0_0;
    %load/vec4 v0x557fa40b10_0;
    %and;
    %vpi_call 8 32 "$display", "NextPC %h, Branch&zero %b signout %h", v0x557fa40da0_0, S<0,vec4,u1>, v0x557fa40e40_0 {1 0 0};
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x557fa40ca0_0;
    %addi 4, 0, 64;
    %store/vec4 v0x557fa40da0_0, 0, 64;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x557fa40780;
T_7 ;
    %load/vec4 v0x557fa40bd0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x557fa40b10_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %vpi_call 8 54 "$display", "NexPC %h", v0x557fa40da0_0 {0 0 0};
T_7.0 ;
    %end;
    .thread T_7;
    .scope S_0x557fa410d0;
T_8 ;
    %wait E_0x557fa409b0;
    %load/vec4 v0x557fa418b0_0;
    %pad/u 32;
    %pushi/vec4 31, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x557fa41990_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x557fa41520_0;
    %load/vec4 v0x557fa418b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x557fa42450, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x557fa42610;
T_9 ;
    %wait E_0x557fa427d0;
    %load/vec4 v0x557fa42960_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %jmp T_9.5;
T_9.0 ;
    %pushi/vec4 0, 0, 52;
    %load/vec4 v0x557fa42a30_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x557fa42850_0, 0, 64;
    %jmp T_9.5;
T_9.1 ;
    %load/vec4 v0x557fa42a30_0;
    %parti/s 1, 20, 6;
    %replicate 55;
    %load/vec4 v0x557fa42a30_0;
    %parti/s 9, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x557fa42850_0, 0, 64;
    %jmp T_9.5;
T_9.2 ;
    %load/vec4 v0x557fa42a30_0;
    %parti/s 1, 25, 6;
    %replicate 36;
    %load/vec4 v0x557fa42a30_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x557fa42850_0, 0, 64;
    %jmp T_9.5;
T_9.3 ;
    %load/vec4 v0x557fa42a30_0;
    %parti/s 1, 23, 6;
    %replicate 43;
    %load/vec4 v0x557fa42a30_0;
    %parti/s 19, 5, 4;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x557fa42850_0, 0, 64;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x557fa42b00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %jmp T_9.10;
T_9.6 ;
    %pushi/vec4 0, 0, 48;
    %load/vec4 v0x557fa42a30_0;
    %parti/s 16, 5, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x557fa42850_0, 0, 64;
    %jmp T_9.10;
T_9.7 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x557fa42a30_0;
    %parti/s 16, 5, 4;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x557fa42850_0, 0, 64;
    %jmp T_9.10;
T_9.8 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x557fa42a30_0;
    %parti/s 16, 5, 4;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 32;
    %store/vec4 v0x557fa42850_0, 0, 64;
    %jmp T_9.10;
T_9.9 ;
    %load/vec4 v0x557fa42a30_0;
    %parti/s 16, 5, 4;
    %concati/vec4 0, 0, 48;
    %store/vec4 v0x557fa42850_0, 0, 64;
    %jmp T_9.10;
T_9.10 ;
    %pop/vec4 1;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x557fa3f510;
T_10 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x557fa3f960_0, 0, 64;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0x557fa3fa60_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.datam.initset, S_0x557fa3f760;
    %join;
    %pushi/vec4 8, 0, 64;
    %store/vec4 v0x557fa3f960_0, 0, 64;
    %pushi/vec4 10, 0, 64;
    %store/vec4 v0x557fa3fa60_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.datam.initset, S_0x557fa3f760;
    %join;
    %pushi/vec4 16, 0, 64;
    %store/vec4 v0x557fa3f960_0, 0, 64;
    %pushi/vec4 5, 0, 64;
    %store/vec4 v0x557fa3fa60_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.datam.initset, S_0x557fa3f760;
    %join;
    %pushi/vec4 24, 0, 64;
    %store/vec4 v0x557fa3f960_0, 0, 64;
    %pushi/vec4 4290684894, 0, 36;
    %concati/vec4 182185727, 0, 28;
    %store/vec4 v0x557fa3fa60_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.datam.initset, S_0x557fa3f760;
    %join;
    %pushi/vec4 32, 0, 64;
    %store/vec4 v0x557fa3f960_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x557fa3fa60_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.datam.initset, S_0x557fa3f760;
    %join;
    %end;
    .thread T_10;
    .scope S_0x557fa3f510;
T_11 ;
    %wait E_0x557f99cfc0;
    %load/vec4 v0x557fa3fcf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %ix/getv 4, v0x557fa3fb40_0;
    %load/vec4a v0x557fa40070, 4;
    %ix/load 4, 56, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557fa3fec0_0, 4, 5;
    %load/vec4 v0x557fa3fb40_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x557fa40070, 4;
    %ix/load 4, 48, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557fa3fec0_0, 4, 5;
    %load/vec4 v0x557fa3fb40_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x557fa40070, 4;
    %ix/load 4, 40, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557fa3fec0_0, 4, 5;
    %load/vec4 v0x557fa3fb40_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x557fa40070, 4;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557fa3fec0_0, 4, 5;
    %load/vec4 v0x557fa3fb40_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x557fa40070, 4;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557fa3fec0_0, 4, 5;
    %load/vec4 v0x557fa3fb40_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x557fa40070, 4;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557fa3fec0_0, 4, 5;
    %load/vec4 v0x557fa3fb40_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x557fa40070, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557fa3fec0_0, 4, 5;
    %load/vec4 v0x557fa3fb40_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x557fa40070, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557fa3fec0_0, 4, 5;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x557fa3f510;
T_12 ;
    %wait E_0x557f99cfc0;
    %load/vec4 v0x557fa3fdf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x557fa3ffb0_0;
    %parti/s 8, 56, 7;
    %ix/getv 3, v0x557fa3fb40_0;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x557fa40070, 0, 4;
    %load/vec4 v0x557fa3ffb0_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0x557fa3fb40_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x557fa40070, 0, 4;
    %load/vec4 v0x557fa3ffb0_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x557fa3fb40_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x557fa40070, 0, 4;
    %load/vec4 v0x557fa3ffb0_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0x557fa3fb40_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x557fa40070, 0, 4;
    %load/vec4 v0x557fa3ffb0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x557fa3fb40_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x557fa40070, 0, 4;
    %load/vec4 v0x557fa3ffb0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x557fa3fb40_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x557fa40070, 0, 4;
    %load/vec4 v0x557fa3ffb0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x557fa3fb40_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x557fa40070, 0, 4;
    %load/vec4 v0x557fa3ffb0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x557fa3fb40_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x557fa40070, 0, 4;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x557fa3d9e0;
T_13 ;
    %wait E_0x557fa409b0;
    %load/vec4 v0x557fa43f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x557fa43a30_0;
    %assign/vec4 v0x557fa434f0_0, 3000;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x557fa44380_0;
    %assign/vec4 v0x557fa434f0_0, 3000;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x557fa1f4e0;
T_14 ;
    %vpi_call 2 11 "$dumpfile", "singlecycle.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars" {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x557fa1f4e0;
T_15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557fa448b0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x557fa44b00_0, 0, 64;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x557fa449f0_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x557fa44bc0_0, 0, 16;
    %delay 120000, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557fa448b0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x557fa44b00_0, 0, 64;
    %wait E_0x557f99cfc0;
    %wait E_0x557fa409b0;
    %wait E_0x557f99cfc0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557fa448b0_0, 0, 1;
T_15.0 ;
    %load/vec4 v0x557fa44950_0;
    %cmpi/u 48, 0, 64;
    %jmp/0xz T_15.1, 5;
    %wait E_0x557f99cfc0;
    %wait E_0x557fa409b0;
    %vpi_call 2 86 "$display", "CurrentPC:%h", v0x557fa44950_0 {0 0 0};
    %jmp T_15.0;
T_15.1 ;
    %load/vec4 v0x557fa447a0_0;
    %store/vec4 v0x557fa1f3b0_0, 0, 64;
    %pushi/vec4 15, 0, 64;
    %store/vec4 v0x557fa20e00_0, 0, 64;
    %pushi/vec4 2764760810, 0, 130;
    %concati/vec4 3639141952, 0, 32;
    %concati/vec4 3737927840, 0, 32;
    %concati/vec4 3839807204, 0, 32;
    %concati/vec4 1634541617, 0, 31;
    %store/vec4 v0x557fa1d430_0, 0, 257;
    %load/vec4 v0x557fa449f0_0;
    %store/vec4 v0x557fa20fc0_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.passTest, S_0x557fa3d700;
    %join;
    %load/vec4 v0x557fa20fc0_0;
    %store/vec4 v0x557fa449f0_0, 0, 8;
T_15.2 ;
    %load/vec4 v0x557fa44950_0;
    %cmpi/u 84, 0, 64;
    %jmp/0xz T_15.3, 5;
    %wait E_0x557f99cfc0;
    %wait E_0x557fa409b0;
    %vpi_call 2 97 "$display", "CurrentPC:%h", v0x557fa44950_0 {0 0 0};
    %jmp T_15.2;
T_15.3 ;
    %load/vec4 v0x557fa447a0_0;
    %store/vec4 v0x557fa1f3b0_0, 0, 64;
    %pushi/vec4 2443359172, 0, 35;
    %concati/vec4 448585456, 0, 29;
    %store/vec4 v0x557fa20e00_0, 0, 64;
    %pushi/vec4 2764760810, 0, 130;
    %concati/vec4 3639141952, 0, 32;
    %concati/vec4 3737927840, 0, 32;
    %concati/vec4 3839807204, 0, 32;
    %concati/vec4 1634541618, 0, 31;
    %store/vec4 v0x557fa1d430_0, 0, 257;
    %load/vec4 v0x557fa449f0_0;
    %store/vec4 v0x557fa20fc0_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.passTest, S_0x557fa3d700;
    %join;
    %load/vec4 v0x557fa20fc0_0;
    %store/vec4 v0x557fa449f0_0, 0, 8;
    %load/vec4 v0x557fa449f0_0;
    %store/vec4 v0x557fa1f1c0_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x557fa1ec60_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.allPassed, S_0x557f9b4e10;
    %join;
    %vpi_call 2 103 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x557fa1f4e0;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557fa446e0_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x557fa1f4e0;
T_17 ;
    %delay 60000, 0;
    %load/vec4 v0x557fa446e0_0;
    %inv;
    %store/vec4 v0x557fa446e0_0, 0, 1;
    %delay 60000, 0;
    %load/vec4 v0x557fa446e0_0;
    %inv;
    %store/vec4 v0x557fa446e0_0, 0, 1;
    %load/vec4 v0x557fa44bc0_0;
    %addi 1, 0, 16;
    %store/vec4 v0x557fa44bc0_0, 0, 16;
    %jmp T_17;
    .thread T_17;
    .scope S_0x557fa1f4e0;
T_18 ;
    %wait E_0x557f9b1fd0;
    %load/vec4 v0x557fa44bc0_0;
    %cmpi/e 255, 0, 16;
    %jmp/0xz  T_18.0, 4;
    %vpi_call 2 122 "$display", "Watchdog Timer Expired." {0 0 0};
    %vpi_call 2 123 "$finish" {0 0 0};
T_18.0 ;
    %jmp T_18;
    .thread T_18, $push;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "SingleCycleProcTest.v";
    "SingleCycleProc.v";
    "ALU.v";
    "SingleCycleControl.v";
    "DataMemory.v";
    "InstructionMemory.v";
    "NextPClogic.v";
    "RegisterFile.v";
    "SignExtender.v";
