Fitter Status : Successful - Mon Aug 03 00:12:46 2020
Quartus II Version : 9.0 Build 132 02/25/2009 SJ Web Edition
Revision Name : CPU
Top-level Entity Name : CPU_pipeline
Family : Stratix II
Device : EP2S15F672C3
Timing Models : Final
Logic utilization : 21 %
    Combinational ALUTs : 2,352 / 12,480 ( 19 % )
    Dedicated logic registers : 367 / 12,480 ( 3 % )
Total registers : 367
Total pins : 333 / 367 ( 91 % )
Total virtual pins : 0
Total block memory bits : 11,264 / 419,328 ( 3 % )
DSP block 9-bit elements : 2 / 96 ( 2 % )
Total PLLs : 0 / 6 ( 0 % )
Total DLLs : 0 / 2 ( 0 % )
