
---------- Begin Simulation Statistics ----------
final_tick                               2542169064500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 228723                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   228721                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.35                       # Real time elapsed on the host
host_tick_rate                              662759984                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4196188                       # Number of instructions simulated
sim_ops                                       4196188                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012159                       # Number of seconds simulated
sim_ticks                                 12159219500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             51.047045                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  364310                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               713675                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2615                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            114708                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            966366                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              28737                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          193789                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           165052                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1172777                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   71961                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        29420                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4196188                       # Number of instructions committed
system.cpu.committedOps                       4196188                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.792077                       # CPI: cycles per instruction
system.cpu.discardedOps                        322777                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   618828                       # DTB accesses
system.cpu.dtb.data_acv                           129                       # DTB access violations
system.cpu.dtb.data_hits                      1480297                       # DTB hits
system.cpu.dtb.data_misses                       8499                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   416929                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       876063                       # DTB read hits
system.cpu.dtb.read_misses                       7575                       # DTB read misses
system.cpu.dtb.write_accesses                  201899                       # DTB write accesses
system.cpu.dtb.write_acv                           86                       # DTB write access violations
system.cpu.dtb.write_hits                      604234                       # DTB write hits
system.cpu.dtb.write_misses                       924                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18293                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3705960                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1167677                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           688170                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17085016                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172650                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  979872                       # ITB accesses
system.cpu.itb.fetch_acv                          395                       # ITB acv
system.cpu.itb.fetch_hits                      974641                       # ITB hits
system.cpu.itb.fetch_misses                      5231                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.81% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4237     69.42%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.12% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.17% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6103                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14447                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.32%     47.32% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.67% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2696     52.33%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5152                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11201229500     92.09%     92.09% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9213500      0.08%     92.16% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19787000      0.16%     92.33% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               933322000      7.67%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12163552000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899481                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944876                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 871                      
system.cpu.kern.mode_good::user                   871                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 871                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592114                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743809                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8198228000     67.40%     67.40% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3965324000     32.60%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24304646                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85395      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541611     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839343     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592556     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104944      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4196188                       # Class of committed instruction
system.cpu.quiesceCycles                        13793                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7219630                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          437                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158326                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318258                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542169064500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542169064500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22889458                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22889458                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22889458                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22889458                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117381.835897                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117381.835897                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117381.835897                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117381.835897                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13127484                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13127484                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13127484                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13127484                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67320.430769                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67320.430769                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67320.430769                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67320.430769                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22539961                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22539961                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117395.630208                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117395.630208                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12927987                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12927987                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67333.265625                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67333.265625                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542169064500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.287408                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539669717000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.287408                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205463                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205463                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542169064500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130869                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34911                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88869                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34525                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28982                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28982                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89459                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41305                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       267725                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       267725                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209834                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210256                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 478355                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11409024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11409024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6721024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6721465                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18141753                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               65                       # Total snoops (count)
system.membus.snoopTraffic                       4160                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160161                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002735                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052223                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159723     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     438      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160161                       # Request fanout histogram
system.membus.reqLayer0.occupancy              353000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           836756029                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378193000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542169064500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          474404750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542169064500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542169064500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542169064500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542169064500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542169064500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542169064500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542169064500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542169064500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542169064500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542169064500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542169064500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542169064500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542169064500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542169064500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542169064500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542169064500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542169064500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542169064500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542169064500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542169064500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542169064500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542169064500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542169064500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542169064500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542169064500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542169064500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542169064500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542169064500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5721408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4497984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10219392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5721408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5721408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2234304                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2234304                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89397                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70281                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159678                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34911                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34911                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470540728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         369923744                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             840464472                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470540728                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470540728                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183753900                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183753900                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183753900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470540728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        369923744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1024218372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121467.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79353.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69773.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000164966250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7474                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7474                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414155                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114064                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159678                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123562                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159678                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123562                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10552                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2095                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6663                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5794                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.74                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2041773750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  745630000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4837886250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13691.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32441.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105440                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   81970                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.71                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.48                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159678                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123562                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136724                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12087                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83150                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.225905                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.044592                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.802691                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35315     42.47%     42.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24706     29.71%     72.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10166     12.23%     84.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4647      5.59%     90.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2481      2.98%     92.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1444      1.74%     94.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          949      1.14%     95.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          582      0.70%     96.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2860      3.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83150                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7474                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.952502                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.365414                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.654506                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1335     17.86%     17.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5645     75.53%     93.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           314      4.20%     97.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            77      1.03%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            38      0.51%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            30      0.40%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           12      0.16%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            7      0.09%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            7      0.09%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            3      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7474                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7474                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.249532                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.233657                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.750719                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6643     88.88%     88.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               92      1.23%     90.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              513      6.86%     96.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              164      2.19%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               56      0.75%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.07%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7474                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9544064                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  675328                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7772736                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10219392                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7907968                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       784.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       639.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    840.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    650.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.99                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12159214500                       # Total gap between requests
system.mem_ctrls.avgGap                      42929.02                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5078592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4465472                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7772736                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417674177.195337235928                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 367249888.037632644176                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 639246293.727981448174                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89397                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70281                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123562                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2578168250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2259718000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 298357005750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28839.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32152.62                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2414634.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            319729200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169909740                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           568429680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          314839080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     959453040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5310164460                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        197423040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7839948240                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.773971                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    460604750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    405860000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11292754750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            274068900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145644510                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           496329960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          319124700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     959453040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5261847840                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        238110720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7694579670                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.818551                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    564960250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    405860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11188399250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542169064500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              998458                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              137000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12152019500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542169064500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1699501                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1699501                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1699501                       # number of overall hits
system.cpu.icache.overall_hits::total         1699501                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89460                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89460                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89460                       # number of overall misses
system.cpu.icache.overall_misses::total         89460                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5503827500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5503827500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5503827500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5503827500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1788961                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1788961                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1788961                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1788961                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050007                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050007                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050007                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050007                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61522.775542                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61522.775542                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61522.775542                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61522.775542                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88869                       # number of writebacks
system.cpu.icache.writebacks::total             88869                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89460                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89460                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89460                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89460                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5414368500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5414368500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5414368500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5414368500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050007                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050007                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050007                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050007                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60522.786720                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60522.786720                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60522.786720                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60522.786720                       # average overall mshr miss latency
system.cpu.icache.replacements                  88869                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1699501                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1699501                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89460                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89460                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5503827500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5503827500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1788961                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1788961                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050007                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050007                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61522.775542                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61522.775542                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89460                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89460                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5414368500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5414368500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60522.786720                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60522.786720                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542169064500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.833541                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1753640                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             88947                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.715561                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.833541                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995769                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995769                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           68                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          352                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3667381                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3667381                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542169064500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1336650                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1336650                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1336650                       # number of overall hits
system.cpu.dcache.overall_hits::total         1336650                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106012                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106012                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106012                       # number of overall misses
system.cpu.dcache.overall_misses::total        106012                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6795569500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6795569500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6795569500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6795569500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1442662                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1442662                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1442662                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1442662                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073484                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073484                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073484                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073484                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64101.889409                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64101.889409                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64101.889409                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64101.889409                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34735                       # number of writebacks
system.cpu.dcache.writebacks::total             34735                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36601                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36601                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36601                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36601                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69411                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69411                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69411                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69411                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4421911500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4421911500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4421911500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4421911500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21604500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21604500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048113                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048113                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048113                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048113                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63706.206509                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63706.206509                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63706.206509                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63706.206509                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103867.788462                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103867.788462                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69257                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       805789                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          805789                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49556                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49556                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3310858000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3310858000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       855345                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       855345                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057937                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057937                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66810.436678                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66810.436678                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9140                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9140                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40416                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40416                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2695894000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2695894000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21604500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21604500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047251                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047251                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66703.632225                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66703.632225                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200041.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200041.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530861                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530861                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56456                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56456                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3484711500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3484711500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587317                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587317                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096125                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096125                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61724.378277                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61724.378277                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27461                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27461                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28995                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28995                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1726017500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1726017500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049369                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049369                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59528.108295                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59528.108295                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10301                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10301                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          888                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          888                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     62597500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     62597500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11189                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11189                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079364                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079364                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70492.680180                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70492.680180                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          888                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          888                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     61709500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     61709500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079364                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079364                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69492.680180                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69492.680180                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542169064500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.418913                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1398025                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69257                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.186046                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.418913                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978925                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978925                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          744                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          229                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3000227                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3000227                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2741939071500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 313441                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741760                       # Number of bytes of host memory used
host_op_rate                                   313441                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   285.24                       # Real time elapsed on the host
host_tick_rate                              692295258                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    89406634                       # Number of instructions simulated
sim_ops                                      89406634                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.197472                       # Number of seconds simulated
sim_ticks                                197471779000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             70.872055                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 6222891                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              8780458                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               6749                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            399725                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           9185207                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             332279                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1704101                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1371822                       # Number of indirect misses.
system.cpu.branchPred.lookups                10404021                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  481652                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        85387                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    84471310                       # Number of instructions committed
system.cpu.committedOps                      84471310                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.669003                       # CPI: cycles per instruction
system.cpu.discardedOps                       1228901                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 17051613                       # DTB accesses
system.cpu.dtb.data_acv                            39                       # DTB access violations
system.cpu.dtb.data_hits                     32149449                       # DTB hits
system.cpu.dtb.data_misses                      35838                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                  3634218                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                      8726229                       # DTB read hits
system.cpu.dtb.read_misses                       9577                       # DTB read misses
system.cpu.dtb.write_accesses                13417395                       # DTB write accesses
system.cpu.dtb.write_acv                           26                       # DTB write access violations
system.cpu.dtb.write_hits                    23423220                       # DTB write hits
system.cpu.dtb.write_misses                     26261                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                4455                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49187957                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           9596075                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         24023661                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       288710117                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.214178                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                12130757                       # ITB accesses
system.cpu.itb.fetch_acv                           80                       # ITB acv
system.cpu.itb.fetch_hits                    12129612                       # ITB hits
system.cpu.itb.fetch_misses                      1145                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   129      0.20%      0.20% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.01%      0.21% # number of callpals executed
system.cpu.kern.callpal::swpipl                 54489     85.36%     85.58% # number of callpals executed
system.cpu.kern.callpal::rdps                    1046      1.64%     87.21% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     87.22% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     87.22% # number of callpals executed
system.cpu.kern.callpal::rti                     8043     12.60%     99.82% # number of callpals executed
system.cpu.kern.callpal::callsys                   60      0.09%     99.91% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.00%     99.92% # number of callpals executed
system.cpu.kern.callpal::rdunique                  53      0.08%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  63834                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      88790                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      357                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                    29528     46.97%     46.97% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     125      0.20%     47.17% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     202      0.32%     47.50% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   33004     52.50%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                62859                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     28235     49.71%     49.71% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      125      0.22%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      202      0.36%     50.29% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    28235     49.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 56797                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             180756930500     91.53%     91.53% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               238814500      0.12%     91.66% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               234087500      0.12%     91.77% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             16244589000      8.23%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         197474421500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.956211                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.855502                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.903562                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                6514                      
system.cpu.kern.mode_good::user                  6514                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              8172                       # number of protection mode switches
system.cpu.kern.mode_switch::user                6514                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.797112                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.887103                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       118731311000     60.12%     60.12% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          78743110500     39.88%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      129                       # number of times the context was actually changed
system.cpu.numCycles                        394396787                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       357                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             7026422      8.32%      8.32% # Class of committed instruction
system.cpu.op_class_0::IntAlu                44677001     52.89%     61.21% # Class of committed instruction
system.cpu.op_class_0::IntMult                  61197      0.07%     61.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  3266      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    50      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    1      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                    22      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::MemRead                8709035     10.31%     71.59% # Class of committed instruction
system.cpu.op_class_0::MemWrite              23428765     27.74%     99.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               628      0.00%     99.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              685      0.00%     99.33% # Class of committed instruction
system.cpu.op_class_0::IprAccess               564238      0.67%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 84471310                       # Class of committed instruction
system.cpu.quiesceCycles                       546771                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       105686670                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                 11354112                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                1381                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                       1391                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          813                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2889811                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5778923                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 199770007000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 199770007000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       177780                       # number of demand (read+write) misses
system.iocache.demand_misses::total            177780                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       177780                       # number of overall misses
system.iocache.overall_misses::total           177780                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  20972053826                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  20972053826                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  20972053826                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  20972053826                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       177780                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          177780                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       177780                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         177780                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117966.328192                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117966.328192                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117966.328192                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117966.328192                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          1193                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   40                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    29.825000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         177408                       # number of writebacks
system.iocache.writebacks::total               177408                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       177780                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       177780                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       177780                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       177780                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide  12073104332                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total  12073104332                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide  12073104332                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total  12073104332                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67910.362988                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67910.362988                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67910.362988                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67910.362988                       # average overall mshr miss latency
system.iocache.replacements                    177780                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          372                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              372                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     43837630                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     43837630                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          372                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            372                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 117843.091398                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 117843.091398                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          372                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          372                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     25237630                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     25237630                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 67843.091398                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 67843.091398                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       177408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       177408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  20928216196                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  20928216196                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117966.586603                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117966.586603                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       177408                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       177408                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide  12047866702                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total  12047866702                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67910.504047                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67910.504047                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 199770007000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 177780                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               177780                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1600020                       # Number of tag accesses
system.iocache.tags.data_accesses             1600020                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 199770007000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1515                       # Transaction distribution
system.membus.trans_dist::ReadResp            1030495                       # Transaction distribution
system.membus.trans_dist::WriteReq               2378                       # Transaction distribution
system.membus.trans_dist::WriteResp              2378                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1894020                       # Transaction distribution
system.membus.trans_dist::WritebackClean       423959                       # Transaction distribution
system.membus.trans_dist::CleanEvict           571127                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               29                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1682719                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1682719                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         423960                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        605023                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        177408                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       355568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       355568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1271879                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1271879                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         7786                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      6862114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      6869906                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8497353                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     11354624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     11354624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     54266816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     54266816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         8681                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    256253632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    256262313                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               321883753                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              380                       # Total snoops (count)
system.membus.snoopTraffic                      24320                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2893032                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000280                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.016720                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2892223     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     809      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2893032                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7319500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         15562245872                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1982880                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        12088939750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              6.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 199770007000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2235122499                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 199770007000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 199770007000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 199770007000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 199770007000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 199770007000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 199770007000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 199770007000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 199770007000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 199770007000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 199770007000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 199770007000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 199770007000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 199770007000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 199770007000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 199770007000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 199770007000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 199770007000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 199770007000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 199770007000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 199770007000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 199770007000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 199770007000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 199770007000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 199770007000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 199770007000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 199770007000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 199770007000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 199770007000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       27133440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      146390464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          173524416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     27133440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      27133440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    121217280                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       121217280                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          423960                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2287351                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2711319                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1894020                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1894020                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         137404140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         741323468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           2593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             878730201                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    137404140                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        137404140                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      613846093                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            613846093                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      613846093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        137404140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        741323468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          2593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1492576294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2314767.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    339490.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2280318.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000165462500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       143265                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       143265                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7280271                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2178369                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2711319                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2317799                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2711319                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2317799                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  91503                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3032                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            181956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            146556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            169951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            168202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            154448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            202452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            143229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            145925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            148080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            141385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           155380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           183976                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           164909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           181456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           153136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           178775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            155803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            120686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            156591                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            167581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            131358                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            187037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            126519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            129293                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            132421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            122715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           131273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           146934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           139551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           190229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           125482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           151295                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  25807753750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                13099080000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             74929303750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9850.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28600.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       678                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2281392                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2007068                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.71                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2711319                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2317799                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2568288                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   49904                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1624                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 128788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 132452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 133081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 133387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 132847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 134435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 134426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 136017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 138538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 141945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 140698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 141175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 142230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 142577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 144306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 145358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   7336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   6701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2202                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       646125                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    488.782103                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   293.949870                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   407.026931                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       159591     24.70%     24.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       118432     18.33%     43.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        60243      9.32%     52.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        38689      5.99%     58.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        21886      3.39%     61.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18014      2.79%     64.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        15454      2.39%     66.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12469      1.93%     68.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       201347     31.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       646125                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       143265                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.286539                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     14.995218                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31         129579     90.45%     90.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         11172      7.80%     98.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          1296      0.90%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          617      0.43%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          526      0.37%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            4      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            4      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           45      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           14      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        143265                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       143265                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.157247                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.144981                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.716450                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17        136257     95.11%     95.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          6007      4.19%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           892      0.62%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            59      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            21      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             6      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             7      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-57             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58-59             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-61             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66-67             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        143265                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              167668224                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5856192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               148145152                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               173524416                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            148339136                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       849.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       750.21                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    878.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    751.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.49                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.63                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.86                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  197471779000                       # Total gap between requests
system.mem_ctrls.avgGap                      39265.69                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     21727360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    145940352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          512                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    148145152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 110027671.346395283937                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 739044093.991780042648                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 2592.775547942980                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 750209233.695109486580                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       423960                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2287351                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2317799                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  11655850250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  63272613750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       839750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4901089885000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27492.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27661.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    104968.75                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2114544.83                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2331324240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1239101655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9332993880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         5950455480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     15588499680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      77746934670                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      10360268160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       122549577765                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        620.592868                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  25753106250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6594120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 165130302250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2282386680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1213098315                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9373077840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6133051080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     15588499680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      78348458520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       9853777440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       122792349555                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        621.822268                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  24362675500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6594120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 166520877250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 199770007000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1887                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1887                       # Transaction distribution
system.iobus.trans_dist::WriteReq              179786                       # Transaction distribution
system.iobus.trans_dist::WriteResp             179786                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1130                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5712                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7786                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  363346                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4520                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3213                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8681                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 11365769                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1159500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               108500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           178152000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5408000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           926290826                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.5                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5462500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              542000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               47000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 714                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           357                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283239.684898                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          357    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             357                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    199484407000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    285600000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 199770007000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     25031955                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         25031955                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     25031955                       # number of overall hits
system.cpu.icache.overall_hits::total        25031955                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       423960                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         423960                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       423960                       # number of overall misses
system.cpu.icache.overall_misses::total        423960                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  25184145000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  25184145000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  25184145000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  25184145000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     25455915                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     25455915                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     25455915                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     25455915                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.016655                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.016655                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.016655                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.016655                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 59402.172375                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59402.172375                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 59402.172375                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59402.172375                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       423959                       # number of writebacks
system.cpu.icache.writebacks::total            423959                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       423960                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       423960                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       423960                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       423960                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  24760185000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  24760185000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  24760185000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  24760185000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.016655                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016655                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.016655                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016655                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 58402.172375                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 58402.172375                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 58402.172375                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 58402.172375                       # average overall mshr miss latency
system.cpu.icache.replacements                 423959                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     25031955                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        25031955                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       423960                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        423960                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  25184145000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  25184145000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     25455915                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     25455915                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.016655                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.016655                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 59402.172375                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59402.172375                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       423960                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       423960                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  24760185000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  24760185000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.016655                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016655                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 58402.172375                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 58402.172375                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 199770007000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999942                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            25274938                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            423959                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             59.616468                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999942                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          115                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          291                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           50                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          51335790                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         51335790                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 199770007000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     27663174                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         27663174                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     27663174                       # number of overall hits
system.cpu.dcache.overall_hits::total        27663174                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4148202                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4148202                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4148202                       # number of overall misses
system.cpu.dcache.overall_misses::total       4148202                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 254929124500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 254929124500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 254929124500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 254929124500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     31811376                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     31811376                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     31811376                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     31811376                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.130400                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.130400                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.130400                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.130400                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61455.330406                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61455.330406                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61455.330406                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61455.330406                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1716612                       # number of writebacks
system.cpu.dcache.writebacks::total           1716612                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1865959                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1865959                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1865959                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1865959                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2282243                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2282243                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2282243                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2282243                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3893                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3893                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 134928769000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 134928769000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 134928769000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 134928769000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    254767500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    254767500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.071743                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.071743                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.071743                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.071743                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 59121.122948                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59121.122948                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 59121.122948                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59121.122948                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 65442.460827                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 65442.460827                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                2287367                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      7728498                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7728498                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       801385                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        801385                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  48818044000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  48818044000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      8529883                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      8529883                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.093950                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.093950                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60917.092284                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60917.092284                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       201862                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       201862                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       599523                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       599523                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1515                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1515                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  35800860000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  35800860000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    254767500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    254767500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.070285                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.070285                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 59715.573881                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59715.573881                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 168163.366337                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 168163.366337                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     19934676                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       19934676                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3346817                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3346817                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 206111080500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 206111080500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     23281493                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     23281493                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.143754                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.143754                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61584.209863                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61584.209863                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1664097                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1664097                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1682720                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1682720                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2378                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2378                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  99127909000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  99127909000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.072277                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072277                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58909.330726                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58909.330726                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       103334                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       103334                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         5168                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         5168                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    392038500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    392038500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       108502                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       108502                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.047630                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.047630                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75858.842879                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75858.842879                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data           12                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           12                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         5156                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         5156                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    386283500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    386283500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.047520                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.047520                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74919.220326                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74919.220326                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data       108406                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       108406                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       108406                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       108406                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 199770007000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            29771759                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2287367                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.015733                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          261                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          684                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          66343935                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         66343935                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3161648328000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 519820                       # Simulator instruction rate (inst/s)
host_mem_usage                                 742784                       # Number of bytes of host memory used
host_op_rate                                   519820                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1491.00                       # Real time elapsed on the host
host_tick_rate                              281495591                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   775050523                       # Number of instructions simulated
sim_ops                                     775050523                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.419709                       # Number of seconds simulated
sim_ticks                                419709256500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             86.594733                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                30533496                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             35260223                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              24293                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect          12710723                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          40365352                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             141690                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1169082                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1027392                       # Number of indirect misses.
system.cpu.branchPred.lookups                50363323                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 6911129                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       103762                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   685643889                       # Number of instructions committed
system.cpu.committedOps                     685643889                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.224278                       # CPI: cycles per instruction
system.cpu.discardedOps                      15270473                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                122571074                       # DTB accesses
system.cpu.dtb.data_acv                            13                       # DTB access violations
system.cpu.dtb.data_hits                    125664694                       # DTB hits
system.cpu.dtb.data_misses                      40879                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 96517633                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                     97639231                       # DTB read hits
system.cpu.dtb.read_misses                      34366                       # DTB read misses
system.cpu.dtb.write_accesses                26053441                       # DTB write accesses
system.cpu.dtb.write_acv                           13                       # DTB write access violations
system.cpu.dtb.write_hits                    28025463                       # DTB write hits
system.cpu.dtb.write_misses                      6513                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              203876                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          588531594                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         107096328                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         33030175                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       214858949                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.816808                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               141494942                       # ITB accesses
system.cpu.itb.fetch_acv                         3605                       # ITB acv
system.cpu.itb.fetch_hits                   141481611                       # ITB hits
system.cpu.itb.fetch_misses                     13331                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                  1020      1.98%      1.98% # number of callpals executed
system.cpu.kern.callpal::tbi                        4      0.01%      1.99% # number of callpals executed
system.cpu.kern.callpal::swpipl                 19913     38.71%     40.70% # number of callpals executed
system.cpu.kern.callpal::rdps                    1314      2.55%     43.26% # number of callpals executed
system.cpu.kern.callpal::rti                     3042      5.91%     49.17% # number of callpals executed
system.cpu.kern.callpal::callsys                 1329      2.58%     51.76% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.01%     51.76% # number of callpals executed
system.cpu.kern.callpal::rdunique               24812     48.24%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  51438                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      82599                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     9139     39.08%     39.08% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     430      1.84%     40.92% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   13816     59.08%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                23385                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      9139     48.85%     48.85% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      430      2.30%     51.15% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     9139     48.85%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 18708                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             408290853000     97.30%     97.30% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               651400500      0.16%     97.46% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             10674050000      2.54%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         419616303500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.661479                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.800000                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                3008                      
system.cpu.kern.mode_good::user                  3008                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              4062                       # number of protection mode switches
system.cpu.kern.mode_switch::user                3008                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.740522                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.850919                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        32995862500      7.86%      7.86% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         386620441000     92.14%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                     1020                       # number of times the context was actually changed
system.cpu.numCycles                        839418513                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            24473127      3.57%      3.57% # Class of committed instruction
system.cpu.op_class_0::IntAlu               537922048     78.46%     82.02% # Class of committed instruction
system.cpu.op_class_0::IntMult                  88709      0.01%     82.04% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     82.04% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 84670      0.01%     82.05% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     82.05% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 22350      0.00%     82.05% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     82.05% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     82.05% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  7450      0.00%     82.05% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     82.05% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     82.05% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     82.05% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     82.05% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     82.05% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     82.05% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     82.05% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     82.05% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     82.05% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     82.05% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     82.05% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     82.05% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     82.05% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     82.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     82.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     82.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     82.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     82.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     82.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     82.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     82.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     82.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     82.05% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     82.05% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     82.05% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     82.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     82.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     82.05% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     82.05% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     82.05% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     82.05% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     82.05% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     82.05% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     82.05% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     82.05% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     82.05% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     82.05% # Class of committed instruction
system.cpu.op_class_0::MemRead               94863536     13.84%     95.89% # Class of committed instruction
system.cpu.op_class_0::MemWrite              27655702      4.03%     99.92% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             41094      0.01%     99.93% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            40550      0.01%     99.94% # Class of committed instruction
system.cpu.op_class_0::IprAccess               444653      0.06%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                685643889                       # Class of committed instruction
system.cpu.tickCycles                       624559564                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests           52                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1899104                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3798209                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 419709256500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 419709256500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 419709256500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 419709256500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1463314                       # Transaction distribution
system.membus.trans_dist::WriteReq                430                       # Transaction distribution
system.membus.trans_dist::WriteResp               430                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       797095                       # Transaction distribution
system.membus.trans_dist::WritebackClean       611271                       # Transaction distribution
system.membus.trans_dist::CleanEvict           490738                       # Transaction distribution
system.membus.trans_dist::ReadExReq            435790                       # Transaction distribution
system.membus.trans_dist::ReadExResp           435790                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         611271                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        852044                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1833813                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1833813                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          860                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      3863499                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      3864361                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5698174                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     78242688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     78242688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         3440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    133435392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    133438832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               211681520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1899535                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000027                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005232                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1899483    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      52      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1899535                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1075000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          9843173000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         6874829250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.6                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 419709256500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         3237672750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 419709256500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 419709256500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 419709256500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 419709256500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 419709256500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 419709256500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 419709256500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 419709256500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 419709256500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 419709256500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 419709256500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 419709256500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 419709256500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 419709256500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 419709256500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 419709256500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 419709256500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 419709256500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 419709256500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 419709256500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 419709256500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 419709256500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 419709256500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 419709256500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 419709256500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 419709256500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 419709256500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 419709256500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       39121344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       82421312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          121542656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     39121344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      39121344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     51014080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        51014080                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          611271                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         1287833                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1899104                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       797095                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             797095                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          93210582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         196377160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             289587742                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     93210582                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         93210582                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      121546235                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            121546235                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      121546235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         93210582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        196377160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            411133977                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1391569.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    539843.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1247914.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000570826750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        83525                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        83525                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4994180                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1309124                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1899104                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1408345                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1899104                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1408345                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 111347                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 16776                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             94393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            113684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            115388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            160413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            108109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            105649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             76420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            127680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            148078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             82031                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            86685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           141450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           141526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            93592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            75452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           117207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             68881                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            107896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            100436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            101547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             88829                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             85842                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             60798                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            120607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            100858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             69352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            59692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           105817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           115147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            67797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            53610                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            84462                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.87                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  23423622250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8938785000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             56944066000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13102.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31852.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1296100                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1056297                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.50                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.91                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1899104                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1408345                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1682181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  102150                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3426                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  25265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  26285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  76963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  83743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  84791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  84525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  84499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  85196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  84300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  84354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  84339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  84669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  84050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  83993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  83824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  83564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  83534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  83526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       826942                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    246.061504                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   159.967035                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   256.067165                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       311466     37.66%     37.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       233019     28.18%     65.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       103609     12.53%     78.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        52500      6.35%     84.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        40558      4.90%     89.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        19848      2.40%     92.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        18630      2.25%     94.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9547      1.15%     95.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        37765      4.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       826942                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        83525                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.403664                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.602335                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.754070                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15          11140     13.34%     13.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         64866     77.66%     91.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47          4161      4.98%     95.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          1671      2.00%     97.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           851      1.02%     99.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           383      0.46%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111          195      0.23%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127          112      0.13%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           77      0.09%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           31      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           13      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           10      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            6      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            5      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         83525                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        83525                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.660533                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.631715                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.999454                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            56879     68.10%     68.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1114      1.33%     69.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            23271     27.86%     97.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1624      1.94%     99.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              549      0.66%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               81      0.10%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                7      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         83525                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              114416448                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 7126208                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                89060544                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               121542656                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             90134080                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       272.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       212.20                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    289.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    214.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.79                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.66                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  419709178000                       # Total gap between requests
system.mem_ctrls.avgGap                     126898.16                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     34549952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     79866496                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     89060544                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 82318775.354433953762                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 190290051.418010592461                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 212195806.074627280235                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       611271                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1287833                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1408345                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  17400258250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  39543807750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 10019691458250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28465.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30705.70                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7114514.88                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3077932620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1635982755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          6326189940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3428156700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     33131554560.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     142525486410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      41146892160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       231272195145                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        551.029532                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 105658302500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  14015040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 300035914000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2826354720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1502262135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          6438395040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3835843920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     33131554560.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     140955311400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      42469144800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       231158866575                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        550.759515                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 109104229000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  14015040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 296589987500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 419709256500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                 430                       # Transaction distribution
system.iobus.trans_dist::WriteResp                430                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          860                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          860                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     860                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3440                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3440                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     3440                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1075000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              430000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    419709256500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 419709256500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    143018398                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        143018398                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    143018398                       # number of overall hits
system.cpu.icache.overall_hits::total       143018398                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       611270                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         611270                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       611270                       # number of overall misses
system.cpu.icache.overall_misses::total        611270                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  37375086000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  37375086000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  37375086000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  37375086000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    143629668                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    143629668                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    143629668                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    143629668                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004256                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004256                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004256                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004256                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61143.334369                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61143.334369                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61143.334369                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61143.334369                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       611271                       # number of writebacks
system.cpu.icache.writebacks::total            611271                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       611270                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       611270                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       611270                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       611270                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  36763815000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  36763815000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  36763815000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  36763815000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004256                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004256                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004256                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004256                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60143.332733                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60143.332733                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60143.332733                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60143.332733                       # average overall mshr miss latency
system.cpu.icache.replacements                 611271                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    143018398                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       143018398                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       611270                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        611270                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  37375086000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  37375086000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    143629668                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    143629668                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004256                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004256                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61143.334369                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61143.334369                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       611270                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       611270                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  36763815000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  36763815000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004256                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004256                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60143.332733                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60143.332733                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 419709256500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           143862279                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            611783                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            235.152463                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          337                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           89                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           36                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         287870607                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        287870607                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 419709256500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    122327052                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        122327052                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    122327052                       # number of overall hits
system.cpu.dcache.overall_hits::total       122327052                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1802200                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1802200                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1802200                       # number of overall misses
system.cpu.dcache.overall_misses::total       1802200                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 113005182500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 113005182500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 113005182500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 113005182500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    124129252                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    124129252                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    124129252                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    124129252                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014519                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014519                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014519                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014519                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 62704.018699                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62704.018699                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 62704.018699                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62704.018699                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       797095                       # number of writebacks
system.cpu.dcache.writebacks::total            797095                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       519380                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       519380                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       519380                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       519380                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1282820                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1282820                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1282820                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1282820                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          430                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          430                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  79588277000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  79588277000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  79588277000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  79588277000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010335                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010335                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010335                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010335                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62041.655883                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62041.655883                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62041.655883                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62041.655883                       # average overall mshr miss latency
system.cpu.dcache.replacements                1287833                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     95581256                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        95581256                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       946451                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        946451                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  61151559500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  61151559500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     96527707                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     96527707                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009805                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009805                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 64611.437359                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64611.437359                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        99417                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        99417                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       847034                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       847034                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  54133432000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  54133432000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008775                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008775                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 63909.396789                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 63909.396789                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     26745796                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       26745796                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       855749                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       855749                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  51853623000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  51853623000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     27601545                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     27601545                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031004                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031004                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60594.430142                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60594.430142                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       419963                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       419963                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       435786                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       435786                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          430                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          430                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  25454845000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  25454845000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015788                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015788                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58411.341805                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58411.341805                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        78407                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        78407                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         5014                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         5014                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    358060500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    358060500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        83421                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        83421                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.060105                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.060105                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71412.145991                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71412.145991                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         5014                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         5014                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    353046500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    353046500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.060105                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.060105                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70412.145991                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70412.145991                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        83239                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        83239                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        83239                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        83239                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 419709256500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           124198722                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1288857                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             96.363462                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          214                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          772                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         249879657                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        249879657                       # Number of data accesses

---------- End Simulation Statistics   ----------
