Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu May  8 18:40:26 2025
| Host         : Ido running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: clk_in1 (HIGH)

 There are 137 register/latch pins with no clock driven by root clock pin: pclk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1160 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.736        0.000                      0                 5668        0.059        0.000                      0                 5668        3.000        0.000                       0                  1089  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                     ------------         ----------      --------------
design_1_i/clk_wiz_0/inst/clk_in1         {0.000 5.000}        10.000          100.000         
  clk_bili_wr_design_1_clk_wiz_0_0        {0.000 10.000}       20.000          50.000          
  clk_interpolation_design_1_clk_wiz_0_0  {0.000 80.000}       160.000         6.250           
  clk_vga_design_1_clk_wiz_0_0            {0.000 20.000}       40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0           {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                           3.000        0.000                       0                     1  
  clk_bili_wr_design_1_clk_wiz_0_0              6.307        0.000                      0                 2760        0.255        0.000                      0                 2760        9.500        0.000                       0                   400  
  clk_interpolation_design_1_clk_wiz_0_0      156.387        0.000                      0                    1        1.208        0.000                      0                    1       53.360        0.000                       0                   196  
  clk_vga_design_1_clk_wiz_0_0                 30.427        0.000                      0                 1141        0.059        0.000                      0                 1141       19.500        0.000                       0                   489  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                             7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                              To Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                              --------                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_interpolation_design_1_clk_wiz_0_0  clk_bili_wr_design_1_clk_wiz_0_0              5.736        0.000                      0                  353        0.080        0.000                      0                  353  
clk_vga_design_1_clk_wiz_0_0            clk_bili_wr_design_1_clk_wiz_0_0              6.061        0.000                      0                 1472        0.223        0.000                      0                 1472  
clk_vga_design_1_clk_wiz_0_0            clk_interpolation_design_1_clk_wiz_0_0       29.266        0.000                      0                  192        0.122        0.000                      0                  192  
clk_bili_wr_design_1_clk_wiz_0_0        clk_vga_design_1_clk_wiz_0_0                  5.808        0.000                      0                   12        1.623        0.000                      0                   12  
clk_interpolation_design_1_clk_wiz_0_0  clk_vga_design_1_clk_wiz_0_0                 33.683        0.000                      0                  164        1.018        0.000                      0                  164  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_bili_wr_design_1_clk_wiz_0_0
  To Clock:  clk_bili_wr_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.307ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.307ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.663ns  (logic 0.642ns (4.099%)  route 15.021ns (95.901%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.018ns = ( 19.982 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         1.615    -2.406    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    SLICE_X42Y75         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDRE (Prop_fdre_C_Q)         0.518    -1.888 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[8]/Q
                         net (fo=1, routed)           1.959     0.071    design_1_i/BRAM_MUX_0/U0/bili_pixel_in[8]
    SLICE_X42Y72         LUT4 (Prop_lut4_I1_O)        0.124     0.195 r  design_1_i/BRAM_MUX_0/U0/data_bram_full[8]_INST_0/O
                         net (fo=75, routed)         13.062    13.257    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X0Y39         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         1.859    17.427    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100    17.527 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.638    18.166    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.257 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.725    19.982    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y39         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.410    20.392    
                         clock uncertainty           -0.091    20.301    
    RAMB36_X0Y39         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737    19.564    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.564    
                         arrival time                         -13.257    
  -------------------------------------------------------------------
                         slack                                  6.307    

Slack (MET) :             6.368ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.451ns  (logic 0.586ns (3.793%)  route 14.865ns (96.207%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.018ns = ( 19.982 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         1.736    -2.286    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    DSP48_X0Y23          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434    -1.852 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg/P[0]
                         net (fo=1, routed)           2.428     0.576    design_1_i/BRAM_MUX_0/U0/bili_address_write[0]
    SLICE_X36Y58         LUT4 (Prop_lut4_I1_O)        0.152     0.728 r  design_1_i/BRAM_MUX_0/U0/addr_bram_full[0]_INST_0/O
                         net (fo=104, routed)        12.437    13.165    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X0Y39         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         1.859    17.427    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100    17.527 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.638    18.166    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.257 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.725    19.982    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y39         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.410    20.392    
                         clock uncertainty           -0.091    20.301    
    RAMB36_X0Y39         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.768    19.533    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.533    
                         arrival time                         -13.165    
  -------------------------------------------------------------------
                         slack                                  6.368    

Slack (MET) :             6.499ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.522ns  (logic 0.558ns (3.595%)  route 14.964ns (96.405%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.018ns = ( 19.982 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         1.736    -2.286    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    DSP48_X0Y23          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.434    -1.852 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg/P[6]
                         net (fo=1, routed)           2.511     0.659    design_1_i/BRAM_MUX_0/U0/bili_address_write[6]
    SLICE_X36Y59         LUT4 (Prop_lut4_I1_O)        0.124     0.783 r  design_1_i/BRAM_MUX_0/U0/addr_bram_full[6]_INST_0/O
                         net (fo=104, routed)        12.453    13.236    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X0Y39         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         1.859    17.427    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100    17.527 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.638    18.166    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.257 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.725    19.982    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y39         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.410    20.392    
                         clock uncertainty           -0.091    20.301    
    RAMB36_X0Y39         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    19.735    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.735    
                         arrival time                         -13.236    
  -------------------------------------------------------------------
                         slack                                  6.499    

Slack (MET) :             6.518ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.503ns  (logic 0.558ns (3.599%)  route 14.945ns (96.401%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.018ns = ( 19.982 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         1.736    -2.286    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    DSP48_X0Y23          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.434    -1.852 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg/P[7]
                         net (fo=1, routed)           2.636     0.784    design_1_i/BRAM_MUX_0/U0/bili_address_write[7]
    SLICE_X36Y58         LUT4 (Prop_lut4_I1_O)        0.124     0.908 r  design_1_i/BRAM_MUX_0/U0/addr_bram_full[7]_INST_0/O
                         net (fo=104, routed)        12.309    13.217    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X0Y39         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         1.859    17.427    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100    17.527 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.638    18.166    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.257 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.725    19.982    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y39         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.410    20.392    
                         clock uncertainty           -0.091    20.301    
    RAMB36_X0Y39         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    19.735    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.735    
                         arrival time                         -13.217    
  -------------------------------------------------------------------
                         slack                                  6.518    

Slack (MET) :             6.705ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.113ns  (logic 0.586ns (3.877%)  route 14.527ns (96.123%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.677ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.019ns = ( 19.981 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         1.736    -2.286    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    DSP48_X0Y23          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434    -1.852 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg/P[0]
                         net (fo=1, routed)           2.428     0.576    design_1_i/BRAM_MUX_0/U0/bili_address_write[0]
    SLICE_X36Y58         LUT4 (Prop_lut4_I1_O)        0.152     0.728 r  design_1_i/BRAM_MUX_0/U0/addr_bram_full[0]_INST_0/O
                         net (fo=104, routed)        12.099    12.827    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X0Y38         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         1.859    17.427    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100    17.527 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.638    18.166    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.257 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.724    19.981    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.410    20.391    
                         clock uncertainty           -0.091    20.300    
    RAMB36_X0Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.768    19.532    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.532    
                         arrival time                         -12.827    
  -------------------------------------------------------------------
                         slack                                  6.705    

Slack (MET) :             6.731ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.238ns  (logic 0.642ns (4.213%)  route 14.596ns (95.787%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.797ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.019ns = ( 19.981 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         1.615    -2.406    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    SLICE_X42Y75         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDRE (Prop_fdre_C_Q)         0.518    -1.888 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[8]/Q
                         net (fo=1, routed)           1.959     0.071    design_1_i/BRAM_MUX_0/U0/bili_pixel_in[8]
    SLICE_X42Y72         LUT4 (Prop_lut4_I1_O)        0.124     0.195 r  design_1_i/BRAM_MUX_0/U0/data_bram_full[8]_INST_0/O
                         net (fo=75, routed)         12.637    12.832    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X0Y38         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         1.859    17.427    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100    17.527 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.638    18.166    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.257 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.724    19.981    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.410    20.391    
                         clock uncertainty           -0.091    20.300    
    RAMB36_X0Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737    19.563    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.563    
                         arrival time                         -12.832    
  -------------------------------------------------------------------
                         slack                                  6.731    

Slack (MET) :             6.836ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.184ns  (logic 0.558ns (3.675%)  route 14.626ns (96.325%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.677ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.019ns = ( 19.981 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         1.736    -2.286    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    DSP48_X0Y23          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.434    -1.852 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg/P[6]
                         net (fo=1, routed)           2.511     0.659    design_1_i/BRAM_MUX_0/U0/bili_address_write[6]
    SLICE_X36Y59         LUT4 (Prop_lut4_I1_O)        0.124     0.783 r  design_1_i/BRAM_MUX_0/U0/addr_bram_full[6]_INST_0/O
                         net (fo=104, routed)        12.115    12.898    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X0Y38         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         1.859    17.427    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100    17.527 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.638    18.166    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.257 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.724    19.981    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.410    20.391    
                         clock uncertainty           -0.091    20.300    
    RAMB36_X0Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    19.734    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.734    
                         arrival time                         -12.898    
  -------------------------------------------------------------------
                         slack                                  6.836    

Slack (MET) :             6.855ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.165ns  (logic 0.558ns (3.679%)  route 14.607ns (96.320%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.677ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.019ns = ( 19.981 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         1.736    -2.286    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    DSP48_X0Y23          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.434    -1.852 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg/P[7]
                         net (fo=1, routed)           2.636     0.784    design_1_i/BRAM_MUX_0/U0/bili_address_write[7]
    SLICE_X36Y58         LUT4 (Prop_lut4_I1_O)        0.124     0.908 r  design_1_i/BRAM_MUX_0/U0/addr_bram_full[7]_INST_0/O
                         net (fo=104, routed)        11.971    12.879    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X0Y38         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         1.859    17.427    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100    17.527 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.638    18.166    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.257 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.724    19.981    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.410    20.391    
                         clock uncertainty           -0.091    20.300    
    RAMB36_X0Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    19.734    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.734    
                         arrival time                         -12.879    
  -------------------------------------------------------------------
                         slack                                  6.855    

Slack (MET) :             6.933ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.035ns  (logic 0.642ns (4.270%)  route 14.393ns (95.730%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.021ns = ( 19.979 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         1.615    -2.406    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    SLICE_X42Y75         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDRE (Prop_fdre_C_Q)         0.518    -1.888 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[8]/Q
                         net (fo=1, routed)           1.959     0.071    design_1_i/BRAM_MUX_0/U0/bili_pixel_in[8]
    SLICE_X42Y72         LUT4 (Prop_lut4_I1_O)        0.124     0.195 r  design_1_i/BRAM_MUX_0/U0/data_bram_full[8]_INST_0/O
                         net (fo=75, routed)         12.434    12.629    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X0Y37         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         1.859    17.427    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100    17.527 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.638    18.166    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.257 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.722    19.979    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y37         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.410    20.389    
                         clock uncertainty           -0.091    20.298    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737    19.561    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.561    
                         arrival time                         -12.629    
  -------------------------------------------------------------------
                         slack                                  6.933    

Slack (MET) :             6.965ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.056ns  (logic 0.558ns (3.706%)  route 14.498ns (96.294%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.018ns = ( 19.982 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         1.736    -2.286    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    DSP48_X0Y23          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.434    -1.852 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg/P[4]
                         net (fo=1, routed)           2.138     0.286    design_1_i/BRAM_MUX_0/U0/bili_address_write[4]
    SLICE_X36Y59         LUT4 (Prop_lut4_I1_O)        0.124     0.410 r  design_1_i/BRAM_MUX_0/U0/addr_bram_full[4]_INST_0/O
                         net (fo=104, routed)        12.360    12.770    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X0Y39         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         1.859    17.427    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100    17.527 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.638    18.166    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.257 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.725    19.982    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y39         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.410    20.392    
                         clock uncertainty           -0.091    20.301    
    RAMB36_X0Y39         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    19.735    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.735    
                         arrival time                         -12.770    
  -------------------------------------------------------------------
                         slack                                  6.965    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.369%)  route 0.184ns (56.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.115ns
    Source Clock Delay      (SCD):    0.195ns
    Clock Pessimism Removal (CPR):    -0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         0.712    -0.701    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.045    -0.656 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.266    -0.390    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.364 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.559     0.195    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X52Y109        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y109        FDRE (Prop_fdre_C_Q)         0.141     0.336 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.184     0.520    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X52Y109        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         1.012    -1.098    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.056    -1.042 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.299    -0.743    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.714 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.828     0.115    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X52Y109        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.080     0.195    
    SLICE_X52Y109        FDRE (Hold_fdre_C_D)         0.070     0.265    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.265    
                         arrival time                           0.520    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.573%)  route 0.207ns (59.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.110ns
    Source Clock Delay      (SCD):    0.194ns
    Clock Pessimism Removal (CPR):    -0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         0.712    -0.701    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.045    -0.656 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.266    -0.390    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.364 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.558     0.194    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X52Y111        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y111        FDRE (Prop_fdre_C_Q)         0.141     0.335 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=81, routed)          0.207     0.541    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X52Y115        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         1.012    -1.098    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.056    -1.042 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.299    -0.743    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.714 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.823     0.110    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X52Y115        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.096     0.206    
    SLICE_X52Y115        FDRE (Hold_fdre_C_D)         0.070     0.276    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.276    
                         arrival time                           0.541    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.287ns (75.482%)  route 0.093ns (24.518%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.269ns
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         0.571    -0.843    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    SLICE_X32Y56         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.702 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[2]/Q
                         net (fo=5, routed)           0.093    -0.609    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg_n_0_[2]
    SLICE_X32Y56         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146    -0.463 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.463    design_1_i/BILINEAR_INTERPOLATI_0/U0/data0[3]
    SLICE_X32Y56         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         0.842    -1.269    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    SLICE_X32Y56         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[3]/C
                         clock pessimism              0.426    -0.843    
    SLICE_X32Y56         FDRE (Hold_fdre_C_D)         0.105    -0.738    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[3]
  -------------------------------------------------------------------
                         required time                          0.738    
                         arrival time                          -0.463    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         0.568    -0.846    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    SLICE_X32Y62         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.705 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[27]/Q
                         net (fo=2, routed)           0.134    -0.571    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg_n_0_[27]
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.460 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.460    design_1_i/BILINEAR_INTERPOLATI_0/U0/data0[27]
    SLICE_X32Y62         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         0.838    -1.273    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    SLICE_X32Y62         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[27]/C
                         clock pessimism              0.427    -0.846    
    SLICE_X32Y62         FDRE (Hold_fdre_C_D)         0.105    -0.741    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[27]
  -------------------------------------------------------------------
                         required time                          0.741    
                         arrival time                          -0.460    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         0.569    -0.845    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    SLICE_X32Y60         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.704 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[19]/Q
                         net (fo=2, routed)           0.134    -0.570    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg_n_0_[19]
    SLICE_X32Y60         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.459 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.459    design_1_i/BILINEAR_INTERPOLATI_0/U0/data0[19]
    SLICE_X32Y60         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         0.840    -1.271    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    SLICE_X32Y60         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[19]/C
                         clock pessimism              0.426    -0.845    
    SLICE_X32Y60         FDRE (Hold_fdre_C_D)         0.105    -0.740    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[19]
  -------------------------------------------------------------------
                         required time                          0.740    
                         arrival time                          -0.459    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         0.569    -0.845    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    SLICE_X32Y61         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.704 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[23]/Q
                         net (fo=2, routed)           0.134    -0.570    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg_n_0_[23]
    SLICE_X32Y61         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.459 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.459    design_1_i/BILINEAR_INTERPOLATI_0/U0/data0[23]
    SLICE_X32Y61         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         0.840    -1.271    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    SLICE_X32Y61         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[23]/C
                         clock pessimism              0.426    -0.845    
    SLICE_X32Y61         FDRE (Hold_fdre_C_D)         0.105    -0.740    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[23]
  -------------------------------------------------------------------
                         required time                          0.740    
                         arrival time                          -0.459    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         0.570    -0.844    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    SLICE_X32Y59         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.703 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[15]/Q
                         net (fo=4, routed)           0.134    -0.569    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg_n_0_[15]
    SLICE_X32Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.458 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.458    design_1_i/BILINEAR_INTERPOLATI_0/U0/data0[15]
    SLICE_X32Y59         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         0.841    -1.270    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    SLICE_X32Y59         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[15]/C
                         clock pessimism              0.426    -0.844    
    SLICE_X32Y59         FDRE (Hold_fdre_C_D)         0.105    -0.739    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[15]
  -------------------------------------------------------------------
                         required time                          0.739    
                         arrival time                          -0.458    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         0.570    -0.844    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    SLICE_X32Y57         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.703 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[7]/Q
                         net (fo=4, routed)           0.134    -0.569    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg_n_0_[7]
    SLICE_X32Y57         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.458 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.458    design_1_i/BILINEAR_INTERPOLATI_0/U0/data0[7]
    SLICE_X32Y57         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         0.841    -1.270    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    SLICE_X32Y57         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[7]/C
                         clock pessimism              0.426    -0.844    
    SLICE_X32Y57         FDRE (Hold_fdre_C_D)         0.105    -0.739    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[7]
  -------------------------------------------------------------------
                         required time                          0.739    
                         arrival time                          -0.458    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.174%)  route 0.176ns (51.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.118ns
    Source Clock Delay      (SCD):    0.197ns
    Clock Pessimism Removal (CPR):    -0.079ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         0.712    -0.701    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.045    -0.656 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.266    -0.390    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.364 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.561     0.197    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X58Y107        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y107        FDRE (Prop_fdre_C_Q)         0.164     0.361 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.176     0.537    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X58Y107        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         1.012    -1.098    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.056    -1.042 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.299    -0.743    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.714 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.831     0.118    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X58Y107        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.079     0.197    
    SLICE_X58Y107        FDRE (Hold_fdre_C_D)         0.059     0.256    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.256    
                         arrival time                           0.537    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.252ns (64.978%)  route 0.136ns (35.022%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         0.567    -0.847    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    SLICE_X32Y63         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.706 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[31]/Q
                         net (fo=2, routed)           0.136    -0.570    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg_n_0_[31]
    SLICE_X32Y63         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.459 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.000    -0.459    design_1_i/BILINEAR_INTERPOLATI_0/U0/data0[31]
    SLICE_X32Y63         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         0.837    -1.274    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    SLICE_X32Y63         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[31]/C
                         clock pessimism              0.427    -0.847    
    SLICE_X32Y63         FDRE (Hold_fdre_C_D)         0.105    -0.742    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[31]
  -------------------------------------------------------------------
                         required time                          0.742    
                         arrival time                          -0.459    
  -------------------------------------------------------------------
                         slack                                  0.283    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_bili_wr_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y11     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y11     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y9      design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y9      design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y10     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y10     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y37     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y37     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y38     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y38     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X53Y46     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_341_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y58     design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y58     design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y58     design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y59     design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y59     design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y59     design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y59     design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y60     design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y60     design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y56     design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y56     design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y56     design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y56     design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y56     design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y56     design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y56     design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y56     design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y56     design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y56     design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_interpolation_design_1_clk_wiz_0_0
  To Clock:  clk_interpolation_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack      156.387ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.208ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       53.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             156.387ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@160.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.399ns  (logic 0.456ns (13.417%)  route 2.943ns (86.583%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.915ns = ( 157.085 - 160.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.621    -2.400    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X39Y76         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDRE (Prop_fdre_C_Q)         0.456    -1.944 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/Q
                         net (fo=85, routed)          2.943     0.998    design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig
    SLICE_X38Y60         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    E3                   IBUF                         0.000   160.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162   161.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   153.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   155.477    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   155.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.516   157.085    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X38Y60         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/C
                         clock pessimism              0.489   157.574    
                         clock uncertainty           -0.130   157.443    
    SLICE_X38Y60         FDRE (Setup_fdre_C_D)       -0.058   157.385    design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg
  -------------------------------------------------------------------
                         required time                        157.385    
                         arrival time                          -0.998    
  -------------------------------------------------------------------
                         slack                                156.387    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.208ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.345ns  (logic 0.141ns (10.485%)  route 1.204ns (89.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.556    -0.858    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X39Y76         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.717 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/Q
                         net (fo=85, routed)          1.204     0.487    design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig
    SLICE_X38Y60         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.838    -1.273    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X38Y60         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/C
                         clock pessimism              0.463    -0.810    
    SLICE_X38Y60         FDRE (Hold_fdre_C_D)         0.089    -0.721    design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg
  -------------------------------------------------------------------
                         required time                          0.721    
                         arrival time                           0.487    
  -------------------------------------------------------------------
                         slack                                  1.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_interpolation_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 80.000 }
Period(ns):         160.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         160.000     157.845    BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         160.000     158.751    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X49Y75     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X43Y79     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[100]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X43Y79     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[101]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X43Y79     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[102]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X43Y79     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[103]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X43Y80     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[104]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X43Y80     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[105]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X43Y80     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[106]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       160.000     53.360     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X49Y76     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[108]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X45Y78     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X49Y78     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[113]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X49Y78     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[114]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X49Y78     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[115]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X49Y78     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[116]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X46Y71     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X46Y71     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X44Y84     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[140]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X44Y84     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[141]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X49Y75     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X43Y80     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[104]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X43Y80     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[105]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X43Y80     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[106]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X43Y80     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[107]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X49Y76     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[108]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X49Y77     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[109]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X49Y77     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[110]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X49Y77     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[111]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X49Y77     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[112]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_vga_design_1_clk_wiz_0_0
  To Clock:  clk_vga_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       30.427ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.427ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.136ns  (logic 5.905ns (72.577%)  route 2.231ns (27.423%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.648ns = ( 37.352 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.201ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.820    -2.201    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X11Y44         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDRE (Prop_fdre_C_Q)         0.456    -1.745 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]__0/Q
                         net (fo=5, routed)           1.131    -0.615    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]__0_n_0
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.124    -0.491 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.491    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_i_3_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.059 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.059    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.173 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.173    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__0_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.287 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.287    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__1_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.401 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.401    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__2_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.623 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__3/O[0]
                         net (fo=14, routed)          1.098     1.722    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__3_n_7
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[0])
                                                      4.211     5.933 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig1/PCOUT[0]
                         net (fo=1, routed)           0.002     5.935    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig1_n_153
    DSP48_X0Y19          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.784    37.352    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    DSP48_X0Y19          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/CLK
                         clock pessimism              0.512    37.864    
                         clock uncertainty           -0.102    37.762    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    36.362    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg
  -------------------------------------------------------------------
                         required time                         36.362    
                         arrival time                          -5.935    
  -------------------------------------------------------------------
                         slack                                 30.427    

Slack (MET) :             30.427ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.136ns  (logic 5.905ns (72.577%)  route 2.231ns (27.423%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.648ns = ( 37.352 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.201ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.820    -2.201    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X11Y44         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDRE (Prop_fdre_C_Q)         0.456    -1.745 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]__0/Q
                         net (fo=5, routed)           1.131    -0.615    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]__0_n_0
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.124    -0.491 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.491    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_i_3_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.059 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.059    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.173 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.173    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__0_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.287 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.287    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__1_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.401 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.401    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__2_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.623 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__3/O[0]
                         net (fo=14, routed)          1.098     1.722    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__3_n_7
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[10])
                                                      4.211     5.933 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig1/PCOUT[10]
                         net (fo=1, routed)           0.002     5.935    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig1_n_143
    DSP48_X0Y19          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.784    37.352    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    DSP48_X0Y19          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/CLK
                         clock pessimism              0.512    37.864    
                         clock uncertainty           -0.102    37.762    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    36.362    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg
  -------------------------------------------------------------------
                         required time                         36.362    
                         arrival time                          -5.935    
  -------------------------------------------------------------------
                         slack                                 30.427    

Slack (MET) :             30.427ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.136ns  (logic 5.905ns (72.577%)  route 2.231ns (27.423%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.648ns = ( 37.352 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.201ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.820    -2.201    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X11Y44         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDRE (Prop_fdre_C_Q)         0.456    -1.745 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]__0/Q
                         net (fo=5, routed)           1.131    -0.615    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]__0_n_0
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.124    -0.491 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.491    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_i_3_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.059 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.059    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.173 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.173    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__0_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.287 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.287    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__1_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.401 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.401    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__2_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.623 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__3/O[0]
                         net (fo=14, routed)          1.098     1.722    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__3_n_7
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[11])
                                                      4.211     5.933 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig1/PCOUT[11]
                         net (fo=1, routed)           0.002     5.935    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig1_n_142
    DSP48_X0Y19          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.784    37.352    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    DSP48_X0Y19          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/CLK
                         clock pessimism              0.512    37.864    
                         clock uncertainty           -0.102    37.762    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    36.362    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg
  -------------------------------------------------------------------
                         required time                         36.362    
                         arrival time                          -5.935    
  -------------------------------------------------------------------
                         slack                                 30.427    

Slack (MET) :             30.427ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.136ns  (logic 5.905ns (72.577%)  route 2.231ns (27.423%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.648ns = ( 37.352 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.201ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.820    -2.201    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X11Y44         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDRE (Prop_fdre_C_Q)         0.456    -1.745 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]__0/Q
                         net (fo=5, routed)           1.131    -0.615    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]__0_n_0
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.124    -0.491 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.491    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_i_3_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.059 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.059    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.173 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.173    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__0_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.287 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.287    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__1_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.401 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.401    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__2_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.623 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__3/O[0]
                         net (fo=14, routed)          1.098     1.722    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__3_n_7
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[12])
                                                      4.211     5.933 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig1/PCOUT[12]
                         net (fo=1, routed)           0.002     5.935    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig1_n_141
    DSP48_X0Y19          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.784    37.352    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    DSP48_X0Y19          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/CLK
                         clock pessimism              0.512    37.864    
                         clock uncertainty           -0.102    37.762    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    36.362    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg
  -------------------------------------------------------------------
                         required time                         36.362    
                         arrival time                          -5.935    
  -------------------------------------------------------------------
                         slack                                 30.427    

Slack (MET) :             30.427ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.136ns  (logic 5.905ns (72.577%)  route 2.231ns (27.423%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.648ns = ( 37.352 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.201ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.820    -2.201    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X11Y44         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDRE (Prop_fdre_C_Q)         0.456    -1.745 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]__0/Q
                         net (fo=5, routed)           1.131    -0.615    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]__0_n_0
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.124    -0.491 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.491    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_i_3_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.059 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.059    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.173 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.173    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__0_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.287 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.287    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__1_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.401 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.401    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__2_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.623 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__3/O[0]
                         net (fo=14, routed)          1.098     1.722    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__3_n_7
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[13])
                                                      4.211     5.933 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig1/PCOUT[13]
                         net (fo=1, routed)           0.002     5.935    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig1_n_140
    DSP48_X0Y19          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.784    37.352    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    DSP48_X0Y19          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/CLK
                         clock pessimism              0.512    37.864    
                         clock uncertainty           -0.102    37.762    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    36.362    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg
  -------------------------------------------------------------------
                         required time                         36.362    
                         arrival time                          -5.935    
  -------------------------------------------------------------------
                         slack                                 30.427    

Slack (MET) :             30.427ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.136ns  (logic 5.905ns (72.577%)  route 2.231ns (27.423%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.648ns = ( 37.352 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.201ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.820    -2.201    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X11Y44         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDRE (Prop_fdre_C_Q)         0.456    -1.745 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]__0/Q
                         net (fo=5, routed)           1.131    -0.615    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]__0_n_0
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.124    -0.491 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.491    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_i_3_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.059 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.059    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.173 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.173    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__0_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.287 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.287    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__1_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.401 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.401    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__2_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.623 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__3/O[0]
                         net (fo=14, routed)          1.098     1.722    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__3_n_7
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[14])
                                                      4.211     5.933 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig1/PCOUT[14]
                         net (fo=1, routed)           0.002     5.935    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig1_n_139
    DSP48_X0Y19          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.784    37.352    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    DSP48_X0Y19          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/CLK
                         clock pessimism              0.512    37.864    
                         clock uncertainty           -0.102    37.762    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    36.362    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg
  -------------------------------------------------------------------
                         required time                         36.362    
                         arrival time                          -5.935    
  -------------------------------------------------------------------
                         slack                                 30.427    

Slack (MET) :             30.427ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.136ns  (logic 5.905ns (72.577%)  route 2.231ns (27.423%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.648ns = ( 37.352 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.201ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.820    -2.201    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X11Y44         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDRE (Prop_fdre_C_Q)         0.456    -1.745 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]__0/Q
                         net (fo=5, routed)           1.131    -0.615    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]__0_n_0
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.124    -0.491 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.491    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_i_3_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.059 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.059    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.173 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.173    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__0_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.287 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.287    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__1_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.401 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.401    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__2_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.623 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__3/O[0]
                         net (fo=14, routed)          1.098     1.722    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__3_n_7
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[15])
                                                      4.211     5.933 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig1/PCOUT[15]
                         net (fo=1, routed)           0.002     5.935    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig1_n_138
    DSP48_X0Y19          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.784    37.352    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    DSP48_X0Y19          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/CLK
                         clock pessimism              0.512    37.864    
                         clock uncertainty           -0.102    37.762    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    36.362    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg
  -------------------------------------------------------------------
                         required time                         36.362    
                         arrival time                          -5.935    
  -------------------------------------------------------------------
                         slack                                 30.427    

Slack (MET) :             30.427ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.136ns  (logic 5.905ns (72.577%)  route 2.231ns (27.423%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.648ns = ( 37.352 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.201ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.820    -2.201    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X11Y44         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDRE (Prop_fdre_C_Q)         0.456    -1.745 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]__0/Q
                         net (fo=5, routed)           1.131    -0.615    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]__0_n_0
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.124    -0.491 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.491    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_i_3_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.059 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.059    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.173 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.173    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__0_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.287 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.287    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__1_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.401 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.401    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__2_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.623 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__3/O[0]
                         net (fo=14, routed)          1.098     1.722    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__3_n_7
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[16])
                                                      4.211     5.933 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig1/PCOUT[16]
                         net (fo=1, routed)           0.002     5.935    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig1_n_137
    DSP48_X0Y19          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.784    37.352    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    DSP48_X0Y19          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/CLK
                         clock pessimism              0.512    37.864    
                         clock uncertainty           -0.102    37.762    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    36.362    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg
  -------------------------------------------------------------------
                         required time                         36.362    
                         arrival time                          -5.935    
  -------------------------------------------------------------------
                         slack                                 30.427    

Slack (MET) :             30.427ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.136ns  (logic 5.905ns (72.577%)  route 2.231ns (27.423%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.648ns = ( 37.352 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.201ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.820    -2.201    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X11Y44         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDRE (Prop_fdre_C_Q)         0.456    -1.745 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]__0/Q
                         net (fo=5, routed)           1.131    -0.615    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]__0_n_0
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.124    -0.491 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.491    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_i_3_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.059 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.059    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.173 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.173    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__0_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.287 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.287    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__1_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.401 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.401    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__2_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.623 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__3/O[0]
                         net (fo=14, routed)          1.098     1.722    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__3_n_7
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[17])
                                                      4.211     5.933 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig1/PCOUT[17]
                         net (fo=1, routed)           0.002     5.935    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig1_n_136
    DSP48_X0Y19          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.784    37.352    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    DSP48_X0Y19          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/CLK
                         clock pessimism              0.512    37.864    
                         clock uncertainty           -0.102    37.762    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    36.362    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg
  -------------------------------------------------------------------
                         required time                         36.362    
                         arrival time                          -5.935    
  -------------------------------------------------------------------
                         slack                                 30.427    

Slack (MET) :             30.427ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.136ns  (logic 5.905ns (72.577%)  route 2.231ns (27.423%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.648ns = ( 37.352 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.201ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.820    -2.201    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X11Y44         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDRE (Prop_fdre_C_Q)         0.456    -1.745 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]__0/Q
                         net (fo=5, routed)           1.131    -0.615    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]__0_n_0
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.124    -0.491 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.491    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_i_3_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.059 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.059    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.173 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.173    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__0_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.287 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.287    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__1_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.401 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.401    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__2_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.623 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__3/O[0]
                         net (fo=14, routed)          1.098     1.722    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__3_n_7
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[18])
                                                      4.211     5.933 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig1/PCOUT[18]
                         net (fo=1, routed)           0.002     5.935    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig1_n_135
    DSP48_X0Y19          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.784    37.352    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    DSP48_X0Y19          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/CLK
                         clock pessimism              0.512    37.864    
                         clock uncertainty           -0.102    37.762    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    36.362    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg
  -------------------------------------------------------------------
                         required time                         36.362    
                         arrival time                          -5.935    
  -------------------------------------------------------------------
                         slack                                 30.427    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.345%)  route 0.214ns (56.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.287ns
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.555    -0.859    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X54Y79         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.695 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[7]/Q
                         net (fo=3, routed)           0.214    -0.481    design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg_n_0_[7]
    SLICE_X51Y79         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.824    -1.287    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X51Y79         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[7]/C
                         clock pessimism              0.692    -0.595    
    SLICE_X51Y79         FDRE (Hold_fdre_C_D)         0.055    -0.540    design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[7]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.481    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.538%)  route 0.306ns (68.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.289ns
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.551    -0.863    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X52Y74         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.722 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[3]/Q
                         net (fo=3, routed)           0.306    -0.416    design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg_n_0_[3]
    SLICE_X45Y74         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.822    -1.289    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X45Y74         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[3]/C
                         clock pessimism              0.692    -0.597    
    SLICE_X45Y74         FDRE (Hold_fdre_C_D)         0.070    -0.527    design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[3]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.416    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111101]__1/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.390%)  route 0.294ns (67.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.556    -0.858    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X53Y80         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.717 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[10]/Q
                         net (fo=3, routed)           0.294    -0.423    design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg_n_0_[10]
    SLICE_X48Y82         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111101]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.829    -1.282    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X48Y82         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111101]__1/C
                         clock pessimism              0.692    -0.590    
    SLICE_X48Y82         FDRE (Hold_fdre_C_D)         0.055    -0.535    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111101]__1
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.279ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.562    -0.852    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X39Y82         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.711 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[36]/Q
                         net (fo=1, routed)           0.087    -0.624    design_1_i/BILINEAR_INTERPOLATI_0/U0/p_0_in[0]
    SLICE_X38Y82         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.832    -1.279    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X38Y82         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[0]/C
                         clock pessimism              0.440    -0.839    
    SLICE_X38Y82         FDRE (Hold_fdre_C_D)         0.085    -0.754    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[0]
  -------------------------------------------------------------------
                         required time                          0.754    
                         arrival time                          -0.624    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111108]__1/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.141ns (29.791%)  route 0.332ns (70.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.291ns
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.551    -0.863    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X52Y74         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.722 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[3]/Q
                         net (fo=3, routed)           0.332    -0.390    design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg_n_0_[3]
    SLICE_X51Y76         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111108]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.820    -1.291    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X51Y76         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111108]__1/C
                         clock pessimism              0.692    -0.599    
    SLICE_X51Y76         FDRE (Hold_fdre_C_D)         0.063    -0.536    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111108]__1
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.164ns (33.715%)  route 0.322ns (66.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.286ns
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.556    -0.858    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X54Y80         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.694 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[8]/Q
                         net (fo=3, routed)           0.322    -0.371    design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg_n_0_[8]
    SLICE_X51Y80         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.825    -1.286    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X51Y80         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[20]/C
                         clock pessimism              0.692    -0.594    
    SLICE_X51Y80         FDRE (Hold_fdre_C_D)         0.070    -0.524    design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[20]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111100]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.220%)  route 0.114ns (44.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.562    -0.852    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X43Y82         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.711 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[23]/Q
                         net (fo=3, routed)           0.114    -0.597    design_1_i/BILINEAR_INTERPOLATI_0/U0/A[11]
    SLICE_X42Y82         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.830    -1.281    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X42Y82         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111100]/C
                         clock pessimism              0.442    -0.839    
    SLICE_X42Y82         FDRE (Hold_fdre_C_D)         0.085    -0.754    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111100]
  -------------------------------------------------------------------
                         required time                          0.754    
                         arrival time                          -0.597    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.510%)  route 0.118ns (45.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.287ns
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.555    -0.859    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X39Y75         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.718 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[25]/Q
                         net (fo=3, routed)           0.118    -0.600    design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg_n_0_[25]
    SLICE_X38Y75         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.824    -1.287    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X38Y75         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[1]/C
                         clock pessimism              0.441    -0.846    
    SLICE_X38Y75         FDRE (Hold_fdre_C_D)         0.085    -0.761    design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[1]
  -------------------------------------------------------------------
                         required time                          0.761    
                         arrival time                          -0.600    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111105]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[6]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.591%)  route 0.122ns (46.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.287ns
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.555    -0.859    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X39Y74         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111105]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.718 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111105]/Q
                         net (fo=1, routed)           0.122    -0.596    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-_n_0_1111111105]
    SLICE_X38Y74         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[6]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.824    -1.287    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X38Y74         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[6]__0/C
                         clock pessimism              0.441    -0.846    
    SLICE_X38Y74         FDRE (Hold_fdre_C_D)         0.084    -0.762    design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[6]__0
  -------------------------------------------------------------------
                         required time                          0.762    
                         arrival time                          -0.596    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.575%)  route 0.352ns (71.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.557    -0.857    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X53Y81         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.716 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[33]/Q
                         net (fo=3, routed)           0.352    -0.363    design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg_n_0_[33]
    SLICE_X48Y81         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.828    -1.283    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X48Y81         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[9]/C
                         clock pessimism              0.692    -0.591    
    SLICE_X48Y81         FDRE (Hold_fdre_C_D)         0.061    -0.530    design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[9]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_vga_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X3Y37     design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         40.000      37.846     DSP48_X0Y19      design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X38Y82     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X38Y75     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[0]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X39Y80     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X38Y82     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[10]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X42Y81     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X40Y81     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]__0/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y82     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y82     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y75     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[0]__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y82     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[10]__0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y82     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[10]__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y81     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y82     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y82     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y74     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y74     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[2]__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y75     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[0]__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y80     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y81     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y81     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y81     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y75     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[1]__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y75     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[1]__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y74     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y74     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[2]__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y74     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y19   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_interpolation_design_1_clk_wiz_0_0
  To Clock:  clk_bili_wr_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.736ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.736ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.057ns  (logic 0.914ns (5.692%)  route 15.143ns (94.308%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        2.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.018ns = ( 19.982 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.384ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.637    -2.384    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X38Y60         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.518    -1.866 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/Q
                         net (fo=40, routed)          3.295     1.428    design_1_i/BRAM_MUX_0/bili_wea
    SLICE_X36Y63         LUT4 (Prop_lut4_I1_O)        0.124     1.552 r  design_1_i/BRAM_MUX_0/we_bram_full_INST_0/O
                         net (fo=6, routed)           1.598     3.150    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/wea[0]
    SLICE_X42Y63         LUT4 (Prop_lut4_I1_O)        0.124     3.274 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_1__0/O
                         net (fo=22, routed)          9.172    12.446    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2
    SLICE_X8Y186         LUT5 (Prop_lut5_I2_O)        0.148    12.594 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__39/O
                         net (fo=1, routed)           1.079    13.673    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/ena_array[36]
    RAMB36_X0Y39         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         1.859    17.427    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100    17.527 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.638    18.166    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.257 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.725    19.982    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y39         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.325    20.307    
                         clock uncertainty           -0.250    20.056    
    RAMB36_X0Y39         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647    19.409    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.409    
                         arrival time                         -13.673    
  -------------------------------------------------------------------
                         slack                                  5.736    

Slack (MET) :             6.339ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.652ns  (logic 0.890ns (5.686%)  route 14.762ns (94.314%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        2.684ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.025ns = ( 19.975 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.384ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.637    -2.384    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X38Y60         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.518    -1.866 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/Q
                         net (fo=40, routed)          3.295     1.428    design_1_i/BRAM_MUX_0/bili_wea
    SLICE_X36Y63         LUT4 (Prop_lut4_I1_O)        0.124     1.552 r  design_1_i/BRAM_MUX_0/we_bram_full_INST_0/O
                         net (fo=6, routed)           1.598     3.150    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/wea[0]
    SLICE_X42Y63         LUT4 (Prop_lut4_I1_O)        0.124     3.274 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_1__0/O
                         net (fo=22, routed)          8.996    12.271    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2
    SLICE_X8Y177         LUT5 (Prop_lut5_I2_O)        0.124    12.395 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__41/O
                         net (fo=1, routed)           0.873    13.267    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/ena_array[38]
    RAMB36_X0Y36         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         1.859    17.427    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100    17.527 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.638    18.166    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.257 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.718    19.975    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.325    20.300    
                         clock uncertainty           -0.250    20.049    
    RAMB36_X0Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    19.606    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.606    
                         arrival time                         -13.267    
  -------------------------------------------------------------------
                         slack                                  6.339    

Slack (MET) :             6.365ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.632ns  (logic 0.890ns (5.694%)  route 14.742ns (94.306%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        2.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.019ns = ( 19.981 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.384ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.637    -2.384    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X38Y60         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.518    -1.866 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/Q
                         net (fo=40, routed)          3.295     1.428    design_1_i/BRAM_MUX_0/bili_wea
    SLICE_X36Y63         LUT4 (Prop_lut4_I1_O)        0.124     1.552 r  design_1_i/BRAM_MUX_0/we_bram_full_INST_0/O
                         net (fo=6, routed)           1.598     3.150    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/wea[0]
    SLICE_X42Y63         LUT4 (Prop_lut4_I1_O)        0.124     3.274 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_1__0/O
                         net (fo=22, routed)          7.507    10.781    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2
    SLICE_X62Y177        LUT5 (Prop_lut5_I2_O)        0.124    10.905 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__29/O
                         net (fo=1, routed)           2.342    13.247    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/ena_array[42]
    RAMB36_X0Y38         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         1.859    17.427    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100    17.527 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.638    18.166    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.257 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.724    19.981    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.325    20.306    
                         clock uncertainty           -0.250    20.055    
    RAMB36_X0Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    19.612    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.612    
                         arrival time                         -13.247    
  -------------------------------------------------------------------
                         slack                                  6.365    

Slack (MET) :             6.555ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.439ns  (logic 0.890ns (5.765%)  route 14.549ns (94.235%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        2.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.021ns = ( 19.979 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.384ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.637    -2.384    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X38Y60         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.518    -1.866 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/Q
                         net (fo=40, routed)          3.295     1.428    design_1_i/BRAM_MUX_0/bili_wea
    SLICE_X36Y63         LUT4 (Prop_lut4_I1_O)        0.124     1.552 r  design_1_i/BRAM_MUX_0/we_bram_full_INST_0/O
                         net (fo=6, routed)           1.598     3.150    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/wea[0]
    SLICE_X42Y63         LUT4 (Prop_lut4_I1_O)        0.124     3.274 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_1__0/O
                         net (fo=22, routed)          9.172    12.446    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2
    SLICE_X8Y186         LUT5 (Prop_lut5_I2_O)        0.124    12.570 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__36/O
                         net (fo=1, routed)           0.484    13.055    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/ena_array[33]
    RAMB36_X0Y37         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         1.859    17.427    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100    17.527 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.638    18.166    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.257 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.722    19.979    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y37         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.325    20.304    
                         clock uncertainty           -0.250    20.053    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    19.610    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.610    
                         arrival time                         -13.055    
  -------------------------------------------------------------------
                         slack                                  6.555    

Slack (MET) :             6.625ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.154ns  (logic 0.919ns (6.065%)  route 14.235ns (93.935%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        2.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.030ns = ( 19.970 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.384ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.637    -2.384    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X38Y60         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.518    -1.866 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/Q
                         net (fo=40, routed)          3.295     1.428    design_1_i/BRAM_MUX_0/bili_wea
    SLICE_X36Y63         LUT4 (Prop_lut4_I1_O)        0.124     1.552 r  design_1_i/BRAM_MUX_0/we_bram_full_INST_0/O
                         net (fo=6, routed)           1.598     3.150    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/wea[0]
    SLICE_X42Y63         LUT4 (Prop_lut4_I1_O)        0.124     3.274 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_1__0/O
                         net (fo=22, routed)          8.996    12.271    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2
    SLICE_X8Y177         LUT5 (Prop_lut5_I2_O)        0.153    12.424 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__28/O
                         net (fo=1, routed)           0.346    12.769    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/ena_array[41]
    RAMB36_X0Y35         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         1.859    17.427    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100    17.527 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.638    18.166    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.257 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.713    19.970    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.325    20.295    
                         clock uncertainty           -0.250    20.044    
    RAMB36_X0Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.650    19.394    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.394    
                         arrival time                         -12.769    
  -------------------------------------------------------------------
                         slack                                  6.625    

Slack (MET) :             7.713ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.083ns  (logic 0.918ns (6.518%)  route 13.165ns (93.482%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        2.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.005ns = ( 20.005 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.384ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.637    -2.384    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X38Y60         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.518    -1.866 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/Q
                         net (fo=40, routed)          3.295     1.428    design_1_i/BRAM_MUX_0/bili_wea
    SLICE_X36Y63         LUT4 (Prop_lut4_I1_O)        0.124     1.552 r  design_1_i/BRAM_MUX_0/we_bram_full_INST_0/O
                         net (fo=6, routed)           1.598     3.150    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/wea[0]
    SLICE_X42Y63         LUT4 (Prop_lut4_I1_O)        0.124     3.274 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_1__0/O
                         net (fo=22, routed)          7.507    10.781    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2
    SLICE_X62Y177        LUT5 (Prop_lut5_I2_O)        0.152    10.933 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__34/O
                         net (fo=1, routed)           0.766    11.699    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/ena_array[47]
    RAMB36_X2Y35         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         1.859    17.427    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100    17.527 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.638    18.166    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.257 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.748    20.005    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y35         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.325    20.330    
                         clock uncertainty           -0.250    20.079    
    RAMB36_X2Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.667    19.412    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.412    
                         arrival time                         -11.699    
  -------------------------------------------------------------------
                         slack                                  7.713    

Slack (MET) :             7.745ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.235ns  (logic 0.890ns (6.252%)  route 13.345ns (93.748%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        2.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.036ns = ( 19.964 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.384ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.637    -2.384    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X38Y60         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.518    -1.866 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/Q
                         net (fo=40, routed)          3.295     1.428    design_1_i/BRAM_MUX_0/bili_wea
    SLICE_X36Y63         LUT4 (Prop_lut4_I1_O)        0.124     1.552 r  design_1_i/BRAM_MUX_0/we_bram_full_INST_0/O
                         net (fo=6, routed)           1.598     3.150    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/wea[0]
    SLICE_X42Y63         LUT4 (Prop_lut4_I1_O)        0.124     3.274 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_1__0/O
                         net (fo=22, routed)          8.109    11.384    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2
    SLICE_X8Y172         LUT5 (Prop_lut5_I2_O)        0.124    11.508 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__42/O
                         net (fo=1, routed)           0.343    11.850    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/ena_array[39]
    RAMB36_X0Y34         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         1.859    17.427    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100    17.527 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.638    18.166    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.257 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.707    19.964    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y34         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.325    20.289    
                         clock uncertainty           -0.250    20.038    
    RAMB36_X0Y34         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    19.595    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.595    
                         arrival time                         -11.850    
  -------------------------------------------------------------------
                         slack                                  7.745    

Slack (MET) :             7.773ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.998ns  (logic 0.883ns (6.308%)  route 13.115ns (93.692%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        2.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.021ns = ( 19.979 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.384ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.637    -2.384    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X38Y60         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.518    -1.866 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/Q
                         net (fo=40, routed)          3.295     1.428    design_1_i/BRAM_MUX_0/bili_wea
    SLICE_X36Y63         LUT4 (Prop_lut4_I1_O)        0.124     1.552 r  design_1_i/BRAM_MUX_0/we_bram_full_INST_0/O
                         net (fo=6, routed)           1.598     3.150    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/wea[0]
    SLICE_X42Y63         LUT4 (Prop_lut4_I1_O)        0.124     3.274 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_1__0/O
                         net (fo=22, routed)          7.344    10.618    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2
    SLICE_X8Y152         LUT5 (Prop_lut5_I2_O)        0.117    10.735 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__37/O
                         net (fo=1, routed)           0.878    11.613    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/ena_array[34]
    RAMB36_X0Y31         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         1.859    17.427    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100    17.527 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.638    18.166    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.257 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.722    19.979    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y31         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.325    20.304    
                         clock uncertainty           -0.250    20.053    
    RAMB36_X0Y31         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.667    19.386    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.386    
                         arrival time                         -11.613    
  -------------------------------------------------------------------
                         slack                                  7.773    

Slack (MET) :             7.783ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.203ns  (logic 0.890ns (6.266%)  route 13.313ns (93.734%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        2.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.030ns = ( 19.970 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.384ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.637    -2.384    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X38Y60         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.518    -1.866 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/Q
                         net (fo=40, routed)          3.295     1.428    design_1_i/BRAM_MUX_0/bili_wea
    SLICE_X36Y63         LUT4 (Prop_lut4_I1_O)        0.124     1.552 r  design_1_i/BRAM_MUX_0/we_bram_full_INST_0/O
                         net (fo=6, routed)           1.598     3.150    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/wea[0]
    SLICE_X42Y63         LUT4 (Prop_lut4_I1_O)        0.124     3.274 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_1__0/O
                         net (fo=22, routed)          7.680    10.954    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2
    SLICE_X8Y162         LUT5 (Prop_lut5_I2_O)        0.124    11.078 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__38/O
                         net (fo=1, routed)           0.740    11.818    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/ena_array[35]
    RAMB36_X0Y33         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         1.859    17.427    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100    17.527 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.638    18.166    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.257 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.713    19.970    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y33         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.325    20.295    
                         clock uncertainty           -0.250    20.044    
    RAMB36_X0Y33         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    19.601    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.601    
                         arrival time                         -11.818    
  -------------------------------------------------------------------
                         slack                                  7.783    

Slack (MET) :             7.791ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.977ns  (logic 0.916ns (6.554%)  route 13.061ns (93.446%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        2.685ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.024ns = ( 19.976 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.384ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.637    -2.384    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X38Y60         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.518    -1.866 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/Q
                         net (fo=40, routed)          3.295     1.428    design_1_i/BRAM_MUX_0/bili_wea
    SLICE_X36Y63         LUT4 (Prop_lut4_I1_O)        0.124     1.552 r  design_1_i/BRAM_MUX_0/we_bram_full_INST_0/O
                         net (fo=6, routed)           1.598     3.150    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/wea[0]
    SLICE_X42Y63         LUT4 (Prop_lut4_I1_O)        0.124     3.274 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_1__0/O
                         net (fo=22, routed)          7.680    10.954    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2
    SLICE_X8Y162         LUT5 (Prop_lut5_I2_O)        0.150    11.104 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__27/O
                         net (fo=1, routed)           0.488    11.592    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/ena_array[40]
    RAMB36_X0Y32         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         1.859    17.427    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100    17.527 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.638    18.166    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.257 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.719    19.976    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y32         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.325    20.301    
                         clock uncertainty           -0.250    20.050    
    RAMB36_X0Y32         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.667    19.383    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.383    
                         arrival time                         -11.592    
  -------------------------------------------------------------------
                         slack                                  7.791    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.276ns (37.473%)  route 0.461ns (62.527%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.287ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.557    -0.857    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X48Y79         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.716 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[69]/Q
                         net (fo=2, routed)           0.137    -0.579    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[69]
    SLICE_X46Y78         LUT5 (Prop_lut5_I0_O)        0.045    -0.534 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[5]_i_3/O
                         net (fo=1, routed)           0.172    -0.362    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[5]_i_3_n_0
    SLICE_X41Y77         LUT6 (Prop_lut6_I5_O)        0.045    -0.317 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[5]_i_2/O
                         net (fo=2, routed)           0.152    -0.165    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[5]_i_2_n_0
    SLICE_X41Y75         LUT6 (Prop_lut6_I1_O)        0.045    -0.120 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.120    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[5]_i_1_n_0
    SLICE_X41Y75         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         0.824    -1.287    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    SLICE_X41Y75         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[5]/C
                         clock pessimism              0.745    -0.542    
                         clock uncertainty            0.250    -0.292    
    SLICE_X41Y75         FDRE (Hold_fdre_C_D)         0.091    -0.201    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[189]/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.382ns (49.021%)  route 0.397ns (50.979%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.289ns
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.554    -0.860    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X47Y76         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[189]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.719 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[189]/Q
                         net (fo=1, routed)           0.111    -0.608    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[189]
    SLICE_X47Y76         LUT5 (Prop_lut5_I2_O)        0.045    -0.563 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[9]_i_25/O
                         net (fo=1, routed)           0.000    -0.563    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[9]_i_25_n_0
    SLICE_X47Y76         MUXF7 (Prop_muxf7_I1_O)      0.065    -0.498 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[9]_i_17/O
                         net (fo=1, routed)           0.000    -0.498    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[9]_i_17_n_0
    SLICE_X47Y76         MUXF8 (Prop_muxf8_I1_O)      0.019    -0.479 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[9]_i_5/O
                         net (fo=3, routed)           0.286    -0.193    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[9]_i_5_n_0
    SLICE_X42Y75         LUT6 (Prop_lut6_I3_O)        0.112    -0.081 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.081    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[1]_i_1_n_0
    SLICE_X42Y75         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         0.822    -1.289    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    SLICE_X42Y75         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[1]/C
                         clock pessimism              0.745    -0.544    
                         clock uncertainty            0.250    -0.294    
    SLICE_X42Y75         FDRE (Hold_fdre_C_D)         0.120    -0.174    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.419ns (53.847%)  route 0.359ns (46.153%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.289ns
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.553    -0.861    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X46Y75         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.697 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[46]/Q
                         net (fo=1, routed)           0.162    -0.535    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[46]
    SLICE_X46Y75         LUT5 (Prop_lut5_I4_O)        0.045    -0.490 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[10]_i_23/O
                         net (fo=1, routed)           0.000    -0.490    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[10]_i_23_n_0
    SLICE_X46Y75         MUXF7 (Prop_muxf7_I1_O)      0.075    -0.415 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[10]_i_16/O
                         net (fo=1, routed)           0.000    -0.415    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[10]_i_16_n_0
    SLICE_X46Y75         MUXF8 (Prop_muxf8_I0_O)      0.022    -0.393 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[10]_i_5/O
                         net (fo=3, routed)           0.197    -0.196    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[10]_i_5_n_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I5_O)        0.113    -0.083 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.083    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[10]_i_1_n_0
    SLICE_X43Y75         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         0.822    -1.289    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    SLICE_X43Y75         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[10]/C
                         clock pessimism              0.745    -0.544    
                         clock uncertainty            0.250    -0.294    
    SLICE_X43Y75         FDRE (Hold_fdre_C_D)         0.091    -0.203    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[10]
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.419ns (52.069%)  route 0.386ns (47.931%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.289ns
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.553    -0.861    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X46Y75         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.697 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[46]/Q
                         net (fo=1, routed)           0.162    -0.535    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[46]
    SLICE_X46Y75         LUT5 (Prop_lut5_I4_O)        0.045    -0.490 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[10]_i_23/O
                         net (fo=1, routed)           0.000    -0.490    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[10]_i_23_n_0
    SLICE_X46Y75         MUXF7 (Prop_muxf7_I1_O)      0.075    -0.415 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[10]_i_16/O
                         net (fo=1, routed)           0.000    -0.415    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[10]_i_16_n_0
    SLICE_X46Y75         MUXF8 (Prop_muxf8_I0_O)      0.022    -0.393 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[10]_i_5/O
                         net (fo=3, routed)           0.224    -0.169    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[10]_i_5_n_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I3_O)        0.113    -0.056 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.056    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[2]_i_1_n_0
    SLICE_X43Y75         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         0.822    -1.289    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    SLICE_X43Y75         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[2]/C
                         clock pessimism              0.745    -0.544    
                         clock uncertainty            0.250    -0.294    
    SLICE_X43Y75         FDRE (Hold_fdre_C_D)         0.092    -0.202    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[155]/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.379ns (45.670%)  route 0.451ns (54.330%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.288ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.559    -0.855    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X44Y79         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[155]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.714 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[155]/Q
                         net (fo=1, routed)           0.087    -0.627    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[155]
    SLICE_X45Y79         LUT5 (Prop_lut5_I2_O)        0.045    -0.582 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[11]_i_20/O
                         net (fo=1, routed)           0.000    -0.582    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[11]_i_20_n_0
    SLICE_X45Y79         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.520 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[11]_i_11/O
                         net (fo=1, routed)           0.000    -0.520    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[11]_i_11_n_0
    SLICE_X45Y79         MUXF8 (Prop_muxf8_I1_O)      0.019    -0.501 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[11]_i_3/O
                         net (fo=3, routed)           0.364    -0.137    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[11]_i_3_n_0
    SLICE_X42Y76         LUT6 (Prop_lut6_I1_O)        0.112    -0.025 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.025    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[11]_i_1_n_0
    SLICE_X42Y76         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         0.823    -1.288    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    SLICE_X42Y76         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[11]/C
                         clock pessimism              0.745    -0.543    
                         clock uncertainty            0.250    -0.293    
    SLICE_X42Y76         FDRE (Hold_fdre_C_D)         0.120    -0.173    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[11]
  -------------------------------------------------------------------
                         required time                          0.173    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.419ns (50.748%)  route 0.407ns (49.252%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.289ns
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.553    -0.861    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X46Y75         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.697 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[46]/Q
                         net (fo=1, routed)           0.162    -0.535    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[46]
    SLICE_X46Y75         LUT5 (Prop_lut5_I4_O)        0.045    -0.490 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[10]_i_23/O
                         net (fo=1, routed)           0.000    -0.490    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[10]_i_23_n_0
    SLICE_X46Y75         MUXF7 (Prop_muxf7_I1_O)      0.075    -0.415 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[10]_i_16/O
                         net (fo=1, routed)           0.000    -0.415    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[10]_i_16_n_0
    SLICE_X46Y75         MUXF8 (Prop_muxf8_I0_O)      0.022    -0.393 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[10]_i_5/O
                         net (fo=3, routed)           0.245    -0.148    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[10]_i_5_n_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I0_O)        0.113    -0.035 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.035    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[6]_i_1_n_0
    SLICE_X43Y75         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         0.822    -1.289    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    SLICE_X43Y75         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[6]/C
                         clock pessimism              0.745    -0.544    
                         clock uncertainty            0.250    -0.294    
    SLICE_X43Y75         FDRE (Hold_fdre_C_D)         0.092    -0.202    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[6]
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[155]/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.379ns (43.220%)  route 0.498ns (56.780%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.288ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.559    -0.855    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X44Y79         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[155]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.714 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[155]/Q
                         net (fo=1, routed)           0.087    -0.627    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[155]
    SLICE_X45Y79         LUT5 (Prop_lut5_I2_O)        0.045    -0.582 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[11]_i_20/O
                         net (fo=1, routed)           0.000    -0.582    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[11]_i_20_n_0
    SLICE_X45Y79         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.520 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[11]_i_11/O
                         net (fo=1, routed)           0.000    -0.520    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[11]_i_11_n_0
    SLICE_X45Y79         MUXF8 (Prop_muxf8_I1_O)      0.019    -0.501 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[11]_i_3/O
                         net (fo=3, routed)           0.411    -0.090    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[11]_i_3_n_0
    SLICE_X42Y76         LUT6 (Prop_lut6_I0_O)        0.112     0.022 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[3]_i_1/O
                         net (fo=1, routed)           0.000     0.022    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[3]_i_1_n_0
    SLICE_X42Y76         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         0.823    -1.288    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    SLICE_X42Y76         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[3]/C
                         clock pessimism              0.745    -0.543    
                         clock uncertainty            0.250    -0.293    
    SLICE_X42Y76         FDRE (Hold_fdre_C_D)         0.121    -0.172    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.341ns (39.944%)  route 0.513ns (60.056%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.289ns
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.553    -0.861    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X49Y75         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.720 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[0]/Q
                         net (fo=1, routed)           0.158    -0.562    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[0]
    SLICE_X49Y75         LUT5 (Prop_lut5_I4_O)        0.043    -0.519 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[0]_i_3/O
                         net (fo=1, routed)           0.086    -0.433    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[0]_i_3_n_0
    SLICE_X49Y75         LUT6 (Prop_lut6_I5_O)        0.112    -0.321 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[0]_i_2/O
                         net (fo=1, routed)           0.269    -0.052    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[0]_i_2_n_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I1_O)        0.045    -0.007 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.007    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[0]_i_1_n_0
    SLICE_X43Y75         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         0.822    -1.289    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    SLICE_X43Y75         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[0]/C
                         clock pessimism              0.745    -0.544    
                         clock uncertainty            0.250    -0.294    
    SLICE_X43Y75         FDRE (Hold_fdre_C_D)         0.092    -0.202    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[85]/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.299ns (34.505%)  route 0.568ns (65.495%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.287ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.560    -0.854    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X46Y82         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[85]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.690 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[85]/Q
                         net (fo=1, routed)           0.193    -0.497    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[85]
    SLICE_X47Y77         LUT5 (Prop_lut5_I0_O)        0.045    -0.452 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[9]_i_15/O
                         net (fo=2, routed)           0.214    -0.238    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[9]_i_15_n_0
    SLICE_X41Y77         LUT6 (Prop_lut6_I5_O)        0.045    -0.193 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[9]_i_4/O
                         net (fo=1, routed)           0.161    -0.032    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[9]_i_4_n_0
    SLICE_X41Y75         LUT6 (Prop_lut6_I3_O)        0.045     0.013 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[9]_i_1/O
                         net (fo=1, routed)           0.000     0.013    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[9]_i_1_n_0
    SLICE_X41Y75         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         0.824    -1.287    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    SLICE_X41Y75         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[9]/C
                         clock pessimism              0.745    -0.542    
                         clock uncertainty            0.250    -0.292    
    SLICE_X41Y75         FDRE (Hold_fdre_C_D)         0.092    -0.200    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[9]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                           0.013    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[104]/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.395ns (43.716%)  route 0.509ns (56.284%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.289ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.560    -0.854    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X43Y80         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[104]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.713 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[104]/Q
                         net (fo=1, routed)           0.183    -0.530    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[104]
    SLICE_X45Y80         LUT5 (Prop_lut5_I0_O)        0.045    -0.485 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[8]_i_19/O
                         net (fo=1, routed)           0.000    -0.485    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[8]_i_19_n_0
    SLICE_X45Y80         MUXF7 (Prop_muxf7_I1_O)      0.074    -0.411 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[8]_i_10/O
                         net (fo=1, routed)           0.000    -0.411    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[8]_i_10_n_0
    SLICE_X45Y80         MUXF8 (Prop_muxf8_I0_O)      0.023    -0.388 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[8]_i_3/O
                         net (fo=3, routed)           0.326    -0.062    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[8]_i_3_n_0
    SLICE_X42Y75         LUT6 (Prop_lut6_I1_O)        0.112     0.050 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[8]_i_1/O
                         net (fo=1, routed)           0.000     0.050    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[8]_i_1_n_0
    SLICE_X42Y75         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         0.822    -1.289    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    SLICE_X42Y75         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[8]/C
                         clock pessimism              0.745    -0.544    
                         clock uncertainty            0.250    -0.294    
    SLICE_X42Y75         FDRE (Hold_fdre_C_D)         0.121    -0.173    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[8]
  -------------------------------------------------------------------
                         required time                          0.173    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.222    





---------------------------------------------------------------------------------------------------
From Clock:  clk_vga_design_1_clk_wiz_0_0
  To Clock:  clk_bili_wr_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.061ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.061ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.844ns  (logic 0.456ns (2.878%)  route 15.388ns (97.122%))
  Logic Levels:           0  
  Clock Path Skew:        2.693ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.019ns = ( 19.981 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.387ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.634    -2.387    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X40Y86         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDRE (Prop_fdre_C_Q)         0.456    -1.931 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[6]/Q
                         net (fo=106, routed)        15.388    13.456    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y39         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         1.859    17.427    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100    17.527 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.638    18.166    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.257 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.724    19.981    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y39         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.325    20.306    
                         clock uncertainty           -0.222    20.083    
    RAMB36_X0Y39         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    19.517    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.517    
                         arrival time                         -13.456    
  -------------------------------------------------------------------
                         slack                                  6.061    

Slack (MET) :             6.100ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.804ns  (logic 0.456ns (2.885%)  route 15.348ns (97.115%))
  Logic Levels:           0  
  Clock Path Skew:        2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.019ns = ( 19.981 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.635    -2.386    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X40Y87         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[10]/Q
                         net (fo=106, routed)        15.348    13.417    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X0Y39         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         1.859    17.427    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100    17.527 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.638    18.166    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.257 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.724    19.981    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y39         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.325    20.306    
                         clock uncertainty           -0.222    20.083    
    RAMB36_X0Y39         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    19.517    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.517    
                         arrival time                         -13.417    
  -------------------------------------------------------------------
                         slack                                  6.100    

Slack (MET) :             6.353ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.552ns  (logic 0.456ns (2.932%)  route 15.096ns (97.068%))
  Logic Levels:           0  
  Clock Path Skew:        2.693ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.019ns = ( 19.981 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.387ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.634    -2.387    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X40Y85         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.456    -1.931 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[0]/Q
                         net (fo=106, routed)        15.096    13.164    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y39         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         1.859    17.427    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100    17.527 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.638    18.166    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.257 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.724    19.981    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y39         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.325    20.306    
                         clock uncertainty           -0.222    20.083    
    RAMB36_X0Y39         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    19.517    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.517    
                         arrival time                         -13.164    
  -------------------------------------------------------------------
                         slack                                  6.353    

Slack (MET) :             6.397ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.506ns  (logic 0.456ns (2.941%)  route 15.050ns (97.059%))
  Logic Levels:           0  
  Clock Path Skew:        2.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.021ns = ( 19.979 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.387ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.634    -2.387    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X40Y86         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDRE (Prop_fdre_C_Q)         0.456    -1.931 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[6]/Q
                         net (fo=106, routed)        15.050    13.118    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y38         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         1.859    17.427    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100    17.527 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.638    18.166    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.257 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.722    19.979    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.325    20.304    
                         clock uncertainty           -0.222    20.081    
    RAMB36_X0Y38         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    19.515    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.515    
                         arrival time                         -13.118    
  -------------------------------------------------------------------
                         slack                                  6.397    

Slack (MET) :             6.436ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.466ns  (logic 0.456ns (2.948%)  route 15.010ns (97.052%))
  Logic Levels:           0  
  Clock Path Skew:        2.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.021ns = ( 19.979 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.635    -2.386    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X40Y87         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[10]/Q
                         net (fo=106, routed)        15.010    13.079    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X0Y38         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         1.859    17.427    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100    17.527 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.638    18.166    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.257 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.722    19.979    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.325    20.304    
                         clock uncertainty           -0.222    20.081    
    RAMB36_X0Y38         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    19.515    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.515    
                         arrival time                         -13.079    
  -------------------------------------------------------------------
                         slack                                  6.436    

Slack (MET) :             6.689ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.214ns  (logic 0.456ns (2.997%)  route 14.758ns (97.003%))
  Logic Levels:           0  
  Clock Path Skew:        2.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.021ns = ( 19.979 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.387ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.634    -2.387    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X40Y85         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.456    -1.931 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[0]/Q
                         net (fo=106, routed)        14.758    12.826    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y38         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         1.859    17.427    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100    17.527 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.638    18.166    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.257 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.722    19.979    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.325    20.304    
                         clock uncertainty           -0.222    20.081    
    RAMB36_X0Y38         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    19.515    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.515    
                         arrival time                         -12.826    
  -------------------------------------------------------------------
                         slack                                  6.689    

Slack (MET) :             6.732ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.168ns  (logic 0.456ns (3.006%)  route 14.712ns (96.994%))
  Logic Levels:           0  
  Clock Path Skew:        2.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.024ns = ( 19.976 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.387ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.634    -2.387    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X40Y86         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDRE (Prop_fdre_C_Q)         0.456    -1.931 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[6]/Q
                         net (fo=106, routed)        14.712    12.780    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y37         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         1.859    17.427    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100    17.527 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.638    18.166    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.257 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.719    19.976    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y37         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.325    20.301    
                         clock uncertainty           -0.222    20.078    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    19.512    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.512    
                         arrival time                         -12.780    
  -------------------------------------------------------------------
                         slack                                  6.732    

Slack (MET) :             6.771ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.128ns  (logic 0.456ns (3.014%)  route 14.672ns (96.986%))
  Logic Levels:           0  
  Clock Path Skew:        2.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.024ns = ( 19.976 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.635    -2.386    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X40Y87         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[10]/Q
                         net (fo=106, routed)        14.672    12.741    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X0Y37         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         1.859    17.427    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100    17.527 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.638    18.166    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.257 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.719    19.976    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y37         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.325    20.301    
                         clock uncertainty           -0.222    20.078    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    19.512    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.512    
                         arrival time                         -12.741    
  -------------------------------------------------------------------
                         slack                                  6.771    

Slack (MET) :             6.870ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.034ns  (logic 0.456ns (3.033%)  route 14.578ns (96.967%))
  Logic Levels:           0  
  Clock Path Skew:        2.693ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.019ns = ( 19.981 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.387ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.634    -2.387    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X40Y86         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDRE (Prop_fdre_C_Q)         0.456    -1.931 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[5]/Q
                         net (fo=106, routed)        14.578    12.647    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X0Y39         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         1.859    17.427    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100    17.527 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.638    18.166    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.257 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.724    19.981    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y39         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.325    20.306    
                         clock uncertainty           -0.222    20.083    
    RAMB36_X0Y39         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    19.517    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.517    
                         arrival time                         -12.647    
  -------------------------------------------------------------------
                         slack                                  6.870    

Slack (MET) :             7.024ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.876ns  (logic 0.456ns (3.065%)  route 14.420ns (96.935%))
  Logic Levels:           0  
  Clock Path Skew:        2.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.024ns = ( 19.976 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.387ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.634    -2.387    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X40Y85         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.456    -1.931 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[0]/Q
                         net (fo=106, routed)        14.420    12.488    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y37         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         1.859    17.427    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100    17.527 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.638    18.166    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.257 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.719    19.976    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y37         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.325    20.301    
                         clock uncertainty           -0.222    20.078    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    19.512    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.512    
                         arrival time                         -12.488    
  -------------------------------------------------------------------
                         slack                                  7.024    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.385ns  (logic 0.141ns (5.911%)  route 2.244ns (94.089%))
  Logic Levels:           0  
  Clock Path Skew:        1.758ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.163ns
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.564    -0.850    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X40Y85         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.709 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[3]/Q
                         net (fo=106, routed)         2.244     1.535    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X0Y23         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         1.012    -1.098    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.056    -1.042 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.299    -0.743    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.714 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.877     0.163    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y23         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.745     0.908    
                         clock uncertainty            0.222     1.130    
    RAMB36_X0Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.313    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.535    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_334_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.250ns  (logic 0.185ns (8.222%)  route 2.065ns (91.778%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.700ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.108ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.566    -0.848    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X40Y89         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.707 f  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[16]/Q
                         net (fo=88, routed)          2.065     1.358    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addrb[16]
    SLICE_X63Y73         LUT3 (Prop_lut3_I1_O)        0.044     1.402 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2__2/O
                         net (fo=4, routed)           0.000     1.402    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/ENB
    SLICE_X63Y73         FDCE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_334_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         1.012    -1.098    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.056    -1.042 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.299    -0.743    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.714 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.822     0.108    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    SLICE_X63Y73         FDCE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_334_cooolDelFlop/C
                         clock pessimism              0.745     0.852    
                         clock uncertainty            0.222     1.074    
    SLICE_X63Y73         FDCE (Hold_fdce_C_D)         0.101     1.175    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_334_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.442ns  (logic 0.141ns (5.773%)  route 2.301ns (94.227%))
  Logic Levels:           0  
  Clock Path Skew:        1.755ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.160ns
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.564    -0.850    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X40Y85         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.709 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[3]/Q
                         net (fo=106, routed)         2.301     1.593    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X1Y17         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         1.012    -1.098    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.056    -1.042 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.299    -0.743    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.714 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.874     0.160    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.745     0.905    
                         clock uncertainty            0.222     1.127    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.310    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.277ns  (logic 0.141ns (6.193%)  route 2.136ns (93.807%))
  Logic Levels:           0  
  Clock Path Skew:        1.709ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.117ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.566    -0.848    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X40Y88         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.707 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[14]/Q
                         net (fo=47, routed)          2.136     1.429    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[2]
    SLICE_X56Y106        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         1.012    -1.098    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.056    -1.042 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.299    -0.743    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.714 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.831     0.117    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X56Y106        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.745     0.861    
                         clock uncertainty            0.222     1.083    
    SLICE_X56Y106        FDRE (Hold_fdre_C_D)         0.059     1.142    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.463ns  (logic 0.141ns (5.724%)  route 2.322ns (94.276%))
  Logic Levels:           0  
  Clock Path Skew:        1.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.165ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.565    -0.849    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X40Y87         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.708 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[10]/Q
                         net (fo=106, routed)         2.322     1.614    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X1Y11         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         1.012    -1.098    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.056    -1.042 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.299    -0.743    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.714 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.879     0.165    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.745     0.910    
                         clock uncertainty            0.222     1.132    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.315    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.465ns  (logic 0.141ns (5.720%)  route 2.324ns (94.280%))
  Logic Levels:           0  
  Clock Path Skew:        1.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.165ns
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.564    -0.850    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X40Y86         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.709 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[6]/Q
                         net (fo=106, routed)         2.324     1.615    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X1Y11         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         1.012    -1.098    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.056    -1.042 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.299    -0.743    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.714 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.879     0.165    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.745     0.910    
                         clock uncertainty            0.222     1.132    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.315    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.460ns  (logic 0.141ns (5.732%)  route 2.319ns (94.268%))
  Logic Levels:           0  
  Clock Path Skew:        1.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.160ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.565    -0.849    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X40Y87         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.708 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[8]/Q
                         net (fo=106, routed)         2.319     1.611    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X0Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         1.012    -1.098    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.056    -1.042 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.299    -0.743    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.714 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.874     0.160    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.745     0.905    
                         clock uncertainty            0.222     1.127    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.310    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.304ns  (logic 0.141ns (6.121%)  route 2.163ns (93.879%))
  Logic Levels:           0  
  Clock Path Skew:        1.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.118ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.566    -0.848    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X40Y88         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.707 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[12]/Q
                         net (fo=48, routed)          2.163     1.456    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[0]
    SLICE_X58Y107        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         1.012    -1.098    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.056    -1.042 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.299    -0.743    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.714 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.831     0.118    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X58Y107        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.745     0.862    
                         clock uncertainty            0.222     1.084    
    SLICE_X58Y107        FDRE (Hold_fdre_C_D)         0.052     1.136    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.456    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.486ns  (logic 0.141ns (5.672%)  route 2.345ns (94.328%))
  Logic Levels:           0  
  Clock Path Skew:        1.758ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.163ns
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.564    -0.850    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X40Y85         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.709 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[0]/Q
                         net (fo=106, routed)         2.345     1.636    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X1Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         1.012    -1.098    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.056    -1.042 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.299    -0.743    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.714 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.877     0.163    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.745     0.908    
                         clock uncertainty            0.222     1.130    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183     1.313    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.636    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.491ns  (logic 0.141ns (5.660%)  route 2.350ns (94.340%))
  Logic Levels:           0  
  Clock Path Skew:        1.763ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.168ns
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.564    -0.850    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X40Y85         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.709 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[3]/Q
                         net (fo=106, routed)         2.350     1.641    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X0Y22         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         1.012    -1.098    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.056    -1.042 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.299    -0.743    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.714 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.882     0.168    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.745     0.913    
                         clock uncertainty            0.222     1.135    
    RAMB36_X0Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.318    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.324    





---------------------------------------------------------------------------------------------------
From Clock:  clk_vga_design_1_clk_wiz_0_0
  To Clock:  clk_interpolation_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       29.266ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.266ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@160.000ns - clk_vga_design_1_clk_wiz_0_0 rise@120.000ns)
  Data Path Delay:        10.393ns  (logic 3.375ns (32.475%)  route 7.018ns (67.525%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT2=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.923ns = ( 157.077 - 160.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 117.601 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    E3                   IBUF                         0.000   120.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233   121.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   114.163 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   115.882    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   115.978 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.623   117.601    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X37Y77         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y77         FDRE (Prop_fdre_C_Q)         0.456   118.057 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[5]/Q
                         net (fo=13, routed)          2.954   121.012    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg_n_0_[5]
    SLICE_X48Y81         LUT2 (Prop_lut2_I1_O)        0.124   121.136 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__0_i_3/O
                         net (fo=1, routed)           0.000   121.136    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__0_i_3_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   121.686 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__0/CO[3]
                         net (fo=1, routed)           0.000   121.686    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__0_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   121.925 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__1/O[2]
                         net (fo=4, routed)           1.572   123.496    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__1_n_5
    SLICE_X43Y85         LUT2 (Prop_lut2_I1_O)        0.302   123.798 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__2_i_5/O
                         net (fo=1, routed)           0.000   123.798    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__2_i_5_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   124.330 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__2/CO[3]
                         net (fo=13, routed)          1.800   126.131    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__2_n_0
    SLICE_X45Y82         LUT1 (Prop_lut1_I0_O)        0.124   126.255 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[86]_i_2/O
                         net (fo=1, routed)           0.691   126.946    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[86]_i_2_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   127.541 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[86]_i_1/CO[3]
                         net (fo=1, routed)           0.000   127.541    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[86]_i_1_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.658 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[90]_i_1/CO[3]
                         net (fo=1, routed)           0.000   127.658    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[90]_i_1_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.775 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]_i_1/CO[3]
                         net (fo=1, routed)           0.000   127.775    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]_i_1_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   127.994 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[95]_i_1/O[0]
                         net (fo=1, routed)           0.000   127.994    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[95]_i_1_n_7
    SLICE_X46Y85         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    E3                   IBUF                         0.000   160.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162   161.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   153.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   155.477    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   155.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.508   157.077    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X46Y85         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[95]/C
                         clock pessimism              0.325   157.401    
                         clock uncertainty           -0.250   157.151    
    SLICE_X46Y85         FDRE (Setup_fdre_C_D)        0.109   157.260    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[95]
  -------------------------------------------------------------------
                         required time                        157.260    
                         arrival time                        -127.994    
  -------------------------------------------------------------------
                         slack                                 29.266    

Slack (MET) :             29.267ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@160.000ns - clk_vga_design_1_clk_wiz_0_0 rise@120.000ns)
  Data Path Delay:        10.342ns  (logic 4.052ns (39.180%)  route 6.290ns (60.820%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.923ns = ( 157.077 - 160.000 ) 
    Source Clock Delay      (SCD):    -2.396ns = ( 117.603 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    E3                   IBUF                         0.000   120.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233   121.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   114.163 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   115.882    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   115.978 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.625   117.603    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X39Y78         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.456   118.059 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[4]/Q
                         net (fo=9, routed)           3.102   121.162    design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg_n_0_[4]
    SLICE_X44Y78         LUT2 (Prop_lut2_I1_O)        0.124   121.286 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry__0_i_4/O
                         net (fo=1, routed)           0.000   121.286    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry__0_i_4_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   121.818 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry__0/CO[3]
                         net (fo=1, routed)           0.000   121.818    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry__0_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   122.040 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry__1/O[0]
                         net (fo=5, routed)           1.518   123.558    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry__1_n_7
    SLICE_X36Y79         LUT2 (Prop_lut2_I1_O)        0.299   123.857 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__1_i_4/O
                         net (fo=1, routed)           0.000   123.857    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__1_i_4_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547   124.404 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__1/O[2]
                         net (fo=2, routed)           0.804   125.207    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__1_n_5
    SLICE_X40Y80         LUT1 (Prop_lut1_I0_O)        0.302   125.509 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[58]_i_9/O
                         net (fo=1, routed)           0.000   125.509    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[58]_i_9_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   126.149 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[58]_i_6/O[3]
                         net (fo=1, routed)           0.866   127.015    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[58]_i_6_n_4
    SLICE_X41Y80         LUT4 (Prop_lut4_I2_O)        0.306   127.321 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[58]_i_2/O
                         net (fo=1, routed)           0.000   127.321    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[58]_i_2_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   127.722 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[58]_i_1/CO[3]
                         net (fo=1, routed)           0.000   127.722    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[58]_i_1_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223   127.945 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[59]_i_1/O[0]
                         net (fo=1, routed)           0.000   127.945    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[59]_i_1_n_7
    SLICE_X41Y81         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    E3                   IBUF                         0.000   160.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162   161.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   153.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   155.477    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   155.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.508   157.077    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X41Y81         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[59]/C
                         clock pessimism              0.325   157.401    
                         clock uncertainty           -0.250   157.151    
    SLICE_X41Y81         FDRE (Setup_fdre_C_D)        0.062   157.213    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[59]
  -------------------------------------------------------------------
                         required time                        157.213    
                         arrival time                        -127.945    
  -------------------------------------------------------------------
                         slack                                 29.267    

Slack (MET) :             29.278ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[92]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@160.000ns - clk_vga_design_1_clk_wiz_0_0 rise@120.000ns)
  Data Path Delay:        10.380ns  (logic 3.362ns (32.391%)  route 7.018ns (67.609%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT2=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.924ns = ( 157.076 - 160.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 117.601 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    E3                   IBUF                         0.000   120.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233   121.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   114.163 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   115.882    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   115.978 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.623   117.601    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X37Y77         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y77         FDRE (Prop_fdre_C_Q)         0.456   118.057 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[5]/Q
                         net (fo=13, routed)          2.954   121.012    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg_n_0_[5]
    SLICE_X48Y81         LUT2 (Prop_lut2_I1_O)        0.124   121.136 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__0_i_3/O
                         net (fo=1, routed)           0.000   121.136    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__0_i_3_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   121.686 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__0/CO[3]
                         net (fo=1, routed)           0.000   121.686    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__0_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   121.925 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__1/O[2]
                         net (fo=4, routed)           1.572   123.496    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__1_n_5
    SLICE_X43Y85         LUT2 (Prop_lut2_I1_O)        0.302   123.798 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__2_i_5/O
                         net (fo=1, routed)           0.000   123.798    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__2_i_5_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   124.330 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__2/CO[3]
                         net (fo=13, routed)          1.800   126.131    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__2_n_0
    SLICE_X45Y82         LUT1 (Prop_lut1_I0_O)        0.124   126.255 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[86]_i_2/O
                         net (fo=1, routed)           0.691   126.946    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[86]_i_2_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   127.541 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[86]_i_1/CO[3]
                         net (fo=1, routed)           0.000   127.541    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[86]_i_1_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.658 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[90]_i_1/CO[3]
                         net (fo=1, routed)           0.000   127.658    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[90]_i_1_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   127.981 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]_i_1/O[1]
                         net (fo=1, routed)           0.000   127.981    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]_i_1_n_6
    SLICE_X46Y84         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    E3                   IBUF                         0.000   160.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162   161.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   153.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   155.477    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   155.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.507   157.076    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X46Y84         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[92]/C
                         clock pessimism              0.325   157.400    
                         clock uncertainty           -0.250   157.150    
    SLICE_X46Y84         FDRE (Setup_fdre_C_D)        0.109   157.259    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[92]
  -------------------------------------------------------------------
                         required time                        157.259    
                         arrival time                        -127.981    
  -------------------------------------------------------------------
                         slack                                 29.278    

Slack (MET) :             29.286ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@160.000ns - clk_vga_design_1_clk_wiz_0_0 rise@120.000ns)
  Data Path Delay:        10.372ns  (logic 3.354ns (32.339%)  route 7.018ns (67.661%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT2=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.924ns = ( 157.076 - 160.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 117.601 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    E3                   IBUF                         0.000   120.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233   121.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   114.163 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   115.882    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   115.978 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.623   117.601    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X37Y77         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y77         FDRE (Prop_fdre_C_Q)         0.456   118.057 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[5]/Q
                         net (fo=13, routed)          2.954   121.012    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg_n_0_[5]
    SLICE_X48Y81         LUT2 (Prop_lut2_I1_O)        0.124   121.136 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__0_i_3/O
                         net (fo=1, routed)           0.000   121.136    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__0_i_3_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   121.686 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__0/CO[3]
                         net (fo=1, routed)           0.000   121.686    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__0_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   121.925 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__1/O[2]
                         net (fo=4, routed)           1.572   123.496    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__1_n_5
    SLICE_X43Y85         LUT2 (Prop_lut2_I1_O)        0.302   123.798 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__2_i_5/O
                         net (fo=1, routed)           0.000   123.798    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__2_i_5_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   124.330 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__2/CO[3]
                         net (fo=13, routed)          1.800   126.131    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__2_n_0
    SLICE_X45Y82         LUT1 (Prop_lut1_I0_O)        0.124   126.255 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[86]_i_2/O
                         net (fo=1, routed)           0.691   126.946    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[86]_i_2_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   127.541 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[86]_i_1/CO[3]
                         net (fo=1, routed)           0.000   127.541    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[86]_i_1_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.658 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[90]_i_1/CO[3]
                         net (fo=1, routed)           0.000   127.658    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[90]_i_1_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   127.973 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]_i_1/O[3]
                         net (fo=1, routed)           0.000   127.973    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]_i_1_n_4
    SLICE_X46Y84         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    E3                   IBUF                         0.000   160.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162   161.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   153.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   155.477    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   155.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.507   157.076    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X46Y84         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]/C
                         clock pessimism              0.325   157.400    
                         clock uncertainty           -0.250   157.150    
    SLICE_X46Y84         FDRE (Setup_fdre_C_D)        0.109   157.259    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]
  -------------------------------------------------------------------
                         required time                        157.259    
                         arrival time                        -127.973    
  -------------------------------------------------------------------
                         slack                                 29.286    

Slack (MET) :             29.362ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@160.000ns - clk_vga_design_1_clk_wiz_0_0 rise@120.000ns)
  Data Path Delay:        10.296ns  (logic 3.278ns (31.839%)  route 7.018ns (68.161%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT2=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.924ns = ( 157.076 - 160.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 117.601 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    E3                   IBUF                         0.000   120.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233   121.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   114.163 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   115.882    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   115.978 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.623   117.601    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X37Y77         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y77         FDRE (Prop_fdre_C_Q)         0.456   118.057 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[5]/Q
                         net (fo=13, routed)          2.954   121.012    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg_n_0_[5]
    SLICE_X48Y81         LUT2 (Prop_lut2_I1_O)        0.124   121.136 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__0_i_3/O
                         net (fo=1, routed)           0.000   121.136    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__0_i_3_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   121.686 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__0/CO[3]
                         net (fo=1, routed)           0.000   121.686    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__0_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   121.925 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__1/O[2]
                         net (fo=4, routed)           1.572   123.496    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__1_n_5
    SLICE_X43Y85         LUT2 (Prop_lut2_I1_O)        0.302   123.798 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__2_i_5/O
                         net (fo=1, routed)           0.000   123.798    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__2_i_5_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   124.330 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__2/CO[3]
                         net (fo=13, routed)          1.800   126.131    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__2_n_0
    SLICE_X45Y82         LUT1 (Prop_lut1_I0_O)        0.124   126.255 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[86]_i_2/O
                         net (fo=1, routed)           0.691   126.946    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[86]_i_2_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   127.541 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[86]_i_1/CO[3]
                         net (fo=1, routed)           0.000   127.541    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[86]_i_1_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.658 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[90]_i_1/CO[3]
                         net (fo=1, routed)           0.000   127.658    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[90]_i_1_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   127.897 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]_i_1/O[2]
                         net (fo=1, routed)           0.000   127.897    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]_i_1_n_5
    SLICE_X46Y84         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    E3                   IBUF                         0.000   160.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162   161.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   153.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   155.477    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   155.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.507   157.076    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X46Y84         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[93]/C
                         clock pessimism              0.325   157.400    
                         clock uncertainty           -0.250   157.150    
    SLICE_X46Y84         FDRE (Setup_fdre_C_D)        0.109   157.259    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[93]
  -------------------------------------------------------------------
                         required time                        157.259    
                         arrival time                        -127.897    
  -------------------------------------------------------------------
                         slack                                 29.362    

Slack (MET) :             29.382ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[91]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@160.000ns - clk_vga_design_1_clk_wiz_0_0 rise@120.000ns)
  Data Path Delay:        10.276ns  (logic 3.258ns (31.706%)  route 7.018ns (68.294%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT2=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.924ns = ( 157.076 - 160.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 117.601 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    E3                   IBUF                         0.000   120.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233   121.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   114.163 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   115.882    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   115.978 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.623   117.601    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X37Y77         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y77         FDRE (Prop_fdre_C_Q)         0.456   118.057 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[5]/Q
                         net (fo=13, routed)          2.954   121.012    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg_n_0_[5]
    SLICE_X48Y81         LUT2 (Prop_lut2_I1_O)        0.124   121.136 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__0_i_3/O
                         net (fo=1, routed)           0.000   121.136    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__0_i_3_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   121.686 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__0/CO[3]
                         net (fo=1, routed)           0.000   121.686    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__0_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   121.925 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__1/O[2]
                         net (fo=4, routed)           1.572   123.496    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__1_n_5
    SLICE_X43Y85         LUT2 (Prop_lut2_I1_O)        0.302   123.798 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__2_i_5/O
                         net (fo=1, routed)           0.000   123.798    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__2_i_5_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   124.330 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__2/CO[3]
                         net (fo=13, routed)          1.800   126.131    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__2_n_0
    SLICE_X45Y82         LUT1 (Prop_lut1_I0_O)        0.124   126.255 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[86]_i_2/O
                         net (fo=1, routed)           0.691   126.946    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[86]_i_2_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   127.541 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[86]_i_1/CO[3]
                         net (fo=1, routed)           0.000   127.541    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[86]_i_1_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.658 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[90]_i_1/CO[3]
                         net (fo=1, routed)           0.000   127.658    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[90]_i_1_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   127.877 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]_i_1/O[0]
                         net (fo=1, routed)           0.000   127.877    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]_i_1_n_7
    SLICE_X46Y84         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[91]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    E3                   IBUF                         0.000   160.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162   161.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   153.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   155.477    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   155.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.507   157.076    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X46Y84         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[91]/C
                         clock pessimism              0.325   157.400    
                         clock uncertainty           -0.250   157.150    
    SLICE_X46Y84         FDRE (Setup_fdre_C_D)        0.109   157.259    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[91]
  -------------------------------------------------------------------
                         required time                        157.259    
                         arrival time                        -127.877    
  -------------------------------------------------------------------
                         slack                                 29.382    

Slack (MET) :             29.394ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[88]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@160.000ns - clk_vga_design_1_clk_wiz_0_0 rise@120.000ns)
  Data Path Delay:        10.263ns  (logic 3.245ns (31.620%)  route 7.018ns (68.380%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.925ns = ( 157.075 - 160.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 117.601 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    E3                   IBUF                         0.000   120.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233   121.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   114.163 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   115.882    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   115.978 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.623   117.601    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X37Y77         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y77         FDRE (Prop_fdre_C_Q)         0.456   118.057 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[5]/Q
                         net (fo=13, routed)          2.954   121.012    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg_n_0_[5]
    SLICE_X48Y81         LUT2 (Prop_lut2_I1_O)        0.124   121.136 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__0_i_3/O
                         net (fo=1, routed)           0.000   121.136    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__0_i_3_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   121.686 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__0/CO[3]
                         net (fo=1, routed)           0.000   121.686    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__0_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   121.925 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__1/O[2]
                         net (fo=4, routed)           1.572   123.496    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__1_n_5
    SLICE_X43Y85         LUT2 (Prop_lut2_I1_O)        0.302   123.798 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__2_i_5/O
                         net (fo=1, routed)           0.000   123.798    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__2_i_5_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   124.330 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__2/CO[3]
                         net (fo=13, routed)          1.800   126.131    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__2_n_0
    SLICE_X45Y82         LUT1 (Prop_lut1_I0_O)        0.124   126.255 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[86]_i_2/O
                         net (fo=1, routed)           0.691   126.946    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[86]_i_2_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   127.541 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[86]_i_1/CO[3]
                         net (fo=1, routed)           0.000   127.541    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[86]_i_1_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   127.864 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[90]_i_1/O[1]
                         net (fo=1, routed)           0.000   127.864    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[90]_i_1_n_6
    SLICE_X46Y83         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[88]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    E3                   IBUF                         0.000   160.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162   161.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   153.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   155.477    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   155.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.506   157.075    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X46Y83         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[88]/C
                         clock pessimism              0.325   157.399    
                         clock uncertainty           -0.250   157.149    
    SLICE_X46Y83         FDRE (Setup_fdre_C_D)        0.109   157.258    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[88]
  -------------------------------------------------------------------
                         required time                        157.258    
                         arrival time                        -127.864    
  -------------------------------------------------------------------
                         slack                                 29.394    

Slack (MET) :             29.402ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[90]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@160.000ns - clk_vga_design_1_clk_wiz_0_0 rise@120.000ns)
  Data Path Delay:        10.255ns  (logic 3.237ns (31.567%)  route 7.018ns (68.433%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.925ns = ( 157.075 - 160.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 117.601 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    E3                   IBUF                         0.000   120.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233   121.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   114.163 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   115.882    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   115.978 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.623   117.601    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X37Y77         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y77         FDRE (Prop_fdre_C_Q)         0.456   118.057 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[5]/Q
                         net (fo=13, routed)          2.954   121.012    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg_n_0_[5]
    SLICE_X48Y81         LUT2 (Prop_lut2_I1_O)        0.124   121.136 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__0_i_3/O
                         net (fo=1, routed)           0.000   121.136    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__0_i_3_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   121.686 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__0/CO[3]
                         net (fo=1, routed)           0.000   121.686    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__0_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   121.925 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__1/O[2]
                         net (fo=4, routed)           1.572   123.496    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__1_n_5
    SLICE_X43Y85         LUT2 (Prop_lut2_I1_O)        0.302   123.798 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__2_i_5/O
                         net (fo=1, routed)           0.000   123.798    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__2_i_5_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   124.330 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__2/CO[3]
                         net (fo=13, routed)          1.800   126.131    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__2_n_0
    SLICE_X45Y82         LUT1 (Prop_lut1_I0_O)        0.124   126.255 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[86]_i_2/O
                         net (fo=1, routed)           0.691   126.946    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[86]_i_2_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   127.541 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[86]_i_1/CO[3]
                         net (fo=1, routed)           0.000   127.541    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[86]_i_1_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   127.856 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[90]_i_1/O[3]
                         net (fo=1, routed)           0.000   127.856    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[90]_i_1_n_4
    SLICE_X46Y83         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[90]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    E3                   IBUF                         0.000   160.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162   161.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   153.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   155.477    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   155.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.506   157.075    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X46Y83         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[90]/C
                         clock pessimism              0.325   157.399    
                         clock uncertainty           -0.250   157.149    
    SLICE_X46Y83         FDRE (Setup_fdre_C_D)        0.109   157.258    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[90]
  -------------------------------------------------------------------
                         required time                        157.258    
                         arrival time                        -127.856    
  -------------------------------------------------------------------
                         slack                                 29.402    

Slack (MET) :             29.478ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[89]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@160.000ns - clk_vga_design_1_clk_wiz_0_0 rise@120.000ns)
  Data Path Delay:        10.179ns  (logic 3.161ns (31.056%)  route 7.018ns (68.944%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.925ns = ( 157.075 - 160.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 117.601 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    E3                   IBUF                         0.000   120.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233   121.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   114.163 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   115.882    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   115.978 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.623   117.601    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X37Y77         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y77         FDRE (Prop_fdre_C_Q)         0.456   118.057 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[5]/Q
                         net (fo=13, routed)          2.954   121.012    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg_n_0_[5]
    SLICE_X48Y81         LUT2 (Prop_lut2_I1_O)        0.124   121.136 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__0_i_3/O
                         net (fo=1, routed)           0.000   121.136    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__0_i_3_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   121.686 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__0/CO[3]
                         net (fo=1, routed)           0.000   121.686    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__0_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   121.925 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__1/O[2]
                         net (fo=4, routed)           1.572   123.496    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__1_n_5
    SLICE_X43Y85         LUT2 (Prop_lut2_I1_O)        0.302   123.798 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__2_i_5/O
                         net (fo=1, routed)           0.000   123.798    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__2_i_5_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   124.330 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__2/CO[3]
                         net (fo=13, routed)          1.800   126.131    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__2_n_0
    SLICE_X45Y82         LUT1 (Prop_lut1_I0_O)        0.124   126.255 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[86]_i_2/O
                         net (fo=1, routed)           0.691   126.946    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[86]_i_2_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   127.541 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[86]_i_1/CO[3]
                         net (fo=1, routed)           0.000   127.541    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[86]_i_1_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   127.780 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[90]_i_1/O[2]
                         net (fo=1, routed)           0.000   127.780    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[90]_i_1_n_5
    SLICE_X46Y83         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    E3                   IBUF                         0.000   160.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162   161.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   153.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   155.477    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   155.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.506   157.075    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X46Y83         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[89]/C
                         clock pessimism              0.325   157.399    
                         clock uncertainty           -0.250   157.149    
    SLICE_X46Y83         FDRE (Setup_fdre_C_D)        0.109   157.258    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[89]
  -------------------------------------------------------------------
                         required time                        157.258    
                         arrival time                        -127.780    
  -------------------------------------------------------------------
                         slack                                 29.478    

Slack (MET) :             29.498ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[87]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@160.000ns - clk_vga_design_1_clk_wiz_0_0 rise@120.000ns)
  Data Path Delay:        10.159ns  (logic 3.141ns (30.920%)  route 7.018ns (69.080%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.925ns = ( 157.075 - 160.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 117.601 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    E3                   IBUF                         0.000   120.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233   121.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   114.163 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   115.882    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   115.978 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.623   117.601    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X37Y77         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y77         FDRE (Prop_fdre_C_Q)         0.456   118.057 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[5]/Q
                         net (fo=13, routed)          2.954   121.012    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg_n_0_[5]
    SLICE_X48Y81         LUT2 (Prop_lut2_I1_O)        0.124   121.136 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__0_i_3/O
                         net (fo=1, routed)           0.000   121.136    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__0_i_3_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   121.686 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__0/CO[3]
                         net (fo=1, routed)           0.000   121.686    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__0_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   121.925 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__1/O[2]
                         net (fo=4, routed)           1.572   123.496    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__1_n_5
    SLICE_X43Y85         LUT2 (Prop_lut2_I1_O)        0.302   123.798 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__2_i_5/O
                         net (fo=1, routed)           0.000   123.798    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__2_i_5_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   124.330 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__2/CO[3]
                         net (fo=13, routed)          1.800   126.131    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__2_n_0
    SLICE_X45Y82         LUT1 (Prop_lut1_I0_O)        0.124   126.255 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[86]_i_2/O
                         net (fo=1, routed)           0.691   126.946    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[86]_i_2_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   127.541 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[86]_i_1/CO[3]
                         net (fo=1, routed)           0.000   127.541    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[86]_i_1_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   127.760 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[90]_i_1/O[0]
                         net (fo=1, routed)           0.000   127.760    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[90]_i_1_n_7
    SLICE_X46Y83         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[87]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    E3                   IBUF                         0.000   160.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162   161.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   153.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   155.477    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   155.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.506   157.075    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X46Y83         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[87]/C
                         clock pessimism              0.325   157.399    
                         clock uncertainty           -0.250   157.149    
    SLICE_X46Y83         FDRE (Setup_fdre_C_D)        0.109   157.258    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[87]
  -------------------------------------------------------------------
                         required time                        157.258    
                         arrival time                        -127.760    
  -------------------------------------------------------------------
                         slack                                 29.498    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.251ns (31.573%)  route 0.544ns (68.427%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.558    -0.856    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X39Y77         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.715 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[0]/Q
                         net (fo=9, routed)           0.544    -0.171    design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg_n_0_[0]
    SLICE_X41Y78         LUT4 (Prop_lut4_I0_O)        0.045    -0.126 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[50]_i_5/O
                         net (fo=1, routed)           0.000    -0.126    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[50]_i_5_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.061 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[50]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.061    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[50]_i_1_n_6
    SLICE_X41Y78         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.828    -1.283    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X41Y78         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[48]/C
                         clock pessimism              0.745    -0.538    
                         clock uncertainty            0.250    -0.288    
    SLICE_X41Y78         FDRE (Hold_fdre_C_D)         0.105    -0.183    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[48]
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[5]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.251ns (30.166%)  route 0.581ns (69.834%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.291ns
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.556    -0.858    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X52Y80         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[5]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.717 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[5]__0/Q
                         net (fo=4, routed)           0.581    -0.136    design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[5]__0_n_0
    SLICE_X50Y76         LUT4 (Prop_lut4_I0_O)        0.045    -0.091 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__120_carry__0_i_6/O
                         net (fo=1, routed)           0.000    -0.091    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__120_carry__0_i_6_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.026 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__120_carry__0/O[2]
                         net (fo=1, routed)           0.000    -0.026    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1[6]
    SLICE_X50Y76         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.820    -1.291    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X50Y76         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[123]/C
                         clock pessimism              0.745    -0.546    
                         clock uncertainty            0.250    -0.296    
    SLICE_X50Y76         FDRE (Hold_fdre_C_D)         0.134    -0.162    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[123]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.026    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[112]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.249ns (30.771%)  route 0.560ns (69.229%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.287ns
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.556    -0.858    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X51Y79         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.717 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[7]/Q
                         net (fo=13, routed)          0.560    -0.157    design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg_n_0_[7]
    SLICE_X49Y77         LUT4 (Prop_lut4_I1_O)        0.045    -0.112 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__80_carry__0_i_5/O
                         net (fo=1, routed)           0.000    -0.112    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__80_carry__0_i_5_n_0
    SLICE_X49Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.049 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__80_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.049    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__80_carry__0_n_4
    SLICE_X49Y77         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[112]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.824    -1.287    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X49Y77         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[112]/C
                         clock pessimism              0.745    -0.542    
                         clock uncertainty            0.250    -0.292    
    SLICE_X49Y77         FDRE (Hold_fdre_C_D)         0.105    -0.187    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[112]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[72]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.352ns (43.333%)  route 0.460ns (56.667%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.289ns
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.555    -0.859    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X43Y74         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.718 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[0]/Q
                         net (fo=10, routed)          0.460    -0.258    design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg_n_0_[0]
    SLICE_X45Y75         LUT2 (Prop_lut2_I1_O)        0.045    -0.213 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.213    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry_i_7_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.166    -0.047 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry/O[3]
                         net (fo=1, routed)           0.000    -0.047    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry_n_4
    SLICE_X45Y75         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.822    -1.289    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X45Y75         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[72]/C
                         clock pessimism              0.745    -0.544    
                         clock uncertainty            0.250    -0.294    
    SLICE_X45Y75         FDRE (Hold_fdre_C_D)         0.105    -0.189    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[72]
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[79]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.293ns (35.612%)  route 0.530ns (64.388%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.286ns
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.554    -0.860    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X52Y78         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y78         FDRE (Prop_fdre_C_Q)         0.128    -0.732 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[9]/Q
                         net (fo=13, routed)          0.530    -0.202    design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg_n_0_[9]
    SLICE_X45Y77         LUT4 (Prop_lut4_I1_O)        0.099    -0.103 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry__1_i_6/O
                         net (fo=1, routed)           0.000    -0.103    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry__1_i_6_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.037 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry__1/O[2]
                         net (fo=1, routed)           0.000    -0.037    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry__1_n_5
    SLICE_X45Y77         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[79]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.825    -1.286    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X45Y77         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[79]/C
                         clock pessimism              0.745    -0.541    
                         clock uncertainty            0.250    -0.291    
    SLICE_X45Y77         FDRE (Hold_fdre_C_D)         0.105    -0.186    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[79]
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[10]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[117]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.256ns (31.240%)  route 0.563ns (68.760%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.285ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.559    -0.855    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X48Y81         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[10]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.714 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[10]__0/Q
                         net (fo=6, routed)           0.563    -0.150    design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[10]__0_n_0
    SLICE_X49Y79         LUT5 (Prop_lut5_I2_O)        0.045    -0.105 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__80_carry__2_i_3/O
                         net (fo=1, routed)           0.000    -0.105    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__80_carry__2_i_3_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.035 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__80_carry__2/O[0]
                         net (fo=1, routed)           0.000    -0.035    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__80_carry__2_n_7
    SLICE_X49Y79         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[117]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.826    -1.285    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X49Y79         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[117]/C
                         clock pessimism              0.745    -0.540    
                         clock uncertainty            0.250    -0.290    
    SLICE_X49Y79         FDRE (Hold_fdre_C_D)         0.105    -0.185    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[117]
  -------------------------------------------------------------------
                         required time                          0.185    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.141ns (17.542%)  route 0.663ns (82.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.285ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.558    -0.856    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X44Y78         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.715 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[7]/Q
                         net (fo=12, routed)          0.663    -0.052    design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg_n_0_[7]
    SLICE_X46Y79         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.826    -1.285    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X46Y79         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[43]/C
                         clock pessimism              0.745    -0.540    
                         clock uncertainty            0.250    -0.290    
    SLICE_X46Y79         FDRE (Hold_fdre_C_D)         0.087    -0.203    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[43]
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.052    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[108]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.285ns (34.516%)  route 0.541ns (65.484%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.289ns
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.553    -0.861    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X48Y75         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.720 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[0]__0/Q
                         net (fo=4, routed)           0.541    -0.179    design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[0]__0_n_0
    SLICE_X49Y76         LUT5 (Prop_lut5_I4_O)        0.045    -0.134 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__80_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.134    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__80_carry_i_4_n_0
    SLICE_X49Y76         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099    -0.035 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__80_carry/O[3]
                         net (fo=1, routed)           0.000    -0.035    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__80_carry_n_4
    SLICE_X49Y76         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.822    -1.289    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X49Y76         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[108]/C
                         clock pessimism              0.745    -0.544    
                         clock uncertainty            0.250    -0.294    
    SLICE_X49Y76         FDRE (Hold_fdre_C_D)         0.105    -0.189    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[108]
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[10]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[116]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.249ns (30.223%)  route 0.575ns (69.777%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.286ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.559    -0.855    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X48Y81         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[10]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.714 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[10]__0/Q
                         net (fo=6, routed)           0.575    -0.139    design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[10]__0_n_0
    SLICE_X49Y78         LUT4 (Prop_lut4_I2_O)        0.045    -0.094 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__80_carry__1_i_5/O
                         net (fo=1, routed)           0.000    -0.094    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__80_carry__1_i_5_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.031 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__80_carry__1/O[3]
                         net (fo=1, routed)           0.000    -0.031    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__80_carry__1_n_4
    SLICE_X49Y78         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[116]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.825    -1.286    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X49Y78         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[116]/C
                         clock pessimism              0.745    -0.541    
                         clock uncertainty            0.250    -0.291    
    SLICE_X49Y78         FDRE (Hold_fdre_C_D)         0.105    -0.186    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[116]
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.256ns (30.875%)  route 0.573ns (69.125%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.287ns
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.553    -0.861    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X48Y75         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.720 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[4]/Q
                         net (fo=12, routed)          0.573    -0.147    design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg_n_0_[4]
    SLICE_X48Y77         LUT4 (Prop_lut4_I0_O)        0.045    -0.102 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000    -0.102    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__0_carry__0_i_8_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.032 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__0_carry__0/O[0]
                         net (fo=1, routed)           0.000    -0.032    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__0_carry__0_n_7
    SLICE_X48Y77         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.824    -1.287    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X48Y77         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[61]/C
                         clock pessimism              0.745    -0.542    
                         clock uncertainty            0.250    -0.292    
    SLICE_X48Y77         FDRE (Hold_fdre_C_D)         0.105    -0.187    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[61]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.155    





---------------------------------------------------------------------------------------------------
From Clock:  clk_bili_wr_design_1_clk_wiz_0_0
  To Clock:  clk_vga_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.808ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.623ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.808ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        10.805ns  (logic 2.054ns (19.011%)  route 8.751ns (80.989%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 37.078 - 40.000 ) 
    Source Clock Delay      (SCD):    0.599ns = ( 20.599 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233    21.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    14.163 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    15.882    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    15.978 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         2.066    18.044    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.124    18.168 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.720    18.888    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.984 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.615    20.599    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X58Y107        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y107        FDRE (Prop_fdre_C_Q)         0.518    21.117 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=171, routed)         3.533    24.650    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X8Y169         LUT6 (Prop_lut6_I4_O)        0.124    24.774 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_23/O
                         net (fo=1, routed)           0.000    24.774    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_23_n_0
    SLICE_X8Y169         MUXF7 (Prop_muxf7_I0_O)      0.241    25.015 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    25.015    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_11_n_0
    SLICE_X8Y169         MUXF8 (Prop_muxf8_I0_O)      0.098    25.113 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_4/O
                         net (fo=1, routed)           3.337    28.450    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_4_n_0
    SLICE_X62Y104        LUT6 (Prop_lut6_I1_O)        0.319    28.769 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    28.769    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1_n_0
    SLICE_X62Y104        MUXF7 (Prop_muxf7_I0_O)      0.209    28.978 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=1, routed)           1.155    30.133    design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_in_full_bram[3]
    SLICE_X54Y89         LUT4 (Prop_lut4_I3_O)        0.297    30.430 r  design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_out[3]_INST_0/O
                         net (fo=1, routed)           0.294    30.725    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/frame_fix[3]
    SLICE_X52Y89         LUT5 (Prop_lut5_I0_O)        0.124    30.849 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_blue[3]_i_7/O
                         net (fo=1, routed)           0.431    31.280    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_blue[3]_i_7_n_0
    SLICE_X51Y90         LUT6 (Prop_lut6_I5_O)        0.124    31.404 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_blue[3]_i_1/O
                         net (fo=1, routed)           0.000    31.404    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[3]_0[3]
    SLICE_X51Y90         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.509    37.078    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X51Y90         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[3]/C
                         clock pessimism              0.325    37.402    
                         clock uncertainty           -0.222    37.180    
    SLICE_X51Y90         FDRE (Setup_fdre_C_D)        0.032    37.212    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         37.212    
                         arrival time                         -31.404    
  -------------------------------------------------------------------
                         slack                                  5.808    

Slack (MET) :             6.233ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        10.371ns  (logic 1.970ns (18.995%)  route 8.401ns (81.005%))
  Logic Levels:           7  (LUT4=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.927ns = ( 37.073 - 40.000 ) 
    Source Clock Delay      (SCD):    0.599ns = ( 20.599 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233    21.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    14.163 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    15.882    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    15.978 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         2.066    18.044    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.124    18.168 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.720    18.888    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.984 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.615    20.599    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X58Y107        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y107        FDRE (Prop_fdre_C_Q)         0.518    21.117 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=171, routed)         3.510    24.627    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X9Y169         LUT6 (Prop_lut6_I4_O)        0.124    24.751 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    24.751    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_24_n_0
    SLICE_X9Y169         MUXF7 (Prop_muxf7_I1_O)      0.245    24.996 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    24.996    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_11_n_0
    SLICE_X9Y169         MUXF8 (Prop_muxf8_I0_O)      0.104    25.100 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_4/O
                         net (fo=1, routed)           3.288    28.388    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_4_n_0
    SLICE_X62Y108        LUT6 (Prop_lut6_I1_O)        0.316    28.704 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    28.704    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_1_n_0
    SLICE_X62Y108        MUXF7 (Prop_muxf7_I0_O)      0.241    28.945 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=1, routed)           1.150    30.095    design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_in_full_bram[8]
    SLICE_X54Y93         LUT4 (Prop_lut4_I3_O)        0.298    30.393 r  design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_out[8]_INST_0/O
                         net (fo=1, routed)           0.454    30.847    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/frame_fix[8]
    SLICE_X53Y93         LUT6 (Prop_lut6_I4_O)        0.124    30.971 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_red[0]_i_1/O
                         net (fo=1, routed)           0.000    30.971    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/D[0]
    SLICE_X53Y93         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.504    37.073    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X53Y93         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[0]/C
                         clock pessimism              0.325    37.397    
                         clock uncertainty           -0.222    37.175    
    SLICE_X53Y93         FDRE (Setup_fdre_C_D)        0.029    37.204    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[0]
  -------------------------------------------------------------------
                         required time                         37.204    
                         arrival time                         -30.971    
  -------------------------------------------------------------------
                         slack                                  6.233    

Slack (MET) :             6.256ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        10.347ns  (logic 1.894ns (18.304%)  route 8.453ns (81.696%))
  Logic Levels:           7  (LUT4=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.928ns = ( 37.072 - 40.000 ) 
    Source Clock Delay      (SCD):    0.599ns = ( 20.599 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233    21.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    14.163 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    15.882    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    15.978 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         2.066    18.044    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.124    18.168 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.720    18.888    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.984 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.615    20.599    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X58Y107        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y107        FDRE (Prop_fdre_C_Q)         0.518    21.117 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=171, routed)         3.484    24.601    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X11Y169        LUT6 (Prop_lut6_I4_O)        0.124    24.725 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_25/O
                         net (fo=1, routed)           0.000    24.725    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_25_n_0
    SLICE_X11Y169        MUXF7 (Prop_muxf7_I0_O)      0.212    24.937 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    24.937    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_12_n_0
    SLICE_X11Y169        MUXF8 (Prop_muxf8_I1_O)      0.094    25.031 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_4/O
                         net (fo=1, routed)           3.630    28.661    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_4_n_0
    SLICE_X62Y107        LUT6 (Prop_lut6_I1_O)        0.316    28.977 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    28.977    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1_n_0
    SLICE_X62Y107        MUXF7 (Prop_muxf7_I0_O)      0.209    29.186 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=1, routed)           1.185    30.371    design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_in_full_bram[4]
    SLICE_X53Y91         LUT4 (Prop_lut4_I3_O)        0.297    30.668 r  design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_out[4]_INST_0/O
                         net (fo=1, routed)           0.154    30.823    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/frame_fix[4]
    SLICE_X53Y91         LUT6 (Prop_lut6_I4_O)        0.124    30.947 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_green[0]_i_1/O
                         net (fo=1, routed)           0.000    30.947    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[3]_0[0]
    SLICE_X53Y91         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.503    37.072    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X53Y91         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[0]/C
                         clock pessimism              0.325    37.396    
                         clock uncertainty           -0.222    37.174    
    SLICE_X53Y91         FDRE (Setup_fdre_C_D)        0.029    37.203    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[0]
  -------------------------------------------------------------------
                         required time                         37.203    
                         arrival time                         -30.947    
  -------------------------------------------------------------------
                         slack                                  6.256    

Slack (MET) :             6.287ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        10.058ns  (logic 2.268ns (22.548%)  route 7.790ns (77.452%))
  Logic Levels:           7  (LUT4=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.927ns = ( 37.073 - 40.000 ) 
    Source Clock Delay      (SCD):    0.860ns = ( 20.860 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233    21.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    14.163 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    15.882    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    15.978 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         2.066    18.044    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.124    18.168 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.720    18.888    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.984 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.876    20.860    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y35         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y35         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      0.882    21.742 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           2.792    24.534    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_12_4[6]
    SLICE_X9Y167         LUT6 (Prop_lut6_I0_O)        0.124    24.658 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_26/O
                         net (fo=1, routed)           0.000    24.658    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_26_n_0
    SLICE_X9Y167         MUXF7 (Prop_muxf7_I1_O)      0.217    24.875 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    24.875    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_12_n_0
    SLICE_X9Y167         MUXF8 (Prop_muxf8_I1_O)      0.094    24.969 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_4/O
                         net (fo=1, routed)           3.760    28.729    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_4_n_0
    SLICE_X63Y101        LUT6 (Prop_lut6_I1_O)        0.316    29.045 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    29.045    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_1_n_0
    SLICE_X63Y101        MUXF7 (Prop_muxf7_I0_O)      0.212    29.257 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=1, routed)           0.954    30.211    design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_in_full_bram[9]
    SLICE_X54Y93         LUT4 (Prop_lut4_I3_O)        0.299    30.510 r  design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_out[9]_INST_0/O
                         net (fo=1, routed)           0.285    30.795    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/frame_fix[9]
    SLICE_X53Y93         LUT6 (Prop_lut6_I4_O)        0.124    30.919 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_red[1]_i_1/O
                         net (fo=1, routed)           0.000    30.919    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/D[1]
    SLICE_X53Y93         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.504    37.073    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X53Y93         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[1]/C
                         clock pessimism              0.325    37.397    
                         clock uncertainty           -0.222    37.175    
    SLICE_X53Y93         FDRE (Setup_fdre_C_D)        0.031    37.206    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[1]
  -------------------------------------------------------------------
                         required time                         37.206    
                         arrival time                         -30.919    
  -------------------------------------------------------------------
                         slack                                  6.287    

Slack (MET) :             6.293ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        10.312ns  (logic 1.904ns (18.464%)  route 8.408ns (81.536%))
  Logic Levels:           7  (LUT4=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.929ns = ( 37.071 - 40.000 ) 
    Source Clock Delay      (SCD):    0.599ns = ( 20.599 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233    21.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    14.163 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    15.882    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    15.978 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         2.066    18.044    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.124    18.168 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.720    18.888    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.984 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.615    20.599    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X58Y107        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y107        FDRE (Prop_fdre_C_Q)         0.518    21.117 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=171, routed)         3.542    24.659    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X9Y168         LUT6 (Prop_lut6_I4_O)        0.124    24.783 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_26/O
                         net (fo=1, routed)           0.000    24.783    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_26_n_0
    SLICE_X9Y168         MUXF7 (Prop_muxf7_I1_O)      0.217    25.000 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    25.000    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_12_n_0
    SLICE_X9Y168         MUXF8 (Prop_muxf8_I1_O)      0.094    25.094 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_4/O
                         net (fo=1, routed)           3.274    28.368    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_4_n_0
    SLICE_X63Y108        LUT6 (Prop_lut6_I1_O)        0.316    28.684 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    28.684    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X63Y108        MUXF7 (Prop_muxf7_I0_O)      0.212    28.896 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=1, routed)           1.193    30.089    design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_in_full_bram[6]
    SLICE_X54Y90         LUT4 (Prop_lut4_I3_O)        0.299    30.388 r  design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_out[6]_INST_0/O
                         net (fo=1, routed)           0.399    30.787    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/frame_fix[6]
    SLICE_X53Y90         LUT6 (Prop_lut6_I4_O)        0.124    30.911 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_green[2]_i_1/O
                         net (fo=1, routed)           0.000    30.911    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[3]_0[2]
    SLICE_X53Y90         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.502    37.071    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X53Y90         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[2]/C
                         clock pessimism              0.325    37.395    
                         clock uncertainty           -0.222    37.173    
    SLICE_X53Y90         FDRE (Setup_fdre_C_D)        0.031    37.204    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[2]
  -------------------------------------------------------------------
                         required time                         37.204    
                         arrival time                         -30.911    
  -------------------------------------------------------------------
                         slack                                  6.293    

Slack (MET) :             6.450ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        10.158ns  (logic 1.930ns (19.000%)  route 8.228ns (81.000%))
  Logic Levels:           7  (LUT4=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.927ns = ( 37.073 - 40.000 ) 
    Source Clock Delay      (SCD):    0.599ns = ( 20.599 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233    21.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    14.163 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    15.882    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    15.978 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         2.066    18.044    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.124    18.168 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.720    18.888    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.984 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.615    20.599    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X58Y107        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y107        FDRE (Prop_fdre_C_Q)         0.518    21.117 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=171, routed)         3.374    24.491    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X8Y168         LUT6 (Prop_lut6_I4_O)        0.124    24.615 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_23/O
                         net (fo=1, routed)           0.000    24.615    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_23_n_0
    SLICE_X8Y168         MUXF7 (Prop_muxf7_I0_O)      0.241    24.856 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    24.856    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_11_n_0
    SLICE_X8Y168         MUXF8 (Prop_muxf8_I0_O)      0.098    24.954 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_4/O
                         net (fo=1, routed)           3.404    28.358    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_4_n_0
    SLICE_X62Y106        LUT6 (Prop_lut6_I1_O)        0.319    28.677 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    28.677    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_1_n_0
    SLICE_X62Y106        MUXF7 (Prop_muxf7_I0_O)      0.209    28.886 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0/O
                         net (fo=1, routed)           1.014    29.900    design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_in_full_bram[11]
    SLICE_X54Y93         LUT4 (Prop_lut4_I3_O)        0.297    30.197 r  design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_out[11]_INST_0/O
                         net (fo=1, routed)           0.436    30.633    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/frame_fix[11]
    SLICE_X53Y93         LUT6 (Prop_lut6_I0_O)        0.124    30.757 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_3/O
                         net (fo=1, routed)           0.000    30.757    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/D[3]
    SLICE_X53Y93         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.504    37.073    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X53Y93         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[3]/C
                         clock pessimism              0.325    37.397    
                         clock uncertainty           -0.222    37.175    
    SLICE_X53Y93         FDRE (Setup_fdre_C_D)        0.032    37.207    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[3]
  -------------------------------------------------------------------
                         required time                         37.207    
                         arrival time                         -30.757    
  -------------------------------------------------------------------
                         slack                                  6.450    

Slack (MET) :             6.483ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        9.859ns  (logic 2.262ns (22.944%)  route 7.597ns (77.056%))
  Logic Levels:           7  (LUT4=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.929ns = ( 37.071 - 40.000 ) 
    Source Clock Delay      (SCD):    0.860ns = ( 20.860 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233    21.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    14.163 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    15.882    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    15.978 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         2.066    18.044    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.124    18.168 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.720    18.888    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.984 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.876    20.860    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y35         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y35         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.882    21.742 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           2.688    24.430    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_12_4[2]
    SLICE_X10Y168        LUT6 (Prop_lut6_I0_O)        0.124    24.554 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26/O
                         net (fo=1, routed)           0.000    24.554    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26_n_0
    SLICE_X10Y168        MUXF7 (Prop_muxf7_I1_O)      0.214    24.768 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    24.768    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12_n_0
    SLICE_X10Y168        MUXF8 (Prop_muxf8_I1_O)      0.088    24.856 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4/O
                         net (fo=1, routed)           3.574    28.430    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4_n_0
    SLICE_X63Y105        LUT6 (Prop_lut6_I1_O)        0.319    28.749 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    28.749    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X63Y105        MUXF7 (Prop_muxf7_I0_O)      0.212    28.961 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=1, routed)           1.181    30.142    design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_in_full_bram[5]
    SLICE_X53Y90         LUT4 (Prop_lut4_I3_O)        0.299    30.441 r  design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_out[5]_INST_0/O
                         net (fo=1, routed)           0.154    30.595    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/frame_fix[5]
    SLICE_X53Y90         LUT6 (Prop_lut6_I4_O)        0.124    30.719 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_green[1]_i_1/O
                         net (fo=1, routed)           0.000    30.719    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[3]_0[1]
    SLICE_X53Y90         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.502    37.071    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X53Y90         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[1]/C
                         clock pessimism              0.325    37.395    
                         clock uncertainty           -0.222    37.173    
    SLICE_X53Y90         FDRE (Setup_fdre_C_D)        0.029    37.202    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[1]
  -------------------------------------------------------------------
                         required time                         37.202    
                         arrival time                         -30.719    
  -------------------------------------------------------------------
                         slack                                  6.483    

Slack (MET) :             6.608ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        9.998ns  (logic 1.930ns (19.303%)  route 8.068ns (80.697%))
  Logic Levels:           7  (LUT4=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.927ns = ( 37.073 - 40.000 ) 
    Source Clock Delay      (SCD):    0.599ns = ( 20.599 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233    21.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    14.163 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    15.882    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    15.978 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         2.066    18.044    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.124    18.168 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.720    18.888    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.984 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.615    20.599    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X58Y107        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y107        FDRE (Prop_fdre_C_Q)         0.518    21.117 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=171, routed)         3.343    24.460    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X10Y169        LUT6 (Prop_lut6_I4_O)        0.124    24.584 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_23/O
                         net (fo=1, routed)           0.000    24.584    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_23_n_0
    SLICE_X10Y169        MUXF7 (Prop_muxf7_I0_O)      0.241    24.825 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    24.825    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_11_n_0
    SLICE_X10Y169        MUXF8 (Prop_muxf8_I0_O)      0.098    24.923 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_4/O
                         net (fo=1, routed)           3.262    28.185    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_4_n_0
    SLICE_X62Y108        LUT6 (Prop_lut6_I1_O)        0.319    28.504 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    28.504    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1_n_0
    SLICE_X62Y108        MUXF7 (Prop_muxf7_I0_O)      0.209    28.713 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=1, routed)           1.180    29.893    design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_in_full_bram[10]
    SLICE_X54Y93         LUT4 (Prop_lut4_I3_O)        0.297    30.190 r  design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_out[10]_INST_0/O
                         net (fo=1, routed)           0.283    30.474    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/frame_fix[10]
    SLICE_X53Y93         LUT6 (Prop_lut6_I4_O)        0.124    30.598 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_red[2]_i_1/O
                         net (fo=1, routed)           0.000    30.598    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/D[2]
    SLICE_X53Y93         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.504    37.073    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X53Y93         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[2]/C
                         clock pessimism              0.325    37.397    
                         clock uncertainty           -0.222    37.175    
    SLICE_X53Y93         FDRE (Setup_fdre_C_D)        0.031    37.206    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[2]
  -------------------------------------------------------------------
                         required time                         37.206    
                         arrival time                         -30.598    
  -------------------------------------------------------------------
                         slack                                  6.608    

Slack (MET) :             6.658ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        9.686ns  (logic 2.257ns (23.301%)  route 7.429ns (76.699%))
  Logic Levels:           7  (LUT4=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.928ns = ( 37.072 - 40.000 ) 
    Source Clock Delay      (SCD):    0.860ns = ( 20.860 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233    21.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    14.163 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    15.882    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    15.978 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         2.066    18.044    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.124    18.168 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.720    18.888    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.984 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.876    20.860    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y35         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y35         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.882    21.742 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           2.651    24.394    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_12_4[4]
    SLICE_X8Y167         LUT6 (Prop_lut6_I0_O)        0.124    24.518 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_26/O
                         net (fo=1, routed)           0.000    24.518    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_26_n_0
    SLICE_X8Y167         MUXF7 (Prop_muxf7_I1_O)      0.214    24.732 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    24.732    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_12_n_0
    SLICE_X8Y167         MUXF8 (Prop_muxf8_I1_O)      0.088    24.820 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_4/O
                         net (fo=1, routed)           3.307    28.126    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_4_n_0
    SLICE_X62Y105        LUT6 (Prop_lut6_I1_O)        0.319    28.445 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    28.445    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_1_n_0
    SLICE_X62Y105        MUXF7 (Prop_muxf7_I0_O)      0.209    28.654 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=1, routed)           1.072    29.726    design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_in_full_bram[7]
    SLICE_X54Y91         LUT4 (Prop_lut4_I3_O)        0.297    30.023 r  design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_out[7]_INST_0/O
                         net (fo=1, routed)           0.399    30.423    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/frame_fix[7]
    SLICE_X53Y91         LUT6 (Prop_lut6_I0_O)        0.124    30.547 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_green[3]_i_1/O
                         net (fo=1, routed)           0.000    30.547    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[3]_0[3]
    SLICE_X53Y91         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.503    37.072    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X53Y91         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[3]/C
                         clock pessimism              0.325    37.396    
                         clock uncertainty           -0.222    37.174    
    SLICE_X53Y91         FDRE (Setup_fdre_C_D)        0.031    37.205    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[3]
  -------------------------------------------------------------------
                         required time                         37.205    
                         arrival time                         -30.547    
  -------------------------------------------------------------------
                         slack                                  6.658    

Slack (MET) :             7.627ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        8.744ns  (logic 2.331ns (26.657%)  route 6.413ns (73.343%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -3.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 37.078 - 40.000 ) 
    Source Clock Delay      (SCD):    0.837ns = ( 20.837 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233    21.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    14.163 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    15.882    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    15.978 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         2.066    18.044    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.124    18.168 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.720    18.888    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.984 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.853    20.837    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028    21.865 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065    21.931    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    22.356 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           4.229    26.584    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUTB[0]
    SLICE_X62Y77         LUT6 (Prop_lut6_I0_O)        0.124    26.708 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    26.708    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_n_0
    SLICE_X62Y77         MUXF7 (Prop_muxf7_I0_O)      0.209    26.917 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=1, routed)           0.719    27.636    design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_in_full_bram[0]
    SLICE_X53Y77         LUT4 (Prop_lut4_I3_O)        0.297    27.933 r  design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_out[0]_INST_0/O
                         net (fo=1, routed)           0.957    28.890    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/frame_fix[0]
    SLICE_X52Y89         LUT5 (Prop_lut5_I3_O)        0.124    29.014 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_blue[0]_i_2/O
                         net (fo=1, routed)           0.444    29.458    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_blue[0]_i_2_n_0
    SLICE_X51Y90         LUT6 (Prop_lut6_I5_O)        0.124    29.582 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_blue[0]_i_1/O
                         net (fo=1, routed)           0.000    29.582    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[3]_0[0]
    SLICE_X51Y90         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.509    37.078    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X51Y90         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[0]/C
                         clock pessimism              0.325    37.402    
                         clock uncertainty           -0.222    37.180    
    SLICE_X51Y90         FDRE (Setup_fdre_C_D)        0.029    37.209    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         37.209    
                         arrival time                         -29.582    
  -------------------------------------------------------------------
                         slack                                  7.627    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.623ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.202ns  (logic 0.402ns (33.433%)  route 0.800ns (66.567%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.735ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    0.203ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         0.712    -0.701    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.045    -0.656 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.266    -0.390    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.364 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.567     0.203    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X66Y98         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y98         FDRE (Prop_fdre_C_Q)         0.164     0.367 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/Q
                         net (fo=12, routed)          0.274     0.640    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[6]
    SLICE_X63Y101        MUXF7 (Prop_muxf7_S_O)       0.085     0.725 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=1, routed)           0.433     1.158    design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_in_full_bram[9]
    SLICE_X54Y93         LUT4 (Prop_lut4_I3_O)        0.108     1.266 r  design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_out[9]_INST_0/O
                         net (fo=1, routed)           0.094     1.360    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/frame_fix[9]
    SLICE_X53Y93         LUT6 (Prop_lut6_I4_O)        0.045     1.405 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_red[1]_i_1/O
                         net (fo=1, routed)           0.000     1.405    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/D[1]
    SLICE_X53Y93         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.834    -1.277    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X53Y93         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[1]/C
                         clock pessimism              0.745    -0.532    
                         clock uncertainty            0.222    -0.310    
    SLICE_X53Y93         FDRE (Hold_fdre_C_D)         0.092    -0.218    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[1]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  1.623    

Slack (MET) :             1.686ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.264ns  (logic 0.402ns (31.813%)  route 0.862ns (68.187%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    0.203ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         0.712    -0.701    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.045    -0.656 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.266    -0.390    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.364 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.567     0.203    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X66Y98         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y98         FDRE (Prop_fdre_C_Q)         0.164     0.367 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/Q
                         net (fo=12, routed)          0.288     0.654    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[6]
    SLICE_X63Y105        MUXF7 (Prop_muxf7_S_O)       0.085     0.739 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=1, routed)           0.523     1.262    design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_in_full_bram[5]
    SLICE_X53Y90         LUT4 (Prop_lut4_I3_O)        0.108     1.370 r  design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_out[5]_INST_0/O
                         net (fo=1, routed)           0.051     1.421    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/frame_fix[5]
    SLICE_X53Y90         LUT6 (Prop_lut6_I4_O)        0.045     1.466 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_green[1]_i_1/O
                         net (fo=1, routed)           0.000     1.466    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[3]_0[1]
    SLICE_X53Y90         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.833    -1.278    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X53Y90         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[1]/C
                         clock pessimism              0.745    -0.533    
                         clock uncertainty            0.222    -0.311    
    SLICE_X53Y90         FDRE (Hold_fdre_C_D)         0.091    -0.220    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[1]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                           1.466    
  -------------------------------------------------------------------
                         slack                                  1.686    

Slack (MET) :             1.749ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.328ns  (logic 0.407ns (30.657%)  route 0.921ns (69.343%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    0.203ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         0.712    -0.701    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.045    -0.656 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.266    -0.390    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.364 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.567     0.203    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X66Y98         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y98         FDRE (Prop_fdre_C_Q)         0.164     0.367 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/Q
                         net (fo=12, routed)          0.348     0.715    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[6]
    SLICE_X62Y105        MUXF7 (Prop_muxf7_S_O)       0.090     0.805 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=1, routed)           0.444     1.249    design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_in_full_bram[7]
    SLICE_X54Y91         LUT4 (Prop_lut4_I3_O)        0.108     1.357 r  design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_out[7]_INST_0/O
                         net (fo=1, routed)           0.128     1.485    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/frame_fix[7]
    SLICE_X53Y91         LUT6 (Prop_lut6_I0_O)        0.045     1.530 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_green[3]_i_1/O
                         net (fo=1, routed)           0.000     1.530    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[3]_0[3]
    SLICE_X53Y91         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.833    -1.278    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X53Y91         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[3]/C
                         clock pessimism              0.745    -0.533    
                         clock uncertainty            0.222    -0.311    
    SLICE_X53Y91         FDRE (Hold_fdre_C_D)         0.092    -0.219    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[3]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                           1.530    
  -------------------------------------------------------------------
                         slack                                  1.749    

Slack (MET) :             1.772ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.351ns  (logic 0.407ns (30.116%)  route 0.944ns (69.884%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.735ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    0.203ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         0.712    -0.701    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.045    -0.656 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.266    -0.390    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.364 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.567     0.203    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X66Y98         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y98         FDRE (Prop_fdre_C_Q)         0.164     0.367 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/Q
                         net (fo=12, routed)          0.321     0.687    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[6]
    SLICE_X62Y106        MUXF7 (Prop_muxf7_S_O)       0.090     0.777 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0/O
                         net (fo=1, routed)           0.474     1.252    design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_in_full_bram[11]
    SLICE_X54Y93         LUT4 (Prop_lut4_I3_O)        0.108     1.360 r  design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_out[11]_INST_0/O
                         net (fo=1, routed)           0.149     1.509    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/frame_fix[11]
    SLICE_X53Y93         LUT6 (Prop_lut6_I0_O)        0.045     1.554 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_3/O
                         net (fo=1, routed)           0.000     1.554    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/D[3]
    SLICE_X53Y93         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.834    -1.277    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X53Y93         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[3]/C
                         clock pessimism              0.745    -0.532    
                         clock uncertainty            0.222    -0.310    
    SLICE_X53Y93         FDRE (Hold_fdre_C_D)         0.092    -0.218    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[3]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                           1.554    
  -------------------------------------------------------------------
                         slack                                  1.772    

Slack (MET) :             1.860ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.440ns  (logic 0.407ns (28.271%)  route 1.033ns (71.729%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.735ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    0.203ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         0.712    -0.701    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.045    -0.656 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.266    -0.390    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.364 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.567     0.203    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X66Y98         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y98         FDRE (Prop_fdre_C_Q)         0.164     0.367 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/Q
                         net (fo=12, routed)          0.408     0.775    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[6]
    SLICE_X62Y108        MUXF7 (Prop_muxf7_S_O)       0.090     0.865 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=1, routed)           0.530     1.395    design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_in_full_bram[10]
    SLICE_X54Y93         LUT4 (Prop_lut4_I3_O)        0.108     1.503 r  design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_out[10]_INST_0/O
                         net (fo=1, routed)           0.094     1.597    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/frame_fix[10]
    SLICE_X53Y93         LUT6 (Prop_lut6_I4_O)        0.045     1.642 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_red[2]_i_1/O
                         net (fo=1, routed)           0.000     1.642    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/D[2]
    SLICE_X53Y93         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.834    -1.277    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X53Y93         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[2]/C
                         clock pessimism              0.745    -0.532    
                         clock uncertainty            0.222    -0.310    
    SLICE_X53Y93         FDRE (Hold_fdre_C_D)         0.092    -0.218    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[2]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                           1.642    
  -------------------------------------------------------------------
                         slack                                  1.860    

Slack (MET) :             1.942ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.519ns  (logic 0.407ns (26.796%)  route 1.112ns (73.204%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    0.203ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         0.712    -0.701    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.045    -0.656 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.266    -0.390    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.364 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.567     0.203    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X66Y98         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y98         FDRE (Prop_fdre_C_Q)         0.164     0.367 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/Q
                         net (fo=12, routed)          0.523     0.890    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[6]
    SLICE_X62Y107        MUXF7 (Prop_muxf7_S_O)       0.090     0.980 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=1, routed)           0.537     1.517    design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_in_full_bram[4]
    SLICE_X53Y91         LUT4 (Prop_lut4_I3_O)        0.108     1.625 r  design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_out[4]_INST_0/O
                         net (fo=1, routed)           0.051     1.677    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/frame_fix[4]
    SLICE_X53Y91         LUT6 (Prop_lut6_I4_O)        0.045     1.722 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_green[0]_i_1/O
                         net (fo=1, routed)           0.000     1.722    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[3]_0[0]
    SLICE_X53Y91         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.833    -1.278    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X53Y91         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[0]/C
                         clock pessimism              0.745    -0.533    
                         clock uncertainty            0.222    -0.311    
    SLICE_X53Y91         FDRE (Hold_fdre_C_D)         0.091    -0.220    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[0]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  1.942    

Slack (MET) :             1.962ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.540ns  (logic 0.402ns (26.106%)  route 1.138ns (73.894%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    0.203ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         0.712    -0.701    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.045    -0.656 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.266    -0.390    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.364 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.567     0.203    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X66Y98         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y98         FDRE (Prop_fdre_C_Q)         0.164     0.367 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/Q
                         net (fo=12, routed)          0.468     0.835    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[6]
    SLICE_X63Y108        MUXF7 (Prop_muxf7_S_O)       0.085     0.920 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=1, routed)           0.541     1.461    design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_in_full_bram[6]
    SLICE_X54Y90         LUT4 (Prop_lut4_I3_O)        0.108     1.569 r  design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_out[6]_INST_0/O
                         net (fo=1, routed)           0.128     1.698    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/frame_fix[6]
    SLICE_X53Y90         LUT6 (Prop_lut6_I4_O)        0.045     1.743 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_green[2]_i_1/O
                         net (fo=1, routed)           0.000     1.743    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[3]_0[2]
    SLICE_X53Y90         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.833    -1.278    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X53Y90         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[2]/C
                         clock pessimism              0.745    -0.533    
                         clock uncertainty            0.222    -0.311    
    SLICE_X53Y90         FDRE (Hold_fdre_C_D)         0.092    -0.219    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[2]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  1.962    

Slack (MET) :             1.990ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.568ns  (logic 0.413ns (26.341%)  route 1.155ns (73.659%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.735ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    0.203ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         0.712    -0.701    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.045    -0.656 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.266    -0.390    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.364 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.567     0.203    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X66Y98         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y98         FDRE (Prop_fdre_C_Q)         0.164     0.367 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/Q
                         net (fo=12, routed)          0.468     0.835    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[6]
    SLICE_X62Y108        MUXF7 (Prop_muxf7_S_O)       0.096     0.931 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=1, routed)           0.534     1.464    design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_in_full_bram[8]
    SLICE_X54Y93         LUT4 (Prop_lut4_I3_O)        0.108     1.572 r  design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_out[8]_INST_0/O
                         net (fo=1, routed)           0.153     1.726    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/frame_fix[8]
    SLICE_X53Y93         LUT6 (Prop_lut6_I4_O)        0.045     1.771 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_red[0]_i_1/O
                         net (fo=1, routed)           0.000     1.771    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/D[0]
    SLICE_X53Y93         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.834    -1.277    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X53Y93         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[0]/C
                         clock pessimism              0.745    -0.532    
                         clock uncertainty            0.222    -0.310    
    SLICE_X53Y93         FDRE (Hold_fdre_C_D)         0.091    -0.219    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[0]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  1.990    

Slack (MET) :             2.041ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.620ns  (logic 0.452ns (27.893%)  route 1.168ns (72.107%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.735ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    0.203ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         0.712    -0.701    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.045    -0.656 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.266    -0.390    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.364 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.567     0.203    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X66Y98         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y98         FDRE (Prop_fdre_C_Q)         0.164     0.367 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/Q
                         net (fo=12, routed)          0.380     0.746    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[6]
    SLICE_X62Y104        MUXF7 (Prop_muxf7_S_O)       0.090     0.836 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=1, routed)           0.533     1.369    design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_in_full_bram[3]
    SLICE_X54Y89         LUT4 (Prop_lut4_I3_O)        0.108     1.477 r  design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_out[3]_INST_0/O
                         net (fo=1, routed)           0.104     1.582    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/frame_fix[3]
    SLICE_X52Y89         LUT5 (Prop_lut5_I0_O)        0.045     1.627 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_blue[3]_i_7/O
                         net (fo=1, routed)           0.151     1.778    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_blue[3]_i_7_n_0
    SLICE_X51Y90         LUT6 (Prop_lut6_I5_O)        0.045     1.823 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     1.823    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[3]_0[3]
    SLICE_X51Y90         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.834    -1.277    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X51Y90         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[3]/C
                         clock pessimism              0.745    -0.532    
                         clock uncertainty            0.222    -0.310    
    SLICE_X51Y90         FDRE (Hold_fdre_C_D)         0.092    -0.218    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  2.041    

Slack (MET) :             2.097ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.680ns  (logic 0.471ns (28.036%)  route 1.209ns (71.964%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.730ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    0.198ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=172, routed)         0.712    -0.701    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.045    -0.656 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.266    -0.390    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.364 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.562     0.198    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X62Y86         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.164     0.362 f  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/Q
                         net (fo=24, routed)          0.353     0.714    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[5]
    SLICE_X62Y77         LUT6 (Prop_lut6_I5_O)        0.045     0.759 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.759    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2_n_0
    SLICE_X62Y77         MUXF7 (Prop_muxf7_I1_O)      0.064     0.823 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=1, routed)           0.330     1.153    design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_in_full_bram[0]
    SLICE_X53Y77         LUT4 (Prop_lut4_I3_O)        0.108     1.261 r  design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_out[0]_INST_0/O
                         net (fo=1, routed)           0.378     1.639    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/frame_fix[0]
    SLICE_X52Y89         LUT5 (Prop_lut5_I3_O)        0.045     1.684 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_blue[0]_i_2/O
                         net (fo=1, routed)           0.149     1.833    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_blue[0]_i_2_n_0
    SLICE_X51Y90         LUT6 (Prop_lut6_I5_O)        0.045     1.878 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     1.878    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[3]_0[0]
    SLICE_X51Y90         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.834    -1.277    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X51Y90         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[0]/C
                         clock pessimism              0.745    -0.532    
                         clock uncertainty            0.222    -0.310    
    SLICE_X51Y90         FDRE (Hold_fdre_C_D)         0.091    -0.219    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  2.097    





---------------------------------------------------------------------------------------------------
From Clock:  clk_interpolation_design_1_clk_wiz_0_0
  To Clock:  clk_vga_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       33.683ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.018ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.683ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[24]__0/R
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.460ns  (logic 0.580ns (10.623%)  route 4.880ns (89.377%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.903ns = ( 37.097 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.621    -2.400    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X39Y76         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDRE (Prop_fdre_C_Q)         0.456    -1.944 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/Q
                         net (fo=85, routed)          3.792     1.847    design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig
    SLICE_X14Y46         LUT6 (Prop_lut6_I0_O)        0.124     1.971 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block[31]__0_i_1/O
                         net (fo=32, routed)          1.088     3.059    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block[31]__0_i_1_n_0
    SLICE_X11Y50         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[24]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.528    37.097    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X11Y50         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[24]__0/C
                         clock pessimism              0.325    37.421    
                         clock uncertainty           -0.250    37.171    
    SLICE_X11Y50         FDRE (Setup_fdre_C_R)       -0.429    36.742    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[24]__0
  -------------------------------------------------------------------
                         required time                         36.742    
                         arrival time                          -3.059    
  -------------------------------------------------------------------
                         slack                                 33.683    

Slack (MET) :             33.683ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[25]__0/R
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.460ns  (logic 0.580ns (10.623%)  route 4.880ns (89.377%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.903ns = ( 37.097 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.621    -2.400    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X39Y76         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDRE (Prop_fdre_C_Q)         0.456    -1.944 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/Q
                         net (fo=85, routed)          3.792     1.847    design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig
    SLICE_X14Y46         LUT6 (Prop_lut6_I0_O)        0.124     1.971 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block[31]__0_i_1/O
                         net (fo=32, routed)          1.088     3.059    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block[31]__0_i_1_n_0
    SLICE_X11Y50         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[25]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.528    37.097    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X11Y50         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[25]__0/C
                         clock pessimism              0.325    37.421    
                         clock uncertainty           -0.250    37.171    
    SLICE_X11Y50         FDRE (Setup_fdre_C_R)       -0.429    36.742    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[25]__0
  -------------------------------------------------------------------
                         required time                         36.742    
                         arrival time                          -3.059    
  -------------------------------------------------------------------
                         slack                                 33.683    

Slack (MET) :             33.683ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[26]__0/R
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.460ns  (logic 0.580ns (10.623%)  route 4.880ns (89.377%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.903ns = ( 37.097 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.621    -2.400    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X39Y76         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDRE (Prop_fdre_C_Q)         0.456    -1.944 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/Q
                         net (fo=85, routed)          3.792     1.847    design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig
    SLICE_X14Y46         LUT6 (Prop_lut6_I0_O)        0.124     1.971 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block[31]__0_i_1/O
                         net (fo=32, routed)          1.088     3.059    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block[31]__0_i_1_n_0
    SLICE_X11Y50         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[26]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.528    37.097    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X11Y50         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[26]__0/C
                         clock pessimism              0.325    37.421    
                         clock uncertainty           -0.250    37.171    
    SLICE_X11Y50         FDRE (Setup_fdre_C_R)       -0.429    36.742    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[26]__0
  -------------------------------------------------------------------
                         required time                         36.742    
                         arrival time                          -3.059    
  -------------------------------------------------------------------
                         slack                                 33.683    

Slack (MET) :             33.683ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[27]__0/R
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.460ns  (logic 0.580ns (10.623%)  route 4.880ns (89.377%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.903ns = ( 37.097 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.621    -2.400    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X39Y76         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDRE (Prop_fdre_C_Q)         0.456    -1.944 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/Q
                         net (fo=85, routed)          3.792     1.847    design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig
    SLICE_X14Y46         LUT6 (Prop_lut6_I0_O)        0.124     1.971 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block[31]__0_i_1/O
                         net (fo=32, routed)          1.088     3.059    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block[31]__0_i_1_n_0
    SLICE_X11Y50         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[27]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.528    37.097    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X11Y50         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[27]__0/C
                         clock pessimism              0.325    37.421    
                         clock uncertainty           -0.250    37.171    
    SLICE_X11Y50         FDRE (Setup_fdre_C_R)       -0.429    36.742    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[27]__0
  -------------------------------------------------------------------
                         required time                         36.742    
                         arrival time                          -3.059    
  -------------------------------------------------------------------
                         slack                                 33.683    

Slack (MET) :             33.785ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[0]__0/R
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.522ns  (logic 0.580ns (10.504%)  route 4.942ns (89.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.739ns = ( 37.261 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.621    -2.400    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X39Y76         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDRE (Prop_fdre_C_Q)         0.456    -1.944 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/Q
                         net (fo=85, routed)          3.792     1.847    design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig
    SLICE_X14Y46         LUT6 (Prop_lut6_I0_O)        0.124     1.971 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block[31]__0_i_1/O
                         net (fo=32, routed)          1.150     3.121    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block[31]__0_i_1_n_0
    SLICE_X11Y44         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[0]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.693    37.261    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X11Y44         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[0]__0/C
                         clock pessimism              0.325    37.586    
                         clock uncertainty           -0.250    37.335    
    SLICE_X11Y44         FDRE (Setup_fdre_C_R)       -0.429    36.906    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[0]__0
  -------------------------------------------------------------------
                         required time                         36.906    
                         arrival time                          -3.121    
  -------------------------------------------------------------------
                         slack                                 33.785    

Slack (MET) :             33.785ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]__0/R
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.522ns  (logic 0.580ns (10.504%)  route 4.942ns (89.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.739ns = ( 37.261 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.621    -2.400    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X39Y76         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDRE (Prop_fdre_C_Q)         0.456    -1.944 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/Q
                         net (fo=85, routed)          3.792     1.847    design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig
    SLICE_X14Y46         LUT6 (Prop_lut6_I0_O)        0.124     1.971 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block[31]__0_i_1/O
                         net (fo=32, routed)          1.150     3.121    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block[31]__0_i_1_n_0
    SLICE_X11Y44         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.693    37.261    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X11Y44         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]__0/C
                         clock pessimism              0.325    37.586    
                         clock uncertainty           -0.250    37.335    
    SLICE_X11Y44         FDRE (Setup_fdre_C_R)       -0.429    36.906    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]__0
  -------------------------------------------------------------------
                         required time                         36.906    
                         arrival time                          -3.121    
  -------------------------------------------------------------------
                         slack                                 33.785    

Slack (MET) :             33.785ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[2]__0/R
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.522ns  (logic 0.580ns (10.504%)  route 4.942ns (89.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.739ns = ( 37.261 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.621    -2.400    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X39Y76         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDRE (Prop_fdre_C_Q)         0.456    -1.944 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/Q
                         net (fo=85, routed)          3.792     1.847    design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig
    SLICE_X14Y46         LUT6 (Prop_lut6_I0_O)        0.124     1.971 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block[31]__0_i_1/O
                         net (fo=32, routed)          1.150     3.121    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block[31]__0_i_1_n_0
    SLICE_X11Y44         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[2]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.693    37.261    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X11Y44         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[2]__0/C
                         clock pessimism              0.325    37.586    
                         clock uncertainty           -0.250    37.335    
    SLICE_X11Y44         FDRE (Setup_fdre_C_R)       -0.429    36.906    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[2]__0
  -------------------------------------------------------------------
                         required time                         36.906    
                         arrival time                          -3.121    
  -------------------------------------------------------------------
                         slack                                 33.785    

Slack (MET) :             33.785ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[3]__0/R
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.522ns  (logic 0.580ns (10.504%)  route 4.942ns (89.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.739ns = ( 37.261 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.621    -2.400    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X39Y76         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDRE (Prop_fdre_C_Q)         0.456    -1.944 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/Q
                         net (fo=85, routed)          3.792     1.847    design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig
    SLICE_X14Y46         LUT6 (Prop_lut6_I0_O)        0.124     1.971 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block[31]__0_i_1/O
                         net (fo=32, routed)          1.150     3.121    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block[31]__0_i_1_n_0
    SLICE_X11Y44         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[3]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.693    37.261    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X11Y44         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[3]__0/C
                         clock pessimism              0.325    37.586    
                         clock uncertainty           -0.250    37.335    
    SLICE_X11Y44         FDRE (Setup_fdre_C_R)       -0.429    36.906    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[3]__0
  -------------------------------------------------------------------
                         required time                         36.906    
                         arrival time                          -3.121    
  -------------------------------------------------------------------
                         slack                                 33.785    

Slack (MET) :             33.791ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[28]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.372ns  (logic 0.606ns (11.281%)  route 4.766ns (88.719%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.903ns = ( 37.097 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.621    -2.400    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X39Y76         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDRE (Prop_fdre_C_Q)         0.456    -1.944 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/Q
                         net (fo=85, routed)          3.653     1.708    design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig
    SLICE_X14Y49         LUT4 (Prop_lut4_I0_O)        0.150     1.858 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block[31]__0_i_2/O
                         net (fo=32, routed)          1.113     2.971    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block[31]__0_i_2_n_0
    SLICE_X11Y51         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[28]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.528    37.097    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X11Y51         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[28]__0/C
                         clock pessimism              0.325    37.421    
                         clock uncertainty           -0.250    37.171    
    SLICE_X11Y51         FDRE (Setup_fdre_C_CE)      -0.409    36.762    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[28]__0
  -------------------------------------------------------------------
                         required time                         36.762    
                         arrival time                          -2.971    
  -------------------------------------------------------------------
                         slack                                 33.791    

Slack (MET) :             33.791ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[29]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.372ns  (logic 0.606ns (11.281%)  route 4.766ns (88.719%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.903ns = ( 37.097 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.621    -2.400    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X39Y76         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDRE (Prop_fdre_C_Q)         0.456    -1.944 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/Q
                         net (fo=85, routed)          3.653     1.708    design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig
    SLICE_X14Y49         LUT4 (Prop_lut4_I0_O)        0.150     1.858 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block[31]__0_i_2/O
                         net (fo=32, routed)          1.113     2.971    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block[31]__0_i_2_n_0
    SLICE_X11Y51         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[29]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.528    37.097    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X11Y51         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[29]__0/C
                         clock pessimism              0.325    37.421    
                         clock uncertainty           -0.250    37.171    
    SLICE_X11Y51         FDRE (Setup_fdre_C_CE)      -0.409    36.762    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[29]__0
  -------------------------------------------------------------------
                         required time                         36.762    
                         arrival time                          -2.971    
  -------------------------------------------------------------------
                         slack                                 33.791    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.018ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.785ns  (logic 0.141ns (7.899%)  route 1.644ns (92.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.104ns
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.556    -0.858    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X39Y76         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.717 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/Q
                         net (fo=85, routed)          1.644     0.927    design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig
    DSP48_X0Y19          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.006    -1.104    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    DSP48_X0Y19          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/CLK
                         clock pessimism              0.745    -0.360    
                         clock uncertainty            0.250    -0.109    
    DSP48_X0Y19          DSP48E1 (Hold_dsp48e1_CLK_CEA2)
                                                      0.018    -0.091    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  1.018    

Slack (MET) :             1.030ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/CEP
                            (rising edge-triggered cell DSP48E1 clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.774ns  (logic 0.141ns (7.946%)  route 1.633ns (92.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.104ns
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.556    -0.858    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X39Y76         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.717 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/Q
                         net (fo=85, routed)          1.633     0.917    design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig
    DSP48_X0Y19          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/CEP
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.006    -1.104    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    DSP48_X0Y19          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/CLK
                         clock pessimism              0.745    -0.360    
                         clock uncertainty            0.250    -0.109    
    DSP48_X0Y19          DSP48E1 (Hold_dsp48e1_CLK_CEP)
                                                     -0.004    -0.113    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg
  -------------------------------------------------------------------
                         required time                          0.113    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.038ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[28]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.659ns  (logic 0.141ns (8.501%)  route 1.518ns (91.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.194ns
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.556    -0.858    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X39Y76         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.717 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/Q
                         net (fo=85, routed)          1.518     0.801    design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig
    SLICE_X20Y49         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[28]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.917    -1.194    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X20Y49         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[28]__0/C
                         clock pessimism              0.745    -0.449    
                         clock uncertainty            0.250    -0.199    
    SLICE_X20Y49         FDRE (Hold_fdre_C_CE)       -0.039    -0.238    design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[28]__0
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                           0.801    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.038ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[29]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.659ns  (logic 0.141ns (8.501%)  route 1.518ns (91.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.194ns
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.556    -0.858    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X39Y76         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.717 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/Q
                         net (fo=85, routed)          1.518     0.801    design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig
    SLICE_X20Y49         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[29]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.917    -1.194    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X20Y49         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[29]__0/C
                         clock pessimism              0.745    -0.449    
                         clock uncertainty            0.250    -0.199    
    SLICE_X20Y49         FDRE (Hold_fdre_C_CE)       -0.039    -0.238    design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[29]__0
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                           0.801    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.038ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[30]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.659ns  (logic 0.141ns (8.501%)  route 1.518ns (91.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.194ns
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.556    -0.858    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X39Y76         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.717 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/Q
                         net (fo=85, routed)          1.518     0.801    design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig
    SLICE_X20Y49         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[30]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.917    -1.194    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X20Y49         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[30]__0/C
                         clock pessimism              0.745    -0.449    
                         clock uncertainty            0.250    -0.199    
    SLICE_X20Y49         FDRE (Hold_fdre_C_CE)       -0.039    -0.238    design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[30]__0
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                           0.801    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.038ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[31]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.659ns  (logic 0.141ns (8.501%)  route 1.518ns (91.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.194ns
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.556    -0.858    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X39Y76         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.717 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/Q
                         net (fo=85, routed)          1.518     0.801    design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig
    SLICE_X20Y49         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[31]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.917    -1.194    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X20Y49         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[31]__0/C
                         clock pessimism              0.745    -0.449    
                         clock uncertainty            0.250    -0.199    
    SLICE_X20Y49         FDRE (Hold_fdre_C_CE)       -0.039    -0.238    design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[31]__0
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                           0.801    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.075ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/CEB2
                            (rising edge-triggered cell DSP48E1 clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.846ns  (logic 0.141ns (7.640%)  route 1.705ns (92.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.104ns
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.556    -0.858    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X39Y76         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.717 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/Q
                         net (fo=85, routed)          1.705     0.988    design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig
    DSP48_X0Y19          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/CEB2
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.006    -1.104    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    DSP48_X0Y19          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/CLK
                         clock pessimism              0.745    -0.360    
                         clock uncertainty            0.250    -0.109    
    DSP48_X0Y19          DSP48E1 (Hold_dsp48e1_CLK_CEB2)
                                                      0.022    -0.087    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg
  -------------------------------------------------------------------
                         required time                          0.087    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  1.075    

Slack (MET) :             1.101ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[24]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.721ns  (logic 0.141ns (8.191%)  route 1.580ns (91.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.194ns
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.556    -0.858    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X39Y76         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.717 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/Q
                         net (fo=85, routed)          1.580     0.863    design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig
    SLICE_X20Y48         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[24]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.917    -1.194    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X20Y48         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[24]__0/C
                         clock pessimism              0.745    -0.449    
                         clock uncertainty            0.250    -0.199    
    SLICE_X20Y48         FDRE (Hold_fdre_C_CE)       -0.039    -0.238    design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[24]__0
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                           0.863    
  -------------------------------------------------------------------
                         slack                                  1.101    

Slack (MET) :             1.101ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[25]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.721ns  (logic 0.141ns (8.191%)  route 1.580ns (91.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.194ns
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.556    -0.858    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X39Y76         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.717 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/Q
                         net (fo=85, routed)          1.580     0.863    design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig
    SLICE_X20Y48         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[25]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.917    -1.194    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X20Y48         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[25]__0/C
                         clock pessimism              0.745    -0.449    
                         clock uncertainty            0.250    -0.199    
    SLICE_X20Y48         FDRE (Hold_fdre_C_CE)       -0.039    -0.238    design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[25]__0
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                           0.863    
  -------------------------------------------------------------------
                         slack                                  1.101    

Slack (MET) :             1.101ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[26]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.721ns  (logic 0.141ns (8.191%)  route 1.580ns (91.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.194ns
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.556    -0.858    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X39Y76         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.717 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/Q
                         net (fo=85, routed)          1.580     0.863    design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig
    SLICE_X20Y48         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[26]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.917    -1.194    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X20Y48         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[26]__0/C
                         clock pessimism              0.745    -0.449    
                         clock uncertainty            0.250    -0.199    
    SLICE_X20Y48         FDRE (Hold_fdre_C_CE)       -0.039    -0.238    design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[26]__0
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                           0.863    
  -------------------------------------------------------------------
                         slack                                  1.101    





