Clock-gated reset synchronizer pipeline