<!doctype html>
<html lang="en">
	<head>
		<meta charset="utf-8" />
		<link rel="icon" href="../favicon.png" />
		<!-- Include Font Awesome CSS -->
		<link
			rel="stylesheet"
			href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.0.0-beta3/css/all.min.css"
		/>
		<meta name="viewport" content="width=device-width, initial-scale=1" />
		<script>
			(function(d) {
			  var config = {
				kitId: 'lwx5hrf',
				scriptTimeout: 3000,
				async: true
			  },
			  h=d.documentElement,t=setTimeout(function(){h.className=h.className.replace(/\bwf-loading\b/g,"")+" wf-inactive";},config.scriptTimeout),tk=d.createElement("script"),f=false,s=d.getElementsByTagName("script")[0],a;h.className+=" wf-loading";tk.src='https://use.typekit.net/'+config.kitId+'.js';tk.async=true;tk.onload=tk.onreadystatechange=function(){a=this.readyState;if(f||a&&a!="complete"&&a!="loaded")return;f=true;clearTimeout(t);try{Typekit.load(config)}catch(e){}};s.parentNode.insertBefore(tk,s)
			})(document);
		</script>
		<script>
		window.MathJax = {
			tex: { inlineMath: [['$', '$'], ['\\(', '\\)']] },
			svg: { fontCache: 'global' }
		};
		</script>
		<script
		id="MathJax-script"
		async
		src="https://cdn.jsdelivr.net/npm/mathjax@3/es5/tex-svg.js"
		></script>
		
		<link href="../_app/immutable/assets/0.DP6ajrfz.css" rel="stylesheet">
		<link rel="modulepreload" href="../_app/immutable/entry/start.dAWJHkxi.js">
		<link rel="modulepreload" href="../_app/immutable/chunks/CMHpNlCW.js">
		<link rel="modulepreload" href="../_app/immutable/chunks/Dq11KH2c.js">
		<link rel="modulepreload" href="../_app/immutable/chunks/X0wdYxlf.js">
		<link rel="modulepreload" href="../_app/immutable/chunks/BFqC5wTN.js">
		<link rel="modulepreload" href="../_app/immutable/chunks/Dxy7jaeF.js">
		<link rel="modulepreload" href="../_app/immutable/entry/app.CSWLr1Gz.js">
		<link rel="modulepreload" href="../_app/immutable/chunks/Bg9kRutz.js">
		<link rel="modulepreload" href="../_app/immutable/chunks/C8DbwzCW.js">
		<link rel="modulepreload" href="../_app/immutable/chunks/Dh_8_iLC.js">
		<link rel="modulepreload" href="../_app/immutable/chunks/CAzNElu2.js">
		<link rel="modulepreload" href="../_app/immutable/nodes/0.DazIT_86.js">
		<link rel="modulepreload" href="../_app/immutable/chunks/DE-IBh8Z.js">
		<link rel="modulepreload" href="../_app/immutable/chunks/D7s5x39M.js">
		<link rel="modulepreload" href="../_app/immutable/chunks/BSZr8Fvp.js">
		<link rel="modulepreload" href="../_app/immutable/chunks/D3V2p2Up.js">
		<link rel="modulepreload" href="../_app/immutable/nodes/7.DT6_oDL6.js">
		<link rel="modulepreload" href="../_app/immutable/chunks/CmKRRkc6.js">
	</head>
	<body data-sveltekit-preload-data="hover"> 
		<div style="display: contents"><!--[--><!--[--><!----><div class="min-h-screen flex flex-col"><nav class="bg-white shadow-md top-0 w-full"><div class="max-w-7xl mx-auto px-4 sm:px-6 lg:px-8"><div class="flex justify-between items-center h-16"><a href="/" class="text-xl font-bold text-gray-800" aria-label="Home">Mincheol Cha</a> <div class="hidden md:flex space-x-6"><!--[--><a href="/" class="text-gray-600 hover:text-gray-800 font-medium transition" aria-label="Go to home">home</a><a href="/publications" class="text-gray-600 hover:text-gray-800 font-medium transition" aria-label="Go to publications">publications</a><a href="/projects" class="text-gray-600 hover:text-gray-800 font-medium transition" aria-label="Go to projects">projects</a><a href="/cv" class="text-gray-600 hover:text-gray-800 font-medium transition" aria-label="Go to cv">cv</a><!--]--></div> <div class="flex md:hidden"><button type="button" class="text-gray-600 hover:text-gray-800 focus:outline-none" aria-label="Toggle mobile menu"><svg class="h-6 w-6" xmlns="http://www.w3.org/2000/svg" fill="none" viewBox="0 0 24 24" stroke="currentColor" aria-hidden="true"><path stroke-linecap="round" stroke-linejoin="round" stroke-width="2" d="M4 6h16M4 12h16m-7 6h7"></path></svg></button></div></div></div> <!--[!--><!--]--></nav><!----> <div class="pt-16 flex-1"><!----><!--[--><div class="max-w-7xl mx-auto px-4 py-10"><h1 class="text-xl font-medium px-4 pt-5 leading-snug">A DVS-CIS Sensor Data Receiver on FPGA with a 10 Gbps MIPI Controller</h1> <div class="text-sm text-gray-700 px-4 pt-5"><p class="mb-2"><strong>Conference:</strong> Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS)</p> <p class="mb-2"><strong>Status:</strong> <!--[--><span>published in 2025</span><!--]--></p> <p class="mb-2"><strong>Note:</strong> N/A</p></div> <div class="flex flex-wrap justify-center gap-x-4 gap-y-4 pt-24"><!--[--><!----><a href="https://chamchiking.github.io/" target="_blank" rel="noopener noreferrer" class="text-center block w-40"><div class="w-24 h-24 rounded-full mx-auto bg-cover bg-center shadow" style="background-image: url(/imgs/mincheol.jpg)"></div> <p class="mt-2 text-sm font-medium">Mincheol Cha</p> <p class="text-xs text-gray-500">Seoul National University</p><!----></a><!----><!----><div class="text-center block w-40"><div class="w-24 h-24 rounded-full mx-auto bg-cover bg-center shadow" style="background-image: url(/imgs/person-dummy.jpg)"></div> <p class="mt-2 text-sm font-medium">Keehyuk Lee</p> <p class="text-xs text-gray-500">Seoul National University</p><!----></div><!----><!----><div class="text-center block w-40"><div class="w-24 h-24 rounded-full mx-auto bg-cover bg-center shadow" style="background-image: url(/imgs/person-dummy.jpg)"></div> <p class="mt-2 text-sm font-medium">Bobaro Chang</p> <p class="text-xs text-gray-500">Seoul National University</p><!----></div><!----><!----><div class="text-center block w-40"><div class="w-24 h-24 rounded-full mx-auto bg-cover bg-center shadow" style="background-image: url(/imgs/person-dummy.jpg)"></div> <p class="mt-2 text-sm font-medium">Soosung Kim</p> <p class="text-xs text-gray-500">Neuroreality Vision (NRV)</p><!----></div><!----><!----><div class="text-center block w-40"><div class="w-24 h-24 rounded-full mx-auto bg-cover bg-center shadow" style="background-image: url(/imgs/person-dummy.jpg)"></div> <p class="mt-2 text-sm font-medium">Taeho Lee</p> <p class="text-xs text-gray-500">Seoul National University</p><!----></div><!----><!----><div class="text-center block w-40"><div class="w-24 h-24 rounded-full mx-auto bg-cover bg-center shadow" style="background-image: url(/imgs/person-dummy.jpg)"></div> <p class="mt-2 text-sm font-medium">Xuan Truong Nguyen</p> <p class="text-xs text-gray-500">Seoul National University</p><!----></div><!----><!----><div class="text-center block w-40"><div class="w-24 h-24 rounded-full mx-auto bg-cover bg-center shadow" style="background-image: url(/imgs/person-dummy.jpg)"></div> <p class="mt-2 text-sm font-medium">Taesung Kim</p> <p class="text-xs text-gray-500">Sun Moon University</p><!----></div><!----><!----><div class="text-center block w-40"><div class="w-24 h-24 rounded-full mx-auto bg-cover bg-center shadow" style="background-image: url(/imgs/person-dummy.jpg)"></div> <p class="mt-2 text-sm font-medium">Hyunsurk Ryu</p> <p class="text-xs text-gray-500">Neuroreality Vision (NRV)</p><!----></div><!----><!--]--></div> <!--[--><div class="text-sm text-gray-700 px-4 pt-10"><p class="mb-4"><strong>Abstract</strong></p> <!----><p>Fusing a dynamic vision sensor (DVS) and a CMOS image sensor (CIS) is promising in real-time vision applications. However, unlike common CIS, DVS typically come with a custom data format due to their naturally sparse data, which becomes a challenge to fuse DVS and CIS data streams on a generalpurpose CPU. To address this problem, this work proposes a DVS-CIS sensor stream receiver on FPGA. The proposed receiver incorporates a cost-effective address decoder and an inline transpose to receive and store a DVS stream on DRAM effectively. At a system level, a host PC can stream the DVSCIS stream from FPGA via PCIe and display streams on a monitor. Experimental results demonstrate that our architecture can decode up to 13,900fps of DVS frames without incurring any frame drops while concurrently streaming frames at 60fps from a CIS. The design only uses 135 BRAM, 38 DSPs, 69489 LUTs, and 86626 FFs on a Xilinx Zynq+ ZCU106 FPGA board and consumes a power of 6.977 W.</p>
<!----></div><!--]--> <!--[--><div class="text-sm text-gray-700 px-4 pt-10"><p class="mb-4"><strong>Materials</strong></p> <div class="flex gap-4 mt-2"><a href="/publications/C9/A DVS-CIS Sensor Data Receiver on FPGA with a 10 Gbps MIPI Controller.pdf" target="_blank" class="flex items-center gap-2 hover:underline"><i class="fa-solid fa-file-pdf"></i> <span>PDF</span></a></div></div><!--]--></div><!--]--><!----><!----> <footer class="max-w-7xl mx-auto px-4 py-10 text-sm"><hr class="ml-4 border-gray-300 w-10 h-0.5 mb-4"> <div class="flex flex-row items-baseline gap-6"><div class="flex-4 text-left space-y-1 mr-32"><p>Mincheol's theme</p> <p class="text-gray-500">Up-to-date as of</p> <p>Dec 30, 2024</p></div> <div class="flex-8 flex flex-col"><!--[--><a href="https://linkedin.com/ironchamchi" target="_blank" rel="noopener noreferrer" class="flex items-center text-gray-700" aria-label="Visit LinkedIn"><i class="fab fa-linkedin mr-2"></i> <span class="hover:font-bold">LinkedIn</span></a><a href="https://facebook.com/ironchamchi" target="_blank" rel="noopener noreferrer" class="flex items-center text-gray-700" aria-label="Visit Facebook"><i class="fab fa-facebook mr-2"></i> <span class="hover:font-bold">Facebook</span></a><a href="https://instagram.com/iron_chamchi" target="_blank" rel="noopener noreferrer" class="flex items-center text-gray-700" aria-label="Visit Instagram"><i class="fab fa-instagram mr-2"></i> <span class="hover:font-bold">Instagram</span></a><!--]--></div></div></footer><!----></div></div><!----><!--]--> <!--[!--><!--]--><!--]-->
			
			<script>
				{
					__sveltekit_7qvcqd = {
						base: new URL("..", location).pathname.slice(0, -1)
					};

					const element = document.currentScript.parentElement;

					Promise.all([
						import("../_app/immutable/entry/start.dAWJHkxi.js"),
						import("../_app/immutable/entry/app.CSWLr1Gz.js")
					]).then(([kit, app]) => {
						kit.start(app, element, {
							node_ids: [0, 7],
							data: [null,{type:"data",data:{enrichedPublication:{id:"C9",title:"A DVS-CIS Sensor Data Receiver on FPGA with a 10 Gbps MIPI Controller",authors:[{id:1,name:"Mincheol Cha",img:"/imgs/mincheol.jpg",link:"https://chamchiking.github.io/",affiliation:"Seoul National University"},{id:2,name:"Keehyuk Lee",img:"/imgs/person-dummy.jpg",affiliation:"Seoul National University"},{id:3,name:"Bobaro Chang",img:"/imgs/person-dummy.jpg",affiliation:"Seoul National University"},{id:4,name:"Soosung Kim",img:"/imgs/person-dummy.jpg",affiliation:"Neuroreality Vision (NRV)"},{id:6,name:"Taeho Lee",img:"/imgs/person-dummy.jpg",affiliation:"Seoul National University"},{id:7,name:"Xuan Truong Nguyen",img:"/imgs/person-dummy.jpg",affiliation:"Seoul National University"},{id:8,name:"Taesung Kim",img:"/imgs/person-dummy.jpg",affiliation:"Sun Moon University"},{id:9,name:"Hyunsurk Ryu",img:"/imgs/person-dummy.jpg",affiliation:"Neuroreality Vision (NRV)"}],conference:"Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS)",year:"2025",category:["FPGA","DVS"],status:"published",note:"",links:{pdf:"A DVS-CIS Sensor Data Receiver on FPGA with a 10 Gbps MIPI Controller.pdf"},content:null,abstract:"\u003Cp>Fusing a dynamic vision sensor (DVS) and a CMOS image sensor (CIS) is promising in real-time vision applications. However, unlike common CIS, DVS typically come with a custom data format due to their naturally sparse data, which becomes a challenge to fuse DVS and CIS data streams on a generalpurpose CPU. To address this problem, this work proposes a DVS-CIS sensor stream receiver on FPGA. The proposed receiver incorporates a cost-effective address decoder and an inline transpose to receive and store a DVS stream on DRAM effectively. At a system level, a host PC can stream the DVSCIS stream from FPGA via PCIe and display streams on a monitor. Experimental results demonstrate that our architecture can decode up to 13,900fps of DVS frames without incurring any frame drops while concurrently streaming frames at 60fps from a CIS. The design only uses 135 BRAM, 38 DSPs, 69489 LUTs, and 86626 FFs on a Xilinx Zynq+ ZCU106 FPGA board and consumes a power of 6.977 W.\u003C/p>\n"}},uses:{params:["id"]}}],
							form: null,
							error: null
						});
					});
				}
			</script>
		</div>
	</body>
</html>
