Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Reading design: TOP.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TOP.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TOP"
Output Format                      : NGC
Target Device                      : xc6slx9-2-csg225

---- Source Options
Top Module Name                    : TOP
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\saulc\Documents\DispLogicosISE\P4\Dimmer_LEDs\PWM.v" into library work
Parsing module <PWM>.
Analyzing Verilog file "C:\Users\saulc\Documents\DispLogicosISE\P4\Dimmer_LEDs\LEDS.v" into library work
Parsing module <LEDS>.
Analyzing Verilog file "C:\Users\saulc\Documents\DispLogicosISE\P4\Dimmer_LEDs\Encoder.v" into library work
Parsing module <Encoder>.
Analyzing Verilog file "C:\Users\saulc\Documents\DispLogicosISE\P4\Dimmer_LEDs\TOP.v" into library work
Parsing module <TOP>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <TOP>.

Elaborating module <Encoder>.

Elaborating module <PWM>.

Elaborating module <LEDS>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <TOP>.
    Related source file is "C:\Users\saulc\Documents\DispLogicosISE\P4\Dimmer_LEDs\TOP.v".
    Summary:
	no macro.
Unit <TOP> synthesized.

Synthesizing Unit <Encoder>.
    Related source file is "C:\Users\saulc\Documents\DispLogicosISE\P4\Dimmer_LEDs\Encoder.v".
    Found 2-bit register for signal <delayedA>.
    Found 2-bit register for signal <delayedB>.
    Found 2-bit register for signal <enable>.
    Found 1-bit register for signal <sampled_BOTON>.
    Found 21-bit register for signal <cont_25ms>.
    Found 1-bit register for signal <BOTON_PRES>.
    Found 19-bit register for signal <Contador>.
    Found 26-bit register for signal <delay_1s>.
    Found 19-bit register for signal <delay>.
    Found 19-bit subtractor for signal <Contador[18]_GND_2_o_sub_26_OUT> created at line 57.
    Found 19-bit adder for signal <delay[18]_GND_2_o_add_2_OUT> created at line 26.
    Found 21-bit adder for signal <cont_25ms[20]_GND_2_o_add_14_OUT> created at line 45.
    Found 19-bit adder for signal <Contador[18]_GND_2_o_add_21_OUT> created at line 54.
    Found 26-bit adder for signal <delay_1s[25]_GND_2_o_add_31_OUT> created at line 67.
    Found 1-bit comparator not equal for signal <sampled_BOTON_EncoderBoton_equal_14_o> created at line 43
    Found 19-bit comparator lessequal for signal <n0024> created at line 54
    Found 19-bit comparator greater for signal <n0029> created at line 57
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  93 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <Encoder> synthesized.

Synthesizing Unit <PWM>.
    Related source file is "C:\Users\saulc\Documents\DispLogicosISE\P4\Dimmer_LEDs\PWM.v".
    Found 19-bit register for signal <cont_PWM>.
    Found 1-bit register for signal <PWM>.
    Found 19-bit adder for signal <cont_PWM[18]_GND_3_o_add_3_OUT> created at line 18.
    Found 19-bit comparator equal for signal <cont_PWM[18]_Contador[18]_equal_2_o> created at line 12
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <PWM> synthesized.

Synthesizing Unit <LEDS>.
    Related source file is "C:\Users\saulc\Documents\DispLogicosISE\P4\Dimmer_LEDs\LEDS.v".
    Summary:
	no macro.
Unit <LEDS> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 19-bit adder                                          : 2
 19-bit addsub                                         : 1
 21-bit adder                                          : 1
 26-bit adder                                          : 1
# Registers                                            : 11
 1-bit register                                        : 3
 19-bit register                                       : 3
 2-bit register                                        : 3
 21-bit register                                       : 1
 26-bit register                                       : 1
# Comparators                                          : 4
 1-bit comparator not equal                            : 1
 19-bit comparator equal                               : 1
 19-bit comparator greater                             : 1
 19-bit comparator lessequal                           : 1
# Multiplexers                                         : 5
 19-bit 2-to-1 multiplexer                             : 5
# Xors                                                 : 2
 1-bit xor2                                            : 1
 1-bit xor4                                            : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Encoder>.
The following registers are absorbed into counter <cont_25ms>: 1 register on signal <cont_25ms>.
The following registers are absorbed into counter <delay>: 1 register on signal <delay>.
The following registers are absorbed into counter <delay_1s>: 1 register on signal <delay_1s>.
Unit <Encoder> synthesized (advanced).

Synthesizing (advanced) Unit <PWM>.
The following registers are absorbed into counter <cont_PWM>: 1 register on signal <cont_PWM>.
Unit <PWM> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 19-bit addsub                                         : 1
# Counters                                             : 4
 19-bit up counter                                     : 2
 21-bit up counter                                     : 1
 26-bit up counter                                     : 1
# Registers                                            : 28
 Flip-Flops                                            : 28
# Comparators                                          : 4
 1-bit comparator not equal                            : 1
 19-bit comparator equal                               : 1
 19-bit comparator greater                             : 1
 19-bit comparator lessequal                           : 1
# Multiplexers                                         : 5
 19-bit 2-to-1 multiplexer                             : 5
# Xors                                                 : 2
 1-bit xor2                                            : 1
 1-bit xor4                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <TOP> ...

Optimizing unit <Encoder> ...
WARNING:Xst:1293 - FF/Latch <U1/Contador_2> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U1/Contador_1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U1/Contador_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <U2/cont_PWM_0> in Unit <TOP> is equivalent to the following FF/Latch, which will be removed : <U1/delay_0> 
INFO:Xst:2261 - The FF/Latch <U2/cont_PWM_1> in Unit <TOP> is equivalent to the following FF/Latch, which will be removed : <U1/delay_1> 
INFO:Xst:2261 - The FF/Latch <U2/cont_PWM_2> in Unit <TOP> is equivalent to the following FF/Latch, which will be removed : <U1/delay_2> 
INFO:Xst:2261 - The FF/Latch <U2/cont_PWM_3> in Unit <TOP> is equivalent to the following FF/Latch, which will be removed : <U1/delay_3> 
INFO:Xst:2261 - The FF/Latch <U2/cont_PWM_4> in Unit <TOP> is equivalent to the following FF/Latch, which will be removed : <U1/delay_4> 
INFO:Xst:2261 - The FF/Latch <U2/cont_PWM_5> in Unit <TOP> is equivalent to the following FF/Latch, which will be removed : <U1/delay_5> 
INFO:Xst:2261 - The FF/Latch <U2/cont_PWM_6> in Unit <TOP> is equivalent to the following FF/Latch, which will be removed : <U1/delay_6> 
INFO:Xst:2261 - The FF/Latch <U2/cont_PWM_7> in Unit <TOP> is equivalent to the following FF/Latch, which will be removed : <U1/delay_7> 
INFO:Xst:2261 - The FF/Latch <U2/cont_PWM_8> in Unit <TOP> is equivalent to the following FF/Latch, which will be removed : <U1/delay_8> 
INFO:Xst:2261 - The FF/Latch <U2/cont_PWM_9> in Unit <TOP> is equivalent to the following FF/Latch, which will be removed : <U1/delay_9> 
INFO:Xst:2261 - The FF/Latch <U2/cont_PWM_10> in Unit <TOP> is equivalent to the following FF/Latch, which will be removed : <U1/delay_10> 
INFO:Xst:2261 - The FF/Latch <U2/cont_PWM_11> in Unit <TOP> is equivalent to the following FF/Latch, which will be removed : <U1/delay_11> 
INFO:Xst:2261 - The FF/Latch <U2/cont_PWM_12> in Unit <TOP> is equivalent to the following FF/Latch, which will be removed : <U1/delay_12> 
INFO:Xst:2261 - The FF/Latch <U2/cont_PWM_13> in Unit <TOP> is equivalent to the following FF/Latch, which will be removed : <U1/delay_13> 
INFO:Xst:2261 - The FF/Latch <U2/cont_PWM_14> in Unit <TOP> is equivalent to the following FF/Latch, which will be removed : <U1/delay_14> 
INFO:Xst:2261 - The FF/Latch <U2/cont_PWM_15> in Unit <TOP> is equivalent to the following FF/Latch, which will be removed : <U1/delay_15> 
INFO:Xst:2261 - The FF/Latch <U2/cont_PWM_16> in Unit <TOP> is equivalent to the following FF/Latch, which will be removed : <U1/delay_16> 
INFO:Xst:2261 - The FF/Latch <U2/cont_PWM_17> in Unit <TOP> is equivalent to the following FF/Latch, which will be removed : <U1/delay_17> 
INFO:Xst:2261 - The FF/Latch <U2/cont_PWM_18> in Unit <TOP> is equivalent to the following FF/Latch, which will be removed : <U1/delay_18> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TOP, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 91
 Flip-Flops                                            : 91

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : TOP.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 362
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 64
#      LUT2                        : 11
#      LUT3                        : 5
#      LUT4                        : 9
#      LUT5                        : 14
#      LUT6                        : 82
#      MUXCY                       : 90
#      VCC                         : 1
#      XORCY                       : 82
# FlipFlops/Latches                : 91
#      FD                          : 46
#      FDE                         : 4
#      FDR                         : 40
#      FDS                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 27
#      IBUF                        : 3
#      OBUF                        : 24

Device utilization summary:
---------------------------

Selected Device : 6slx9csg225-2 


Slice Logic Utilization: 
 Number of Slice Registers:              91  out of  11440     0%  
 Number of Slice LUTs:                  188  out of   5720     3%  
    Number used as Logic:               188  out of   5720     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    194
   Number with an unused Flip Flop:     103  out of    194    53%  
   Number with an unused LUT:             6  out of    194     3%  
   Number of fully used LUT-FF pairs:    85  out of    194    43%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          28
 Number of bonded IOBs:                  28  out of    160    17%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 91    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 6.531ns (Maximum Frequency: 153.105MHz)
   Minimum input arrival time before clock: 2.486ns
   Maximum output required time after clock: 4.856ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.531ns (frequency: 153.105MHz)
  Total number of paths / destination ports: 7257 / 133
-------------------------------------------------------------------------
Delay:               6.531ns (Levels of Logic = 4)
  Source:            U1/delay_1s_8 (FF)
  Destination:       U1/Contador_18 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: U1/delay_1s_8 to U1/Contador_18
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.525   1.221  U1/delay_1s_8 (U1/delay_1s_8)
     LUT6:I0->O            1   0.254   0.958  U1/delay_1s[25]_PWR_2_o_equal_31_o<25>4 (U1/delay_1s[25]_PWR_2_o_equal_31_o<25>3)
     LUT6:I2->O           34   0.254   1.661  U1/delay_1s[25]_PWR_2_o_equal_31_o<25>5 (U1/delay_1s[25]_PWR_2_o_equal_31_o)
     LUT6:I4->O            9   0.250   1.084  U1/_n0097_01 (U1/_n0097_0)
     LUT2:I0->O            1   0.250   0.000  U1/Contador_18_rstpot (U1/Contador_18_rstpot)
     FD:D                      0.074          U1/Contador_18
    ----------------------------------------
    Total                      6.531ns (1.607ns logic, 4.924ns route)
                                       (24.6% logic, 75.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              2.486ns (Levels of Logic = 2)
  Source:            EncoderBoton (PAD)
  Destination:       U1/BOTON_PRES (FF)
  Destination Clock: clk rising

  Data Path: EncoderBoton to U1/BOTON_PRES
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.328   0.834  EncoderBoton_IBUF (EncoderBoton_IBUF)
     LUT4:I2->O            1   0.250   0.000  U1/BOTON_PRES_rstpot (U1/BOTON_PRES_rstpot)
     FD:D                      0.074          U1/BOTON_PRES
    ----------------------------------------
    Total                      2.486ns (1.652ns logic, 0.834ns route)
                                       (66.5% logic, 33.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              4.856ns (Levels of Logic = 1)
  Source:            U2/PWM (FF)
  Destination:       LEDS<23> (PAD)
  Source Clock:      clk rising

  Data Path: U2/PWM to LEDS<23>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             26   0.525   1.419  U2/PWM (U2/PWM)
     OBUF:I->O                 2.912          LEDS_23_OBUF (LEDS<23>)
    ----------------------------------------
    Total                      4.856ns (3.437ns logic, 1.419ns route)
                                       (70.8% logic, 29.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.531|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 10.26 secs
 
--> 

Total memory usage is 4486252 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :   20 (   0 filtered)

