<pl-question-panel>
  <pl-figure file-name="CPRE288HW9Q3Prompt.png" directory="clientFilesQuestion" alt="Picture faild to load"> </pl-figure>
  <p> Draw out a digital circuit to implement an Edge Detector that creates a 1-sys_clk-wide pulse on Write_EN to load count_value register into the ICR register when a rising edge occurs on Input_signal. The only components you can use are D-Flip Flops, and AND, OR, NOT gates. Hint: Think about what information you need conceptually to identify that a rising edge has occurred</p>
</pl-question-panel>

<pl-checkbox answers-name="vpos" weight="1">
  <pl-answer correct="true"> <pl-figure inline="true" file-name="CPRE288HW9Q3A0.png" directory="clientFilesQuestion" alt="Picture faild to load"> </pl-figure></pl-answer>
  <pl-answer> <pl-figure inline="true" file-name="CPRE288HW9Q3A1.png" directory="clientFilesQuestion" alt="Picture faild to load"> </pl-figure></pl-answer>
  <pl-answer> <pl-figure inline="true" file-name="CPRE288HW9Q3A2.png" directory="clientFilesQuestion" alt="Picture faild to load"> </pl-figure></pl-answer>
</pl-checkbox>
