#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x65284b100cf0 .scope module, "tb_perf" "tb_perf" 2 12;
 .timescale 0 0;
P_0x65284b0e9e30 .param/l "CLK_PERIOD" 1 2 15, +C4<00000000000000000000000000001010>;
P_0x65284b0e9e70 .param/l "COUNTER_WIDTH" 1 2 16, +C4<00000000000000000000000000100000>;
v0x65284b12e760_0 .net "active_cycles_count", 31 0, v0x65284b0e5b00_0;  1 drivers
v0x65284b12e840_0 .var "busy_signal", 0 0;
v0x65284b12e8e0_0 .var "clk", 0 0;
v0x65284b12e9e0_0 .var "done_pulse", 0 0;
v0x65284b12eab0_0 .net "idle_cycles_count", 31 0, v0x65284b12df20_0;  1 drivers
v0x65284b12eb50_0 .net "measurement_done", 0 0, v0x65284b12e000_0;  1 drivers
v0x65284b12ec20_0 .var "rst_n", 0 0;
v0x65284b12ecf0_0 .var "start_pulse", 0 0;
v0x65284b12edc0_0 .net "total_cycles_count", 31 0, v0x65284b12e560_0;  1 drivers
S_0x65284b100f20 .scope module, "dut" "perf" 2 34, 3 22 0, S_0x65284b100cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start_pulse";
    .port_info 3 /INPUT 1 "done_pulse";
    .port_info 4 /INPUT 1 "busy_signal";
    .port_info 5 /OUTPUT 32 "total_cycles_count";
    .port_info 6 /OUTPUT 32 "active_cycles_count";
    .port_info 7 /OUTPUT 32 "idle_cycles_count";
    .port_info 8 /OUTPUT 1 "measurement_done";
P_0x65284b0f47d0 .param/l "COUNTER_WIDTH" 0 3 23, +C4<00000000000000000000000000100000>;
P_0x65284b0f4810 .param/l "S_IDLE" 1 3 42, C4<0>;
P_0x65284b0f4850 .param/l "S_MEASURING" 1 3 43, C4<1>;
v0x65284b0e5a00_0 .var "active_counter", 31 0;
v0x65284b0e5b00_0 .var "active_cycles_count", 31 0;
v0x65284b0e82d0_0 .net "busy_signal", 0 0, v0x65284b12e840_0;  1 drivers
v0x65284b0e8370_0 .net "clk", 0 0, v0x65284b12e8e0_0;  1 drivers
v0x65284b12dd30_0 .net "done_pulse", 0 0, v0x65284b12e9e0_0;  1 drivers
v0x65284b12de40_0 .var "idle_counter", 31 0;
v0x65284b12df20_0 .var "idle_cycles_count", 31 0;
v0x65284b12e000_0 .var "measurement_done", 0 0;
v0x65284b12e0c0_0 .var "prev_state", 0 0;
v0x65284b12e180_0 .net "rst_n", 0 0, v0x65284b12ec20_0;  1 drivers
v0x65284b12e240_0 .net "start_pulse", 0 0, v0x65284b12ecf0_0;  1 drivers
v0x65284b12e300_0 .var "state_next", 0 0;
v0x65284b12e3c0_0 .var "state_reg", 0 0;
v0x65284b12e480_0 .var "total_counter", 31 0;
v0x65284b12e560_0 .var "total_cycles_count", 31 0;
E_0x65284b1036d0/0 .event negedge, v0x65284b12e180_0;
E_0x65284b1036d0/1 .event posedge, v0x65284b0e8370_0;
E_0x65284b1036d0 .event/or E_0x65284b1036d0/0, E_0x65284b1036d0/1;
E_0x65284b103dd0 .event anyedge, v0x65284b12e3c0_0, v0x65284b12e240_0, v0x65284b12dd30_0;
    .scope S_0x65284b100f20;
T_0 ;
    %wait E_0x65284b1036d0;
    %load/vec4 v0x65284b12e180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x65284b12e3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x65284b12e0c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x65284b12e3c0_0;
    %assign/vec4 v0x65284b12e0c0_0, 0;
    %load/vec4 v0x65284b12e300_0;
    %assign/vec4 v0x65284b12e3c0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x65284b100f20;
T_1 ;
    %wait E_0x65284b103dd0;
    %load/vec4 v0x65284b12e3c0_0;
    %store/vec4 v0x65284b12e300_0, 0, 1;
    %load/vec4 v0x65284b12e3c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %jmp T_1.2;
T_1.0 ;
    %load/vec4 v0x65284b12e240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.3, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x65284b12e300_0, 0, 1;
T_1.3 ;
    %jmp T_1.2;
T_1.1 ;
    %load/vec4 v0x65284b12dd30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.5, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x65284b12e300_0, 0, 1;
T_1.5 ;
    %jmp T_1.2;
T_1.2 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x65284b100f20;
T_2 ;
    %wait E_0x65284b1036d0;
    %load/vec4 v0x65284b12e180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x65284b12e480_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x65284b0e5a00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x65284b12de40_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x65284b12e3c0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_2.4, 4;
    %load/vec4 v0x65284b12e300_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x65284b12e480_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x65284b0e5a00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x65284b12de40_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x65284b12e3c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.5, 4;
    %load/vec4 v0x65284b12e480_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x65284b12e480_0, 0;
    %load/vec4 v0x65284b0e82d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.7, 8;
    %load/vec4 v0x65284b0e5a00_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x65284b0e5a00_0, 0;
    %jmp T_2.8;
T_2.7 ;
    %load/vec4 v0x65284b12de40_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x65284b12de40_0, 0;
T_2.8 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x65284b100f20;
T_3 ;
    %wait E_0x65284b1036d0;
    %load/vec4 v0x65284b12e180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x65284b12e560_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x65284b0e5b00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x65284b12df20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x65284b12e000_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x65284b12e0c0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_3.4, 4;
    %load/vec4 v0x65284b12e3c0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x65284b12e480_0;
    %assign/vec4 v0x65284b12e560_0, 0;
    %load/vec4 v0x65284b0e5a00_0;
    %assign/vec4 v0x65284b0e5b00_0, 0;
    %load/vec4 v0x65284b12de40_0;
    %assign/vec4 v0x65284b12df20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x65284b12e000_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x65284b12e000_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x65284b100cf0;
T_4 ;
    %delay 5, 0;
    %load/vec4 v0x65284b12e8e0_0;
    %inv;
    %store/vec4 v0x65284b12e8e0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x65284b100cf0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x65284b12e8e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x65284b12ec20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x65284b12ecf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x65284b12e9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x65284b12e840_0, 0, 1;
    %vpi_call 2 57 "$display", "==================================================" {0 0 0};
    %vpi_call 2 58 "$display", "Starting Testbench for perf.v" {0 0 0};
    %vpi_call 2 59 "$display", "==================================================" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x65284b12ec20_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 67 "$display", "\012--- SCENARIO 1: 100%% Utilization (100 cycles) ---" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x65284b12e840_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x65284b12ecf0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x65284b12ecf0_0, 0, 1;
    %pushi/vec4 99, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10, 0;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x65284b12e9e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x65284b12e9e0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x65284b12edc0_0;
    %cmpi/e 100, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_5.5, 4;
    %load/vec4 v0x65284b12e760_0;
    %pushi/vec4 100, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.4, 9;
    %load/vec4 v0x65284b12eab0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %vpi_call 2 80 "$display", "  [PASS] Scenario 1 Correct!" {0 0 0};
    %jmp T_5.3;
T_5.2 ;
    %vpi_call 2 82 "$error", "  [FAIL] Scenario 1 Incorrect!" {0 0 0};
    %vpi_call 2 83 "$display", "    Expected: total=100, active=100, idle=0" {0 0 0};
    %vpi_call 2 84 "$display", "    Got:      total=%0d, active=%0d, idle=%0d", v0x65284b12edc0_0, v0x65284b12e760_0, v0x65284b12eab0_0 {0 0 0};
T_5.3 ;
    %delay 10, 0;
    %vpi_call 2 89 "$display", "\012--- SCENARIO 2: 50%% Utilization (50 cycles) ---" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x65284b12e840_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x65284b12ecf0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x65284b12ecf0_0, 0, 1;
    %pushi/vec4 49, 0, 32;
T_5.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.7, 5;
    %jmp/1 T_5.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x65284b12e840_0;
    %inv;
    %store/vec4 v0x65284b12e840_0, 0, 1;
    %delay 10, 0;
    %jmp T_5.6;
T_5.7 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x65284b12e9e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x65284b12e9e0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x65284b12edc0_0;
    %cmpi/e 50, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_5.11, 4;
    %load/vec4 v0x65284b12e760_0;
    %pushi/vec4 26, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.10, 9;
    %load/vec4 v0x65284b12eab0_0;
    %pushi/vec4 24, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %vpi_call 2 105 "$display", "  [PASS] Scenario 2 Correct!" {0 0 0};
    %jmp T_5.9;
T_5.8 ;
    %vpi_call 2 107 "$error", "  [FAIL] Scenario 2 Incorrect!" {0 0 0};
    %vpi_call 2 108 "$display", "    Expected: total=50, active=26, idle=24" {0 0 0};
    %vpi_call 2 109 "$display", "    Got:      total=%0d, active=%0d, idle=%0d", v0x65284b12edc0_0, v0x65284b12e760_0, v0x65284b12eab0_0 {0 0 0};
T_5.9 ;
    %delay 10, 0;
    %vpi_call 2 114 "$display", "\012--- SCENARIO 3: Back-to-Back Test (10 cycles) ---" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x65284b12e840_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x65284b12ecf0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x65284b12ecf0_0, 0, 1;
    %pushi/vec4 9, 0, 32;
T_5.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.13, 5;
    %jmp/1 T_5.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10, 0;
    %jmp T_5.12;
T_5.13 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x65284b12e9e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x65284b12e9e0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x65284b12edc0_0;
    %cmpi/e 10, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_5.17, 4;
    %load/vec4 v0x65284b12e760_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.17;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.16, 9;
    %load/vec4 v0x65284b12eab0_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %vpi_call 2 127 "$display", "  [PASS] Scenario 3 Correct!" {0 0 0};
    %jmp T_5.15;
T_5.14 ;
    %vpi_call 2 129 "$error", "  [FAIL] Scenario 3 Incorrect!" {0 0 0};
    %vpi_call 2 130 "$display", "    Expected: total=10, active=0, idle=10" {0 0 0};
    %vpi_call 2 131 "$display", "    Got:      total=%0d, active=%0d, idle=%0d", v0x65284b12edc0_0, v0x65284b12e760_0, v0x65284b12eab0_0 {0 0 0};
T_5.15 ;
    %delay 10, 0;
    %vpi_call 2 135 "$display", "\012==================================================" {0 0 0};
    %vpi_call 2 136 "$display", "Testbench Finished." {0 0 0};
    %vpi_call 2 137 "$display", "==================================================" {0 0 0};
    %vpi_call 2 138 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "/workspaces/ACCEL-v1/accel v1/tb/unit/tb_perf.sv";
    "/workspaces/ACCEL-v1/accel v1/verilog/monitor/perf.v";
