

================================================================
== Vitis HLS Report for 'Conv2D_HW_Pipeline_3'
================================================================
* Date:           Tue Apr  1 22:29:17 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Vitis_Midterm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.238 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        4|        4|         1|          1|          1|     4|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.23>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 4 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%acc_0_32 = alloca i32 1"   --->   Operation 5 'alloca' 'acc_0_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%acc_1_3 = alloca i32 1"   --->   Operation 6 'alloca' 'acc_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%acc_2_3 = alloca i32 1"   --->   Operation 7 'alloca' 'acc_2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%acc_3_3 = alloca i32 1"   --->   Operation 8 'alloca' 'acc_3_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%acc_0_21_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %acc_0_21"   --->   Operation 9 'read' 'acc_0_21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%acc_1_23_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %acc_1_23"   --->   Operation 10 'read' 'acc_1_23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%acc_2_24_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %acc_2_24"   --->   Operation 11 'read' 'acc_2_24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%acc_3_25_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %acc_3_25"   --->   Operation 12 'read' 'acc_3_25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %acc_3_25_read, i32 %acc_3_3"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %acc_2_24_read, i32 %acc_2_3"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %acc_1_23_read, i32 %acc_1_3"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %acc_0_21_read, i32 %acc_0_32"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %empty"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_load = load i3 %empty"   --->   Operation 19 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 20 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.13ns)   --->   "%exitcond6811 = icmp_eq  i3 %p_load, i3 4"   --->   Operation 21 'icmp' 'exitcond6811' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty_77 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 22 'speclooptripcount' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.65ns)   --->   "%empty_78 = add i3 %p_load, i3 1"   --->   Operation 23 'add' 'empty_78' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond6811, void %memset.loop.split, void %VITIS_LOOP_87_11.exitStub"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%empty_79 = trunc i3 %p_load"   --->   Operation 25 'trunc' 'empty_79' <Predicate = (!exitcond6811)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.95ns)   --->   "%switch_ln0 = switch i2 %empty_79, void %branch7, i2 0, void %memset.loop.split.memset.loop.split36_crit_edge, i2 1, void %memset.loop.split.memset.loop.split36_crit_edge5, i2 2, void %branch6"   --->   Operation 26 'switch' 'switch_ln0' <Predicate = (!exitcond6811)> <Delay = 0.95>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %acc_2_3"   --->   Operation 27 'store' 'store_ln0' <Predicate = (!exitcond6811 & empty_79 == 2)> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split36"   --->   Operation 28 'br' 'br_ln0' <Predicate = (!exitcond6811 & empty_79 == 2)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %acc_1_3"   --->   Operation 29 'store' 'store_ln0' <Predicate = (!exitcond6811 & empty_79 == 1)> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split36"   --->   Operation 30 'br' 'br_ln0' <Predicate = (!exitcond6811 & empty_79 == 1)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %acc_0_32"   --->   Operation 31 'store' 'store_ln0' <Predicate = (!exitcond6811 & empty_79 == 0)> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split36"   --->   Operation 32 'br' 'br_ln0' <Predicate = (!exitcond6811 & empty_79 == 0)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %acc_3_3"   --->   Operation 33 'store' 'store_ln0' <Predicate = (!exitcond6811 & empty_79 == 3)> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split36"   --->   Operation 34 'br' 'br_ln0' <Predicate = (!exitcond6811 & empty_79 == 3)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 %empty_78, i3 %empty"   --->   Operation 35 'store' 'store_ln0' <Predicate = (!exitcond6811)> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 36 'br' 'br_ln0' <Predicate = (!exitcond6811)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%acc_0_32_load = load i32 %acc_0_32"   --->   Operation 37 'load' 'acc_0_32_load' <Predicate = (exitcond6811)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%acc_1_3_load = load i32 %acc_1_3"   --->   Operation 38 'load' 'acc_1_3_load' <Predicate = (exitcond6811)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%acc_2_3_load = load i32 %acc_2_3"   --->   Operation 39 'load' 'acc_2_3_load' <Predicate = (exitcond6811)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%acc_3_3_load = load i32 %acc_3_3"   --->   Operation 40 'load' 'acc_3_3_load' <Predicate = (exitcond6811)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %acc_3_3_out, i32 %acc_3_3_load"   --->   Operation 41 'write' 'write_ln0' <Predicate = (exitcond6811)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %acc_2_3_out, i32 %acc_2_3_load"   --->   Operation 42 'write' 'write_ln0' <Predicate = (exitcond6811)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %acc_1_3_out, i32 %acc_1_3_load"   --->   Operation 43 'write' 'write_ln0' <Predicate = (exitcond6811)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %acc_0_32_out, i32 %acc_0_32_load"   --->   Operation 44 'write' 'write_ln0' <Predicate = (exitcond6811)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 45 'ret' 'ret_ln0' <Predicate = (exitcond6811)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.24ns
The critical path consists of the following:
	'alloca' operation ('empty') [9]  (0 ns)
	'load' operation ('p_load') on local variable 'empty' [25]  (0 ns)
	'add' operation ('empty_78') [29]  (1.65 ns)
	'store' operation ('store_ln0') of variable 'empty_78' on local variable 'empty' [47]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
