Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Dec 18 11:49:24 2020
| Host         : DESKTOP-D7RM7IV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file NEXYS4_DDR_control_sets_placed.rpt
| Design       : NEXYS4_DDR
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   246 |
|    Minimum number of control sets                        |    35 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |   211 |
| Unused register locations in slices containing registers |   881 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   246 |
| >= 0 to < 4        |    72 |
| >= 4 to < 6        |    60 |
| >= 6 to < 8        |    40 |
| >= 8 to < 10       |    28 |
| >= 10 to < 12      |    16 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     5 |
| >= 16              |    24 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              51 |           32 |
| No           | No                    | Yes                    |              14 |           11 |
| No           | Yes                   | No                     |             141 |           83 |
| Yes          | No                    | No                     |             129 |           42 |
| Yes          | No                    | Yes                    |              64 |           21 |
| Yes          | Yes                   | No                     |            1408 |          623 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+--------------------------------------------------------------------------+------------------------------------------------------+------------------+----------------+--------------+
|      Clock Signal      |                               Enable Signal                              |                   Set/Reset Signal                   | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------+--------------------------------------------------------------------------+------------------------------------------------------+------------------+----------------+--------------+
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[15][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_8                    |                1 |              1 |         1.00 |
|  sys_clk/inst/clk_out1 | sigma/udm/uart_tx/tx_o_i_1_n_0                                           | sigma/reset_sync/Q[0]                                |                1 |              1 |         1.00 |
|  sys_clk/inst/clk_out1 |                                                                          | sigma/sigma_tile/sfr/SR[0]_repN_5                    |                1 |              1 |         1.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[10][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_9                    |                1 |              1 |         1.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_CSR_MCAUSE[3]_i_1_n_0   | sigma/sigma_tile/sfr/SR[0]_repN_2                    |                1 |              1 |         1.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[9][31]_i_1_n_0  | sigma/sigma_tile/sfr/SR[0]_repN_7                    |                1 |              1 |         1.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[2][31]_i_1_n_0  | sigma/sigma_tile/sfr/SR[0]_repN_9                    |                1 |              1 |         1.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[10][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_7                    |                1 |              1 |         1.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[14][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_8                    |                1 |              1 |         1.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[14][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_7                    |                1 |              1 |         1.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[30][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_6                    |                1 |              1 |         1.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[12][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_8                    |                1 |              1 |         1.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[7][31]_i_1_n_0  | sigma/sigma_tile/sfr/SR[0]                           |                1 |              1 |         1.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[19][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_3                    |                1 |              1 |         1.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[8][31]_i_1_n_0  | sigma/sigma_tile/sfr/SR[0]_repN_7                    |                1 |              1 |         1.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[15][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_7                    |                1 |              1 |         1.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[23][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_3                    |                1 |              1 |         1.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[16][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_6                    |                1 |              1 |         1.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[13][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_8                    |                1 |              1 |         1.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[23][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_7                    |                1 |              1 |         1.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[3][31]_i_1_n_0  | sigma/sigma_tile/sfr/SR[0]_repN_9                    |                1 |              1 |         1.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[11][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_7                    |                1 |              1 |         1.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[27][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_6                    |                1 |              1 |         1.00 |
|  sys_clk/inst/clk_out1 | sigma/udm/udm_controller/timeout_counter[31]_i_2_n_0                     |                                                      |                1 |              1 |         1.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[13][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_7                    |                1 |              1 |         1.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[6][31]_i_1_n_0  | sigma/sigma_tile/sfr/SR[0]_repN_9                    |                1 |              2 |         2.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_6                    |                1 |              2 |         2.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[20][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_7                    |                1 |              2 |         2.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[9][31]_i_1_n_0  | sigma/sigma_tile/sfr/SR[0]_repN_1                    |                1 |              2 |         2.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[4][31]_i_1_n_0  | sigma/sigma_tile/sfr/SR[0]_repN_1                    |                2 |              2 |         1.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[19][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_6                    |                1 |              2 |         2.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[21][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_6                    |                1 |              2 |         2.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[14][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_5                    |                2 |              2 |         1.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[5][31]_i_1_n_0  | sigma/sigma_tile/sfr/SR[0]_repN_1                    |                2 |              2 |         1.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[20][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_6                    |                2 |              2 |         1.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_CSR_MCAUSE[3]_i_1_n_0   | sigma/sigma_tile/sfr/SR[0]_repN                      |                1 |              2 |         2.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[6][31]_i_1_n_0  | sigma/sigma_tile/sfr/SR[0]_repN_1                    |                2 |              2 |         1.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[11][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_1                    |                1 |              2 |         2.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[7][31]_i_1_n_0  | sigma/sigma_tile/sfr/SR[0]_repN_1                    |                2 |              2 |         1.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[10][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN                      |                2 |              2 |         1.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[4][31]_i_1_n_0  | sigma/sigma_tile/sfr/SR[0]_repN_5                    |                2 |              3 |         1.50 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[8][31]_i_1_n_0  | sigma/sigma_tile/sfr/SR[0]_repN                      |                3 |              3 |         1.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[27][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_3                    |                2 |              3 |         1.50 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[9][31]_i_1_n_0  | sigma/sigma_tile/sfr/SR[0]_repN_9                    |                2 |              3 |         1.50 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[1][31]_i_1_n_0  | sigma/sigma_tile/sfr/SR[0]_repN                      |                2 |              3 |         1.50 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_7                    |                3 |              3 |         1.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_6                    |                1 |              3 |         3.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[8][31]_i_1_n_0  | sigma/sigma_tile/sfr/SR[0]_repN_1                    |                1 |              3 |         3.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[3][31]_i_1_n_0  | sigma/sigma_tile/sfr/SR[0]_repN_8                    |                2 |              3 |         1.50 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[3][31]_i_1_n_0  | sigma/sigma_tile/sfr/SR[0]_repN_1                    |                1 |              3 |         3.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[21][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_3                    |                1 |              3 |         3.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[15][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_5                    |                1 |              3 |         3.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[10][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_1                    |                2 |              3 |         1.50 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[5][31]_i_1_n_0  | sigma/sigma_tile/sfr/SR[0]_repN_8                    |                2 |              3 |         1.50 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[5][31]_i_1_n_0  | sigma/sigma_tile/sfr/SR[0]_repN                      |                2 |              3 |         1.50 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/genpsticky_glbl_regfile                           | sigma/sigma_tile/sfr/SR[0]_repN_3                    |                1 |              3 |         3.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[12][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_1                    |                2 |              3 |         1.50 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/genpstage_EXEC_genpctrl_succ                      | sigma/sigma_tile/sfr/SR[0]_repN_1                    |                2 |              3 |         1.50 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[22][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_7                    |                2 |              3 |         1.50 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[2][31]_i_1_n_0  | sigma/sigma_tile/sfr/SR[0]_repN_8                    |                2 |              3 |         1.50 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[5][31]_i_1_n_0  | sigma/sigma_tile/sfr/SR[0]_repN_5                    |                2 |              3 |         1.50 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[11][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_9                    |                3 |              3 |         1.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[30][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_7                    |                2 |              3 |         1.50 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[21][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_7                    |                1 |              3 |         3.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[6][31]_i_1_n_0  | sigma/sigma_tile/sfr/SR[0]_repN_5                    |                2 |              3 |         1.50 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[11][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_8                    |                1 |              3 |         3.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[7][31]_i_1_n_0  | sigma/sigma_tile/sfr/SR[0]_repN                      |                3 |              3 |         1.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[1][31]_i_1_n_0  | sigma/sigma_tile/sfr/SR[0]_repN_9                    |                3 |              3 |         1.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[7][31]_i_1_n_0  | sigma/sigma_tile/sfr/SR[0]_repN_9                    |                2 |              3 |         1.50 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[7][31]_i_1_n_0  | sigma/sigma_tile/sfr/SR[0]_repN_5                    |                2 |              3 |         1.50 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[25][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_6                    |                1 |              3 |         3.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[2][31]_i_1_n_0  | sigma/sigma_tile/sfr/SR[0]_repN                      |                3 |              3 |         1.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[12][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_9                    |                3 |              4 |         1.33 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[9][31]_i_1_n_0  | sigma/sigma_tile/sfr/SR[0]_repN                      |                3 |              4 |         1.33 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[9][31]_i_1_n_0  | sigma/sigma_tile/sfr/SR[0]_repN_8                    |                1 |              4 |         4.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[6][31]_i_1_n_0  | sigma/sigma_tile/sfr/SR[0]_repN_6                    |                1 |              4 |         4.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[7][31]_i_1_n_0  | sigma/sigma_tile/sfr/SR[0]_repN_6                    |                1 |              4 |         4.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/bus_addr_bo_reg[4]_1[0]                           | sigma/reset_sync/SR[0]                               |                2 |              4 |         2.00 |
|  sys_clk/inst/clk_out1 |                                                                          | sigma/sigma_tile/sfr/SR[0]_repN_7                    |                3 |              4 |         1.33 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[28][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_3                    |                1 |              4 |         4.00 |
|  sys_clk/inst/clk_out1 |                                                                          | sigma/reset_sync/pss_arst                            |                3 |              4 |         1.33 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[28][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_7                    |                3 |              4 |         1.33 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[1][31]_i_1_n_0  | sigma/sigma_tile/sfr/SR[0]_repN_6                    |                2 |              4 |         2.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[1][31]_i_1_n_0  | sigma/sigma_tile/sfr/SR[0]_repN_1                    |                1 |              4 |         4.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[1][31]_i_1_n_0  | sigma/sigma_tile/sfr/SR[0]_repN_8                    |                4 |              4 |         1.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[17][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_3                    |                2 |              4 |         2.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[14][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_9                    |                2 |              4 |         2.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[17][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_7                    |                2 |              4 |         2.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[30][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_3                    |                3 |              4 |         1.33 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[2][31]_i_1_n_0  | sigma/sigma_tile/sfr/SR[0]_repN_1                    |                2 |              4 |         2.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[14][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_1                    |                3 |              4 |         1.33 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[15][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_9                    |                3 |              4 |         1.33 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[18][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_9                    |                3 |              4 |         1.33 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[22][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_3                    |                2 |              4 |         2.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[24][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_3                    |                2 |              4 |         2.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[15][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_1                    |                2 |              4 |         2.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[24][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_7                    |                3 |              4 |         1.33 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[11][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_3                    |                2 |              4 |         2.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[11][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN                      |                3 |              4 |         1.33 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_CSR_MCAUSE[3]_i_1_n_0   | sigma/sigma_tile/sfr/SR[0]_repN_7                    |                3 |              4 |         1.33 |
|  sys_clk/inst/clk_out1 | sigma/udm/uart_rx/FSM_sequential_state[3]_i_1_n_0                        | sigma/reset_sync/Q[0]                                |                1 |              4 |         4.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[4][31]_i_1_n_0  | sigma/sigma_tile/sfr/SR[0]_repN_9                    |                2 |              4 |         2.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[4][31]_i_1_n_0  | sigma/sigma_tile/sfr/SR[0]_repN                      |                4 |              4 |         1.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[4][31]_i_1_n_0  | sigma/sigma_tile/sfr/SR[0]_repN_8                    |                3 |              4 |         1.33 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[13][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_1                    |                3 |              4 |         1.33 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[5][31]_i_1_n_0  | sigma/sigma_tile/sfr/SR[0]_repN_6                    |                2 |              4 |         2.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[3][31]_i_1_n_0  | sigma/sigma_tile/sfr/SR[0]_repN                      |                4 |              4 |         1.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[8][31]_i_1_n_0  | sigma/sigma_tile/sfr/SR[0]_repN_9                    |                3 |              4 |         1.33 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[8][31]_i_1_n_0  | sigma/sigma_tile/sfr/SR[0]_repN_6                    |                2 |              4 |         2.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[8][31]_i_1_n_0  | sigma/sigma_tile/sfr/SR[0]_repN_8                    |                1 |              4 |         4.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[13][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN                      |                5 |              5 |         1.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[20][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_3                    |                3 |              5 |         1.67 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[6][31]_i_1_n_0  | sigma/sigma_tile/sfr/SR[0]_repN                      |                4 |              5 |         1.25 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[2][31]_i_1_n_0  | sigma/sigma_tile/sfr/SR[0]_repN_3                    |                2 |              5 |         2.50 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[1][31]_i_1_n_0  | sigma/sigma_tile/sfr/SR[0]_repN_5                    |                4 |              5 |         1.25 |
|  sys_clk/inst/clk_out1 |                                                                          | sigma/sigma_tile/sfr/SR[0]_repN_8                    |                4 |              5 |         1.25 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[4][31]_i_1_n_0  | sigma/sigma_tile/sfr/SR[0]_repN_6                    |                1 |              5 |         5.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[10][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_6                    |                1 |              5 |         5.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[16][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_9                    |                2 |              5 |         2.50 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[8][31]_i_1_n_0  | sigma/sigma_tile/sfr/SR[0]_repN_5                    |                2 |              5 |         2.50 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[27][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_7                    |                3 |              5 |         1.67 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_CSR_MCAUSE[3]_i_1_n_0   | sigma/sigma_tile/sfr/SR[0]_repN_9                    |                2 |              5 |         2.50 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/genpsticky_glbl_regfile                           | sigma/sigma_tile/sfr/SR[0]_repN_7                    |                4 |              5 |         1.25 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[14][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN                      |                5 |              5 |         1.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_3                    |                3 |              5 |         1.67 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[9][31]_i_1_n_0  | sigma/sigma_tile/sfr/SR[0]_repN_6                    |                2 |              5 |         2.50 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[15][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN                      |                5 |              5 |         1.00 |
|  sys_clk/inst/clk_out1 | sigma/udm/udm_controller/rst_o_reg_1                                     | sigma/sigma_tile/riscv/bus_addr_bo_reg[1]            |                2 |              5 |         2.50 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[7][31]_i_1_n_0  | sigma/sigma_tile/sfr/SR[0]_repN_8                    |                3 |              5 |         1.67 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[23][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_6                    |                2 |              5 |         2.50 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[6][31]_i_1_n_0  | sigma/sigma_tile/sfr/SR[0]_repN_8                    |                4 |              5 |         1.25 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[19][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_7                    |                1 |              5 |         5.00 |
|  sys_clk/inst/clk_out1 | sigma/udm/udm_controller/reset_syncbuf_reg[0]                            | sigma/reset_sync/reset_syncbuf_reg[0]_0              |                2 |              6 |         3.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/genpsticky_glbl_regfile                           | sigma/sigma_tile/sfr/SR[0]_repN_8                    |                2 |              6 |         3.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[3][31]_i_1_n_0  | sigma/sigma_tile/sfr/SR[0]_repN_3                    |                2 |              6 |         3.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[16][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_8                    |                1 |              6 |         6.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[3][31]_i_1_n_0  | sigma/sigma_tile/sfr/SR[0]_repN_5                    |                4 |              6 |         1.50 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[9][31]_i_1_n_0  | sigma/sigma_tile/sfr/SR[0]_repN_5                    |                3 |              6 |         2.00 |
|  sys_clk/inst/clk_out1 |                                                                          | sigma/sigma_tile/sfr/SR[0]                           |                2 |              6 |         3.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_5                    |                2 |              6 |         3.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[15][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_6                    |                2 |              6 |         3.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[28][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_8                    |                1 |              6 |         6.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[30][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_8                    |                4 |              6 |         1.50 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[25][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_9                    |                4 |              6 |         1.50 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[13][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_3                    |                4 |              6 |         1.50 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[5][31]_i_1_n_0  | sigma/sigma_tile/sfr/SR[0]_repN_9                    |                4 |              6 |         1.50 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[10][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_3                    |                2 |              6 |         3.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[10][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_8                    |                3 |              6 |         2.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[12][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_5                    |                2 |              6 |         3.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[12][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_3                    |                2 |              6 |         3.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[12][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN                      |                4 |              6 |         1.50 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[12][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_6                    |                2 |              6 |         3.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[2][31]_i_1_n_0  | sigma/sigma_tile/sfr/SR[0]_repN_5                    |                4 |              6 |         1.50 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[22][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_8                    |                3 |              6 |         2.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_8                    |                2 |              6 |         3.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[21][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_5                    |                2 |              7 |         3.50 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[9][31]_i_1_n_0  | sigma/sigma_tile/sfr/SR[0]_repN_3                    |                2 |              7 |         3.50 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[17][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_5                    |                1 |              7 |         7.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[21][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_8                    |                2 |              7 |         3.50 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_9                    |                5 |              7 |         1.40 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[14][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_6                    |                3 |              7 |         2.33 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[28][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_5                    |                4 |              7 |         1.75 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[19][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_8                    |                2 |              7 |         3.50 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[27][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_5                    |                2 |              7 |         3.50 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/genpsticky_glbl_regfile                           | sigma/sigma_tile/sfr/SR[0]_repN_5                    |                3 |              7 |         2.33 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[19][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_9                    |                1 |              7 |         7.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[20][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_5                    |                2 |              7 |         3.50 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[17][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_8                    |                2 |              7 |         3.50 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[25][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_8                    |                5 |              7 |         1.40 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[13][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_5                    |                4 |              7 |         1.75 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[24][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_8                    |                1 |              7 |         7.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[11][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_6                    |                3 |              7 |         2.33 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_8                    |                3 |              8 |         2.67 |
|  sys_clk/inst/clk_out1 | sigma/udm/udm_controller/tx_sendbyte[7]_i_2_n_0                          | sigma/udm/udm_controller/tx_sendbyte[7]_i_1_n_0      |                2 |              8 |         4.00 |
|  sys_clk/inst/clk_out1 | sigma/udm/uart_tx/databuf                                                | sigma/reset_sync/Q[0]                                |                2 |              8 |         4.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[27][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_9                    |                3 |              8 |         2.67 |
|  sys_clk/inst/clk_out1 | sigma/udm/uart_rx/dout_bo[7]_i_1_n_0                                     | sigma/reset_sync/Q[0]                                |                2 |              8 |         4.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[24][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_9                    |                2 |              8 |         4.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[8][31]_i_1_n_0  | sigma/sigma_tile/sfr/SR[0]_repN_3                    |                3 |              8 |         2.67 |
|  sys_clk/inst/clk_out1 | sigma/udm/udm_controller/tx_sendbyte_ff[7]_i_1_n_0                       |                                                      |                3 |              8 |         2.67 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[20][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_9                    |                4 |              8 |         2.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[30][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_5                    |                3 |              8 |         2.67 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[10][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_5                    |                4 |              8 |         2.00 |
|  sys_clk/inst/clk_out1 |                                                                          | sigma/udm/uart_rx/SR[0]                              |                3 |              8 |         2.67 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[20][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_8                    |                4 |              8 |         2.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[13][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_6                    |                2 |              8 |         4.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/genpstage_EXEC_genpctrl_succ                      | sigma/sigma_tile/sfr/SR[0]_repN_9                    |                3 |              8 |         2.67 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[14][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_3                    |                3 |              8 |         2.67 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[15][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_3                    |                2 |              8 |         4.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[27][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_8                    |                8 |              8 |         1.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[23][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_8                    |                2 |              8 |         4.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[18][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_8                    |                3 |              8 |         2.67 |
|  sys_clk/inst/clk_out1 | sigma/udm/udm_controller/RD_DATA_reg[23]_i_1_n_0                         | sigma/udm/udm_controller/RD_DATA_reg[31]_i_1_n_0     |                4 |              8 |         2.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[11][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_5                    |                4 |              8 |         2.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[23][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_9                    |                3 |              8 |         2.67 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[3][31]_i_1_n_0  | sigma/sigma_tile/sfr/SR[0]_repN_6                    |                3 |              9 |         3.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[24][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_5                    |                4 |              9 |         2.25 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[23][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_5                    |                3 |              9 |         3.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[1][31]_i_1_n_0  | sigma/sigma_tile/sfr/SR[0]_repN_3                    |                3 |              9 |         3.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[22][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_5                    |                3 |              9 |         3.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[19][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_5                    |                5 |             10 |         2.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_CSR_MCAUSE[3]_i_1_n_0   | sigma/sigma_tile/sfr/SR[0]_repN_5                    |                6 |             10 |         1.67 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[17][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_9                    |                4 |             10 |         2.50 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[22][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_9                    |                6 |             10 |         1.67 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[4][31]_i_1_n_0  | sigma/sigma_tile/sfr/SR[0]_repN_3                    |                2 |             10 |         5.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[2][31]_i_1_n_0  | sigma/sigma_tile/sfr/SR[0]_repN_6                    |                3 |             10 |         3.33 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_9                    |                3 |             10 |         3.33 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[30][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_9                    |                3 |             10 |         3.33 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[21][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_9                    |                3 |             10 |         3.33 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[28][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_9                    |                7 |             11 |         1.57 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[6][31]_i_1_n_0  | sigma/sigma_tile/sfr/SR[0]_repN_3                    |                2 |             11 |         5.50 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/genpsticky_glbl_regfile                           | sigma/sigma_tile/sfr/SR[0]_repN_9                    |                8 |             11 |         1.38 |
|  sys_clk/inst/clk_out1 | sigma/host\\.rdata[31]_i_2_n_0                                           | sigma/sigma_tile/riscv/bus_addr_bo_reg[4]_5          |                4 |             11 |         2.75 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[7][31]_i_1_n_0  | sigma/sigma_tile/sfr/SR[0]_repN_3                    |                3 |             11 |         3.67 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[5][31]_i_1_n_0  | sigma/sigma_tile/sfr/SR[0]_repN_3                    |                4 |             11 |         2.75 |
|  sys_clk/inst/clk_out1 | sigma/host\\.rdata[31]_i_2_n_0                                           | sigma/sigma_tile/riscv/bus_addr_bo_reg[3]_0          |                3 |             11 |         3.67 |
|  sys_clk/inst/clk_out1 |                                                                          | sigma/reset_sync/SR[0]                               |                9 |             13 |         1.44 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_CSR_MCAUSE[3]_i_1_n_0   | sigma/sigma_tile/sfr/SR[0]_repN_1                    |                6 |             14 |         2.33 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_5                    |                4 |             14 |         3.50 |
|  sys_clk/inst/clk_out1 |                                                                          | sigma/sigma_tile/sfr/SR[0]_repN                      |                9 |             15 |         1.67 |
|  sys_clk/inst/clk_out1 |                                                                          | sigma/sigma_tile/sfr/SR[0]_repN_9                    |               12 |             15 |         1.25 |
|  sys_clk/inst/clk_out1 |                                                                          | sigma/sigma_tile/sfr/SR[0]_repN_4                    |                7 |             15 |         2.14 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/bus_we_o_reg_0                                    |                                                      |                2 |             16 |         8.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/bus_addr_bo_reg[4]_2[0]                           | sigma/reset_sync/SR[0]                               |                9 |             16 |         1.78 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[25][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_5                    |                5 |             16 |         3.20 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/bus_we_o_reg_0                                    | sigma/sigma_tile/riscv/bus_we_o_reg                  |                4 |             16 |         4.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/genpstage_EXEC_genpctrl_succ                      | sigma/sigma_tile/sfr/SR[0]_repN_8                    |               10 |             18 |         1.80 |
|  sys_clk/inst/clk_out1 | sigma/debouncer/counter[0]_i_1__0_n_0                                    | sigma/reset_sync/Q[0]                                |                5 |             20 |         4.00 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[16][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_5                    |                3 |             20 |         6.67 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[18][31]_i_1_n_0 | sigma/sigma_tile/sfr/SR[0]_repN_5                    |                6 |             20 |         3.33 |
|  sys_clk/inst/clk_out1 |                                                                          | sigma/sigma_tile/sfr/SR[0]_repN_2                    |               15 |             21 |         1.40 |
|  sys_clk/inst/clk_out1 |                                                                          | sigma/sigma_tile/sfr/SR[0]_repN_1                    |                9 |             22 |         2.44 |
|  sys_clk/inst/clk_out1 | sigma/udm/udm_controller/RD_DATA_reg[23]_i_1_n_0                         |                                                      |               11 |             24 |         2.18 |
|  sys_clk/inst/clk_out1 |                                                                          | sigma/reset_sync/Q[0]                                |               17 |             26 |         1.53 |
|  sys_clk/inst/clk_out1 | sigma/udm/uart_rx/bitperiod_o[28]_i_1_n_0                                | sigma/reset_sync/Q[0]                                |               10 |             30 |         3.00 |
|  sys_clk/inst/clk_out1 | sigma/udm/udm_controller/timeout_counter[31]_i_2_n_0                     | sigma/udm/udm_controller/timeout_counter[31]_i_1_n_0 |                8 |             31 |         3.88 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/sfr/timer_value[31]_i_2_n_0                             | sigma/sigma_tile/riscv/rst_o_reg[0]                  |                4 |             32 |         8.00 |
|  sys_clk/inst/clk_out1 | sigma/udm/udm_controller/bus_wdata_bo[31]_i_1_n_0                        | sigma/reset_sync/Q[0]                                |                8 |             32 |         4.00 |
|  sys_clk/inst/clk_out1 | sigma/udm/uart_rx/clk_counter                                            | sigma/reset_sync/Q[0]                                |                9 |             32 |         3.56 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/sw_reset_o_reg[0]                                 | sigma/reset_sync/SR[0]                               |               19 |             32 |         1.68 |
|  sys_clk/inst/clk_out1 | sigma/udm/uart_tx/clk_counter                                            | sigma/reset_sync/Q[0]                                |                6 |             32 |         5.33 |
|  sys_clk/inst/clk_out1 | sigma/udm/udm_controller/bus_addr_bo[31]_i_1_n_0                         | sigma/reset_sync/Q[0]                                |               13 |             32 |         2.46 |
|  sys_clk/inst/clk_out1 | sigma/udm/udm_controller/tr_length[31]_i_1_n_0                           |                                                      |               14 |             32 |         2.29 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/genpstage_EXEC_genpctrl_succ                      | sigma/sigma_tile/sfr/SR[0]_repN                      |               14 |             36 |         2.57 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/E[0]                                              |                                                      |               11 |             48 |         4.36 |
|  sys_clk/inst/clk_out1 |                                                                          |                                                      |               32 |             51 |         1.59 |
+------------------------+--------------------------------------------------------------------------+------------------------------------------------------+------------------+----------------+--------------+


