{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1464708509402 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1464708509402 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 01 01:28:29 2016 " "Processing started: Wed Jun 01 01:28:29 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1464708509402 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1464708509402 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off finalproject -c finalproject " "Command: quartus_map --read_settings_files=on --write_settings_files=off finalproject -c finalproject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1464708509402 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1464708509685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "progmem16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file progmem16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 progMem16-behavioural " "Found design unit 1: progMem16-behavioural" {  } { { "progMem16.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/progMem16.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464708510022 ""} { "Info" "ISGN_ENTITY_NAME" "1 progMem16 " "Found entity 1: progMem16" {  } { { "progMem16.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/progMem16.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464708510022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464708510022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_to_one_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file two_to_one_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 two_to_one_mux-Behaviour " "Found design unit 1: two_to_one_mux-Behaviour" {  } { { "two_to_one_mux.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/two_to_one_mux.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464708510024 ""} { "Info" "ISGN_ENTITY_NAME" "1 two_to_one_mux " "Found entity 1: two_to_one_mux" {  } { { "two_to_one_mux.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/two_to_one_mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464708510024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464708510024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixteen_two_to_one_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sixteen_two_to_one_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sixteen_two_to_one_mux-Behaviour " "Found design unit 1: sixteen_two_to_one_mux-Behaviour" {  } { { "sixteen_two_to_one_mux.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/sixteen_two_to_one_mux.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464708510026 ""} { "Info" "ISGN_ENTITY_NAME" "1 sixteen_two_to_one_mux " "Found entity 1: sixteen_two_to_one_mux" {  } { { "sixteen_two_to_one_mux.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/sixteen_two_to_one_mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464708510026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464708510026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixteen_bit_xor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sixteen_bit_xor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sixteen_bit_xor-structure " "Found design unit 1: sixteen_bit_xor-structure" {  } { { "sixteen_bit_xor.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/sixteen_bit_xor.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464708510028 ""} { "Info" "ISGN_ENTITY_NAME" "1 sixteen_bit_xor " "Found entity 1: sixteen_bit_xor" {  } { { "sixteen_bit_xor.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/sixteen_bit_xor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464708510028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464708510028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixteen_bit_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sixteen_bit_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sixteen_bit_adder-Structure " "Found design unit 1: sixteen_bit_adder-Structure" {  } { { "sixteen_bit_adder.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/sixteen_bit_adder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464708510030 ""} { "Info" "ISGN_ENTITY_NAME" "1 sixteen_bit_adder " "Found entity 1: sixteen_bit_adder" {  } { { "sixteen_bit_adder.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/sixteen_bit_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464708510030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464708510030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bit_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit_adder-Structure " "Found design unit 1: bit_adder-Structure" {  } { { "bit_adder.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/bit_adder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464708510033 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit_adder " "Found entity 1: bit_adder" {  } { { "bit_adder.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/bit_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464708510033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464708510033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic_logic_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arithmetic_logic_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arithmetic_Logic_Unit-Structure " "Found design unit 1: Arithmetic_Logic_Unit-Structure" {  } { { "Arithmetic_Logic_Unit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/Arithmetic_Logic_Unit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464708510036 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arithmetic_Logic_Unit " "Found entity 1: Arithmetic_Logic_Unit" {  } { { "Arithmetic_Logic_Unit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/Arithmetic_Logic_Unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464708510036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464708510036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register16-Structural " "Found design unit 1: register16-Structural" {  } { { "register16.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/register16.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464708510038 ""} { "Info" "ISGN_ENTITY_NAME" "1 register16 " "Found entity 1: register16" {  } { { "register16.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/register16.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464708510038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464708510038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tristate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tristate-behavioural " "Found design unit 1: tristate-behavioural" {  } { { "tristate.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/tristate.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464708510040 ""} { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/tristate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464708510040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464708510040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trin-Behavior " "Found design unit 1: trin-Behavior" {  } { { "trin.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/trin.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464708510042 ""} { "Info" "ISGN_ENTITY_NAME" "1 trin " "Found entity 1: trin" {  } { { "trin.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/trin.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464708510042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464708510042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlunit-Behavior " "Found design unit 1: controlunit-Behavior" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464708510044 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlunit " "Found entity 1: controlunit" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464708510044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464708510044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdecode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hexdecode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hexdecode-behaviour " "Found design unit 1: hexdecode-behaviour" {  } { { "hexdecode.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/hexdecode.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464708510046 ""} { "Info" "ISGN_ENTITY_NAME" "1 hexdecode " "Found entity 1: hexdecode" {  } { { "hexdecode.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/hexdecode.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464708510046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464708510046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file proc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 proc-Behaviour " "Found design unit 1: proc-Behaviour" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464708510048 ""} { "Info" "ISGN_ENTITY_NAME" "1 proc " "Found entity 1: proc" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464708510048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464708510048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-BEHAVIOUR " "Found design unit 1: PC-BEHAVIOUR" {  } { { "PC.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/PC.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464708510049 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464708510049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464708510049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixteen_bit_nand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sixteen_bit_nand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sixteen_bit_nand-structure " "Found design unit 1: sixteen_bit_nand-structure" {  } { { "sixteen_bit_nand.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/sixteen_bit_nand.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464708510051 ""} { "Info" "ISGN_ENTITY_NAME" "1 sixteen_bit_nand " "Found entity 1: sixteen_bit_nand" {  } { { "sixteen_bit_nand.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/sixteen_bit_nand.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464708510051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464708510051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixteen_bit_or.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sixteen_bit_or.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sixteen_bit_or-structure " "Found design unit 1: sixteen_bit_or-structure" {  } { { "sixteen_bit_or.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/sixteen_bit_or.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464708510052 ""} { "Info" "ISGN_ENTITY_NAME" "1 sixteen_bit_or " "Found entity 1: sixteen_bit_or" {  } { { "sixteen_bit_or.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/sixteen_bit_or.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464708510052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464708510052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixteen_bit_and.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sixteen_bit_and.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sixteen_bit_and-structure " "Found design unit 1: sixteen_bit_and-structure" {  } { { "sixteen_bit_and.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/sixteen_bit_and.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464708510054 ""} { "Info" "ISGN_ENTITY_NAME" "1 sixteen_bit_and " "Found entity 1: sixteen_bit_and" {  } { { "sixteen_bit_and.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/sixteen_bit_and.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464708510054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464708510054 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "proc " "Elaborating entity \"proc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1464708510078 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sample proc.vhd(111) " "Verilog HDL or VHDL warning at proc.vhd(111): object \"sample\" assigned a value but never read" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1464708510080 "|proc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "progMem16 progMem16:RAM " "Elaborating entity \"progMem16\" for hierarchy \"progMem16:RAM\"" {  } { { "proc.vhd" "RAM" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464708510081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:pcounter " "Elaborating entity \"PC\" for hierarchy \"PC:pcounter\"" {  } { { "proc.vhd" "pcounter" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464708510094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register16 register16:regR0 " "Elaborating entity \"register16\" for hierarchy \"register16:regR0\"" {  } { { "proc.vhd" "regR0" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464708510096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexdecode hexdecode:hexdec0 " "Elaborating entity \"hexdecode\" for hierarchy \"hexdecode:hexdec0\"" {  } { { "proc.vhd" "hexdec0" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464708510101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trin trin:triR0 " "Elaborating entity \"trin\" for hierarchy \"trin:triR0\"" {  } { { "proc.vhd" "triR0" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464708510109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arithmetic_Logic_Unit Arithmetic_Logic_Unit:ALU " "Elaborating entity \"Arithmetic_Logic_Unit\" for hierarchy \"Arithmetic_Logic_Unit:ALU\"" {  } { { "proc.vhd" "ALU" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464708510114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteen_bit_adder Arithmetic_Logic_Unit:ALU\|sixteen_bit_adder:adderres " "Elaborating entity \"sixteen_bit_adder\" for hierarchy \"Arithmetic_Logic_Unit:ALU\|sixteen_bit_adder:adderres\"" {  } { { "Arithmetic_Logic_Unit.vhd" "adderres" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/Arithmetic_Logic_Unit.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464708510116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_adder Arithmetic_Logic_Unit:ALU\|sixteen_bit_adder:adderres\|bit_adder:fa0 " "Elaborating entity \"bit_adder\" for hierarchy \"Arithmetic_Logic_Unit:ALU\|sixteen_bit_adder:adderres\|bit_adder:fa0\"" {  } { { "sixteen_bit_adder.vhd" "fa0" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/sixteen_bit_adder.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464708510117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_to_one_mux Arithmetic_Logic_Unit:ALU\|sixteen_bit_adder:adderres\|bit_adder:fa0\|two_to_one_mux:mux " "Elaborating entity \"two_to_one_mux\" for hierarchy \"Arithmetic_Logic_Unit:ALU\|sixteen_bit_adder:adderres\|bit_adder:fa0\|two_to_one_mux:mux\"" {  } { { "bit_adder.vhd" "mux" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/bit_adder.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464708510119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteen_bit_xor Arithmetic_Logic_Unit:ALU\|sixteen_bit_xor:xorres " "Elaborating entity \"sixteen_bit_xor\" for hierarchy \"Arithmetic_Logic_Unit:ALU\|sixteen_bit_xor:xorres\"" {  } { { "Arithmetic_Logic_Unit.vhd" "xorres" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/Arithmetic_Logic_Unit.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464708510150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteen_two_to_one_mux Arithmetic_Logic_Unit:ALU\|sixteen_two_to_one_mux:sixteen_mux " "Elaborating entity \"sixteen_two_to_one_mux\" for hierarchy \"Arithmetic_Logic_Unit:ALU\|sixteen_two_to_one_mux:sixteen_mux\"" {  } { { "Arithmetic_Logic_Unit.vhd" "sixteen_mux" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/Arithmetic_Logic_Unit.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464708510151 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sixteen_bit_sub.vhd 2 1 " "Using design file sixteen_bit_sub.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sixteen_bit_sub-Structure " "Found design unit 1: sixteen_bit_sub-Structure" {  } { { "sixteen_bit_sub.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/sixteen_bit_sub.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464708510157 ""} { "Info" "ISGN_ENTITY_NAME" "1 sixteen_bit_sub " "Found entity 1: sixteen_bit_sub" {  } { { "sixteen_bit_sub.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/sixteen_bit_sub.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464708510157 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1464708510157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteen_bit_sub Arithmetic_Logic_Unit:ALU\|sixteen_bit_sub:sub " "Elaborating entity \"sixteen_bit_sub\" for hierarchy \"Arithmetic_Logic_Unit:ALU\|sixteen_bit_sub:sub\"" {  } { { "Arithmetic_Logic_Unit.vhd" "sub" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/Arithmetic_Logic_Unit.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464708510158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteen_bit_or Arithmetic_Logic_Unit:ALU\|sixteen_bit_or:Qor " "Elaborating entity \"sixteen_bit_or\" for hierarchy \"Arithmetic_Logic_Unit:ALU\|sixteen_bit_or:Qor\"" {  } { { "Arithmetic_Logic_Unit.vhd" "Qor" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/Arithmetic_Logic_Unit.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464708510223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteen_bit_nand Arithmetic_Logic_Unit:ALU\|sixteen_bit_nand:Qnand " "Elaborating entity \"sixteen_bit_nand\" for hierarchy \"Arithmetic_Logic_Unit:ALU\|sixteen_bit_nand:Qnand\"" {  } { { "Arithmetic_Logic_Unit.vhd" "Qnand" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/Arithmetic_Logic_Unit.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464708510225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteen_bit_and Arithmetic_Logic_Unit:ALU\|sixteen_bit_and:Qand " "Elaborating entity \"sixteen_bit_and\" for hierarchy \"Arithmetic_Logic_Unit:ALU\|sixteen_bit_and:Qand\"" {  } { { "Arithmetic_Logic_Unit.vhd" "Qand" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/Arithmetic_Logic_Unit.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464708510227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlunit controlunit:cont " "Elaborating entity \"controlunit\" for hierarchy \"controlunit:cont\"" {  } { { "proc.vhd" "cont" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464708510228 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dataround controlunit.vhd(25) " "Verilog HDL or VHDL warning at controlunit.vhd(25): object \"dataround\" assigned a value but never read" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1464708510229 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Res controlunit.vhd(33) " "VHDL Process Statement warning at controlunit.vhd(33): signal \"Res\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510229 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(73) " "VHDL Process Statement warning at controlunit.vhd(73): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510229 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(74) " "VHDL Process Statement warning at controlunit.vhd(74): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510229 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(75) " "VHDL Process Statement warning at controlunit.vhd(75): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510229 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(76) " "VHDL Process Statement warning at controlunit.vhd(76): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510230 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(77) " "VHDL Process Statement warning at controlunit.vhd(77): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510230 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(81) " "VHDL Process Statement warning at controlunit.vhd(81): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510230 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(83) " "VHDL Process Statement warning at controlunit.vhd(83): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510230 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(85) " "VHDL Process Statement warning at controlunit.vhd(85): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510230 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(87) " "VHDL Process Statement warning at controlunit.vhd(87): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510230 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(89) " "VHDL Process Statement warning at controlunit.vhd(89): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510230 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(91) " "VHDL Process Statement warning at controlunit.vhd(91): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510230 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(93) " "VHDL Process Statement warning at controlunit.vhd(93): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510230 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp controlunit.vhd(160) " "VHDL Process Statement warning at controlunit.vhd(160): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510230 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp controlunit.vhd(161) " "VHDL Process Statement warning at controlunit.vhd(161): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510230 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp controlunit.vhd(162) " "VHDL Process Statement warning at controlunit.vhd(162): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510230 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp controlunit.vhd(163) " "VHDL Process Statement warning at controlunit.vhd(163): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510230 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(172) " "VHDL Process Statement warning at controlunit.vhd(172): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510230 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(173) " "VHDL Process Statement warning at controlunit.vhd(173): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510230 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(174) " "VHDL Process Statement warning at controlunit.vhd(174): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 174 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510230 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(175) " "VHDL Process Statement warning at controlunit.vhd(175): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510230 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(177) " "VHDL Process Statement warning at controlunit.vhd(177): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510230 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(178) " "VHDL Process Statement warning at controlunit.vhd(178): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510230 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(179) " "VHDL Process Statement warning at controlunit.vhd(179): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510231 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(180) " "VHDL Process Statement warning at controlunit.vhd(180): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 180 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510231 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(188) " "VHDL Process Statement warning at controlunit.vhd(188): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 188 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510231 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(189) " "VHDL Process Statement warning at controlunit.vhd(189): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510231 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(190) " "VHDL Process Statement warning at controlunit.vhd(190): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 190 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510231 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(191) " "VHDL Process Statement warning at controlunit.vhd(191): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510231 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(198) " "VHDL Process Statement warning at controlunit.vhd(198): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510231 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(199) " "VHDL Process Statement warning at controlunit.vhd(199): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510231 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(200) " "VHDL Process Statement warning at controlunit.vhd(200): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510231 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(201) " "VHDL Process Statement warning at controlunit.vhd(201): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510231 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(208) " "VHDL Process Statement warning at controlunit.vhd(208): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 208 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510231 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(209) " "VHDL Process Statement warning at controlunit.vhd(209): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510231 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(210) " "VHDL Process Statement warning at controlunit.vhd(210): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 210 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510231 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(211) " "VHDL Process Statement warning at controlunit.vhd(211): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 211 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510231 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(219) " "VHDL Process Statement warning at controlunit.vhd(219): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 219 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510231 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(220) " "VHDL Process Statement warning at controlunit.vhd(220): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 220 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510231 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(221) " "VHDL Process Statement warning at controlunit.vhd(221): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 221 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510231 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(222) " "VHDL Process Statement warning at controlunit.vhd(222): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 222 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510231 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(228) " "VHDL Process Statement warning at controlunit.vhd(228): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 228 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510231 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(229) " "VHDL Process Statement warning at controlunit.vhd(229): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 229 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510231 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(230) " "VHDL Process Statement warning at controlunit.vhd(230): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 230 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510231 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(231) " "VHDL Process Statement warning at controlunit.vhd(231): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 231 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510231 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(239) " "VHDL Process Statement warning at controlunit.vhd(239): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 239 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510231 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(240) " "VHDL Process Statement warning at controlunit.vhd(240): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 240 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510231 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(241) " "VHDL Process Statement warning at controlunit.vhd(241): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 241 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510232 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(242) " "VHDL Process Statement warning at controlunit.vhd(242): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 242 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510232 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(250) " "VHDL Process Statement warning at controlunit.vhd(250): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 250 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510232 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(251) " "VHDL Process Statement warning at controlunit.vhd(251): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 251 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510232 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(252) " "VHDL Process Statement warning at controlunit.vhd(252): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 252 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510232 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(253) " "VHDL Process Statement warning at controlunit.vhd(253): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 253 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510232 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(259) " "VHDL Process Statement warning at controlunit.vhd(259): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 259 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510232 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(260) " "VHDL Process Statement warning at controlunit.vhd(260): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 260 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510232 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(261) " "VHDL Process Statement warning at controlunit.vhd(261): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 261 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510232 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(262) " "VHDL Process Statement warning at controlunit.vhd(262): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 262 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510232 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(270) " "VHDL Process Statement warning at controlunit.vhd(270): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 270 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510232 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(271) " "VHDL Process Statement warning at controlunit.vhd(271): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 271 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510232 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(272) " "VHDL Process Statement warning at controlunit.vhd(272): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 272 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510232 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(273) " "VHDL Process Statement warning at controlunit.vhd(273): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 273 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510232 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(281) " "VHDL Process Statement warning at controlunit.vhd(281): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 281 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510232 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(282) " "VHDL Process Statement warning at controlunit.vhd(282): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 282 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510232 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(283) " "VHDL Process Statement warning at controlunit.vhd(283): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 283 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510232 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(284) " "VHDL Process Statement warning at controlunit.vhd(284): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 284 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510232 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(290) " "VHDL Process Statement warning at controlunit.vhd(290): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 290 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510232 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(291) " "VHDL Process Statement warning at controlunit.vhd(291): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 291 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510232 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(292) " "VHDL Process Statement warning at controlunit.vhd(292): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 292 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510232 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(293) " "VHDL Process Statement warning at controlunit.vhd(293): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 293 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510232 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(301) " "VHDL Process Statement warning at controlunit.vhd(301): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 301 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510232 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(302) " "VHDL Process Statement warning at controlunit.vhd(302): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 302 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510232 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(303) " "VHDL Process Statement warning at controlunit.vhd(303): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 303 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510232 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(304) " "VHDL Process Statement warning at controlunit.vhd(304): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 304 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510233 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(312) " "VHDL Process Statement warning at controlunit.vhd(312): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 312 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510233 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(313) " "VHDL Process Statement warning at controlunit.vhd(313): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 313 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510233 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(314) " "VHDL Process Statement warning at controlunit.vhd(314): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 314 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510233 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(315) " "VHDL Process Statement warning at controlunit.vhd(315): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 315 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510233 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(321) " "VHDL Process Statement warning at controlunit.vhd(321): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 321 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510233 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(322) " "VHDL Process Statement warning at controlunit.vhd(322): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 322 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510233 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(323) " "VHDL Process Statement warning at controlunit.vhd(323): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 323 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510233 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(324) " "VHDL Process Statement warning at controlunit.vhd(324): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 324 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510233 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(332) " "VHDL Process Statement warning at controlunit.vhd(332): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 332 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510233 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(333) " "VHDL Process Statement warning at controlunit.vhd(333): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 333 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510233 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(334) " "VHDL Process Statement warning at controlunit.vhd(334): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 334 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510233 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(335) " "VHDL Process Statement warning at controlunit.vhd(335): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 335 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510233 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(343) " "VHDL Process Statement warning at controlunit.vhd(343): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 343 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510233 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(344) " "VHDL Process Statement warning at controlunit.vhd(344): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 344 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510233 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(345) " "VHDL Process Statement warning at controlunit.vhd(345): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 345 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510233 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(346) " "VHDL Process Statement warning at controlunit.vhd(346): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 346 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510233 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(352) " "VHDL Process Statement warning at controlunit.vhd(352): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 352 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510233 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(353) " "VHDL Process Statement warning at controlunit.vhd(353): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 353 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510233 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(354) " "VHDL Process Statement warning at controlunit.vhd(354): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 354 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510233 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(355) " "VHDL Process Statement warning at controlunit.vhd(355): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 355 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510233 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(363) " "VHDL Process Statement warning at controlunit.vhd(363): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 363 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510233 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(364) " "VHDL Process Statement warning at controlunit.vhd(364): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 364 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510233 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(365) " "VHDL Process Statement warning at controlunit.vhd(365): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 365 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510233 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(366) " "VHDL Process Statement warning at controlunit.vhd(366): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 366 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464708510234 "|controlunit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp controlunit.vhd(42) " "VHDL Process Statement warning at controlunit.vhd(42): inferring latch(es) for signal or variable \"temp\", which holds its previous value in one or more paths through the process" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1464708510234 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\] controlunit.vhd(42) " "Inferred latch for \"temp\[0\]\" at controlunit.vhd(42)" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464708510234 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\] controlunit.vhd(42) " "Inferred latch for \"temp\[1\]\" at controlunit.vhd(42)" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464708510234 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\] controlunit.vhd(42) " "Inferred latch for \"temp\[2\]\" at controlunit.vhd(42)" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464708510234 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\] controlunit.vhd(42) " "Inferred latch for \"temp\[3\]\" at controlunit.vhd(42)" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464708510234 "|controlunit"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "progMem16:RAM\|raMem " "RAM logic \"progMem16:RAM\|raMem\" is uninferred due to inappropriate RAM size" {  } { { "progMem16.vhd" "raMem" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/progMem16.vhd" 46 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1464708510517 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1464708510517 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/db/finalproject.ram0_progMem16_504370d5.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/db/finalproject.ram0_progMem16_504370d5.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1464708510518 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1464708510849 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Count\[0\] " "Inserted always-enabled tri-state buffer between \"Count\[0\]\" and its non-tri-state driver." {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1464708510895 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Count\[1\] " "Inserted always-enabled tri-state buffer between \"Count\[1\]\" and its non-tri-state driver." {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1464708510895 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Count\[2\] " "Inserted always-enabled tri-state buffer between \"Count\[2\]\" and its non-tri-state driver." {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1464708510895 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Count\[3\] " "Inserted always-enabled tri-state buffer between \"Count\[3\]\" and its non-tri-state driver." {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1464708510895 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Count\[4\] " "Inserted always-enabled tri-state buffer between \"Count\[4\]\" and its non-tri-state driver." {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1464708510895 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Count\[5\] " "Inserted always-enabled tri-state buffer between \"Count\[5\]\" and its non-tri-state driver." {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1464708510895 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Count\[6\] " "Inserted always-enabled tri-state buffer between \"Count\[6\]\" and its non-tri-state driver." {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1464708510895 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Count\[7\] " "Inserted always-enabled tri-state buffer between \"Count\[7\]\" and its non-tri-state driver." {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1464708510895 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Count\[8\] " "Inserted always-enabled tri-state buffer between \"Count\[8\]\" and its non-tri-state driver." {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1464708510895 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Count\[9\] " "Inserted always-enabled tri-state buffer between \"Count\[9\]\" and its non-tri-state driver." {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1464708510895 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Count\[10\] " "Inserted always-enabled tri-state buffer between \"Count\[10\]\" and its non-tri-state driver." {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1464708510895 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Count\[11\] " "Inserted always-enabled tri-state buffer between \"Count\[11\]\" and its non-tri-state driver." {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1464708510895 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Count\[12\] " "Inserted always-enabled tri-state buffer between \"Count\[12\]\" and its non-tri-state driver." {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1464708510895 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Count\[13\] " "Inserted always-enabled tri-state buffer between \"Count\[13\]\" and its non-tri-state driver." {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1464708510895 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Count\[14\] " "Inserted always-enabled tri-state buffer between \"Count\[14\]\" and its non-tri-state driver." {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1464708510895 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Count\[15\] " "Inserted always-enabled tri-state buffer between \"Count\[15\]\" and its non-tri-state driver." {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1464708510895 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1464708510895 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Count\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Count\[0\]\" is moved to its source" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1464708510900 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Count\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Count\[1\]\" is moved to its source" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1464708510900 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Count\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Count\[2\]\" is moved to its source" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1464708510900 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Count\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Count\[3\]\" is moved to its source" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1464708510900 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "Quartus II" 0 -1 1464708510900 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "Count\[0\]~synth " "Node \"Count\[0\]~synth\"" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511188 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Count\[1\]~synth " "Node \"Count\[1\]~synth\"" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511188 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Count\[2\]~synth " "Node \"Count\[2\]~synth\"" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511188 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Count\[3\]~synth " "Node \"Count\[3\]~synth\"" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511188 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Count\[4\]~synth " "Node \"Count\[4\]~synth\"" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511188 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Count\[5\]~synth " "Node \"Count\[5\]~synth\"" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511188 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Count\[6\]~synth " "Node \"Count\[6\]~synth\"" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511188 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Count\[7\]~synth " "Node \"Count\[7\]~synth\"" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511188 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Count\[8\]~synth " "Node \"Count\[8\]~synth\"" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511188 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Count\[9\]~synth " "Node \"Count\[9\]~synth\"" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511188 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Count\[10\]~synth " "Node \"Count\[10\]~synth\"" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511188 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Count\[11\]~synth " "Node \"Count\[11\]~synth\"" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511188 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Count\[12\]~synth " "Node \"Count\[12\]~synth\"" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511188 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Count\[13\]~synth " "Node \"Count\[13\]~synth\"" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511188 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Count\[14\]~synth " "Node \"Count\[14\]~synth\"" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511188 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Count\[15\]~synth " "Node \"Count\[15\]~synth\"" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511188 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1464708511188 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[0\] BusWires\[0\] " "Output pin \"LEDR\[0\]\" driven by bidirectional pin \"BusWires\[0\]\" cannot be tri-stated" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 22 -1 0 } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 30 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1464708511199 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[1\] BusWires\[1\] " "Output pin \"LEDR\[1\]\" driven by bidirectional pin \"BusWires\[1\]\" cannot be tri-stated" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 22 -1 0 } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 30 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1464708511199 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[2\] BusWires\[2\] " "Output pin \"LEDR\[2\]\" driven by bidirectional pin \"BusWires\[2\]\" cannot be tri-stated" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 22 -1 0 } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 30 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1464708511199 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[3\] BusWires\[3\] " "Output pin \"LEDR\[3\]\" driven by bidirectional pin \"BusWires\[3\]\" cannot be tri-stated" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 22 -1 0 } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 30 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1464708511199 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[4\] BusWires\[4\] " "Output pin \"LEDR\[4\]\" driven by bidirectional pin \"BusWires\[4\]\" cannot be tri-stated" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 22 -1 0 } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 30 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1464708511200 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[5\] BusWires\[5\] " "Output pin \"LEDR\[5\]\" driven by bidirectional pin \"BusWires\[5\]\" cannot be tri-stated" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 22 -1 0 } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 30 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1464708511200 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[6\] BusWires\[6\] " "Output pin \"LEDR\[6\]\" driven by bidirectional pin \"BusWires\[6\]\" cannot be tri-stated" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 22 -1 0 } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 30 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1464708511200 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[7\] BusWires\[7\] " "Output pin \"LEDR\[7\]\" driven by bidirectional pin \"BusWires\[7\]\" cannot be tri-stated" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 22 -1 0 } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 30 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1464708511200 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[8\] BusWires\[8\] " "Output pin \"LEDR\[8\]\" driven by bidirectional pin \"BusWires\[8\]\" cannot be tri-stated" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 22 -1 0 } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 30 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1464708511200 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[9\] BusWires\[9\] " "Output pin \"LEDR\[9\]\" driven by bidirectional pin \"BusWires\[9\]\" cannot be tri-stated" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 22 -1 0 } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 30 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1464708511200 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[10\] BusWires\[10\] " "Output pin \"LEDR\[10\]\" driven by bidirectional pin \"BusWires\[10\]\" cannot be tri-stated" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 22 -1 0 } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 30 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1464708511200 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[11\] BusWires\[11\] " "Output pin \"LEDR\[11\]\" driven by bidirectional pin \"BusWires\[11\]\" cannot be tri-stated" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 22 -1 0 } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 30 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1464708511200 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[12\] BusWires\[12\] " "Output pin \"LEDR\[12\]\" driven by bidirectional pin \"BusWires\[12\]\" cannot be tri-stated" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 22 -1 0 } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 30 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1464708511200 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[13\] BusWires\[13\] " "Output pin \"LEDR\[13\]\" driven by bidirectional pin \"BusWires\[13\]\" cannot be tri-stated" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 22 -1 0 } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 30 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1464708511200 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[14\] BusWires\[14\] " "Output pin \"LEDR\[14\]\" driven by bidirectional pin \"BusWires\[14\]\" cannot be tri-stated" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 22 -1 0 } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 30 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1464708511200 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[15\] BusWires\[15\] " "Output pin \"LEDR\[15\]\" driven by bidirectional pin \"BusWires\[15\]\" cannot be tri-stated" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 22 -1 0 } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 30 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1464708511200 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "R0\[1\] " "Logic cell \"R0\[1\]\"" {  } { { "proc.vhd" "R0\[1\]" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511810 ""} { "Info" "ISCL_SCL_CELL_NAME" "R0\[3\] " "Logic cell \"R0\[3\]\"" {  } { { "proc.vhd" "R0\[3\]" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511810 ""} { "Info" "ISCL_SCL_CELL_NAME" "R0\[0\] " "Logic cell \"R0\[0\]\"" {  } { { "proc.vhd" "R0\[0\]" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511810 ""} { "Info" "ISCL_SCL_CELL_NAME" "R0\[2\] " "Logic cell \"R0\[2\]\"" {  } { { "proc.vhd" "R0\[2\]" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511810 ""} { "Info" "ISCL_SCL_CELL_NAME" "R0\[5\] " "Logic cell \"R0\[5\]\"" {  } { { "proc.vhd" "R0\[5\]" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511810 ""} { "Info" "ISCL_SCL_CELL_NAME" "R0\[7\] " "Logic cell \"R0\[7\]\"" {  } { { "proc.vhd" "R0\[7\]" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511810 ""} { "Info" "ISCL_SCL_CELL_NAME" "R0\[4\] " "Logic cell \"R0\[4\]\"" {  } { { "proc.vhd" "R0\[4\]" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511810 ""} { "Info" "ISCL_SCL_CELL_NAME" "R0\[6\] " "Logic cell \"R0\[6\]\"" {  } { { "proc.vhd" "R0\[6\]" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511810 ""} { "Info" "ISCL_SCL_CELL_NAME" "R0\[9\] " "Logic cell \"R0\[9\]\"" {  } { { "proc.vhd" "R0\[9\]" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511810 ""} { "Info" "ISCL_SCL_CELL_NAME" "R0\[11\] " "Logic cell \"R0\[11\]\"" {  } { { "proc.vhd" "R0\[11\]" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511810 ""} { "Info" "ISCL_SCL_CELL_NAME" "R0\[8\] " "Logic cell \"R0\[8\]\"" {  } { { "proc.vhd" "R0\[8\]" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511810 ""} { "Info" "ISCL_SCL_CELL_NAME" "R0\[10\] " "Logic cell \"R0\[10\]\"" {  } { { "proc.vhd" "R0\[10\]" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511810 ""} { "Info" "ISCL_SCL_CELL_NAME" "R0\[13\] " "Logic cell \"R0\[13\]\"" {  } { { "proc.vhd" "R0\[13\]" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511810 ""} { "Info" "ISCL_SCL_CELL_NAME" "R0\[15\] " "Logic cell \"R0\[15\]\"" {  } { { "proc.vhd" "R0\[15\]" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511810 ""} { "Info" "ISCL_SCL_CELL_NAME" "R0\[12\] " "Logic cell \"R0\[12\]\"" {  } { { "proc.vhd" "R0\[12\]" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511810 ""} { "Info" "ISCL_SCL_CELL_NAME" "R0\[14\] " "Logic cell \"R0\[14\]\"" {  } { { "proc.vhd" "R0\[14\]" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511810 ""} { "Info" "ISCL_SCL_CELL_NAME" "R1\[1\] " "Logic cell \"R1\[1\]\"" {  } { { "proc.vhd" "R1\[1\]" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511810 ""} { "Info" "ISCL_SCL_CELL_NAME" "R1\[3\] " "Logic cell \"R1\[3\]\"" {  } { { "proc.vhd" "R1\[3\]" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511810 ""} { "Info" "ISCL_SCL_CELL_NAME" "R1\[0\] " "Logic cell \"R1\[0\]\"" {  } { { "proc.vhd" "R1\[0\]" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511810 ""} { "Info" "ISCL_SCL_CELL_NAME" "R1\[2\] " "Logic cell \"R1\[2\]\"" {  } { { "proc.vhd" "R1\[2\]" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511810 ""} { "Info" "ISCL_SCL_CELL_NAME" "R1\[5\] " "Logic cell \"R1\[5\]\"" {  } { { "proc.vhd" "R1\[5\]" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511810 ""} { "Info" "ISCL_SCL_CELL_NAME" "R1\[7\] " "Logic cell \"R1\[7\]\"" {  } { { "proc.vhd" "R1\[7\]" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511810 ""} { "Info" "ISCL_SCL_CELL_NAME" "R1\[4\] " "Logic cell \"R1\[4\]\"" {  } { { "proc.vhd" "R1\[4\]" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511810 ""} { "Info" "ISCL_SCL_CELL_NAME" "R1\[6\] " "Logic cell \"R1\[6\]\"" {  } { { "proc.vhd" "R1\[6\]" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511810 ""} { "Info" "ISCL_SCL_CELL_NAME" "R1\[9\] " "Logic cell \"R1\[9\]\"" {  } { { "proc.vhd" "R1\[9\]" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511810 ""} { "Info" "ISCL_SCL_CELL_NAME" "R1\[11\] " "Logic cell \"R1\[11\]\"" {  } { { "proc.vhd" "R1\[11\]" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511810 ""} { "Info" "ISCL_SCL_CELL_NAME" "R1\[8\] " "Logic cell \"R1\[8\]\"" {  } { { "proc.vhd" "R1\[8\]" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511810 ""} { "Info" "ISCL_SCL_CELL_NAME" "R1\[10\] " "Logic cell \"R1\[10\]\"" {  } { { "proc.vhd" "R1\[10\]" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511810 ""} { "Info" "ISCL_SCL_CELL_NAME" "R1\[13\] " "Logic cell \"R1\[13\]\"" {  } { { "proc.vhd" "R1\[13\]" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511810 ""} { "Info" "ISCL_SCL_CELL_NAME" "R1\[15\] " "Logic cell \"R1\[15\]\"" {  } { { "proc.vhd" "R1\[15\]" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511810 ""} { "Info" "ISCL_SCL_CELL_NAME" "R1\[12\] " "Logic cell \"R1\[12\]\"" {  } { { "proc.vhd" "R1\[12\]" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511810 ""} { "Info" "ISCL_SCL_CELL_NAME" "R1\[14\] " "Logic cell \"R1\[14\]\"" {  } { { "proc.vhd" "R1\[14\]" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511810 ""} { "Info" "ISCL_SCL_CELL_NAME" "Function_in\[0\] " "Logic cell \"Function_in\[0\]\"" {  } { { "proc.vhd" "Function_in\[0\]" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 106 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511810 ""} { "Info" "ISCL_SCL_CELL_NAME" "Data " "Logic cell \"Data\"" {  } { { "proc.vhd" "Data" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 97 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511810 ""} { "Info" "ISCL_SCL_CELL_NAME" "Function_in\[1\] " "Logic cell \"Function_in\[1\]\"" {  } { { "proc.vhd" "Function_in\[1\]" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 106 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511810 ""} { "Info" "ISCL_SCL_CELL_NAME" "Function_in\[2\] " "Logic cell \"Function_in\[2\]\"" {  } { { "proc.vhd" "Function_in\[2\]" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 106 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511810 ""} { "Info" "ISCL_SCL_CELL_NAME" "Function_in\[3\] " "Logic cell \"Function_in\[3\]\"" {  } { { "proc.vhd" "Function_in\[3\]" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 106 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511810 ""} { "Info" "ISCL_SCL_CELL_NAME" "Function_in\[4\] " "Logic cell \"Function_in\[4\]\"" {  } { { "proc.vhd" "Function_in\[4\]" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 106 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511810 ""} { "Info" "ISCL_SCL_CELL_NAME" "Function_in\[5\] " "Logic cell \"Function_in\[5\]\"" {  } { { "proc.vhd" "Function_in\[5\]" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 106 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511810 ""} { "Info" "ISCL_SCL_CELL_NAME" "Function_in\[6\] " "Logic cell \"Function_in\[6\]\"" {  } { { "proc.vhd" "Function_in\[6\]" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 106 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511810 ""} { "Info" "ISCL_SCL_CELL_NAME" "Function_in\[7\] " "Logic cell \"Function_in\[7\]\"" {  } { { "proc.vhd" "Function_in\[7\]" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 106 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511810 ""} { "Info" "ISCL_SCL_CELL_NAME" "Function_in\[8\] " "Logic cell \"Function_in\[8\]\"" {  } { { "proc.vhd" "Function_in\[8\]" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 106 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511810 ""} { "Info" "ISCL_SCL_CELL_NAME" "Function_in\[9\] " "Logic cell \"Function_in\[9\]\"" {  } { { "proc.vhd" "Function_in\[9\]" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 106 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511810 ""} { "Info" "ISCL_SCL_CELL_NAME" "Function_in\[10\] " "Logic cell \"Function_in\[10\]\"" {  } { { "proc.vhd" "Function_in\[10\]" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 106 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511810 ""} { "Info" "ISCL_SCL_CELL_NAME" "Function_in\[11\] " "Logic cell \"Function_in\[11\]\"" {  } { { "proc.vhd" "Function_in\[11\]" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 106 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511810 ""} { "Info" "ISCL_SCL_CELL_NAME" "Function_in\[12\] " "Logic cell \"Function_in\[12\]\"" {  } { { "proc.vhd" "Function_in\[12\]" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 106 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511810 ""} { "Info" "ISCL_SCL_CELL_NAME" "Function_in\[13\] " "Logic cell \"Function_in\[13\]\"" {  } { { "proc.vhd" "Function_in\[13\]" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 106 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511810 ""} { "Info" "ISCL_SCL_CELL_NAME" "Function_in\[14\] " "Logic cell \"Function_in\[14\]\"" {  } { { "proc.vhd" "Function_in\[14\]" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 106 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511810 ""} { "Info" "ISCL_SCL_CELL_NAME" "Function_in\[15\] " "Logic cell \"Function_in\[15\]\"" {  } { { "proc.vhd" "Function_in\[15\]" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 106 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511810 ""} { "Info" "ISCL_SCL_CELL_NAME" "Count\[0\]~buf0 " "Logic cell \"Count\[0\]~buf0\"" {  } { { "proc.vhd" "Count\[0\]~buf0" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511810 ""} { "Info" "ISCL_SCL_CELL_NAME" "Count\[1\]~buf0 " "Logic cell \"Count\[1\]~buf0\"" {  } { { "proc.vhd" "Count\[1\]~buf0" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511810 ""} { "Info" "ISCL_SCL_CELL_NAME" "Count\[2\]~buf0 " "Logic cell \"Count\[2\]~buf0\"" {  } { { "proc.vhd" "Count\[2\]~buf0" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511810 ""} { "Info" "ISCL_SCL_CELL_NAME" "Count\[3\]~buf0 " "Logic cell \"Count\[3\]~buf0\"" {  } { { "proc.vhd" "Count\[3\]~buf0" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511810 ""} { "Info" "ISCL_SCL_CELL_NAME" "Count\[4\]~buf0 " "Logic cell \"Count\[4\]~buf0\"" {  } { { "proc.vhd" "Count\[4\]~buf0" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511810 ""} { "Info" "ISCL_SCL_CELL_NAME" "Count\[5\]~buf0 " "Logic cell \"Count\[5\]~buf0\"" {  } { { "proc.vhd" "Count\[5\]~buf0" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511810 ""} { "Info" "ISCL_SCL_CELL_NAME" "Count\[6\]~buf0 " "Logic cell \"Count\[6\]~buf0\"" {  } { { "proc.vhd" "Count\[6\]~buf0" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511810 ""} { "Info" "ISCL_SCL_CELL_NAME" "Count\[7\]~buf0 " "Logic cell \"Count\[7\]~buf0\"" {  } { { "proc.vhd" "Count\[7\]~buf0" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511810 ""} { "Info" "ISCL_SCL_CELL_NAME" "Count\[8\]~buf0 " "Logic cell \"Count\[8\]~buf0\"" {  } { { "proc.vhd" "Count\[8\]~buf0" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511810 ""} { "Info" "ISCL_SCL_CELL_NAME" "Count\[9\]~buf0 " "Logic cell \"Count\[9\]~buf0\"" {  } { { "proc.vhd" "Count\[9\]~buf0" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511810 ""} { "Info" "ISCL_SCL_CELL_NAME" "Count\[10\]~buf0 " "Logic cell \"Count\[10\]~buf0\"" {  } { { "proc.vhd" "Count\[10\]~buf0" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511810 ""} { "Info" "ISCL_SCL_CELL_NAME" "Count\[11\]~buf0 " "Logic cell \"Count\[11\]~buf0\"" {  } { { "proc.vhd" "Count\[11\]~buf0" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511810 ""} { "Info" "ISCL_SCL_CELL_NAME" "Count\[12\]~buf0 " "Logic cell \"Count\[12\]~buf0\"" {  } { { "proc.vhd" "Count\[12\]~buf0" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511810 ""} { "Info" "ISCL_SCL_CELL_NAME" "Count\[13\]~buf0 " "Logic cell \"Count\[13\]~buf0\"" {  } { { "proc.vhd" "Count\[13\]~buf0" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511810 ""} { "Info" "ISCL_SCL_CELL_NAME" "Count\[14\]~buf0 " "Logic cell \"Count\[14\]~buf0\"" {  } { { "proc.vhd" "Count\[14\]~buf0" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511810 ""} { "Info" "ISCL_SCL_CELL_NAME" "Count\[15\]~buf0 " "Logic cell \"Count\[15\]~buf0\"" {  } { { "proc.vhd" "Count\[15\]~buf0" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708511810 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1464708511810 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1464708512153 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708512153 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "19 " "Design contains 19 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708512229 "|proc|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708512229 "|proc|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708512229 "|proc|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708512229 "|proc|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708512229 "|proc|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708512229 "|proc|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708512229 "|proc|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708512229 "|proc|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708512229 "|proc|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708512229 "|proc|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708512229 "|proc|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708512229 "|proc|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708512229 "|proc|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708512229 "|proc|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708512229 "|proc|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708512229 "|proc|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708512229 "|proc|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY2 " "No output dependent on input pin \"KEY2\"" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708512229 "|proc|KEY2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY3 " "No output dependent on input pin \"KEY3\"" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464708512229 "|proc|KEY3"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1464708512229 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "673 " "Implemented 673 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1464708512230 ""} { "Info" "ICUT_CUT_TM_OPINS" "72 " "Implemented 72 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1464708512230 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1464708512230 ""} { "Info" "ICUT_CUT_TM_LCELLS" "547 " "Implemented 547 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1464708512230 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1464708512230 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 174 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 174 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "526 " "Peak virtual memory: 526 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1464708512262 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 01 01:28:32 2016 " "Processing ended: Wed Jun 01 01:28:32 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1464708512262 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1464708512262 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1464708512262 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1464708512262 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1464708513139 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1464708513139 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 01 01:28:32 2016 " "Processing started: Wed Jun 01 01:28:32 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1464708513139 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1464708513139 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off finalproject -c finalproject " "Command: quartus_fit --read_settings_files=off --write_settings_files=off finalproject -c finalproject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1464708513140 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1464708513181 ""}
{ "Info" "0" "" "Project  = finalproject" {  } {  } 0 0 "Project  = finalproject" 0 0 "Fitter" 0 0 1464708513181 ""}
{ "Info" "0" "" "Revision = finalproject" {  } {  } 0 0 "Revision = finalproject" 0 0 "Fitter" 0 0 1464708513181 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1464708513259 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "finalproject EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"finalproject\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1464708513265 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1464708513289 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1464708513289 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1464708513342 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1464708513350 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1464708513755 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1464708513755 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1464708513755 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "d:/quartus2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/" { { 0 { 0 ""} 0 1486 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1464708513757 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "d:/quartus2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/" { { 0 { 0 ""} 0 1487 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1464708513757 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "d:/quartus2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/" { { 0 { 0 ""} 0 1488 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1464708513757 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1464708513757 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "36 126 " "No exact pin location assignment(s) for 36 pins of 126 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Count\[0\] " "Pin Count\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin64/pin_planner.ppl" { Count[0] } } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 0 0 } } { "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Count[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464708513851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Count\[1\] " "Pin Count\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin64/pin_planner.ppl" { Count[1] } } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 0 0 } } { "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Count[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464708513851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Count\[2\] " "Pin Count\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin64/pin_planner.ppl" { Count[2] } } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 0 0 } } { "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Count[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464708513851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Count\[3\] " "Pin Count\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin64/pin_planner.ppl" { Count[3] } } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 0 0 } } { "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Count[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464708513851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Count\[4\] " "Pin Count\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin64/pin_planner.ppl" { Count[4] } } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 0 0 } } { "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Count[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464708513851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Count\[5\] " "Pin Count\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin64/pin_planner.ppl" { Count[5] } } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 0 0 } } { "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Count[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464708513851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Count\[6\] " "Pin Count\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin64/pin_planner.ppl" { Count[6] } } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 0 0 } } { "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Count[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464708513851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Count\[7\] " "Pin Count\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin64/pin_planner.ppl" { Count[7] } } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 0 0 } } { "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Count[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464708513851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Count\[8\] " "Pin Count\[8\] not assigned to an exact location on the device" {  } { { "d:/quartus2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin64/pin_planner.ppl" { Count[8] } } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 0 0 } } { "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Count[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464708513851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Count\[9\] " "Pin Count\[9\] not assigned to an exact location on the device" {  } { { "d:/quartus2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin64/pin_planner.ppl" { Count[9] } } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 0 0 } } { "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Count[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464708513851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Count\[10\] " "Pin Count\[10\] not assigned to an exact location on the device" {  } { { "d:/quartus2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin64/pin_planner.ppl" { Count[10] } } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 0 0 } } { "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Count[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464708513851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Count\[11\] " "Pin Count\[11\] not assigned to an exact location on the device" {  } { { "d:/quartus2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin64/pin_planner.ppl" { Count[11] } } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 0 0 } } { "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Count[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464708513851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Count\[12\] " "Pin Count\[12\] not assigned to an exact location on the device" {  } { { "d:/quartus2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin64/pin_planner.ppl" { Count[12] } } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 0 0 } } { "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Count[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464708513851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Count\[13\] " "Pin Count\[13\] not assigned to an exact location on the device" {  } { { "d:/quartus2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin64/pin_planner.ppl" { Count[13] } } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 0 0 } } { "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Count[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464708513851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Count\[14\] " "Pin Count\[14\] not assigned to an exact location on the device" {  } { { "d:/quartus2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin64/pin_planner.ppl" { Count[14] } } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 0 0 } } { "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Count[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464708513851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Count\[15\] " "Pin Count\[15\] not assigned to an exact location on the device" {  } { { "d:/quartus2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin64/pin_planner.ppl" { Count[15] } } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 0 0 } } { "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Count[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464708513851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusWires\[0\] " "Pin BusWires\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin64/pin_planner.ppl" { BusWires[0] } } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 30 0 0 } } { "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusWires[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464708513851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusWires\[1\] " "Pin BusWires\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin64/pin_planner.ppl" { BusWires[1] } } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 30 0 0 } } { "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusWires[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464708513851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusWires\[2\] " "Pin BusWires\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin64/pin_planner.ppl" { BusWires[2] } } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 30 0 0 } } { "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusWires[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464708513851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusWires\[3\] " "Pin BusWires\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin64/pin_planner.ppl" { BusWires[3] } } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 30 0 0 } } { "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusWires[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464708513851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusWires\[4\] " "Pin BusWires\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin64/pin_planner.ppl" { BusWires[4] } } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 30 0 0 } } { "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusWires[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464708513851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusWires\[5\] " "Pin BusWires\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin64/pin_planner.ppl" { BusWires[5] } } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 30 0 0 } } { "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusWires[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464708513851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusWires\[6\] " "Pin BusWires\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin64/pin_planner.ppl" { BusWires[6] } } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 30 0 0 } } { "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusWires[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464708513851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusWires\[7\] " "Pin BusWires\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin64/pin_planner.ppl" { BusWires[7] } } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 30 0 0 } } { "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusWires[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464708513851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusWires\[8\] " "Pin BusWires\[8\] not assigned to an exact location on the device" {  } { { "d:/quartus2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin64/pin_planner.ppl" { BusWires[8] } } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 30 0 0 } } { "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusWires[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464708513851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusWires\[9\] " "Pin BusWires\[9\] not assigned to an exact location on the device" {  } { { "d:/quartus2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin64/pin_planner.ppl" { BusWires[9] } } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 30 0 0 } } { "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusWires[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464708513851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusWires\[10\] " "Pin BusWires\[10\] not assigned to an exact location on the device" {  } { { "d:/quartus2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin64/pin_planner.ppl" { BusWires[10] } } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 30 0 0 } } { "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusWires[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464708513851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusWires\[11\] " "Pin BusWires\[11\] not assigned to an exact location on the device" {  } { { "d:/quartus2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin64/pin_planner.ppl" { BusWires[11] } } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 30 0 0 } } { "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusWires[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464708513851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusWires\[12\] " "Pin BusWires\[12\] not assigned to an exact location on the device" {  } { { "d:/quartus2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin64/pin_planner.ppl" { BusWires[12] } } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 30 0 0 } } { "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusWires[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464708513851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusWires\[13\] " "Pin BusWires\[13\] not assigned to an exact location on the device" {  } { { "d:/quartus2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin64/pin_planner.ppl" { BusWires[13] } } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 30 0 0 } } { "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusWires[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464708513851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusWires\[14\] " "Pin BusWires\[14\] not assigned to an exact location on the device" {  } { { "d:/quartus2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin64/pin_planner.ppl" { BusWires[14] } } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 30 0 0 } } { "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusWires[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464708513851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusWires\[15\] " "Pin BusWires\[15\] not assigned to an exact location on the device" {  } { { "d:/quartus2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin64/pin_planner.ppl" { BusWires[15] } } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 30 0 0 } } { "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusWires[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464708513851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY2 " "Pin KEY2 not assigned to an exact location on the device" {  } { { "d:/quartus2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin64/pin_planner.ppl" { KEY2 } } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 25 0 0 } } { "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/" { { 0 { 0 ""} 0 269 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464708513851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY3 " "Pin KEY3 not assigned to an exact location on the device" {  } { { "d:/quartus2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin64/pin_planner.ppl" { KEY3 } } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 25 0 0 } } { "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/" { { 0 { 0 ""} 0 270 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464708513851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY1 " "Pin KEY1 not assigned to an exact location on the device" {  } { { "d:/quartus2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin64/pin_planner.ppl" { KEY1 } } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 25 0 0 } } { "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/" { { 0 { 0 ""} 0 268 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464708513851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY0 " "Pin KEY0 not assigned to an exact location on the device" {  } { { "d:/quartus2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin64/pin_planner.ppl" { KEY0 } } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 25 0 0 } } { "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/" { { 0 { 0 ""} 0 267 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464708513851 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1464708513851 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1464708513966 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "finalproject.sdc " "Synopsys Design Constraints File file not found: 'finalproject.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1464708513967 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1464708513967 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1464708513972 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "KEY0 (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node KEY0 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1464708513992 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlunit:cont\|Y_present.XOR2 " "Destination node controlunit:cont\|Y_present.XOR2" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 23 -1 0 } } { "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controlunit:cont|Y_present.XOR2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/" { { 0 { 0 ""} 0 635 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1464708513992 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlunit:cont\|Y_present.SUB2 " "Destination node controlunit:cont\|Y_present.SUB2" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 23 -1 0 } } { "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controlunit:cont|Y_present.SUB2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/" { { 0 { 0 ""} 0 641 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1464708513992 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlunit:cont\|Y_present.OR2 " "Destination node controlunit:cont\|Y_present.OR2" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 23 -1 0 } } { "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controlunit:cont|Y_present.OR2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/" { { 0 { 0 ""} 0 644 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1464708513992 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlunit:cont\|Y_present.AND2 " "Destination node controlunit:cont\|Y_present.AND2" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 23 -1 0 } } { "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controlunit:cont|Y_present.AND2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/" { { 0 { 0 ""} 0 647 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1464708513992 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlunit:cont\|Y_present.NAND2 " "Destination node controlunit:cont\|Y_present.NAND2" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 23 -1 0 } } { "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controlunit:cont|Y_present.NAND2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/" { { 0 { 0 ""} 0 650 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1464708513992 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlunit:cont\|Y_present.MOV " "Destination node controlunit:cont\|Y_present.MOV" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 23 -1 0 } } { "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controlunit:cont|Y_present.MOV } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/" { { 0 { 0 ""} 0 632 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1464708513992 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "progMem16:RAM\|data_out\[0\] " "Destination node progMem16:RAM\|data_out\[0\]" {  } { { "progMem16.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/progMem16.vhd" 50 -1 0 } } { "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { progMem16:RAM|data_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/" { { 0 { 0 ""} 0 739 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1464708513992 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "progMem16:RAM\|data_out\[1\] " "Destination node progMem16:RAM\|data_out\[1\]" {  } { { "progMem16.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/progMem16.vhd" 50 -1 0 } } { "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { progMem16:RAM|data_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/" { { 0 { 0 ""} 0 738 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1464708513992 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "progMem16:RAM\|data_out\[3\] " "Destination node progMem16:RAM\|data_out\[3\]" {  } { { "progMem16.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/progMem16.vhd" 50 -1 0 } } { "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { progMem16:RAM|data_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/" { { 0 { 0 ""} 0 737 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1464708513992 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlunit:cont\|Y_present.LOAD0 " "Destination node controlunit:cont\|Y_present.LOAD0" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 23 -1 0 } } { "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controlunit:cont|Y_present.LOAD0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/" { { 0 { 0 ""} 0 630 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1464708513992 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1464708513992 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1464708513992 ""}  } { { "d:/quartus2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin64/pin_planner.ppl" { KEY0 } } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 25 0 0 } } { "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/" { { 0 { 0 ""} 0 267 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464708513992 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Done  " "Automatically promoted node Done " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1464708513993 ""}  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 113 -1 0 } } { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Done" } } } } { "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Done } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/" { { 0 { 0 ""} 0 853 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464708513993 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controlunit:cont\|temp\[2\]~6  " "Automatically promoted node controlunit:cont\|temp\[2\]~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1464708513993 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlunit:cont\|Y_present.LOAD0 " "Destination node controlunit:cont\|Y_present.LOAD0" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 23 -1 0 } } { "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controlunit:cont|Y_present.LOAD0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/" { { 0 { 0 ""} 0 630 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1464708513993 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1464708513993 ""}  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/controlunit.vhd" 42 -1 0 } } { "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controlunit:cont|temp[2]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/" { { 0 { 0 ""} 0 1424 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464708513993 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1464708514070 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1464708514071 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1464708514071 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1464708514072 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1464708514073 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1464708514074 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1464708514074 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1464708514074 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1464708514089 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1464708514090 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1464708514090 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "35 unused 3.3V 3 0 32 " "Number of I/O pins in group: 35 (unused VREF, 3.3V VCCIO, 3 input, 0 output, 32 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1464708514097 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1464708514097 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1464708514097 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 24 40 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 24 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1464708514098 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 15 44 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 15 total pin(s) used --  44 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1464708514098 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 55 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  55 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1464708514098 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 2 56 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1464708514098 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 63 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1464708514098 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 23 36 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 23 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1464708514098 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 16 42 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1464708514098 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 11 45 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1464708514098 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1464708514098 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1464708514098 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_27 " "Node \"CLOCK_27\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_50 " "Node \"CLOCK_50\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_0 " "Node \"DRAM_BA_0\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_1 " "Node \"DRAM_BA_1\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CLK " "Node \"ENET_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CMD " "Node \"ENET_CMD\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CS_N " "Node \"ENET_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[0\] " "Node \"ENET_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[10\] " "Node \"ENET_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[11\] " "Node \"ENET_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[12\] " "Node \"ENET_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[13\] " "Node \"ENET_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[14\] " "Node \"ENET_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[15\] " "Node \"ENET_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[1\] " "Node \"ENET_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[2\] " "Node \"ENET_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[3\] " "Node \"ENET_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[4\] " "Node \"ENET_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[5\] " "Node \"ENET_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[6\] " "Node \"ENET_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[7\] " "Node \"ENET_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[8\] " "Node \"ENET_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[9\] " "Node \"ENET_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_INT " "Node \"ENET_INT\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RD_N " "Node \"ENET_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RST_N " "Node \"ENET_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_WR_N " "Node \"ENET_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_CLOCK " "Node \"EXT_CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_CLOCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[0\] " "Node \"KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[0\] " "Node \"LEDG\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[1\] " "Node \"LEDG\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[2\] " "Node \"LEDG\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[3\] " "Node \"LEDG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[4\] " "Node \"LEDG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[5\] " "Node \"LEDG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[6\] " "Node \"LEDG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[7\] " "Node \"LEDG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[16\] " "Node \"LEDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[17\] " "Node \"LEDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK0_N " "Node \"OTG_DACK0_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK0_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK1_N " "Node \"OTG_DACK1_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK1_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ0 " "Node \"OTG_DREQ0\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ1 " "Node \"OTG_DREQ1\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT0 " "Node \"OTG_INT0\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT1 " "Node \"OTG_INT1\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT " "Node \"SD_DAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT3 " "Node \"SD_DAT3\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCK " "Node \"TCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCS " "Node \"TCS\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDI " "Node \"TDI\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDO " "Node \"TDO\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET " "Node \"TD_RESET\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK " "Node \"VGA_BLANK\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[8\] " "Node \"VGA_B\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[9\] " "Node \"VGA_B\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[8\] " "Node \"VGA_G\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[9\] " "Node \"VGA_G\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[8\] " "Node \"VGA_R\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[9\] " "Node \"VGA_R\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC " "Node \"VGA_SYNC\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464708514140 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1464708514140 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1464708514154 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1464708515420 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1464708515692 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1464708515699 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1464708516779 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1464708516780 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1464708516859 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X44_Y0 X54_Y11 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X44_Y0 to location X54_Y11" {  } { { "loc" "" { Generic "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X44_Y0 to location X54_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X44_Y0 to location X54_Y11"} 44 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1464708517809 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1464708517809 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1464708518320 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1464708518321 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1464708518321 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.33 " "Total time spent on timing analysis during the Fitter is 0.33 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1464708518337 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1464708518340 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "104 " "Found 104 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Count\[0\] 0 " "Pin \"Count\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Count\[1\] 0 " "Pin \"Count\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Count\[2\] 0 " "Pin \"Count\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Count\[3\] 0 " "Pin \"Count\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Count\[4\] 0 " "Pin \"Count\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Count\[5\] 0 " "Pin \"Count\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Count\[6\] 0 " "Pin \"Count\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Count\[7\] 0 " "Pin \"Count\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Count\[8\] 0 " "Pin \"Count\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Count\[9\] 0 " "Pin \"Count\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Count\[10\] 0 " "Pin \"Count\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Count\[11\] 0 " "Pin \"Count\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Count\[12\] 0 " "Pin \"Count\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Count\[13\] 0 " "Pin \"Count\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Count\[14\] 0 " "Pin \"Count\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Count\[15\] 0 " "Pin \"Count\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusWires\[0\] 0 " "Pin \"BusWires\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusWires\[1\] 0 " "Pin \"BusWires\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusWires\[2\] 0 " "Pin \"BusWires\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusWires\[3\] 0 " "Pin \"BusWires\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusWires\[4\] 0 " "Pin \"BusWires\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusWires\[5\] 0 " "Pin \"BusWires\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusWires\[6\] 0 " "Pin \"BusWires\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusWires\[7\] 0 " "Pin \"BusWires\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusWires\[8\] 0 " "Pin \"BusWires\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusWires\[9\] 0 " "Pin \"BusWires\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusWires\[10\] 0 " "Pin \"BusWires\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusWires\[11\] 0 " "Pin \"BusWires\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusWires\[12\] 0 " "Pin \"BusWires\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusWires\[13\] 0 " "Pin \"BusWires\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusWires\[14\] 0 " "Pin \"BusWires\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusWires\[15\] 0 " "Pin \"BusWires\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[10\] 0 " "Pin \"LEDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[11\] 0 " "Pin \"LEDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[12\] 0 " "Pin \"LEDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[13\] 0 " "Pin \"LEDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[14\] 0 " "Pin \"LEDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[15\] 0 " "Pin \"LEDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[0\] 0 " "Pin \"HEX4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[1\] 0 " "Pin \"HEX4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[2\] 0 " "Pin \"HEX4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[3\] 0 " "Pin \"HEX4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[4\] 0 " "Pin \"HEX4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[5\] 0 " "Pin \"HEX4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[6\] 0 " "Pin \"HEX4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[0\] 0 " "Pin \"HEX5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[1\] 0 " "Pin \"HEX5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[2\] 0 " "Pin \"HEX5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[3\] 0 " "Pin \"HEX5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[4\] 0 " "Pin \"HEX5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[5\] 0 " "Pin \"HEX5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[6\] 0 " "Pin \"HEX5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[0\] 0 " "Pin \"HEX6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[1\] 0 " "Pin \"HEX6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[2\] 0 " "Pin \"HEX6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[3\] 0 " "Pin \"HEX6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[4\] 0 " "Pin \"HEX6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[5\] 0 " "Pin \"HEX6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[6\] 0 " "Pin \"HEX6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[0\] 0 " "Pin \"HEX7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[1\] 0 " "Pin \"HEX7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[2\] 0 " "Pin \"HEX7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[3\] 0 " "Pin \"HEX7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[4\] 0 " "Pin \"HEX7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[5\] 0 " "Pin \"HEX7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[6\] 0 " "Pin \"HEX7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464708518354 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1464708518354 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1464708518511 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1464708518534 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1464708518704 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1464708518947 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1464708519045 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "16 " "Following 16 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Count\[0\] a permanently enabled " "Pin Count\[0\] has a permanently enabled output enable" {  } { { "d:/quartus2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin64/pin_planner.ppl" { Count[0] } } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 0 0 } } { "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Count[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464708519046 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Count\[1\] a permanently enabled " "Pin Count\[1\] has a permanently enabled output enable" {  } { { "d:/quartus2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin64/pin_planner.ppl" { Count[1] } } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 0 0 } } { "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Count[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464708519046 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Count\[2\] a permanently enabled " "Pin Count\[2\] has a permanently enabled output enable" {  } { { "d:/quartus2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin64/pin_planner.ppl" { Count[2] } } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 0 0 } } { "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Count[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464708519046 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Count\[3\] a permanently enabled " "Pin Count\[3\] has a permanently enabled output enable" {  } { { "d:/quartus2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin64/pin_planner.ppl" { Count[3] } } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 0 0 } } { "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Count[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464708519046 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Count\[4\] a permanently enabled " "Pin Count\[4\] has a permanently enabled output enable" {  } { { "d:/quartus2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin64/pin_planner.ppl" { Count[4] } } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 0 0 } } { "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Count[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464708519046 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Count\[5\] a permanently enabled " "Pin Count\[5\] has a permanently enabled output enable" {  } { { "d:/quartus2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin64/pin_planner.ppl" { Count[5] } } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 0 0 } } { "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Count[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464708519046 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Count\[6\] a permanently enabled " "Pin Count\[6\] has a permanently enabled output enable" {  } { { "d:/quartus2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin64/pin_planner.ppl" { Count[6] } } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 0 0 } } { "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Count[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464708519046 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Count\[7\] a permanently enabled " "Pin Count\[7\] has a permanently enabled output enable" {  } { { "d:/quartus2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin64/pin_planner.ppl" { Count[7] } } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 0 0 } } { "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Count[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464708519046 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Count\[8\] a permanently enabled " "Pin Count\[8\] has a permanently enabled output enable" {  } { { "d:/quartus2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin64/pin_planner.ppl" { Count[8] } } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 0 0 } } { "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Count[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464708519046 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Count\[9\] a permanently enabled " "Pin Count\[9\] has a permanently enabled output enable" {  } { { "d:/quartus2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin64/pin_planner.ppl" { Count[9] } } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 0 0 } } { "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Count[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464708519046 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Count\[10\] a permanently enabled " "Pin Count\[10\] has a permanently enabled output enable" {  } { { "d:/quartus2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin64/pin_planner.ppl" { Count[10] } } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 0 0 } } { "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Count[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464708519046 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Count\[11\] a permanently enabled " "Pin Count\[11\] has a permanently enabled output enable" {  } { { "d:/quartus2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin64/pin_planner.ppl" { Count[11] } } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 0 0 } } { "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Count[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464708519046 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Count\[12\] a permanently enabled " "Pin Count\[12\] has a permanently enabled output enable" {  } { { "d:/quartus2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin64/pin_planner.ppl" { Count[12] } } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 0 0 } } { "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Count[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464708519046 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Count\[13\] a permanently enabled " "Pin Count\[13\] has a permanently enabled output enable" {  } { { "d:/quartus2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin64/pin_planner.ppl" { Count[13] } } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 0 0 } } { "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Count[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464708519046 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Count\[14\] a permanently enabled " "Pin Count\[14\] has a permanently enabled output enable" {  } { { "d:/quartus2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin64/pin_planner.ppl" { Count[14] } } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 0 0 } } { "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Count[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464708519046 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Count\[15\] a permanently enabled " "Pin Count\[15\] has a permanently enabled output enable" {  } { { "d:/quartus2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin64/pin_planner.ppl" { Count[15] } } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/proc.vhd" 138 0 0 } } { "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Count[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464708519046 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1464708519046 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1464708519047 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/output_files/finalproject.fit.smsg " "Generated suppressed messages file C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/output_files/finalproject.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1464708519154 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 345 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 345 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "775 " "Peak virtual memory: 775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1464708519347 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 01 01:28:39 2016 " "Processing ended: Wed Jun 01 01:28:39 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1464708519347 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1464708519347 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1464708519347 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1464708519347 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1464708520125 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1464708520125 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 01 01:28:40 2016 " "Processing started: Wed Jun 01 01:28:40 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1464708520125 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1464708520125 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off finalproject -c finalproject " "Command: quartus_asm --read_settings_files=off --write_settings_files=off finalproject -c finalproject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1464708520125 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1464708521101 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1464708521145 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "443 " "Peak virtual memory: 443 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1464708521553 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 01 01:28:41 2016 " "Processing ended: Wed Jun 01 01:28:41 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1464708521553 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1464708521553 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1464708521553 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1464708521553 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1464708522124 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1464708522393 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1464708522394 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 01 01:28:42 2016 " "Processing started: Wed Jun 01 01:28:42 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1464708522394 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1464708522394 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta finalproject -c finalproject " "Command: quartus_sta finalproject -c finalproject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1464708522394 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1464708522440 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1464708522540 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1464708522569 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1464708522569 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1464708522650 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "finalproject.sdc " "Synopsys Design Constraints File file not found: 'finalproject.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1464708522664 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1464708522664 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controlunit:cont\|Y_present.ADD2 controlunit:cont\|Y_present.ADD2 " "create_clock -period 1.000 -name controlunit:cont\|Y_present.ADD2 controlunit:cont\|Y_present.ADD2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1464708522666 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY0 KEY0 " "create_clock -period 1.000 -name KEY0 KEY0" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1464708522666 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controlunit:cont\|Y_present.RESET controlunit:cont\|Y_present.RESET " "create_clock -period 1.000 -name controlunit:cont\|Y_present.RESET controlunit:cont\|Y_present.RESET" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1464708522666 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1464708522666 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1464708522669 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1464708522677 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1464708522685 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.246 " "Worst-case setup slack is -5.246" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464708522693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464708522693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.246      -372.059 KEY0  " "   -5.246      -372.059 KEY0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464708522693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.611       -15.690 controlunit:cont\|Y_present.ADD2  " "   -1.611       -15.690 controlunit:cont\|Y_present.ADD2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464708522693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.663         0.000 controlunit:cont\|Y_present.RESET  " "    0.663         0.000 controlunit:cont\|Y_present.RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464708522693 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1464708522693 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.938 " "Worst-case hold slack is -2.938" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464708522698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464708522698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.938       -16.303 KEY0  " "   -2.938       -16.303 KEY0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464708522698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.773        -1.384 controlunit:cont\|Y_present.RESET  " "   -0.773        -1.384 controlunit:cont\|Y_present.RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464708522698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 controlunit:cont\|Y_present.ADD2  " "    0.391         0.000 controlunit:cont\|Y_present.ADD2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464708522698 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1464708522698 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1464708522703 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1464708522707 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464708522712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464708522712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380      -126.380 KEY0  " "   -1.380      -126.380 KEY0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464708522712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -16.000 controlunit:cont\|Y_present.ADD2  " "   -0.500       -16.000 controlunit:cont\|Y_present.ADD2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464708522712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 controlunit:cont\|Y_present.RESET  " "    0.500         0.000 controlunit:cont\|Y_present.RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464708522712 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1464708522712 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1464708522807 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1464708522808 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1464708522828 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.687 " "Worst-case setup slack is -1.687" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464708522916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464708522916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.687      -103.520 KEY0  " "   -1.687      -103.520 KEY0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464708522916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.221        -0.812 controlunit:cont\|Y_present.ADD2  " "   -0.221        -0.812 controlunit:cont\|Y_present.ADD2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464708522916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.668         0.000 controlunit:cont\|Y_present.RESET  " "    0.668         0.000 controlunit:cont\|Y_present.RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464708522916 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1464708522916 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.702 " "Worst-case hold slack is -1.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464708522923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464708522923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.702       -33.577 KEY0  " "   -1.702       -33.577 KEY0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464708522923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.150        -0.210 controlunit:cont\|Y_present.RESET  " "   -0.150        -0.210 controlunit:cont\|Y_present.RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464708522923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 controlunit:cont\|Y_present.ADD2  " "    0.215         0.000 controlunit:cont\|Y_present.ADD2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464708522923 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1464708522923 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1464708522929 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1464708522936 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464708523018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464708523018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380      -126.380 KEY0  " "   -1.380      -126.380 KEY0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464708523018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -16.000 controlunit:cont\|Y_present.ADD2  " "   -0.500       -16.000 controlunit:cont\|Y_present.ADD2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464708523018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 controlunit:cont\|Y_present.RESET  " "    0.500         0.000 controlunit:cont\|Y_present.RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464708523018 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1464708523018 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1464708523126 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1464708523170 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1464708523171 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "449 " "Peak virtual memory: 449 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1464708523267 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 01 01:28:43 2016 " "Processing ended: Wed Jun 01 01:28:43 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1464708523267 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1464708523267 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1464708523267 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1464708523267 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1464708524077 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1464708524077 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 01 01:28:43 2016 " "Processing started: Wed Jun 01 01:28:43 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1464708524077 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1464708524077 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off finalproject -c finalproject " "Command: quartus_eda --read_settings_files=off --write_settings_files=off finalproject -c finalproject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1464708524077 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "finalproject.vo C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/simulation/modelsim/ simulation " "Generated file finalproject.vo in folder \"C:/Users/Tom/Documents/Uni/Elec2602/Working proj -luke/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1464708524377 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "423 " "Peak virtual memory: 423 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1464708524417 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 01 01:28:44 2016 " "Processing ended: Wed Jun 01 01:28:44 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1464708524417 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1464708524417 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1464708524417 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1464708524417 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 524 s " "Quartus II Full Compilation was successful. 0 errors, 524 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1464708525009 ""}
