// Seed: 2093098026
module module_0 (
    input supply0 id_0,
    output tri0 module_0,
    input supply1 id_2,
    input tri id_3,
    output wor id_4,
    input wire id_5
);
  wire id_7;
endmodule
module module_1 #(
    parameter id_10 = 32'd90,
    parameter id_13 = 32'd39,
    parameter id_9  = 32'd2
) (
    input  tri   id_0,
    input  wor   id_1,
    input  wand  id_2,
    input  tri0  id_3,
    output tri0  id_4,
    output tri0  id_5,
    output logic id_6,
    output logic id_7,
    input  tri0  id_8,
    input  uwire _id_9,
    input  tri   _id_10,
    output wire  id_11
);
  localparam id_13 = 1;
  wire id_14;
  ;
  always @(posedge -1'b0 or posedge -1) begin : LABEL_0
    id_7 <= 1;
  end
  wire [id_9 : ~  id_10] id_15;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_1,
      id_2,
      id_11,
      id_8
  );
  for (id_16 = 1 / id_14 - id_16; -1; id_6 = 1 / -1) begin : LABEL_1
    defparam id_13.id_13 = -1;
  end : SymbolIdentifier
endmodule
