EESchema Schematic File Version 4
LIBS:FINAL-cache
EELAYER 26 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 2 8
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 3650 3000 1100 150 
U 5BBCECAD
F0 "FPGA-POWER" 50
F1 "FPGA-POWER.sch" 50
$EndSheet
$Sheet
S 5100 3000 1000 1400
U 5BBCECB0
F0 "FPGA-PHERIPHERAL" 50
F1 "FPGA-PHERIPHERAL.sch" 50
F2 "OSC_IN" B R 6100 3050 50 
F3 "AD0-JTAG_TCK" B R 6100 3250 50 
F4 "AD2-JTAG_TDO" B R 6100 3350 50 
F5 "AD1-JTAG_TDI" B R 6100 3450 50 
F6 "AD3-JTAG_TMS" B R 6100 3550 50 
F7 "FLASH_SCK" B R 6100 3750 50 
F8 "FLASH_SI" B R 6100 3850 50 
F9 "FLASH_CS" B R 6100 3950 50 
F10 "FLASH_SO" B R 6100 4050 50 
F11 "SW1" B R 6100 4300 50 
$EndSheet
$Sheet
S 6900 3000 1200 2250
U 5BBCECB3
F0 "FPGA-CORE" 50
F1 "FPGA-CORE.sch" 50
$EndSheet
$EndSCHEMATC
