   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.eabi_attribute 27, 3
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 6
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.file	"stm32f3_discovery_l3gd20.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.global	L3GD20Timeout
  20              		.section	.data.L3GD20Timeout,"aw",%progbits
  21              		.align	2
  24              	L3GD20Timeout:
  25 0000 00100000 		.word	4096
  26              		.section	.text.L3GD20_Init,"ax",%progbits
  27              		.align	2
  28              		.global	L3GD20_Init
  29              		.thumb
  30              		.thumb_func
  32              	L3GD20_Init:
  33              	.LFB110:
  34              		.file 1 "src/stm32f3_discovery_l3gd20.c"
   1:src/stm32f3_discovery_l3gd20.c **** /**
   2:src/stm32f3_discovery_l3gd20.c ****   ******************************************************************************
   3:src/stm32f3_discovery_l3gd20.c ****   * @file    stm32f3_discovery_l3gd20.c
   4:src/stm32f3_discovery_l3gd20.c ****   * @author  MCD Application Team
   5:src/stm32f3_discovery_l3gd20.c ****   * @version V1.1.0
   6:src/stm32f3_discovery_l3gd20.c ****   * @date    20-September-2012
   7:src/stm32f3_discovery_l3gd20.c ****   * @brief   This file provides a set of functions needed to manage the l3gd20
   8:src/stm32f3_discovery_l3gd20.c ****   *          MEMS accelerometer available on STM32F3-Discovery Kit.
   9:src/stm32f3_discovery_l3gd20.c ****   ******************************************************************************
  10:src/stm32f3_discovery_l3gd20.c ****   * @attention
  11:src/stm32f3_discovery_l3gd20.c ****   *
  12:src/stm32f3_discovery_l3gd20.c ****   * <h2><center>&copy; COPYRIGHT 2012 STMicroelectronics</center></h2>
  13:src/stm32f3_discovery_l3gd20.c ****   *
  14:src/stm32f3_discovery_l3gd20.c ****   * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
  15:src/stm32f3_discovery_l3gd20.c ****   * You may not use this file except in compliance with the License.
  16:src/stm32f3_discovery_l3gd20.c ****   * You may obtain a copy of the License at:
  17:src/stm32f3_discovery_l3gd20.c ****   *
  18:src/stm32f3_discovery_l3gd20.c ****   *        http://www.st.com/software_license_agreement_liberty_v2
  19:src/stm32f3_discovery_l3gd20.c ****   *
  20:src/stm32f3_discovery_l3gd20.c ****   * Unless required by applicable law or agreed to in writing, software 
  21:src/stm32f3_discovery_l3gd20.c ****   * distributed under the License is distributed on an "AS IS" BASIS, 
  22:src/stm32f3_discovery_l3gd20.c ****   * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  23:src/stm32f3_discovery_l3gd20.c ****   * See the License for the specific language governing permissions and
  24:src/stm32f3_discovery_l3gd20.c ****   * limitations under the License.
  25:src/stm32f3_discovery_l3gd20.c ****   *
  26:src/stm32f3_discovery_l3gd20.c ****   ******************************************************************************
  27:src/stm32f3_discovery_l3gd20.c ****   */
  28:src/stm32f3_discovery_l3gd20.c **** /* Includes ------------------------------------------------------------------*/
  29:src/stm32f3_discovery_l3gd20.c **** #include "stm32f3_discovery_l3gd20.h"
  30:src/stm32f3_discovery_l3gd20.c **** #include </home/manish/VTS/MEMS-stm32f3/libs/STM32F30x_StdPeriph_Driver/inc/stm32f30x_rcc.h>
  31:src/stm32f3_discovery_l3gd20.c **** #include </home/manish/VTS/MEMS-stm32f3/libs/STM32F30x_StdPeriph_Driver/inc/stm32f30x_gpio.h>
  32:src/stm32f3_discovery_l3gd20.c **** #include </home/manish/VTS/MEMS-stm32f3/libs/STM32F30x_StdPeriph_Driver/inc/stm32f30x_misc.h>
  33:src/stm32f3_discovery_l3gd20.c **** #include </home/manish/VTS/MEMS-stm32f3/libs/STM32F30x_StdPeriph_Driver/inc/stm32f30x_spi.h>
  34:src/stm32f3_discovery_l3gd20.c **** #include </home/manish/VTS/MEMS-stm32f3/libs/STM32F30x_StdPeriph_Driver/inc/stm32f30x_i2c.h>
  35:src/stm32f3_discovery_l3gd20.c **** #include </home/manish/VTS/MEMS-stm32f3/libs/STM32F30x_StdPeriph_Driver/inc/stm32f30x_exti.h>
  36:src/stm32f3_discovery_l3gd20.c **** 
  37:src/stm32f3_discovery_l3gd20.c **** /** @addtogroup Utilities
  38:src/stm32f3_discovery_l3gd20.c ****   * @{
  39:src/stm32f3_discovery_l3gd20.c ****   */ 
  40:src/stm32f3_discovery_l3gd20.c **** 
  41:src/stm32f3_discovery_l3gd20.c **** /** @addtogroup STM32F3_DISCOVERY
  42:src/stm32f3_discovery_l3gd20.c ****   * @{
  43:src/stm32f3_discovery_l3gd20.c ****   */ 
  44:src/stm32f3_discovery_l3gd20.c **** 
  45:src/stm32f3_discovery_l3gd20.c **** /** @addtogroup STM32F3_DISCOVERY_L3GD20
  46:src/stm32f3_discovery_l3gd20.c ****   * @{
  47:src/stm32f3_discovery_l3gd20.c ****   */
  48:src/stm32f3_discovery_l3gd20.c **** 
  49:src/stm32f3_discovery_l3gd20.c **** 
  50:src/stm32f3_discovery_l3gd20.c **** /** @defgroup STM32F3_DISCOVERY_L3GD20_Private_TypesDefinitions
  51:src/stm32f3_discovery_l3gd20.c ****   * @{
  52:src/stm32f3_discovery_l3gd20.c ****   */
  53:src/stm32f3_discovery_l3gd20.c **** 
  54:src/stm32f3_discovery_l3gd20.c **** /**
  55:src/stm32f3_discovery_l3gd20.c ****   * @}
  56:src/stm32f3_discovery_l3gd20.c ****   */
  57:src/stm32f3_discovery_l3gd20.c **** 
  58:src/stm32f3_discovery_l3gd20.c **** /** @defgroup STM32F3_DISCOVERY_L3GD20_Private_Defines
  59:src/stm32f3_discovery_l3gd20.c ****   * @{
  60:src/stm32f3_discovery_l3gd20.c ****   */
  61:src/stm32f3_discovery_l3gd20.c **** 
  62:src/stm32f3_discovery_l3gd20.c **** /**
  63:src/stm32f3_discovery_l3gd20.c ****   * @}
  64:src/stm32f3_discovery_l3gd20.c ****   */
  65:src/stm32f3_discovery_l3gd20.c **** 
  66:src/stm32f3_discovery_l3gd20.c **** /** @defgroup STM32F3_DISCOVERY_L3GD20_Private_Macros
  67:src/stm32f3_discovery_l3gd20.c ****   * @{
  68:src/stm32f3_discovery_l3gd20.c ****   */
  69:src/stm32f3_discovery_l3gd20.c **** 
  70:src/stm32f3_discovery_l3gd20.c **** /**
  71:src/stm32f3_discovery_l3gd20.c ****   * @}
  72:src/stm32f3_discovery_l3gd20.c ****   */ 
  73:src/stm32f3_discovery_l3gd20.c ****   
  74:src/stm32f3_discovery_l3gd20.c **** /** @defgroup STM32F3_DISCOVERY_L3GD20_Private_Variables
  75:src/stm32f3_discovery_l3gd20.c ****   * @{
  76:src/stm32f3_discovery_l3gd20.c ****   */ 
  77:src/stm32f3_discovery_l3gd20.c **** __IO uint32_t  L3GD20Timeout = L3GD20_FLAG_TIMEOUT;  
  78:src/stm32f3_discovery_l3gd20.c **** /**
  79:src/stm32f3_discovery_l3gd20.c ****   * @}
  80:src/stm32f3_discovery_l3gd20.c ****   */
  81:src/stm32f3_discovery_l3gd20.c **** 
  82:src/stm32f3_discovery_l3gd20.c **** /** @defgroup STM32F3_DISCOVERY_L3GD20_Private_FunctionPrototypes
  83:src/stm32f3_discovery_l3gd20.c ****   * @{
  84:src/stm32f3_discovery_l3gd20.c ****   */
  85:src/stm32f3_discovery_l3gd20.c **** static uint8_t L3GD20_SendByte(uint8_t byte);
  86:src/stm32f3_discovery_l3gd20.c **** static void L3GD20_LowLevel_Init(void);
  87:src/stm32f3_discovery_l3gd20.c **** /**
  88:src/stm32f3_discovery_l3gd20.c ****   * @}
  89:src/stm32f3_discovery_l3gd20.c ****   */
  90:src/stm32f3_discovery_l3gd20.c **** 
  91:src/stm32f3_discovery_l3gd20.c **** /** @defgroup STM32F3_DISCOVERY_L3GD20_Private_Functions
  92:src/stm32f3_discovery_l3gd20.c ****   * @{
  93:src/stm32f3_discovery_l3gd20.c ****   */
  94:src/stm32f3_discovery_l3gd20.c **** 
  95:src/stm32f3_discovery_l3gd20.c **** /**
  96:src/stm32f3_discovery_l3gd20.c ****   * @brief  Set L3GD20 Initialization.
  97:src/stm32f3_discovery_l3gd20.c ****   * @param  L3GD20_InitStruct: pointer to a L3GD20_InitTypeDef structure 
  98:src/stm32f3_discovery_l3gd20.c ****   *         that contains the configuration setting for the L3GD20.
  99:src/stm32f3_discovery_l3gd20.c ****   * @retval None
 100:src/stm32f3_discovery_l3gd20.c ****   */
 101:src/stm32f3_discovery_l3gd20.c **** void L3GD20_Init(L3GD20_InitTypeDef *L3GD20_InitStruct)
 102:src/stm32f3_discovery_l3gd20.c **** {  
  35              		.loc 1 102 0
  36              		.cfi_startproc
  37              		@ args = 0, pretend = 0, frame = 16
  38              		@ frame_needed = 1, uses_anonymous_args = 0
  39 0000 80B5     		push	{r7, lr}
  40              	.LCFI0:
  41              		.cfi_def_cfa_offset 8
  42              		.cfi_offset 7, -8
  43              		.cfi_offset 14, -4
  44 0002 84B0     		sub	sp, sp, #16
  45              	.LCFI1:
  46              		.cfi_def_cfa_offset 24
  47 0004 00AF     		add	r7, sp, #0
  48              	.LCFI2:
  49              		.cfi_def_cfa_register 7
  50 0006 7860     		str	r0, [r7, #4]
 103:src/stm32f3_discovery_l3gd20.c ****   uint8_t ctrl1 = 0x00, ctrl4 = 0x00;
  51              		.loc 1 103 0
  52 0008 4FF00003 		mov	r3, #0
  53 000c FB73     		strb	r3, [r7, #15]
  54 000e 4FF00003 		mov	r3, #0
  55 0012 BB73     		strb	r3, [r7, #14]
 104:src/stm32f3_discovery_l3gd20.c ****   
 105:src/stm32f3_discovery_l3gd20.c ****   /* Configure the low level interface ---------------------------------------*/
 106:src/stm32f3_discovery_l3gd20.c ****   L3GD20_LowLevel_Init();
  56              		.loc 1 106 0
  57 0014 FFF7FEFF 		bl	L3GD20_LowLevel_Init
 107:src/stm32f3_discovery_l3gd20.c ****   
 108:src/stm32f3_discovery_l3gd20.c ****   /* Configure MEMS: data rate, power mode, full scale and axes */
 109:src/stm32f3_discovery_l3gd20.c ****   ctrl1 |= (uint8_t) (L3GD20_InitStruct->Power_Mode | L3GD20_InitStruct->Output_DataRate | \
  58              		.loc 1 109 0
  59 0018 7B68     		ldr	r3, [r7, #4]
  60 001a 1A78     		ldrb	r2, [r3, #0]	@ zero_extendqisi2
  61 001c 7B68     		ldr	r3, [r7, #4]
  62 001e 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
  63 0020 1343     		orrs	r3, r3, r2
  64 0022 DAB2     		uxtb	r2, r3
 110:src/stm32f3_discovery_l3gd20.c ****                     L3GD20_InitStruct->Axes_Enable | L3GD20_InitStruct->Band_Width);
  65              		.loc 1 110 0
  66 0024 7B68     		ldr	r3, [r7, #4]
  67 0026 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 109:src/stm32f3_discovery_l3gd20.c ****   ctrl1 |= (uint8_t) (L3GD20_InitStruct->Power_Mode | L3GD20_InitStruct->Output_DataRate | \
  68              		.loc 1 109 0
  69 0028 1343     		orrs	r3, r3, r2
  70 002a DAB2     		uxtb	r2, r3
  71              		.loc 1 110 0
  72 002c 7B68     		ldr	r3, [r7, #4]
  73 002e DB78     		ldrb	r3, [r3, #3]	@ zero_extendqisi2
 109:src/stm32f3_discovery_l3gd20.c ****   ctrl1 |= (uint8_t) (L3GD20_InitStruct->Power_Mode | L3GD20_InitStruct->Output_DataRate | \
  74              		.loc 1 109 0
  75 0030 1343     		orrs	r3, r3, r2
  76 0032 DAB2     		uxtb	r2, r3
  77 0034 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
  78 0036 1343     		orrs	r3, r3, r2
  79 0038 DBB2     		uxtb	r3, r3
  80 003a FB73     		strb	r3, [r7, #15]
 111:src/stm32f3_discovery_l3gd20.c ****   
 112:src/stm32f3_discovery_l3gd20.c ****   ctrl4 |= (uint8_t) (L3GD20_InitStruct->BlockData_Update | L3GD20_InitStruct->Endianness | \
  81              		.loc 1 112 0
  82 003c 7B68     		ldr	r3, [r7, #4]
  83 003e 1A79     		ldrb	r2, [r3, #4]	@ zero_extendqisi2
  84 0040 7B68     		ldr	r3, [r7, #4]
  85 0042 5B79     		ldrb	r3, [r3, #5]	@ zero_extendqisi2
  86 0044 1343     		orrs	r3, r3, r2
  87 0046 DAB2     		uxtb	r2, r3
 113:src/stm32f3_discovery_l3gd20.c ****                     L3GD20_InitStruct->Full_Scale);
  88              		.loc 1 113 0
  89 0048 7B68     		ldr	r3, [r7, #4]
  90 004a 9B79     		ldrb	r3, [r3, #6]	@ zero_extendqisi2
 112:src/stm32f3_discovery_l3gd20.c ****   ctrl4 |= (uint8_t) (L3GD20_InitStruct->BlockData_Update | L3GD20_InitStruct->Endianness | \
  91              		.loc 1 112 0
  92 004c 1343     		orrs	r3, r3, r2
  93 004e DAB2     		uxtb	r2, r3
  94 0050 BB7B     		ldrb	r3, [r7, #14]	@ zero_extendqisi2
  95 0052 1343     		orrs	r3, r3, r2
  96 0054 DBB2     		uxtb	r3, r3
  97 0056 BB73     		strb	r3, [r7, #14]
 114:src/stm32f3_discovery_l3gd20.c ****                     
 115:src/stm32f3_discovery_l3gd20.c ****   /* Write value to MEMS CTRL_REG1 regsister */
 116:src/stm32f3_discovery_l3gd20.c ****   L3GD20_Write(&ctrl1, L3GD20_CTRL_REG1_ADDR, 1);
  98              		.loc 1 116 0
  99 0058 07F10F03 		add	r3, r7, #15
 100 005c 1846     		mov	r0, r3
 101 005e 4FF02001 		mov	r1, #32
 102 0062 4FF00102 		mov	r2, #1
 103 0066 FFF7FEFF 		bl	L3GD20_Write
 117:src/stm32f3_discovery_l3gd20.c ****   
 118:src/stm32f3_discovery_l3gd20.c ****   /* Write value to MEMS CTRL_REG4 regsister */
 119:src/stm32f3_discovery_l3gd20.c ****   L3GD20_Write(&ctrl4, L3GD20_CTRL_REG4_ADDR, 1);
 104              		.loc 1 119 0
 105 006a 07F10E03 		add	r3, r7, #14
 106 006e 1846     		mov	r0, r3
 107 0070 4FF02301 		mov	r1, #35
 108 0074 4FF00102 		mov	r2, #1
 109 0078 FFF7FEFF 		bl	L3GD20_Write
 120:src/stm32f3_discovery_l3gd20.c **** }
 110              		.loc 1 120 0
 111 007c 07F11007 		add	r7, r7, #16
 112 0080 BD46     		mov	sp, r7
 113 0082 80BD     		pop	{r7, pc}
 114              		.cfi_endproc
 115              	.LFE110:
 117              		.section	.text.L3GD20_RebootCmd,"ax",%progbits
 118              		.align	2
 119              		.global	L3GD20_RebootCmd
 120              		.thumb
 121              		.thumb_func
 123              	L3GD20_RebootCmd:
 124              	.LFB111:
 121:src/stm32f3_discovery_l3gd20.c **** 
 122:src/stm32f3_discovery_l3gd20.c **** /**
 123:src/stm32f3_discovery_l3gd20.c ****   * @brief  Reboot memory content of L3GD20
 124:src/stm32f3_discovery_l3gd20.c ****   * @param  None
 125:src/stm32f3_discovery_l3gd20.c ****   * @retval None
 126:src/stm32f3_discovery_l3gd20.c ****   */
 127:src/stm32f3_discovery_l3gd20.c **** void L3GD20_RebootCmd(void)
 128:src/stm32f3_discovery_l3gd20.c **** {
 125              		.loc 1 128 0
 126              		.cfi_startproc
 127              		@ args = 0, pretend = 0, frame = 8
 128              		@ frame_needed = 1, uses_anonymous_args = 0
 129 0000 80B5     		push	{r7, lr}
 130              	.LCFI3:
 131              		.cfi_def_cfa_offset 8
 132              		.cfi_offset 7, -8
 133              		.cfi_offset 14, -4
 134 0002 82B0     		sub	sp, sp, #8
 135              	.LCFI4:
 136              		.cfi_def_cfa_offset 16
 137 0004 00AF     		add	r7, sp, #0
 138              	.LCFI5:
 139              		.cfi_def_cfa_register 7
 129:src/stm32f3_discovery_l3gd20.c ****   uint8_t tmpreg;
 130:src/stm32f3_discovery_l3gd20.c ****   
 131:src/stm32f3_discovery_l3gd20.c ****   /* Read CTRL_REG5 register */
 132:src/stm32f3_discovery_l3gd20.c ****   L3GD20_Read(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 140              		.loc 1 132 0
 141 0006 07F10703 		add	r3, r7, #7
 142 000a 1846     		mov	r0, r3
 143 000c 4FF02401 		mov	r1, #36
 144 0010 4FF00102 		mov	r2, #1
 145 0014 FFF7FEFF 		bl	L3GD20_Read
 133:src/stm32f3_discovery_l3gd20.c ****   
 134:src/stm32f3_discovery_l3gd20.c ****   /* Enable or Disable the reboot memory */
 135:src/stm32f3_discovery_l3gd20.c ****   tmpreg |= L3GD20_BOOT_REBOOTMEMORY;
 146              		.loc 1 135 0
 147 0018 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 148 001a 63F07F03 		orn	r3, r3, #127
 149 001e DBB2     		uxtb	r3, r3
 150 0020 FB71     		strb	r3, [r7, #7]
 136:src/stm32f3_discovery_l3gd20.c ****   
 137:src/stm32f3_discovery_l3gd20.c ****   /* Write value to MEMS CTRL_REG5 regsister */
 138:src/stm32f3_discovery_l3gd20.c ****   L3GD20_Write(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 151              		.loc 1 138 0
 152 0022 07F10703 		add	r3, r7, #7
 153 0026 1846     		mov	r0, r3
 154 0028 4FF02401 		mov	r1, #36
 155 002c 4FF00102 		mov	r2, #1
 156 0030 FFF7FEFF 		bl	L3GD20_Write
 139:src/stm32f3_discovery_l3gd20.c **** }
 157              		.loc 1 139 0
 158 0034 07F10807 		add	r7, r7, #8
 159 0038 BD46     		mov	sp, r7
 160 003a 80BD     		pop	{r7, pc}
 161              		.cfi_endproc
 162              	.LFE111:
 164              		.section	.text.L3GD20_INT1InterruptConfig,"ax",%progbits
 165              		.align	2
 166              		.global	L3GD20_INT1InterruptConfig
 167              		.thumb
 168              		.thumb_func
 170              	L3GD20_INT1InterruptConfig:
 171              	.LFB112:
 140:src/stm32f3_discovery_l3gd20.c **** 
 141:src/stm32f3_discovery_l3gd20.c **** /**
 142:src/stm32f3_discovery_l3gd20.c ****   * @brief Set L3GD20 Interrupt configuration
 143:src/stm32f3_discovery_l3gd20.c ****   * @param  L3GD20_InterruptConfig_TypeDef: pointer to a L3GD20_InterruptConfig_TypeDef 
 144:src/stm32f3_discovery_l3gd20.c ****   *         structure that contains the configuration setting for the L3GD20 Interrupt.
 145:src/stm32f3_discovery_l3gd20.c ****   * @retval None
 146:src/stm32f3_discovery_l3gd20.c ****   */
 147:src/stm32f3_discovery_l3gd20.c **** void L3GD20_INT1InterruptConfig(L3GD20_InterruptConfigTypeDef *L3GD20_IntConfigStruct)
 148:src/stm32f3_discovery_l3gd20.c **** {
 172              		.loc 1 148 0
 173              		.cfi_startproc
 174              		@ args = 0, pretend = 0, frame = 16
 175              		@ frame_needed = 1, uses_anonymous_args = 0
 176 0000 80B5     		push	{r7, lr}
 177              	.LCFI6:
 178              		.cfi_def_cfa_offset 8
 179              		.cfi_offset 7, -8
 180              		.cfi_offset 14, -4
 181 0002 84B0     		sub	sp, sp, #16
 182              	.LCFI7:
 183              		.cfi_def_cfa_offset 24
 184 0004 00AF     		add	r7, sp, #0
 185              	.LCFI8:
 186              		.cfi_def_cfa_register 7
 187 0006 7860     		str	r0, [r7, #4]
 149:src/stm32f3_discovery_l3gd20.c ****   uint8_t ctrl_cfr = 0x00, ctrl3 = 0x00;
 188              		.loc 1 149 0
 189 0008 4FF00003 		mov	r3, #0
 190 000c FB73     		strb	r3, [r7, #15]
 191 000e 4FF00003 		mov	r3, #0
 192 0012 BB73     		strb	r3, [r7, #14]
 150:src/stm32f3_discovery_l3gd20.c ****   
 151:src/stm32f3_discovery_l3gd20.c ****   /* Read INT1_CFG register */
 152:src/stm32f3_discovery_l3gd20.c ****   L3GD20_Read(&ctrl_cfr, L3GD20_INT1_CFG_ADDR, 1);
 193              		.loc 1 152 0
 194 0014 07F10F03 		add	r3, r7, #15
 195 0018 1846     		mov	r0, r3
 196 001a 4FF03001 		mov	r1, #48
 197 001e 4FF00102 		mov	r2, #1
 198 0022 FFF7FEFF 		bl	L3GD20_Read
 153:src/stm32f3_discovery_l3gd20.c ****   
 154:src/stm32f3_discovery_l3gd20.c ****   /* Read CTRL_REG3 register */
 155:src/stm32f3_discovery_l3gd20.c ****   L3GD20_Read(&ctrl3, L3GD20_CTRL_REG3_ADDR, 1);
 199              		.loc 1 155 0
 200 0026 07F10E03 		add	r3, r7, #14
 201 002a 1846     		mov	r0, r3
 202 002c 4FF02201 		mov	r1, #34
 203 0030 4FF00102 		mov	r2, #1
 204 0034 FFF7FEFF 		bl	L3GD20_Read
 156:src/stm32f3_discovery_l3gd20.c ****   
 157:src/stm32f3_discovery_l3gd20.c ****   ctrl_cfr &= 0x80;
 205              		.loc 1 157 0
 206 0038 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 207 003a 23F07F03 		bic	r3, r3, #127
 208 003e DBB2     		uxtb	r3, r3
 209 0040 FB73     		strb	r3, [r7, #15]
 158:src/stm32f3_discovery_l3gd20.c ****   
 159:src/stm32f3_discovery_l3gd20.c ****   ctrl3 &= 0xDF;
 210              		.loc 1 159 0
 211 0042 BB7B     		ldrb	r3, [r7, #14]	@ zero_extendqisi2
 212 0044 23F02003 		bic	r3, r3, #32
 213 0048 DBB2     		uxtb	r3, r3
 214 004a BB73     		strb	r3, [r7, #14]
 160:src/stm32f3_discovery_l3gd20.c ****   
 161:src/stm32f3_discovery_l3gd20.c ****   /* Configure latch Interrupt request and axe interrupts */                   
 162:src/stm32f3_discovery_l3gd20.c ****   ctrl_cfr |= (uint8_t)(L3GD20_IntConfigStruct->Latch_Request| \
 215              		.loc 1 162 0
 216 004c 7B68     		ldr	r3, [r7, #4]
 217 004e 1A78     		ldrb	r2, [r3, #0]	@ zero_extendqisi2
 163:src/stm32f3_discovery_l3gd20.c ****                    L3GD20_IntConfigStruct->Interrupt_Axes);
 218              		.loc 1 163 0
 219 0050 7B68     		ldr	r3, [r7, #4]
 220 0052 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 162:src/stm32f3_discovery_l3gd20.c ****   ctrl_cfr |= (uint8_t)(L3GD20_IntConfigStruct->Latch_Request| \
 221              		.loc 1 162 0
 222 0054 1343     		orrs	r3, r3, r2
 223 0056 DAB2     		uxtb	r2, r3
 224 0058 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 225 005a 1343     		orrs	r3, r3, r2
 226 005c DBB2     		uxtb	r3, r3
 227 005e FB73     		strb	r3, [r7, #15]
 164:src/stm32f3_discovery_l3gd20.c ****                    
 165:src/stm32f3_discovery_l3gd20.c ****   ctrl3 |= (uint8_t)(L3GD20_IntConfigStruct->Interrupt_ActiveEdge);
 228              		.loc 1 165 0
 229 0060 7B68     		ldr	r3, [r7, #4]
 230 0062 9A78     		ldrb	r2, [r3, #2]	@ zero_extendqisi2
 231 0064 BB7B     		ldrb	r3, [r7, #14]	@ zero_extendqisi2
 232 0066 1343     		orrs	r3, r3, r2
 233 0068 DBB2     		uxtb	r3, r3
 234 006a BB73     		strb	r3, [r7, #14]
 166:src/stm32f3_discovery_l3gd20.c ****   
 167:src/stm32f3_discovery_l3gd20.c ****   /* Write value to MEMS INT1_CFG register */
 168:src/stm32f3_discovery_l3gd20.c ****   L3GD20_Write(&ctrl_cfr, L3GD20_INT1_CFG_ADDR, 1);
 235              		.loc 1 168 0
 236 006c 07F10F03 		add	r3, r7, #15
 237 0070 1846     		mov	r0, r3
 238 0072 4FF03001 		mov	r1, #48
 239 0076 4FF00102 		mov	r2, #1
 240 007a FFF7FEFF 		bl	L3GD20_Write
 169:src/stm32f3_discovery_l3gd20.c ****   
 170:src/stm32f3_discovery_l3gd20.c ****   /* Write value to MEMS CTRL_REG3 register */
 171:src/stm32f3_discovery_l3gd20.c ****   L3GD20_Write(&ctrl3, L3GD20_CTRL_REG3_ADDR, 1);
 241              		.loc 1 171 0
 242 007e 07F10E03 		add	r3, r7, #14
 243 0082 1846     		mov	r0, r3
 244 0084 4FF02201 		mov	r1, #34
 245 0088 4FF00102 		mov	r2, #1
 246 008c FFF7FEFF 		bl	L3GD20_Write
 172:src/stm32f3_discovery_l3gd20.c **** }
 247              		.loc 1 172 0
 248 0090 07F11007 		add	r7, r7, #16
 249 0094 BD46     		mov	sp, r7
 250 0096 80BD     		pop	{r7, pc}
 251              		.cfi_endproc
 252              	.LFE112:
 254              		.section	.text.L3GD20_INT1InterruptCmd,"ax",%progbits
 255              		.align	2
 256              		.global	L3GD20_INT1InterruptCmd
 257              		.thumb
 258              		.thumb_func
 260              	L3GD20_INT1InterruptCmd:
 261              	.LFB113:
 173:src/stm32f3_discovery_l3gd20.c **** 
 174:src/stm32f3_discovery_l3gd20.c **** /**
 175:src/stm32f3_discovery_l3gd20.c ****   * @brief  Enable or disable INT1 interrupt
 176:src/stm32f3_discovery_l3gd20.c ****   * @param  InterruptState: State of INT1 Interrupt 
 177:src/stm32f3_discovery_l3gd20.c ****   *      This parameter can be: 
 178:src/stm32f3_discovery_l3gd20.c ****   *        @arg L3GD20_INT1INTERRUPT_DISABLE
 179:src/stm32f3_discovery_l3gd20.c ****   *        @arg L3GD20_INT1INTERRUPT_ENABLE    
 180:src/stm32f3_discovery_l3gd20.c ****   * @retval None
 181:src/stm32f3_discovery_l3gd20.c ****   */
 182:src/stm32f3_discovery_l3gd20.c **** void L3GD20_INT1InterruptCmd(uint8_t InterruptState)
 183:src/stm32f3_discovery_l3gd20.c **** {  
 262              		.loc 1 183 0
 263              		.cfi_startproc
 264              		@ args = 0, pretend = 0, frame = 16
 265              		@ frame_needed = 1, uses_anonymous_args = 0
 266 0000 80B5     		push	{r7, lr}
 267              	.LCFI9:
 268              		.cfi_def_cfa_offset 8
 269              		.cfi_offset 7, -8
 270              		.cfi_offset 14, -4
 271 0002 84B0     		sub	sp, sp, #16
 272              	.LCFI10:
 273              		.cfi_def_cfa_offset 24
 274 0004 00AF     		add	r7, sp, #0
 275              	.LCFI11:
 276              		.cfi_def_cfa_register 7
 277 0006 0346     		mov	r3, r0
 278 0008 FB71     		strb	r3, [r7, #7]
 184:src/stm32f3_discovery_l3gd20.c ****   uint8_t tmpreg;
 185:src/stm32f3_discovery_l3gd20.c ****   
 186:src/stm32f3_discovery_l3gd20.c ****   /* Read CTRL_REG3 register */
 187:src/stm32f3_discovery_l3gd20.c ****   L3GD20_Read(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 279              		.loc 1 187 0
 280 000a 07F10F03 		add	r3, r7, #15
 281 000e 1846     		mov	r0, r3
 282 0010 4FF02201 		mov	r1, #34
 283 0014 4FF00102 		mov	r2, #1
 284 0018 FFF7FEFF 		bl	L3GD20_Read
 188:src/stm32f3_discovery_l3gd20.c ****                   
 189:src/stm32f3_discovery_l3gd20.c ****   tmpreg &= 0x7F;	
 285              		.loc 1 189 0
 286 001c FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 287 001e 03F07F03 		and	r3, r3, #127
 288 0022 DBB2     		uxtb	r3, r3
 289 0024 FB73     		strb	r3, [r7, #15]
 190:src/stm32f3_discovery_l3gd20.c ****   tmpreg |= InterruptState;
 290              		.loc 1 190 0
 291 0026 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 292 0028 FB79     		ldrb	r3, [r7, #7]
 293 002a 1343     		orrs	r3, r3, r2
 294 002c DBB2     		uxtb	r3, r3
 295 002e FB73     		strb	r3, [r7, #15]
 191:src/stm32f3_discovery_l3gd20.c ****   
 192:src/stm32f3_discovery_l3gd20.c ****   /* Write value to MEMS CTRL_REG3 regsister */
 193:src/stm32f3_discovery_l3gd20.c ****   L3GD20_Write(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 296              		.loc 1 193 0
 297 0030 07F10F03 		add	r3, r7, #15
 298 0034 1846     		mov	r0, r3
 299 0036 4FF02201 		mov	r1, #34
 300 003a 4FF00102 		mov	r2, #1
 301 003e FFF7FEFF 		bl	L3GD20_Write
 194:src/stm32f3_discovery_l3gd20.c **** }
 302              		.loc 1 194 0
 303 0042 07F11007 		add	r7, r7, #16
 304 0046 BD46     		mov	sp, r7
 305 0048 80BD     		pop	{r7, pc}
 306              		.cfi_endproc
 307              	.LFE113:
 309 004a 00BF     		.section	.text.L3GD20_INT2InterruptCmd,"ax",%progbits
 310              		.align	2
 311              		.global	L3GD20_INT2InterruptCmd
 312              		.thumb
 313              		.thumb_func
 315              	L3GD20_INT2InterruptCmd:
 316              	.LFB114:
 195:src/stm32f3_discovery_l3gd20.c **** 
 196:src/stm32f3_discovery_l3gd20.c **** /**
 197:src/stm32f3_discovery_l3gd20.c ****   * @brief  Enable or disable INT2 interrupt
 198:src/stm32f3_discovery_l3gd20.c ****   * @param  InterruptState: State of INT1 Interrupt 
 199:src/stm32f3_discovery_l3gd20.c ****   *      This parameter can be: 
 200:src/stm32f3_discovery_l3gd20.c ****   *        @arg L3GD20_INT2INTERRUPT_DISABLE
 201:src/stm32f3_discovery_l3gd20.c ****   *        @arg L3GD20_INT2INTERRUPT_ENABLE    
 202:src/stm32f3_discovery_l3gd20.c ****   * @retval None
 203:src/stm32f3_discovery_l3gd20.c ****   */
 204:src/stm32f3_discovery_l3gd20.c **** void L3GD20_INT2InterruptCmd(uint8_t InterruptState)
 205:src/stm32f3_discovery_l3gd20.c **** {  
 317              		.loc 1 205 0
 318              		.cfi_startproc
 319              		@ args = 0, pretend = 0, frame = 16
 320              		@ frame_needed = 1, uses_anonymous_args = 0
 321 0000 80B5     		push	{r7, lr}
 322              	.LCFI12:
 323              		.cfi_def_cfa_offset 8
 324              		.cfi_offset 7, -8
 325              		.cfi_offset 14, -4
 326 0002 84B0     		sub	sp, sp, #16
 327              	.LCFI13:
 328              		.cfi_def_cfa_offset 24
 329 0004 00AF     		add	r7, sp, #0
 330              	.LCFI14:
 331              		.cfi_def_cfa_register 7
 332 0006 0346     		mov	r3, r0
 333 0008 FB71     		strb	r3, [r7, #7]
 206:src/stm32f3_discovery_l3gd20.c ****   uint8_t tmpreg;
 207:src/stm32f3_discovery_l3gd20.c ****   
 208:src/stm32f3_discovery_l3gd20.c ****   /* Read CTRL_REG3 register */
 209:src/stm32f3_discovery_l3gd20.c ****   L3GD20_Read(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 334              		.loc 1 209 0
 335 000a 07F10F03 		add	r3, r7, #15
 336 000e 1846     		mov	r0, r3
 337 0010 4FF02201 		mov	r1, #34
 338 0014 4FF00102 		mov	r2, #1
 339 0018 FFF7FEFF 		bl	L3GD20_Read
 210:src/stm32f3_discovery_l3gd20.c ****                   
 211:src/stm32f3_discovery_l3gd20.c ****   tmpreg &= 0xF7;	
 340              		.loc 1 211 0
 341 001c FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 342 001e 23F00803 		bic	r3, r3, #8
 343 0022 DBB2     		uxtb	r3, r3
 344 0024 FB73     		strb	r3, [r7, #15]
 212:src/stm32f3_discovery_l3gd20.c ****   tmpreg |= InterruptState;
 345              		.loc 1 212 0
 346 0026 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 347 0028 FB79     		ldrb	r3, [r7, #7]
 348 002a 1343     		orrs	r3, r3, r2
 349 002c DBB2     		uxtb	r3, r3
 350 002e FB73     		strb	r3, [r7, #15]
 213:src/stm32f3_discovery_l3gd20.c ****   
 214:src/stm32f3_discovery_l3gd20.c ****   /* Write value to MEMS CTRL_REG3 regsister */
 215:src/stm32f3_discovery_l3gd20.c ****   L3GD20_Write(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 351              		.loc 1 215 0
 352 0030 07F10F03 		add	r3, r7, #15
 353 0034 1846     		mov	r0, r3
 354 0036 4FF02201 		mov	r1, #34
 355 003a 4FF00102 		mov	r2, #1
 356 003e FFF7FEFF 		bl	L3GD20_Write
 216:src/stm32f3_discovery_l3gd20.c **** }
 357              		.loc 1 216 0
 358 0042 07F11007 		add	r7, r7, #16
 359 0046 BD46     		mov	sp, r7
 360 0048 80BD     		pop	{r7, pc}
 361              		.cfi_endproc
 362              	.LFE114:
 364 004a 00BF     		.section	.text.L3GD20_FilterConfig,"ax",%progbits
 365              		.align	2
 366              		.global	L3GD20_FilterConfig
 367              		.thumb
 368              		.thumb_func
 370              	L3GD20_FilterConfig:
 371              	.LFB115:
 217:src/stm32f3_discovery_l3gd20.c **** 
 218:src/stm32f3_discovery_l3gd20.c **** /**
 219:src/stm32f3_discovery_l3gd20.c ****   * @brief  Set High Pass Filter Modality
 220:src/stm32f3_discovery_l3gd20.c ****   * @param  L3GD20_FilterStruct: pointer to a L3GD20_FilterConfigTypeDef structure 
 221:src/stm32f3_discovery_l3gd20.c ****   *         that contains the configuration setting for the L3GD20.        
 222:src/stm32f3_discovery_l3gd20.c ****   * @retval None
 223:src/stm32f3_discovery_l3gd20.c ****   */
 224:src/stm32f3_discovery_l3gd20.c **** void L3GD20_FilterConfig(L3GD20_FilterConfigTypeDef *L3GD20_FilterStruct) 
 225:src/stm32f3_discovery_l3gd20.c **** {
 372              		.loc 1 225 0
 373              		.cfi_startproc
 374              		@ args = 0, pretend = 0, frame = 16
 375              		@ frame_needed = 1, uses_anonymous_args = 0
 376 0000 80B5     		push	{r7, lr}
 377              	.LCFI15:
 378              		.cfi_def_cfa_offset 8
 379              		.cfi_offset 7, -8
 380              		.cfi_offset 14, -4
 381 0002 84B0     		sub	sp, sp, #16
 382              	.LCFI16:
 383              		.cfi_def_cfa_offset 24
 384 0004 00AF     		add	r7, sp, #0
 385              	.LCFI17:
 386              		.cfi_def_cfa_register 7
 387 0006 7860     		str	r0, [r7, #4]
 226:src/stm32f3_discovery_l3gd20.c ****   uint8_t tmpreg;
 227:src/stm32f3_discovery_l3gd20.c ****   
 228:src/stm32f3_discovery_l3gd20.c ****   /* Read CTRL_REG2 register */
 229:src/stm32f3_discovery_l3gd20.c ****   L3GD20_Read(&tmpreg, L3GD20_CTRL_REG2_ADDR, 1);
 388              		.loc 1 229 0
 389 0008 07F10F03 		add	r3, r7, #15
 390 000c 1846     		mov	r0, r3
 391 000e 4FF02101 		mov	r1, #33
 392 0012 4FF00102 		mov	r2, #1
 393 0016 FFF7FEFF 		bl	L3GD20_Read
 230:src/stm32f3_discovery_l3gd20.c ****   
 231:src/stm32f3_discovery_l3gd20.c ****   tmpreg &= 0xC0;
 394              		.loc 1 231 0
 395 001a FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 396 001c 23F03F03 		bic	r3, r3, #63
 397 0020 DBB2     		uxtb	r3, r3
 398 0022 FB73     		strb	r3, [r7, #15]
 232:src/stm32f3_discovery_l3gd20.c ****   
 233:src/stm32f3_discovery_l3gd20.c ****   /* Configure MEMS: mode and cutoff frquency */
 234:src/stm32f3_discovery_l3gd20.c ****   tmpreg |= (uint8_t) (L3GD20_FilterStruct->HighPassFilter_Mode_Selection |\
 399              		.loc 1 234 0
 400 0024 7B68     		ldr	r3, [r7, #4]
 401 0026 1A78     		ldrb	r2, [r3, #0]	@ zero_extendqisi2
 235:src/stm32f3_discovery_l3gd20.c ****                       L3GD20_FilterStruct->HighPassFilter_CutOff_Frequency);                       
 402              		.loc 1 235 0
 403 0028 7B68     		ldr	r3, [r7, #4]
 404 002a 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 234:src/stm32f3_discovery_l3gd20.c ****   tmpreg |= (uint8_t) (L3GD20_FilterStruct->HighPassFilter_Mode_Selection |\
 405              		.loc 1 234 0
 406 002c 1343     		orrs	r3, r3, r2
 407 002e DAB2     		uxtb	r2, r3
 408 0030 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 409 0032 1343     		orrs	r3, r3, r2
 410 0034 DBB2     		uxtb	r3, r3
 411 0036 FB73     		strb	r3, [r7, #15]
 236:src/stm32f3_discovery_l3gd20.c **** 
 237:src/stm32f3_discovery_l3gd20.c ****   /* Write value to MEMS CTRL_REG2 regsister */
 238:src/stm32f3_discovery_l3gd20.c ****   L3GD20_Write(&tmpreg, L3GD20_CTRL_REG2_ADDR, 1);
 412              		.loc 1 238 0
 413 0038 07F10F03 		add	r3, r7, #15
 414 003c 1846     		mov	r0, r3
 415 003e 4FF02101 		mov	r1, #33
 416 0042 4FF00102 		mov	r2, #1
 417 0046 FFF7FEFF 		bl	L3GD20_Write
 239:src/stm32f3_discovery_l3gd20.c **** }
 418              		.loc 1 239 0
 419 004a 07F11007 		add	r7, r7, #16
 420 004e BD46     		mov	sp, r7
 421 0050 80BD     		pop	{r7, pc}
 422              		.cfi_endproc
 423              	.LFE115:
 425 0052 00BF     		.section	.text.L3GD20_FilterCmd,"ax",%progbits
 426              		.align	2
 427              		.global	L3GD20_FilterCmd
 428              		.thumb
 429              		.thumb_func
 431              	L3GD20_FilterCmd:
 432              	.LFB116:
 240:src/stm32f3_discovery_l3gd20.c **** 
 241:src/stm32f3_discovery_l3gd20.c **** /**
 242:src/stm32f3_discovery_l3gd20.c ****   * @brief  Enable or Disable High Pass Filter
 243:src/stm32f3_discovery_l3gd20.c ****   * @param  HighPassFilterState: new state of the High Pass Filter feature.
 244:src/stm32f3_discovery_l3gd20.c ****   *      This parameter can be: 
 245:src/stm32f3_discovery_l3gd20.c ****   *         @arg: L3GD20_HIGHPASSFILTER_DISABLE 
 246:src/stm32f3_discovery_l3gd20.c ****   *         @arg: L3GD20_HIGHPASSFILTER_ENABLE          
 247:src/stm32f3_discovery_l3gd20.c ****   * @retval None
 248:src/stm32f3_discovery_l3gd20.c ****   */
 249:src/stm32f3_discovery_l3gd20.c **** void L3GD20_FilterCmd(uint8_t HighPassFilterState)
 250:src/stm32f3_discovery_l3gd20.c ****  {
 433              		.loc 1 250 0
 434              		.cfi_startproc
 435              		@ args = 0, pretend = 0, frame = 16
 436              		@ frame_needed = 1, uses_anonymous_args = 0
 437 0000 80B5     		push	{r7, lr}
 438              	.LCFI18:
 439              		.cfi_def_cfa_offset 8
 440              		.cfi_offset 7, -8
 441              		.cfi_offset 14, -4
 442 0002 84B0     		sub	sp, sp, #16
 443              	.LCFI19:
 444              		.cfi_def_cfa_offset 24
 445 0004 00AF     		add	r7, sp, #0
 446              	.LCFI20:
 447              		.cfi_def_cfa_register 7
 448 0006 0346     		mov	r3, r0
 449 0008 FB71     		strb	r3, [r7, #7]
 251:src/stm32f3_discovery_l3gd20.c ****   uint8_t tmpreg;
 252:src/stm32f3_discovery_l3gd20.c ****   
 253:src/stm32f3_discovery_l3gd20.c ****   /* Read CTRL_REG5 register */
 254:src/stm32f3_discovery_l3gd20.c ****   L3GD20_Read(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 450              		.loc 1 254 0
 451 000a 07F10F03 		add	r3, r7, #15
 452 000e 1846     		mov	r0, r3
 453 0010 4FF02401 		mov	r1, #36
 454 0014 4FF00102 		mov	r2, #1
 455 0018 FFF7FEFF 		bl	L3GD20_Read
 255:src/stm32f3_discovery_l3gd20.c ****                   
 256:src/stm32f3_discovery_l3gd20.c ****   tmpreg &= 0xEF;
 456              		.loc 1 256 0
 457 001c FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 458 001e 23F01003 		bic	r3, r3, #16
 459 0022 DBB2     		uxtb	r3, r3
 460 0024 FB73     		strb	r3, [r7, #15]
 257:src/stm32f3_discovery_l3gd20.c **** 
 258:src/stm32f3_discovery_l3gd20.c ****   tmpreg |= HighPassFilterState;
 461              		.loc 1 258 0
 462 0026 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 463 0028 FB79     		ldrb	r3, [r7, #7]
 464 002a 1343     		orrs	r3, r3, r2
 465 002c DBB2     		uxtb	r3, r3
 466 002e FB73     		strb	r3, [r7, #15]
 259:src/stm32f3_discovery_l3gd20.c **** 
 260:src/stm32f3_discovery_l3gd20.c ****   /* Write value to MEMS CTRL_REG5 regsister */
 261:src/stm32f3_discovery_l3gd20.c ****   L3GD20_Write(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 467              		.loc 1 261 0
 468 0030 07F10F03 		add	r3, r7, #15
 469 0034 1846     		mov	r0, r3
 470 0036 4FF02401 		mov	r1, #36
 471 003a 4FF00102 		mov	r2, #1
 472 003e FFF7FEFF 		bl	L3GD20_Write
 262:src/stm32f3_discovery_l3gd20.c **** }
 473              		.loc 1 262 0
 474 0042 07F11007 		add	r7, r7, #16
 475 0046 BD46     		mov	sp, r7
 476 0048 80BD     		pop	{r7, pc}
 477              		.cfi_endproc
 478              	.LFE116:
 480 004a 00BF     		.section	.text.L3GD20_GetDataStatus,"ax",%progbits
 481              		.align	2
 482              		.global	L3GD20_GetDataStatus
 483              		.thumb
 484              		.thumb_func
 486              	L3GD20_GetDataStatus:
 487              	.LFB117:
 263:src/stm32f3_discovery_l3gd20.c **** 
 264:src/stm32f3_discovery_l3gd20.c **** /**
 265:src/stm32f3_discovery_l3gd20.c ****   * @brief  Get status for L3GD20 data
 266:src/stm32f3_discovery_l3gd20.c ****   * @param  None         
 267:src/stm32f3_discovery_l3gd20.c ****   * @retval Data status in a L3GD20 Data
 268:src/stm32f3_discovery_l3gd20.c ****   */
 269:src/stm32f3_discovery_l3gd20.c **** uint8_t L3GD20_GetDataStatus(void)
 270:src/stm32f3_discovery_l3gd20.c **** {
 488              		.loc 1 270 0
 489              		.cfi_startproc
 490              		@ args = 0, pretend = 0, frame = 8
 491              		@ frame_needed = 1, uses_anonymous_args = 0
 492 0000 80B5     		push	{r7, lr}
 493              	.LCFI21:
 494              		.cfi_def_cfa_offset 8
 495              		.cfi_offset 7, -8
 496              		.cfi_offset 14, -4
 497 0002 82B0     		sub	sp, sp, #8
 498              	.LCFI22:
 499              		.cfi_def_cfa_offset 16
 500 0004 00AF     		add	r7, sp, #0
 501              	.LCFI23:
 502              		.cfi_def_cfa_register 7
 271:src/stm32f3_discovery_l3gd20.c ****   uint8_t tmpreg;
 272:src/stm32f3_discovery_l3gd20.c ****   
 273:src/stm32f3_discovery_l3gd20.c ****   /* Read STATUS_REG register */
 274:src/stm32f3_discovery_l3gd20.c ****   L3GD20_Read(&tmpreg, L3GD20_STATUS_REG_ADDR, 1);
 503              		.loc 1 274 0
 504 0006 07F10703 		add	r3, r7, #7
 505 000a 1846     		mov	r0, r3
 506 000c 4FF02701 		mov	r1, #39
 507 0010 4FF00102 		mov	r2, #1
 508 0014 FFF7FEFF 		bl	L3GD20_Read
 275:src/stm32f3_discovery_l3gd20.c ****                   
 276:src/stm32f3_discovery_l3gd20.c ****   return tmpreg;
 509              		.loc 1 276 0
 510 0018 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 277:src/stm32f3_discovery_l3gd20.c **** }
 511              		.loc 1 277 0
 512 001a 1846     		mov	r0, r3
 513 001c 07F10807 		add	r7, r7, #8
 514 0020 BD46     		mov	sp, r7
 515 0022 80BD     		pop	{r7, pc}
 516              		.cfi_endproc
 517              	.LFE117:
 519              		.section	.text.L3GD20_Write,"ax",%progbits
 520              		.align	2
 521              		.global	L3GD20_Write
 522              		.thumb
 523              		.thumb_func
 525              	L3GD20_Write:
 526              	.LFB118:
 278:src/stm32f3_discovery_l3gd20.c **** 
 279:src/stm32f3_discovery_l3gd20.c **** /**
 280:src/stm32f3_discovery_l3gd20.c ****   * @brief  Writes one byte to the L3GD20.
 281:src/stm32f3_discovery_l3gd20.c ****   * @param  pBuffer : pointer to the buffer  containing the data to be written to the L3GD20.
 282:src/stm32f3_discovery_l3gd20.c ****   * @param  WriteAddr : L3GD20's internal address to write to.
 283:src/stm32f3_discovery_l3gd20.c ****   * @param  NumByteToWrite: Number of bytes to write.
 284:src/stm32f3_discovery_l3gd20.c ****   * @retval None
 285:src/stm32f3_discovery_l3gd20.c ****   */
 286:src/stm32f3_discovery_l3gd20.c **** void L3GD20_Write(uint8_t* pBuffer, uint8_t WriteAddr, uint16_t NumByteToWrite)
 287:src/stm32f3_discovery_l3gd20.c **** {
 527              		.loc 1 287 0
 528              		.cfi_startproc
 529              		@ args = 0, pretend = 0, frame = 8
 530              		@ frame_needed = 1, uses_anonymous_args = 0
 531 0000 80B5     		push	{r7, lr}
 532              	.LCFI24:
 533              		.cfi_def_cfa_offset 8
 534              		.cfi_offset 7, -8
 535              		.cfi_offset 14, -4
 536 0002 82B0     		sub	sp, sp, #8
 537              	.LCFI25:
 538              		.cfi_def_cfa_offset 16
 539 0004 00AF     		add	r7, sp, #0
 540              	.LCFI26:
 541              		.cfi_def_cfa_register 7
 542 0006 7860     		str	r0, [r7, #4]
 543 0008 1346     		mov	r3, r2
 544 000a 0A46     		mov	r2, r1
 545 000c FA70     		strb	r2, [r7, #3]
 546 000e 3B80     		strh	r3, [r7, #0]	@ movhi
 288:src/stm32f3_discovery_l3gd20.c ****   /* Configure the MS bit: 
 289:src/stm32f3_discovery_l3gd20.c ****        - When 0, the address will remain unchanged in multiple read/write commands.
 290:src/stm32f3_discovery_l3gd20.c ****        - When 1, the address will be auto incremented in multiple read/write commands.
 291:src/stm32f3_discovery_l3gd20.c ****   */
 292:src/stm32f3_discovery_l3gd20.c ****   if(NumByteToWrite > 0x01)
 547              		.loc 1 292 0
 548 0010 3B88     		ldrh	r3, [r7, #0]
 549 0012 012B     		cmp	r3, #1
 550 0014 03D9     		bls	.L11
 293:src/stm32f3_discovery_l3gd20.c ****   {
 294:src/stm32f3_discovery_l3gd20.c ****     WriteAddr |= (uint8_t)MULTIPLEBYTE_CMD;
 551              		.loc 1 294 0
 552 0016 FB78     		ldrb	r3, [r7, #3]
 553 0018 43F04003 		orr	r3, r3, #64
 554 001c FB70     		strb	r3, [r7, #3]
 555              	.L11:
 295:src/stm32f3_discovery_l3gd20.c ****   }
 296:src/stm32f3_discovery_l3gd20.c ****   /* Set chip select Low at the start of the transmission */
 297:src/stm32f3_discovery_l3gd20.c ****   L3GD20_CS_LOW();
 556              		.loc 1 297 0
 557 001e 1148     		ldr	r0, .L14
 558 0020 4FF00801 		mov	r1, #8
 559 0024 FFF7FEFF 		bl	GPIO_ResetBits
 298:src/stm32f3_discovery_l3gd20.c ****   
 299:src/stm32f3_discovery_l3gd20.c ****   /* Send the Address of the indexed register */
 300:src/stm32f3_discovery_l3gd20.c ****   L3GD20_SendByte(WriteAddr);
 560              		.loc 1 300 0
 561 0028 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 562 002a 1846     		mov	r0, r3
 563 002c FFF7FEFF 		bl	L3GD20_SendByte
 301:src/stm32f3_discovery_l3gd20.c ****   /* Send the data that will be written into the device (MSB First) */
 302:src/stm32f3_discovery_l3gd20.c ****   while(NumByteToWrite >= 0x01)
 564              		.loc 1 302 0
 565 0030 0CE0     		b	.L12
 566              	.L13:
 303:src/stm32f3_discovery_l3gd20.c ****   {
 304:src/stm32f3_discovery_l3gd20.c ****     L3GD20_SendByte(*pBuffer);
 567              		.loc 1 304 0
 568 0032 7B68     		ldr	r3, [r7, #4]
 569 0034 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 570 0036 1846     		mov	r0, r3
 571 0038 FFF7FEFF 		bl	L3GD20_SendByte
 305:src/stm32f3_discovery_l3gd20.c ****     NumByteToWrite--;
 572              		.loc 1 305 0
 573 003c 3B88     		ldrh	r3, [r7, #0]	@ movhi
 574 003e 03F1FF33 		add	r3, r3, #-1
 575 0042 3B80     		strh	r3, [r7, #0]	@ movhi
 306:src/stm32f3_discovery_l3gd20.c ****     pBuffer++;
 576              		.loc 1 306 0
 577 0044 7B68     		ldr	r3, [r7, #4]
 578 0046 03F10103 		add	r3, r3, #1
 579 004a 7B60     		str	r3, [r7, #4]
 580              	.L12:
 302:src/stm32f3_discovery_l3gd20.c ****   while(NumByteToWrite >= 0x01)
 581              		.loc 1 302 0 discriminator 1
 582 004c 3B88     		ldrh	r3, [r7, #0]
 583 004e 002B     		cmp	r3, #0
 584 0050 EFD1     		bne	.L13
 307:src/stm32f3_discovery_l3gd20.c ****   }
 308:src/stm32f3_discovery_l3gd20.c ****   
 309:src/stm32f3_discovery_l3gd20.c ****   /* Set chip select High at the end of the transmission */ 
 310:src/stm32f3_discovery_l3gd20.c ****   L3GD20_CS_HIGH();
 585              		.loc 1 310 0
 586 0052 0448     		ldr	r0, .L14
 587 0054 4FF00801 		mov	r1, #8
 588 0058 FFF7FEFF 		bl	GPIO_SetBits
 311:src/stm32f3_discovery_l3gd20.c **** }
 589              		.loc 1 311 0
 590 005c 07F10807 		add	r7, r7, #8
 591 0060 BD46     		mov	sp, r7
 592 0062 80BD     		pop	{r7, pc}
 593              	.L15:
 594              		.align	2
 595              	.L14:
 596 0064 00100048 		.word	1207963648
 597              		.cfi_endproc
 598              	.LFE118:
 600              		.section	.text.L3GD20_Read,"ax",%progbits
 601              		.align	2
 602              		.global	L3GD20_Read
 603              		.thumb
 604              		.thumb_func
 606              	L3GD20_Read:
 607              	.LFB119:
 312:src/stm32f3_discovery_l3gd20.c **** 
 313:src/stm32f3_discovery_l3gd20.c **** /**
 314:src/stm32f3_discovery_l3gd20.c ****   * @brief  Reads a block of data from the L3GD20.
 315:src/stm32f3_discovery_l3gd20.c ****   * @param  pBuffer : pointer to the buffer that receives the data read from the L3GD20.
 316:src/stm32f3_discovery_l3gd20.c ****   * @param  ReadAddr : L3GD20's internal address to read from.
 317:src/stm32f3_discovery_l3gd20.c ****   * @param  NumByteToRead : number of bytes to read from the L3GD20.
 318:src/stm32f3_discovery_l3gd20.c ****   * @retval None
 319:src/stm32f3_discovery_l3gd20.c ****   */
 320:src/stm32f3_discovery_l3gd20.c **** void L3GD20_Read(uint8_t* pBuffer, uint8_t ReadAddr, uint16_t NumByteToRead)
 321:src/stm32f3_discovery_l3gd20.c **** {  
 608              		.loc 1 321 0
 609              		.cfi_startproc
 610              		@ args = 0, pretend = 0, frame = 8
 611              		@ frame_needed = 1, uses_anonymous_args = 0
 612 0000 80B5     		push	{r7, lr}
 613              	.LCFI27:
 614              		.cfi_def_cfa_offset 8
 615              		.cfi_offset 7, -8
 616              		.cfi_offset 14, -4
 617 0002 82B0     		sub	sp, sp, #8
 618              	.LCFI28:
 619              		.cfi_def_cfa_offset 16
 620 0004 00AF     		add	r7, sp, #0
 621              	.LCFI29:
 622              		.cfi_def_cfa_register 7
 623 0006 7860     		str	r0, [r7, #4]
 624 0008 1346     		mov	r3, r2
 625 000a 0A46     		mov	r2, r1
 626 000c FA70     		strb	r2, [r7, #3]
 627 000e 3B80     		strh	r3, [r7, #0]	@ movhi
 322:src/stm32f3_discovery_l3gd20.c ****   if(NumByteToRead > 0x01)
 628              		.loc 1 322 0
 629 0010 3B88     		ldrh	r3, [r7, #0]
 630 0012 012B     		cmp	r3, #1
 631 0014 04D9     		bls	.L17
 323:src/stm32f3_discovery_l3gd20.c ****   {
 324:src/stm32f3_discovery_l3gd20.c ****     ReadAddr |= (uint8_t)(READWRITE_CMD | MULTIPLEBYTE_CMD);
 632              		.loc 1 324 0
 633 0016 FB78     		ldrb	r3, [r7, #3]
 634 0018 63F03F03 		orn	r3, r3, #63
 635 001c FB70     		strb	r3, [r7, #3]
 636 001e 03E0     		b	.L18
 637              	.L17:
 325:src/stm32f3_discovery_l3gd20.c ****   }
 326:src/stm32f3_discovery_l3gd20.c ****   else
 327:src/stm32f3_discovery_l3gd20.c ****   {
 328:src/stm32f3_discovery_l3gd20.c ****     ReadAddr |= (uint8_t)READWRITE_CMD;
 638              		.loc 1 328 0
 639 0020 FB78     		ldrb	r3, [r7, #3]
 640 0022 63F07F03 		orn	r3, r3, #127
 641 0026 FB70     		strb	r3, [r7, #3]
 642              	.L18:
 329:src/stm32f3_discovery_l3gd20.c ****   }
 330:src/stm32f3_discovery_l3gd20.c ****   /* Set chip select Low at the start of the transmission */
 331:src/stm32f3_discovery_l3gd20.c ****   L3GD20_CS_LOW();
 643              		.loc 1 331 0
 644 0028 1248     		ldr	r0, .L21
 645 002a 4FF00801 		mov	r1, #8
 646 002e FFF7FEFF 		bl	GPIO_ResetBits
 332:src/stm32f3_discovery_l3gd20.c ****   
 333:src/stm32f3_discovery_l3gd20.c ****   /* Send the Address of the indexed register */
 334:src/stm32f3_discovery_l3gd20.c ****   L3GD20_SendByte(ReadAddr);
 647              		.loc 1 334 0
 648 0032 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 649 0034 1846     		mov	r0, r3
 650 0036 FFF7FEFF 		bl	L3GD20_SendByte
 335:src/stm32f3_discovery_l3gd20.c ****   
 336:src/stm32f3_discovery_l3gd20.c ****   /* Receive the data that will be read from the device (MSB First) */
 337:src/stm32f3_discovery_l3gd20.c ****   while(NumByteToRead > 0x00)
 651              		.loc 1 337 0
 652 003a 0FE0     		b	.L19
 653              	.L20:
 338:src/stm32f3_discovery_l3gd20.c ****   {
 339:src/stm32f3_discovery_l3gd20.c ****     /* Send dummy byte (0x00) to generate the SPI clock to L3GD20 (Slave device) */
 340:src/stm32f3_discovery_l3gd20.c ****     *pBuffer = L3GD20_SendByte(DUMMY_BYTE);
 654              		.loc 1 340 0
 655 003c 4FF00000 		mov	r0, #0
 656 0040 FFF7FEFF 		bl	L3GD20_SendByte
 657 0044 0346     		mov	r3, r0
 658 0046 1A46     		mov	r2, r3
 659 0048 7B68     		ldr	r3, [r7, #4]
 660 004a 1A70     		strb	r2, [r3, #0]
 341:src/stm32f3_discovery_l3gd20.c ****     NumByteToRead--;
 661              		.loc 1 341 0
 662 004c 3B88     		ldrh	r3, [r7, #0]	@ movhi
 663 004e 03F1FF33 		add	r3, r3, #-1
 664 0052 3B80     		strh	r3, [r7, #0]	@ movhi
 342:src/stm32f3_discovery_l3gd20.c ****     pBuffer++;
 665              		.loc 1 342 0
 666 0054 7B68     		ldr	r3, [r7, #4]
 667 0056 03F10103 		add	r3, r3, #1
 668 005a 7B60     		str	r3, [r7, #4]
 669              	.L19:
 337:src/stm32f3_discovery_l3gd20.c ****   while(NumByteToRead > 0x00)
 670              		.loc 1 337 0 discriminator 1
 671 005c 3B88     		ldrh	r3, [r7, #0]
 672 005e 002B     		cmp	r3, #0
 673 0060 ECD1     		bne	.L20
 343:src/stm32f3_discovery_l3gd20.c ****   }
 344:src/stm32f3_discovery_l3gd20.c ****   
 345:src/stm32f3_discovery_l3gd20.c ****   /* Set chip select High at the end of the transmission */ 
 346:src/stm32f3_discovery_l3gd20.c ****   L3GD20_CS_HIGH();
 674              		.loc 1 346 0
 675 0062 0448     		ldr	r0, .L21
 676 0064 4FF00801 		mov	r1, #8
 677 0068 FFF7FEFF 		bl	GPIO_SetBits
 347:src/stm32f3_discovery_l3gd20.c **** }  
 678              		.loc 1 347 0
 679 006c 07F10807 		add	r7, r7, #8
 680 0070 BD46     		mov	sp, r7
 681 0072 80BD     		pop	{r7, pc}
 682              	.L22:
 683              		.align	2
 684              	.L21:
 685 0074 00100048 		.word	1207963648
 686              		.cfi_endproc
 687              	.LFE119:
 689              		.section	.text.L3GD20_LowLevel_Init,"ax",%progbits
 690              		.align	2
 691              		.thumb
 692              		.thumb_func
 694              	L3GD20_LowLevel_Init:
 695              	.LFB120:
 348:src/stm32f3_discovery_l3gd20.c **** /**
 349:src/stm32f3_discovery_l3gd20.c ****   * @brief  Initializes the low level interface used to drive the L3GD20
 350:src/stm32f3_discovery_l3gd20.c ****   * @param  None
 351:src/stm32f3_discovery_l3gd20.c ****   * @retval None
 352:src/stm32f3_discovery_l3gd20.c ****   */
 353:src/stm32f3_discovery_l3gd20.c **** static void L3GD20_LowLevel_Init(void)
 354:src/stm32f3_discovery_l3gd20.c **** {
 696              		.loc 1 354 0
 697              		.cfi_startproc
 698              		@ args = 0, pretend = 0, frame = 32
 699              		@ frame_needed = 1, uses_anonymous_args = 0
 700 0000 80B5     		push	{r7, lr}
 701              	.LCFI30:
 702              		.cfi_def_cfa_offset 8
 703              		.cfi_offset 7, -8
 704              		.cfi_offset 14, -4
 705 0002 88B0     		sub	sp, sp, #32
 706              	.LCFI31:
 707              		.cfi_def_cfa_offset 40
 708 0004 00AF     		add	r7, sp, #0
 709              	.LCFI32:
 710              		.cfi_def_cfa_register 7
 355:src/stm32f3_discovery_l3gd20.c ****   GPIO_InitTypeDef GPIO_InitStructure;
 356:src/stm32f3_discovery_l3gd20.c ****   SPI_InitTypeDef  SPI_InitStructure;
 357:src/stm32f3_discovery_l3gd20.c **** 
 358:src/stm32f3_discovery_l3gd20.c ****   /* Enable the SPI periph */
 359:src/stm32f3_discovery_l3gd20.c ****   RCC_APB2PeriphClockCmd(L3GD20_SPI_CLK, ENABLE);
 711              		.loc 1 359 0
 712 0006 4FF48050 		mov	r0, #4096
 713 000a 4FF00101 		mov	r1, #1
 714 000e FFF7FEFF 		bl	RCC_APB2PeriphClockCmd
 360:src/stm32f3_discovery_l3gd20.c **** 
 361:src/stm32f3_discovery_l3gd20.c ****   /* Enable SCK, MOSI and MISO GPIO clocks */
 362:src/stm32f3_discovery_l3gd20.c ****   RCC_AHBPeriphClockCmd(L3GD20_SPI_SCK_GPIO_CLK | L3GD20_SPI_MISO_GPIO_CLK | L3GD20_SPI_MOSI_GPIO_C
 715              		.loc 1 362 0
 716 0012 4FF40030 		mov	r0, #131072
 717 0016 4FF00101 		mov	r1, #1
 718 001a FFF7FEFF 		bl	RCC_AHBPeriphClockCmd
 363:src/stm32f3_discovery_l3gd20.c **** 
 364:src/stm32f3_discovery_l3gd20.c ****   /* Enable CS  GPIO clock */
 365:src/stm32f3_discovery_l3gd20.c ****   RCC_AHBPeriphClockCmd(L3GD20_SPI_CS_GPIO_CLK, ENABLE);
 719              		.loc 1 365 0
 720 001e 4FF40010 		mov	r0, #2097152
 721 0022 4FF00101 		mov	r1, #1
 722 0026 FFF7FEFF 		bl	RCC_AHBPeriphClockCmd
 366:src/stm32f3_discovery_l3gd20.c ****   
 367:src/stm32f3_discovery_l3gd20.c ****   /* Enable INT1 GPIO clock */
 368:src/stm32f3_discovery_l3gd20.c ****   RCC_AHBPeriphClockCmd(L3GD20_SPI_INT1_GPIO_CLK, ENABLE);
 723              		.loc 1 368 0
 724 002a 4FF40010 		mov	r0, #2097152
 725 002e 4FF00101 		mov	r1, #1
 726 0032 FFF7FEFF 		bl	RCC_AHBPeriphClockCmd
 369:src/stm32f3_discovery_l3gd20.c ****   
 370:src/stm32f3_discovery_l3gd20.c ****   /* Enable INT2 GPIO clock */
 371:src/stm32f3_discovery_l3gd20.c ****   RCC_AHBPeriphClockCmd(L3GD20_SPI_INT2_GPIO_CLK, ENABLE);
 727              		.loc 1 371 0
 728 0036 4FF40010 		mov	r0, #2097152
 729 003a 4FF00101 		mov	r1, #1
 730 003e FFF7FEFF 		bl	RCC_AHBPeriphClockCmd
 372:src/stm32f3_discovery_l3gd20.c **** 
 373:src/stm32f3_discovery_l3gd20.c ****   GPIO_PinAFConfig(L3GD20_SPI_SCK_GPIO_PORT, L3GD20_SPI_SCK_SOURCE, L3GD20_SPI_SCK_AF);
 731              		.loc 1 373 0
 732 0042 4FF09040 		mov	r0, #1207959552
 733 0046 4FF00501 		mov	r1, #5
 734 004a 4FF00502 		mov	r2, #5
 735 004e FFF7FEFF 		bl	GPIO_PinAFConfig
 374:src/stm32f3_discovery_l3gd20.c ****   GPIO_PinAFConfig(L3GD20_SPI_MISO_GPIO_PORT, L3GD20_SPI_MISO_SOURCE, L3GD20_SPI_MISO_AF);
 736              		.loc 1 374 0
 737 0052 4FF09040 		mov	r0, #1207959552
 738 0056 4FF00601 		mov	r1, #6
 739 005a 4FF00502 		mov	r2, #5
 740 005e FFF7FEFF 		bl	GPIO_PinAFConfig
 375:src/stm32f3_discovery_l3gd20.c ****   GPIO_PinAFConfig(L3GD20_SPI_MOSI_GPIO_PORT, L3GD20_SPI_MOSI_SOURCE, L3GD20_SPI_MOSI_AF);
 741              		.loc 1 375 0
 742 0062 4FF09040 		mov	r0, #1207959552
 743 0066 4FF00701 		mov	r1, #7
 744 006a 4FF00502 		mov	r2, #5
 745 006e FFF7FEFF 		bl	GPIO_PinAFConfig
 376:src/stm32f3_discovery_l3gd20.c **** 
 377:src/stm32f3_discovery_l3gd20.c ****   GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 746              		.loc 1 377 0
 747 0072 4FF00203 		mov	r3, #2
 748 0076 3B77     		strb	r3, [r7, #28]
 378:src/stm32f3_discovery_l3gd20.c ****   GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 749              		.loc 1 378 0
 750 0078 4FF00003 		mov	r3, #0
 751 007c BB77     		strb	r3, [r7, #30]
 379:src/stm32f3_discovery_l3gd20.c ****   GPIO_InitStructure.GPIO_PuPd  = GPIO_PuPd_NOPULL;//GPIO_PuPd_DOWN;
 752              		.loc 1 379 0
 753 007e 4FF00003 		mov	r3, #0
 754 0082 FB77     		strb	r3, [r7, #31]
 380:src/stm32f3_discovery_l3gd20.c ****   GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 755              		.loc 1 380 0
 756 0084 4FF00303 		mov	r3, #3
 757 0088 7B77     		strb	r3, [r7, #29]
 381:src/stm32f3_discovery_l3gd20.c **** 
 382:src/stm32f3_discovery_l3gd20.c ****   /* SPI SCK pin configuration */
 383:src/stm32f3_discovery_l3gd20.c ****   GPIO_InitStructure.GPIO_Pin = L3GD20_SPI_SCK_PIN;
 758              		.loc 1 383 0
 759 008a 4FF02003 		mov	r3, #32
 760 008e BB61     		str	r3, [r7, #24]
 384:src/stm32f3_discovery_l3gd20.c ****   GPIO_Init(L3GD20_SPI_SCK_GPIO_PORT, &GPIO_InitStructure);
 761              		.loc 1 384 0
 762 0090 07F11803 		add	r3, r7, #24
 763 0094 4FF09040 		mov	r0, #1207959552
 764 0098 1946     		mov	r1, r3
 765 009a FFF7FEFF 		bl	GPIO_Init
 385:src/stm32f3_discovery_l3gd20.c **** 
 386:src/stm32f3_discovery_l3gd20.c ****   /* SPI  MOSI pin configuration */
 387:src/stm32f3_discovery_l3gd20.c ****   GPIO_InitStructure.GPIO_Pin =  L3GD20_SPI_MOSI_PIN;
 766              		.loc 1 387 0
 767 009e 4FF08003 		mov	r3, #128
 768 00a2 BB61     		str	r3, [r7, #24]
 388:src/stm32f3_discovery_l3gd20.c ****   GPIO_Init(L3GD20_SPI_MOSI_GPIO_PORT, &GPIO_InitStructure);
 769              		.loc 1 388 0
 770 00a4 07F11803 		add	r3, r7, #24
 771 00a8 4FF09040 		mov	r0, #1207959552
 772 00ac 1946     		mov	r1, r3
 773 00ae FFF7FEFF 		bl	GPIO_Init
 389:src/stm32f3_discovery_l3gd20.c **** 
 390:src/stm32f3_discovery_l3gd20.c ****   /* SPI MISO pin configuration */
 391:src/stm32f3_discovery_l3gd20.c ****   GPIO_InitStructure.GPIO_Pin = L3GD20_SPI_MISO_PIN;
 774              		.loc 1 391 0
 775 00b2 4FF04003 		mov	r3, #64
 776 00b6 BB61     		str	r3, [r7, #24]
 392:src/stm32f3_discovery_l3gd20.c ****   GPIO_Init(L3GD20_SPI_MISO_GPIO_PORT, &GPIO_InitStructure);
 777              		.loc 1 392 0
 778 00b8 07F11803 		add	r3, r7, #24
 779 00bc 4FF09040 		mov	r0, #1207959552
 780 00c0 1946     		mov	r1, r3
 781 00c2 FFF7FEFF 		bl	GPIO_Init
 393:src/stm32f3_discovery_l3gd20.c **** 
 394:src/stm32f3_discovery_l3gd20.c ****   /* SPI configuration -------------------------------------------------------*/
 395:src/stm32f3_discovery_l3gd20.c ****   SPI_I2S_DeInit(L3GD20_SPI);
 782              		.loc 1 395 0
 783 00c6 3348     		ldr	r0, .L24
 784 00c8 FFF7FEFF 		bl	SPI_I2S_DeInit
 396:src/stm32f3_discovery_l3gd20.c ****   SPI_InitStructure.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 785              		.loc 1 396 0
 786 00cc 4FF00003 		mov	r3, #0
 787 00d0 BB80     		strh	r3, [r7, #4]	@ movhi
 397:src/stm32f3_discovery_l3gd20.c ****   SPI_InitStructure.SPI_DataSize = SPI_DataSize_8b;
 788              		.loc 1 397 0
 789 00d2 4FF4E063 		mov	r3, #1792
 790 00d6 3B81     		strh	r3, [r7, #8]	@ movhi
 398:src/stm32f3_discovery_l3gd20.c ****   SPI_InitStructure.SPI_CPOL = SPI_CPOL_Low;
 791              		.loc 1 398 0
 792 00d8 4FF00003 		mov	r3, #0
 793 00dc 7B81     		strh	r3, [r7, #10]	@ movhi
 399:src/stm32f3_discovery_l3gd20.c ****   SPI_InitStructure.SPI_CPHA = SPI_CPHA_1Edge;
 794              		.loc 1 399 0
 795 00de 4FF00003 		mov	r3, #0
 796 00e2 BB81     		strh	r3, [r7, #12]	@ movhi
 400:src/stm32f3_discovery_l3gd20.c ****   SPI_InitStructure.SPI_NSS = SPI_NSS_Soft;
 797              		.loc 1 400 0
 798 00e4 4FF40073 		mov	r3, #512
 799 00e8 FB81     		strh	r3, [r7, #14]	@ movhi
 401:src/stm32f3_discovery_l3gd20.c ****   SPI_InitStructure.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_8;
 800              		.loc 1 401 0
 801 00ea 4FF01003 		mov	r3, #16
 802 00ee 3B82     		strh	r3, [r7, #16]	@ movhi
 402:src/stm32f3_discovery_l3gd20.c ****   SPI_InitStructure.SPI_FirstBit = SPI_FirstBit_MSB;
 803              		.loc 1 402 0
 804 00f0 4FF00003 		mov	r3, #0
 805 00f4 7B82     		strh	r3, [r7, #18]	@ movhi
 403:src/stm32f3_discovery_l3gd20.c ****   SPI_InitStructure.SPI_CRCPolynomial = 7;
 806              		.loc 1 403 0
 807 00f6 4FF00703 		mov	r3, #7
 808 00fa BB82     		strh	r3, [r7, #20]	@ movhi
 404:src/stm32f3_discovery_l3gd20.c ****   SPI_InitStructure.SPI_Mode = SPI_Mode_Master;
 809              		.loc 1 404 0
 810 00fc 4FF48273 		mov	r3, #260
 811 0100 FB80     		strh	r3, [r7, #6]	@ movhi
 405:src/stm32f3_discovery_l3gd20.c ****   SPI_Init(L3GD20_SPI, &SPI_InitStructure);
 812              		.loc 1 405 0
 813 0102 07F10403 		add	r3, r7, #4
 814 0106 2348     		ldr	r0, .L24
 815 0108 1946     		mov	r1, r3
 816 010a FFF7FEFF 		bl	SPI_Init
 406:src/stm32f3_discovery_l3gd20.c **** 
 407:src/stm32f3_discovery_l3gd20.c ****   /* Configure the RX FIFO Threshold */
 408:src/stm32f3_discovery_l3gd20.c ****   SPI_RxFIFOThresholdConfig(L3GD20_SPI, SPI_RxFIFOThreshold_QF);
 817              		.loc 1 408 0
 818 010e 2148     		ldr	r0, .L24
 819 0110 4FF48051 		mov	r1, #4096
 820 0114 FFF7FEFF 		bl	SPI_RxFIFOThresholdConfig
 409:src/stm32f3_discovery_l3gd20.c ****   /* Enable SPI1  */
 410:src/stm32f3_discovery_l3gd20.c ****   SPI_Cmd(L3GD20_SPI, ENABLE);
 821              		.loc 1 410 0
 822 0118 1E48     		ldr	r0, .L24
 823 011a 4FF00101 		mov	r1, #1
 824 011e FFF7FEFF 		bl	SPI_Cmd
 411:src/stm32f3_discovery_l3gd20.c **** 
 412:src/stm32f3_discovery_l3gd20.c ****   /* Configure GPIO PIN for Lis Chip select */
 413:src/stm32f3_discovery_l3gd20.c ****   GPIO_InitStructure.GPIO_Pin = L3GD20_SPI_CS_PIN;
 825              		.loc 1 413 0
 826 0122 4FF00803 		mov	r3, #8
 827 0126 BB61     		str	r3, [r7, #24]
 414:src/stm32f3_discovery_l3gd20.c ****   GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 828              		.loc 1 414 0
 829 0128 4FF00103 		mov	r3, #1
 830 012c 3B77     		strb	r3, [r7, #28]
 415:src/stm32f3_discovery_l3gd20.c ****   GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 831              		.loc 1 415 0
 832 012e 4FF00003 		mov	r3, #0
 833 0132 BB77     		strb	r3, [r7, #30]
 416:src/stm32f3_discovery_l3gd20.c ****   GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 834              		.loc 1 416 0
 835 0134 4FF00303 		mov	r3, #3
 836 0138 7B77     		strb	r3, [r7, #29]
 417:src/stm32f3_discovery_l3gd20.c ****   GPIO_Init(L3GD20_SPI_CS_GPIO_PORT, &GPIO_InitStructure);
 837              		.loc 1 417 0
 838 013a 07F11803 		add	r3, r7, #24
 839 013e 1648     		ldr	r0, .L24+4
 840 0140 1946     		mov	r1, r3
 841 0142 FFF7FEFF 		bl	GPIO_Init
 418:src/stm32f3_discovery_l3gd20.c **** 
 419:src/stm32f3_discovery_l3gd20.c ****   /* Deselect : Chip Select high */
 420:src/stm32f3_discovery_l3gd20.c ****   GPIO_SetBits(L3GD20_SPI_CS_GPIO_PORT, L3GD20_SPI_CS_PIN);
 842              		.loc 1 420 0
 843 0146 1448     		ldr	r0, .L24+4
 844 0148 4FF00801 		mov	r1, #8
 845 014c FFF7FEFF 		bl	GPIO_SetBits
 421:src/stm32f3_discovery_l3gd20.c ****   
 422:src/stm32f3_discovery_l3gd20.c ****   /* Configure GPIO PINs to detect Interrupts */
 423:src/stm32f3_discovery_l3gd20.c ****   GPIO_InitStructure.GPIO_Pin = L3GD20_SPI_INT1_PIN;
 846              		.loc 1 423 0
 847 0150 4FF00103 		mov	r3, #1
 848 0154 BB61     		str	r3, [r7, #24]
 424:src/stm32f3_discovery_l3gd20.c ****   GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
 849              		.loc 1 424 0
 850 0156 4FF00003 		mov	r3, #0
 851 015a 3B77     		strb	r3, [r7, #28]
 425:src/stm32f3_discovery_l3gd20.c ****   GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 852              		.loc 1 425 0
 853 015c 4FF00003 		mov	r3, #0
 854 0160 BB77     		strb	r3, [r7, #30]
 426:src/stm32f3_discovery_l3gd20.c ****   GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 855              		.loc 1 426 0
 856 0162 4FF00303 		mov	r3, #3
 857 0166 7B77     		strb	r3, [r7, #29]
 427:src/stm32f3_discovery_l3gd20.c ****   GPIO_InitStructure.GPIO_PuPd  = GPIO_PuPd_NOPULL;
 858              		.loc 1 427 0
 859 0168 4FF00003 		mov	r3, #0
 860 016c FB77     		strb	r3, [r7, #31]
 428:src/stm32f3_discovery_l3gd20.c ****   GPIO_Init(L3GD20_SPI_INT1_GPIO_PORT, &GPIO_InitStructure);
 861              		.loc 1 428 0
 862 016e 07F11803 		add	r3, r7, #24
 863 0172 0948     		ldr	r0, .L24+4
 864 0174 1946     		mov	r1, r3
 865 0176 FFF7FEFF 		bl	GPIO_Init
 429:src/stm32f3_discovery_l3gd20.c ****   
 430:src/stm32f3_discovery_l3gd20.c ****   GPIO_InitStructure.GPIO_Pin = L3GD20_SPI_INT2_PIN;
 866              		.loc 1 430 0
 867 017a 4FF00203 		mov	r3, #2
 868 017e BB61     		str	r3, [r7, #24]
 431:src/stm32f3_discovery_l3gd20.c ****   GPIO_Init(L3GD20_SPI_INT2_GPIO_PORT, &GPIO_InitStructure);
 869              		.loc 1 431 0
 870 0180 07F11803 		add	r3, r7, #24
 871 0184 0448     		ldr	r0, .L24+4
 872 0186 1946     		mov	r1, r3
 873 0188 FFF7FEFF 		bl	GPIO_Init
 432:src/stm32f3_discovery_l3gd20.c **** }  
 874              		.loc 1 432 0
 875 018c 07F12007 		add	r7, r7, #32
 876 0190 BD46     		mov	sp, r7
 877 0192 80BD     		pop	{r7, pc}
 878              	.L25:
 879              		.align	2
 880              	.L24:
 881 0194 00300140 		.word	1073819648
 882 0198 00100048 		.word	1207963648
 883              		.cfi_endproc
 884              	.LFE120:
 886              		.section	.text.L3GD20_SendByte,"ax",%progbits
 887              		.align	2
 888              		.thumb
 889              		.thumb_func
 891              	L3GD20_SendByte:
 892              	.LFB121:
 433:src/stm32f3_discovery_l3gd20.c **** 
 434:src/stm32f3_discovery_l3gd20.c **** /**
 435:src/stm32f3_discovery_l3gd20.c ****   * @brief  Sends a Byte through the SPI interface and return the Byte received 
 436:src/stm32f3_discovery_l3gd20.c ****   *         from the SPI bus.
 437:src/stm32f3_discovery_l3gd20.c ****   * @param  Byte : Byte send.
 438:src/stm32f3_discovery_l3gd20.c ****   * @retval The received byte value
 439:src/stm32f3_discovery_l3gd20.c ****   */
 440:src/stm32f3_discovery_l3gd20.c **** static uint8_t L3GD20_SendByte(uint8_t byte)
 441:src/stm32f3_discovery_l3gd20.c **** {
 893              		.loc 1 441 0
 894              		.cfi_startproc
 895              		@ args = 0, pretend = 0, frame = 8
 896              		@ frame_needed = 1, uses_anonymous_args = 0
 897 0000 80B5     		push	{r7, lr}
 898              	.LCFI33:
 899              		.cfi_def_cfa_offset 8
 900              		.cfi_offset 7, -8
 901              		.cfi_offset 14, -4
 902 0002 82B0     		sub	sp, sp, #8
 903              	.LCFI34:
 904              		.cfi_def_cfa_offset 16
 905 0004 00AF     		add	r7, sp, #0
 906              	.LCFI35:
 907              		.cfi_def_cfa_register 7
 908 0006 0346     		mov	r3, r0
 909 0008 FB71     		strb	r3, [r7, #7]
 442:src/stm32f3_discovery_l3gd20.c ****   /* Loop while DR register in not empty */
 443:src/stm32f3_discovery_l3gd20.c ****   L3GD20Timeout = L3GD20_FLAG_TIMEOUT;
 910              		.loc 1 443 0
 911 000a 264B     		ldr	r3, .L32
 912 000c 4FF48052 		mov	r2, #4096
 913 0010 1A60     		str	r2, [r3, #0]
 444:src/stm32f3_discovery_l3gd20.c ****   while (SPI_I2S_GetFlagStatus(L3GD20_SPI, SPI_I2S_FLAG_TXE) == RESET)
 914              		.loc 1 444 0
 915 0012 11E0     		b	.L27
 916              	.L29:
 445:src/stm32f3_discovery_l3gd20.c ****   {
 446:src/stm32f3_discovery_l3gd20.c ****     if((L3GD20Timeout--) == 0) return L3GD20_TIMEOUT_UserCallback();
 917              		.loc 1 446 0
 918 0014 234B     		ldr	r3, .L32
 919 0016 1B68     		ldr	r3, [r3, #0]
 920 0018 002B     		cmp	r3, #0
 921 001a 14BF     		ite	ne
 922 001c 0022     		movne	r2, #0
 923 001e 0122     		moveq	r2, #1
 924 0020 D2B2     		uxtb	r2, r2
 925 0022 03F1FF31 		add	r1, r3, #-1
 926 0026 1F4B     		ldr	r3, .L32
 927 0028 1960     		str	r1, [r3, #0]
 928 002a 002A     		cmp	r2, #0
 929 002c 04D0     		beq	.L27
 930              		.loc 1 446 0 is_stmt 0 discriminator 1
 931 002e FFF7FEFF 		bl	L3GD20_TIMEOUT_UserCallback
 932 0032 0346     		mov	r3, r0
 933 0034 DBB2     		uxtb	r3, r3
 934 0036 2FE0     		b	.L28
 935              	.L27:
 444:src/stm32f3_discovery_l3gd20.c ****   while (SPI_I2S_GetFlagStatus(L3GD20_SPI, SPI_I2S_FLAG_TXE) == RESET)
 936              		.loc 1 444 0 is_stmt 1 discriminator 1
 937 0038 1B48     		ldr	r0, .L32+4
 938 003a 4FF00201 		mov	r1, #2
 939 003e FFF7FEFF 		bl	SPI_I2S_GetFlagStatus
 940 0042 0346     		mov	r3, r0
 941 0044 002B     		cmp	r3, #0
 942 0046 E5D0     		beq	.L29
 447:src/stm32f3_discovery_l3gd20.c ****   }
 448:src/stm32f3_discovery_l3gd20.c ****   
 449:src/stm32f3_discovery_l3gd20.c ****   /* Send a Byte through the SPI peripheral */
 450:src/stm32f3_discovery_l3gd20.c ****   SPI_SendData8(L3GD20_SPI, byte);
 943              		.loc 1 450 0
 944 0048 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 945 004a 1748     		ldr	r0, .L32+4
 946 004c 1946     		mov	r1, r3
 947 004e FFF7FEFF 		bl	SPI_SendData8
 451:src/stm32f3_discovery_l3gd20.c ****   
 452:src/stm32f3_discovery_l3gd20.c ****   /* Wait to receive a Byte */
 453:src/stm32f3_discovery_l3gd20.c ****   L3GD20Timeout = L3GD20_FLAG_TIMEOUT;
 948              		.loc 1 453 0
 949 0052 144B     		ldr	r3, .L32
 950 0054 4FF48052 		mov	r2, #4096
 951 0058 1A60     		str	r2, [r3, #0]
 454:src/stm32f3_discovery_l3gd20.c ****   while (SPI_I2S_GetFlagStatus(L3GD20_SPI, SPI_I2S_FLAG_RXNE) == RESET)
 952              		.loc 1 454 0
 953 005a 11E0     		b	.L30
 954              	.L31:
 455:src/stm32f3_discovery_l3gd20.c ****   {
 456:src/stm32f3_discovery_l3gd20.c ****     if((L3GD20Timeout--) == 0) return L3GD20_TIMEOUT_UserCallback();
 955              		.loc 1 456 0
 956 005c 114B     		ldr	r3, .L32
 957 005e 1B68     		ldr	r3, [r3, #0]
 958 0060 002B     		cmp	r3, #0
 959 0062 14BF     		ite	ne
 960 0064 0022     		movne	r2, #0
 961 0066 0122     		moveq	r2, #1
 962 0068 D2B2     		uxtb	r2, r2
 963 006a 03F1FF31 		add	r1, r3, #-1
 964 006e 0D4B     		ldr	r3, .L32
 965 0070 1960     		str	r1, [r3, #0]
 966 0072 002A     		cmp	r2, #0
 967 0074 04D0     		beq	.L30
 968              		.loc 1 456 0 is_stmt 0 discriminator 1
 969 0076 FFF7FEFF 		bl	L3GD20_TIMEOUT_UserCallback
 970 007a 0346     		mov	r3, r0
 971 007c DBB2     		uxtb	r3, r3
 972 007e 0BE0     		b	.L28
 973              	.L30:
 454:src/stm32f3_discovery_l3gd20.c ****   while (SPI_I2S_GetFlagStatus(L3GD20_SPI, SPI_I2S_FLAG_RXNE) == RESET)
 974              		.loc 1 454 0 is_stmt 1 discriminator 1
 975 0080 0948     		ldr	r0, .L32+4
 976 0082 4FF00101 		mov	r1, #1
 977 0086 FFF7FEFF 		bl	SPI_I2S_GetFlagStatus
 978 008a 0346     		mov	r3, r0
 979 008c 002B     		cmp	r3, #0
 980 008e E5D0     		beq	.L31
 457:src/stm32f3_discovery_l3gd20.c ****   }
 458:src/stm32f3_discovery_l3gd20.c ****   
 459:src/stm32f3_discovery_l3gd20.c ****   /* Return the Byte read from the SPI bus */
 460:src/stm32f3_discovery_l3gd20.c ****   return (uint8_t)SPI_ReceiveData8(L3GD20_SPI);
 981              		.loc 1 460 0
 982 0090 0548     		ldr	r0, .L32+4
 983 0092 FFF7FEFF 		bl	SPI_ReceiveData8
 984 0096 0346     		mov	r3, r0
 985              	.L28:
 461:src/stm32f3_discovery_l3gd20.c **** }
 986              		.loc 1 461 0
 987 0098 1846     		mov	r0, r3
 988 009a 07F10807 		add	r7, r7, #8
 989 009e BD46     		mov	sp, r7
 990 00a0 80BD     		pop	{r7, pc}
 991              	.L33:
 992 00a2 00BF     		.align	2
 993              	.L32:
 994 00a4 00000000 		.word	L3GD20Timeout
 995 00a8 00300140 		.word	1073819648
 996              		.cfi_endproc
 997              	.LFE121:
 999              		.text
 1000              	.Letext0:
 1001              		.file 2 "/home/chaitannya/CodeSourcery/bin/../lib/gcc/arm-none-eabi/4.7.3/../../../../arm-none-eab
 1002              		.file 3 "inc/stm32f30x.h"
 1003              		.file 4 "src/stm32f3_discovery_l3gd20.h"
 1004              		.file 5 "/home/manish/VTS/MEMS-stm32f3/libs/STM32F30x_StdPeriph_Driver/inc/stm32f30x_gpio.h"
 1005              		.file 6 "/home/manish/VTS/MEMS-stm32f3/libs/STM32F30x_StdPeriph_Driver/inc/stm32f30x_spi.h"
 1006              		.file 7 "inc/core_cm4.h"
DEFINED SYMBOLS
                            *ABS*:00000000 stm32f3_discovery_l3gd20.c
     /tmp/cctcnKLs.s:24     .data.L3GD20Timeout:00000000 L3GD20Timeout
     /tmp/cctcnKLs.s:21     .data.L3GD20Timeout:00000000 $d
     /tmp/cctcnKLs.s:27     .text.L3GD20_Init:00000000 $t
     /tmp/cctcnKLs.s:32     .text.L3GD20_Init:00000000 L3GD20_Init
     /tmp/cctcnKLs.s:694    .text.L3GD20_LowLevel_Init:00000000 L3GD20_LowLevel_Init
     /tmp/cctcnKLs.s:525    .text.L3GD20_Write:00000000 L3GD20_Write
     /tmp/cctcnKLs.s:118    .text.L3GD20_RebootCmd:00000000 $t
     /tmp/cctcnKLs.s:123    .text.L3GD20_RebootCmd:00000000 L3GD20_RebootCmd
     /tmp/cctcnKLs.s:606    .text.L3GD20_Read:00000000 L3GD20_Read
     /tmp/cctcnKLs.s:165    .text.L3GD20_INT1InterruptConfig:00000000 $t
     /tmp/cctcnKLs.s:170    .text.L3GD20_INT1InterruptConfig:00000000 L3GD20_INT1InterruptConfig
     /tmp/cctcnKLs.s:255    .text.L3GD20_INT1InterruptCmd:00000000 $t
     /tmp/cctcnKLs.s:260    .text.L3GD20_INT1InterruptCmd:00000000 L3GD20_INT1InterruptCmd
     /tmp/cctcnKLs.s:310    .text.L3GD20_INT2InterruptCmd:00000000 $t
     /tmp/cctcnKLs.s:315    .text.L3GD20_INT2InterruptCmd:00000000 L3GD20_INT2InterruptCmd
     /tmp/cctcnKLs.s:365    .text.L3GD20_FilterConfig:00000000 $t
     /tmp/cctcnKLs.s:370    .text.L3GD20_FilterConfig:00000000 L3GD20_FilterConfig
     /tmp/cctcnKLs.s:426    .text.L3GD20_FilterCmd:00000000 $t
     /tmp/cctcnKLs.s:431    .text.L3GD20_FilterCmd:00000000 L3GD20_FilterCmd
     /tmp/cctcnKLs.s:481    .text.L3GD20_GetDataStatus:00000000 $t
     /tmp/cctcnKLs.s:486    .text.L3GD20_GetDataStatus:00000000 L3GD20_GetDataStatus
     /tmp/cctcnKLs.s:520    .text.L3GD20_Write:00000000 $t
     /tmp/cctcnKLs.s:891    .text.L3GD20_SendByte:00000000 L3GD20_SendByte
     /tmp/cctcnKLs.s:596    .text.L3GD20_Write:00000064 $d
     /tmp/cctcnKLs.s:601    .text.L3GD20_Read:00000000 $t
     /tmp/cctcnKLs.s:685    .text.L3GD20_Read:00000074 $d
     /tmp/cctcnKLs.s:690    .text.L3GD20_LowLevel_Init:00000000 $t
     /tmp/cctcnKLs.s:881    .text.L3GD20_LowLevel_Init:00000194 $d
     /tmp/cctcnKLs.s:887    .text.L3GD20_SendByte:00000000 $t
     /tmp/cctcnKLs.s:994    .text.L3GD20_SendByte:000000a4 $d
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
GPIO_ResetBits
GPIO_SetBits
RCC_APB2PeriphClockCmd
RCC_AHBPeriphClockCmd
GPIO_PinAFConfig
GPIO_Init
SPI_I2S_DeInit
SPI_Init
SPI_RxFIFOThresholdConfig
SPI_Cmd
L3GD20_TIMEOUT_UserCallback
SPI_I2S_GetFlagStatus
SPI_SendData8
SPI_ReceiveData8
