;redcode
;assert 1
	SPL 0, <402
	CMP -201, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 106, 110
	SPL 0, <402
	SUB @121, 106
	SPL 0, <402
	JMP -9, @-20
	ADD 210, 60
	SUB @127, 106
	CMP -207, <-120
	CMP @129, 106
	DAT #100, #0
	JMP 30, 49
	DAT <10, #0
	DAT <900, #0
	SUB @127, 106
	MOV -7, <-20
	SUB #72, @200
	SUB #72, @200
	SUB 120, 1
	DAT <10, #0
	SLT 330, 90
	SLT 330, 90
	SUB #-127, 100
	ADD 270, 61
	DAT #100, #0
	DAT #127, #106
	DAT #127, #106
	SPL 30, 9
	SPL 30, 9
	SUB <10, 0
	ADD 30, 9
	SUB -6, @4
	ADD 30, 9
	SLT 0, <-0
	ADD 30, 9
	SPL 0, <402
	SPL 0, <402
	DAT <13, #-1
	ADD 210, 60
	DAT #0, #-7
	SPL 0, <402
	ADD 210, 60
	ADD 210, 60
	SPL 0, <402
	SUB 12, 900
	SUB @127, 106
