{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79993,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79999,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 7.04047e-05,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 6.04062e-05,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 5.48683e-06,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 6.04062e-05,
	"finish__design__instance__count__class:buffer": 2,
	"finish__design__instance__area__class:buffer": 8.7584,
	"finish__design__instance__count__class:clock_buffer": 4,
	"finish__design__instance__area__class:clock_buffer": 45.0432,
	"finish__design__instance__count__class:timing_repair_buffer": 16,
	"finish__design__instance__area__class:timing_repair_buffer": 88.8352,
	"finish__design__instance__count__class:inverter": 3,
	"finish__design__instance__area__class:inverter": 13.7632,
	"finish__design__instance__count__class:sequential_cell": 7,
	"finish__design__instance__area__class:sequential_cell": 181.424,
	"finish__design__instance__count__class:multi_input_combinational_cell": 41,
	"finish__design__instance__area__class:multi_input_combinational_cell": 287.776,
	"finish__design__instance__count": 73,
	"finish__design__instance__area": 625.6,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 3.15852,
	"finish__clock__skew__setup": 6.85146e-05,
	"finish__clock__skew__hold": 6.85146e-05,
	"finish__timing__drv__max_slew_limit": 0.823935,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.94351,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00016142,
	"finish__power__switching__total": 7.04788e-05,
	"finish__power__leakage__total": 2.91061e-10,
	"finish__power__total": 0.000231899,
	"finish__design__io": 17,
	"finish__design__die__area": 10082.2,
	"finish__design__core__area": 9327.7,
	"finish__design__instance__count": 202,
	"finish__design__instance__area": 787.005,
	"finish__design__instance__count__stdcell": 202,
	"finish__design__instance__area__stdcell": 787.005,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0843729,
	"finish__design__instance__utilization__stdcell": 0.0843729,
	"finish__design__rows": 35,
	"finish__design__rows:unithd": 35,
	"finish__design__sites": 7455,
	"finish__design__sites:unithd": 7455,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}