Loading plugins phase: Elapsed time ==> 0s.423ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p D:\repos\IMUBLE\Firmware\IMUBLE.cydsn\IMUBLE.cyprj -d CY8C4247LQI-BL483 -s D:\repos\IMUBLE\Firmware\IMUBLE.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 4s.192ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.192ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  IMUBLE.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\repos\IMUBLE\Firmware\IMUBLE.cydsn\IMUBLE.cyprj -dcpsoc3 IMUBLE.v -verilog
======================================================================

======================================================================
Compiling:  IMUBLE.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\repos\IMUBLE\Firmware\IMUBLE.cydsn\IMUBLE.cyprj -dcpsoc3 IMUBLE.v -verilog
======================================================================

======================================================================
Compiling:  IMUBLE.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\repos\IMUBLE\Firmware\IMUBLE.cydsn\IMUBLE.cyprj -dcpsoc3 -verilog IMUBLE.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed May 25 00:21:58 2016


======================================================================
Compiling:  IMUBLE.v
Program  :   vpp
Options  :    -yv2 -q10 IMUBLE.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed May 25 00:21:58 2016

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_20\Bus_Connect_v2_20.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'IMUBLE.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v (line 79, col 40):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v (line 88, col 40):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  IMUBLE.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\repos\IMUBLE\Firmware\IMUBLE.cydsn\IMUBLE.cyprj -dcpsoc3 -verilog IMUBLE.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed May 25 00:21:59 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\repos\IMUBLE\Firmware\IMUBLE.cydsn\codegentemp\IMUBLE.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'D:\repos\IMUBLE\Firmware\IMUBLE.cydsn\codegentemp\IMUBLE.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_20\Bus_Connect_v2_20.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  IMUBLE.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\repos\IMUBLE\Firmware\IMUBLE.cydsn\IMUBLE.cyprj -dcpsoc3 -verilog IMUBLE.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed May 25 00:21:59 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\repos\IMUBLE\Firmware\IMUBLE.cydsn\codegentemp\IMUBLE.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'D:\repos\IMUBLE\Firmware\IMUBLE.cydsn\codegentemp\IMUBLE.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_20\Bus_Connect_v2_20.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_102
	\BLE:Net_55\
	\SPI_LSM9DS0:Net_1195\
	\SPI_LSM9DS0:Net_1257\
	\SPI_LSM9DS0:uncfg_rx_irq\
	\SPI_LSM9DS0:Net_1099\
	\SPI_LSM9DS0:Net_1258\
	\SPI_LSM9DS0:Net_547\
	\SPI_LSM9DS0:Net_891\
	\SPI_LSM9DS0:Net_1001\
	\SPI_LSM9DS0:Net_899\
	\ADC_SAR_Seq:Net_3125\
	\ADC_SAR_Seq:Net_3126\
	\SPI_ADX:Net_1195\
	\SPI_ADX:Net_1257\
	\SPI_ADX:uncfg_rx_irq\
	\SPI_ADX:Net_1099\
	\SPI_ADX:Net_1258\
	\SPI_ADX:Net_547\
	\SPI_ADX:Net_891\
	\SPI_ADX:Net_1001\
	\SPI_ADX:Net_899\
	Net_988
	\DebouncerClockDivider:MODULE_1:b_31\
	\DebouncerClockDivider:MODULE_1:b_30\
	\DebouncerClockDivider:MODULE_1:b_29\
	\DebouncerClockDivider:MODULE_1:b_28\
	\DebouncerClockDivider:MODULE_1:b_27\
	\DebouncerClockDivider:MODULE_1:b_26\
	\DebouncerClockDivider:MODULE_1:b_25\
	\DebouncerClockDivider:MODULE_1:b_24\
	\DebouncerClockDivider:MODULE_1:b_23\
	\DebouncerClockDivider:MODULE_1:b_22\
	\DebouncerClockDivider:MODULE_1:b_21\
	\DebouncerClockDivider:MODULE_1:b_20\
	\DebouncerClockDivider:MODULE_1:b_19\
	\DebouncerClockDivider:MODULE_1:b_18\
	\DebouncerClockDivider:MODULE_1:b_17\
	\DebouncerClockDivider:MODULE_1:b_16\
	\DebouncerClockDivider:MODULE_1:b_15\
	\DebouncerClockDivider:MODULE_1:b_14\
	\DebouncerClockDivider:MODULE_1:b_13\
	\DebouncerClockDivider:MODULE_1:b_12\
	\DebouncerClockDivider:MODULE_1:b_11\
	\DebouncerClockDivider:MODULE_1:b_10\
	\DebouncerClockDivider:MODULE_1:b_9\
	\DebouncerClockDivider:MODULE_1:b_8\
	\DebouncerClockDivider:MODULE_1:b_7\
	\DebouncerClockDivider:MODULE_1:b_6\
	\DebouncerClockDivider:MODULE_1:b_5\
	\DebouncerClockDivider:MODULE_1:b_4\
	\DebouncerClockDivider:MODULE_1:b_3\
	\DebouncerClockDivider:MODULE_1:b_2\
	\DebouncerClockDivider:MODULE_1:b_1\
	\DebouncerClockDivider:MODULE_1:b_0\
	\DebouncerClockDivider:MODULE_1:g2:a0:a_31\
	\DebouncerClockDivider:MODULE_1:g2:a0:a_30\
	\DebouncerClockDivider:MODULE_1:g2:a0:a_29\
	\DebouncerClockDivider:MODULE_1:g2:a0:a_28\
	\DebouncerClockDivider:MODULE_1:g2:a0:a_27\
	\DebouncerClockDivider:MODULE_1:g2:a0:a_26\
	\DebouncerClockDivider:MODULE_1:g2:a0:a_25\
	\DebouncerClockDivider:MODULE_1:g2:a0:a_24\
	\DebouncerClockDivider:MODULE_1:g2:a0:b_31\
	\DebouncerClockDivider:MODULE_1:g2:a0:b_30\
	\DebouncerClockDivider:MODULE_1:g2:a0:b_29\
	\DebouncerClockDivider:MODULE_1:g2:a0:b_28\
	\DebouncerClockDivider:MODULE_1:g2:a0:b_27\
	\DebouncerClockDivider:MODULE_1:g2:a0:b_26\
	\DebouncerClockDivider:MODULE_1:g2:a0:b_25\
	\DebouncerClockDivider:MODULE_1:g2:a0:b_24\
	\DebouncerClockDivider:MODULE_1:g2:a0:b_23\
	\DebouncerClockDivider:MODULE_1:g2:a0:b_22\
	\DebouncerClockDivider:MODULE_1:g2:a0:b_21\
	\DebouncerClockDivider:MODULE_1:g2:a0:b_20\
	\DebouncerClockDivider:MODULE_1:g2:a0:b_19\
	\DebouncerClockDivider:MODULE_1:g2:a0:b_18\
	\DebouncerClockDivider:MODULE_1:g2:a0:b_17\
	\DebouncerClockDivider:MODULE_1:g2:a0:b_16\
	\DebouncerClockDivider:MODULE_1:g2:a0:b_15\
	\DebouncerClockDivider:MODULE_1:g2:a0:b_14\
	\DebouncerClockDivider:MODULE_1:g2:a0:b_13\
	\DebouncerClockDivider:MODULE_1:g2:a0:b_12\
	\DebouncerClockDivider:MODULE_1:g2:a0:b_11\
	\DebouncerClockDivider:MODULE_1:g2:a0:b_10\
	\DebouncerClockDivider:MODULE_1:g2:a0:b_9\
	\DebouncerClockDivider:MODULE_1:g2:a0:b_8\
	\DebouncerClockDivider:MODULE_1:g2:a0:b_7\
	\DebouncerClockDivider:MODULE_1:g2:a0:b_6\
	\DebouncerClockDivider:MODULE_1:g2:a0:b_5\
	\DebouncerClockDivider:MODULE_1:g2:a0:b_4\
	\DebouncerClockDivider:MODULE_1:g2:a0:b_3\
	\DebouncerClockDivider:MODULE_1:g2:a0:b_2\
	\DebouncerClockDivider:MODULE_1:g2:a0:b_1\
	\DebouncerClockDivider:MODULE_1:g2:a0:b_0\
	\DebouncerClockDivider:MODULE_1:g2:a0:s_31\
	\DebouncerClockDivider:MODULE_1:g2:a0:s_30\
	\DebouncerClockDivider:MODULE_1:g2:a0:s_29\
	\DebouncerClockDivider:MODULE_1:g2:a0:s_28\
	\DebouncerClockDivider:MODULE_1:g2:a0:s_27\
	\DebouncerClockDivider:MODULE_1:g2:a0:s_26\
	\DebouncerClockDivider:MODULE_1:g2:a0:s_25\
	\DebouncerClockDivider:MODULE_1:g2:a0:s_24\
	\DebouncerClockDivider:MODULE_1:g2:a0:s_23\
	\DebouncerClockDivider:MODULE_1:g2:a0:s_22\
	\DebouncerClockDivider:MODULE_1:g2:a0:s_21\
	\DebouncerClockDivider:MODULE_1:g2:a0:s_20\
	\DebouncerClockDivider:MODULE_1:g2:a0:s_19\
	\DebouncerClockDivider:MODULE_1:g2:a0:s_18\
	\DebouncerClockDivider:MODULE_1:g2:a0:s_17\
	\DebouncerClockDivider:MODULE_1:g2:a0:s_16\
	\DebouncerClockDivider:MODULE_1:g2:a0:s_15\
	\DebouncerClockDivider:MODULE_1:g2:a0:s_14\
	\DebouncerClockDivider:MODULE_1:g2:a0:s_13\
	\DebouncerClockDivider:MODULE_1:g2:a0:s_12\
	\DebouncerClockDivider:MODULE_1:g2:a0:s_11\
	\DebouncerClockDivider:MODULE_1:g2:a0:s_10\
	\DebouncerClockDivider:MODULE_1:g2:a0:s_9\
	\DebouncerClockDivider:MODULE_1:g2:a0:s_8\
	\DebouncerClockDivider:MODULE_1:g2:a0:s_7\
	\DebouncerClockDivider:MODULE_1:g2:a0:s_6\
	\DebouncerClockDivider:MODULE_1:g2:a0:s_5\
	\DebouncerClockDivider:MODULE_1:g2:a0:s_4\
	\DebouncerClockDivider:MODULE_1:g2:a0:s_3\
	\DebouncerClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\DebouncerClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\DebouncerClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\DebouncerClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\DebouncerClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\DebouncerClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\DebouncerClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	\UART_Debug:BUART:HalfDuplexSend\
	\UART_Debug:BUART:FinalAddrMode_2\
	\UART_Debug:BUART:FinalAddrMode_1\
	\UART_Debug:BUART:FinalAddrMode_0\
	\UART_Debug:BUART:reset_sr\
	Net_1176
	Net_1177

    Synthesized names
	\DebouncerClockDivider:add_vi_vv_MODGEN_1_31\
	\DebouncerClockDivider:add_vi_vv_MODGEN_1_30\
	\DebouncerClockDivider:add_vi_vv_MODGEN_1_29\
	\DebouncerClockDivider:add_vi_vv_MODGEN_1_28\
	\DebouncerClockDivider:add_vi_vv_MODGEN_1_27\
	\DebouncerClockDivider:add_vi_vv_MODGEN_1_26\
	\DebouncerClockDivider:add_vi_vv_MODGEN_1_25\
	\DebouncerClockDivider:add_vi_vv_MODGEN_1_24\
	\DebouncerClockDivider:add_vi_vv_MODGEN_1_23\
	\DebouncerClockDivider:add_vi_vv_MODGEN_1_22\
	\DebouncerClockDivider:add_vi_vv_MODGEN_1_21\
	\DebouncerClockDivider:add_vi_vv_MODGEN_1_20\
	\DebouncerClockDivider:add_vi_vv_MODGEN_1_19\
	\DebouncerClockDivider:add_vi_vv_MODGEN_1_18\
	\DebouncerClockDivider:add_vi_vv_MODGEN_1_17\
	\DebouncerClockDivider:add_vi_vv_MODGEN_1_16\
	\DebouncerClockDivider:add_vi_vv_MODGEN_1_15\
	\DebouncerClockDivider:add_vi_vv_MODGEN_1_14\
	\DebouncerClockDivider:add_vi_vv_MODGEN_1_13\
	\DebouncerClockDivider:add_vi_vv_MODGEN_1_12\
	\DebouncerClockDivider:add_vi_vv_MODGEN_1_11\
	\DebouncerClockDivider:add_vi_vv_MODGEN_1_10\
	\DebouncerClockDivider:add_vi_vv_MODGEN_1_9\
	\DebouncerClockDivider:add_vi_vv_MODGEN_1_8\
	\DebouncerClockDivider:add_vi_vv_MODGEN_1_7\
	\DebouncerClockDivider:add_vi_vv_MODGEN_1_6\
	\DebouncerClockDivider:add_vi_vv_MODGEN_1_5\
	\DebouncerClockDivider:add_vi_vv_MODGEN_1_4\
	\DebouncerClockDivider:add_vi_vv_MODGEN_1_3\

Deleted 138 User equations/components.
Deleted 29 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \SPI_LSM9DS0:Net_452\ to \SPI_LSM9DS0:Net_459\
Aliasing \SPI_LSM9DS0:Net_1194\ to \SPI_LSM9DS0:Net_459\
Aliasing \SPI_LSM9DS0:Net_1196\ to \SPI_LSM9DS0:Net_459\
Aliasing zero to \SPI_LSM9DS0:Net_459\
Aliasing one to \SPI_LSM9DS0:tmpOE__ss1_m_net_0\
Aliasing \SPI_LSM9DS0:tmpOE__sclk_m_net_0\ to \SPI_LSM9DS0:tmpOE__ss1_m_net_0\
Aliasing \SPI_LSM9DS0:tmpOE__miso_m_net_0\ to \SPI_LSM9DS0:tmpOE__ss1_m_net_0\
Aliasing \SPI_LSM9DS0:tmpOE__mosi_m_net_0\ to \SPI_LSM9DS0:tmpOE__ss1_m_net_0\
Aliasing \SPI_LSM9DS0:tmpOE__ss0_m_net_0\ to \SPI_LSM9DS0:tmpOE__ss1_m_net_0\
Aliasing \SPI_LSM9DS0:Net_747\ to \SPI_LSM9DS0:Net_459\
Aliasing tmpOE__Pin_VBAT_net_0 to \SPI_LSM9DS0:tmpOE__ss1_m_net_0\
Aliasing \ADC_SAR_Seq:Net_3107\ to \SPI_LSM9DS0:Net_459\
Aliasing \ADC_SAR_Seq:Net_3106\ to \SPI_LSM9DS0:Net_459\
Aliasing \ADC_SAR_Seq:Net_3105\ to \SPI_LSM9DS0:Net_459\
Aliasing \ADC_SAR_Seq:Net_3104\ to \SPI_LSM9DS0:Net_459\
Aliasing \ADC_SAR_Seq:Net_3103\ to \SPI_LSM9DS0:Net_459\
Aliasing \ADC_SAR_Seq:Net_3207_1\ to \SPI_LSM9DS0:Net_459\
Aliasing \ADC_SAR_Seq:Net_3207_0\ to \SPI_LSM9DS0:Net_459\
Aliasing \ADC_SAR_Seq:Net_3235\ to \SPI_LSM9DS0:Net_459\
Aliasing tmpOE__Pin_LED_net_1 to \SPI_LSM9DS0:tmpOE__ss1_m_net_0\
Aliasing tmpOE__Pin_LED_net_0 to \SPI_LSM9DS0:tmpOE__ss1_m_net_0\
Aliasing tmpOE__Pin_LSM_INT1_net_0 to \SPI_LSM9DS0:tmpOE__ss1_m_net_0\
Aliasing \SPI_ADX:Net_459\ to \SPI_LSM9DS0:Net_459\
Aliasing \SPI_ADX:Net_452\ to \SPI_LSM9DS0:Net_459\
Aliasing \SPI_ADX:Net_1194\ to \SPI_LSM9DS0:Net_459\
Aliasing \SPI_ADX:Net_1196\ to \SPI_LSM9DS0:Net_459\
Aliasing \SPI_ADX:tmpOE__sclk_m_net_0\ to \SPI_LSM9DS0:tmpOE__ss1_m_net_0\
Aliasing \SPI_ADX:tmpOE__miso_m_net_0\ to \SPI_LSM9DS0:tmpOE__ss1_m_net_0\
Aliasing \SPI_ADX:tmpOE__mosi_m_net_0\ to \SPI_LSM9DS0:tmpOE__ss1_m_net_0\
Aliasing \SPI_ADX:tmpOE__ss0_m_net_0\ to \SPI_LSM9DS0:tmpOE__ss1_m_net_0\
Aliasing \SPI_ADX:Net_747\ to \SPI_LSM9DS0:Net_459\
Aliasing tmpOE__Pin_LSM_INT2_net_0 to \SPI_LSM9DS0:tmpOE__ss1_m_net_0\
Aliasing tmpOE__Pin_LSM_INTG_net_0 to \SPI_LSM9DS0:tmpOE__ss1_m_net_0\
Aliasing tmpOE__Pin_LSM_DRDY_net_0 to \SPI_LSM9DS0:tmpOE__ss1_m_net_0\
Aliasing tmpOE__Pin_LSM_DEN_net_0 to \SPI_LSM9DS0:tmpOE__ss1_m_net_0\
Aliasing tmpOE__Pin_ADX_INT1_net_0 to \SPI_LSM9DS0:tmpOE__ss1_m_net_0\
Aliasing tmpOE__Pin_ADX_INT2_net_0 to \SPI_LSM9DS0:tmpOE__ss1_m_net_0\
Aliasing tmpOE__Pin_Switch_net_0 to \SPI_LSM9DS0:tmpOE__ss1_m_net_0\
Aliasing Net_1039 to \SPI_LSM9DS0:Net_459\
Aliasing Net_1037 to \SPI_LSM9DS0:tmpOE__ss1_m_net_0\
Aliasing \DebouncerClockDivider:MODULE_1:g2:a0:a_23\ to \SPI_LSM9DS0:Net_459\
Aliasing \DebouncerClockDivider:MODULE_1:g2:a0:a_22\ to \SPI_LSM9DS0:Net_459\
Aliasing \DebouncerClockDivider:MODULE_1:g2:a0:a_21\ to \SPI_LSM9DS0:Net_459\
Aliasing \DebouncerClockDivider:MODULE_1:g2:a0:a_20\ to \SPI_LSM9DS0:Net_459\
Aliasing \DebouncerClockDivider:MODULE_1:g2:a0:a_19\ to \SPI_LSM9DS0:Net_459\
Aliasing \DebouncerClockDivider:MODULE_1:g2:a0:a_18\ to \SPI_LSM9DS0:Net_459\
Aliasing \DebouncerClockDivider:MODULE_1:g2:a0:a_17\ to \SPI_LSM9DS0:Net_459\
Aliasing \DebouncerClockDivider:MODULE_1:g2:a0:a_16\ to \SPI_LSM9DS0:Net_459\
Aliasing \DebouncerClockDivider:MODULE_1:g2:a0:a_15\ to \SPI_LSM9DS0:Net_459\
Aliasing \DebouncerClockDivider:MODULE_1:g2:a0:a_14\ to \SPI_LSM9DS0:Net_459\
Aliasing \DebouncerClockDivider:MODULE_1:g2:a0:a_13\ to \SPI_LSM9DS0:Net_459\
Aliasing \DebouncerClockDivider:MODULE_1:g2:a0:a_12\ to \SPI_LSM9DS0:Net_459\
Aliasing \DebouncerClockDivider:MODULE_1:g2:a0:a_11\ to \SPI_LSM9DS0:Net_459\
Aliasing \DebouncerClockDivider:MODULE_1:g2:a0:a_10\ to \SPI_LSM9DS0:Net_459\
Aliasing \DebouncerClockDivider:MODULE_1:g2:a0:a_9\ to \SPI_LSM9DS0:Net_459\
Aliasing \DebouncerClockDivider:MODULE_1:g2:a0:a_8\ to \SPI_LSM9DS0:Net_459\
Aliasing \DebouncerClockDivider:MODULE_1:g2:a0:a_7\ to \SPI_LSM9DS0:Net_459\
Aliasing \DebouncerClockDivider:MODULE_1:g2:a0:a_6\ to \SPI_LSM9DS0:Net_459\
Aliasing \DebouncerClockDivider:MODULE_1:g2:a0:a_5\ to \SPI_LSM9DS0:Net_459\
Aliasing \DebouncerClockDivider:MODULE_1:g2:a0:a_4\ to \SPI_LSM9DS0:Net_459\
Aliasing \DebouncerClockDivider:MODULE_1:g2:a0:a_3\ to \SPI_LSM9DS0:Net_459\
Aliasing \DebouncerClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to \SPI_LSM9DS0:tmpOE__ss1_m_net_0\
Aliasing \Timer_Sampling:Net_75\ to \SPI_LSM9DS0:Net_459\
Aliasing \Timer_Sampling:Net_69\ to \SPI_LSM9DS0:tmpOE__ss1_m_net_0\
Aliasing \Timer_Sampling:Net_66\ to \SPI_LSM9DS0:Net_459\
Aliasing \Timer_Sampling:Net_82\ to \SPI_LSM9DS0:Net_459\
Aliasing \Timer_Sampling:Net_72\ to \SPI_LSM9DS0:Net_459\
Aliasing Net_1105 to \SPI_LSM9DS0:Net_459\
Aliasing \UART_Debug:BUART:tx_hd_send_break\ to \SPI_LSM9DS0:Net_459\
Aliasing \UART_Debug:BUART:FinalParityType_1\ to \SPI_LSM9DS0:Net_459\
Aliasing \UART_Debug:BUART:FinalParityType_0\ to \SPI_LSM9DS0:Net_459\
Aliasing \UART_Debug:BUART:tx_ctrl_mark\ to \SPI_LSM9DS0:Net_459\
Aliasing \UART_Debug:BUART:tx_status_6\ to \SPI_LSM9DS0:Net_459\
Aliasing \UART_Debug:BUART:tx_status_5\ to \SPI_LSM9DS0:Net_459\
Aliasing \UART_Debug:BUART:tx_status_4\ to \SPI_LSM9DS0:Net_459\
Aliasing tmpOE__DebugTx_net_0 to \SPI_LSM9DS0:tmpOE__ss1_m_net_0\
Aliasing Net_991D to \SPI_LSM9DS0:Net_459\
Aliasing Net_990D to \SPI_LSM9DS0:Net_459\
Aliasing Net_1173D to \SPI_LSM9DS0:Net_459\
Removing Lhs of wire \SPI_LSM9DS0:Net_652\[10] = \SPI_LSM9DS0:Net_459\[9]
Removing Lhs of wire \SPI_LSM9DS0:Net_452\[11] = \SPI_LSM9DS0:Net_459\[9]
Removing Lhs of wire \SPI_LSM9DS0:Net_1194\[12] = \SPI_LSM9DS0:Net_459\[9]
Removing Lhs of wire \SPI_LSM9DS0:Net_1196\[14] = \SPI_LSM9DS0:Net_459\[9]
Removing Lhs of wire \SPI_LSM9DS0:Net_654\[15] = \SPI_LSM9DS0:Net_459\[9]
Removing Lhs of wire \SPI_LSM9DS0:Net_1170\[18] = \SPI_LSM9DS0:Net_847\[8]
Removing Lhs of wire \SPI_LSM9DS0:Net_990\[19] = \SPI_LSM9DS0:Net_459\[9]
Removing Lhs of wire \SPI_LSM9DS0:Net_909\[20] = \SPI_LSM9DS0:Net_459\[9]
Removing Rhs of wire \SPI_LSM9DS0:Net_663\[21] = \SPI_LSM9DS0:Net_467\[22]
Removing Rhs of wire zero[31] = \SPI_LSM9DS0:Net_459\[9]
Removing Rhs of wire one[32] = \SPI_LSM9DS0:tmpOE__ss1_m_net_0\[26]
Removing Lhs of wire \SPI_LSM9DS0:tmpOE__sclk_m_net_0\[35] = one[32]
Removing Lhs of wire \SPI_LSM9DS0:tmpOE__miso_m_net_0\[42] = one[32]
Removing Lhs of wire \SPI_LSM9DS0:tmpOE__mosi_m_net_0\[47] = one[32]
Removing Lhs of wire \SPI_LSM9DS0:tmpOE__ss0_m_net_0\[54] = one[32]
Removing Lhs of wire \SPI_LSM9DS0:Net_1175\[60] = zero[31]
Removing Lhs of wire \SPI_LSM9DS0:Net_747\[61] = zero[31]
Removing Lhs of wire tmpOE__Pin_VBAT_net_0[83] = one[32]
Removing Lhs of wire \ADC_SAR_Seq:Net_3107\[160] = zero[31]
Removing Lhs of wire \ADC_SAR_Seq:Net_3106\[161] = zero[31]
Removing Lhs of wire \ADC_SAR_Seq:Net_3105\[162] = zero[31]
Removing Lhs of wire \ADC_SAR_Seq:Net_3104\[163] = zero[31]
Removing Lhs of wire \ADC_SAR_Seq:Net_3103\[164] = zero[31]
Removing Lhs of wire \ADC_SAR_Seq:Net_17\[206] = \ADC_SAR_Seq:Net_1845\[91]
Removing Lhs of wire \ADC_SAR_Seq:Net_3207_1\[228] = zero[31]
Removing Lhs of wire \ADC_SAR_Seq:Net_3207_0\[229] = zero[31]
Removing Lhs of wire \ADC_SAR_Seq:Net_3235\[230] = zero[31]
Removing Lhs of wire tmpOE__Pin_LED_net_1[298] = one[32]
Removing Lhs of wire tmpOE__Pin_LED_net_0[299] = one[32]
Removing Lhs of wire tmpOE__Pin_LSM_INT1_net_0[307] = one[32]
Removing Lhs of wire \SPI_ADX:Net_459\[314] = zero[31]
Removing Lhs of wire \SPI_ADX:Net_652\[315] = zero[31]
Removing Lhs of wire \SPI_ADX:Net_452\[316] = zero[31]
Removing Lhs of wire \SPI_ADX:Net_1194\[317] = zero[31]
Removing Lhs of wire \SPI_ADX:Net_1196\[319] = zero[31]
Removing Lhs of wire \SPI_ADX:Net_654\[320] = zero[31]
Removing Lhs of wire \SPI_ADX:Net_1170\[323] = \SPI_ADX:Net_847\[313]
Removing Lhs of wire \SPI_ADX:Net_990\[324] = zero[31]
Removing Lhs of wire \SPI_ADX:Net_909\[325] = zero[31]
Removing Rhs of wire \SPI_ADX:Net_663\[326] = \SPI_ADX:Net_467\[327]
Removing Lhs of wire \SPI_ADX:tmpOE__sclk_m_net_0\[331] = one[32]
Removing Lhs of wire \SPI_ADX:tmpOE__miso_m_net_0\[338] = one[32]
Removing Lhs of wire \SPI_ADX:tmpOE__mosi_m_net_0\[343] = one[32]
Removing Lhs of wire \SPI_ADX:tmpOE__ss0_m_net_0\[350] = one[32]
Removing Lhs of wire \SPI_ADX:Net_1175\[356] = zero[31]
Removing Lhs of wire \SPI_ADX:Net_747\[357] = zero[31]
Removing Lhs of wire tmpOE__Pin_LSM_INT2_net_0[380] = one[32]
Removing Lhs of wire tmpOE__Pin_LSM_INTG_net_0[386] = one[32]
Removing Lhs of wire tmpOE__Pin_LSM_DRDY_net_0[392] = one[32]
Removing Lhs of wire tmpOE__Pin_LSM_DEN_net_0[398] = one[32]
Removing Lhs of wire tmpOE__Pin_ADX_INT1_net_0[404] = one[32]
Removing Lhs of wire tmpOE__Pin_ADX_INT2_net_0[410] = one[32]
Removing Lhs of wire tmpOE__Pin_Switch_net_0[432] = one[32]
Removing Lhs of wire Net_1039[440] = zero[31]
Removing Lhs of wire Net_1037[441] = one[32]
Removing Lhs of wire \DebouncerClockDivider:add_vi_vv_MODGEN_1_2\[445] = \DebouncerClockDivider:MODULE_1:g2:a0:s_2\[605]
Removing Lhs of wire \DebouncerClockDivider:add_vi_vv_MODGEN_1_1\[446] = \DebouncerClockDivider:MODULE_1:g2:a0:s_1\[606]
Removing Lhs of wire \DebouncerClockDivider:add_vi_vv_MODGEN_1_0\[447] = \DebouncerClockDivider:MODULE_1:g2:a0:s_0\[607]
Removing Lhs of wire \DebouncerClockDivider:MODULE_1:g2:a0:a_23\[488] = zero[31]
Removing Lhs of wire \DebouncerClockDivider:MODULE_1:g2:a0:a_22\[489] = zero[31]
Removing Lhs of wire \DebouncerClockDivider:MODULE_1:g2:a0:a_21\[490] = zero[31]
Removing Lhs of wire \DebouncerClockDivider:MODULE_1:g2:a0:a_20\[491] = zero[31]
Removing Lhs of wire \DebouncerClockDivider:MODULE_1:g2:a0:a_19\[492] = zero[31]
Removing Lhs of wire \DebouncerClockDivider:MODULE_1:g2:a0:a_18\[493] = zero[31]
Removing Lhs of wire \DebouncerClockDivider:MODULE_1:g2:a0:a_17\[494] = zero[31]
Removing Lhs of wire \DebouncerClockDivider:MODULE_1:g2:a0:a_16\[495] = zero[31]
Removing Lhs of wire \DebouncerClockDivider:MODULE_1:g2:a0:a_15\[496] = zero[31]
Removing Lhs of wire \DebouncerClockDivider:MODULE_1:g2:a0:a_14\[497] = zero[31]
Removing Lhs of wire \DebouncerClockDivider:MODULE_1:g2:a0:a_13\[498] = zero[31]
Removing Lhs of wire \DebouncerClockDivider:MODULE_1:g2:a0:a_12\[499] = zero[31]
Removing Lhs of wire \DebouncerClockDivider:MODULE_1:g2:a0:a_11\[500] = zero[31]
Removing Lhs of wire \DebouncerClockDivider:MODULE_1:g2:a0:a_10\[501] = zero[31]
Removing Lhs of wire \DebouncerClockDivider:MODULE_1:g2:a0:a_9\[502] = zero[31]
Removing Lhs of wire \DebouncerClockDivider:MODULE_1:g2:a0:a_8\[503] = zero[31]
Removing Lhs of wire \DebouncerClockDivider:MODULE_1:g2:a0:a_7\[504] = zero[31]
Removing Lhs of wire \DebouncerClockDivider:MODULE_1:g2:a0:a_6\[505] = zero[31]
Removing Lhs of wire \DebouncerClockDivider:MODULE_1:g2:a0:a_5\[506] = zero[31]
Removing Lhs of wire \DebouncerClockDivider:MODULE_1:g2:a0:a_4\[507] = zero[31]
Removing Lhs of wire \DebouncerClockDivider:MODULE_1:g2:a0:a_3\[508] = zero[31]
Removing Lhs of wire \DebouncerClockDivider:MODULE_1:g2:a0:a_2\[509] = \DebouncerClockDivider:MODIN1_2\[510]
Removing Lhs of wire \DebouncerClockDivider:MODIN1_2\[510] = \DebouncerClockDivider:count_2\[442]
Removing Lhs of wire \DebouncerClockDivider:MODULE_1:g2:a0:a_1\[511] = \DebouncerClockDivider:MODIN1_1\[512]
Removing Lhs of wire \DebouncerClockDivider:MODIN1_1\[512] = \DebouncerClockDivider:count_1\[443]
Removing Lhs of wire \DebouncerClockDivider:MODULE_1:g2:a0:a_0\[513] = \DebouncerClockDivider:MODIN1_0\[514]
Removing Lhs of wire \DebouncerClockDivider:MODIN1_0\[514] = \DebouncerClockDivider:count_0\[444]
Removing Lhs of wire \DebouncerClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[645] = one[32]
Removing Lhs of wire \DebouncerClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[646] = one[32]
Removing Lhs of wire \Timer_Sampling:Net_81\[650] = Net_952[437]
Removing Lhs of wire \Timer_Sampling:Net_75\[651] = zero[31]
Removing Lhs of wire \Timer_Sampling:Net_69\[652] = one[32]
Removing Lhs of wire \Timer_Sampling:Net_66\[653] = zero[31]
Removing Lhs of wire \Timer_Sampling:Net_82\[654] = zero[31]
Removing Lhs of wire \Timer_Sampling:Net_72\[655] = zero[31]
Removing Lhs of wire \UART_Debug:Net_61\[663] = \UART_Debug:Net_9\[662]
Removing Lhs of wire Net_1105[667] = zero[31]
Removing Lhs of wire \UART_Debug:BUART:tx_hd_send_break\[668] = zero[31]
Removing Lhs of wire \UART_Debug:BUART:FinalParityType_1\[670] = zero[31]
Removing Lhs of wire \UART_Debug:BUART:FinalParityType_0\[671] = zero[31]
Removing Lhs of wire \UART_Debug:BUART:tx_ctrl_mark\[675] = zero[31]
Removing Rhs of wire \UART_Debug:BUART:tx_bitclk_enable_pre\[686] = \UART_Debug:BUART:tx_bitclk_dp\[722]
Removing Lhs of wire \UART_Debug:BUART:tx_counter_tc\[732] = \UART_Debug:BUART:tx_counter_dp\[723]
Removing Lhs of wire \UART_Debug:BUART:tx_status_6\[733] = zero[31]
Removing Lhs of wire \UART_Debug:BUART:tx_status_5\[734] = zero[31]
Removing Lhs of wire \UART_Debug:BUART:tx_status_4\[735] = zero[31]
Removing Lhs of wire \UART_Debug:BUART:tx_status_1\[737] = \UART_Debug:BUART:tx_fifo_empty\[700]
Removing Lhs of wire \UART_Debug:BUART:tx_status_3\[739] = \UART_Debug:BUART:tx_fifo_notfull\[699]
Removing Lhs of wire tmpOE__DebugTx_net_0[747] = one[32]
Removing Lhs of wire \Debouncer_Switch:DEBOUNCER[0]:d_sync_0\\D\[753] = Net_931[425]
Removing Lhs of wire \Debouncer_Switch:DEBOUNCER[0]:d_sync_1\\D\[754] = \Debouncer_Switch:DEBOUNCER[0]:d_sync_0\[424]
Removing Lhs of wire Net_991D[755] = zero[31]
Removing Lhs of wire Net_990D[757] = zero[31]
Removing Lhs of wire \UART_Debug:BUART:reset_reg\\D\[762] = zero[31]
Removing Lhs of wire Net_1173D[767] = zero[31]

------------------------------------------------------
Aliased 0 equations, 113 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\DebouncerClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\DebouncerClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\DebouncerClockDivider:count_0\);

Note:  Expanding virtual equation for '\DebouncerClockDivider:MODULE_1:g2:a0:s_0\' (cost = 0):
\DebouncerClockDivider:MODULE_1:g2:a0:s_0\ <= (not \DebouncerClockDivider:count_0\);

Note:  Expanding virtual equation for '\DebouncerClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\DebouncerClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\DebouncerClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\DebouncerClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\DebouncerClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\DebouncerClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\DebouncerClockDivider:count_1\ and \DebouncerClockDivider:count_0\));

Note:  Expanding virtual equation for '\DebouncerClockDivider:MODULE_1:g2:a0:s_1\' (cost = 6):
\DebouncerClockDivider:MODULE_1:g2:a0:s_1\ <= ((not \DebouncerClockDivider:count_0\ and \DebouncerClockDivider:count_1\)
	OR (not \DebouncerClockDivider:count_1\ and \DebouncerClockDivider:count_0\));

Note:  Expanding virtual equation for '\DebouncerClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\DebouncerClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\DebouncerClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\DebouncerClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\DebouncerClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\DebouncerClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((\DebouncerClockDivider:count_2\ and \DebouncerClockDivider:count_1\ and \DebouncerClockDivider:count_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\DebouncerClockDivider:MODULE_1:g2:a0:s_2\' (cost = 9):
\DebouncerClockDivider:MODULE_1:g2:a0:s_2\ <= ((not \DebouncerClockDivider:count_1\ and \DebouncerClockDivider:count_2\)
	OR (not \DebouncerClockDivider:count_0\ and \DebouncerClockDivider:count_2\)
	OR (not \DebouncerClockDivider:count_2\ and \DebouncerClockDivider:count_1\ and \DebouncerClockDivider:count_0\));

Note:  Expanding virtual equation for '\DebouncerClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\DebouncerClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\DebouncerClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\DebouncerClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\DebouncerClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\DebouncerClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\DebouncerClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\DebouncerClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\DebouncerClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\DebouncerClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\DebouncerClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\DebouncerClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\DebouncerClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\DebouncerClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\DebouncerClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\DebouncerClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\DebouncerClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\DebouncerClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\DebouncerClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\DebouncerClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\DebouncerClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\DebouncerClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\DebouncerClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\DebouncerClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\DebouncerClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\DebouncerClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\DebouncerClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\DebouncerClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 26 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \DebouncerClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \DebouncerClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \DebouncerClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \DebouncerClockDivider:not_last_reset\\D\ to one
Removing Lhs of wire \DebouncerClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[616] = zero[31]
Removing Lhs of wire \DebouncerClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[626] = zero[31]
Removing Lhs of wire \DebouncerClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[636] = zero[31]
Removing Lhs of wire \DebouncerClockDivider:not_last_reset\\D\[758] = one[32]
Removing Lhs of wire \UART_Debug:BUART:tx_ctrl_mark_last\\D\[769] = \UART_Debug:BUART:tx_ctrl_mark_last\[743]

------------------------------------------------------
Aliased 0 equations, 5 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\repos\IMUBLE\Firmware\IMUBLE.cydsn\IMUBLE.cyprj -dcpsoc3 IMUBLE.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.021ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.410, Family: PSoC3, Started at: Wednesday, 25 May 2016 00:21:59
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\repos\IMUBLE\Firmware\IMUBLE.cydsn\IMUBLE.cyprj -d CY8C4247LQI-BL483 IMUBLE.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.133ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \DebouncerClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \DebouncerClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \DebouncerClockDivider:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: Net_991 from registered to combinatorial
    Converted constant MacroCell: Net_990 from registered to combinatorial
    Converted constant MacroCell: \UART_Debug:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_1173 from registered to combinatorial
Assigning clock BLE_LFCLK to clock LFCLK because it is a pass-through

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 1: Automatic-assigning  clock 'SPI_LSM9DS0_SCBCLK'. Signal=\SPI_LSM9DS0:Net_847_ff1\
    Fixed Function Clock 2: Automatic-assigning  clock 'SPI_ADX_SCBCLK'. Signal=\SPI_ADX:Net_847_ff2\
    Fixed Function Clock 6: Automatic-assigning  clock 'ADC_SAR_Seq_intClock'. Signal=\ADC_SAR_Seq:Net_1845_ff6\
    Digital Clock 0: Automatic-assigning  clock 'UART_Debug_IntClock'. Fanout=1, Signal=\UART_Debug:Net_9_digital\
    Fixed Function Clock 7: Automatic-assigning  clock 'Clock_Debouncer'. Signal=Net_952_ff7
    Digital Clock 1: Automatic-assigning  clock 'Clock_Debouncer'. Fanout=5, Signal=Net_952_digital
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Debouncer_Switch:ClkSync\: with output requested to be synchronous
        ClockIn: Net_1046:macrocell.q was determined to be a routed clock that is synchronous to ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1, EnableOut: Net_1046:macrocell.q
    UDB Clk/Enable \UART_Debug:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_Debug:BUART:tx_parity_bit\, Duplicate of \UART_Debug:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_Debug:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Debug:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Debug:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_Debug:BUART:tx_mark\, Duplicate of \UART_Debug:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_Debug:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Debug:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Debug:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \SPI_LSM9DS0:ss1_m(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \SPI_LSM9DS0:ss1_m(0)\__PA ,
            input => \SPI_LSM9DS0:ss_1\ ,
            pad => \SPI_LSM9DS0:ss1_m(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SPI_LSM9DS0:sclk_m(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \SPI_LSM9DS0:sclk_m(0)\__PA ,
            input => \SPI_LSM9DS0:Net_1059\ ,
            pad => \SPI_LSM9DS0:sclk_m(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SPI_LSM9DS0:miso_m(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \SPI_LSM9DS0:miso_m(0)\__PA ,
            fb => \SPI_LSM9DS0:Net_663\ ,
            pad => \SPI_LSM9DS0:miso_m(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SPI_LSM9DS0:mosi_m(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \SPI_LSM9DS0:mosi_m(0)\__PA ,
            input => \SPI_LSM9DS0:Net_1061\ ,
            pad => \SPI_LSM9DS0:mosi_m(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SPI_LSM9DS0:ss0_m(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \SPI_LSM9DS0:ss0_m(0)\__PA ,
            input => \SPI_LSM9DS0:ss_0\ ,
            pad => \SPI_LSM9DS0:ss0_m(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = Pin_VBAT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_VBAT(0)__PA ,
            analog_term => Net_593 ,
            pad => Pin_VBAT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_LED(0)__PA ,
            pad => Pin_LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_LED(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_LED(1)__PA ,
            pad => Pin_LED(1)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_LSM_INT1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_LSM_INT1(0)__PA ,
            fb => Net_656 ,
            pad => Pin_LSM_INT1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \SPI_ADX:sclk_m(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \SPI_ADX:sclk_m(0)\__PA ,
            input => \SPI_ADX:Net_1059\ ,
            pad => \SPI_ADX:sclk_m(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SPI_ADX:miso_m(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \SPI_ADX:miso_m(0)\__PA ,
            fb => \SPI_ADX:Net_663\ ,
            pad => \SPI_ADX:miso_m(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SPI_ADX:mosi_m(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \SPI_ADX:mosi_m(0)\__PA ,
            input => \SPI_ADX:Net_1061\ ,
            pad => \SPI_ADX:mosi_m(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SPI_ADX:ss0_m(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \SPI_ADX:ss0_m(0)\__PA ,
            input => \SPI_ADX:ss_0\ ,
            pad => \SPI_ADX:ss0_m(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = Pin_LSM_INT2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_LSM_INT2(0)__PA ,
            fb => Net_662 ,
            pad => Pin_LSM_INT2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_LSM_INTG(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_LSM_INTG(0)__PA ,
            fb => Net_668 ,
            pad => Pin_LSM_INTG(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_LSM_DRDY(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_LSM_DRDY(0)__PA ,
            fb => Net_674 ,
            pad => Pin_LSM_DRDY(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_LSM_DEN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_LSM_DEN(0)__PA ,
            pad => Pin_LSM_DEN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_ADX_INT1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_ADX_INT1(0)__PA ,
            fb => Net_686 ,
            pad => Pin_ADX_INT1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_ADX_INT2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_ADX_INT2(0)__PA ,
            fb => Net_692 ,
            pad => Pin_ADX_INT2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Switch(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Switch(0)__PA ,
            fb => Net_931 ,
            pad => Pin_Switch(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DebugTx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => DebugTx(0)__PA ,
            input => Net_1089 ,
            pad => DebugTx(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_1089, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Debug:BUART:txn\
        );
        Output = Net_1089 (fanout=1)

    MacroCell: Name=\UART_Debug:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_0\ * 
              \UART_Debug:BUART:tx_bitclk_enable_pre\
            + !\UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_0\ * 
              !\UART_Debug:BUART:tx_state_2\
        );
        Output = \UART_Debug:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_Debug:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_0\ * 
              \UART_Debug:BUART:tx_bitclk_enable_pre\ * 
              \UART_Debug:BUART:tx_fifo_empty\ * 
              \UART_Debug:BUART:tx_state_2\
        );
        Output = \UART_Debug:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_Debug:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Debug:BUART:tx_fifo_notfull\
        );
        Output = \UART_Debug:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=Net_1046, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_952_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_1046 * !\DebouncerClockDivider:not_last_reset\
            + !Net_1046 * \DebouncerClockDivider:count_2\ * 
              !\DebouncerClockDivider:count_1\ * 
              !\DebouncerClockDivider:count_0\
            + Net_1046 * \DebouncerClockDivider:not_last_reset\ * 
              !\DebouncerClockDivider:count_2\ * 
              \DebouncerClockDivider:count_1\ * 
              !\DebouncerClockDivider:count_0\
        );
        Output = Net_1046 (fanout=4)

    MacroCell: Name=\Debouncer_Switch:DEBOUNCER[0]:d_sync_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_952_digital) => Global
            Clock Enable: PosEdge(Net_1046)
        Main Equation            : 1 pterm
        (
              Net_931
        );
        Output = \Debouncer_Switch:DEBOUNCER[0]:d_sync_0\ (fanout=2)

    MacroCell: Name=\Debouncer_Switch:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_952_digital) => Global
            Clock Enable: PosEdge(Net_1046)
        Main Equation            : 1 pterm
        (
              \Debouncer_Switch:DEBOUNCER[0]:d_sync_0\
        );
        Output = \Debouncer_Switch:DEBOUNCER[0]:d_sync_1\ (fanout=1)

    MacroCell: Name=Net_989, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_952_digital) => Global
            Clock Enable: PosEdge(Net_1046)
        Main Equation            : 1 pterm
        (
              !\Debouncer_Switch:DEBOUNCER[0]:d_sync_0\ * 
              \Debouncer_Switch:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_989 (fanout=1)

    MacroCell: Name=\DebouncerClockDivider:not_last_reset\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_952_digital) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \DebouncerClockDivider:not_last_reset\ (fanout=4)

    MacroCell: Name=\DebouncerClockDivider:count_2\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_952_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \DebouncerClockDivider:not_last_reset\ * 
              \DebouncerClockDivider:count_2\ * 
              !\DebouncerClockDivider:count_1\ * 
              !\DebouncerClockDivider:count_0\
            + \DebouncerClockDivider:not_last_reset\ * 
              \DebouncerClockDivider:count_1\ * 
              \DebouncerClockDivider:count_0\
        );
        Output = \DebouncerClockDivider:count_2\ (fanout=3)

    MacroCell: Name=\DebouncerClockDivider:count_1\, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_952_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \DebouncerClockDivider:not_last_reset\ * 
              \DebouncerClockDivider:count_0\
        );
        Output = \DebouncerClockDivider:count_1\ (fanout=3)

    MacroCell: Name=\DebouncerClockDivider:count_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_952_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\DebouncerClockDivider:not_last_reset\
            + \DebouncerClockDivider:count_2\ * 
              !\DebouncerClockDivider:count_1\ * 
              !\DebouncerClockDivider:count_0\
        );
        Output = \DebouncerClockDivider:count_0\ (fanout=4)

    MacroCell: Name=\UART_Debug:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_Debug:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_Debug:BUART:txn\ * \UART_Debug:BUART:tx_state_1\ * 
              !\UART_Debug:BUART:tx_bitclk\
            + \UART_Debug:BUART:txn\ * \UART_Debug:BUART:tx_state_2\
            + !\UART_Debug:BUART:tx_state_1\ * \UART_Debug:BUART:tx_state_0\ * 
              !\UART_Debug:BUART:tx_shift_out\ * 
              !\UART_Debug:BUART:tx_state_2\
            + !\UART_Debug:BUART:tx_state_1\ * \UART_Debug:BUART:tx_state_0\ * 
              !\UART_Debug:BUART:tx_state_2\ * !\UART_Debug:BUART:tx_bitclk\
            + \UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_0\ * 
              !\UART_Debug:BUART:tx_shift_out\ * 
              !\UART_Debug:BUART:tx_state_2\ * 
              !\UART_Debug:BUART:tx_counter_dp\ * 
              \UART_Debug:BUART:tx_bitclk\
        );
        Output = \UART_Debug:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_Debug:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Debug:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_Debug:BUART:tx_state_1\ * \UART_Debug:BUART:tx_state_0\ * 
              \UART_Debug:BUART:tx_bitclk_enable_pre\ * 
              \UART_Debug:BUART:tx_state_2\
            + \UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_2\ * 
              \UART_Debug:BUART:tx_counter_dp\ * \UART_Debug:BUART:tx_bitclk\
            + \UART_Debug:BUART:tx_state_0\ * !\UART_Debug:BUART:tx_state_2\ * 
              \UART_Debug:BUART:tx_bitclk\
        );
        Output = \UART_Debug:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_Debug:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Debug:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_0\ * 
              \UART_Debug:BUART:tx_bitclk_enable_pre\ * 
              !\UART_Debug:BUART:tx_fifo_empty\
            + !\UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_0\ * 
              !\UART_Debug:BUART:tx_fifo_empty\ * 
              !\UART_Debug:BUART:tx_state_2\
            + \UART_Debug:BUART:tx_state_1\ * \UART_Debug:BUART:tx_state_0\ * 
              \UART_Debug:BUART:tx_bitclk_enable_pre\ * 
              \UART_Debug:BUART:tx_fifo_empty\ * 
              \UART_Debug:BUART:tx_state_2\
            + \UART_Debug:BUART:tx_state_0\ * !\UART_Debug:BUART:tx_state_2\ * 
              \UART_Debug:BUART:tx_bitclk\
        );
        Output = \UART_Debug:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_Debug:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Debug:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_0\ * 
              \UART_Debug:BUART:tx_bitclk_enable_pre\ * 
              \UART_Debug:BUART:tx_state_2\
            + \UART_Debug:BUART:tx_state_1\ * \UART_Debug:BUART:tx_state_0\ * 
              \UART_Debug:BUART:tx_bitclk_enable_pre\ * 
              \UART_Debug:BUART:tx_state_2\
            + \UART_Debug:BUART:tx_state_1\ * \UART_Debug:BUART:tx_state_0\ * 
              !\UART_Debug:BUART:tx_state_2\ * \UART_Debug:BUART:tx_bitclk\
            + \UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_2\ * 
              \UART_Debug:BUART:tx_counter_dp\ * \UART_Debug:BUART:tx_bitclk\
        );
        Output = \UART_Debug:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_Debug:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Debug:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_0\ * 
              \UART_Debug:BUART:tx_state_2\
            + !\UART_Debug:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_Debug:BUART:tx_bitclk\ (fanout=4)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART_Debug:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_Debug:Net_9_digital\ ,
            cs_addr_2 => \UART_Debug:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_Debug:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_Debug:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_Debug:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_Debug:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_Debug:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_Debug:Net_9_digital\ ,
            cs_addr_0 => \UART_Debug:BUART:counter_load_not\ ,
            ce0_reg => \UART_Debug:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_Debug:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART_Debug:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_Debug:Net_9_digital\ ,
            status_3 => \UART_Debug:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_Debug:BUART:tx_status_2\ ,
            status_1 => \UART_Debug:BUART:tx_fifo_empty\ ,
            status_0 => \UART_Debug:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\BLE:bless_isr\
        PORT MAP (
            interrupt => \BLE:Net_15\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\ADC_SAR_Seq:IRQ\
        PORT MAP (
            interrupt => \ADC_SAR_Seq:Net_3112\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =ISR_LSM_INT1
        PORT MAP (
            interrupt => Net_656 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =ISR_LSM_INT2
        PORT MAP (
            interrupt => Net_662 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =ISR_LSM_INTG
        PORT MAP (
            interrupt => Net_668 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =ISR_ADX_INT1
        PORT MAP (
            interrupt => Net_686 );
        Properties:
        {
            int_type = "01"
        }

    interrupt: Name =ISR_ADX_INT2
        PORT MAP (
            interrupt => Net_692 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =ISR_LSM_DRDY_G
        PORT MAP (
            interrupt => Net_674 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =ISR_Switch
        PORT MAP (
            interrupt => Net_989 );
        Properties:
        {
            int_type = "01"
        }

    interrupt: Name =ISR_SampleOutput
        PORT MAP (
            interrupt => Net_1059 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    2 :    4 : 50.00 %
Interrupts                    :   10 :   22 :   32 : 31.25 %
IO                            :   25 :   13 :   38 : 65.79 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    1 :    1 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    2 :    0 :    2 : 100.00 %
BLE                           :    1 :    0 :    1 : 100.00 %
Timer/Counter/PWM             :    1 :    3 :    4 : 25.00 %
Pre-configured Blocks         :    2 :    2 :    4 : 50.00 %
Comparator/Opamp              :    0 :    4 :    4 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    0 :    1 : 100.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    1 :    1 :  0.00 %
  8-bit IDAC                  :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.378ms
Tech mapping phase: Elapsed time ==> 0s.545ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="Analog Placement">
Elapsed time ==> 0.2419874s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.549ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0354580 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.041ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_593 {
    p3_4
    PASS0_SARMUX0_sw4
    PASS0_sarmux_vplus
  }
  Net: \ADC_SAR_Seq:Net_3113\ {
  }
  Net: \ADC_SAR_Seq:Net_3227\ {
  }
  Net: \ADC_SAR_Seq:mux_bus_minus_0\ {
  }
  Net: \ADC_SAR_Seq:mux_bus_minus_1\ {
  }
  Net: \ADC_SAR_Seq:mux_bus_plus_1\ {
  }
}
Map of item to net {
  p3_4                                             -> Net_593
  PASS0_SARMUX0_sw4                                -> Net_593
  PASS0_sarmux_vplus                               -> Net_593
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.071ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.4 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    6 :    2 :    8 :  75.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.00
                   Pterms :            5.50
               Macrocells :            2.83
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.037ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.131ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.036ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 172, final cost is 172 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          3 :       9.33 :       5.67
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=3, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_Debug:BUART:txn\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_Debug:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_Debug:BUART:txn\ * \UART_Debug:BUART:tx_state_1\ * 
              !\UART_Debug:BUART:tx_bitclk\
            + \UART_Debug:BUART:txn\ * \UART_Debug:BUART:tx_state_2\
            + !\UART_Debug:BUART:tx_state_1\ * \UART_Debug:BUART:tx_state_0\ * 
              !\UART_Debug:BUART:tx_shift_out\ * 
              !\UART_Debug:BUART:tx_state_2\
            + !\UART_Debug:BUART:tx_state_1\ * \UART_Debug:BUART:tx_state_0\ * 
              !\UART_Debug:BUART:tx_state_2\ * !\UART_Debug:BUART:tx_bitclk\
            + \UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_0\ * 
              !\UART_Debug:BUART:tx_shift_out\ * 
              !\UART_Debug:BUART:tx_state_2\ * 
              !\UART_Debug:BUART:tx_counter_dp\ * 
              \UART_Debug:BUART:tx_bitclk\
        );
        Output = \UART_Debug:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Debug:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_0\ * 
              \UART_Debug:BUART:tx_bitclk_enable_pre\ * 
              \UART_Debug:BUART:tx_fifo_empty\ * 
              \UART_Debug:BUART:tx_state_2\
        );
        Output = \UART_Debug:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_Debug:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Debug:BUART:tx_fifo_notfull\
        );
        Output = \UART_Debug:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=3, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_Debug:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Debug:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_0\ * 
              \UART_Debug:BUART:tx_bitclk_enable_pre\ * 
              !\UART_Debug:BUART:tx_fifo_empty\
            + !\UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_0\ * 
              !\UART_Debug:BUART:tx_fifo_empty\ * 
              !\UART_Debug:BUART:tx_state_2\
            + \UART_Debug:BUART:tx_state_1\ * \UART_Debug:BUART:tx_state_0\ * 
              \UART_Debug:BUART:tx_bitclk_enable_pre\ * 
              \UART_Debug:BUART:tx_fifo_empty\ * 
              \UART_Debug:BUART:tx_state_2\
            + \UART_Debug:BUART:tx_state_0\ * !\UART_Debug:BUART:tx_state_2\ * 
              \UART_Debug:BUART:tx_bitclk\
        );
        Output = \UART_Debug:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1089, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Debug:BUART:txn\
        );
        Output = Net_1089 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_Debug:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Debug:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_Debug:BUART:tx_state_1\ * \UART_Debug:BUART:tx_state_0\ * 
              \UART_Debug:BUART:tx_bitclk_enable_pre\ * 
              \UART_Debug:BUART:tx_state_2\
            + \UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_2\ * 
              \UART_Debug:BUART:tx_counter_dp\ * \UART_Debug:BUART:tx_bitclk\
            + \UART_Debug:BUART:tx_state_0\ * !\UART_Debug:BUART:tx_state_2\ * 
              \UART_Debug:BUART:tx_bitclk\
        );
        Output = \UART_Debug:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_Debug:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_Debug:Net_9_digital\ ,
        cs_addr_2 => \UART_Debug:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_Debug:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_Debug:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_Debug:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_Debug:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_Debug:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_Debug:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_Debug:Net_9_digital\ ,
        status_3 => \UART_Debug:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_Debug:BUART:tx_status_2\ ,
        status_1 => \UART_Debug:BUART:tx_fifo_empty\ ,
        status_0 => \UART_Debug:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=3, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_Debug:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Debug:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_0\ * 
              \UART_Debug:BUART:tx_bitclk_enable_pre\ * 
              \UART_Debug:BUART:tx_state_2\
            + \UART_Debug:BUART:tx_state_1\ * \UART_Debug:BUART:tx_state_0\ * 
              \UART_Debug:BUART:tx_bitclk_enable_pre\ * 
              \UART_Debug:BUART:tx_state_2\
            + \UART_Debug:BUART:tx_state_1\ * \UART_Debug:BUART:tx_state_0\ * 
              !\UART_Debug:BUART:tx_state_2\ * \UART_Debug:BUART:tx_bitclk\
            + \UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_2\ * 
              \UART_Debug:BUART:tx_counter_dp\ * \UART_Debug:BUART:tx_bitclk\
        );
        Output = \UART_Debug:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Debug:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_0\ * 
              \UART_Debug:BUART:tx_bitclk_enable_pre\
            + !\UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_0\ * 
              !\UART_Debug:BUART:tx_state_2\
        );
        Output = \UART_Debug:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_Debug:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Debug:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_0\ * 
              \UART_Debug:BUART:tx_state_2\
            + !\UART_Debug:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_Debug:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=2, #inputs=4, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\DebouncerClockDivider:count_1\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_952_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \DebouncerClockDivider:not_last_reset\ * 
              \DebouncerClockDivider:count_0\
        );
        Output = \DebouncerClockDivider:count_1\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\DebouncerClockDivider:count_0\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_952_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\DebouncerClockDivider:not_last_reset\
            + \DebouncerClockDivider:count_2\ * 
              !\DebouncerClockDivider:count_1\ * 
              !\DebouncerClockDivider:count_0\
        );
        Output = \DebouncerClockDivider:count_0\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_Debug:Net_9_digital\ ,
        cs_addr_0 => \UART_Debug:BUART:counter_load_not\ ,
        ce0_reg => \UART_Debug:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_Debug:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_989, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_952_digital) => Global
            Clock Enable: PosEdge(Net_1046)
        Main Equation            : 1 pterm
        (
              !\Debouncer_Switch:DEBOUNCER[0]:d_sync_0\ * 
              \Debouncer_Switch:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_989 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Debouncer_Switch:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_952_digital) => Global
            Clock Enable: PosEdge(Net_1046)
        Main Equation            : 1 pterm
        (
              \Debouncer_Switch:DEBOUNCER[0]:d_sync_0\
        );
        Output = \Debouncer_Switch:DEBOUNCER[0]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Debouncer_Switch:DEBOUNCER[0]:d_sync_0\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_952_digital) => Global
            Clock Enable: PosEdge(Net_1046)
        Main Equation            : 1 pterm
        (
              Net_931
        );
        Output = \Debouncer_Switch:DEBOUNCER[0]:d_sync_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=3, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\DebouncerClockDivider:count_2\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_952_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \DebouncerClockDivider:not_last_reset\ * 
              \DebouncerClockDivider:count_2\ * 
              !\DebouncerClockDivider:count_1\ * 
              !\DebouncerClockDivider:count_0\
            + \DebouncerClockDivider:not_last_reset\ * 
              \DebouncerClockDivider:count_1\ * 
              \DebouncerClockDivider:count_0\
        );
        Output = \DebouncerClockDivider:count_2\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1046, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_952_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_1046 * !\DebouncerClockDivider:not_last_reset\
            + !Net_1046 * \DebouncerClockDivider:count_2\ * 
              !\DebouncerClockDivider:count_1\ * 
              !\DebouncerClockDivider:count_0\
            + Net_1046 * \DebouncerClockDivider:not_last_reset\ * 
              !\DebouncerClockDivider:count_2\ * 
              \DebouncerClockDivider:count_1\ * 
              !\DebouncerClockDivider:count_0\
        );
        Output = Net_1046 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\DebouncerClockDivider:not_last_reset\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_952_digital) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \DebouncerClockDivider:not_last_reset\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =ISR_ADX_INT1
        PORT MAP (
            interrupt => Net_686 );
        Properties:
        {
            int_type = "01"
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =ISR_ADX_INT2
        PORT MAP (
            interrupt => Net_692 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =ISR_LSM_DRDY_G
        PORT MAP (
            interrupt => Net_674 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =ISR_LSM_INT1
        PORT MAP (
            interrupt => Net_656 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =ISR_LSM_INT2
        PORT MAP (
            interrupt => Net_662 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =ISR_LSM_INTG
        PORT MAP (
            interrupt => Net_668 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(7)] 
    interrupt: Name =ISR_Switch
        PORT MAP (
            interrupt => Net_989 );
        Properties:
        {
            int_type = "01"
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\BLE:bless_isr\
        PORT MAP (
            interrupt => \BLE:Net_15\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\ADC_SAR_Seq:IRQ\
        PORT MAP (
            interrupt => \ADC_SAR_Seq:Net_3112\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(17)] 
    interrupt: Name =ISR_SampleOutput
        PORT MAP (
            interrupt => Net_1059 );
        Properties:
        {
            int_type = "10"
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = \SPI_LSM9DS0:mosi_m(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \SPI_LSM9DS0:mosi_m(0)\__PA ,
        input => \SPI_LSM9DS0:Net_1061\ ,
        pad => \SPI_LSM9DS0:mosi_m(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \SPI_LSM9DS0:miso_m(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \SPI_LSM9DS0:miso_m(0)\__PA ,
        fb => \SPI_LSM9DS0:Net_663\ ,
        pad => \SPI_LSM9DS0:miso_m(0)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \SPI_LSM9DS0:ss0_m(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \SPI_LSM9DS0:ss0_m(0)\__PA ,
        input => \SPI_LSM9DS0:ss_0\ ,
        pad => \SPI_LSM9DS0:ss0_m(0)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \SPI_LSM9DS0:sclk_m(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \SPI_LSM9DS0:sclk_m(0)\__PA ,
        input => \SPI_LSM9DS0:Net_1059\ ,
        pad => \SPI_LSM9DS0:sclk_m(0)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_LSM_INT2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_LSM_INT2(0)__PA ,
        fb => Net_662 ,
        pad => Pin_LSM_INT2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_LSM_INT1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_LSM_INT1(0)__PA ,
        fb => Net_656 ,
        pad => Pin_LSM_INT1(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_LSM_INTG(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_LSM_INTG(0)__PA ,
        fb => Net_668 ,
        pad => Pin_LSM_INTG(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \SPI_LSM9DS0:ss1_m(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \SPI_LSM9DS0:ss1_m(0)\__PA ,
        input => \SPI_LSM9DS0:ss_1\ ,
        pad => \SPI_LSM9DS0:ss1_m(0)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_ADX_INT1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_ADX_INT1(0)__PA ,
        fb => Net_686 ,
        pad => Pin_ADX_INT1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_ADX_INT2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_ADX_INT2(0)__PA ,
        fb => Net_692 ,
        pad => Pin_ADX_INT2(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \SPI_ADX:mosi_m(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \SPI_ADX:mosi_m(0)\__PA ,
        input => \SPI_ADX:Net_1061\ ,
        pad => \SPI_ADX:mosi_m(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \SPI_ADX:miso_m(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \SPI_ADX:miso_m(0)\__PA ,
        fb => \SPI_ADX:Net_663\ ,
        pad => \SPI_ADX:miso_m(0)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \SPI_ADX:ss0_m(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \SPI_ADX:ss0_m(0)\__PA ,
        input => \SPI_ADX:ss_0\ ,
        pad => \SPI_ADX:ss0_m(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \SPI_ADX:sclk_m(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \SPI_ADX:sclk_m(0)\__PA ,
        input => \SPI_ADX:Net_1059\ ,
        pad => \SPI_ADX:sclk_m(0)_PAD\ );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_LED(0)__PA ,
        pad => Pin_LED(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_LED(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_LED(1)__PA ,
        pad => Pin_LED(1)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_LSM_DRDY(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_LSM_DRDY(0)__PA ,
        fb => Net_674 ,
        pad => Pin_LSM_DRDY(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_LSM_DEN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_LSM_DEN(0)__PA ,
        pad => Pin_LSM_DEN(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_Switch(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Switch(0)__PA ,
        fb => Net_931 ,
        pad => Pin_Switch(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=4]: 
Pin : Name = Pin_VBAT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_VBAT(0)__PA ,
        analog_term => Net_593 ,
        pad => Pin_VBAT(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = DebugTx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => DebugTx(0)__PA ,
        input => Net_1089 ,
        pad => DebugTx(0)_PAD );
    Properties:
    {
    }

Port 4 is empty
Port 5 is empty
Port 6 is empty
Clock group 0: 
    M0S8 Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFCLK ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_EXTCLK ,
            sysclk => ClockBlock_SYSCLK ,
            eco => ClockBlock_ECO ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFCLK ,
            wco => ClockBlock_WCO ,
            dsi_in_0 => ClockBlock_Routed1 ,
            ff_div_1 => \SPI_LSM9DS0:Net_847_ff1\ ,
            ff_div_2 => \SPI_ADX:Net_847_ff2\ ,
            ff_div_6 => \ADC_SAR_Seq:Net_1845_ff6\ ,
            udb_div_0 => dclk_to_genclk ,
            ff_div_7 => Net_952_ff7 ,
            udb_div_1 => dclk_to_genclk_1 );
        Properties:
        {
        }
PM group 0: empty
SPC group 0: empty
WDT group 0: empty
FSS group 0: empty
LP Comparator group 0: empty
Serial Communication (SCB) group 0: 
    SCB Block @ F(SCB,0): 
    m0s8scbcell: Name =\SPI_ADX:SCB\
        PORT MAP (
            clock => \SPI_ADX:Net_847_ff2\ ,
            interrupt => Net_507 ,
            tx => \SPI_ADX:Net_1062\ ,
            rts => \SPI_ADX:Net_1053\ ,
            mosi_m => \SPI_ADX:Net_1061\ ,
            miso_m => \SPI_ADX:Net_663\ ,
            select_m_3 => \SPI_ADX:ss_3\ ,
            select_m_2 => \SPI_ADX:ss_2\ ,
            select_m_1 => \SPI_ADX:ss_1\ ,
            select_m_0 => \SPI_ADX:ss_0\ ,
            sclk_m => \SPI_ADX:Net_1059\ ,
            miso_s => \SPI_ADX:Net_1055\ ,
            tx_req => Net_510 ,
            rx_req => Net_509 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 1
        }
    SCB Block @ F(SCB,1): 
    m0s8scbcell: Name =\SPI_LSM9DS0:SCB\
        PORT MAP (
            clock => \SPI_LSM9DS0:Net_847_ff1\ ,
            interrupt => Net_503 ,
            tx => \SPI_LSM9DS0:Net_1062\ ,
            rts => \SPI_LSM9DS0:Net_1053\ ,
            mosi_m => \SPI_LSM9DS0:Net_1061\ ,
            miso_m => \SPI_LSM9DS0:Net_663\ ,
            select_m_3 => \SPI_LSM9DS0:ss_3\ ,
            select_m_2 => \SPI_LSM9DS0:ss_2\ ,
            select_m_1 => \SPI_LSM9DS0:ss_1\ ,
            select_m_0 => \SPI_LSM9DS0:ss_0\ ,
            sclk_m => \SPI_LSM9DS0:Net_1059\ ,
            miso_s => \SPI_LSM9DS0:Net_1055\ ,
            tx_req => Net_506 ,
            rx_req => Net_505 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 1
        }
CapSense group 0: empty
8-bit IDAC group 0: empty
7-bit IDAC group 0: empty
Timer/Counter/PWM group 0: 
    Tcpwm Block @ F(TCPWM,0): 
    m0s8tcpwmcell: Name =\Timer_Sampling:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_952_ff7 ,
            capture => zero ,
            count => one ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_1072 ,
            tr_overflow => Net_1071 ,
            tr_compare_match => Net_1073 ,
            line_out => Net_1074 ,
            line_out_compl => Net_1075 ,
            interrupt => Net_1059 );
        Properties:
        {
            cy_registers = ""
        }
Comparator/Opamp group 0: empty
Die Temp group 0: empty
SAR ADC group 0: 
    PSoC4 SAR ADC @ F(SARADC,0): 
    p4sarcell: Name =\ADC_SAR_Seq:cy_psoc4_sar\
        PORT MAP (
            vplus => Net_593 ,
            vminus => \ADC_SAR_Seq:mux_bus_minus_0\ ,
            vref => \ADC_SAR_Seq:Net_3113\ ,
            ext_vref => \ADC_SAR_Seq:Net_3227\ ,
            clock => \ADC_SAR_Seq:Net_1845_ff6\ ,
            sample_done => Net_1029 ,
            chan_id_valid => \ADC_SAR_Seq:Net_3108\ ,
            chan_id_3 => \ADC_SAR_Seq:Net_3109_3\ ,
            chan_id_2 => \ADC_SAR_Seq:Net_3109_2\ ,
            chan_id_1 => \ADC_SAR_Seq:Net_3109_1\ ,
            chan_id_0 => \ADC_SAR_Seq:Net_3109_0\ ,
            data_valid => \ADC_SAR_Seq:Net_3110\ ,
            data_11 => \ADC_SAR_Seq:Net_3111_11\ ,
            data_10 => \ADC_SAR_Seq:Net_3111_10\ ,
            data_9 => \ADC_SAR_Seq:Net_3111_9\ ,
            data_8 => \ADC_SAR_Seq:Net_3111_8\ ,
            data_7 => \ADC_SAR_Seq:Net_3111_7\ ,
            data_6 => \ADC_SAR_Seq:Net_3111_6\ ,
            data_5 => \ADC_SAR_Seq:Net_3111_5\ ,
            data_4 => \ADC_SAR_Seq:Net_3111_4\ ,
            data_3 => \ADC_SAR_Seq:Net_3111_3\ ,
            data_2 => \ADC_SAR_Seq:Net_3111_2\ ,
            data_1 => \ADC_SAR_Seq:Net_3111_1\ ,
            data_0 => \ADC_SAR_Seq:Net_3111_0\ ,
            tr_sar_out => Net_1030 ,
            irq => \ADC_SAR_Seq:Net_3112\ );
        Properties:
        {
            cy_registers = ""
        }
Segment LCD group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => \UART_Debug:Net_9_digital\ ,
            gen_clk_in_0 => dclk_to_genclk ,
            gen_clk_out_1 => Net_952_digital ,
            gen_clk_in_1 => dclk_to_genclk_1 );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
ANAPUMP group 0: empty
BLE group 0: 
    BLE Block @ F(BLE,0): 
    p4blecell: Name =\BLE:cy_m0s8_ble\
        PORT MAP (
            interrupt => \BLE:Net_15\ );
        Properties:
        {
        }
GANGED_PICU group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                         | 
Port | Pin | Fixed |      Type |       Drive Mode |                    Name | Connections
-----+-----+-------+-----------+------------------+-------------------------+---------------------------
   0 |   0 |     * |      NONE |         CMOS_OUT | \SPI_LSM9DS0:mosi_m(0)\ | In(\SPI_LSM9DS0:Net_1061\)
     |   1 |     * |      NONE |     HI_Z_DIGITAL | \SPI_LSM9DS0:miso_m(0)\ | FB(\SPI_LSM9DS0:Net_663\)
     |   2 |     * |      NONE |         CMOS_OUT |  \SPI_LSM9DS0:ss0_m(0)\ | In(\SPI_LSM9DS0:ss_0\)
     |   3 |     * |      NONE |         CMOS_OUT | \SPI_LSM9DS0:sclk_m(0)\ | In(\SPI_LSM9DS0:Net_1059\)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |         Pin_LSM_INT2(0) | FB(Net_662)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |         Pin_LSM_INT1(0) | FB(Net_656)
-----+-----+-------+-----------+------------------+-------------------------+---------------------------
   1 |   0 |     * |      NONE |     HI_Z_DIGITAL |         Pin_LSM_INTG(0) | FB(Net_668)
     |   1 |     * |      NONE |         CMOS_OUT |  \SPI_LSM9DS0:ss1_m(0)\ | In(\SPI_LSM9DS0:ss_1\)
     |   2 |     * |      NONE |     HI_Z_DIGITAL |         Pin_ADX_INT1(0) | FB(Net_686)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |         Pin_ADX_INT2(0) | FB(Net_692)
     |   4 |     * |      NONE |         CMOS_OUT |     \SPI_ADX:mosi_m(0)\ | In(\SPI_ADX:Net_1061\)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |     \SPI_ADX:miso_m(0)\ | FB(\SPI_ADX:Net_663\)
     |   6 |     * |      NONE |         CMOS_OUT |      \SPI_ADX:ss0_m(0)\ | In(\SPI_ADX:ss_0\)
     |   7 |     * |      NONE |         CMOS_OUT |     \SPI_ADX:sclk_m(0)\ | In(\SPI_ADX:Net_1059\)
-----+-----+-------+-----------+------------------+-------------------------+---------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT |              Pin_LED(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |              Pin_LED(1) | 
     |   2 |     * |      NONE |     HI_Z_DIGITAL |         Pin_LSM_DRDY(0) | FB(Net_674)
     |   3 |     * |      NONE |         CMOS_OUT |          Pin_LSM_DEN(0) | 
     |   5 |     * |      NONE |     HI_Z_DIGITAL |           Pin_Switch(0) | FB(Net_931)
-----+-----+-------+-----------+------------------+-------------------------+---------------------------
   3 |   4 |     * |      NONE |      HI_Z_ANALOG |             Pin_VBAT(0) | Analog(Net_593)
     |   7 |     * |      NONE |         CMOS_OUT |              DebugTx(0) | In(Net_1089)
--------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.029ms
Digital Placement phase: Elapsed time ==> 1s.126ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.892ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.514ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.090ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in IMUBLE_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.533ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.007ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.231ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 4s.798ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 4s.864ms
API generation phase: Elapsed time ==> 3s.181ms
Dependency generation phase: Elapsed time ==> 0s.053ms
Cleanup phase: Elapsed time ==> 0s.003ms
