<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SURF: axi/rtl/AxiStreamDmaRingRead.vhd Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SURF
   &#160;<span id="projectnumber">1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('AxiStreamDmaRingRead_8vhd_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">AxiStreamDmaRingRead.vhd</div>  </div>
</div><!--header-->
<div class="contents">
<a href="AxiStreamDmaRingRead_8vhd.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="keyword">-------------------------------------------------------------------------------</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="keyword">-- File       : AxiStreamDmaRingRead.vhd</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="keyword">-- Company    : SLAC National Accelerator Laboratory</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="keyword">-- Created    : 2015-09-29</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="keyword">-- Last update: 2016-08-02</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="keyword">-------------------------------------------------------------------------------</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="keyword">-- Description: AXI Stream to DMA Ring Buffer Read Module</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="keyword">-------------------------------------------------------------------------------</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="keyword">-- This file is part of &#39;SLAC Firmware Standard Library&#39;.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="keyword">-- It is subject to the license terms in the LICENSE.txt file found in the </span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="keyword">-- top-level directory of this distribution and at: </span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="keyword">--    https://confluence.slac.stanford.edu/display/ppareg/LICENSE.html. </span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="keyword">-- No part of &#39;SLAC Firmware Standard Library&#39;, including this file, </span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="keyword">-- may be copied, modified, propagated, or distributed except according to </span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="keyword">-- the terms contained in the LICENSE.txt file.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="keyword">-------------------------------------------------------------------------------</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;</div><div class="line"><a name="l00018"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingRead.html#a0a6af6eef40212dbaf130d57ce711256">   18</a></span>&#160;<span class="vhdlkeyword">library </span><span class="keywordflow">ieee</span>;</div><div class="line"><a name="l00019"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingRead.html#acd03516902501cd1c7296a98e22c6fcb">   19</a></span>&#160;<span class="vhdlkeyword">use </span><a class="code" href="classAxiStreamDmaRingPkg.html#a0a6af6eef40212dbaf130d57ce711256">ieee</a>.std_logic_1164.<span class="keywordflow">all</span>;</div><div class="line"><a name="l00020"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingRead.html#a598da929e807d58939b47499e8bc9fa8">   20</a></span>&#160;<span class="vhdlkeyword">use </span><a class="code" href="classAxiStreamDmaRingPkg.html#a0a6af6eef40212dbaf130d57ce711256">ieee</a>.std_logic_unsigned.<span class="keywordflow">all</span>;</div><div class="line"><a name="l00021"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingRead.html#a0f5ecc6613f63d07f7963a97b1b26095">   21</a></span>&#160;<span class="vhdlkeyword">use </span><a class="code" href="classAxiStreamDmaRingPkg.html#a0a6af6eef40212dbaf130d57ce711256">ieee</a>.std_logic_arith.<span class="keywordflow">all</span>;</div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;</div><div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingRead.html#af2fe75efbe0a68c3fb806bb88b1a81ba">   23</a></span>&#160;<span class="vhdlkeyword">use </span>work.<a class="code" href="classStdRtlPkg.html">StdRtlPkg</a>.<span class="keywordflow">all</span>;</div><div class="line"><a name="l00024"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingRead.html#a776f7d1c3e4102d6af8db8ec00c215ce">   24</a></span>&#160;<span class="vhdlkeyword">use </span>work.<a class="code" href="classAxiStreamPkg.html">AxiStreamPkg</a>.<span class="keywordflow">all</span>;</div><div class="line"><a name="l00025"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingRead.html#a8b54e22b2a07048034b61d5e4ba396e3">   25</a></span>&#160;<span class="vhdlkeyword">use </span>work.<a class="code" href="classSsiPkg.html">SsiPkg</a>.<span class="keywordflow">all</span>;</div><div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingRead.html#af98a1f0df20cf0e5f0fdb9f5999ad782">   26</a></span>&#160;<span class="vhdlkeyword">use </span>work.<a class="code" href="classAxiLitePkg.html">AxiLitePkg</a>.<span class="keywordflow">all</span>;</div><div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingRead.html#acc6fb293317fee70021508a31e65e8ee">   27</a></span>&#160;<span class="vhdlkeyword">use </span>work.<a class="code" href="classAxiLiteMasterPkg.html">AxiLiteMasterPkg</a>.<span class="keywordflow">all</span>;</div><div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingRead.html#a2265afb78be50b98531f22e9da258a54">   28</a></span>&#160;<span class="vhdlkeyword">use </span>work.<a class="code" href="classAxiPkg.html">AxiPkg</a>.<span class="keywordflow">all</span>;</div><div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingRead.html#a1158b81e0f7e37b65d3b1897e40a40fd">   29</a></span>&#160;<span class="vhdlkeyword">use </span>work.<a class="code" href="classAxiDmaPkg.html">AxiDmaPkg</a>.<span class="keywordflow">all</span>;</div><div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingRead.html#a0d3269c436b2064f98026589b7170477">   30</a></span>&#160;<span class="vhdlkeyword">use </span>work.<a class="code" href="classAxiStreamDmaRingPkg.html">AxiStreamDmaRingPkg</a>.<span class="keywordflow">all</span>;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="keyword">--! @see entity </span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="keyword"> --! @ingroup axi</span></div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingRead.html">   34</a></span>&#160;<span class="keywordflow">entity </span><a class="code" href="classAxiStreamDmaRingRead.html">AxiStreamDmaRingRead</a> <span class="keywordflow">is</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;   <span class="keywordflow">generic</span> <span class="vhdlchar">(</span></div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingRead.html#a67a837684e4f18c2d236ac1d053b419b">   37</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingRead.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a></span>                 <span class="vhdlchar">:</span> <span class="comment">time</span>                     <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="vhdlchar">ns</span>;</div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingRead.html#ae34d5e4a29969721313ed8aeb9b3f28b">   38</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingRead.html#ae34d5e4a29969721313ed8aeb9b3f28b">BUFFERS_G</a></span>             <span class="vhdlchar">:</span> <span class="comment">natural</span> <span class="keywordflow">range</span> <span class="vhdllogic"></span><span class="vhdllogic">2</span> <span class="keywordflow">to</span> <span class="vhdllogic"></span><span class="vhdllogic">64</span>    <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">64</span>;</div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingRead.html#a5a355d4690628146921f4169a67e9fb4">   39</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingRead.html#a5a355d4690628146921f4169a67e9fb4">BURST_SIZE_BYTES_G</a></span>    <span class="vhdlchar">:</span> <span class="comment">natural</span> <span class="keywordflow">range</span> <span class="vhdllogic"></span><span class="vhdllogic">4</span> <span class="keywordflow">to</span> <span class="vhdllogic"></span><span class="vhdllogic">2</span><span class="vhdlchar">*</span><span class="vhdlchar">*</span><span class="vhdllogic"></span><span class="vhdllogic">17</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">4096</span>;</div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingRead.html#a89a56896bb614aa96236fb0a1dc6e4ed">   40</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingRead.html#a89a56896bb614aa96236fb0a1dc6e4ed">SSI_OUTPUT_G</a></span>          <span class="vhdlchar">:</span> <span class="comment">boolean</span>                  <span class="vhdlchar">:=</span> <span class="vhdlchar">false</span>;</div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingRead.html#ae1903f9ae02f4ffed7c029858fbcae3b">   41</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingRead.html#ae1903f9ae02f4ffed7c029858fbcae3b">AXIL_BASE_ADDR_G</a></span>      <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>         <span class="vhdlchar">:=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingRead.html#a4dceca88745c094438af931ba8cbedd0">   42</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingRead.html#a4dceca88745c094438af931ba8cbedd0">AXI_STREAM_READY_EN_G</a></span> <span class="vhdlchar">:</span> <span class="comment">boolean</span>                  <span class="vhdlchar">:=</span> <span class="vhdlchar">true</span>;</div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingRead.html#ac355cc23c0925cf0428c2e2c17d04208">   43</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingRead.html#ac355cc23c0925cf0428c2e2c17d04208">AXI_STREAM_CONFIG_G</a></span>   <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classAxiStreamPkg.html#a01afb965ace5b70588a02108f9ba87df">AxiStreamConfigType</a></span>      <span class="vhdlchar">:=</span> <span class="vhdlchar">ssiAxiStreamConfig</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">8</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingRead.html#ac54ea9fda91f2eb1430a7243ada3c3b9">   44</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingRead.html#ac54ea9fda91f2eb1430a7243ada3c3b9">AXI_READ_CONFIG_G</a></span>     <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classAxiPkg.html#acbbdd43b249d3985749da68538c1122a">AxiConfigType</a></span>            <span class="vhdlchar">:=</span> <span class="vhdlchar">axiConfig</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">32</span><span class="vhdlchar">,</span> <span class="vhdllogic"></span><span class="vhdllogic">8</span><span class="vhdlchar">,</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">,</span> <span class="vhdllogic"></span><span class="vhdllogic">8</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;   <span class="keywordflow">port</span> <span class="vhdlchar">(</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="keyword">      -- AXI-Lite Interface for local registers </span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingRead.html#a8e1fd4ab848b98a0c700b34cf7c90b36">   47</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingRead.html#a8e1fd4ab848b98a0c700b34cf7c90b36">axilClk</a></span>         <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingRead.html#a4b36ee28c73fadc67fe1a670f1ba11ff">   48</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingRead.html#a4b36ee28c73fadc67fe1a670f1ba11ff">axilRst</a></span>         <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingRead.html#ac4860d1e38b433d4d699788bbd2e6996">   49</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingRead.html#ac4860d1e38b433d4d699788bbd2e6996">axilReadMaster</a></span>  <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#a5c3ee3ae5f430fa7656a88e45a3354e4">AxiLiteReadMasterType</a></span>;</div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingRead.html#a176b0e9df634925cd27d425cf4a79bf0">   50</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingRead.html#a176b0e9df634925cd27d425cf4a79bf0">axilReadSlave</a></span>   <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#ae5b4897324dec302eaaa23fcb6bed80e">AxiLiteReadSlaveType</a></span>;</div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingRead.html#aca227e106607a8081642fb7957cd0885">   51</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingRead.html#aca227e106607a8081642fb7957cd0885">axilWriteMaster</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#a42c10f727efb8e11d46ca10c8020f99f">AxiLiteWriteMasterType</a></span>;</div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingRead.html#a2a3cd52dd3d5c689a7c30420caaa9871">   52</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingRead.html#a2a3cd52dd3d5c689a7c30420caaa9871">axilWriteSlave</a></span>  <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#aadba1252ff7f25e42343ce5b96f1c20a">AxiLiteWriteSlaveType</a></span>;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="keyword">      -- Status stream</span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingRead.html#a44def0577c43c663d2221fea7d5bdca9">   55</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingRead.html#a44def0577c43c663d2221fea7d5bdca9">statusClk</a></span>    <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingRead.html#ad616d8e0af78abbc148b0795806e645d">   56</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingRead.html#ad616d8e0af78abbc148b0795806e645d">statusRst</a></span>    <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingRead.html#a48face030e8a12a852d089968a295ffa">   57</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingRead.html#a48face030e8a12a852d089968a295ffa">statusMaster</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classAxiStreamPkg.html#a49509d30bc3d42428694cc3496faadbd">AxiStreamMasterType</a></span>;</div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingRead.html#a53a69249c5a63cb9720b2884e6c44ef0">   58</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingRead.html#a53a69249c5a63cb9720b2884e6c44ef0">statusSlave</a></span>  <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classAxiStreamPkg.html#a684312315461e3e575e265ff30fcf68b">AxiStreamSlaveType</a></span> <span class="vhdlchar">:=</span> <span class="vhdlchar"><a class="code" href="classAxiStreamPkg.html#a1673e7d71436639bdd291cb8e73de6dd">AXI_STREAM_SLAVE_FORCE_C</a></span>;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="keyword">      -- DMA Stream</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="keyword">--       dataClk    : in  sl;</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="keyword">--       dataRst    : in  sl;</span></div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingRead.html#a0bbde298f60b6b552c27515154de6c86">   63</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingRead.html#a0bbde298f60b6b552c27515154de6c86">dataMaster</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classAxiStreamPkg.html#a49509d30bc3d42428694cc3496faadbd">AxiStreamMasterType</a></span>;</div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingRead.html#aadfb1df5c302b57e769136f441562866">   64</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingRead.html#aadfb1df5c302b57e769136f441562866">dataSlave</a></span>  <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classAxiStreamPkg.html#a684312315461e3e575e265ff30fcf68b">AxiStreamSlaveType</a></span>;</div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingRead.html#ade92979de6f13f57f501e1de6ea7a5bf">   65</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingRead.html#ade92979de6f13f57f501e1de6ea7a5bf">dataCtrl</a></span>   <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classAxiStreamPkg.html#ac56d1225c167b61d512e36104400875d">AxiStreamCtrlType</a></span> <span class="vhdlchar">:=</span> <span class="vhdlchar"><a class="code" href="classAxiStreamPkg.html#ab3187bed532dbc9e87edcc66ebfecbd7">AXI_STREAM_CTRL_UNUSED_C</a></span>;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="keyword">      -- AXI4 Interface for RAM      </span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingRead.html#a7d8781c632c75ab0fdde6e592fd13d60">   68</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingRead.html#a7d8781c632c75ab0fdde6e592fd13d60">axiClk</a></span>        <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingRead.html#a399a775bae9ae4819d5af6838a95e28e">   69</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingRead.html#a399a775bae9ae4819d5af6838a95e28e">axiRst</a></span>        <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingRead.html#a9bdc62dd3dfa606de560ea0c8f699bdd">   70</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingRead.html#a9bdc62dd3dfa606de560ea0c8f699bdd">axiReadMaster</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classAxiPkg.html#a868da724fafc1b2e1dc9310af0d63743">AxiReadMasterType</a></span>;</div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingRead.html#a5ebc826227f46ce6a7c1373977339cfb">   71</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingRead.html#a5ebc826227f46ce6a7c1373977339cfb">axiReadSlave</a></span>  <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classAxiPkg.html#a720d45a23dcc20773fe07cf693a09f9d">AxiReadSlaveType</a></span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="keywordflow">end</span> <span class="keywordflow">entity</span> <span class="vhdlchar">AxiStreamDmaRingRead</span>;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="keywordflow">architecture</span> rtl <span class="keywordflow">of</span> <a class="code" href="classAxiStreamDmaRingRead.html">AxiStreamDmaRingRead</a> is</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;   <span class="keywordflow">constant</span> <span class="vhdlchar">DMA_ADDR_LOW_C</span> <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">log2</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingRead.html#a5a355d4690628146921f4169a67e9fb4">BURST_SIZE_BYTES_G</a></span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;   <span class="keywordflow">type</span> <span class="vhdlchar">StateType</span> <span class="keywordflow">is</span> <span class="vhdlchar">(</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;      <span class="vhdlchar">START_LOW_S</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;      <span class="vhdlchar">START_HIGH_S</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;      <span class="vhdlchar">END_LOW_S</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;      <span class="vhdlchar">END_HIGH_S</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;      <span class="vhdlchar">MODE_S</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;      <span class="vhdlchar">DMA_REQ_S</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;      <span class="vhdlchar">CLEAR_HIGH_S</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;      <span class="vhdlchar">CLEAR_LOW_S</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;   <span class="keywordflow">type</span> <span class="vhdlchar">RegType</span> <span class="keywordflow">is</span> <span class="keywordflow">record</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;      <span class="vhdlchar">startAddr</span>      <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;      <span class="vhdlchar">endAddr</span>        <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;      <span class="vhdlchar">mode</span>           <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;      <span class="vhdlchar">state</span>          <span class="vhdlchar">:</span> <span class="vhdlchar">StateType</span>;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;      <span class="vhdlchar">axilReq</span>        <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classAxiLiteMasterPkg.html#ad31b61f66a65a6a9139e3e1bd63ca1f4">AxiLiteMasterReqType</a></span>;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;      <span class="vhdlchar">dmaReq</span>         <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classAxiDmaPkg.html#adb682010af664c0ab98299bc636735fe">AxiReadDmaReqType</a></span>;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;      <span class="vhdlchar">intStatusSlave</span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classAxiStreamPkg.html#a684312315461e3e575e265ff30fcf68b">AxiStreamSlaveType</a></span>;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;   <span class="keywordflow">end</span> <span class="keywordflow">record</span> <span class="vhdlchar">RegType</span>;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;   <span class="keywordflow">constant</span> <span class="vhdlchar">REG_INIT_C</span> <span class="vhdlchar">:</span> <span class="vhdlchar">RegType</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">(</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;      <span class="vhdlchar">startAddr</span>      <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;      <span class="vhdlchar">endAddr</span>        <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;      <span class="vhdlchar">mode</span>           <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;      <span class="vhdlchar">state</span>          <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">START_LOW_S</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;      <span class="vhdlchar">axilReq</span>        <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar"><a class="code" href="classAxiLiteMasterPkg.html#a7951f55d75b6b022aa514a4e902b53fa">AXI_LITE_MASTER_REQ_INIT_C</a></span><span class="vhdlchar">,</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;      <span class="vhdlchar">dmaReq</span>         <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar"><a class="code" href="classAxiDmaPkg.html#aea15d003fcd3b0bb073a902c26c28421">AXI_READ_DMA_REQ_INIT_C</a></span><span class="vhdlchar">,</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;      <span class="vhdlchar">intStatusSlave</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar"><a class="code" href="classAxiStreamPkg.html#a75e235e32be736ef8434a6ad8d38778c">AXI_STREAM_SLAVE_INIT_C</a></span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">r</span>   <span class="vhdlchar">:</span> <span class="vhdlchar">RegType</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">REG_INIT_C</span>;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">rin</span> <span class="vhdlchar">:</span> <span class="vhdlchar">RegType</span>;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">intStatusMaster</span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classAxiStreamPkg.html#a49509d30bc3d42428694cc3496faadbd">AxiStreamMasterType</a></span>;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">axilAck</span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classAxiLiteMasterPkg.html#a176ecada9c57fb02cf7cb55641112bbd">AxiLiteMasterAckType</a></span>;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">dmaAck</span>  <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classAxiDmaPkg.html#ac636282bf0fbf1c13030885d6cd5588b">AxiReadDmaAckType</a></span>;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="keyword">   -- axiClk signals</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">dmaReqAxi</span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classAxiDmaPkg.html#adb682010af664c0ab98299bc636735fe">AxiReadDmaReqType</a></span>;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">dmaAckAxi</span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classAxiDmaPkg.html#ac636282bf0fbf1c13030885d6cd5588b">AxiReadDmaAckType</a></span>;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="vhdlkeyword">begin</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="keyword">   -- Assert that stream config has enough tdest bits for the number of buffers being tracked</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="keyword">   -- Axi Lite Bus master</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;   U_AxiLiteMaster_1 : <span class="keywordflow">entity</span> work.<a class="code" href="classAxiLiteMaster.html">AxiLiteMaster</a></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;      <span class="keywordflow">generic</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;         <a class="code" href="classAxiLiteMaster.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a> =&gt; <a class="code" href="classAxiStreamDmaRingRead.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a><span class="vhdlchar">)</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;      <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;         <a class="code" href="classAxiLiteMaster.html#a8e1fd4ab848b98a0c700b34cf7c90b36">axilClk</a>         =&gt; <a class="code" href="classAxiStreamDmaRingRead.html#a8e1fd4ab848b98a0c700b34cf7c90b36">axilClk</a>,<span class="keyword">          -- [in]</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;         <a class="code" href="classAxiLiteMaster.html#a4b36ee28c73fadc67fe1a670f1ba11ff">axilRst</a>         =&gt; <a class="code" href="classAxiStreamDmaRingRead.html#a4b36ee28c73fadc67fe1a670f1ba11ff">axilRst</a>,<span class="keyword">          -- [in]</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;         <a class="code" href="classAxiLiteMaster.html#a157aa2d7688b18c175c7a19614a41870">req</a>             =&gt; r.axilReq,<span class="keyword">        -- [in]</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;         <a class="code" href="classAxiLiteMaster.html#aae28a1604d0e1cbe266fc3e7a334811c">ack</a>             =&gt; axilAck,<span class="keyword">          -- [out]</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;         <a class="code" href="classAxiLiteMaster.html#aca227e106607a8081642fb7957cd0885">axilWriteMaster</a> =&gt; <a class="code" href="classAxiStreamDmaRingRead.html#aca227e106607a8081642fb7957cd0885">axilWriteMaster</a>,<span class="keyword">  -- [out]</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;         <a class="code" href="classAxiLiteMaster.html#a2a3cd52dd3d5c689a7c30420caaa9871">axilWriteSlave</a>  =&gt; <a class="code" href="classAxiStreamDmaRingRead.html#a2a3cd52dd3d5c689a7c30420caaa9871">axilWriteSlave</a>,<span class="keyword">   -- [in]</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;         <a class="code" href="classAxiLiteMaster.html#ac4860d1e38b433d4d699788bbd2e6996">axilReadMaster</a>  =&gt; <a class="code" href="classAxiStreamDmaRingRead.html#ac4860d1e38b433d4d699788bbd2e6996">axilReadMaster</a>,<span class="keyword">   -- [out]</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;         <a class="code" href="classAxiLiteMaster.html#a176b0e9df634925cd27d425cf4a79bf0">axilReadSlave</a>   =&gt; <a class="code" href="classAxiStreamDmaRingRead.html#a176b0e9df634925cd27d425cf4a79bf0">axilReadSlave</a><span class="vhdlchar">)</span>;<span class="keyword">   -- [in]</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="keyword">   -- DMA Write block</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;   U_AxiStreamDmaRead_1 : <span class="keywordflow">entity</span> work.<a class="code" href="classAxiStreamDmaRead.html">AxiStreamDmaRead</a></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;      <span class="keywordflow">generic</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;         <a class="code" href="classAxiStreamDmaRead.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>           =&gt; <a class="code" href="classAxiStreamDmaRingRead.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>,</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;         <a class="code" href="classAxiStreamDmaRead.html#aed65a1d11111776b238cafeb6b243c0a">AXIS_READY_EN_G</a> =&gt; <a class="code" href="classAxiStreamDmaRingRead.html#a4dceca88745c094438af931ba8cbedd0">AXI_STREAM_READY_EN_G</a>,</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;         <a class="code" href="classAxiStreamDmaRead.html#a129eaf71f6056f837f37b4d59ce80a70">AXIS_CONFIG_G</a>   =&gt; <a class="code" href="classAxiStreamDmaRingRead.html#ac355cc23c0925cf0428c2e2c17d04208">AXI_STREAM_CONFIG_G</a>,</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;         <a class="code" href="classAxiStreamDmaRead.html#ac4846a113db5091362e41049a6e0a221">AXI_CONFIG_G</a>    =&gt; <a class="code" href="classAxiStreamDmaRingRead.html#ac54ea9fda91f2eb1430a7243ada3c3b9">AXI_READ_CONFIG_G</a>,</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;         <a class="code" href="classAxiStreamDmaRead.html#a056b407dcdfca6742311295ace4d9dca">AXI_BURST_G</a>     =&gt; &quot;<span class="vhdllogic">01</span>&quot;,<span class="keyword">         -- INCR</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;         <a class="code" href="classAxiStreamDmaRead.html#a2b41715df1d68ccd8f96916eada55a94">AXI_CACHE_G</a>     =&gt; &quot;<span class="vhdllogic">0011</span>&quot;<span class="vhdlchar">)</span><span class="keyword">       -- Cacheable</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;      <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;         <a class="code" href="classAxiStreamDmaRead.html#a7d8781c632c75ab0fdde6e592fd13d60">axiClk</a>        =&gt; <a class="code" href="classAxiStreamDmaRingRead.html#a7d8781c632c75ab0fdde6e592fd13d60">axiClk</a>,<span class="keyword">         -- [in]</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;         <a class="code" href="classAxiStreamDmaRead.html#a399a775bae9ae4819d5af6838a95e28e">axiRst</a>        =&gt; <a class="code" href="classAxiStreamDmaRingRead.html#a399a775bae9ae4819d5af6838a95e28e">axiRst</a>,<span class="keyword">         -- [in]</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;         <a class="code" href="classAxiStreamDmaRead.html#aa7ca3df650f195ee79679b97b7e6131b">dmaReq</a>        =&gt; dmaReqAxi,<span class="keyword">      -- [in]</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;         <a class="code" href="classAxiStreamDmaRead.html#ac51280e49d5163a329c65aa8750588a3">dmaAck</a>        =&gt; dmaAckAxi,<span class="keyword">      -- [out]</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;         <a class="code" href="classAxiStreamDmaRead.html#a456bfcb7ed996c0c9beb97a5f1e4a00c">axisMaster</a>    =&gt; <a class="code" href="classAxiStreamDmaRingRead.html#a0bbde298f60b6b552c27515154de6c86">dataMaster</a>,<span class="keyword">     -- [out]</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;         <a class="code" href="classAxiStreamDmaRead.html#a85565e7916a2d50e77d8eb5254a66479">axisSlave</a>     =&gt; <a class="code" href="classAxiStreamDmaRingRead.html#aadfb1df5c302b57e769136f441562866">dataSlave</a>,<span class="keyword">      -- [in]</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;         <a class="code" href="classAxiStreamDmaRead.html#a3578669a67251c3b470dffb85c881ca3">axisCtrl</a>      =&gt; <a class="code" href="classAxiStreamDmaRingRead.html#ade92979de6f13f57f501e1de6ea7a5bf">dataCtrl</a>,<span class="keyword">       --[in]</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;         <a class="code" href="classAxiStreamDmaRead.html#a9bdc62dd3dfa606de560ea0c8f699bdd">axiReadMaster</a> =&gt; <a class="code" href="classAxiStreamDmaRingRead.html#a9bdc62dd3dfa606de560ea0c8f699bdd">axiReadMaster</a>,<span class="keyword">  -- [out]</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;         <a class="code" href="classAxiStreamDmaRead.html#a5ebc826227f46ce6a7c1373977339cfb">axiReadSlave</a>  =&gt; <a class="code" href="classAxiStreamDmaRingRead.html#a5ebc826227f46ce6a7c1373977339cfb">axiReadSlave</a><span class="vhdlchar">)</span>;<span class="keyword">  -- [in]</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="keyword">   -- Main logic runs on AXI-Lite clk, which may be different from the DMA AXI clk</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="keyword">   -- Synchronize the request/ack bus if necessary</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;   U_Synchronizer_Req : <span class="keywordflow">entity</span> work.<a class="code" href="classSynchronizer.html">Synchronizer</a></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;      <span class="keywordflow">generic</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;         <a class="code" href="classSynchronizer.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>         =&gt; <a class="code" href="classAxiStreamDmaRingRead.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>,</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;         <a class="code" href="classSynchronizer.html#a6a7d6b17e9785461165f513d613f3e29">STAGES_G</a>      =&gt; <span class="vhdllogic">4</span>,</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;         <a class="code" href="classSynchronizer.html#afebdccf6c61e1f63e67b03dbe34d6d6f">BYPASS_SYNC_G</a> =&gt; false<span class="vhdlchar">)</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;      <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;         <a class="code" href="classSynchronizer.html#a8562dfa3c7970041e8fb901d9c0e4ecf">clk</a>     =&gt; <a class="code" href="classAxiStreamDmaRingRead.html#a7d8781c632c75ab0fdde6e592fd13d60">axiClk</a>,<span class="keyword">              -- [in]</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;         <a class="code" href="classSynchronizer.html#afd0039e5a6c54f38982fe7c8fc1c0b08">rst</a>     =&gt; <a class="code" href="classAxiStreamDmaRingRead.html#a399a775bae9ae4819d5af6838a95e28e">axiRst</a>,<span class="keyword">              -- [in]</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;         <a class="code" href="classSynchronizer.html#a8d62ea2cb402887bf88e38207bab83ba">dataIn</a>  =&gt; r.dmaReq.request,<span class="keyword">    -- [in]</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;         <a class="code" href="classSynchronizer.html#a71b57d553fb90c1c5e1fc1d6cc47ebbe">dataOut</a> =&gt; dmaReqAxi.request<span class="vhdlchar">)</span>;<span class="keyword">  -- [out]</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;   U_SynchronizerFifo_ReqData : <span class="keywordflow">entity</span> work.<a class="code" href="classSynchronizerVector.html">SynchronizerVector</a></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;      <span class="keywordflow">generic</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;         <a class="code" href="classSynchronizerVector.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>         =&gt; <a class="code" href="classAxiStreamDmaRingRead.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>,</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;         <a class="code" href="classSynchronizerVector.html#afebdccf6c61e1f63e67b03dbe34d6d6f">BYPASS_SYNC_G</a> =&gt; false,</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;         <a class="code" href="classSynchronizerVector.html#a6a7d6b17e9785461165f513d613f3e29">STAGES_G</a>      =&gt; <span class="vhdllogic">2</span>,</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;         <a class="code" href="classSynchronizerVector.html#ac808ccb55f1548155860e00f1e27987a">WIDTH_G</a>       =&gt; <span class="vhdllogic">128</span><span class="vhdlchar">)</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;      <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;         <a class="code" href="classSynchronizerVector.html#a8562dfa3c7970041e8fb901d9c0e4ecf">clk</a>                     =&gt; <a class="code" href="classAxiStreamDmaRingRead.html#a7d8781c632c75ab0fdde6e592fd13d60">axiClk</a>,<span class="keyword">  -- [in]</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;         <a class="code" href="classSynchronizerVector.html#afd0039e5a6c54f38982fe7c8fc1c0b08">rst</a>                     =&gt; <a class="code" href="classAxiStreamDmaRingRead.html#a399a775bae9ae4819d5af6838a95e28e">axiRst</a>,<span class="keyword">  -- [in]</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;         dataIn<span class="vhdlchar">(</span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic">0</span><span class="vhdlchar">)</span>     =&gt; r.dmaReq.address,</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;         dataIn<span class="vhdlchar">(</span><span class="vhdllogic">95</span> <span class="keywordflow">downto</span> <span class="vhdllogic">64</span><span class="vhdlchar">)</span>    =&gt; r.dmaReq.size,</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;         dataIn<span class="vhdlchar">(</span><span class="vhdllogic">103</span> <span class="keywordflow">downto</span> <span class="vhdllogic">96</span><span class="vhdlchar">)</span>   =&gt; r.dmaReq.firstUser,</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;         dataIn<span class="vhdlchar">(</span><span class="vhdllogic">111</span> <span class="keywordflow">downto</span> <span class="vhdllogic">104</span><span class="vhdlchar">)</span>  =&gt; r.dmaReq.lastUser,</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;         dataIn<span class="vhdlchar">(</span><span class="vhdllogic">119</span> <span class="keywordflow">downto</span> <span class="vhdllogic">112</span><span class="vhdlchar">)</span>  =&gt; r.dmaReq.dest,</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;         dataIn<span class="vhdlchar">(</span><span class="vhdllogic">127</span> <span class="keywordflow">downto</span> <span class="vhdllogic">120</span><span class="vhdlchar">)</span>  =&gt; r.dmaReq.id,</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;         dataOut<span class="vhdlchar">(</span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic">0</span><span class="vhdlchar">)</span>    =&gt; dmaReqAxi.address,</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;         dataOut<span class="vhdlchar">(</span><span class="vhdllogic">95</span> <span class="keywordflow">downto</span> <span class="vhdllogic">64</span><span class="vhdlchar">)</span>   =&gt; dmaReqAxi.size,</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;         dataOut<span class="vhdlchar">(</span><span class="vhdllogic">103</span> <span class="keywordflow">downto</span> <span class="vhdllogic">96</span><span class="vhdlchar">)</span>  =&gt; dmaReqAxi.firstUser,</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;         dataOut<span class="vhdlchar">(</span><span class="vhdllogic">111</span> <span class="keywordflow">downto</span> <span class="vhdllogic">104</span><span class="vhdlchar">)</span> =&gt; dmaReqAxi.lastUser,</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;         dataOut<span class="vhdlchar">(</span><span class="vhdllogic">119</span> <span class="keywordflow">downto</span> <span class="vhdllogic">112</span><span class="vhdlchar">)</span> =&gt; dmaReqAxi.dest,</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;         dataOut<span class="vhdlchar">(</span><span class="vhdllogic">127</span> <span class="keywordflow">downto</span> <span class="vhdllogic">120</span><span class="vhdlchar">)</span> =&gt; dmaReqAxi.id<span class="vhdlchar">)</span>;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;   U_Synchronizer_Ack : <span class="keywordflow">entity</span> work.<a class="code" href="classSynchronizer.html">Synchronizer</a></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;      <span class="keywordflow">generic</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;         <a class="code" href="classSynchronizer.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>         =&gt; <a class="code" href="classAxiStreamDmaRingRead.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>,</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;         <a class="code" href="classSynchronizer.html#a6a7d6b17e9785461165f513d613f3e29">STAGES_G</a>      =&gt; <span class="vhdllogic">4</span>,</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;         <a class="code" href="classSynchronizer.html#afebdccf6c61e1f63e67b03dbe34d6d6f">BYPASS_SYNC_G</a> =&gt; false<span class="vhdlchar">)</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;      <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;         <a class="code" href="classSynchronizer.html#a8562dfa3c7970041e8fb901d9c0e4ecf">clk</a>     =&gt; <a class="code" href="classAxiStreamDmaRingRead.html#a8e1fd4ab848b98a0c700b34cf7c90b36">axilClk</a>,<span class="keyword">            -- [in]</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;         <a class="code" href="classSynchronizer.html#afd0039e5a6c54f38982fe7c8fc1c0b08">rst</a>     =&gt; <a class="code" href="classAxiStreamDmaRingRead.html#a4b36ee28c73fadc67fe1a670f1ba11ff">axilRst</a>,<span class="keyword">            -- [in]</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;         <a class="code" href="classSynchronizer.html#a8d62ea2cb402887bf88e38207bab83ba">dataIn</a>  =&gt; dmaAckAxi.done,<span class="keyword">     -- [in]</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;         <a class="code" href="classSynchronizer.html#a71b57d553fb90c1c5e1fc1d6cc47ebbe">dataOut</a> =&gt; dmaAck.done<span class="vhdlchar">)</span>;<span class="keyword">       -- [out]</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;   U_SynchronizerFifo_Ack : <span class="keywordflow">entity</span> work.<a class="code" href="classSynchronizerVector.html">SynchronizerVector</a></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;      <span class="keywordflow">generic</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;         <a class="code" href="classSynchronizerVector.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>         =&gt; <a class="code" href="classAxiStreamDmaRingRead.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>,</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;         <a class="code" href="classSynchronizerVector.html#afebdccf6c61e1f63e67b03dbe34d6d6f">BYPASS_SYNC_G</a> =&gt; false,</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;         <a class="code" href="classSynchronizerVector.html#a6a7d6b17e9785461165f513d613f3e29">STAGES_G</a>      =&gt; <span class="vhdllogic">2</span>,</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;         <a class="code" href="classSynchronizerVector.html#ac808ccb55f1548155860e00f1e27987a">WIDTH_G</a>       =&gt; <span class="vhdllogic">3</span><span class="vhdlchar">)</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;      <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;         <a class="code" href="classSynchronizerVector.html#a8562dfa3c7970041e8fb901d9c0e4ecf">clk</a>                 =&gt; <a class="code" href="classAxiStreamDmaRingRead.html#a8e1fd4ab848b98a0c700b34cf7c90b36">axilClk</a>,<span class="keyword">               -- [in]</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;         <a class="code" href="classSynchronizerVector.html#afd0039e5a6c54f38982fe7c8fc1c0b08">rst</a>                 =&gt; <a class="code" href="classAxiStreamDmaRingRead.html#a4b36ee28c73fadc67fe1a670f1ba11ff">axilRst</a>,<span class="keyword">               -- [in]</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;         dataIn<span class="vhdlchar">(</span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>           =&gt; dmaAckAxi.readError,<span class="keyword">   -- [in]</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;         dataIn<span class="vhdlchar">(</span><span class="vhdllogic">2</span> <span class="keywordflow">downto</span> <span class="vhdllogic">1</span><span class="vhdlchar">)</span>  =&gt; dmaAckAxi.errorValue,<span class="keyword">  -- [in]</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;         dataOut<span class="vhdlchar">(</span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>          =&gt; dmaAck.readError,<span class="keyword">      -- [out]</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;         dataOut<span class="vhdlchar">(</span><span class="vhdllogic">2</span> <span class="keywordflow">downto</span> <span class="vhdllogic">1</span><span class="vhdlchar">)</span> =&gt; dmaAck.errorValue<span class="vhdlchar">)</span>;<span class="keyword">    -- [out]</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;   U_AxiStreamFifo_Status : <span class="keywordflow">entity</span> work.<a class="code" href="classAxiStreamFifoV2.html">AxiStreamFifoV2</a></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;      <span class="keywordflow">generic</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;         <a class="code" href="classAxiStreamFifoV2.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>               =&gt; <a class="code" href="classAxiStreamDmaRingRead.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>,</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;         <a class="code" href="classAxiStreamFifoV2.html#a716ea08f0c8926dadc51439113a0fd3b">PIPE_STAGES_G</a>       =&gt; <span class="vhdllogic">1</span>,</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;         <a class="code" href="classAxiStreamFifoV2.html#a6ae93f6a92e450756c421bbb436b2a06">SLAVE_READY_EN_G</a>    =&gt; true,</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;         <a class="code" href="classAxiStreamFifoV2.html#a5fd0f8efc7eb2829bee163b66f826346">VALID_THOLD_G</a>       =&gt; <span class="vhdllogic">1</span>,</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;         <a class="code" href="classAxiStreamFifoV2.html#a1c9465c9431492ec79ab48827b02c46f">BRAM_EN_G</a>           =&gt; false,</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;         <a class="code" href="classAxiStreamFifoV2.html#adb189c82e573abb099bff16ab4b87de8">USE_BUILT_IN_G</a>      =&gt; false,</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;         <a class="code" href="classAxiStreamFifoV2.html#a74265af003d7cd4b0443ced520ac6722">GEN_SYNC_FIFO_G</a>     =&gt; false,</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;         <a class="code" href="classAxiStreamFifoV2.html#a9cb07eca4f1e6525763e4a6c2246ab39">FIFO_ADDR_WIDTH_G</a>   =&gt; <span class="vhdllogic">6</span>,</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;         <a class="code" href="classAxiStreamFifoV2.html#a2d4a178da434d7b5edb5651f7acaefdc">FIFO_FIXED_THRESH_G</a> =&gt; true,</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;         <a class="code" href="classAxiStreamFifoV2.html#a10af6f85e991e3cb59257d7b54944e8a">FIFO_PAUSE_THRESH_G</a> =&gt; <span class="vhdllogic">15</span>,</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;         <a class="code" href="classAxiStreamFifoV2.html#ae73074eb5d6f5b790fe11394a85d8f05">SLAVE_AXI_CONFIG_G</a>  =&gt; <a class="code" href="classAxiStreamDmaRingPkg.html#a7337b1adb4ca1f2e51b81927dac6d577">DMA_RING_STATUS_CONFIG_C</a>,</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;         <a class="code" href="classAxiStreamFifoV2.html#abda656462c1b84e3d42e50514c515085">MASTER_AXI_CONFIG_G</a> =&gt; <a class="code" href="classAxiStreamDmaRingPkg.html#a7337b1adb4ca1f2e51b81927dac6d577">DMA_RING_STATUS_CONFIG_C</a><span class="vhdlchar">)</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;      <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;         <a class="code" href="classAxiStreamFifoV2.html#aa685d94966e12ee1feec1c91fef4c4d0">sAxisClk</a>    =&gt; <a class="code" href="classAxiStreamDmaRingRead.html#a44def0577c43c663d2221fea7d5bdca9">statusClk</a>,<span class="keyword">          -- [in]</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;         <a class="code" href="classAxiStreamFifoV2.html#a7dc2d65783b78f52a8f7bb3df645fc2d">sAxisRst</a>    =&gt; <a class="code" href="classAxiStreamDmaRingRead.html#ad616d8e0af78abbc148b0795806e645d">statusRst</a>,<span class="keyword">          -- [in]</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;         <a class="code" href="classAxiStreamFifoV2.html#a4be737583df4493f37e21b9da4a67377">sAxisMaster</a> =&gt; <a class="code" href="classAxiStreamDmaRingRead.html#a48face030e8a12a852d089968a295ffa">statusMaster</a>,<span class="keyword">       -- [in]</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;         <a class="code" href="classAxiStreamFifoV2.html#a4e7681b5766a6f51851dfb086a6bf45a">sAxisSlave</a>  =&gt; <a class="code" href="classAxiStreamDmaRingRead.html#a53a69249c5a63cb9720b2884e6c44ef0">statusSlave</a>,<span class="keyword">        -- [out]</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;         <a class="code" href="classAxiStreamFifoV2.html#a0a9437a4574cc033cc1ed972bcd89a90">mAxisClk</a>    =&gt; <a class="code" href="classAxiStreamDmaRingRead.html#a8e1fd4ab848b98a0c700b34cf7c90b36">axilClk</a>,<span class="keyword">            -- [in]</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;         <a class="code" href="classAxiStreamFifoV2.html#a576d9d919155bb8c2a43f3959526a52f">mAxisRst</a>    =&gt; <a class="code" href="classAxiStreamDmaRingRead.html#a4b36ee28c73fadc67fe1a670f1ba11ff">axilRst</a>,<span class="keyword">            -- [in]</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;         <a class="code" href="classAxiStreamFifoV2.html#afd4f0f4d2e88b311f2a3b3705b317922">mAxisMaster</a> =&gt; intStatusMaster,<span class="keyword">    -- [out]</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;         <a class="code" href="classAxiStreamFifoV2.html#a9b0b70eb40fd99ae471dd823ed5da644">mAxisSlave</a>  =&gt; r.intStatusSlave<span class="vhdlchar">)</span>;<span class="keyword">  -- [in]</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;   comb : <span class="keywordflow">process</span> (axilAck, <a class="code" href="classAxiStreamDmaRingRead.html#a4b36ee28c73fadc67fe1a670f1ba11ff">axilRst</a>, dmaAck, intStatusMaster, r) <span class="keywordflow">is</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;      <span class="keywordflow">variable</span> <span class="vhdlchar">v</span>   <span class="vhdlchar">:</span> <span class="vhdlchar">RegType</span>;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;      <span class="keywordflow">variable</span> <span class="vhdlchar">buf</span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">5</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="vhdlkeyword">   begin</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;      <span class="vhdlchar">v</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">r</span>;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;      <span class="vhdlchar">buf</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">intStatusMaster</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamPkg.html#a061146790b497c873864f8a78463bddc">tData</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">5</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;      <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">intStatusSlave</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamPkg.html#a2d1121d053b4c15778d16d25c4e0b10a">tReady</a></span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="keyword">      -- Automatically issue new read requests when a status message is ready</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;      <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">axilReq</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiLiteMasterPkg.html#a3396d369e69963ebcfc1570f41edf58b">rnw</a></span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;      <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar">axilAck</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiLiteMasterPkg.html#a5140f8cde9fbd18c5bd8c7189a01c606">done</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">and</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">intStatusSlave</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamPkg.html#a2d1121d053b4c15778d16d25c4e0b10a">tReady</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;         <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">axilReq</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiLiteMasterPkg.html#ac1be7a03958bd0e9435d2a8e2ce9708d">request</a></span> <span class="vhdlchar">:=</span> <span class="vhdlchar">intStatusMaster</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamPkg.html#ac2dcaf6b2d4c2301b70d0b09c14fbde8">tValid</a></span>;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;      <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;      <span class="keywordflow">case</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">state</span> <span class="keywordflow">is</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;         <span class="keywordflow">when</span> <span class="vhdlchar">START_LOW_S</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">axilReq</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiLiteMasterPkg.html#a9d43723ccd89ccab9d8f01fe6574005d">address</a></span> <span class="vhdlchar">:=</span> <span class="vhdlchar">getBufferAddr</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingRead.html#ae1903f9ae02f4ffed7c029858fbcae3b">AXIL_BASE_ADDR_G</a></span><span class="vhdlchar">,</span> <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingPkg.html#abc9315b8a051365d5d5f4677a53831c8">START_AXIL_C</a></span><span class="vhdlchar">,</span> <span class="vhdlchar">buf</span><span class="vhdlchar">,</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;            <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">axilReq</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiLiteMasterPkg.html#ac1be7a03958bd0e9435d2a8e2ce9708d">request</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">and</span> <span class="vhdlchar">axilAck</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiLiteMasterPkg.html#a5140f8cde9fbd18c5bd8c7189a01c606">done</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;               <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">axilReq</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiLiteMasterPkg.html#ac1be7a03958bd0e9435d2a8e2ce9708d">request</a></span>        <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;               <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">startAddr</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">axilAck</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiLiteMasterPkg.html#aebcd27f9aa7e53aa39c57527c92feddd">rdData</a></span>;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;               <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">state</span>                  <span class="vhdlchar">:=</span> <span class="vhdlchar">START_HIGH_S</span>;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;            <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;         <span class="keywordflow">when</span> <span class="vhdlchar">START_HIGH_S</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">axilReq</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiLiteMasterPkg.html#a9d43723ccd89ccab9d8f01fe6574005d">address</a></span> <span class="vhdlchar">:=</span> <span class="vhdlchar">getBufferAddr</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingRead.html#ae1903f9ae02f4ffed7c029858fbcae3b">AXIL_BASE_ADDR_G</a></span><span class="vhdlchar">,</span> <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingPkg.html#abc9315b8a051365d5d5f4677a53831c8">START_AXIL_C</a></span><span class="vhdlchar">,</span> <span class="vhdlchar">buf</span><span class="vhdlchar">,</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;            <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">axilReq</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiLiteMasterPkg.html#ac1be7a03958bd0e9435d2a8e2ce9708d">request</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">and</span> <span class="vhdlchar">axilAck</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiLiteMasterPkg.html#a5140f8cde9fbd18c5bd8c7189a01c606">done</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;               <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">axilReq</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiLiteMasterPkg.html#ac1be7a03958bd0e9435d2a8e2ce9708d">request</a></span>         <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;               <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">startAddr</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">32</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">axilAck</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiLiteMasterPkg.html#aebcd27f9aa7e53aa39c57527c92feddd">rdData</a></span>;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;               <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">state</span>                   <span class="vhdlchar">:=</span> <span class="vhdlchar">END_LOW_S</span>;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;            <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;         <span class="keywordflow">when</span> <span class="vhdlchar">END_LOW_S</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">axilReq</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiLiteMasterPkg.html#a9d43723ccd89ccab9d8f01fe6574005d">address</a></span> <span class="vhdlchar">:=</span> <span class="vhdlchar">getBufferAddr</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingRead.html#ae1903f9ae02f4ffed7c029858fbcae3b">AXIL_BASE_ADDR_G</a></span><span class="vhdlchar">,</span> <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingPkg.html#a3fb832a20c451311c0485ddcb965f091">END_AXIL_C</a></span><span class="vhdlchar">,</span> <span class="vhdlchar">buf</span><span class="vhdlchar">,</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;            <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">axilReq</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiLiteMasterPkg.html#ac1be7a03958bd0e9435d2a8e2ce9708d">request</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">and</span> <span class="vhdlchar">axilAck</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiLiteMasterPkg.html#a5140f8cde9fbd18c5bd8c7189a01c606">done</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;               <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">axilReq</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiLiteMasterPkg.html#ac1be7a03958bd0e9435d2a8e2ce9708d">request</a></span>      <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;               <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">endAddr</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">axilAck</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiLiteMasterPkg.html#aebcd27f9aa7e53aa39c57527c92feddd">rdData</a></span>;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;               <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">state</span>                <span class="vhdlchar">:=</span> <span class="vhdlchar">END_HIGH_S</span>;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;            <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;         <span class="keywordflow">when</span> <span class="vhdlchar">END_HIGH_S</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">axilReq</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiLiteMasterPkg.html#a9d43723ccd89ccab9d8f01fe6574005d">address</a></span> <span class="vhdlchar">:=</span> <span class="vhdlchar">getBufferAddr</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingRead.html#ae1903f9ae02f4ffed7c029858fbcae3b">AXIL_BASE_ADDR_G</a></span><span class="vhdlchar">,</span> <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingPkg.html#a3fb832a20c451311c0485ddcb965f091">END_AXIL_C</a></span><span class="vhdlchar">,</span> <span class="vhdlchar">buf</span><span class="vhdlchar">,</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;            <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">axilReq</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiLiteMasterPkg.html#ac1be7a03958bd0e9435d2a8e2ce9708d">request</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">and</span> <span class="vhdlchar">axilAck</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiLiteMasterPkg.html#a5140f8cde9fbd18c5bd8c7189a01c606">done</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;               <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">axilReq</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiLiteMasterPkg.html#ac1be7a03958bd0e9435d2a8e2ce9708d">request</a></span>       <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;               <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">endAddr</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">32</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">axilAck</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiLiteMasterPkg.html#aebcd27f9aa7e53aa39c57527c92feddd">rdData</a></span>;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;               <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">state</span>                 <span class="vhdlchar">:=</span> <span class="vhdlchar">DMA_REQ_S</span>;</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;            <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;         <span class="keywordflow">when</span> <span class="vhdlchar">DMA_REQ_S</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">axilReq</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiLiteMasterPkg.html#ac1be7a03958bd0e9435d2a8e2ce9708d">request</a></span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">dmaReq</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiLiteMasterPkg.html#ac1be7a03958bd0e9435d2a8e2ce9708d">request</a></span>                            <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">dmaReq</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiLiteMasterPkg.html#a9d43723ccd89ccab9d8f01fe6574005d">address</a></span>                            <span class="vhdlchar">:=</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">startAddr</span>;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="keyword">            -- Optimization. Start address will always be on a BURST_SIZE boundary</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">dmaReq</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiLiteMasterPkg.html#a9d43723ccd89ccab9d8f01fe6574005d">address</a></span><span class="vhdlchar">(</span><span class="vhdlchar">DMA_ADDR_LOW_C</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">dmaReq</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiDmaPkg.html#ad7812c74ee6b7c54ce8108252a457a0c">size</a></span>                               <span class="vhdlchar">:=</span> <span class="vhdlchar">resize</span><span class="vhdlchar">(</span><span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">endAddr</span><span class="vhdlchar">-</span><span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">startAddr</span><span class="vhdlchar">,</span> <span class="vhdllogic"></span><span class="vhdllogic">32</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">dmaReq</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classSsiPkg.html#a17a444968830ce4b9f2bbb2fdc2f19c0">dest</a></span>                               <span class="vhdlchar">:=</span> <span class="vhdlchar">resize</span><span class="vhdlchar">(</span><span class="vhdlchar">buf</span><span class="vhdlchar">,</span> <span class="vhdllogic"></span><span class="vhdllogic">8</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">dmaReq</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiDmaPkg.html#a76f44c62de92881aa46eed152464353a">firstUser</a></span>                          <span class="vhdlchar">:=</span> <span class="vhdlchar">ite</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingRead.html#a89a56896bb614aa96236fb0a1dc6e4ed">SSI_OUTPUT_G</a></span><span class="vhdlchar">,</span> <span class="vhdlchar">X</span><span class="vhdllogic">&quot;02&quot;</span><span class="vhdlchar">,</span> <span class="vhdlchar">X</span><span class="vhdllogic">&quot;00&quot;</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;            <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar">dmaAck</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiLiteMasterPkg.html#a5140f8cde9fbd18c5bd8c7189a01c606">done</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;               <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">dmaReq</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiLiteMasterPkg.html#ac1be7a03958bd0e9435d2a8e2ce9708d">request</a></span>        <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;               <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">state</span>                 <span class="vhdlchar">:=</span> <span class="vhdlchar">MODE_S</span>;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;            <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;         <span class="keywordflow">when</span> <span class="vhdlchar">MODE_S</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">axilReq</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiLiteMasterPkg.html#a9d43723ccd89ccab9d8f01fe6574005d">address</a></span> <span class="vhdlchar">:=</span> <span class="vhdlchar">getBufferAddr</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingRead.html#ae1903f9ae02f4ffed7c029858fbcae3b">AXIL_BASE_ADDR_G</a></span><span class="vhdlchar">,</span> <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingPkg.html#a64cba8ac069cfd433a40390b7a1a57df">MODE_AXIL_C</a></span><span class="vhdlchar">,</span> <span class="vhdlchar">buf</span><span class="vhdlchar">,</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">axilReq</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiLiteMasterPkg.html#ac1be7a03958bd0e9435d2a8e2ce9708d">request</a></span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">axilReq</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiLiteMasterPkg.html#a3396d369e69963ebcfc1570f41edf58b">rnw</a></span>     <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;            <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">axilReq</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiLiteMasterPkg.html#ac1be7a03958bd0e9435d2a8e2ce9708d">request</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">and</span> <span class="vhdlchar">axilAck</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiLiteMasterPkg.html#a5140f8cde9fbd18c5bd8c7189a01c606">done</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;               <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">axilReq</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiLiteMasterPkg.html#ac1be7a03958bd0e9435d2a8e2ce9708d">request</a></span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;               <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">mode</span>            <span class="vhdlchar">:=</span> <span class="vhdlchar">axilAck</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiLiteMasterPkg.html#aebcd27f9aa7e53aa39c57527c92feddd">rdData</a></span>;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;               <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">state</span>           <span class="vhdlchar">:=</span> <span class="vhdlchar">CLEAR_HIGH_S</span>;</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;            <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;         <span class="keywordflow">when</span> <span class="vhdlchar">CLEAR_HIGH_S</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="keyword">            -- Clear the buffer after reading it out</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">axilReq</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiLiteMasterPkg.html#a9d43723ccd89ccab9d8f01fe6574005d">address</a></span>        <span class="vhdlchar">:=</span> <span class="vhdlchar">getBufferAddr</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingRead.html#ae1903f9ae02f4ffed7c029858fbcae3b">AXIL_BASE_ADDR_G</a></span><span class="vhdlchar">,</span> <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingPkg.html#a64cba8ac069cfd433a40390b7a1a57df">MODE_AXIL_C</a></span><span class="vhdlchar">,</span> <span class="vhdlchar">buf</span><span class="vhdlchar">,</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">axilReq</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiLiteMasterPkg.html#a21cdbd35c70ba5bd066b7dd3cb02b4ae">wrData</a></span>         <span class="vhdlchar">:=</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">mode</span>;</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">axilReq</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiLiteMasterPkg.html#a21cdbd35c70ba5bd066b7dd3cb02b4ae">wrData</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingPkg.html#ac259685cc255061ecb38bd9390dcac85">INIT_C</a></span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">axilReq</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiLiteMasterPkg.html#ac1be7a03958bd0e9435d2a8e2ce9708d">request</a></span>        <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">axilReq</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiLiteMasterPkg.html#a3396d369e69963ebcfc1570f41edf58b">rnw</a></span>            <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;            <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">axilReq</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiLiteMasterPkg.html#ac1be7a03958bd0e9435d2a8e2ce9708d">request</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">and</span> <span class="vhdlchar">axilAck</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiLiteMasterPkg.html#a5140f8cde9fbd18c5bd8c7189a01c606">done</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;               <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">axilReq</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiLiteMasterPkg.html#ac1be7a03958bd0e9435d2a8e2ce9708d">request</a></span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;               <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">state</span>           <span class="vhdlchar">:=</span> <span class="vhdlchar">CLEAR_LOW_S</span>;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;            <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;         <span class="keywordflow">when</span> <span class="vhdlchar">CLEAR_LOW_S</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">axilReq</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiLiteMasterPkg.html#a9d43723ccd89ccab9d8f01fe6574005d">address</a></span>        <span class="vhdlchar">:=</span> <span class="vhdlchar">getBufferAddr</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingRead.html#ae1903f9ae02f4ffed7c029858fbcae3b">AXIL_BASE_ADDR_G</a></span><span class="vhdlchar">,</span> <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingPkg.html#a64cba8ac069cfd433a40390b7a1a57df">MODE_AXIL_C</a></span><span class="vhdlchar">,</span> <span class="vhdlchar">buf</span><span class="vhdlchar">,</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">axilReq</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiLiteMasterPkg.html#a21cdbd35c70ba5bd066b7dd3cb02b4ae">wrData</a></span>         <span class="vhdlchar">:=</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">mode</span>;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">axilReq</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiLiteMasterPkg.html#a21cdbd35c70ba5bd066b7dd3cb02b4ae">wrData</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingPkg.html#ac259685cc255061ecb38bd9390dcac85">INIT_C</a></span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">axilReq</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiLiteMasterPkg.html#ac1be7a03958bd0e9435d2a8e2ce9708d">request</a></span>        <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">axilReq</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiLiteMasterPkg.html#a3396d369e69963ebcfc1570f41edf58b">rnw</a></span>            <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;            <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">axilReq</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiLiteMasterPkg.html#ac1be7a03958bd0e9435d2a8e2ce9708d">request</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">and</span> <span class="vhdlchar">axilAck</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiLiteMasterPkg.html#a5140f8cde9fbd18c5bd8c7189a01c606">done</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;               <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">axilReq</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiLiteMasterPkg.html#ac1be7a03958bd0e9435d2a8e2ce9708d">request</a></span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;               <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">intStatusSlave</span><span class="vhdlchar">.</span><span class="vhdlchar">tready</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;               </div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;               <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">state</span>           <span class="vhdlchar">:=</span> <span class="vhdlchar">START_LOW_S</span>;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;            <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;      <span class="keywordflow">end</span> <span class="keywordflow">case</span>;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="keyword">      ----------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="keyword">      -- Reset and output assignment</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="keyword">      ----------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;      <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingRead.html#a4b36ee28c73fadc67fe1a670f1ba11ff">axilRst</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;         <span class="vhdlchar">v</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">REG_INIT_C</span>;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;      <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;      <span class="vhdlchar">rin</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">v</span>;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;   <span class="keywordflow">end</span> <span class="keywordflow">process</span> <span class="vhdlchar">comb</span>;</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;   seq : <span class="keywordflow">process</span> (<a class="code" href="classAxiStreamDmaRingRead.html#a8e1fd4ab848b98a0c700b34cf7c90b36">axilClk</a>) <span class="keywordflow">is</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="vhdlkeyword">   begin</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;      <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar">rising_edge</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingRead.html#a8e1fd4ab848b98a0c700b34cf7c90b36">axilClk</a></span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;         <span class="vhdlchar">r</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">rin</span> <span class="keywordflow">after</span> <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingRead.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a></span>;</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;      <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;   <span class="keywordflow">end</span> <span class="keywordflow">process</span> <span class="vhdlchar">seq</span>;</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="keywordflow">end</span> <span class="keywordflow">architecture</span> <span class="vhdlchar">rtl</span>;</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;</div><div class="ttc" id="classSsiPkg_html"><div class="ttname"><a href="classSsiPkg.html">SsiPkg</a></div><div class="ttdef"><b>Definition:</b> <a href="SsiPkg_8vhd_source.html#l00026">SsiPkg.vhd:26</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingRead_html_a48face030e8a12a852d089968a295ffa"><div class="ttname"><a href="classAxiStreamDmaRingRead.html#a48face030e8a12a852d089968a295ffa">AxiStreamDmaRingRead.statusMaster</a></div><div class="ttdeci">in statusMasterAxiStreamMasterType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingRead_8vhd_source.html#l00057">AxiStreamDmaRingRead.vhd:57</a></div></div>
<div class="ttc" id="classAxiStreamPkg_html_a01afb965ace5b70588a02108f9ba87df"><div class="ttname"><a href="classAxiStreamPkg.html#a01afb965ace5b70588a02108f9ba87df">AxiStreamPkg.AxiStreamConfigType</a></div><div class="ttdeci">AxiStreamConfigType</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamPkg_8vhd_source.html#l00073">AxiStreamPkg.vhd:73</a></div></div>
<div class="ttc" id="classAxiLiteMasterPkg_html_a5140f8cde9fbd18c5bd8c7189a01c606"><div class="ttname"><a href="classAxiLiteMasterPkg.html#a5140f8cde9fbd18c5bd8c7189a01c606">AxiLiteMasterPkg.done</a></div><div class="ttdeci">sl   done</div><div class="ttdef"><b>Definition:</b> <a href="AxiLiteMasterPkg_8vhd_source.html#l00041">AxiLiteMasterPkg.vhd:41</a></div></div>
<div class="ttc" id="classAxiStreamFifoV2_html_a9cb07eca4f1e6525763e4a6c2246ab39"><div class="ttname"><a href="classAxiStreamFifoV2.html#a9cb07eca4f1e6525763e4a6c2246ab39">AxiStreamFifoV2.FIFO_ADDR_WIDTH_G</a></div><div class="ttdeci">FIFO_ADDR_WIDTH_Ginteger   range  4 to  48:= 9</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamFifoV2_8vhd_source.html#l00053">AxiStreamFifoV2.vhd:53</a></div></div>
<div class="ttc" id="classAxiLiteMasterPkg_html_a7951f55d75b6b022aa514a4e902b53fa"><div class="ttname"><a href="classAxiLiteMasterPkg.html#a7951f55d75b6b022aa514a4e902b53fa">AxiLiteMasterPkg.AXI_LITE_MASTER_REQ_INIT_C</a></div><div class="ttdeci">AxiLiteMasterReqType  :=(request  =&gt; '0',rnw  =&gt; '1',address  =&gt;( others =&gt; '0'),wrData  =&gt;( others =&gt; '0')) AXI_LITE_MASTER_REQ_INIT_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiLiteMasterPkg_8vhd_source.html#l00034">AxiLiteMasterPkg.vhd:34</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingRead_html_a8e1fd4ab848b98a0c700b34cf7c90b36"><div class="ttname"><a href="classAxiStreamDmaRingRead.html#a8e1fd4ab848b98a0c700b34cf7c90b36">AxiStreamDmaRingRead.axilClk</a></div><div class="ttdeci">in axilClksl  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingRead_8vhd_source.html#l00047">AxiStreamDmaRingRead.vhd:47</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingRead_html_a176b0e9df634925cd27d425cf4a79bf0"><div class="ttname"><a href="classAxiStreamDmaRingRead.html#a176b0e9df634925cd27d425cf4a79bf0">AxiStreamDmaRingRead.axilReadSlave</a></div><div class="ttdeci">in axilReadSlaveAxiLiteReadSlaveType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingRead_8vhd_source.html#l00050">AxiStreamDmaRingRead.vhd:50</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingRead_html_a67a837684e4f18c2d236ac1d053b419b"><div class="ttname"><a href="classAxiStreamDmaRingRead.html#a67a837684e4f18c2d236ac1d053b419b">AxiStreamDmaRingRead.TPD_G</a></div><div class="ttdeci">TPD_Gtime  :=  1 ns</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingRead_8vhd_source.html#l00037">AxiStreamDmaRingRead.vhd:37</a></div></div>
<div class="ttc" id="classAxiStreamDmaRead_html_a129eaf71f6056f837f37b4d59ce80a70"><div class="ttname"><a href="classAxiStreamDmaRead.html#a129eaf71f6056f837f37b4d59ce80a70">AxiStreamDmaRead.AXIS_CONFIG_G</a></div><div class="ttdeci">AXIS_CONFIG_GAxiStreamConfigType  :=   AXI_STREAM_CONFIG_INIT_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRead_8vhd_source.html#l00036">AxiStreamDmaRead.vhd:36</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingRead_html_ad616d8e0af78abbc148b0795806e645d"><div class="ttname"><a href="classAxiStreamDmaRingRead.html#ad616d8e0af78abbc148b0795806e645d">AxiStreamDmaRingRead.statusRst</a></div><div class="ttdeci">in statusRstsl  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingRead_8vhd_source.html#l00056">AxiStreamDmaRingRead.vhd:56</a></div></div>
<div class="ttc" id="classAxiStreamPkg_html_ac2dcaf6b2d4c2301b70d0b09c14fbde8"><div class="ttname"><a href="classAxiStreamPkg.html#ac2dcaf6b2d4c2301b70d0b09c14fbde8">AxiStreamPkg.tValid</a></div><div class="ttdeci">sl   tValid</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamPkg_8vhd_source.html#l00030">AxiStreamPkg.vhd:30</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingRead_html_ae34d5e4a29969721313ed8aeb9b3f28b"><div class="ttname"><a href="classAxiStreamDmaRingRead.html#ae34d5e4a29969721313ed8aeb9b3f28b">AxiStreamDmaRingRead.BUFFERS_G</a></div><div class="ttdeci">BUFFERS_Gnatural   range  2 to  64:= 64</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingRead_8vhd_source.html#l00038">AxiStreamDmaRingRead.vhd:38</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingRead_html_a399a775bae9ae4819d5af6838a95e28e"><div class="ttname"><a href="classAxiStreamDmaRingRead.html#a399a775bae9ae4819d5af6838a95e28e">AxiStreamDmaRingRead.axiRst</a></div><div class="ttdeci">in axiRstsl  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingRead_8vhd_source.html#l00069">AxiStreamDmaRingRead.vhd:69</a></div></div>
<div class="ttc" id="classAxiStreamDmaRead_html_a2b41715df1d68ccd8f96916eada55a94"><div class="ttname"><a href="classAxiStreamDmaRead.html#a2b41715df1d68ccd8f96916eada55a94">AxiStreamDmaRead.AXI_CACHE_G</a></div><div class="ttdeci">AXI_CACHE_Gslv( 3 downto  0)  :=   &quot;1111&quot;</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRead_8vhd_source.html#l00039">AxiStreamDmaRead.vhd:39</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingRead_html_ac355cc23c0925cf0428c2e2c17d04208"><div class="ttname"><a href="classAxiStreamDmaRingRead.html#ac355cc23c0925cf0428c2e2c17d04208">AxiStreamDmaRingRead.AXI_STREAM_CONFIG_G</a></div><div class="ttdeci">AXI_STREAM_CONFIG_GAxiStreamConfigType  :=   ssiAxiStreamConfig( 8)</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingRead_8vhd_source.html#l00043">AxiStreamDmaRingRead.vhd:43</a></div></div>
<div class="ttc" id="classAxiLiteMaster_html_aca227e106607a8081642fb7957cd0885"><div class="ttname"><a href="classAxiLiteMaster.html#aca227e106607a8081642fb7957cd0885">AxiLiteMaster.axilWriteMaster</a></div><div class="ttdeci">out axilWriteMasterAxiLiteWriteMasterType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiLiteMaster_8vhd_source.html#l00038">AxiLiteMaster.vhd:38</a></div></div>
<div class="ttc" id="classAxiStreamFifoV2_html_a716ea08f0c8926dadc51439113a0fd3b"><div class="ttname"><a href="classAxiStreamFifoV2.html#a716ea08f0c8926dadc51439113a0fd3b">AxiStreamFifoV2.PIPE_STAGES_G</a></div><div class="ttdeci">PIPE_STAGES_Gnatural   range  0 to  16:= 1</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamFifoV2_8vhd_source.html#l00037">AxiStreamFifoV2.vhd:37</a></div></div>
<div class="ttc" id="classAxiDmaPkg_html_a76f44c62de92881aa46eed152464353a"><div class="ttname"><a href="classAxiDmaPkg.html#a76f44c62de92881aa46eed152464353a">AxiDmaPkg.firstUser</a></div><div class="ttdeci">slv( 7 downto  0)   firstUser</div><div class="ttdef"><b>Definition:</b> <a href="AxiDmaPkg_8vhd_source.html#l00076">AxiDmaPkg.vhd:76</a></div></div>
<div class="ttc" id="classAxiLiteMaster_html_ac4860d1e38b433d4d699788bbd2e6996"><div class="ttname"><a href="classAxiLiteMaster.html#ac4860d1e38b433d4d699788bbd2e6996">AxiLiteMaster.axilReadMaster</a></div><div class="ttdeci">out axilReadMasterAxiLiteReadMasterType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiLiteMaster_8vhd_source.html#l00040">AxiLiteMaster.vhd:40</a></div></div>
<div class="ttc" id="classAxiLitePkg_html_a42c10f727efb8e11d46ca10c8020f99f"><div class="ttname"><a href="classAxiLitePkg.html#a42c10f727efb8e11d46ca10c8020f99f">AxiLitePkg.AxiLiteWriteMasterType</a></div><div class="ttdeci">AxiLiteWriteMasterType</div><div class="ttdef"><b>Definition:</b> <a href="AxiLitePkg_8vhd_source.html#l00111">AxiLitePkg.vhd:111</a></div></div>
<div class="ttc" id="classStdRtlPkg_html_a520db08c77a39b20e2cf83ef7e5d7a0a"><div class="ttname"><a href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">StdRtlPkg.sl</a></div><div class="ttdeci">std_logic   sl</div><div class="ttdef"><b>Definition:</b> <a href="StdRtlPkg_8vhd_source.html#l00028">StdRtlPkg.vhd:28</a></div></div>
<div class="ttc" id="classSynchronizer_html_afd0039e5a6c54f38982fe7c8fc1c0b08"><div class="ttname"><a href="classSynchronizer.html#afd0039e5a6c54f38982fe7c8fc1c0b08">Synchronizer.rst</a></div><div class="ttdeci">in rstsl  :=not    RST_POLARITY_G</div><div class="ttdef"><b>Definition:</b> <a href="Synchronizer_8vhd_source.html#l00037">Synchronizer.vhd:37</a></div></div>
<div class="ttc" id="classSynchronizerVector_html_afebdccf6c61e1f63e67b03dbe34d6d6f"><div class="ttname"><a href="classSynchronizerVector.html#afebdccf6c61e1f63e67b03dbe34d6d6f">SynchronizerVector.BYPASS_SYNC_G</a></div><div class="ttdeci">BYPASS_SYNC_Gboolean  :=   false</div><div class="ttdef"><b>Definition:</b> <a href="SynchronizerVector_8vhd_source.html#l00032">SynchronizerVector.vhd:32</a></div></div>
<div class="ttc" id="classAxiLiteMaster_html_a2a3cd52dd3d5c689a7c30420caaa9871"><div class="ttname"><a href="classAxiLiteMaster.html#a2a3cd52dd3d5c689a7c30420caaa9871">AxiLiteMaster.axilWriteSlave</a></div><div class="ttdeci">in axilWriteSlaveAxiLiteWriteSlaveType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiLiteMaster_8vhd_source.html#l00039">AxiLiteMaster.vhd:39</a></div></div>
<div class="ttc" id="classAxiPkg_html"><div class="ttname"><a href="classAxiPkg.html">AxiPkg</a></div><div class="ttdef"><b>Definition:</b> <a href="AxiPkg_8vhd_source.html#l00025">AxiPkg.vhd:25</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingRead_html_ac54ea9fda91f2eb1430a7243ada3c3b9"><div class="ttname"><a href="classAxiStreamDmaRingRead.html#ac54ea9fda91f2eb1430a7243ada3c3b9">AxiStreamDmaRingRead.AXI_READ_CONFIG_G</a></div><div class="ttdeci">AXI_READ_CONFIG_GAxiConfigType  :=   axiConfig( 32, 8, 1, 8)</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingRead_8vhd_source.html#l00044">AxiStreamDmaRingRead.vhd:44</a></div></div>
<div class="ttc" id="classAxiLiteMaster_html_a157aa2d7688b18c175c7a19614a41870"><div class="ttname"><a href="classAxiLiteMaster.html#a157aa2d7688b18c175c7a19614a41870">AxiLiteMaster.req</a></div><div class="ttdeci">in reqAxiLiteMasterReqType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiLiteMaster_8vhd_source.html#l00036">AxiLiteMaster.vhd:36</a></div></div>
<div class="ttc" id="classSynchronizer_html_afebdccf6c61e1f63e67b03dbe34d6d6f"><div class="ttname"><a href="classSynchronizer.html#afebdccf6c61e1f63e67b03dbe34d6d6f">Synchronizer.BYPASS_SYNC_G</a></div><div class="ttdeci">BYPASS_SYNC_Gboolean  :=   false</div><div class="ttdef"><b>Definition:</b> <a href="Synchronizer_8vhd_source.html#l00033">Synchronizer.vhd:33</a></div></div>
<div class="ttc" id="classAxiStreamDmaRead_html_aa7ca3df650f195ee79679b97b7e6131b"><div class="ttname"><a href="classAxiStreamDmaRead.html#aa7ca3df650f195ee79679b97b7e6131b">AxiStreamDmaRead.dmaReq</a></div><div class="ttdeci">in dmaReqAxiReadDmaReqType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRead_8vhd_source.html#l00049">AxiStreamDmaRead.vhd:49</a></div></div>
<div class="ttc" id="classAxiLiteMaster_html_aae28a1604d0e1cbe266fc3e7a334811c"><div class="ttname"><a href="classAxiLiteMaster.html#aae28a1604d0e1cbe266fc3e7a334811c">AxiLiteMaster.ack</a></div><div class="ttdeci">out ackAxiLiteMasterAckType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiLiteMaster_8vhd_source.html#l00037">AxiLiteMaster.vhd:37</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingRead_html_a2a3cd52dd3d5c689a7c30420caaa9871"><div class="ttname"><a href="classAxiStreamDmaRingRead.html#a2a3cd52dd3d5c689a7c30420caaa9871">AxiStreamDmaRingRead.axilWriteSlave</a></div><div class="ttdeci">in axilWriteSlaveAxiLiteWriteSlaveType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingRead_8vhd_source.html#l00052">AxiStreamDmaRingRead.vhd:52</a></div></div>
<div class="ttc" id="classSynchronizerVector_html_a8562dfa3c7970041e8fb901d9c0e4ecf"><div class="ttname"><a href="classSynchronizerVector.html#a8562dfa3c7970041e8fb901d9c0e4ecf">SynchronizerVector.clk</a></div><div class="ttdeci">in clksl  </div><div class="ttdef"><b>Definition:</b> <a href="SynchronizerVector_8vhd_source.html#l00036">SynchronizerVector.vhd:36</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingPkg_html_a0a6af6eef40212dbaf130d57ce711256"><div class="ttname"><a href="classAxiStreamDmaRingPkg.html#a0a6af6eef40212dbaf130d57ce711256">AxiStreamDmaRingPkg.ieee</a></div><div class="ttdeci">_library_ ieeeieee</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingPkg_8vhd_source.html#l00018">AxiStreamDmaRingPkg.vhd:18</a></div></div>
<div class="ttc" id="classAxiStreamFifoV2_html_ae73074eb5d6f5b790fe11394a85d8f05"><div class="ttname"><a href="classAxiStreamFifoV2.html#ae73074eb5d6f5b790fe11394a85d8f05">AxiStreamFifoV2.SLAVE_AXI_CONFIG_G</a></div><div class="ttdeci">SLAVE_AXI_CONFIG_GAxiStreamConfigType  :=   AXI_STREAM_CONFIG_INIT_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamFifoV2_8vhd_source.html#l00073">AxiStreamFifoV2.vhd:73</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingRead_html_a5a355d4690628146921f4169a67e9fb4"><div class="ttname"><a href="classAxiStreamDmaRingRead.html#a5a355d4690628146921f4169a67e9fb4">AxiStreamDmaRingRead.BURST_SIZE_BYTES_G</a></div><div class="ttdeci">BURST_SIZE_BYTES_Gnatural   range  4 to  2** 17:= 4096</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingRead_8vhd_source.html#l00039">AxiStreamDmaRingRead.vhd:39</a></div></div>
<div class="ttc" id="classSynchronizer_html_a6a7d6b17e9785461165f513d613f3e29"><div class="ttname"><a href="classSynchronizer.html#a6a7d6b17e9785461165f513d613f3e29">Synchronizer.STAGES_G</a></div><div class="ttdeci">STAGES_Gpositive  := 2</div><div class="ttdef"><b>Definition:</b> <a href="Synchronizer_8vhd_source.html#l00032">Synchronizer.vhd:32</a></div></div>
<div class="ttc" id="classSynchronizerVector_html_a6a7d6b17e9785461165f513d613f3e29"><div class="ttname"><a href="classSynchronizerVector.html#a6a7d6b17e9785461165f513d613f3e29">SynchronizerVector.STAGES_G</a></div><div class="ttdeci">STAGES_Gpositive  := 2</div><div class="ttdef"><b>Definition:</b> <a href="SynchronizerVector_8vhd_source.html#l00031">SynchronizerVector.vhd:31</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingRead_html_a53a69249c5a63cb9720b2884e6c44ef0"><div class="ttname"><a href="classAxiStreamDmaRingRead.html#a53a69249c5a63cb9720b2884e6c44ef0">AxiStreamDmaRingRead.statusSlave</a></div><div class="ttdeci">out statusSlaveAxiStreamSlaveType  :=   AXI_STREAM_SLAVE_FORCE_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingRead_8vhd_source.html#l00058">AxiStreamDmaRingRead.vhd:58</a></div></div>
<div class="ttc" id="classAxiLiteMasterPkg_html_aebcd27f9aa7e53aa39c57527c92feddd"><div class="ttname"><a href="classAxiLiteMasterPkg.html#aebcd27f9aa7e53aa39c57527c92feddd">AxiLiteMasterPkg.rdData</a></div><div class="ttdeci">slv( 31 downto  0)   rdData</div><div class="ttdef"><b>Definition:</b> <a href="AxiLiteMasterPkg_8vhd_source.html#l00043">AxiLiteMasterPkg.vhd:43</a></div></div>
<div class="ttc" id="classSynchronizerVector_html_a67a837684e4f18c2d236ac1d053b419b"><div class="ttname"><a href="classSynchronizerVector.html#a67a837684e4f18c2d236ac1d053b419b">SynchronizerVector.TPD_G</a></div><div class="ttdeci">TPD_Gtime  :=  1 ns</div><div class="ttdef"><b>Definition:</b> <a href="SynchronizerVector_8vhd_source.html#l00027">SynchronizerVector.vhd:27</a></div></div>
<div class="ttc" id="classAxiStreamFifoV2_html_a6ae93f6a92e450756c421bbb436b2a06"><div class="ttname"><a href="classAxiStreamFifoV2.html#a6ae93f6a92e450756c421bbb436b2a06">AxiStreamFifoV2.SLAVE_READY_EN_G</a></div><div class="ttdeci">SLAVE_READY_EN_Gboolean  :=   true</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamFifoV2_8vhd_source.html#l00038">AxiStreamFifoV2.vhd:38</a></div></div>
<div class="ttc" id="classAxiStreamFifoV2_html_a2d4a178da434d7b5edb5651f7acaefdc"><div class="ttname"><a href="classAxiStreamFifoV2.html#a2d4a178da434d7b5edb5651f7acaefdc">AxiStreamFifoV2.FIFO_FIXED_THRESH_G</a></div><div class="ttdeci">FIFO_FIXED_THRESH_Gboolean  :=   true</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamFifoV2_8vhd_source.html#l00054">AxiStreamFifoV2.vhd:54</a></div></div>
<div class="ttc" id="classAxiLitePkg_html"><div class="ttname"><a href="classAxiLitePkg.html">AxiLitePkg</a></div><div class="ttdef"><b>Definition:</b> <a href="AxiLitePkg_8vhd_source.html#l00024">AxiLitePkg.vhd:24</a></div></div>
<div class="ttc" id="classAxiLiteMasterPkg_html_a3396d369e69963ebcfc1570f41edf58b"><div class="ttname"><a href="classAxiLiteMasterPkg.html#a3396d369e69963ebcfc1570f41edf58b">AxiLiteMasterPkg.rnw</a></div><div class="ttdeci">sl   rnw</div><div class="ttdef"><b>Definition:</b> <a href="AxiLiteMasterPkg_8vhd_source.html#l00029">AxiLiteMasterPkg.vhd:29</a></div></div>
<div class="ttc" id="classAxiStreamDmaRead_html_a67a837684e4f18c2d236ac1d053b419b"><div class="ttname"><a href="classAxiStreamDmaRead.html#a67a837684e4f18c2d236ac1d053b419b">AxiStreamDmaRead.TPD_G</a></div><div class="ttdeci">TPD_Gtime  :=  1 ns</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRead_8vhd_source.html#l00034">AxiStreamDmaRead.vhd:34</a></div></div>
<div class="ttc" id="classAxiStreamFifoV2_html_a7dc2d65783b78f52a8f7bb3df645fc2d"><div class="ttname"><a href="classAxiStreamFifoV2.html#a7dc2d65783b78f52a8f7bb3df645fc2d">AxiStreamFifoV2.sAxisRst</a></div><div class="ttdeci">in sAxisRstsl  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamFifoV2_8vhd_source.html#l00080">AxiStreamFifoV2.vhd:80</a></div></div>
<div class="ttc" id="classAxiStreamFifoV2_html_a74265af003d7cd4b0443ced520ac6722"><div class="ttname"><a href="classAxiStreamFifoV2.html#a74265af003d7cd4b0443ced520ac6722">AxiStreamFifoV2.GEN_SYNC_FIFO_G</a></div><div class="ttdeci">GEN_SYNC_FIFO_Gboolean  :=   false</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamFifoV2_8vhd_source.html#l00049">AxiStreamFifoV2.vhd:49</a></div></div>
<div class="ttc" id="classAxiStreamFifoV2_html_a0a9437a4574cc033cc1ed972bcd89a90"><div class="ttname"><a href="classAxiStreamFifoV2.html#a0a9437a4574cc033cc1ed972bcd89a90">AxiStreamFifoV2.mAxisClk</a></div><div class="ttdeci">in mAxisClksl  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamFifoV2_8vhd_source.html#l00090">AxiStreamFifoV2.vhd:90</a></div></div>
<div class="ttc" id="classAxiStreamDmaRead_html_a9bdc62dd3dfa606de560ea0c8f699bdd"><div class="ttname"><a href="classAxiStreamDmaRead.html#a9bdc62dd3dfa606de560ea0c8f699bdd">AxiStreamDmaRead.axiReadMaster</a></div><div class="ttdeci">out axiReadMasterAxiReadMasterType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRead_8vhd_source.html#l00057">AxiStreamDmaRead.vhd:57</a></div></div>
<div class="ttc" id="classSynchronizer_html_a71b57d553fb90c1c5e1fc1d6cc47ebbe"><div class="ttname"><a href="classSynchronizer.html#a71b57d553fb90c1c5e1fc1d6cc47ebbe">Synchronizer.dataOut</a></div><div class="ttdeci">out dataOutsl  </div><div class="ttdef"><b>Definition:</b> <a href="Synchronizer_8vhd_source.html#l00039">Synchronizer.vhd:39</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingPkg_html_a7337b1adb4ca1f2e51b81927dac6d577"><div class="ttname"><a href="classAxiStreamDmaRingPkg.html#a7337b1adb4ca1f2e51b81927dac6d577">AxiStreamDmaRingPkg.DMA_RING_STATUS_CONFIG_C</a></div><div class="ttdeci">AxiStreamConfigType  :=(TSTRB_EN_C  =&gt;   false,TDATA_BYTES_C  =&gt; 1,TDEST_BITS_C  =&gt; 0,TID_BITS_C  =&gt; 0,TKEEP_MODE_C  =&gt;   TKEEP_FIXED_C,TUSER_BITS_C  =&gt; 1,TUSER_MODE_C  =&gt;   TUSER_NONE_C) DMA_RING_STATUS_CONFIG_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingPkg_8vhd_source.html#l00073">AxiStreamDmaRingPkg.vhd:73</a></div></div>
<div class="ttc" id="classAxiLiteMaster_html_a4b36ee28c73fadc67fe1a670f1ba11ff"><div class="ttname"><a href="classAxiLiteMaster.html#a4b36ee28c73fadc67fe1a670f1ba11ff">AxiLiteMaster.axilRst</a></div><div class="ttdeci">in axilRstsl  </div><div class="ttdef"><b>Definition:</b> <a href="AxiLiteMaster_8vhd_source.html#l00035">AxiLiteMaster.vhd:35</a></div></div>
<div class="ttc" id="classAxiPkg_html_a720d45a23dcc20773fe07cf693a09f9d"><div class="ttname"><a href="classAxiPkg.html#a720d45a23dcc20773fe07cf693a09f9d">AxiPkg.AxiReadSlaveType</a></div><div class="ttdeci">AxiReadSlaveType</div><div class="ttdef"><b>Definition:</b> <a href="AxiPkg_8vhd_source.html#l00079">AxiPkg.vhd:79</a></div></div>
<div class="ttc" id="classAxiStreamDmaRead_html_ac4846a113db5091362e41049a6e0a221"><div class="ttname"><a href="classAxiStreamDmaRead.html#ac4846a113db5091362e41049a6e0a221">AxiStreamDmaRead.AXI_CONFIG_G</a></div><div class="ttdeci">AXI_CONFIG_GAxiConfigType  :=   AXI_CONFIG_INIT_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRead_8vhd_source.html#l00037">AxiStreamDmaRead.vhd:37</a></div></div>
<div class="ttc" id="classAxiStreamDmaRead_html_a5ebc826227f46ce6a7c1373977339cfb"><div class="ttname"><a href="classAxiStreamDmaRead.html#a5ebc826227f46ce6a7c1373977339cfb">AxiStreamDmaRead.axiReadSlave</a></div><div class="ttdeci">in axiReadSlaveAxiReadSlaveType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRead_8vhd_source.html#l00058">AxiStreamDmaRead.vhd:58</a></div></div>
<div class="ttc" id="classAxiStreamPkg_html_a2d1121d053b4c15778d16d25c4e0b10a"><div class="ttname"><a href="classAxiStreamPkg.html#a2d1121d053b4c15778d16d25c4e0b10a">AxiStreamPkg.tReady</a></div><div class="ttdeci">sl   tReady</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamPkg_8vhd_source.html#l00055">AxiStreamPkg.vhd:55</a></div></div>
<div class="ttc" id="classAxiLiteMaster_html_a8e1fd4ab848b98a0c700b34cf7c90b36"><div class="ttname"><a href="classAxiLiteMaster.html#a8e1fd4ab848b98a0c700b34cf7c90b36">AxiLiteMaster.axilClk</a></div><div class="ttdeci">in axilClksl  </div><div class="ttdef"><b>Definition:</b> <a href="AxiLiteMaster_8vhd_source.html#l00034">AxiLiteMaster.vhd:34</a></div></div>
<div class="ttc" id="classAxiStreamPkg_html_a684312315461e3e575e265ff30fcf68b"><div class="ttname"><a href="classAxiStreamPkg.html#a684312315461e3e575e265ff30fcf68b">AxiStreamPkg.AxiStreamSlaveType</a></div><div class="ttdeci">AxiStreamSlaveType</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamPkg_8vhd_source.html#l00054">AxiStreamPkg.vhd:54</a></div></div>
<div class="ttc" id="classAxiStreamDmaRead_html_a056b407dcdfca6742311295ace4d9dca"><div class="ttname"><a href="classAxiStreamDmaRead.html#a056b407dcdfca6742311295ace4d9dca">AxiStreamDmaRead.AXI_BURST_G</a></div><div class="ttdeci">AXI_BURST_Gslv( 1 downto  0)  :=   &quot;01&quot;</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRead_8vhd_source.html#l00038">AxiStreamDmaRead.vhd:38</a></div></div>
<div class="ttc" id="classAxiStreamDmaRead_html_ac51280e49d5163a329c65aa8750588a3"><div class="ttname"><a href="classAxiStreamDmaRead.html#ac51280e49d5163a329c65aa8750588a3">AxiStreamDmaRead.dmaAck</a></div><div class="ttdeci">out dmaAckAxiReadDmaAckType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRead_8vhd_source.html#l00050">AxiStreamDmaRead.vhd:50</a></div></div>
<div class="ttc" id="classAxiLiteMasterPkg_html_ad31b61f66a65a6a9139e3e1bd63ca1f4"><div class="ttname"><a href="classAxiLiteMasterPkg.html#ad31b61f66a65a6a9139e3e1bd63ca1f4">AxiLiteMasterPkg.AxiLiteMasterReqType</a></div><div class="ttdeci">AxiLiteMasterReqType</div><div class="ttdef"><b>Definition:</b> <a href="AxiLiteMasterPkg_8vhd_source.html#l00027">AxiLiteMasterPkg.vhd:27</a></div></div>
<div class="ttc" id="classAxiStreamPkg_html_a061146790b497c873864f8a78463bddc"><div class="ttname"><a href="classAxiStreamPkg.html#a061146790b497c873864f8a78463bddc">AxiStreamPkg.tData</a></div><div class="ttdeci">slv( 127 downto  0)   tData</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamPkg_8vhd_source.html#l00031">AxiStreamPkg.vhd:31</a></div></div>
<div class="ttc" id="classAxiStreamPkg_html_a49509d30bc3d42428694cc3496faadbd"><div class="ttname"><a href="classAxiStreamPkg.html#a49509d30bc3d42428694cc3496faadbd">AxiStreamPkg.AxiStreamMasterType</a></div><div class="ttdeci">AxiStreamMasterType</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamPkg_8vhd_source.html#l00029">AxiStreamPkg.vhd:29</a></div></div>
<div class="ttc" id="classAxiStreamDmaRead_html_a3578669a67251c3b470dffb85c881ca3"><div class="ttname"><a href="classAxiStreamDmaRead.html#a3578669a67251c3b470dffb85c881ca3">AxiStreamDmaRead.axisCtrl</a></div><div class="ttdeci">in axisCtrlAxiStreamCtrlType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRead_8vhd_source.html#l00055">AxiStreamDmaRead.vhd:55</a></div></div>
<div class="ttc" id="classAxiStreamFifoV2_html_a576d9d919155bb8c2a43f3959526a52f"><div class="ttname"><a href="classAxiStreamFifoV2.html#a576d9d919155bb8c2a43f3959526a52f">AxiStreamFifoV2.mAxisRst</a></div><div class="ttdeci">in mAxisRstsl  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamFifoV2_8vhd_source.html#l00091">AxiStreamFifoV2.vhd:91</a></div></div>
<div class="ttc" id="classSynchronizerVector_html_ac808ccb55f1548155860e00f1e27987a"><div class="ttname"><a href="classSynchronizerVector.html#ac808ccb55f1548155860e00f1e27987a">SynchronizerVector.WIDTH_G</a></div><div class="ttdeci">WIDTH_Ginteger  := 16</div><div class="ttdef"><b>Definition:</b> <a href="SynchronizerVector_8vhd_source.html#l00033">SynchronizerVector.vhd:33</a></div></div>
<div class="ttc" id="classSynchronizerVector_html"><div class="ttname"><a href="classSynchronizerVector.html">SynchronizerVector</a></div><div class="ttdef"><b>Definition:</b> <a href="SynchronizerVector_8vhd_source.html#l00025">SynchronizerVector.vhd:25</a></div></div>
<div class="ttc" id="classAxiStreamPkg_html_a75e235e32be736ef8434a6ad8d38778c"><div class="ttname"><a href="classAxiStreamPkg.html#a75e235e32be736ef8434a6ad8d38778c">AxiStreamPkg.AXI_STREAM_SLAVE_INIT_C</a></div><div class="ttdeci">AxiStreamSlaveType  :=(tReady  =&gt; '0') AXI_STREAM_SLAVE_INIT_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamPkg_8vhd_source.html#l00063">AxiStreamPkg.vhd:63</a></div></div>
<div class="ttc" id="classAxiLiteMasterPkg_html"><div class="ttname"><a href="classAxiLiteMasterPkg.html">AxiLiteMasterPkg</a></div><div class="ttdef"><b>Definition:</b> <a href="AxiLiteMasterPkg_8vhd_source.html#l00023">AxiLiteMasterPkg.vhd:23</a></div></div>
<div class="ttc" id="classAxiStreamFifoV2_html_aa685d94966e12ee1feec1c91fef4c4d0"><div class="ttname"><a href="classAxiStreamFifoV2.html#aa685d94966e12ee1feec1c91fef4c4d0">AxiStreamFifoV2.sAxisClk</a></div><div class="ttdeci">in sAxisClksl  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamFifoV2_8vhd_source.html#l00079">AxiStreamFifoV2.vhd:79</a></div></div>
<div class="ttc" id="classAxiLitePkg_html_a5c3ee3ae5f430fa7656a88e45a3354e4"><div class="ttname"><a href="classAxiLitePkg.html#a5c3ee3ae5f430fa7656a88e45a3354e4">AxiLitePkg.AxiLiteReadMasterType</a></div><div class="ttdeci">AxiLiteReadMasterType</div><div class="ttdef"><b>Definition:</b> <a href="AxiLitePkg_8vhd_source.html#l00059">AxiLitePkg.vhd:59</a></div></div>
<div class="ttc" id="classAxiStreamFifoV2_html_a1c9465c9431492ec79ab48827b02c46f"><div class="ttname"><a href="classAxiStreamFifoV2.html#a1c9465c9431492ec79ab48827b02c46f">AxiStreamFifoV2.BRAM_EN_G</a></div><div class="ttdeci">BRAM_EN_Gboolean  :=   true</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamFifoV2_8vhd_source.html#l00046">AxiStreamFifoV2.vhd:46</a></div></div>
<div class="ttc" id="classAxiStreamFifoV2_html"><div class="ttname"><a href="classAxiStreamFifoV2.html">AxiStreamFifoV2</a></div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamFifoV2_8vhd_source.html#l00031">AxiStreamFifoV2.vhd:31</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingRead_html_aca227e106607a8081642fb7957cd0885"><div class="ttname"><a href="classAxiStreamDmaRingRead.html#aca227e106607a8081642fb7957cd0885">AxiStreamDmaRingRead.axilWriteMaster</a></div><div class="ttdeci">out axilWriteMasterAxiLiteWriteMasterType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingRead_8vhd_source.html#l00051">AxiStreamDmaRingRead.vhd:51</a></div></div>
<div class="ttc" id="classAxiPkg_html_acbbdd43b249d3985749da68538c1122a"><div class="ttname"><a href="classAxiPkg.html#acbbdd43b249d3985749da68538c1122a">AxiPkg.AxiConfigType</a></div><div class="ttdeci">AxiConfigType</div><div class="ttdef"><b>Definition:</b> <a href="AxiPkg_8vhd_source.html#l00213">AxiPkg.vhd:213</a></div></div>
<div class="ttc" id="classSynchronizer_html_a67a837684e4f18c2d236ac1d053b419b"><div class="ttname"><a href="classSynchronizer.html#a67a837684e4f18c2d236ac1d053b419b">Synchronizer.TPD_G</a></div><div class="ttdeci">TPD_Gtime  :=  1 ns</div><div class="ttdef"><b>Definition:</b> <a href="Synchronizer_8vhd_source.html#l00028">Synchronizer.vhd:28</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingPkg_html_a64cba8ac069cfd433a40390b7a1a57df"><div class="ttname"><a href="classAxiStreamDmaRingPkg.html#a64cba8ac069cfd433a40390b7a1a57df">AxiStreamDmaRingPkg.MODE_AXIL_C</a></div><div class="ttdeci">integer  := 4 MODE_AXIL_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingPkg_8vhd_source.html#l00035">AxiStreamDmaRingPkg.vhd:35</a></div></div>
<div class="ttc" id="classAxiDmaPkg_html_aea15d003fcd3b0bb073a902c26c28421"><div class="ttname"><a href="classAxiDmaPkg.html#aea15d003fcd3b0bb073a902c26c28421">AxiDmaPkg.AXI_READ_DMA_REQ_INIT_C</a></div><div class="ttdeci">AxiReadDmaReqType  :=(request  =&gt; '0',address  =&gt;( others =&gt; '0'),size  =&gt;( others =&gt; '0'),firstUser  =&gt;( others =&gt; '0'),lastUser  =&gt;( others =&gt; '0'),dest  =&gt;( others =&gt; '0'),id  =&gt;( others =&gt; '0')) AXI_READ_DMA_REQ_INIT_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiDmaPkg_8vhd_source.html#l00115">AxiDmaPkg.vhd:115</a></div></div>
<div class="ttc" id="classAxiStreamDmaRead_html_aed65a1d11111776b238cafeb6b243c0a"><div class="ttname"><a href="classAxiStreamDmaRead.html#aed65a1d11111776b238cafeb6b243c0a">AxiStreamDmaRead.AXIS_READY_EN_G</a></div><div class="ttdeci">AXIS_READY_EN_Gboolean  :=   false</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRead_8vhd_source.html#l00035">AxiStreamDmaRead.vhd:35</a></div></div>
<div class="ttc" id="classAxiStreamFifoV2_html_a67a837684e4f18c2d236ac1d053b419b"><div class="ttname"><a href="classAxiStreamFifoV2.html#a67a837684e4f18c2d236ac1d053b419b">AxiStreamFifoV2.TPD_G</a></div><div class="ttdeci">TPD_Gtime  :=  1 ns</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamFifoV2_8vhd_source.html#l00035">AxiStreamFifoV2.vhd:35</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingPkg_html_abc9315b8a051365d5d5f4677a53831c8"><div class="ttname"><a href="classAxiStreamDmaRingPkg.html#abc9315b8a051365d5d5f4677a53831c8">AxiStreamDmaRingPkg.START_AXIL_C</a></div><div class="ttdeci">integer  := 0 START_AXIL_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingPkg_8vhd_source.html#l00031">AxiStreamDmaRingPkg.vhd:31</a></div></div>
<div class="ttc" id="classSynchronizer_html_a8562dfa3c7970041e8fb901d9c0e4ecf"><div class="ttname"><a href="classSynchronizer.html#a8562dfa3c7970041e8fb901d9c0e4ecf">Synchronizer.clk</a></div><div class="ttdeci">in clksl  </div><div class="ttdef"><b>Definition:</b> <a href="Synchronizer_8vhd_source.html#l00036">Synchronizer.vhd:36</a></div></div>
<div class="ttc" id="classAxiDmaPkg_html_adb682010af664c0ab98299bc636735fe"><div class="ttname"><a href="classAxiDmaPkg.html#adb682010af664c0ab98299bc636735fe">AxiDmaPkg.AxiReadDmaReqType</a></div><div class="ttdeci">AxiReadDmaReqType</div><div class="ttdef"><b>Definition:</b> <a href="AxiDmaPkg_8vhd_source.html#l00104">AxiDmaPkg.vhd:104</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingRead_html_ac4860d1e38b433d4d699788bbd2e6996"><div class="ttname"><a href="classAxiStreamDmaRingRead.html#ac4860d1e38b433d4d699788bbd2e6996">AxiStreamDmaRingRead.axilReadMaster</a></div><div class="ttdeci">out axilReadMasterAxiLiteReadMasterType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingRead_8vhd_source.html#l00049">AxiStreamDmaRingRead.vhd:49</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingPkg_html_ac259685cc255061ecb38bd9390dcac85"><div class="ttname"><a href="classAxiStreamDmaRingPkg.html#ac259685cc255061ecb38bd9390dcac85">AxiStreamDmaRingPkg.INIT_C</a></div><div class="ttdeci">integer  := 2 INIT_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingPkg_8vhd_source.html#l00050">AxiStreamDmaRingPkg.vhd:50</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingRead_html_a5ebc826227f46ce6a7c1373977339cfb"><div class="ttname"><a href="classAxiStreamDmaRingRead.html#a5ebc826227f46ce6a7c1373977339cfb">AxiStreamDmaRingRead.axiReadSlave</a></div><div class="ttdeci">in axiReadSlaveAxiReadSlaveType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingRead_8vhd_source.html#l00071">AxiStreamDmaRingRead.vhd:71</a></div></div>
<div class="ttc" id="classSsiPkg_html_a17a444968830ce4b9f2bbb2fdc2f19c0"><div class="ttname"><a href="classSsiPkg.html#a17a444968830ce4b9f2bbb2fdc2f19c0">SsiPkg.dest</a></div><div class="ttdeci">slv(   SSI_TDEST_BITS_C- 1 downto  0)   dest</div><div class="ttdef"><b>Definition:</b> <a href="SsiPkg_8vhd_source.html#l00070">SsiPkg.vhd:70</a></div></div>
<div class="ttc" id="classAxiStreamFifoV2_html_a4e7681b5766a6f51851dfb086a6bf45a"><div class="ttname"><a href="classAxiStreamFifoV2.html#a4e7681b5766a6f51851dfb086a6bf45a">AxiStreamFifoV2.sAxisSlave</a></div><div class="ttdeci">out sAxisSlaveAxiStreamSlaveType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamFifoV2_8vhd_source.html#l00082">AxiStreamFifoV2.vhd:82</a></div></div>
<div class="ttc" id="classAxiLiteMasterPkg_html_ac1be7a03958bd0e9435d2a8e2ce9708d"><div class="ttname"><a href="classAxiLiteMasterPkg.html#ac1be7a03958bd0e9435d2a8e2ce9708d">AxiLiteMasterPkg.request</a></div><div class="ttdeci">sl   request</div><div class="ttdef"><b>Definition:</b> <a href="AxiLiteMasterPkg_8vhd_source.html#l00028">AxiLiteMasterPkg.vhd:28</a></div></div>
<div class="ttc" id="classAxiLiteMaster_html_a176b0e9df634925cd27d425cf4a79bf0"><div class="ttname"><a href="classAxiLiteMaster.html#a176b0e9df634925cd27d425cf4a79bf0">AxiLiteMaster.axilReadSlave</a></div><div class="ttdeci">in axilReadSlaveAxiLiteReadSlaveType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiLiteMaster_8vhd_source.html#l00042">AxiLiteMaster.vhd:42</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingRead_html_ade92979de6f13f57f501e1de6ea7a5bf"><div class="ttname"><a href="classAxiStreamDmaRingRead.html#ade92979de6f13f57f501e1de6ea7a5bf">AxiStreamDmaRingRead.dataCtrl</a></div><div class="ttdeci">in dataCtrlAxiStreamCtrlType  :=   AXI_STREAM_CTRL_UNUSED_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingRead_8vhd_source.html#l00065">AxiStreamDmaRingRead.vhd:65</a></div></div>
<div class="ttc" id="classAxiStreamDmaRead_html_a85565e7916a2d50e77d8eb5254a66479"><div class="ttname"><a href="classAxiStreamDmaRead.html#a85565e7916a2d50e77d8eb5254a66479">AxiStreamDmaRead.axisSlave</a></div><div class="ttdeci">in axisSlaveAxiStreamSlaveType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRead_8vhd_source.html#l00054">AxiStreamDmaRead.vhd:54</a></div></div>
<div class="ttc" id="classAxiLiteMasterPkg_html_a21cdbd35c70ba5bd066b7dd3cb02b4ae"><div class="ttname"><a href="classAxiLiteMasterPkg.html#a21cdbd35c70ba5bd066b7dd3cb02b4ae">AxiLiteMasterPkg.wrData</a></div><div class="ttdeci">slv( 31 downto  0)   wrData</div><div class="ttdef"><b>Definition:</b> <a href="AxiLiteMasterPkg_8vhd_source.html#l00031">AxiLiteMasterPkg.vhd:31</a></div></div>
<div class="ttc" id="classAxiStreamPkg_html_ab3187bed532dbc9e87edcc66ebfecbd7"><div class="ttname"><a href="classAxiStreamPkg.html#ab3187bed532dbc9e87edcc66ebfecbd7">AxiStreamPkg.AXI_STREAM_CTRL_UNUSED_C</a></div><div class="ttdeci">AxiStreamCtrlType  :=(pause  =&gt; '0',overflow  =&gt; '0',idle  =&gt; '1') AXI_STREAM_CTRL_UNUSED_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamPkg_8vhd_source.html#l00115">AxiStreamPkg.vhd:115</a></div></div>
<div class="ttc" id="classAxiLitePkg_html_ae5b4897324dec302eaaa23fcb6bed80e"><div class="ttname"><a href="classAxiLitePkg.html#ae5b4897324dec302eaaa23fcb6bed80e">AxiLitePkg.AxiLiteReadSlaveType</a></div><div class="ttdeci">AxiLiteReadSlaveType</div><div class="ttdef"><b>Definition:</b> <a href="AxiLitePkg_8vhd_source.html#l00085">AxiLitePkg.vhd:85</a></div></div>
<div class="ttc" id="classAxiDmaPkg_html_ad7812c74ee6b7c54ce8108252a457a0c"><div class="ttname"><a href="classAxiDmaPkg.html#ad7812c74ee6b7c54ce8108252a457a0c">AxiDmaPkg.size</a></div><div class="ttdeci">slv( 31 downto  0)   size</div><div class="ttdef"><b>Definition:</b> <a href="AxiDmaPkg_8vhd_source.html#l00072">AxiDmaPkg.vhd:72</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingPkg_html"><div class="ttname"><a href="classAxiStreamDmaRingPkg.html">AxiStreamDmaRingPkg</a></div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingPkg_8vhd_source.html#l00026">AxiStreamDmaRingPkg.vhd:26</a></div></div>
<div class="ttc" id="classAxiStreamPkg_html"><div class="ttname"><a href="classAxiStreamPkg.html">AxiStreamPkg</a></div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamPkg_8vhd_source.html#l00025">AxiStreamPkg.vhd:25</a></div></div>
<div class="ttc" id="classAxiDmaPkg_html_ac636282bf0fbf1c13030885d6cd5588b"><div class="ttname"><a href="classAxiDmaPkg.html#ac636282bf0fbf1c13030885d6cd5588b">AxiDmaPkg.AxiReadDmaAckType</a></div><div class="ttdeci">AxiReadDmaAckType</div><div class="ttdef"><b>Definition:</b> <a href="AxiDmaPkg_8vhd_source.html#l00133">AxiDmaPkg.vhd:133</a></div></div>
<div class="ttc" id="classAxiLiteMasterPkg_html_a9d43723ccd89ccab9d8f01fe6574005d"><div class="ttname"><a href="classAxiLiteMasterPkg.html#a9d43723ccd89ccab9d8f01fe6574005d">AxiLiteMasterPkg.address</a></div><div class="ttdeci">slv( 31 downto  0)   address</div><div class="ttdef"><b>Definition:</b> <a href="AxiLiteMasterPkg_8vhd_source.html#l00030">AxiLiteMasterPkg.vhd:30</a></div></div>
<div class="ttc" id="classAxiStreamFifoV2_html_a4be737583df4493f37e21b9da4a67377"><div class="ttname"><a href="classAxiStreamFifoV2.html#a4be737583df4493f37e21b9da4a67377">AxiStreamFifoV2.sAxisMaster</a></div><div class="ttdeci">in sAxisMasterAxiStreamMasterType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamFifoV2_8vhd_source.html#l00081">AxiStreamFifoV2.vhd:81</a></div></div>
<div class="ttc" id="classAxiStreamDmaRead_html"><div class="ttname"><a href="classAxiStreamDmaRead.html">AxiStreamDmaRead</a></div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRead_8vhd_source.html#l00032">AxiStreamDmaRead.vhd:32</a></div></div>
<div class="ttc" id="classAxiStreamFifoV2_html_afd4f0f4d2e88b311f2a3b3705b317922"><div class="ttname"><a href="classAxiStreamFifoV2.html#afd4f0f4d2e88b311f2a3b3705b317922">AxiStreamFifoV2.mAxisMaster</a></div><div class="ttdeci">out mAxisMasterAxiStreamMasterType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamFifoV2_8vhd_source.html#l00092">AxiStreamFifoV2.vhd:92</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingRead_html_a89a56896bb614aa96236fb0a1dc6e4ed"><div class="ttname"><a href="classAxiStreamDmaRingRead.html#a89a56896bb614aa96236fb0a1dc6e4ed">AxiStreamDmaRingRead.SSI_OUTPUT_G</a></div><div class="ttdeci">SSI_OUTPUT_Gboolean  :=   false</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingRead_8vhd_source.html#l00040">AxiStreamDmaRingRead.vhd:40</a></div></div>
<div class="ttc" id="classAxiStreamPkg_html_a1673e7d71436639bdd291cb8e73de6dd"><div class="ttname"><a href="classAxiStreamPkg.html#a1673e7d71436639bdd291cb8e73de6dd">AxiStreamPkg.AXI_STREAM_SLAVE_FORCE_C</a></div><div class="ttdeci">AxiStreamSlaveType  :=(tReady  =&gt; '1') AXI_STREAM_SLAVE_FORCE_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamPkg_8vhd_source.html#l00066">AxiStreamPkg.vhd:66</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingRead_html_a4b36ee28c73fadc67fe1a670f1ba11ff"><div class="ttname"><a href="classAxiStreamDmaRingRead.html#a4b36ee28c73fadc67fe1a670f1ba11ff">AxiStreamDmaRingRead.axilRst</a></div><div class="ttdeci">in axilRstsl  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingRead_8vhd_source.html#l00048">AxiStreamDmaRingRead.vhd:48</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingRead_html_aadfb1df5c302b57e769136f441562866"><div class="ttname"><a href="classAxiStreamDmaRingRead.html#aadfb1df5c302b57e769136f441562866">AxiStreamDmaRingRead.dataSlave</a></div><div class="ttdeci">in dataSlaveAxiStreamSlaveType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingRead_8vhd_source.html#l00064">AxiStreamDmaRingRead.vhd:64</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingPkg_html_a3fb832a20c451311c0485ddcb965f091"><div class="ttname"><a href="classAxiStreamDmaRingPkg.html#a3fb832a20c451311c0485ddcb965f091">AxiStreamDmaRingPkg.END_AXIL_C</a></div><div class="ttdeci">integer  := 1 END_AXIL_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingPkg_8vhd_source.html#l00032">AxiStreamDmaRingPkg.vhd:32</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingRead_html_a44def0577c43c663d2221fea7d5bdca9"><div class="ttname"><a href="classAxiStreamDmaRingRead.html#a44def0577c43c663d2221fea7d5bdca9">AxiStreamDmaRingRead.statusClk</a></div><div class="ttdeci">in statusClksl  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingRead_8vhd_source.html#l00055">AxiStreamDmaRingRead.vhd:55</a></div></div>
<div class="ttc" id="classAxiStreamFifoV2_html_a9b0b70eb40fd99ae471dd823ed5da644"><div class="ttname"><a href="classAxiStreamFifoV2.html#a9b0b70eb40fd99ae471dd823ed5da644">AxiStreamFifoV2.mAxisSlave</a></div><div class="ttdeci">in mAxisSlaveAxiStreamSlaveType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamFifoV2_8vhd_source.html#l00093">AxiStreamFifoV2.vhd:93</a></div></div>
<div class="ttc" id="classStdRtlPkg_html"><div class="ttname"><a href="classStdRtlPkg.html">StdRtlPkg</a></div><div class="ttdef"><b>Definition:</b> <a href="StdRtlPkg_8vhd_source.html#l00023">StdRtlPkg.vhd:23</a></div></div>
<div class="ttc" id="classAxiStreamFifoV2_html_adb189c82e573abb099bff16ab4b87de8"><div class="ttname"><a href="classAxiStreamFifoV2.html#adb189c82e573abb099bff16ab4b87de8">AxiStreamFifoV2.USE_BUILT_IN_G</a></div><div class="ttdeci">USE_BUILT_IN_Gboolean  :=   false</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamFifoV2_8vhd_source.html#l00048">AxiStreamFifoV2.vhd:48</a></div></div>
<div class="ttc" id="classSynchronizerVector_html_afd0039e5a6c54f38982fe7c8fc1c0b08"><div class="ttname"><a href="classSynchronizerVector.html#afd0039e5a6c54f38982fe7c8fc1c0b08">SynchronizerVector.rst</a></div><div class="ttdeci">in rstsl  :=not    RST_POLARITY_G</div><div class="ttdef"><b>Definition:</b> <a href="SynchronizerVector_8vhd_source.html#l00037">SynchronizerVector.vhd:37</a></div></div>
<div class="ttc" id="classAxiStreamFifoV2_html_a10af6f85e991e3cb59257d7b54944e8a"><div class="ttname"><a href="classAxiStreamFifoV2.html#a10af6f85e991e3cb59257d7b54944e8a">AxiStreamFifoV2.FIFO_PAUSE_THRESH_G</a></div><div class="ttdeci">FIFO_PAUSE_THRESH_Ginteger   range  1 to ( 2** 24):= 1</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamFifoV2_8vhd_source.html#l00055">AxiStreamFifoV2.vhd:55</a></div></div>
<div class="ttc" id="classAxiStreamFifoV2_html_a5fd0f8efc7eb2829bee163b66f826346"><div class="ttname"><a href="classAxiStreamFifoV2.html#a5fd0f8efc7eb2829bee163b66f826346">AxiStreamFifoV2.VALID_THOLD_G</a></div><div class="ttdeci">VALID_THOLD_Ginteger   range  0 to ( 2** 24):= 1</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamFifoV2_8vhd_source.html#l00041">AxiStreamFifoV2.vhd:41</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingRead_html_a7d8781c632c75ab0fdde6e592fd13d60"><div class="ttname"><a href="classAxiStreamDmaRingRead.html#a7d8781c632c75ab0fdde6e592fd13d60">AxiStreamDmaRingRead.axiClk</a></div><div class="ttdeci">in axiClksl  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingRead_8vhd_source.html#l00068">AxiStreamDmaRingRead.vhd:68</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingRead_html_a9bdc62dd3dfa606de560ea0c8f699bdd"><div class="ttname"><a href="classAxiStreamDmaRingRead.html#a9bdc62dd3dfa606de560ea0c8f699bdd">AxiStreamDmaRingRead.axiReadMaster</a></div><div class="ttdeci">out axiReadMasterAxiReadMasterType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingRead_8vhd_source.html#l00070">AxiStreamDmaRingRead.vhd:70</a></div></div>
<div class="ttc" id="classAxiStreamDmaRead_html_a399a775bae9ae4819d5af6838a95e28e"><div class="ttname"><a href="classAxiStreamDmaRead.html#a399a775bae9ae4819d5af6838a95e28e">AxiStreamDmaRead.axiRst</a></div><div class="ttdeci">in axiRstsl  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRead_8vhd_source.html#l00047">AxiStreamDmaRead.vhd:47</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingRead_html"><div class="ttname"><a href="classAxiStreamDmaRingRead.html">AxiStreamDmaRingRead</a></div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingRead_8vhd_source.html#l00034">AxiStreamDmaRingRead.vhd:34</a></div></div>
<div class="ttc" id="classAxiLiteMasterPkg_html_a176ecada9c57fb02cf7cb55641112bbd"><div class="ttname"><a href="classAxiLiteMasterPkg.html#a176ecada9c57fb02cf7cb55641112bbd">AxiLiteMasterPkg.AxiLiteMasterAckType</a></div><div class="ttdeci">AxiLiteMasterAckType</div><div class="ttdef"><b>Definition:</b> <a href="AxiLiteMasterPkg_8vhd_source.html#l00040">AxiLiteMasterPkg.vhd:40</a></div></div>
<div class="ttc" id="classAxiStreamPkg_html_ac56d1225c167b61d512e36104400875d"><div class="ttname"><a href="classAxiStreamPkg.html#ac56d1225c167b61d512e36104400875d">AxiStreamPkg.AxiStreamCtrlType</a></div><div class="ttdeci">AxiStreamCtrlType</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamPkg_8vhd_source.html#l00104">AxiStreamPkg.vhd:104</a></div></div>
<div class="ttc" id="classAxiLiteMaster_html"><div class="ttname"><a href="classAxiLiteMaster.html">AxiLiteMaster</a></div><div class="ttdef"><b>Definition:</b> <a href="AxiLiteMaster_8vhd_source.html#l00029">AxiLiteMaster.vhd:29</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingRead_html_a0bbde298f60b6b552c27515154de6c86"><div class="ttname"><a href="classAxiStreamDmaRingRead.html#a0bbde298f60b6b552c27515154de6c86">AxiStreamDmaRingRead.dataMaster</a></div><div class="ttdeci">out dataMasterAxiStreamMasterType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingRead_8vhd_source.html#l00063">AxiStreamDmaRingRead.vhd:63</a></div></div>
<div class="ttc" id="classSynchronizer_html"><div class="ttname"><a href="classSynchronizer.html">Synchronizer</a></div><div class="ttdef"><b>Definition:</b> <a href="Synchronizer_8vhd_source.html#l00026">Synchronizer.vhd:26</a></div></div>
<div class="ttc" id="classAxiStreamFifoV2_html_abda656462c1b84e3d42e50514c515085"><div class="ttname"><a href="classAxiStreamFifoV2.html#abda656462c1b84e3d42e50514c515085">AxiStreamFifoV2.MASTER_AXI_CONFIG_G</a></div><div class="ttdeci">MASTER_AXI_CONFIG_GAxiStreamConfigType  :=   AXI_STREAM_CONFIG_INIT_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamFifoV2_8vhd_source.html#l00075">AxiStreamFifoV2.vhd:75</a></div></div>
<div class="ttc" id="classAxiLitePkg_html_aadba1252ff7f25e42343ce5b96f1c20a"><div class="ttname"><a href="classAxiLitePkg.html#aadba1252ff7f25e42343ce5b96f1c20a">AxiLitePkg.AxiLiteWriteSlaveType</a></div><div class="ttdeci">AxiLiteWriteSlaveType</div><div class="ttdef"><b>Definition:</b> <a href="AxiLitePkg_8vhd_source.html#l00144">AxiLitePkg.vhd:144</a></div></div>
<div class="ttc" id="classAxiDmaPkg_html"><div class="ttname"><a href="classAxiDmaPkg.html">AxiDmaPkg</a></div><div class="ttdef"><b>Definition:</b> <a href="AxiDmaPkg_8vhd_source.html#l00025">AxiDmaPkg.vhd:25</a></div></div>
<div class="ttc" id="classAxiLiteMaster_html_a67a837684e4f18c2d236ac1d053b419b"><div class="ttname"><a href="classAxiLiteMaster.html#a67a837684e4f18c2d236ac1d053b419b">AxiLiteMaster.TPD_G</a></div><div class="ttdeci">TPD_Gtime  :=  1 ns</div><div class="ttdef"><b>Definition:</b> <a href="AxiLiteMaster_8vhd_source.html#l00032">AxiLiteMaster.vhd:32</a></div></div>
<div class="ttc" id="classAxiPkg_html_a868da724fafc1b2e1dc9310af0d63743"><div class="ttname"><a href="classAxiPkg.html#a868da724fafc1b2e1dc9310af0d63743">AxiPkg.AxiReadMasterType</a></div><div class="ttdeci">AxiReadMasterType</div><div class="ttdef"><b>Definition:</b> <a href="AxiPkg_8vhd_source.html#l00032">AxiPkg.vhd:32</a></div></div>
<div class="ttc" id="classAxiStreamDmaRead_html_a7d8781c632c75ab0fdde6e592fd13d60"><div class="ttname"><a href="classAxiStreamDmaRead.html#a7d8781c632c75ab0fdde6e592fd13d60">AxiStreamDmaRead.axiClk</a></div><div class="ttdeci">in axiClksl  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRead_8vhd_source.html#l00046">AxiStreamDmaRead.vhd:46</a></div></div>
<div class="ttc" id="classStdRtlPkg_html_ac9bfc8d5c7862c8d34daeaedb44e1d8a"><div class="ttname"><a href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">StdRtlPkg.slv</a></div><div class="ttdeci">std_logic_vector   slv</div><div class="ttdef"><b>Definition:</b> <a href="StdRtlPkg_8vhd_source.html#l00029">StdRtlPkg.vhd:29</a></div></div>
<div class="ttc" id="classAxiStreamDmaRead_html_a456bfcb7ed996c0c9beb97a5f1e4a00c"><div class="ttname"><a href="classAxiStreamDmaRead.html#a456bfcb7ed996c0c9beb97a5f1e4a00c">AxiStreamDmaRead.axisMaster</a></div><div class="ttdeci">out axisMasterAxiStreamMasterType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRead_8vhd_source.html#l00053">AxiStreamDmaRead.vhd:53</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingRead_html_ae1903f9ae02f4ffed7c029858fbcae3b"><div class="ttname"><a href="classAxiStreamDmaRingRead.html#ae1903f9ae02f4ffed7c029858fbcae3b">AxiStreamDmaRingRead.AXIL_BASE_ADDR_G</a></div><div class="ttdeci">AXIL_BASE_ADDR_Gslv( 31 downto  0)  :=( others =&gt; '0')</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingRead_8vhd_source.html#l00041">AxiStreamDmaRingRead.vhd:41</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingRead_html_a4dceca88745c094438af931ba8cbedd0"><div class="ttname"><a href="classAxiStreamDmaRingRead.html#a4dceca88745c094438af931ba8cbedd0">AxiStreamDmaRingRead.AXI_STREAM_READY_EN_G</a></div><div class="ttdeci">AXI_STREAM_READY_EN_Gboolean  :=   true</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingRead_8vhd_source.html#l00042">AxiStreamDmaRingRead.vhd:42</a></div></div>
<div class="ttc" id="classSynchronizer_html_a8d62ea2cb402887bf88e38207bab83ba"><div class="ttname"><a href="classSynchronizer.html#a8d62ea2cb402887bf88e38207bab83ba">Synchronizer.dataIn</a></div><div class="ttdeci">in dataInsl  </div><div class="ttdef"><b>Definition:</b> <a href="Synchronizer_8vhd_source.html#l00038">Synchronizer.vhd:38</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_a7f5d46811f4ffee5c621add2f69c01a.html">axi</a></li><li class="navelem"><a class="el" href="dir_6248789d70a2c07f4275d318e7bfc607.html">rtl</a></li><li class="navelem"><a class="el" href="AxiStreamDmaRingRead_8vhd.html">AxiStreamDmaRingRead.vhd</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
