<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="HostSystem/testbench/HostSystem_tb/simulation/submodules/HostSystem_irq_mapper.vho"
   type="VHDL"
   library="irq_mapper" />
 <file
   path="HostSystem/testbench/HostSystem_tb/simulation/submodules/mentor/altera_merlin_width_adapter.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="width_adapter"
   simulator="modelsim" />
 <file
   path="HostSystem/testbench/HostSystem_tb/simulation/submodules/mentor/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="width_adapter"
   simulator="modelsim" />
 <file
   path="HostSystem/testbench/HostSystem_tb/simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="width_adapter"
   simulator="modelsim" />
 <file
   path="HostSystem/testbench/HostSystem_tb/simulation/submodules/aldec/altera_merlin_width_adapter.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="width_adapter"
   simulator="riviera" />
 <file
   path="HostSystem/testbench/HostSystem_tb/simulation/submodules/aldec/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="width_adapter"
   simulator="riviera" />
 <file
   path="HostSystem/testbench/HostSystem_tb/simulation/submodules/aldec/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="width_adapter"
   simulator="riviera" />
 <file
   path="HostSystem/testbench/HostSystem_tb/simulation/submodules/HostSystem_rsp_xbar_mux.vho"
   type="VHDL"
   library="rsp_xbar_mux" />
 <file
   path="HostSystem/testbench/HostSystem_tb/simulation/submodules/HostSystem_cmd_xbar_mux.vho"
   type="VHDL"
   library="cmd_xbar_mux" />
 <file
   path="HostSystem/testbench/HostSystem_tb/simulation/submodules/HostSystem_cmd_xbar_demux.vho"
   type="VHDL"
   library="cmd_xbar_demux" />
 <file
   path="HostSystem/testbench/HostSystem_tb/simulation/submodules/mentor/altera_reset_controller.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="modelsim" />
 <file
   path="HostSystem/testbench/HostSystem_tb/simulation/submodules/mentor/altera_reset_synchronizer.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="modelsim" />
 <file
   path="HostSystem/testbench/HostSystem_tb/simulation/submodules/aldec/altera_reset_controller.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="riviera" />
 <file
   path="HostSystem/testbench/HostSystem_tb/simulation/submodules/aldec/altera_reset_synchronizer.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="riviera" />
 <file
   path="HostSystem/testbench/HostSystem_tb/simulation/submodules/HostSystem_id_router_001.vho"
   type="VHDL"
   library="id_router_001" />
 <file
   path="HostSystem/testbench/HostSystem_tb/simulation/submodules/HostSystem_id_router.vho"
   type="VHDL"
   library="id_router" />
 <file
   path="HostSystem/testbench/HostSystem_tb/simulation/submodules/HostSystem_addr_router.vho"
   type="VHDL"
   library="addr_router" />
 <file
   path="HostSystem/testbench/HostSystem_tb/simulation/submodules/HostSystem_top_avalon_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vho"
   type="VHDL"
   library="top_avalon_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo" />
 <file
   path="HostSystem/testbench/HostSystem_tb/simulation/submodules/HostSystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vho"
   type="VHDL"
   library="memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" />
 <file
   path="HostSystem/testbench/HostSystem_tb/simulation/submodules/mentor/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="memory_s1_translator_avalon_universal_slave_0_agent"
   simulator="modelsim" />
 <file
   path="HostSystem/testbench/HostSystem_tb/simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="memory_s1_translator_avalon_universal_slave_0_agent"
   simulator="modelsim" />
 <file
   path="HostSystem/testbench/HostSystem_tb/simulation/submodules/aldec/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="memory_s1_translator_avalon_universal_slave_0_agent"
   simulator="riviera" />
 <file
   path="HostSystem/testbench/HostSystem_tb/simulation/submodules/aldec/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="memory_s1_translator_avalon_universal_slave_0_agent"
   simulator="riviera" />
 <file
   path="HostSystem/testbench/HostSystem_tb/simulation/submodules/mentor/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="cpu_instruction_master_translator_avalon_universal_master_0_agent"
   simulator="modelsim" />
 <file
   path="HostSystem/testbench/HostSystem_tb/simulation/submodules/aldec/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="cpu_instruction_master_translator_avalon_universal_master_0_agent"
   simulator="riviera" />
 <file
   path="HostSystem/testbench/HostSystem_tb/simulation/submodules/mentor/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="memory_s1_translator"
   simulator="modelsim" />
 <file
   path="HostSystem/testbench/HostSystem_tb/simulation/submodules/aldec/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="memory_s1_translator"
   simulator="riviera" />
 <file
   path="HostSystem/testbench/HostSystem_tb/simulation/submodules/mentor/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="cpu_instruction_master_translator"
   simulator="modelsim" />
 <file
   path="HostSystem/testbench/HostSystem_tb/simulation/submodules/aldec/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="cpu_instruction_master_translator"
   simulator="riviera" />
 <file
   path="HostSystem/testbench/HostSystem_tb/simulation/submodules/reg32.vhd"
   type="VHDL"
   library="top_avalon_0" />
 <file
   path="HostSystem/testbench/HostSystem_tb/simulation/submodules/top_avalon.vhd"
   type="VHDL"
   library="top_avalon_0" />
 <file
   path="HostSystem/testbench/HostSystem_tb/simulation/submodules/bram.vhd"
   type="VHDL"
   library="top_avalon_0" />
 <file
   path="HostSystem/testbench/HostSystem_tb/simulation/submodules/HostSystem_cpu.vhd"
   type="VHDL"
   library="cpu" />
 <file
   path="HostSystem/testbench/HostSystem_tb/simulation/submodules/HostSystem_cpu_nios2_waves.do"
   type="OTHER"
   library="cpu" />
 <file
   path="HostSystem/testbench/HostSystem_tb/simulation/submodules/HostSystem_cpu_rf_ram_a.dat"
   type="DAT"
   library="cpu" />
 <file
   path="HostSystem/testbench/HostSystem_tb/simulation/submodules/HostSystem_cpu_rf_ram_a.hex"
   type="HEX"
   library="cpu" />
 <file
   path="HostSystem/testbench/HostSystem_tb/simulation/submodules/HostSystem_cpu_rf_ram_a.mif"
   type="MIF"
   library="cpu" />
 <file
   path="HostSystem/testbench/HostSystem_tb/simulation/submodules/HostSystem_cpu_rf_ram_b.dat"
   type="DAT"
   library="cpu" />
 <file
   path="HostSystem/testbench/HostSystem_tb/simulation/submodules/HostSystem_cpu_rf_ram_b.hex"
   type="HEX"
   library="cpu" />
 <file
   path="HostSystem/testbench/HostSystem_tb/simulation/submodules/HostSystem_cpu_rf_ram_b.mif"
   type="MIF"
   library="cpu" />
 <file
   path="HostSystem/testbench/HostSystem_tb/simulation/submodules/HostSystem_cpu_test_bench.vhd"
   type="VHDL"
   library="cpu" />
 <file
   path="HostSystem/testbench/HostSystem_tb/simulation/submodules/HostSystem_memory.hex"
   type="HEX"
   library="memory" />
 <file
   path="HostSystem/testbench/HostSystem_tb/simulation/submodules/HostSystem_memory.vhd"
   type="VHDL"
   library="memory" />
 <file
   path="HostSystem/testbench/HostSystem_tb/simulation/submodules/altera_avalon_reset_source.vhd"
   type="VHDL"
   library="HostSystem_inst_reset_bfm" />
 <file
   path="HostSystem/testbench/HostSystem_tb/simulation/submodules/altera_avalon_clock_source.vhd"
   type="VHDL"
   library="HostSystem_inst_clk_bfm" />
 <file
   path="HostSystem/testbench/HostSystem_tb/simulation/submodules/HostSystem.vhd"
   type="VHDL"
   library="HostSystem_inst" />
 <file
   path="HostSystem/testbench/HostSystem_tb/simulation/submodules/hostsystem_memory_s1_translator.vhd"
   type="VHDL"
   library="HostSystem_inst" />
 <file
   path="HostSystem/testbench/HostSystem_tb/simulation/submodules/hostsystem_top_avalon_0_avalon_slave_0_translator.vhd"
   type="VHDL"
   library="HostSystem_inst" />
 <file
   path="HostSystem/testbench/HostSystem_tb/simulation/submodules/hostsystem_memory_s1_translator_avalon_universal_slave_0_agent.vhd"
   type="VHDL"
   library="HostSystem_inst" />
 <file
   path="HostSystem/testbench/HostSystem_tb/simulation/submodules/hostsystem_top_avalon_0_avalon_slave_0_translator_avalon_universal_slave_0_agent.vhd"
   type="VHDL"
   library="HostSystem_inst" />
 <file
   path="HostSystem/testbench/HostSystem_tb/simulation/submodules/hostsystem_width_adapter.vhd"
   type="VHDL"
   library="HostSystem_inst" />
 <file
   path="HostSystem/testbench/HostSystem_tb/simulation/submodules/hostsystem_width_adapter_001.vhd"
   type="VHDL"
   library="HostSystem_inst" />
 <file
   path="HostSystem/testbench/HostSystem_tb/simulation/submodules/hostsystem_cpu_instruction_master_translator.vhd"
   type="VHDL"
   library="HostSystem_inst" />
 <file
   path="HostSystem/testbench/HostSystem_tb/simulation/submodules/hostsystem_cpu_data_master_translator.vhd"
   type="VHDL"
   library="HostSystem_inst" />
 <file
   path="HostSystem/testbench/HostSystem_tb/simulation/HostSystem_tb.vhd"
   type="VHDL" />
 <topLevel name="HostSystem_tb" />
 <deviceFamily name="cycloneivgx" />
 <modelMap
   controllerPath="HostSystem_tb.HostSystem_inst.memory"
   modelPath="HostSystem_tb.HostSystem_inst.memory" />
</simPackage>
