Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 07:49:59 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing -delay_type max -max_paths 10 -sort_by group -input_pins -file postplace_timing_max.rpt
| Design       : diffeq_f_systemC
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.411ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            temp/temp/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        9.501ns  (logic 7.454ns (78.455%)  route 2.047ns (21.545%))
  Logic Levels:           13  (CARRY4=8 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.671ns = ( 13.171 - 9.500 ) 
    Source Clock Delay      (SCD):    4.012ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, estimated)       1.230     4.012    clk_IBUF_BUFG
    DSP48_X0Y62                                                       r  temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     6.638 r  temp__0/temp/PCOUT[47]
                         net (fo=1, estimated)        0.000     6.638    n_106_temp__0/temp
    DSP48_X0Y63                                                       r  temp__1/temp/PCIN[47]
    DSP48_X0Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     7.576 r  temp__1/temp/P[0]
                         net (fo=2, estimated)        0.551     8.127    n_105_temp__1/temp
    SLICE_X10Y150                                                     r  uport2_i_23/I0
    SLICE_X10Y150        LUT2 (Prop_lut2_I0_O)        0.043     8.170 r  uport2_i_23/O
                         net (fo=1, routed)           0.000     8.170    n_0_uport2_i_23
    SLICE_X10Y150                                                     r  uport2_i_4__0/S[1]
    SLICE_X10Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     8.416 r  uport2_i_4__0/CO[3]
                         net (fo=1, estimated)        0.000     8.416    n_0_uport2_i_4__0
    SLICE_X10Y151                                                     r  uport2_i_3__0/CI
    SLICE_X10Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.466 r  uport2_i_3__0/CO[3]
                         net (fo=1, estimated)        0.000     8.466    n_0_uport2_i_3__0
    SLICE_X10Y152                                                     r  uport2_i_2__0/CI
    SLICE_X10Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.516 r  uport2_i_2__0/CO[3]
                         net (fo=1, estimated)        0.000     8.516    n_0_uport2_i_2__0
    SLICE_X10Y153                                                     r  uport2_i_1__0/CI
    SLICE_X10Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     8.668 r  uport2_i_1__0/O[1]
                         net (fo=2, estimated)        0.286     8.954    temp__2[29]
    DSP48_X0Y61                                                       r  uport2/uport2/B[12]
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.358    11.312 r  uport2/uport2/P[0]
                         net (fo=1, estimated)        0.422    11.734    n_105_uport2/uport2
    SLICE_X8Y149                                                      r  uport[23]_i_14/I1
    SLICE_X8Y149         LUT2 (Prop_lut2_I1_O)        0.043    11.777 r  uport[23]_i_14/O
                         net (fo=1, routed)           0.000    11.777    n_0_uport[23]_i_14
    SLICE_X8Y149                                                      r  uport_reg[23]_i_10/S[1]
    SLICE_X8Y149         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    12.023 r  uport_reg[23]_i_10/CO[3]
                         net (fo=1, estimated)        0.000    12.023    n_0_uport_reg[23]_i_10
    SLICE_X8Y150                                                      r  uport_reg[27]_i_10/CI
    SLICE_X8Y150         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147    12.170 f  uport_reg[27]_i_10/O[3]
                         net (fo=3, estimated)        0.402    12.572    n_4_uport_reg[27]_i_10
    SLICE_X13Y151                                                     f  uport[27]_i_5/I0
    SLICE_X13Y151        LUT3 (Prop_lut3_I0_O)        0.120    12.692 r  uport[27]_i_5/O
                         net (fo=1, estimated)        0.092    12.784    n_0_uport[27]_i_5
    SLICE_X12Y151                                                     r  uport_reg[27]_i_1/DI[0]
    SLICE_X12Y151        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.276    13.060 r  uport_reg[27]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    13.060    n_0_uport_reg[27]_i_1
    SLICE_X12Y152                                                     r  uport_reg[31]_i_2/CI
    SLICE_X12Y152        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159    13.219 r  uport_reg[31]_i_2/O[1]
                         net (fo=2, estimated)        0.294    13.513    uport00_out[29]
    DSP48_X0Y60          DSP48E1                                      r  temp/temp/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    AL31                                              0.000     9.500 r  clk
                         net (fo=0)                   0.000     9.500    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     9.990 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.992    11.982    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.054 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, estimated)       1.117    13.171    clk_IBUF_BUFG
    DSP48_X0Y60                                                       r  temp/temp/CLK
                         clock pessimism              0.318    13.490    
                         clock uncertainty           -0.035    13.454    
    DSP48_X0Y60          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.353    13.101    temp/temp
  -------------------------------------------------------------------
                         required time                         13.101    
                         arrival time                         -13.513    
  -------------------------------------------------------------------
                         slack                                 -0.411    

Slack (VIOLATED) :        -0.393ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            temp/temp/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        9.478ns  (logic 7.337ns (77.411%)  route 2.141ns (22.589%))
  Logic Levels:           14  (CARRY4=9 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.671ns = ( 13.171 - 9.500 ) 
    Source Clock Delay      (SCD):    4.012ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, estimated)       1.230     4.012    clk_IBUF_BUFG
    DSP48_X0Y62                                                       r  temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     6.638 r  temp__0/temp/PCOUT[47]
                         net (fo=1, estimated)        0.000     6.638    n_106_temp__0/temp
    DSP48_X0Y63                                                       r  temp__1/temp/PCIN[47]
    DSP48_X0Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     7.576 r  temp__1/temp/P[0]
                         net (fo=2, estimated)        0.551     8.127    n_105_temp__1/temp
    SLICE_X10Y150                                                     r  uport2_i_23/I0
    SLICE_X10Y150        LUT2 (Prop_lut2_I0_O)        0.043     8.170 r  uport2_i_23/O
                         net (fo=1, routed)           0.000     8.170    n_0_uport2_i_23
    SLICE_X10Y150                                                     r  uport2_i_4__0/S[1]
    SLICE_X10Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     8.416 r  uport2_i_4__0/CO[3]
                         net (fo=1, estimated)        0.000     8.416    n_0_uport2_i_4__0
    SLICE_X10Y151                                                     r  uport2_i_3__0/CI
    SLICE_X10Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.466 r  uport2_i_3__0/CO[3]
                         net (fo=1, estimated)        0.000     8.466    n_0_uport2_i_3__0
    SLICE_X10Y152                                                     r  uport2_i_2__0/CI
    SLICE_X10Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.516 r  uport2_i_2__0/CO[3]
                         net (fo=1, estimated)        0.000     8.516    n_0_uport2_i_2__0
    SLICE_X10Y153                                                     r  uport2_i_1__0/CI
    SLICE_X10Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     8.668 r  uport2_i_1__0/O[1]
                         net (fo=2, estimated)        0.286     8.954    temp__2[29]
    DSP48_X0Y61                                                       r  uport2/uport2/B[12]
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.358    11.312 r  uport2/uport2/P[0]
                         net (fo=1, estimated)        0.422    11.734    n_105_uport2/uport2
    SLICE_X8Y149                                                      r  uport[23]_i_14/I1
    SLICE_X8Y149         LUT2 (Prop_lut2_I1_O)        0.043    11.777 r  uport[23]_i_14/O
                         net (fo=1, routed)           0.000    11.777    n_0_uport[23]_i_14
    SLICE_X8Y149                                                      r  uport_reg[23]_i_10/S[1]
    SLICE_X8Y149         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    12.023 r  uport_reg[23]_i_10/CO[3]
                         net (fo=1, estimated)        0.000    12.023    n_0_uport_reg[23]_i_10
    SLICE_X8Y150                                                      r  uport_reg[27]_i_10/CI
    SLICE_X8Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.073 r  uport_reg[27]_i_10/CO[3]
                         net (fo=1, estimated)        0.000    12.073    n_0_uport_reg[27]_i_10
    SLICE_X8Y151                                                      r  uport_reg[31]_i_30/CI
    SLICE_X8Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.123 r  uport_reg[31]_i_30/CO[3]
                         net (fo=1, estimated)        0.000    12.123    n_0_uport_reg[31]_i_30
    SLICE_X8Y152                                                      r  uport_reg[31]_i_28/CI
    SLICE_X8Y152         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    12.225 f  uport_reg[31]_i_28/O[0]
                         net (fo=3, estimated)        0.413    12.638    n_7_uport_reg[31]_i_28
    SLICE_X12Y153                                                     f  uport[31]_i_13/I0
    SLICE_X12Y153        LUT3 (Prop_lut3_I0_O)        0.119    12.757 r  uport[31]_i_13/O
                         net (fo=1, estimated)        0.170    12.927    n_0_uport[31]_i_13
    SLICE_X12Y152                                                     r  uport_reg[31]_i_2/DI[1]
    SLICE_X12Y152        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.264    13.191 r  uport_reg[31]_i_2/O[2]
                         net (fo=2, estimated)        0.299    13.490    uport00_out[30]
    DSP48_X0Y60          DSP48E1                                      r  temp/temp/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    AL31                                              0.000     9.500 r  clk
                         net (fo=0)                   0.000     9.500    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     9.990 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.992    11.982    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.054 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, estimated)       1.117    13.171    clk_IBUF_BUFG
    DSP48_X0Y60                                                       r  temp/temp/CLK
                         clock pessimism              0.318    13.490    
                         clock uncertainty           -0.035    13.454    
    DSP48_X0Y60          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.358    13.096    temp/temp
  -------------------------------------------------------------------
                         required time                         13.096    
                         arrival time                         -13.490    
  -------------------------------------------------------------------
                         slack                                 -0.393    

Slack (VIOLATED) :        -0.362ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            temp/temp/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        9.454ns  (logic 7.403ns (78.305%)  route 2.051ns (21.695%))
  Logic Levels:           13  (CARRY4=8 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.671ns = ( 13.171 - 9.500 ) 
    Source Clock Delay      (SCD):    4.012ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, estimated)       1.230     4.012    clk_IBUF_BUFG
    DSP48_X0Y62                                                       r  temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     6.638 r  temp__0/temp/PCOUT[47]
                         net (fo=1, estimated)        0.000     6.638    n_106_temp__0/temp
    DSP48_X0Y63                                                       r  temp__1/temp/PCIN[47]
    DSP48_X0Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     7.576 r  temp__1/temp/P[0]
                         net (fo=2, estimated)        0.551     8.127    n_105_temp__1/temp
    SLICE_X10Y150                                                     r  uport2_i_23/I0
    SLICE_X10Y150        LUT2 (Prop_lut2_I0_O)        0.043     8.170 r  uport2_i_23/O
                         net (fo=1, routed)           0.000     8.170    n_0_uport2_i_23
    SLICE_X10Y150                                                     r  uport2_i_4__0/S[1]
    SLICE_X10Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     8.416 r  uport2_i_4__0/CO[3]
                         net (fo=1, estimated)        0.000     8.416    n_0_uport2_i_4__0
    SLICE_X10Y151                                                     r  uport2_i_3__0/CI
    SLICE_X10Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.466 r  uport2_i_3__0/CO[3]
                         net (fo=1, estimated)        0.000     8.466    n_0_uport2_i_3__0
    SLICE_X10Y152                                                     r  uport2_i_2__0/CI
    SLICE_X10Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.516 r  uport2_i_2__0/CO[3]
                         net (fo=1, estimated)        0.000     8.516    n_0_uport2_i_2__0
    SLICE_X10Y153                                                     r  uport2_i_1__0/CI
    SLICE_X10Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     8.668 r  uport2_i_1__0/O[1]
                         net (fo=2, estimated)        0.286     8.954    temp__2[29]
    DSP48_X0Y61                                                       r  uport2/uport2/B[12]
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.358    11.312 r  uport2/uport2/P[0]
                         net (fo=1, estimated)        0.422    11.734    n_105_uport2/uport2
    SLICE_X8Y149                                                      r  uport[23]_i_14/I1
    SLICE_X8Y149         LUT2 (Prop_lut2_I1_O)        0.043    11.777 r  uport[23]_i_14/O
                         net (fo=1, routed)           0.000    11.777    n_0_uport[23]_i_14
    SLICE_X8Y149                                                      r  uport_reg[23]_i_10/S[1]
    SLICE_X8Y149         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    12.023 r  uport_reg[23]_i_10/CO[3]
                         net (fo=1, estimated)        0.000    12.023    n_0_uport_reg[23]_i_10
    SLICE_X8Y150                                                      r  uport_reg[27]_i_10/CI
    SLICE_X8Y150         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147    12.170 f  uport_reg[27]_i_10/O[3]
                         net (fo=3, estimated)        0.402    12.572    n_4_uport_reg[27]_i_10
    SLICE_X13Y151                                                     f  uport[27]_i_5/I0
    SLICE_X13Y151        LUT3 (Prop_lut3_I0_O)        0.120    12.692 r  uport[27]_i_5/O
                         net (fo=1, estimated)        0.092    12.784    n_0_uport[27]_i_5
    SLICE_X12Y151                                                     r  uport_reg[27]_i_1/DI[0]
    SLICE_X12Y151        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.276    13.060 r  uport_reg[27]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    13.060    n_0_uport_reg[27]_i_1
    SLICE_X12Y152                                                     r  uport_reg[31]_i_2/CI
    SLICE_X12Y152        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    13.168 r  uport_reg[31]_i_2/O[0]
                         net (fo=2, estimated)        0.298    13.466    uport00_out[28]
    DSP48_X0Y60          DSP48E1                                      r  temp/temp/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    AL31                                              0.000     9.500 r  clk
                         net (fo=0)                   0.000     9.500    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     9.990 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.992    11.982    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.054 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, estimated)       1.117    13.171    clk_IBUF_BUFG
    DSP48_X0Y60                                                       r  temp/temp/CLK
                         clock pessimism              0.318    13.490    
                         clock uncertainty           -0.035    13.454    
    DSP48_X0Y60          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.351    13.103    temp/temp
  -------------------------------------------------------------------
                         required time                         13.103    
                         arrival time                         -13.466    
  -------------------------------------------------------------------
                         slack                                 -0.362    

Slack (VIOLATED) :        -0.344ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            temp/temp/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        9.435ns  (logic 7.375ns (78.166%)  route 2.060ns (21.834%))
  Logic Levels:           13  (CARRY4=8 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.671ns = ( 13.171 - 9.500 ) 
    Source Clock Delay      (SCD):    4.012ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, estimated)       1.230     4.012    clk_IBUF_BUFG
    DSP48_X0Y62                                                       r  temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     6.638 r  temp__0/temp/PCOUT[47]
                         net (fo=1, estimated)        0.000     6.638    n_106_temp__0/temp
    DSP48_X0Y63                                                       r  temp__1/temp/PCIN[47]
    DSP48_X0Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     7.576 r  temp__1/temp/P[0]
                         net (fo=2, estimated)        0.551     8.127    n_105_temp__1/temp
    SLICE_X10Y150                                                     r  uport2_i_23/I0
    SLICE_X10Y150        LUT2 (Prop_lut2_I0_O)        0.043     8.170 r  uport2_i_23/O
                         net (fo=1, routed)           0.000     8.170    n_0_uport2_i_23
    SLICE_X10Y150                                                     r  uport2_i_4__0/S[1]
    SLICE_X10Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     8.416 r  uport2_i_4__0/CO[3]
                         net (fo=1, estimated)        0.000     8.416    n_0_uport2_i_4__0
    SLICE_X10Y151                                                     r  uport2_i_3__0/CI
    SLICE_X10Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.466 r  uport2_i_3__0/CO[3]
                         net (fo=1, estimated)        0.000     8.466    n_0_uport2_i_3__0
    SLICE_X10Y152                                                     r  uport2_i_2__0/CI
    SLICE_X10Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.516 r  uport2_i_2__0/CO[3]
                         net (fo=1, estimated)        0.000     8.516    n_0_uport2_i_2__0
    SLICE_X10Y153                                                     r  uport2_i_1__0/CI
    SLICE_X10Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     8.668 r  uport2_i_1__0/O[1]
                         net (fo=2, estimated)        0.286     8.954    temp__2[29]
    DSP48_X0Y61                                                       r  uport2/uport2/B[12]
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.358    11.312 r  uport2/uport2/P[0]
                         net (fo=1, estimated)        0.422    11.734    n_105_uport2/uport2
    SLICE_X8Y149                                                      r  uport[23]_i_14/I1
    SLICE_X8Y149         LUT2 (Prop_lut2_I1_O)        0.043    11.777 r  uport[23]_i_14/O
                         net (fo=1, routed)           0.000    11.777    n_0_uport[23]_i_14
    SLICE_X8Y149                                                      r  uport_reg[23]_i_10/S[1]
    SLICE_X8Y149         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    12.023 r  uport_reg[23]_i_10/CO[3]
                         net (fo=1, estimated)        0.000    12.023    n_0_uport_reg[23]_i_10
    SLICE_X8Y150                                                      r  uport_reg[27]_i_10/CI
    SLICE_X8Y150         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    12.175 f  uport_reg[27]_i_10/O[1]
                         net (fo=3, estimated)        0.411    12.586    n_6_uport_reg[27]_i_10
    SLICE_X13Y150                                                     f  uport[23]_i_3/I0
    SLICE_X13Y150        LUT3 (Prop_lut3_I0_O)        0.121    12.707 r  uport[23]_i_3/O
                         net (fo=1, estimated)        0.092    12.799    n_0_uport[23]_i_3
    SLICE_X12Y150                                                     r  uport_reg[23]_i_1/DI[2]
    SLICE_X12Y150        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196    12.995 r  uport_reg[23]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    12.995    n_0_uport_reg[23]_i_1
    SLICE_X12Y151                                                     r  uport_reg[27]_i_1/CI
    SLICE_X12Y151        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154    13.149 r  uport_reg[27]_i_1/O[3]
                         net (fo=2, estimated)        0.298    13.447    uport00_out[27]
    DSP48_X0Y60          DSP48E1                                      r  temp/temp/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    AL31                                              0.000     9.500 r  clk
                         net (fo=0)                   0.000     9.500    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     9.990 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.992    11.982    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.054 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, estimated)       1.117    13.171    clk_IBUF_BUFG
    DSP48_X0Y60                                                       r  temp/temp/CLK
                         clock pessimism              0.318    13.490    
                         clock uncertainty           -0.035    13.454    
    DSP48_X0Y60          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.352    13.102    temp/temp
  -------------------------------------------------------------------
                         required time                         13.102    
                         arrival time                         -13.447    
  -------------------------------------------------------------------
                         slack                                 -0.344    

Slack (VIOLATED) :        -0.344ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            temp/temp/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        9.435ns  (logic 7.365ns (78.060%)  route 2.070ns (21.940%))
  Logic Levels:           14  (CARRY4=9 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.671ns = ( 13.171 - 9.500 ) 
    Source Clock Delay      (SCD):    4.012ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, estimated)       1.230     4.012    clk_IBUF_BUFG
    DSP48_X0Y62                                                       r  temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     6.638 r  temp__0/temp/PCOUT[47]
                         net (fo=1, estimated)        0.000     6.638    n_106_temp__0/temp
    DSP48_X0Y63                                                       r  temp__1/temp/PCIN[47]
    DSP48_X0Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     7.576 r  temp__1/temp/P[0]
                         net (fo=2, estimated)        0.551     8.127    n_105_temp__1/temp
    SLICE_X10Y150                                                     r  uport2_i_23/I0
    SLICE_X10Y150        LUT2 (Prop_lut2_I0_O)        0.043     8.170 r  uport2_i_23/O
                         net (fo=1, routed)           0.000     8.170    n_0_uport2_i_23
    SLICE_X10Y150                                                     r  uport2_i_4__0/S[1]
    SLICE_X10Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     8.416 r  uport2_i_4__0/CO[3]
                         net (fo=1, estimated)        0.000     8.416    n_0_uport2_i_4__0
    SLICE_X10Y151                                                     r  uport2_i_3__0/CI
    SLICE_X10Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.466 r  uport2_i_3__0/CO[3]
                         net (fo=1, estimated)        0.000     8.466    n_0_uport2_i_3__0
    SLICE_X10Y152                                                     r  uport2_i_2__0/CI
    SLICE_X10Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.516 r  uport2_i_2__0/CO[3]
                         net (fo=1, estimated)        0.000     8.516    n_0_uport2_i_2__0
    SLICE_X10Y153                                                     r  uport2_i_1__0/CI
    SLICE_X10Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     8.668 r  uport2_i_1__0/O[1]
                         net (fo=2, estimated)        0.286     8.954    temp__2[29]
    DSP48_X0Y61                                                       r  uport2/uport2/B[12]
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.358    11.312 r  uport2/uport2/P[0]
                         net (fo=1, estimated)        0.422    11.734    n_105_uport2/uport2
    SLICE_X8Y149                                                      r  uport[23]_i_14/I1
    SLICE_X8Y149         LUT2 (Prop_lut2_I1_O)        0.043    11.777 r  uport[23]_i_14/O
                         net (fo=1, routed)           0.000    11.777    n_0_uport[23]_i_14
    SLICE_X8Y149                                                      r  uport_reg[23]_i_10/S[1]
    SLICE_X8Y149         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    12.023 r  uport_reg[23]_i_10/CO[3]
                         net (fo=1, estimated)        0.000    12.023    n_0_uport_reg[23]_i_10
    SLICE_X8Y150                                                      r  uport_reg[27]_i_10/CI
    SLICE_X8Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.073 r  uport_reg[27]_i_10/CO[3]
                         net (fo=1, estimated)        0.000    12.073    n_0_uport_reg[27]_i_10
    SLICE_X8Y151                                                      r  uport_reg[31]_i_30/CI
    SLICE_X8Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.123 r  uport_reg[31]_i_30/CO[3]
                         net (fo=1, estimated)        0.000    12.123    n_0_uport_reg[31]_i_30
    SLICE_X8Y152                                                      r  uport_reg[31]_i_28/CI
    SLICE_X8Y152         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    12.225 f  uport_reg[31]_i_28/O[0]
                         net (fo=3, estimated)        0.413    12.638    n_7_uport_reg[31]_i_28
    SLICE_X12Y153                                                     f  uport[31]_i_13/I0
    SLICE_X12Y153        LUT3 (Prop_lut3_I0_O)        0.119    12.757 r  uport[31]_i_13/O
                         net (fo=1, estimated)        0.170    12.927    n_0_uport[31]_i_13
    SLICE_X12Y152                                                     r  uport_reg[31]_i_2/DI[1]
    SLICE_X12Y152        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.292    13.219 r  uport_reg[31]_i_2/O[3]
                         net (fo=2, estimated)        0.228    13.447    uport00_out[31]
    DSP48_X0Y60          DSP48E1                                      r  temp/temp/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    AL31                                              0.000     9.500 r  clk
                         net (fo=0)                   0.000     9.500    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     9.990 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.992    11.982    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.054 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, estimated)       1.117    13.171    clk_IBUF_BUFG
    DSP48_X0Y60                                                       r  temp/temp/CLK
                         clock pessimism              0.318    13.490    
                         clock uncertainty           -0.035    13.454    
    DSP48_X0Y60          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.352    13.102    temp/temp
  -------------------------------------------------------------------
                         required time                         13.102    
                         arrival time                         -13.447    
  -------------------------------------------------------------------
                         slack                                 -0.344    

Slack (VIOLATED) :        -0.313ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            temp/temp/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        9.398ns  (logic 7.337ns (78.070%)  route 2.061ns (21.930%))
  Logic Levels:           13  (CARRY4=8 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.671ns = ( 13.171 - 9.500 ) 
    Source Clock Delay      (SCD):    4.012ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, estimated)       1.230     4.012    clk_IBUF_BUFG
    DSP48_X0Y62                                                       r  temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     6.638 r  temp__0/temp/PCOUT[47]
                         net (fo=1, estimated)        0.000     6.638    n_106_temp__0/temp
    DSP48_X0Y63                                                       r  temp__1/temp/PCIN[47]
    DSP48_X0Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     7.576 r  temp__1/temp/P[0]
                         net (fo=2, estimated)        0.551     8.127    n_105_temp__1/temp
    SLICE_X10Y150                                                     r  uport2_i_23/I0
    SLICE_X10Y150        LUT2 (Prop_lut2_I0_O)        0.043     8.170 r  uport2_i_23/O
                         net (fo=1, routed)           0.000     8.170    n_0_uport2_i_23
    SLICE_X10Y150                                                     r  uport2_i_4__0/S[1]
    SLICE_X10Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     8.416 r  uport2_i_4__0/CO[3]
                         net (fo=1, estimated)        0.000     8.416    n_0_uport2_i_4__0
    SLICE_X10Y151                                                     r  uport2_i_3__0/CI
    SLICE_X10Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.466 r  uport2_i_3__0/CO[3]
                         net (fo=1, estimated)        0.000     8.466    n_0_uport2_i_3__0
    SLICE_X10Y152                                                     r  uport2_i_2__0/CI
    SLICE_X10Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.516 r  uport2_i_2__0/CO[3]
                         net (fo=1, estimated)        0.000     8.516    n_0_uport2_i_2__0
    SLICE_X10Y153                                                     r  uport2_i_1__0/CI
    SLICE_X10Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     8.668 r  uport2_i_1__0/O[1]
                         net (fo=2, estimated)        0.286     8.954    temp__2[29]
    DSP48_X0Y61                                                       r  uport2/uport2/B[12]
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.358    11.312 r  uport2/uport2/P[0]
                         net (fo=1, estimated)        0.422    11.734    n_105_uport2/uport2
    SLICE_X8Y149                                                      r  uport[23]_i_14/I1
    SLICE_X8Y149         LUT2 (Prop_lut2_I1_O)        0.043    11.777 r  uport[23]_i_14/O
                         net (fo=1, routed)           0.000    11.777    n_0_uport[23]_i_14
    SLICE_X8Y149                                                      r  uport_reg[23]_i_10/S[1]
    SLICE_X8Y149         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    12.023 r  uport_reg[23]_i_10/CO[3]
                         net (fo=1, estimated)        0.000    12.023    n_0_uport_reg[23]_i_10
    SLICE_X8Y150                                                      r  uport_reg[27]_i_10/CI
    SLICE_X8Y150         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    12.175 f  uport_reg[27]_i_10/O[1]
                         net (fo=3, estimated)        0.411    12.586    n_6_uport_reg[27]_i_10
    SLICE_X13Y150                                                     f  uport[23]_i_3/I0
    SLICE_X13Y150        LUT3 (Prop_lut3_I0_O)        0.121    12.707 r  uport[23]_i_3/O
                         net (fo=1, estimated)        0.092    12.799    n_0_uport[23]_i_3
    SLICE_X12Y150                                                     r  uport_reg[23]_i_1/DI[2]
    SLICE_X12Y150        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196    12.995 r  uport_reg[23]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    12.995    n_0_uport_reg[23]_i_1
    SLICE_X12Y151                                                     r  uport_reg[27]_i_1/CI
    SLICE_X12Y151        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116    13.111 r  uport_reg[27]_i_1/O[2]
                         net (fo=2, estimated)        0.299    13.410    uport00_out[26]
    DSP48_X0Y60          DSP48E1                                      r  temp/temp/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    AL31                                              0.000     9.500 r  clk
                         net (fo=0)                   0.000     9.500    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     9.990 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.992    11.982    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.054 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, estimated)       1.117    13.171    clk_IBUF_BUFG
    DSP48_X0Y60                                                       r  temp/temp/CLK
                         clock pessimism              0.318    13.490    
                         clock uncertainty           -0.035    13.454    
    DSP48_X0Y60          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.358    13.096    temp/temp
  -------------------------------------------------------------------
                         required time                         13.096    
                         arrival time                         -13.410    
  -------------------------------------------------------------------
                         slack                                 -0.313    

Slack (VIOLATED) :        -0.297ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            temp/temp/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        9.389ns  (logic 7.329ns (78.059%)  route 2.060ns (21.941%))
  Logic Levels:           13  (CARRY4=8 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.671ns = ( 13.171 - 9.500 ) 
    Source Clock Delay      (SCD):    4.012ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, estimated)       1.230     4.012    clk_IBUF_BUFG
    DSP48_X0Y62                                                       r  temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     6.638 r  temp__0/temp/PCOUT[47]
                         net (fo=1, estimated)        0.000     6.638    n_106_temp__0/temp
    DSP48_X0Y63                                                       r  temp__1/temp/PCIN[47]
    DSP48_X0Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     7.576 r  temp__1/temp/P[0]
                         net (fo=2, estimated)        0.551     8.127    n_105_temp__1/temp
    SLICE_X10Y150                                                     r  uport2_i_23/I0
    SLICE_X10Y150        LUT2 (Prop_lut2_I0_O)        0.043     8.170 r  uport2_i_23/O
                         net (fo=1, routed)           0.000     8.170    n_0_uport2_i_23
    SLICE_X10Y150                                                     r  uport2_i_4__0/S[1]
    SLICE_X10Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     8.416 r  uport2_i_4__0/CO[3]
                         net (fo=1, estimated)        0.000     8.416    n_0_uport2_i_4__0
    SLICE_X10Y151                                                     r  uport2_i_3__0/CI
    SLICE_X10Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.466 r  uport2_i_3__0/CO[3]
                         net (fo=1, estimated)        0.000     8.466    n_0_uport2_i_3__0
    SLICE_X10Y152                                                     r  uport2_i_2__0/CI
    SLICE_X10Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.516 r  uport2_i_2__0/CO[3]
                         net (fo=1, estimated)        0.000     8.516    n_0_uport2_i_2__0
    SLICE_X10Y153                                                     r  uport2_i_1__0/CI
    SLICE_X10Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     8.668 r  uport2_i_1__0/O[1]
                         net (fo=2, estimated)        0.286     8.954    temp__2[29]
    DSP48_X0Y61                                                       r  uport2/uport2/B[12]
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.358    11.312 r  uport2/uport2/P[0]
                         net (fo=1, estimated)        0.422    11.734    n_105_uport2/uport2
    SLICE_X8Y149                                                      r  uport[23]_i_14/I1
    SLICE_X8Y149         LUT2 (Prop_lut2_I1_O)        0.043    11.777 r  uport[23]_i_14/O
                         net (fo=1, routed)           0.000    11.777    n_0_uport[23]_i_14
    SLICE_X8Y149                                                      r  uport_reg[23]_i_10/S[1]
    SLICE_X8Y149         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    12.023 r  uport_reg[23]_i_10/CO[3]
                         net (fo=1, estimated)        0.000    12.023    n_0_uport_reg[23]_i_10
    SLICE_X8Y150                                                      r  uport_reg[27]_i_10/CI
    SLICE_X8Y150         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    12.175 f  uport_reg[27]_i_10/O[1]
                         net (fo=3, estimated)        0.411    12.586    n_6_uport_reg[27]_i_10
    SLICE_X13Y150                                                     f  uport[23]_i_3/I0
    SLICE_X13Y150        LUT3 (Prop_lut3_I0_O)        0.121    12.707 r  uport[23]_i_3/O
                         net (fo=1, estimated)        0.092    12.799    n_0_uport[23]_i_3
    SLICE_X12Y150                                                     r  uport_reg[23]_i_1/DI[2]
    SLICE_X12Y150        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196    12.995 r  uport_reg[23]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    12.995    n_0_uport_reg[23]_i_1
    SLICE_X12Y151                                                     r  uport_reg[27]_i_1/CI
    SLICE_X12Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    13.103 r  uport_reg[27]_i_1/O[0]
                         net (fo=2, estimated)        0.298    13.401    uport00_out[24]
    DSP48_X0Y60          DSP48E1                                      r  temp/temp/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    AL31                                              0.000     9.500 r  clk
                         net (fo=0)                   0.000     9.500    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     9.990 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.992    11.982    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.054 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, estimated)       1.117    13.171    clk_IBUF_BUFG
    DSP48_X0Y60                                                       r  temp/temp/CLK
                         clock pessimism              0.318    13.490    
                         clock uncertainty           -0.035    13.454    
    DSP48_X0Y60          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.351    13.103    temp/temp
  -------------------------------------------------------------------
                         required time                         13.103    
                         arrival time                         -13.401    
  -------------------------------------------------------------------
                         slack                                 -0.297    

Slack (VIOLATED) :        -0.283ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            temp/temp/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        9.373ns  (logic 7.380ns (78.737%)  route 1.993ns (21.263%))
  Logic Levels:           13  (CARRY4=8 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.671ns = ( 13.171 - 9.500 ) 
    Source Clock Delay      (SCD):    4.012ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, estimated)       1.230     4.012    clk_IBUF_BUFG
    DSP48_X0Y62                                                       r  temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     6.638 r  temp__0/temp/PCOUT[47]
                         net (fo=1, estimated)        0.000     6.638    n_106_temp__0/temp
    DSP48_X0Y63                                                       r  temp__1/temp/PCIN[47]
    DSP48_X0Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     7.576 r  temp__1/temp/P[0]
                         net (fo=2, estimated)        0.551     8.127    n_105_temp__1/temp
    SLICE_X10Y150                                                     r  uport2_i_23/I0
    SLICE_X10Y150        LUT2 (Prop_lut2_I0_O)        0.043     8.170 r  uport2_i_23/O
                         net (fo=1, routed)           0.000     8.170    n_0_uport2_i_23
    SLICE_X10Y150                                                     r  uport2_i_4__0/S[1]
    SLICE_X10Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     8.416 r  uport2_i_4__0/CO[3]
                         net (fo=1, estimated)        0.000     8.416    n_0_uport2_i_4__0
    SLICE_X10Y151                                                     r  uport2_i_3__0/CI
    SLICE_X10Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.466 r  uport2_i_3__0/CO[3]
                         net (fo=1, estimated)        0.000     8.466    n_0_uport2_i_3__0
    SLICE_X10Y152                                                     r  uport2_i_2__0/CI
    SLICE_X10Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.516 r  uport2_i_2__0/CO[3]
                         net (fo=1, estimated)        0.000     8.516    n_0_uport2_i_2__0
    SLICE_X10Y153                                                     r  uport2_i_1__0/CI
    SLICE_X10Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     8.668 r  uport2_i_1__0/O[1]
                         net (fo=2, estimated)        0.286     8.954    temp__2[29]
    DSP48_X0Y61                                                       r  uport2/uport2/B[12]
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.358    11.312 r  uport2/uport2/P[0]
                         net (fo=1, estimated)        0.422    11.734    n_105_uport2/uport2
    SLICE_X8Y149                                                      r  uport[23]_i_14/I1
    SLICE_X8Y149         LUT2 (Prop_lut2_I1_O)        0.043    11.777 r  uport[23]_i_14/O
                         net (fo=1, routed)           0.000    11.777    n_0_uport[23]_i_14
    SLICE_X8Y149                                                      r  uport_reg[23]_i_10/S[1]
    SLICE_X8Y149         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    12.023 r  uport_reg[23]_i_10/CO[3]
                         net (fo=1, estimated)        0.000    12.023    n_0_uport_reg[23]_i_10
    SLICE_X8Y150                                                      r  uport_reg[27]_i_10/CI
    SLICE_X8Y150         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    12.175 f  uport_reg[27]_i_10/O[1]
                         net (fo=3, estimated)        0.411    12.586    n_6_uport_reg[27]_i_10
    SLICE_X13Y150                                                     f  uport[23]_i_3/I0
    SLICE_X13Y150        LUT3 (Prop_lut3_I0_O)        0.121    12.707 r  uport[23]_i_3/O
                         net (fo=1, estimated)        0.092    12.799    n_0_uport[23]_i_3
    SLICE_X12Y150                                                     r  uport_reg[23]_i_1/DI[2]
    SLICE_X12Y150        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196    12.995 r  uport_reg[23]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    12.995    n_0_uport_reg[23]_i_1
    SLICE_X12Y151                                                     r  uport_reg[27]_i_1/CI
    SLICE_X12Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159    13.154 r  uport_reg[27]_i_1/O[1]
                         net (fo=2, estimated)        0.231    13.385    uport00_out[25]
    DSP48_X0Y60          DSP48E1                                      r  temp/temp/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    AL31                                              0.000     9.500 r  clk
                         net (fo=0)                   0.000     9.500    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     9.990 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.992    11.982    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.054 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, estimated)       1.117    13.171    clk_IBUF_BUFG
    DSP48_X0Y60                                                       r  temp/temp/CLK
                         clock pessimism              0.318    13.490    
                         clock uncertainty           -0.035    13.454    
    DSP48_X0Y60          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -0.353    13.101    temp/temp
  -------------------------------------------------------------------
                         required time                         13.101    
                         arrival time                         -13.385    
  -------------------------------------------------------------------
                         slack                                 -0.283    

Slack (VIOLATED) :        -0.218ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            temp/temp/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        9.309ns  (logic 7.249ns (77.871%)  route 2.060ns (22.129%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.671ns = ( 13.171 - 9.500 ) 
    Source Clock Delay      (SCD):    4.012ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, estimated)       1.230     4.012    clk_IBUF_BUFG
    DSP48_X0Y62                                                       r  temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     6.638 r  temp__0/temp/PCOUT[47]
                         net (fo=1, estimated)        0.000     6.638    n_106_temp__0/temp
    DSP48_X0Y63                                                       r  temp__1/temp/PCIN[47]
    DSP48_X0Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     7.576 r  temp__1/temp/P[0]
                         net (fo=2, estimated)        0.551     8.127    n_105_temp__1/temp
    SLICE_X10Y150                                                     r  uport2_i_23/I0
    SLICE_X10Y150        LUT2 (Prop_lut2_I0_O)        0.043     8.170 r  uport2_i_23/O
                         net (fo=1, routed)           0.000     8.170    n_0_uport2_i_23
    SLICE_X10Y150                                                     r  uport2_i_4__0/S[1]
    SLICE_X10Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     8.416 r  uport2_i_4__0/CO[3]
                         net (fo=1, estimated)        0.000     8.416    n_0_uport2_i_4__0
    SLICE_X10Y151                                                     r  uport2_i_3__0/CI
    SLICE_X10Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.466 r  uport2_i_3__0/CO[3]
                         net (fo=1, estimated)        0.000     8.466    n_0_uport2_i_3__0
    SLICE_X10Y152                                                     r  uport2_i_2__0/CI
    SLICE_X10Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.516 r  uport2_i_2__0/CO[3]
                         net (fo=1, estimated)        0.000     8.516    n_0_uport2_i_2__0
    SLICE_X10Y153                                                     r  uport2_i_1__0/CI
    SLICE_X10Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     8.668 r  uport2_i_1__0/O[1]
                         net (fo=2, estimated)        0.286     8.954    temp__2[29]
    DSP48_X0Y61                                                       r  uport2/uport2/B[12]
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.358    11.312 r  uport2/uport2/P[0]
                         net (fo=1, estimated)        0.422    11.734    n_105_uport2/uport2
    SLICE_X8Y149                                                      r  uport[23]_i_14/I1
    SLICE_X8Y149         LUT2 (Prop_lut2_I1_O)        0.043    11.777 r  uport[23]_i_14/O
                         net (fo=1, routed)           0.000    11.777    n_0_uport[23]_i_14
    SLICE_X8Y149                                                      r  uport_reg[23]_i_10/S[1]
    SLICE_X8Y149         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    12.023 r  uport_reg[23]_i_10/CO[3]
                         net (fo=1, estimated)        0.000    12.023    n_0_uport_reg[23]_i_10
    SLICE_X8Y150                                                      r  uport_reg[27]_i_10/CI
    SLICE_X8Y150         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    12.175 f  uport_reg[27]_i_10/O[1]
                         net (fo=3, estimated)        0.411    12.586    n_6_uport_reg[27]_i_10
    SLICE_X13Y150                                                     f  uport[23]_i_3/I0
    SLICE_X13Y150        LUT3 (Prop_lut3_I0_O)        0.121    12.707 r  uport[23]_i_3/O
                         net (fo=1, estimated)        0.092    12.799    n_0_uport[23]_i_3
    SLICE_X12Y150                                                     r  uport_reg[23]_i_1/DI[2]
    SLICE_X12Y150        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.224    13.023 r  uport_reg[23]_i_1/O[3]
                         net (fo=2, estimated)        0.298    13.321    uport00_out[23]
    DSP48_X0Y60          DSP48E1                                      r  temp/temp/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    AL31                                              0.000     9.500 r  clk
                         net (fo=0)                   0.000     9.500    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     9.990 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.992    11.982    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.054 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, estimated)       1.117    13.171    clk_IBUF_BUFG
    DSP48_X0Y60                                                       r  temp/temp/CLK
                         clock pessimism              0.318    13.490    
                         clock uncertainty           -0.035    13.454    
    DSP48_X0Y60          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.352    13.102    temp/temp
  -------------------------------------------------------------------
                         required time                         13.102    
                         arrival time                         -13.321    
  -------------------------------------------------------------------
                         slack                                 -0.218    

Slack (VIOLATED) :        -0.174ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            temp/temp/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        9.259ns  (logic 7.207ns (77.838%)  route 2.052ns (22.162%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.671ns = ( 13.171 - 9.500 ) 
    Source Clock Delay      (SCD):    4.012ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, estimated)       1.230     4.012    clk_IBUF_BUFG
    DSP48_X0Y62                                                       r  temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     6.638 r  temp__0/temp/PCOUT[47]
                         net (fo=1, estimated)        0.000     6.638    n_106_temp__0/temp
    DSP48_X0Y63                                                       r  temp__1/temp/PCIN[47]
    DSP48_X0Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     7.576 r  temp__1/temp/P[0]
                         net (fo=2, estimated)        0.551     8.127    n_105_temp__1/temp
    SLICE_X10Y150                                                     r  uport2_i_23/I0
    SLICE_X10Y150        LUT2 (Prop_lut2_I0_O)        0.043     8.170 r  uport2_i_23/O
                         net (fo=1, routed)           0.000     8.170    n_0_uport2_i_23
    SLICE_X10Y150                                                     r  uport2_i_4__0/S[1]
    SLICE_X10Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     8.416 r  uport2_i_4__0/CO[3]
                         net (fo=1, estimated)        0.000     8.416    n_0_uport2_i_4__0
    SLICE_X10Y151                                                     r  uport2_i_3__0/CI
    SLICE_X10Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.466 r  uport2_i_3__0/CO[3]
                         net (fo=1, estimated)        0.000     8.466    n_0_uport2_i_3__0
    SLICE_X10Y152                                                     r  uport2_i_2__0/CI
    SLICE_X10Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.516 r  uport2_i_2__0/CO[3]
                         net (fo=1, estimated)        0.000     8.516    n_0_uport2_i_2__0
    SLICE_X10Y153                                                     r  uport2_i_1__0/CI
    SLICE_X10Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     8.668 r  uport2_i_1__0/O[1]
                         net (fo=2, estimated)        0.286     8.954    temp__2[29]
    DSP48_X0Y61                                                       r  uport2/uport2/B[12]
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.358    11.312 r  uport2/uport2/P[0]
                         net (fo=1, estimated)        0.422    11.734    n_105_uport2/uport2
    SLICE_X8Y149                                                      r  uport[23]_i_14/I1
    SLICE_X8Y149         LUT2 (Prop_lut2_I1_O)        0.043    11.777 r  uport[23]_i_14/O
                         net (fo=1, routed)           0.000    11.777    n_0_uport[23]_i_14
    SLICE_X8Y149                                                      r  uport_reg[23]_i_10/S[1]
    SLICE_X8Y149         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.296    12.073 f  uport_reg[23]_i_10/O[3]
                         net (fo=3, estimated)        0.402    12.475    n_4_uport_reg[23]_i_10
    SLICE_X13Y150                                                     f  uport[23]_i_5/I0
    SLICE_X13Y150        LUT3 (Prop_lut3_I0_O)        0.120    12.595 r  uport[23]_i_5/O
                         net (fo=1, estimated)        0.092    12.687    n_0_uport[23]_i_5
    SLICE_X12Y150                                                     r  uport_reg[23]_i_1/DI[0]
    SLICE_X12Y150        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.285    12.972 r  uport_reg[23]_i_1/O[2]
                         net (fo=2, estimated)        0.299    13.271    uport00_out[22]
    DSP48_X0Y60          DSP48E1                                      r  temp/temp/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    AL31                                              0.000     9.500 r  clk
                         net (fo=0)                   0.000     9.500    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     9.990 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.992    11.982    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.054 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, estimated)       1.117    13.171    clk_IBUF_BUFG
    DSP48_X0Y60                                                       r  temp/temp/CLK
                         clock pessimism              0.318    13.490    
                         clock uncertainty           -0.035    13.454    
    DSP48_X0Y60          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.358    13.096    temp/temp
  -------------------------------------------------------------------
                         required time                         13.096    
                         arrival time                         -13.271    
  -------------------------------------------------------------------
                         slack                                 -0.174    




