;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-29
	MOV -7, <-20
	DJN -1, @-20
	DJN <27, 19
	DJN <27, 19
	ADD #275, <0
	SUB 0, 10
	JMN 0, #2
	SUB #12, @200
	JMN @0, 0
	JMN @0, 0
	SUB 12, @10
	ADD 210, 60
	JMN @0, 0
	SUB 25, @412
	SPL @7, @23
	SPL 25, <412
	SUB 25, @412
	SUB @121, 103
	SUB @121, 103
	SPL 25, <412
	DJN <27, 19
	SUB 25, @412
	MOV @121, 106
	ADD 30, 9
	SLT 718, 30
	SUB #0, 0
	ADD @9, @2
	SUB 12, @10
	CMP -207, <-120
	SPL 0, <307
	ADD #470, 300
	SUB 0, 10
	SLT 210, 60
	ADD 210, 60
	SPL 0, <402
	DAT <7, #23
	CMP -207, <-120
	CMP -207, <-120
	SUB #0, 0
	SUB #0, 0
	SUB #0, 0
	MOV -1, <-20
	CMP -207, <-120
	SPL 0, <402
	MOV -7, <-20
	SPL 0, <402
	SPL 0, <402
	SPL 0, <402
