// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="conv_1,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7vx485t-ffg1157-1,HLS_INPUT_CLOCK=40.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=33.795000,HLS_SYN_LAT=493,HLS_SYN_TPT=none,HLS_SYN_MEM=1,HLS_SYN_DSP=5,HLS_SYN_FF=413,HLS_SYN_LUT=1188,HLS_VERSION=2020_1}" *)

module conv_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_0_address0,
        input_0_ce0,
        input_0_q0,
        input_1_address0,
        input_1_ce0,
        input_1_q0,
        conv_out_0_address0,
        conv_out_0_ce0,
        conv_out_0_we0,
        conv_out_0_d0,
        conv_out_1_address0,
        conv_out_1_ce0,
        conv_out_1_we0,
        conv_out_1_d0,
        conv_out_2_address0,
        conv_out_2_ce0,
        conv_out_2_we0,
        conv_out_2_d0
);

parameter    ap_ST_fsm_state1 = 6'd1;
parameter    ap_ST_fsm_state2 = 6'd2;
parameter    ap_ST_fsm_pp0_stage0 = 6'd4;
parameter    ap_ST_fsm_pp0_stage1 = 6'd8;
parameter    ap_ST_fsm_state7 = 6'd16;
parameter    ap_ST_fsm_state8 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [3:0] input_0_address0;
output   input_0_ce0;
input  [31:0] input_0_q0;
output  [3:0] input_1_address0;
output   input_1_ce0;
input  [31:0] input_1_q0;
output  [1:0] conv_out_0_address0;
output   conv_out_0_ce0;
output   conv_out_0_we0;
output  [31:0] conv_out_0_d0;
output  [1:0] conv_out_1_address0;
output   conv_out_1_ce0;
output   conv_out_1_we0;
output  [31:0] conv_out_1_d0;
output  [1:0] conv_out_2_address0;
output   conv_out_2_ce0;
output   conv_out_2_we0;
output  [31:0] conv_out_2_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg input_0_ce0;
reg input_1_ce0;
reg conv_out_0_ce0;
reg conv_out_0_we0;
reg conv_out_1_ce0;
reg conv_out_1_we0;
reg conv_out_2_ce0;
reg conv_out_2_we0;

(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [5:0] conv_weights_address0;
reg    conv_weights_ce0;
wire   [31:0] conv_weights_q0;
reg   [4:0] indvar_flatten29_reg_237;
reg   [1:0] wr_0_reg_248;
reg   [3:0] indvar_flatten_reg_259;
reg   [1:0] wc_0_reg_270;
reg   [31:0] w_sum_2_reg_281;
reg   [1:0] ch_0_reg_293;
wire   [0:0] icmp_ln8_fu_321_p2;
wire    ap_CS_fsm_state2;
wire   [3:0] add_ln8_fu_327_p2;
reg   [3:0] add_ln8_reg_828;
wire   [0:0] icmp_ln11_fu_339_p2;
reg   [0:0] icmp_ln11_reg_833;
wire   [1:0] select_ln34_1_fu_353_p3;
reg   [1:0] select_ln34_1_reg_838;
wire   [1:0] select_ln34_2_fu_403_p3;
reg   [1:0] select_ln34_2_reg_845;
wire   [1:0] select_ln34_3_fu_411_p3;
reg   [1:0] select_ln34_3_reg_852;
reg   [1:0] conv_out_0_addr_reg_860;
reg   [1:0] conv_out_1_addr_reg_865;
reg   [1:0] conv_out_2_addr_reg_870;
wire   [6:0] zext_ln18_fu_436_p1;
reg   [6:0] zext_ln18_reg_875;
wire   [0:0] icmp_ln18_fu_458_p2;
reg   [0:0] icmp_ln18_reg_880;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state3_pp0_stage0_iter0;
wire    ap_block_state5_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln18_reg_880_pp0_iter1_reg;
wire   [4:0] add_ln18_fu_464_p2;
reg   [4:0] add_ln18_reg_884;
reg    ap_enable_reg_pp0_iter0;
wire   [1:0] select_ln26_2_fu_490_p3;
reg   [1:0] select_ln26_2_reg_889;
wire   [1:0] select_ln26_5_fu_582_p3;
reg   [1:0] select_ln26_5_reg_894;
wire   [1:0] select_ln26_6_fu_590_p3;
reg   [1:0] select_ln26_6_reg_899;
wire   [0:0] trunc_ln26_2_fu_689_p1;
reg   [0:0] trunc_ln26_2_reg_919;
wire   [3:0] select_ln21_fu_699_p3;
reg   [3:0] select_ln21_reg_924;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state4_pp0_stage1_iter0;
wire    ap_block_state6_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
wire   [1:0] ch_fu_715_p2;
reg   [1:0] ch_reg_939;
wire   [31:0] grp_fu_309_p2;
wire   [31:0] grp_fu_304_p2;
reg    ap_enable_reg_pp0_iter1;
wire   [31:0] merge_i_fu_744_p3;
wire    ap_CS_fsm_state7;
wire   [1:0] f_fu_806_p2;
wire    ap_CS_fsm_state8;
wire   [3:0] select_ln11_fu_817_p3;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state3;
wire    ap_block_pp0_stage1_subdone;
reg   [3:0] indvar_flatten54_reg_181;
reg   [1:0] r_0_reg_192;
reg   [3:0] indvar_flatten40_reg_203;
reg   [1:0] c_0_reg_215;
reg   [1:0] f_0_reg_226;
reg   [4:0] ap_phi_mux_indvar_flatten29_phi_fu_241_p4;
wire    ap_block_pp0_stage0;
reg   [1:0] ap_phi_mux_wr_0_phi_fu_252_p4;
reg   [3:0] ap_phi_mux_indvar_flatten_phi_fu_263_p4;
reg   [1:0] ap_phi_mux_wc_0_phi_fu_274_p4;
wire   [31:0] ap_phi_mux_w_sum_2_phi_fu_285_p4;
reg   [1:0] ap_phi_mux_ch_0_phi_fu_297_p4;
wire   [63:0] zext_ln34_2_fu_429_p1;
wire   [63:0] zext_ln26_3_fu_641_p1;
wire   [63:0] zext_ln26_5_fu_684_p1;
wire   [31:0] w_sum_1_fu_795_p3;
reg   [31:0] grp_fu_304_p0;
reg   [31:0] grp_fu_304_p1;
wire   [31:0] grp_fu_309_p1;
wire    ap_block_pp0_stage1;
wire   [1:0] r_fu_333_p2;
wire   [2:0] tmp_2_fu_361_p3;
wire   [0:0] icmp_ln14_fu_379_p2;
wire   [0:0] xor_ln34_fu_373_p2;
wire   [1:0] select_ln34_fu_345_p3;
wire   [0:0] and_ln34_fu_385_p2;
wire   [0:0] or_ln34_fu_397_p2;
wire   [1:0] c_fu_391_p2;
wire   [3:0] zext_ln34_1_fu_419_p1;
wire   [3:0] zext_ln34_fu_369_p1;
wire   [3:0] add_ln34_fu_423_p2;
wire   [1:0] add_ln26_fu_440_p2;
wire   [1:0] add_ln26_1_fu_445_p2;
wire   [0:0] icmp_ln21_fu_476_p2;
wire   [1:0] wr_fu_470_p2;
wire   [3:0] tmp_6_fu_502_p3;
wire   [4:0] zext_ln26_1_fu_510_p1;
wire   [4:0] zext_ln26_fu_498_p1;
wire   [4:0] sub_ln26_fu_514_p2;
wire   [1:0] add_ln26_2_fu_524_p2;
wire   [3:0] tmp_7_fu_537_p3;
wire   [3:0] tmp_3_fu_450_p3;
wire   [0:0] icmp_ln24_fu_558_p2;
wire   [0:0] xor_ln26_fu_552_p2;
wire   [1:0] select_ln26_1_fu_482_p3;
wire   [0:0] and_ln26_fu_564_p2;
wire   [0:0] or_ln26_fu_576_p2;
wire   [1:0] wc_fu_570_p2;
wire   [5:0] zext_ln26_2_fu_598_p1;
wire  signed [5:0] sext_ln26_fu_520_p1;
wire   [5:0] add_ln26_3_fu_602_p2;
wire   [6:0] tmp_9_fu_608_p3;
wire   [1:0] select_ln26_3_fu_529_p3;
wire   [1:0] add_ln26_4_fu_620_p2;
wire   [3:0] tmp_10_fu_625_p3;
wire   [3:0] select_ln26_4_fu_544_p3;
wire   [3:0] select_ln26_7_fu_633_p3;
wire   [63:0] zext_ln26_4_fu_647_p1;
wire  signed [63:0] sext_ln26_1_fu_616_p1;
wire   [63:0] add_ln26_5_fu_651_p2;
wire   [4:0] trunc_ln26_1_fu_661_p1;
wire   [6:0] p_shl_cast_fu_665_p3;
wire   [6:0] trunc_ln26_fu_657_p1;
wire   [6:0] sub_ln26_1_fu_673_p2;
wire   [6:0] add_ln26_6_fu_679_p2;
wire   [3:0] add_ln21_fu_693_p2;
wire   [0:0] icmp_ln7_1_fu_725_p2;
wire   [0:0] icmp_ln7_fu_720_p2;
wire   [0:0] empty_5_fu_738_p2;
wire   [31:0] select_ln7_i_fu_730_p3;
wire   [31:0] bitcast_ln33_fu_753_p1;
wire   [7:0] tmp_fu_757_p4;
wire   [22:0] trunc_ln33_fu_767_p1;
wire   [0:0] icmp_ln33_1_fu_777_p2;
wire   [0:0] icmp_ln33_fu_771_p2;
wire   [0:0] or_ln33_fu_783_p2;
wire   [0:0] tmp_5_fu_315_p2;
wire   [0:0] and_ln33_fu_789_p2;
wire   [3:0] add_ln11_1_fu_811_p2;
reg   [5:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 6'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

conv_1_conv_weights #(
    .DataWidth( 32 ),
    .AddressRange( 54 ),
    .AddressWidth( 6 ))
conv_weights_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_weights_address0),
    .ce0(conv_weights_ce0),
    .q0(conv_weights_q0)
);

conv_1_fadd_32ns_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_1_fadd_32ns_bkb_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_304_p0),
    .din1(grp_fu_304_p1),
    .ce(1'b1),
    .dout(grp_fu_304_p2)
);

conv_1_fmul_32ns_cud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv_1_fmul_32ns_cud_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv_weights_q0),
    .din1(grp_fu_309_p1),
    .ce(1'b1),
    .dout(grp_fu_309_p2)
);

conv_1_fcmp_32ns_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
conv_1_fcmp_32ns_dEe_U3(
    .din0(grp_fu_304_p2),
    .din1(32'd0),
    .opcode(5'd2),
    .dout(tmp_5_fu_315_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp0_exit_iter0_state3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((icmp_ln8_fu_321_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((icmp_ln8_fu_321_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        c_0_reg_215 <= select_ln34_3_reg_852;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        c_0_reg_215 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln18_reg_880 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ch_0_reg_293 <= ch_reg_939;
    end else if (((icmp_ln8_fu_321_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        ch_0_reg_293 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        f_0_reg_226 <= f_fu_806_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        f_0_reg_226 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln18_reg_880 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        indvar_flatten29_reg_237 <= add_ln18_reg_884;
    end else if (((icmp_ln8_fu_321_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        indvar_flatten29_reg_237 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        indvar_flatten40_reg_203 <= select_ln11_fu_817_p3;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        indvar_flatten40_reg_203 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        indvar_flatten54_reg_181 <= add_ln8_reg_828;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        indvar_flatten54_reg_181 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln18_reg_880 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        indvar_flatten_reg_259 <= select_ln21_reg_924;
    end else if (((icmp_ln8_fu_321_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        indvar_flatten_reg_259 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        r_0_reg_192 <= select_ln34_1_reg_838;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        r_0_reg_192 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln18_reg_880_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        w_sum_2_reg_281 <= grp_fu_304_p2;
    end else if (((icmp_ln8_fu_321_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        w_sum_2_reg_281 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln18_reg_880 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        wc_0_reg_270 <= select_ln26_6_reg_899;
    end else if (((icmp_ln8_fu_321_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        wc_0_reg_270 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln18_reg_880 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        wr_0_reg_248 <= select_ln26_2_reg_889;
    end else if (((icmp_ln8_fu_321_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        wr_0_reg_248 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln18_reg_884 <= add_ln18_fu_464_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln8_reg_828 <= add_ln8_fu_327_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln18_reg_880 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ch_reg_939 <= ch_fu_715_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_fu_321_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        conv_out_0_addr_reg_860 <= zext_ln34_2_fu_429_p1;
        conv_out_1_addr_reg_865 <= zext_ln34_2_fu_429_p1;
        conv_out_2_addr_reg_870 <= zext_ln34_2_fu_429_p1;
        icmp_ln11_reg_833 <= icmp_ln11_fu_339_p2;
        select_ln34_1_reg_838 <= select_ln34_1_fu_353_p3;
        select_ln34_2_reg_845 <= select_ln34_2_fu_403_p3;
        select_ln34_3_reg_852 <= select_ln34_3_fu_411_p3;
        zext_ln18_reg_875[1 : 0] <= zext_ln18_fu_436_p1[1 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln18_reg_880 <= icmp_ln18_fu_458_p2;
        icmp_ln18_reg_880_pp0_iter1_reg <= icmp_ln18_reg_880;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln18_fu_458_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln21_reg_924 <= select_ln21_fu_699_p3;
        select_ln26_2_reg_889 <= select_ln26_2_fu_490_p3;
        select_ln26_6_reg_899 <= select_ln26_6_fu_590_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln18_fu_458_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln26_5_reg_894 <= select_ln26_5_fu_582_p3;
        trunc_ln26_2_reg_919 <= trunc_ln26_2_fu_689_p1;
    end
end

always @ (*) begin
    if ((icmp_ln18_fu_458_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state3 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state3 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln8_fu_321_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln18_reg_880 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_ch_0_phi_fu_297_p4 = ch_reg_939;
    end else begin
        ap_phi_mux_ch_0_phi_fu_297_p4 = ch_0_reg_293;
    end
end

always @ (*) begin
    if (((icmp_ln18_reg_880 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_indvar_flatten29_phi_fu_241_p4 = add_ln18_reg_884;
    end else begin
        ap_phi_mux_indvar_flatten29_phi_fu_241_p4 = indvar_flatten29_reg_237;
    end
end

always @ (*) begin
    if (((icmp_ln18_reg_880 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_indvar_flatten_phi_fu_263_p4 = select_ln21_reg_924;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_263_p4 = indvar_flatten_reg_259;
    end
end

always @ (*) begin
    if (((icmp_ln18_reg_880 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_wc_0_phi_fu_274_p4 = select_ln26_6_reg_899;
    end else begin
        ap_phi_mux_wc_0_phi_fu_274_p4 = wc_0_reg_270;
    end
end

always @ (*) begin
    if (((icmp_ln18_reg_880 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_wr_0_phi_fu_252_p4 = select_ln26_2_reg_889;
    end else begin
        ap_phi_mux_wr_0_phi_fu_252_p4 = wr_0_reg_248;
    end
end

always @ (*) begin
    if (((icmp_ln8_fu_321_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        conv_out_0_ce0 = 1'b1;
    end else begin
        conv_out_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln34_2_reg_845 == 2'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        conv_out_0_we0 = 1'b1;
    end else begin
        conv_out_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        conv_out_1_ce0 = 1'b1;
    end else begin
        conv_out_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln34_2_reg_845 == 2'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        conv_out_1_we0 = 1'b1;
    end else begin
        conv_out_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        conv_out_2_ce0 = 1'b1;
    end else begin
        conv_out_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(select_ln34_2_reg_845 == 2'd0) & ~(select_ln34_2_reg_845 == 2'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        conv_out_2_we0 = 1'b1;
    end else begin
        conv_out_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_weights_ce0 = 1'b1;
    end else begin
        conv_weights_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_304_p0 = w_sum_2_reg_281;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_304_p0 = ap_phi_mux_w_sum_2_phi_fu_285_p4;
    end else begin
        grp_fu_304_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_304_p1 = merge_i_fu_744_p3;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_304_p1 = grp_fu_309_p2;
    end else begin
        grp_fu_304_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        input_0_ce0 = 1'b1;
    end else begin
        input_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        input_1_ce0 = 1'b1;
    end else begin
        input_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln8_fu_321_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (icmp_ln18_fu_458_p2 == 1'd1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (icmp_ln18_fu_458_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((~((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b0)) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln11_1_fu_811_p2 = (indvar_flatten40_reg_203 + 4'd1);

assign add_ln18_fu_464_p2 = (ap_phi_mux_indvar_flatten29_phi_fu_241_p4 + 5'd1);

assign add_ln21_fu_693_p2 = (4'd1 + ap_phi_mux_indvar_flatten_phi_fu_263_p4);

assign add_ln26_1_fu_445_p2 = (select_ln34_3_reg_852 + ap_phi_mux_wc_0_phi_fu_274_p4);

assign add_ln26_2_fu_524_p2 = (select_ln34_1_reg_838 + wr_fu_470_p2);

assign add_ln26_3_fu_602_p2 = ($signed(zext_ln26_2_fu_598_p1) + $signed(sext_ln26_fu_520_p1));

assign add_ln26_4_fu_620_p2 = (select_ln34_3_reg_852 + wc_fu_570_p2);

assign add_ln26_5_fu_651_p2 = ($signed(zext_ln26_4_fu_647_p1) + $signed(sext_ln26_1_fu_616_p1));

assign add_ln26_6_fu_679_p2 = (zext_ln18_reg_875 + sub_ln26_1_fu_673_p2);

assign add_ln26_fu_440_p2 = (select_ln34_1_reg_838 + ap_phi_mux_wr_0_phi_fu_252_p4);

assign add_ln34_fu_423_p2 = (zext_ln34_1_fu_419_p1 + zext_ln34_fu_369_p1);

assign add_ln8_fu_327_p2 = (indvar_flatten54_reg_181 + 4'd1);

assign and_ln26_fu_564_p2 = (xor_ln26_fu_552_p2 & icmp_ln24_fu_558_p2);

assign and_ln33_fu_789_p2 = (tmp_5_fu_315_p2 & or_ln33_fu_783_p2);

assign and_ln34_fu_385_p2 = (xor_ln34_fu_373_p2 & icmp_ln14_fu_379_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd5];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_mux_w_sum_2_phi_fu_285_p4 = w_sum_2_reg_281;

assign bitcast_ln33_fu_753_p1 = grp_fu_304_p2;

assign c_fu_391_p2 = (select_ln34_fu_345_p3 + 2'd1);

assign ch_fu_715_p2 = (2'd1 + select_ln26_5_reg_894);

assign conv_out_0_address0 = conv_out_0_addr_reg_860;

assign conv_out_0_d0 = w_sum_1_fu_795_p3;

assign conv_out_1_address0 = conv_out_1_addr_reg_865;

assign conv_out_1_d0 = w_sum_1_fu_795_p3;

assign conv_out_2_address0 = conv_out_2_addr_reg_870;

assign conv_out_2_d0 = w_sum_1_fu_795_p3;

assign conv_weights_address0 = zext_ln26_5_fu_684_p1;

assign empty_5_fu_738_p2 = (icmp_ln7_fu_720_p2 | icmp_ln7_1_fu_725_p2);

assign f_fu_806_p2 = (select_ln34_2_reg_845 + 2'd1);

assign grp_fu_309_p1 = ((trunc_ln26_2_reg_919[0:0] === 1'b1) ? input_1_q0 : input_0_q0);

assign icmp_ln11_fu_339_p2 = ((indvar_flatten40_reg_203 == 4'd6) ? 1'b1 : 1'b0);

assign icmp_ln14_fu_379_p2 = ((f_0_reg_226 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln18_fu_458_p2 = ((ap_phi_mux_indvar_flatten29_phi_fu_241_p4 == 5'd18) ? 1'b1 : 1'b0);

assign icmp_ln21_fu_476_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_263_p4 == 4'd6) ? 1'b1 : 1'b0);

assign icmp_ln24_fu_558_p2 = ((ap_phi_mux_ch_0_phi_fu_297_p4 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln33_1_fu_777_p2 = ((trunc_ln33_fu_767_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln33_fu_771_p2 = ((tmp_fu_757_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln7_1_fu_725_p2 = ((select_ln34_2_reg_845 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln7_fu_720_p2 = ((select_ln34_2_reg_845 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln8_fu_321_p2 = ((indvar_flatten54_reg_181 == 4'd12) ? 1'b1 : 1'b0);

assign input_0_address0 = zext_ln26_3_fu_641_p1;

assign input_1_address0 = zext_ln26_3_fu_641_p1;

assign merge_i_fu_744_p3 = ((empty_5_fu_738_p2[0:0] === 1'b1) ? select_ln7_i_fu_730_p3 : 32'd1069547520);

assign or_ln26_fu_576_p2 = (icmp_ln21_fu_476_p2 | and_ln26_fu_564_p2);

assign or_ln33_fu_783_p2 = (icmp_ln33_fu_771_p2 | icmp_ln33_1_fu_777_p2);

assign or_ln34_fu_397_p2 = (icmp_ln11_fu_339_p2 | and_ln34_fu_385_p2);

assign p_shl_cast_fu_665_p3 = {{trunc_ln26_1_fu_661_p1}, {2'd0}};

assign r_fu_333_p2 = (r_0_reg_192 + 2'd1);

assign select_ln11_fu_817_p3 = ((icmp_ln11_reg_833[0:0] === 1'b1) ? 4'd1 : add_ln11_1_fu_811_p2);

assign select_ln21_fu_699_p3 = ((icmp_ln21_fu_476_p2[0:0] === 1'b1) ? 4'd1 : add_ln21_fu_693_p2);

assign select_ln26_1_fu_482_p3 = ((icmp_ln21_fu_476_p2[0:0] === 1'b1) ? 2'd0 : ap_phi_mux_wc_0_phi_fu_274_p4);

assign select_ln26_2_fu_490_p3 = ((icmp_ln21_fu_476_p2[0:0] === 1'b1) ? wr_fu_470_p2 : ap_phi_mux_wr_0_phi_fu_252_p4);

assign select_ln26_3_fu_529_p3 = ((icmp_ln21_fu_476_p2[0:0] === 1'b1) ? add_ln26_2_fu_524_p2 : add_ln26_fu_440_p2);

assign select_ln26_4_fu_544_p3 = ((icmp_ln21_fu_476_p2[0:0] === 1'b1) ? tmp_7_fu_537_p3 : tmp_3_fu_450_p3);

assign select_ln26_5_fu_582_p3 = ((or_ln26_fu_576_p2[0:0] === 1'b1) ? 2'd0 : ap_phi_mux_ch_0_phi_fu_297_p4);

assign select_ln26_6_fu_590_p3 = ((and_ln26_fu_564_p2[0:0] === 1'b1) ? wc_fu_570_p2 : select_ln26_1_fu_482_p3);

assign select_ln26_7_fu_633_p3 = ((and_ln26_fu_564_p2[0:0] === 1'b1) ? tmp_10_fu_625_p3 : select_ln26_4_fu_544_p3);

assign select_ln34_1_fu_353_p3 = ((icmp_ln11_fu_339_p2[0:0] === 1'b1) ? r_fu_333_p2 : r_0_reg_192);

assign select_ln34_2_fu_403_p3 = ((or_ln34_fu_397_p2[0:0] === 1'b1) ? 2'd0 : f_0_reg_226);

assign select_ln34_3_fu_411_p3 = ((and_ln34_fu_385_p2[0:0] === 1'b1) ? c_fu_391_p2 : select_ln34_fu_345_p3);

assign select_ln34_fu_345_p3 = ((icmp_ln11_fu_339_p2[0:0] === 1'b1) ? 2'd0 : c_0_reg_215);

assign select_ln7_i_fu_730_p3 = ((icmp_ln7_1_fu_725_p2[0:0] === 1'b1) ? 32'd1073741824 : 32'd1065353216);

assign sext_ln26_1_fu_616_p1 = $signed(tmp_9_fu_608_p3);

assign sext_ln26_fu_520_p1 = $signed(sub_ln26_fu_514_p2);

assign sub_ln26_1_fu_673_p2 = (p_shl_cast_fu_665_p3 - trunc_ln26_fu_657_p1);

assign sub_ln26_fu_514_p2 = (zext_ln26_1_fu_510_p1 - zext_ln26_fu_498_p1);

assign tmp_10_fu_625_p3 = {{select_ln26_3_fu_529_p3}, {add_ln26_4_fu_620_p2}};

assign tmp_2_fu_361_p3 = {{select_ln34_1_fu_353_p3}, {1'd0}};

assign tmp_3_fu_450_p3 = {{add_ln26_fu_440_p2}, {add_ln26_1_fu_445_p2}};

assign tmp_6_fu_502_p3 = {{select_ln26_2_fu_490_p3}, {2'd0}};

assign tmp_7_fu_537_p3 = {{add_ln26_2_fu_524_p2}, {select_ln34_3_reg_852}};

assign tmp_9_fu_608_p3 = {{add_ln26_3_fu_602_p2}, {1'd0}};

assign tmp_fu_757_p4 = {{bitcast_ln33_fu_753_p1[30:23]}};

assign trunc_ln26_1_fu_661_p1 = add_ln26_5_fu_651_p2[4:0];

assign trunc_ln26_2_fu_689_p1 = select_ln26_5_fu_582_p3[0:0];

assign trunc_ln26_fu_657_p1 = add_ln26_5_fu_651_p2[6:0];

assign trunc_ln33_fu_767_p1 = bitcast_ln33_fu_753_p1[22:0];

assign w_sum_1_fu_795_p3 = ((and_ln33_fu_789_p2[0:0] === 1'b1) ? grp_fu_304_p2 : 32'd0);

assign wc_fu_570_p2 = (2'd1 + select_ln26_1_fu_482_p3);

assign wr_fu_470_p2 = (2'd1 + ap_phi_mux_wr_0_phi_fu_252_p4);

assign xor_ln26_fu_552_p2 = (icmp_ln21_fu_476_p2 ^ 1'd1);

assign xor_ln34_fu_373_p2 = (icmp_ln11_fu_339_p2 ^ 1'd1);

assign zext_ln18_fu_436_p1 = select_ln34_2_fu_403_p3;

assign zext_ln26_1_fu_510_p1 = tmp_6_fu_502_p3;

assign zext_ln26_2_fu_598_p1 = select_ln26_6_fu_590_p3;

assign zext_ln26_3_fu_641_p1 = select_ln26_7_fu_633_p3;

assign zext_ln26_4_fu_647_p1 = select_ln26_5_fu_582_p3;

assign zext_ln26_5_fu_684_p1 = add_ln26_6_fu_679_p2;

assign zext_ln26_fu_498_p1 = select_ln26_2_fu_490_p3;

assign zext_ln34_1_fu_419_p1 = select_ln34_3_fu_411_p3;

assign zext_ln34_2_fu_429_p1 = add_ln34_fu_423_p2;

assign zext_ln34_fu_369_p1 = tmp_2_fu_361_p3;

always @ (posedge ap_clk) begin
    zext_ln18_reg_875[6:2] <= 5'b00000;
end

endmodule //conv_1
