{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652726466183 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652726466193 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 16 11:41:06 2022 " "Processing started: Mon May 16 11:41:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652726466193 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652726466193 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652726466193 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1652726466674 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652726466674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab7/mux2_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652726475306 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2_1_testbench " "Found entity 2: mux2_1_testbench" {  } { { "mux2_1.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab7/mux2_1.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652726475306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652726475306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux4_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "mux4_1.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab7/mux4_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652726475308 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4_1_testbench " "Found entity 2: mux4_1_testbench" {  } { { "mux4_1.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab7/mux4_1.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652726475308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652726475308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab1 " "Found entity 1: lab1" {  } { { "lab1.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab7/lab1.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652726475310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652726475310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab2 " "Found entity 1: lab2" {  } { { "lab2.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab7/lab2.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652726475311 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab2_testbench " "Found entity 2: lab2_testbench" {  } { { "lab2.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab7/lab2.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652726475311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652726475311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nordstrom.sv 2 2 " "Found 2 design units, including 2 entities, in source file nordstrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nordstrom " "Found entity 1: nordstrom" {  } { { "nordstrom.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab7/nordstrom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652726475313 ""} { "Info" "ISGN_ENTITY_NAME" "2 nordstrom_testbench " "Found entity 2: nordstrom_testbench" {  } { { "nordstrom.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab7/nordstrom.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652726475313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652726475313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3 " "Found entity 1: lab3" {  } { { "lab3.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab7/lab3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652726475315 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab3_testbench " "Found entity 2: lab3_testbench" {  } { { "lab3.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab7/lab3.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652726475315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652726475315 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "seg7.sv(19) " "Verilog HDL warning at seg7.sv(19): extended using \"x\" or \"z\"" {  } { { "seg7.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab7/seg7.sv" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1652726475317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.sv 2 2 " "Found 2 design units, including 2 entities, in source file seg7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab7/seg7.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652726475317 ""} { "Info" "ISGN_ENTITY_NAME" "2 seg7_testbench " "Found entity 2: seg7_testbench" {  } { { "seg7.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab7/seg7.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652726475317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652726475317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "double_seg7.sv 2 2 " "Found 2 design units, including 2 entities, in source file double_seg7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 double_seg7 " "Found entity 1: double_seg7" {  } { { "double_seg7.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab7/double_seg7.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652726475318 ""} { "Info" "ISGN_ENTITY_NAME" "2 double_seg7_testbench " "Found entity 2: double_seg7_testbench" {  } { { "double_seg7.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab7/double_seg7.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652726475318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652726475318 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "upc_desc.sv(76) " "Verilog HDL warning at upc_desc.sv(76): extended using \"x\" or \"z\"" {  } { { "upc_desc.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab7/upc_desc.sv" 76 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1652726475320 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "upc_desc.sv(77) " "Verilog HDL warning at upc_desc.sv(77): extended using \"x\" or \"z\"" {  } { { "upc_desc.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab7/upc_desc.sv" 77 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1652726475320 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "upc_desc.sv(78) " "Verilog HDL warning at upc_desc.sv(78): extended using \"x\" or \"z\"" {  } { { "upc_desc.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab7/upc_desc.sv" 78 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1652726475320 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "upc_desc.sv(79) " "Verilog HDL warning at upc_desc.sv(79): extended using \"x\" or \"z\"" {  } { { "upc_desc.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab7/upc_desc.sv" 79 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1652726475320 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "upc_desc.sv(80) " "Verilog HDL warning at upc_desc.sv(80): extended using \"x\" or \"z\"" {  } { { "upc_desc.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab7/upc_desc.sv" 80 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1652726475320 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "upc_desc.sv(81) " "Verilog HDL warning at upc_desc.sv(81): extended using \"x\" or \"z\"" {  } { { "upc_desc.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab7/upc_desc.sv" 81 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1652726475320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upc_desc.sv 2 2 " "Found 2 design units, including 2 entities, in source file upc_desc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 upc_desc " "Found entity 1: upc_desc" {  } { { "upc_desc.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab7/upc_desc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652726475320 ""} { "Info" "ISGN_ENTITY_NAME" "2 upc_desc_testbench " "Found entity 2: upc_desc_testbench" {  } { { "upc_desc.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab7/upc_desc.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652726475320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652726475320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fred.sv 2 2 " "Found 2 design units, including 2 entities, in source file fred.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fred " "Found entity 1: fred" {  } { { "fred.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab7/fred.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652726475322 ""} { "Info" "ISGN_ENTITY_NAME" "2 fred_testbench " "Found entity 2: fred_testbench" {  } { { "fred.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab7/fred.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652726475322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652726475322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seatac.sv 1 1 " "Found 1 design units, including 1 entities, in source file seatac.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seatac " "Found entity 1: seatac" {  } { { "seatac.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab7/seatac.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652726475324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652726475324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seatac_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file seatac_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seatac_testbench " "Found entity 1: seatac_testbench" {  } { { "seatac_testbench.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab7/seatac_testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652726475325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652726475325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab5 " "Found entity 1: lab5" {  } { { "lab5.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab7/lab5.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652726475327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652726475327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "user_input.sv 1 1 " "Found 1 design units, including 1 entities, in source file user_input.sv" { { "Info" "ISGN_ENTITY_NAME" "1 user_input " "Found entity 1: user_input" {  } { { "user_input.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab7/user_input.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652726475328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652726475328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "user_input_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file user_input_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 user_input_testbench " "Found entity 1: user_input_testbench" {  } { { "user_input_testbench.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab7/user_input_testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652726475330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652726475330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "normal_light.sv 1 1 " "Found 1 design units, including 1 entities, in source file normal_light.sv" { { "Info" "ISGN_ENTITY_NAME" "1 normal_light " "Found entity 1: normal_light" {  } { { "normal_light.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab7/normal_light.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652726475331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652726475331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "normal_light_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file normal_light_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 normal_light_testbench " "Found entity 1: normal_light_testbench" {  } { { "normal_light_testbench.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab7/normal_light_testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652726475333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652726475333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "center_light.sv 1 1 " "Found 1 design units, including 1 entities, in source file center_light.sv" { { "Info" "ISGN_ENTITY_NAME" "1 center_light " "Found entity 1: center_light" {  } { { "center_light.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab7/center_light.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652726475335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652726475335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "center_light_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file center_light_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 center_light_testbench " "Found entity 1: center_light_testbench" {  } { { "center_light_testbench.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab7/center_light_testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652726475336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652726475336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "victory.sv 1 1 " "Found 1 design units, including 1 entities, in source file victory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 victory " "Found entity 1: victory" {  } { { "victory.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab7/victory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652726475337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652726475337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "victory_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file victory_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 victory_testbench " "Found entity 1: victory_testbench" {  } { { "victory_testbench.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab7/victory_testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652726475338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652726475338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file dff_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dff_3 " "Found entity 1: dff_3" {  } { { "dff_3.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab7/dff_3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652726475339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652726475339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tug_of_war.sv 1 1 " "Found 1 design units, including 1 entities, in source file tug_of_war.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tug_of_war " "Found entity 1: tug_of_war" {  } { { "tug_of_war.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab7/tug_of_war.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652726475341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652726475341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tug_of_war_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file tug_of_war_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tug_of_war_testbench " "Found entity 1: tug_of_war_testbench" {  } { { "tug_of_war_testbench.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab7/tug_of_war_testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652726475343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652726475343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab7/full_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652726475344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652726475344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder10.sv 2 2 " "Found 2 design units, including 2 entities, in source file adder10.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder10 " "Found entity 1: adder10" {  } { { "adder10.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab7/adder10.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652726475346 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder10_testbench " "Found entity 2: adder10_testbench" {  } { { "adder10.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab7/adder10.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652726475346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652726475346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab7/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652726475347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652726475347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_testbench " "Found entity 1: counter_testbench" {  } { { "counter_testbench.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab7/counter_testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652726475349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652726475349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player_scores.sv 1 1 " "Found 1 design units, including 1 entities, in source file player_scores.sv" { { "Info" "ISGN_ENTITY_NAME" "1 player_scores " "Found entity 1: player_scores" {  } { { "player_scores.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab7/player_scores.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652726475350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652726475350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player_scores_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file player_scores_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 player_scores_testbench " "Found entity 1: player_scores_testbench" {  } { { "player_scores_testbench.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab7/player_scores_testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652726475351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652726475351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_9_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file lfsr_9_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr_9_testbench " "Found entity 1: lfsr_9_testbench" {  } { { "lfsr_9_testbench.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab7/lfsr_9_testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652726475352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652726475352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_9.sv 1 1 " "Found 1 design units, including 1 entities, in source file lfsr_9.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr_9 " "Found entity 1: lfsr_9" {  } { { "lfsr_9.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab7/lfsr_9.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652726475354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652726475354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab7/clock_divider.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652726475355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652726475355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tug_of_war_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file tug_of_war_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tug_of_war_test " "Found entity 1: tug_of_war_test" {  } { { "tug_of_war_test.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab7/tug_of_war_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652726475356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652726475356 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Sw tug_of_war_testbench.sv(39) " "Verilog HDL error at tug_of_war_testbench.sv(39): object \"Sw\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "tug_of_war_testbench.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab7/tug_of_war_testbench.sv" 39 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1652726475359 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/there/OneDrive - UW/CSE 369/lab7/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/there/OneDrive - UW/CSE 369/lab7/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652726475379 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652726475454 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 16 11:41:15 2022 " "Processing ended: Mon May 16 11:41:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652726475454 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652726475454 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652726475454 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652726475454 ""}
