<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>libopencm3: ccu.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>libopencm3</span></a></li>
      <li><a href="pages.html"><span>General&#160;Information</span></a></li>
      <li><a href="../../html/index.html"><span>Back&#160;to&#160;Top</span></a></li>
      <li><a href="../../cm3/html/modules.html"><span>CM3&#160;Core</span></a></li>
      <li><a href="../../usb/html/modules.html"><span>Generic&#160;USB</span></a></li>
      <li><a href="../../stm32f0/html/modules.html"><span>STM32F0</span></a></li>
      <li><a href="../../stm32f1/html/modules.html"><span>STM32F1</span></a></li>
      <li><a href="../../stm32f2/html/modules.html"><span>STM32F2</span></a></li>
      <li><a href="../../stm32f4/html/modules.html"><span>STM32F4</span></a></li>
      <li><a href="../../stm32l0/html/modules.html"><span>STM32L0</span></a></li>
      <li><a href="../../stm32l1/html/modules.html"><span>STM32L1</span></a></li>
      <li><a href="../../lm3s/html/modules.html"><span>LM3S</span></a></li>
      <li><a href="../../lm4f/html/modules.html"><span>LM4F</span></a></li>
      <li><a href="../../lpc13xx/html/modules.html"><span>LPC13</span></a></li>
      <li><a href="../../lpc17xx/html/modules.html"><span>LPC17</span></a></li>
      <li><a href="modules.html"><span>LPC43</span></a></li>
      <li><a href="../../efm32g/html/modules.html"><span>EFM32&#160;Gecko</span></a></li>
      <li><a href="../../efm32gg/html/modules.html"><span>EFM32&#160;Giant&#160;Gecko</span></a></li>
      <li><a href="../../efm32lg/html/modules.html"><span>EFM32&#160;Leopard&#160;Gecko</span></a></li>
      <li><a href="../../efm32tg/html/modules.html"><span>EFM32&#160;Tiny&#160;Gecko</span></a></li>
      <li><a href="../../sam3a/html/modules.html"><span>SAM3A</span></a></li>
      <li><a href="../../sam3n/html/modules.html"><span>SAM3N</span></a></li>
      <li><a href="../../sam3s/html/modules.html"><span>SAM3S</span></a></li>
      <li><a href="../../sam3u/html/modules.html"><span>SAM3U</span></a></li>
      <li><a href="../../sam3x/html/modules.html"><span>SAM3X</span></a></li>
      <li><a href="../../vf6xx/html/modules.html"><span>VF6XX</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('ccu_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">ccu.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="ccu_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/** @defgroup ccu_defines Clock Control Unit Defines</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">@brief &lt;b&gt;Defined Constants and Types for the LPC43xx Clock Control Unit&lt;/b&gt;</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">@ingroup LPC43xx_defines</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">@version 1.0.0</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">@author @htmlonly &amp;copy; @endhtmlonly 2012 Michael Ossmann &lt;mike@ossmann.com&gt;</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">@date 10 March 2013</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">LGPL License Terms @ref lgpl_license</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * This file is part of the libopencm3 project.</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * Copyright (C) 2012 Michael Ossmann &lt;mike@ossmann.com&gt;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * This library is free software: you can redistribute it and/or modify</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * it under the terms of the GNU Lesser General Public License as published by</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * the Free Software Foundation, either version 3 of the License, or</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * (at your option) any later version.</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * This library is distributed in the hope that it will be useful,</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * GNU Lesser General Public License for more details.</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * You should have received a copy of the GNU Lesser General Public License</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * along with this library.  If not, see &lt;http://www.gnu.org/licenses/&gt;.</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#ifndef LPC43XX_CCU_H</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#define LPC43XX_CCU_H</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">/**@{*/</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &lt;libopencm3/cm3/common.h&gt;</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="memorymap_8h.html">libopencm3/lpc43xx/memorymap.h</a>&gt;</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">/* --- CCU1 registers ------------------------------------------------------ */</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">/* CCU1 power mode register */</span></div>
<div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#gad1014461114d33e46c2eb4609fd8fd43">   45</a></span>&#160;<span class="preprocessor">#define CCU1_PM                         MMIO32(CCU1_BASE + 0x000)</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">/* CCU1 base clock status register */</span></div>
<div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#gac4545e844e383093345f085385f087a8">   48</a></span>&#160;<span class="preprocessor">#define CCU1_BASE_STAT                  MMIO32(CCU1_BASE + 0x004)</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">/* CLK_APB3_BUS clock configuration register */</span></div>
<div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#gaba5d783d102b6875f7d115497f4ef96a">   51</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_APB3_BUS_CFG           MMIO32(CCU1_BASE + 0x100)</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">/* CLK_APB3_BUS clock status register */</span></div>
<div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#ga4451d638a1c74d15810f7b25e2bccc40">   54</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_APB3_BUS_STAT          MMIO32(CCU1_BASE + 0x104)</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">/* CLK_APB3_I2C1 configuration register */</span></div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#ga765be664de8751d661b49df94cfc1f16">   57</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_APB3_I2C1_CFG          MMIO32(CCU1_BASE + 0x108)</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">/* CLK_APB3_I2C1 status register */</span></div>
<div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#gaa135d49922a2b7533a69a4e52cf624d4">   60</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_APB3_I2C1_STAT         MMIO32(CCU1_BASE + 0x10C)</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">/* CLK_APB3_DAC configuration register */</span></div>
<div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#ga17e05892ae69e0958a8b42160487e45d">   63</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_APB3_DAC_CFG           MMIO32(CCU1_BASE + 0x110)</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">/* CLK_APB3_DAC status register */</span></div>
<div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#gaea469967b8bdd8ccc50c0502025632d3">   66</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_APB3_DAC_STAT          MMIO32(CCU1_BASE + 0x114)</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">/* CLK_APB3_ADC0 configuration register */</span></div>
<div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#ga003233dd51a25181a26c8b3f9fa1ed65">   69</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_APB3_ADC0_CFG          MMIO32(CCU1_BASE + 0x118)</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">/* CLK_APB3_ADC0 status register */</span></div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#ga763f2272976b7d08a7074970c2bf70dd">   72</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_APB3_ADC0_STAT         MMIO32(CCU1_BASE + 0x11C)</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">/* CLK_APB3_ADC1 configuration register */</span></div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#gaa79f8bd148c07a04bf92a80adeba44d2">   75</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_APB3_ADC1_CFG          MMIO32(CCU1_BASE + 0x120)</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">/* CLK_APB3_ADC1 status register */</span></div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#ga3fd0f7fcbaa3dc38d38979a42b1ded55">   78</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_APB3_ADC1_STAT         MMIO32(CCU1_BASE + 0x124)</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">/* CLK_APB3_CAN0 configuration register */</span></div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#ga8c88553455bb55d0c73c789930b1e2f7">   81</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_APB3_CAN0_CFG          MMIO32(CCU1_BASE + 0x128)</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">/* CLK_APB3_CAN0 status register */</span></div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#gaf9da6819742017e277dc806cb9a5c377">   84</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_APB3_CAN0_STAT         MMIO32(CCU1_BASE + 0x12C)</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">/* CLK_APB1_BUS configuration register */</span></div>
<div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#gaff740d38ff91095b3f80535e5c906221">   87</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_APB1_BUS_CFG           MMIO32(CCU1_BASE + 0x200)</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">/* CLK_APB1_BUS status register */</span></div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#ga90260b172c34eba90ac782c329979087">   90</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_APB1_BUS_STAT          MMIO32(CCU1_BASE + 0x204)</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">/* CLK_APB1_MOTOCON configuration register */</span></div>
<div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#gad874a5cf1cb8b7301a9e11f8c9818c69">   93</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_APB1_MOTOCONPWM_CFG    MMIO32(CCU1_BASE + 0x208)</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">/* CLK_APB1_MOTOCON status register */</span></div>
<div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#ga02d30cefa3cb53b26bbe1df6465fdd85">   96</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_APB1_MOTOCONPWM_STAT   MMIO32(CCU1_BASE + 0x20C)</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">/* CLK_APB1_I2C0 configuration register */</span></div>
<div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#gab5ae7f1a24d46511d61e0cdc31c838ce">   99</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_APB1_I2C0_CFG          MMIO32(CCU1_BASE + 0x210)</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">/* CLK_APB1_I2C0 status register */</span></div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#gaa356287b65a05861d666fb87d4a76baf">  102</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_APB1_I2C0_STAT         MMIO32(CCU1_BASE + 0x214)</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">/* CLK_APB1_I2S configuration register */</span></div>
<div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#gaf049cd5bc6b10795cc192d6170ea0d3d">  105</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_APB1_I2S_CFG           MMIO32(CCU1_BASE + 0x218)</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">/* CLK_APB1_I2S status register */</span></div>
<div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#gafe1dad037810b2d17986205a41de116b">  108</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_APB1_I2S_STAT          MMIO32(CCU1_BASE + 0x21C)</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">/* CLK_APB3_CAN1 configuration register */</span></div>
<div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#ga81d5bbc9f058f8e19019297a3f96b1db">  111</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_APB1_CAN1_CFG          MMIO32(CCU1_BASE + 0x220)</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">/* CLK_APB3_CAN1 status register */</span></div>
<div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#ga05c702fbbf4742acbcca53e1b35803e6">  114</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_APB1_CAN1_STAT         MMIO32(CCU1_BASE + 0x224)</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">/* CLK_SPIFI configuration register */</span></div>
<div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#ga2baadf48ba20f663eb8c0db33a162262">  117</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_SPIFI_CFG              MMIO32(CCU1_BASE + 0x300)</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">/* CLK_SPIFI status register */</span></div>
<div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#gaf8706115850231afea9c99642de0cfd4">  120</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_SPIFI_STAT             MMIO32(CCU1_BASE + 0x304)</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">/* CLK_M4_BUS configuration register */</span></div>
<div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#ga9c015dc437bd28c19d3e43a1a47e81e0">  123</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_M4_BUS_CFG             MMIO32(CCU1_BASE + 0x400)</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">/* CLK_M4_BUS status register */</span></div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#ga6b865268b28b78fef7d1251414c7b09c">  126</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_M4_BUS_STAT            MMIO32(CCU1_BASE + 0x404)</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">/* CLK_M4_SPIFI configuration register */</span></div>
<div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#ga9870fabcbc44692f53d899a79b25d316">  129</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_M4_SPIFI_CFG           MMIO32(CCU1_BASE + 0x408)</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">/* CLK_M4_SPIFI status register */</span></div>
<div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#gac6127845aea49b8a2b9ddd54e28ee72c">  132</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_M4_SPIFI_STAT          MMIO32(CCU1_BASE + 0x40C)</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">/* CLK_M4_GPIO configuration register */</span></div>
<div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#gab64387d712cb38c342d82f717fa9a43e">  135</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_M4_GPIO_CFG            MMIO32(CCU1_BASE + 0x410)</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">/* CLK_M4_GPIO status register */</span></div>
<div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#ga7a232a32a44a001ba80bb4e736b5f65d">  138</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_M4_GPIO_STAT           MMIO32(CCU1_BASE + 0x414)</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">/* CLK_M4_LCD configuration register */</span></div>
<div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#gac588a629d423240334a0cd2ec1ed7dc9">  141</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_M4_LCD_CFG             MMIO32(CCU1_BASE + 0x418)</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">/* CLK_M4_LCD status register */</span></div>
<div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#gabfa5e6ce5b18108be0f69a140d98b507">  144</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_M4_LCD_STAT            MMIO32(CCU1_BASE + 0x41C)</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">/* CLK_M4_ETHERNET configuration register */</span></div>
<div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#ga12e108e61f3684db0f05387118d417b1">  147</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_M4_ETHERNET_CFG        MMIO32(CCU1_BASE + 0x420)</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">/* CLK_M4_ETHERNET status register */</span></div>
<div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#ga7db9f700375a5a471e7ba505f2de2678">  150</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_M4_ETHERNET_STAT       MMIO32(CCU1_BASE + 0x424)</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">/* CLK_M4_USB0 configuration register */</span></div>
<div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#ga2f3a4cedf507494ca840bf4f0c42664b">  153</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_M4_USB0_CFG            MMIO32(CCU1_BASE + 0x428)</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">/* CLK_M4_USB0 status register */</span></div>
<div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#ga3e09089b91d4bb0315b1a4164d19cef5">  156</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_M4_USB0_STAT           MMIO32(CCU1_BASE + 0x42C)</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">/* CLK_M4_EMC configuration register */</span></div>
<div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#gad7e40bdc710f3d7edda9245980a1aef2">  159</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_M4_EMC_CFG             MMIO32(CCU1_BASE + 0x430)</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">/* CLK_M4_EMC status register */</span></div>
<div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#ga8973eff5a37fe0358cfa8741078f9a98">  162</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_M4_EMC_STAT            MMIO32(CCU1_BASE + 0x434)</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">/* CLK_M4_SDIO configuration register */</span></div>
<div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#ga7e9444cf02b706779b1e33bf2e6e5ed4">  165</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_M4_SDIO_CFG            MMIO32(CCU1_BASE + 0x438)</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">/* CLK_M4_SDIO status register */</span></div>
<div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#gaabbb3a515b69e7dcd8cf27a6e58ac5ef">  168</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_M4_SDIO_STAT           MMIO32(CCU1_BASE + 0x43C)</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">/* CLK_M4_DMA configuration register */</span></div>
<div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#gae12992d64bd61f0c3d0a5a8fff8cc3ba">  171</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_M4_DMA_CFG             MMIO32(CCU1_BASE + 0x440)</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">/* CLK_M4_DMA status register */</span></div>
<div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#ga2e7e475d66a6c40df78ec05b94485019">  174</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_M4_DMA_STAT            MMIO32(CCU1_BASE + 0x444)</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment">/* CLK_M4_M4CORE configuration register */</span></div>
<div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#gabacd35a6b2b6472a91c931f804063606">  177</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_M4_M4CORE_CFG          MMIO32(CCU1_BASE + 0x448)</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">/* CLK_M4_M4CORE status register */</span></div>
<div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#gabbf98bbe079c1cbeaf5d52d8cc5ff8db">  180</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_M4_M4CORE_STAT         MMIO32(CCU1_BASE + 0x44C)</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">/* CLK_M4_SCT configuration register */</span></div>
<div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#ga1d9be1908448388813095b2f00cc4f9d">  183</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_M4_SCT_CFG             MMIO32(CCU1_BASE + 0x468)</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">/* CLK_M4_SCT status register */</span></div>
<div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#ga626842229c4af9c58da2b592c9f8cb34">  186</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_M4_SCT_STAT            MMIO32(CCU1_BASE + 0x46C)</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment">/* CLK_M4_USB1 configuration register */</span></div>
<div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#ga9013e9e360d11e47b740a87b432c2fa3">  189</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_M4_USB1_CFG            MMIO32(CCU1_BASE + 0x470)</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">/* CLK_M4_USB1 status register */</span></div>
<div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#ga1c0b690c0dbcb4564c54190987fb3a61">  192</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_M4_USB1_STAT           MMIO32(CCU1_BASE + 0x474)</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">/* CLK_M4_EMCDIV configuration register */</span></div>
<div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#ga5e676186eeaf23f90d69552f5517b9eb">  195</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_M4_EMCDIV_CFG          MMIO32(CCU1_BASE + 0x478)</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">/* CLK_M4_EMCDIV status register */</span></div>
<div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#ga6c01520ce2a9c4e86ac1e29d00cdc798">  198</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_M4_EMCDIV_STAT         MMIO32(CCU1_BASE + 0x47C)</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">/* CLK_M4_M0_CFG configuration register */</span></div>
<div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#ga0bffc448af2fcc36a4feb3ebac50f33d">  201</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_M4_M0APP_CFG           MMIO32(CCU1_BASE + 0x490)</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">/* CLK_M4_M0_STAT status register */</span></div>
<div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#gad0c1d6f01504fcc2a3b54f6a6b2ddcc9">  204</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_M4_M0APP_STAT          MMIO32(CCU1_BASE + 0x494)</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">/* CLK_M4_VADC_CFG configuration register */</span></div>
<div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#gaad2687f063b8f3bf9d4eea50c19d2874">  207</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_M4_VADC_CFG            MMIO32(CCU1_BASE + 0x498)</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">/* CLK_M4_VADC_STAT configuration register */</span></div>
<div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#ga25b2d2d4598be07ba2bf331995dc8c29">  210</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_M4_VADC_STAT           MMIO32(CCU1_BASE + 0x49C)</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">/* CLK_M4_WWDT configuration register */</span></div>
<div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#ga2ccbdceccb0ceb93614add360c2d9a7a">  213</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_M4_WWDT_CFG            MMIO32(CCU1_BASE + 0x500)</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">/* CLK_M4_WWDT status register */</span></div>
<div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#ga01ba7c98c60c7079ba7a46d17a71803a">  216</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_M4_WWDT_STAT           MMIO32(CCU1_BASE + 0x504)</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">/* CLK_M4_UART0 configuration register */</span></div>
<div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#ga0fe0fb2a5bdff76913b5743af172e458">  219</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_M4_USART0_CFG          MMIO32(CCU1_BASE + 0x508)</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">/* CLK_M4_UART0 status register */</span></div>
<div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#gae9e88f5b61840dae67150481cc7c73e7">  222</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_M4_USART0_STAT         MMIO32(CCU1_BASE + 0x50C)</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">/* CLK_M4_UART1 configuration register */</span></div>
<div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#gafc5866ac48e717d2b24392165e279633">  225</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_M4_UART1_CFG           MMIO32(CCU1_BASE + 0x510)</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">/* CLK_M4_UART1 status register */</span></div>
<div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#gaf860b1a9bffad59c73ef185365e771a3">  228</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_M4_UART1_STAT          MMIO32(CCU1_BASE + 0x514)</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">/* CLK_M4_SSP0 configuration register */</span></div>
<div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#gad6188b38a11e85e1c970c70bdb50d6e7">  231</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_M4_SSP0_CFG            MMIO32(CCU1_BASE + 0x518)</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment">/* CLK_M4_SSP0 status register */</span></div>
<div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#ga9671122b7f585f9319916d86bc3e458b">  234</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_M4_SSP0_STAT           MMIO32(CCU1_BASE + 0x51C)</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment">/* CLK_M4_TIMER0 configuration register */</span></div>
<div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#ga27019d5a0ddff0e03328e86ff035bbef">  237</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_M4_TIMER0_CFG          MMIO32(CCU1_BASE + 0x520)</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment">/* CLK_M4_TIMER0 status register */</span></div>
<div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#ga5f71970c24c8fa2b2c4d2c2bfcdc7fc4">  240</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_M4_TIMER0_STAT         MMIO32(CCU1_BASE + 0x524)</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment">/* CLK_M4_TIMER1 configuration register */</span></div>
<div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#ga085231205dc843c8c6a0aa0005c71a40">  243</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_M4_TIMER1_CFG          MMIO32(CCU1_BASE + 0x528)</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">/* CLK_M4_TIMER1 status register */</span></div>
<div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#gaf57028a1a58807faec4ffc390fb53d06">  246</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_M4_TIMER1_STAT         MMIO32(CCU1_BASE + 0x52C)</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment">/* CLK_M4_SCU configuration register */</span></div>
<div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#gaa30a6a7543c2b7b39a3dc02ebfa77b13">  249</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_M4_SCU_CFG             MMIO32(CCU1_BASE + 0x530)</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment">/* CLK_M4_SCU status register */</span></div>
<div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#ga78906097449d927c84ef6bab7e5c970e">  252</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_M4_SCU_STAT            MMIO32(CCU1_BASE + 0x534)</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment">/* CLK_M4_CREG configuration register */</span></div>
<div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#ga81a1540855d49ae524762afb41ad6538">  255</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_M4_CREG_CFG            MMIO32(CCU1_BASE + 0x538)</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment">/* CLK_M4_CREG status register */</span></div>
<div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#ga41f1e38b6b2fef4c2c2753dacc0bc659">  258</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_M4_CREG_STAT           MMIO32(CCU1_BASE + 0x53C)</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment">/* CLK_M4_RITIMER configuration register */</span></div>
<div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#ga243a322a5e4df088f315a6d42cec28bc">  261</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_M4_RITIMER_CFG         MMIO32(CCU1_BASE + 0x600)</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment">/* CLK_M4_RITIMER status register */</span></div>
<div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#gaae6d4b00587179b3f1c405efdbd10142">  264</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_M4_RITIMER_STAT        MMIO32(CCU1_BASE + 0x604)</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment">/* CLK_M4_UART2 configuration register */</span></div>
<div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#ga631e89e7063484064879fedd581e89b3">  267</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_M4_USART2_CFG          MMIO32(CCU1_BASE + 0x608)</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment">/* CLK_M4_UART2 status register */</span></div>
<div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#gadf6e184584a856a124eb3549e9b63189">  270</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_M4_USART2_STAT         MMIO32(CCU1_BASE + 0x60C)</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment">/* CLK_M4_UART3 configuration register */</span></div>
<div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#ga46df220b4d68f7ba50274fc15235bad7">  273</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_M4_USART3_CFG          MMIO32(CCU1_BASE + 0x610)</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment">/* CLK_M4_UART3 status register */</span></div>
<div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#ga0112ab85bed4cc12fa4335508ebbecd6">  276</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_M4_USART3_STAT         MMIO32(CCU1_BASE + 0x614)</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment">/* CLK_M4_TIMER2 configuration register */</span></div>
<div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#ga787d673d9ad1fa4c8572a03f7b503b82">  279</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_M4_TIMER2_CFG          MMIO32(CCU1_BASE + 0x618)</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment">/* CLK_M4_TIMER2 status register */</span></div>
<div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#ga92878f15b6e12765445a65bc9881031a">  282</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_M4_TIMER2_STAT         MMIO32(CCU1_BASE + 0x61C)</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment">/* CLK_M4_TIMER3 configuration register */</span></div>
<div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#ga1c68d24b495f644ee261aca72ce2ff01">  285</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_M4_TIMER3_CFG          MMIO32(CCU1_BASE + 0x620)</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment">/* CLK_M4_TIMER3 status register */</span></div>
<div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#gaa1622595097d3506ff92769e2d2aa1a0">  288</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_M4_TIMER3_STAT         MMIO32(CCU1_BASE + 0x624)</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;</div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment">/* CLK_M4_SSP1 configuration register */</span></div>
<div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#gafe69b8e6ae6443e14b63fac1c922abb1">  291</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_M4_SSP1_CFG            MMIO32(CCU1_BASE + 0x628)</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment">/* CLK_M4_SSP1 status register */</span></div>
<div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#gac48729cc7d23302e49f8ad1a289e3d89">  294</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_M4_SSP1_STAT           MMIO32(CCU1_BASE + 0x62C)</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment">/* CLK_M4_QEI configuration register */</span></div>
<div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#ga148dbf3538b8db34beb00e968e97c223">  297</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_M4_QEI_CFG             MMIO32(CCU1_BASE + 0x630)</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;</div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment">/* CLK_M4_QEI status register */</span></div>
<div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#gadfbb4f7bbee3516d54273634d591bbb4">  300</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_M4_QEI_STAT            MMIO32(CCU1_BASE + 0x634)</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;</div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment">/* CLK_PERIPH_BUS configuration register */</span></div>
<div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#gac91b5727911cda5c616554a97dcd1fb1">  303</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_PERIPH_BUS_CFG         MMIO32(CCU1_BASE + 0x700)</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;</div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment">/* CLK_PERIPH_BUS status register */</span></div>
<div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#ga469363bcfc949f314783e6377b9e7935">  306</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_PERIPH_BUS_STAT        MMIO32(CCU1_BASE + 0x704)</span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;</div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment">/* CLK_PERIPH_CORE configuration register */</span></div>
<div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#ga6295d3314adfea909a6c097213080db3">  309</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_PERIPH_CORE_CFG        MMIO32(CCU1_BASE + 0x710)</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;</div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment">/* CLK_PERIPH_CORE status register */</span></div>
<div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#ga0204c01d7a3c2dfe3c1d8a51f118c44b">  312</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_PERIPH_CORE_STAT       MMIO32(CCU1_BASE + 0x714)</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment">/* CLK_PERIPH_SGPIO configuration register */</span></div>
<div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#ga6a740aa5f74da43d8abc963de91c50a0">  315</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_PERIPH_SGPIO_CFG       MMIO32(CCU1_BASE + 0x718)</span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;</div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment">/* CLK_PERIPH_SGPIO status register */</span></div>
<div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#gad8c3de8b45d83e18b9c00a4ce06ea9b9">  318</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_PERIPH_SGPIO_STAT      MMIO32(CCU1_BASE + 0x71C)</span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;</div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment">/* CLK_USB0 configuration register */</span></div>
<div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#ga12e8eb14882eeedfcde17e4f2c02ccde">  321</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_USB0_CFG               MMIO32(CCU1_BASE + 0x800)</span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;</div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment">/* CLK_USB0 status register */</span></div>
<div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#gae75b4fab0d15a79d08206bb614a03096">  324</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_USB0_STAT              MMIO32(CCU1_BASE + 0x804)</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;</div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment">/* CLK_USB1 configuration register */</span></div>
<div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#ga52d5369f5f4eff6975bebcb4aeee7722">  327</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_USB1_CFG               MMIO32(CCU1_BASE + 0x900)</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;</div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment">/* CLK_USB1 status register */</span></div>
<div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#gac7887173b6ddf9c984757d4e5b50f9b0">  330</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_USB1_STAT              MMIO32(CCU1_BASE + 0x904)</span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;</div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment">/* CLK_SPI configuration register */</span></div>
<div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#ga5fa5f1a33b18f343b772ff6847fbc835">  333</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_SPI_CFG                MMIO32(CCU1_BASE + 0xA00)</span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;</div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment">/* CLK_SPI status register */</span></div>
<div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#gad15e7751f348af1c19ec93fc166d1486">  336</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_SPI_STAT               MMIO32(CCU1_BASE + 0xA04)</span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;</div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment">/* CLK_VADC configuration register */</span></div>
<div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#gae02967a43e4dc9b9f8629fd75dcf3322">  339</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_VADC_CFG               MMIO32(CCU1_BASE + 0xB00)</span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;</div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment">/* CLK_VADC status register */</span></div>
<div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#ga8bc63a5fbd27dcbb989b80a4574be873">  342</a></span>&#160;<span class="preprocessor">#define CCU1_CLK_VADC_STAT              MMIO32(CCU1_BASE + 0xB04)</span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;</div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment">/* --- CCU2 registers ------------------------------------------------------ */</span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;</div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment">/* CCU2 power mode register */</span></div>
<div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#ga6ca3a427601c924e3f45c11ed28906a9">  347</a></span>&#160;<span class="preprocessor">#define CCU2_PM                         MMIO32(CCU2_BASE + 0x000)</span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;</div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment">/* CCU2 base clocks status register */</span></div>
<div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#ga0128a05e5e102ab622c7927d43955d18">  350</a></span>&#160;<span class="preprocessor">#define CCU2_BASE_STAT                  MMIO32(CCU2_BASE + 0x004)</span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;</div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment">/* CLK_APLL configuration register */</span></div>
<div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#ga052121c0101f9bfee902549c7b7f2bed">  353</a></span>&#160;<span class="preprocessor">#define CCU2_CLK_APLL_CFG               MMIO32(CCU2_BASE + 0x100)</span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;</div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment">/* CLK_APLL status register */</span></div>
<div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#gaf63a3ee637683d835e089b9b968c3f24">  356</a></span>&#160;<span class="preprocessor">#define CCU2_CLK_APLL_STAT              MMIO32(CCU2_BASE + 0x104)</span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;</div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment">/* CLK_APB2_UART3 configuration register */</span></div>
<div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#gab76eb54238b6af495e24260632defae7">  359</a></span>&#160;<span class="preprocessor">#define CCU2_CLK_APB2_USART3_CFG        MMIO32(CCU2_BASE + 0x200)</span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;</div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment">/* CLK_APB2_UART3 status register */</span></div>
<div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#gae3817bd2dce24c8dd47f53f961a24925">  362</a></span>&#160;<span class="preprocessor">#define CCU2_CLK_APB2_USART3_STAT       MMIO32(CCU2_BASE + 0x204)</span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;</div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment">/* CLK_APB2_UART2 configuration register */</span></div>
<div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#ga7107f1c2d10cf8eaaca5c026e80e7f8d">  365</a></span>&#160;<span class="preprocessor">#define CCU2_CLK_APB2_USART2_CFG        MMIO32(CCU2_BASE + 0x300)</span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;</div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment">/* CLK_APB2_UART2 status register */</span></div>
<div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#gaf028cfda5b980b628aaaf6e8d9abaa72">  368</a></span>&#160;<span class="preprocessor">#define CCU2_CLK_APB2_USART2_STAT       MMIO32(CCU2_BASE + 0x304)</span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;</div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment">/* CLK_APB0_UART1 configuration register */</span></div>
<div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#gaf89e5f84511537196a2418bd9e294f10">  371</a></span>&#160;<span class="preprocessor">#define CCU2_CLK_APB0_UART1_CFG         MMIO32(CCU2_BASE + 0x400)</span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;</div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment">/* CLK_APB0_UART1 status register */</span></div>
<div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#ga436a5e63548dc599977fae2c27007e4e">  374</a></span>&#160;<span class="preprocessor">#define CCU2_CLK_APB0_UART1_STAT        MMIO32(CCU2_BASE + 0x404)</span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;</div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment">/* CLK_APB0_UART0 configuration register */</span></div>
<div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#ga79d776cb1af77f70778f27ea212872e3">  377</a></span>&#160;<span class="preprocessor">#define CCU2_CLK_APB0_USART0_CFG        MMIO32(CCU2_BASE + 0x500)</span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;</div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment">/* CLK_APB0_UART0 status register */</span></div>
<div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#ga80b8cd40b8e7d79afc1ba5e0302e33c5">  380</a></span>&#160;<span class="preprocessor">#define CCU2_CLK_APB0_USART0_STAT       MMIO32(CCU2_BASE + 0x504)</span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;</div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment">/* CLK_APB2_SSP1 configuration register */</span></div>
<div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#ga21745da8da8b4f16f59d0e1f1e9d103b">  383</a></span>&#160;<span class="preprocessor">#define CCU2_CLK_APB2_SSP1_CFG          MMIO32(CCU2_BASE + 0x600)</span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;</div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment">/* CLK_APB2_SSP1 status register */</span></div>
<div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#gae1df6d16458bc0167fece0cd67446929">  386</a></span>&#160;<span class="preprocessor">#define CCU2_CLK_APB2_SSP1_STAT         MMIO32(CCU2_BASE + 0x604)</span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;</div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment">/* CLK_APB0_SSP0 configuration register */</span></div>
<div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#gaa1952ceecd6fa0fd1671c44456803e22">  389</a></span>&#160;<span class="preprocessor">#define CCU2_CLK_APB0_SSP0_CFG          MMIO32(CCU2_BASE + 0x700)</span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;</div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="comment">/* CLK_APB0_SSP0 status register */</span></div>
<div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#gaceed6a7bca46108928bbd189f9357fc9">  392</a></span>&#160;<span class="preprocessor">#define CCU2_CLK_APB0_SSP0_STAT         MMIO32(CCU2_BASE + 0x704)</span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;</div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="comment">/* CLK_SDIO configuration register (for SD/MMC) */</span></div>
<div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#gad3a33c0eaa01756eb39157f53640253e">  395</a></span>&#160;<span class="preprocessor">#define CCU2_CLK_SDIO_CFG               MMIO32(CCU2_BASE + 0x800)</span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;</div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="comment">/* CLK_SDIO status register (for SD/MMC) */</span></div>
<div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="group__ccu__defines.html#ga4145e6058a4289bcb95b0dad769db807">  398</a></span>&#160;<span class="preprocessor">#define CCU2_CLK_SDIO_STAT              MMIO32(CCU2_BASE + 0x804)</span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment">/**@}*/</span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;</div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="ttc" id="memorymap_8h_html"><div class="ttname"><a href="memorymap_8h.html">memorymap.h</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_6a7820b97a7704ff85bcff20dea7ce23.html">libopencm3</a></li><li class="navelem"><a class="el" href="dir_12cbe415035b10731c6746d0c7b754c9.html">lpc43xx</a></li><li class="navelem"><a class="el" href="ccu_8h.html">ccu.h</a></li>
    <li class="footer">Generated on Wed Jul 15 2015 15:22:28 for libopencm3 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.9.1 </li>
  </ul>
</div>
</body>
</html>
