<?xml version="1.0"?>
<block name="c1908.net.post_routing" instance="FPGA_packed_netlist[0]" architecture_id="SHA256:6c2439067677536e3de8729b42a7ec800d4a44cf1ca17a5250c98cedbe8b268d" atom_netlist_id="SHA256:f82c2bc244edaf28129d001553a4bc986771e10de257ec91b53e6b5344ea137f">
	<inputs>G23 G24 G33 G31 G30 G32 G8 G6 G3 G15 G10 G12 G19 G28 G9 G14 G16 G18 G11 G5 G2 G27 G7 G4 G20 G13 G1 G17 G26 G22 G25 G21 G29</inputs>
	<outputs>out:G1899 out:G1884 out:G1885 out:G1898 out:G1886 out:G1887 out:G1888 out:G1889 out:G1890 out:G1891 out:G1892 out:G1893 out:G1894 out:G1895 out:G1896 out:G1897 out:G1900 out:G1901 out:G1902 out:G1903 out:G1904 out:G1905 out:G1906 out:G1907 out:G1908</outputs>
	<clocks></clocks>
	<block name="new_n61" instance="LAB[0]" mode="LAB">
		<inputs>
			<port name="data_in">open G24 G7 open open open open G19 G27 open open open open open G5 G4 open G9 open G20 G33 open G8 open G13 G28 G3 G32 G31 open G2 open G18 G10 open new_n67 open open open open open open open open open open open open open G11 G23 open open new_n76 open open G12 new_n117 open open open new_n85 open G15 new_n101 G6 open new_n72 new_n81 G14 open G16 open open open open open new_n116 open open</port>
			<port name="control_in">open open open open open open open</port>
			<port name="cin">open</port>
			<port name="sharein">open</port>
		</inputs>
		<outputs>
			<port name="data_out">open open open alm[0].data_out[2]-&gt;LAB_dataout alm[4].data_out[1]-&gt;LAB_dataout alm[8].data_out[1]-&gt;LAB_dataout alm[5].data_out[2]-&gt;LAB_dataout open open open open open open open open alm[5].data_out[1]-&gt;LAB_dataout open alm[2].data_out[2]-&gt;LAB_dataout alm[9].data_out[1]-&gt;LAB_dataout alm[3].data_out[1]-&gt;LAB_dataout alm[2].data_out[1]-&gt;LAB_dataout alm[6].data_out[1]-&gt;LAB_dataout open open open open open open open open open open open open open open open open open open</port>
			<port name="cout">open</port>
			<port name="shareout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open</port>
		</clocks>
		<block name="G1900" instance="alm[0]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[57]-&gt;LAB_datain alm[1].data_out[3]-&gt;LAB_alm_feedback LAB.data_in[77]-&gt;LAB_datain alm[6].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[20]-&gt;LAB_datain open open LAB.data_in[27]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">open open lut[0].lout[0]-&gt;lut0_out open open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="G1900" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[1]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 open alm.data_in[0]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="G1900" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[5]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="G1900" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 2 5 0 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">G1900</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="lut[1]" />
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n109" instance="alm[1]" mode="alm">
			<inputs>
				<port name="data_in">alm[2].data_out[0]-&gt;LAB_alm_feedback alm[8].data_out[3]-&gt;LAB_alm_feedback LAB.data_in[28]-&gt;LAB_datain LAB.data_in[8]-&gt;LAB_datain LAB.data_in[25]-&gt;LAB_datain LAB.data_in[67]-&gt;LAB_datain alm[1].data_out[0]-&gt;LAB_alm_feedback alm[3].data_out[3]-&gt;LAB_alm_feedback</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[1].lout[0]-&gt;lut1_out open open lut[0].lout[0]-&gt;lut0_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n109" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[0]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 open open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n109" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[1]-&gt;l_complete1 open lut.lin[4]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n109" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 open 3 0 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n109</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n110" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[2]-&gt;in_comp1 open open alm.data_in[7]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n110" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open lut.lin[5]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n110" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">open 2 1 0 3 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n110</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n69" instance="alm[2]" mode="alm">
			<inputs>
				<port name="data_in">alm[2].data_out[3]-&gt;LAB_alm_feedback LAB.data_in[7]-&gt;LAB_datain LAB.data_in[20]-&gt;LAB_datain LAB.data_in[28]-&gt;LAB_datain LAB.data_in[50]-&gt;LAB_datain LAB.data_in[24]-&gt;LAB_datain alm[5].data_out[3]-&gt;LAB_alm_feedback LAB.data_in[19]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[0].lout[0]-&gt;lut0_out lut[1].lout[0]-&gt;lut1_out lut[0].lout[0]-&gt;lut0_out lut[1].lout[0]-&gt;lut1_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n69" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[4]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 open open alm.data_in[0]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n69" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[6]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n69" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">2 1 4 0 3 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n69</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n71" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[4]-&gt;in_comp1 open open alm.data_in[5]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n71" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open lut.lin[4]-&gt;l_complete1 open lut.lin[0]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n71" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 1 open 0 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n71</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n64" instance="alm[3]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[17]-&gt;LAB_datain LAB.data_in[14]-&gt;LAB_datain alm[4].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[22]-&gt;LAB_datain LAB.data_in[71]-&gt;LAB_datain LAB.data_in[30]-&gt;LAB_datain LAB.data_in[69]-&gt;LAB_datain alm[3].data_out[0]-&gt;LAB_alm_feedback</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[1].lout[0]-&gt;lut1_out lut[0].lout[0]-&gt;lut0_out open lut[0].lout[0]-&gt;lut0_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n64" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[7]-&gt;in_comp1 open open alm.data_in[1]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n64" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[5]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n64" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">2 3 4 0 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n64</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n65" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open alm.data_in[0]-&gt;in_comp1 open open alm.data_in[6]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n65" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open lut.lin[1]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n65" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open open open 0 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n65</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n66" instance="alm[4]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[1]-&gt;LAB_datain LAB.data_in[32]-&gt;LAB_datain LAB.data_in[20]-&gt;LAB_datain LAB.data_in[63]-&gt;LAB_datain LAB.data_in[49]-&gt;LAB_datain LAB.data_in[28]-&gt;LAB_datain open open</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[0].lout[0]-&gt;lut0_out lut[1].lout[0]-&gt;lut1_out open lut[1].lout[0]-&gt;lut1_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n66" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[4]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 open open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n66" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[0]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n66" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">4 3 2 1 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n66</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n86" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open open alm.data_in[5]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 open open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n86" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[4]-&gt;l_complete1 open open lut.lin[2]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n86" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">1 open open 0 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n86</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n70" instance="alm[5]" mode="alm">
			<inputs>
				<port name="data_in">alm[9].data_out[3]-&gt;LAB_alm_feedback LAB.data_in[17]-&gt;LAB_datain LAB.data_in[69]-&gt;LAB_datain LAB.data_in[33]-&gt;LAB_datain LAB.data_in[64]-&gt;LAB_datain LAB.data_in[15]-&gt;LAB_datain LAB.data_in[2]-&gt;LAB_datain LAB.data_in[71]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">open lut[0].lout[0]-&gt;lut0_out lut[1].lout[0]-&gt;lut1_out lut[0].lout[0]-&gt;lut0_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n70" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">open alm.data_in[6]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n70" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[6]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n70" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 0 4 1 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n70</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="G1895" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[0]-&gt;in_comp1 open open open alm.data_in[1]-&gt;in_comp1 open alm.data_in[4]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="G1895" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open lut.lin[6]-&gt;l_complete1 open lut.lin[0]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="G1895" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open open 1 open 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">G1895</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n111" instance="alm[6]" mode="alm">
			<inputs>
				<port name="data_in">alm[4].data_out[3]-&gt;LAB_alm_feedback alm[9].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[53]-&gt;LAB_datain LAB.data_in[20]-&gt;LAB_datain LAB.data_in[27]-&gt;LAB_datain alm[7].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[68]-&gt;LAB_datain LAB.data_in[61]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[1].lout[0]-&gt;lut1_out lut[0].lout[0]-&gt;lut0_out open lut[0].lout[0]-&gt;lut0_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n115" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">open open open open open alm.data_in[3]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n115" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[6]-&gt;l_complete1 open lut.lin[5]-&gt;l_complete1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n115" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 open open open</port>
							<port_rotation_map name="in">1 open 0 open open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n115</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n111" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[1]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n111" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[3]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n111" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 4 2 1 5 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n111</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n63" instance="alm[7]" mode="alm">
			<inputs>
				<port name="data_in">alm[2].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[63]-&gt;LAB_datain LAB.data_in[65]-&gt;LAB_datain LAB.data_in[67]-&gt;LAB_datain LAB.data_in[26]-&gt;LAB_datain LAB.data_in[22]-&gt;LAB_datain LAB.data_in[56]-&gt;LAB_datain LAB.data_in[33]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[0].lout[0]-&gt;lut0_out open open lut[1].lout[0]-&gt;lut1_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n112" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">open open open alm.data_in[0]-&gt;in_comp1 open alm.data_in[3]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n112" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[3]-&gt;l_complete1 open open open lut.lin[5]-&gt;l_complete1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n112" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open open open lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">0 open open open 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n112</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n63" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[1]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 open alm.data_in[4]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n63" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[2]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n63" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 1 4 3 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n63</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n62" instance="alm[8]" mode="alm">
			<inputs>
				<port name="data_in">open LAB.data_in[1]-&gt;LAB_datain LAB.data_in[20]-&gt;LAB_datain LAB.data_in[50]-&gt;LAB_datain alm[7].data_out[3]-&gt;LAB_alm_feedback LAB.data_in[7]-&gt;LAB_datain open alm[6].data_out[3]-&gt;LAB_alm_feedback</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[0].lout[0]-&gt;lut0_out lut[1].lout[0]-&gt;lut1_out open lut[1].lout[0]-&gt;lut1_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n114" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">open open alm.data_in[1]-&gt;in_comp1 open alm.data_in[7]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n114" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[2]-&gt;l_complete1 open lut.lin[4]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n114" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open open</port>
							<port_rotation_map name="in">0 open 2 1 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n114</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n62" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[5]-&gt;in_comp1 open alm.data_in[4]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 open open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n62" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open lut.lin[2]-&gt;l_complete1 open lut.lin[3]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n62" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 3 open 0 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n62</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n61" instance="alm[9]" mode="alm">
			<inputs>
				<port name="data_in">alm[3].data_out[3]-&gt;LAB_alm_feedback LAB.data_in[35]-&gt;LAB_datain LAB.data_in[28]-&gt;LAB_datain alm[8].data_out[0]-&gt;LAB_alm_feedback alm[8].data_out[3]-&gt;LAB_alm_feedback LAB.data_in[25]-&gt;LAB_datain open LAB.data_in[8]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[0].lout[0]-&gt;lut0_out lut[1].lout[0]-&gt;lut1_out open lut[1].lout[0]-&gt;lut1_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n113" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[4]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 open alm.data_in[5]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n113" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[6]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n113" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 2 0 3 1 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n113</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n61" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[0]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 open alm.data_in[7]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n61" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[6]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n61" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 2 5 1 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n61</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
	</block>
	<block name="new_n68" instance="LAB[1]" mode="LAB">
		<inputs>
			<port name="data_in">new_n115 open G24 G7 open open open G4 open G33 open new_n69 new_n62 new_n86 G31 new_n64 open new_n74 open new_n61 open new_n90 open G8 open G6 open open open open open open open new_n83 open open open open open open open open open open open open G27 open G30 G28 open new_n76 G5 G26 open new_n132 G22 open open G1 open open open new_n85 open open open new_n82 G17 open open new_n130 open open open open open open open open</port>
			<port name="control_in">open open open open open open open</port>
			<port name="cin">open</port>
			<port name="sharein">open</port>
		</inputs>
		<outputs>
			<port name="data_out">open alm[4].data_out[2]-&gt;LAB_dataout alm[6].data_out[4]-&gt;LAB_dataout alm[2].data_out[2]-&gt;LAB_dataout alm[4].data_out[1]-&gt;LAB_dataout alm[9].data_out[2]-&gt;LAB_dataout alm[8].data_out[2]-&gt;LAB_dataout open open open open open open alm[0].data_out[2]-&gt;LAB_dataout alm[1].data_out[4]-&gt;LAB_dataout alm[6].data_out[2]-&gt;LAB_dataout alm[1].data_out[2]-&gt;LAB_dataout alm[5].data_out[2]-&gt;LAB_dataout alm[5].data_out[1]-&gt;LAB_dataout alm[3].data_out[2]-&gt;LAB_dataout open open open open open open open open open open open open open open open alm[2].data_out[4]-&gt;LAB_dataout alm[3].data_out[1]-&gt;LAB_dataout alm[0].data_out[1]-&gt;LAB_dataout alm[7].data_out[1]-&gt;LAB_dataout open</port>
			<port name="cout">open</port>
			<port name="shareout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open</port>
		</clocks>
		<block name="G1907" instance="alm[0]" mode="alm">
			<inputs>
				<port name="data_in">alm[6].data_out[3]-&gt;LAB_alm_feedback alm[7].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[71]-&gt;LAB_datain LAB.data_in[9]-&gt;LAB_datain LAB.data_in[48]-&gt;LAB_datain LAB.data_in[56]-&gt;LAB_datain alm[8].data_out[0]-&gt;LAB_alm_feedback open</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">open lut[1].lout[0]-&gt;lut1_out lut[0].lout[0]-&gt;lut0_out lut[1].lout[0]-&gt;lut1_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="G1907" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">open alm.data_in[3]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="G1907" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[4]-&gt;l_complete1 open lut.lin[3]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="G1907" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 open 3 0 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">G1907</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n100" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open open open open alm.data_in[6]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n100" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open lut.lin[4]-&gt;l_complete1 open open lut.lin[5]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n100" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut6.in[2]-&gt;direct:lut6 open open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open open 0 open open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n100</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n91" instance="alm[1]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[11]-&gt;LAB_datain alm[1].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[63]-&gt;LAB_datain LAB.data_in[13]-&gt;LAB_datain LAB.data_in[51]-&gt;LAB_datain alm[2].data_out[0]-&gt;LAB_alm_feedback alm[8].data_out[0]-&gt;LAB_alm_feedback alm[5].data_out[3]-&gt;LAB_alm_feedback</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[1].lout[0]-&gt;lut1_out open lut[1].lout[0]-&gt;lut1_out lut[0].lout[0]-&gt;lut0_out lut[0].lout[0]-&gt;lut0_out open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n88" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">open alm.data_in[6]-&gt;in_comp1 open alm.data_in[1]-&gt;in_comp1 open open open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n88" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open lut.lin[1]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n88" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">open open open 0 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n88</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n91" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[5]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n91" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[4]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n91" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 5 2 1 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n91</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n72" instance="alm[2]" mode="alm">
			<inputs>
				<port name="data_in">alm[2].data_out[3]-&gt;LAB_alm_feedback LAB.data_in[17]-&gt;LAB_datain alm[9].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[14]-&gt;LAB_datain LAB.data_in[3]-&gt;LAB_datain LAB.data_in[25]-&gt;LAB_datain LAB.data_in[52]-&gt;LAB_datain LAB.data_in[53]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[1].lout[0]-&gt;lut1_out open lut[1].lout[0]-&gt;lut1_out lut[0].lout[0]-&gt;lut0_out lut[0].lout[0]-&gt;lut0_out open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n75" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[4]-&gt;in_comp1 open open open alm.data_in[6]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n75" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open lut.lin[0]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n75" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open open</port>
							<port_rotation_map name="in">open 2 0 1 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n75</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n72" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[7]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 open alm.data_in[1]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n72" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[3]-&gt;l_complete1 open lut.lin[0]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n72" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 open 4 1 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n72</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="G1892" instance="alm[3]" mode="alm">
			<inputs>
				<port name="data_in">open open open open open alm[0].data_out[3]-&gt;LAB_alm_feedback LAB.data_in[25]-&gt;LAB_datain LAB.data_in[52]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">open lut[0].lout[0]-&gt;lut0_out lut[1].lout[0]-&gt;lut1_out open open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="G1892" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">open open open open open alm.data_in[6]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="G1892" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open lut.lin[6]-&gt;l_complete1 open open lut.lin[5]-&gt;l_complete1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="G1892" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 open open lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">open 0 open open 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">G1892</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="G1891" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[5]-&gt;in_comp1 open alm.data_in[7]-&gt;in_comp1 open open open open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="G1891" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open lut.lin[2]-&gt;l_complete1 open lut.lin[0]-&gt;l_complete1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="G1891" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">open open 1 open 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">G1891</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="G1908" instance="alm[4]" mode="alm">
			<inputs>
				<port name="data_in">alm[7].data_out[3]-&gt;LAB_alm_feedback alm[9].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[0]-&gt;LAB_datain LAB.data_in[7]-&gt;LAB_datain LAB.data_in[55]-&gt;LAB_datain LAB.data_in[14]-&gt;LAB_datain LAB.data_in[53]-&gt;LAB_datain LAB.data_in[23]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">open lut[1].lout[0]-&gt;lut1_out lut[0].lout[0]-&gt;lut0_out lut[1].lout[0]-&gt;lut1_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="G1908" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[2]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 open alm.data_in[4]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="G1908" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[1]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="G1908" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 3 4 0 5 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">G1908</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n84" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open open open open open alm.data_in[7]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n84" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[6]-&gt;l_complete1 open open open lut.lin[5]-&gt;l_complete1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n84" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open open open lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">1 open open open 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n84</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n81" instance="alm[5]" mode="alm">
			<inputs>
				<port name="data_in">alm[4].data_out[3]-&gt;LAB_alm_feedback alm[1].data_out[3]-&gt;LAB_alm_feedback LAB.data_in[2]-&gt;LAB_datain LAB.data_in[14]-&gt;LAB_datain LAB.data_in[7]-&gt;LAB_datain LAB.data_in[33]-&gt;LAB_datain LAB.data_in[68]-&gt;LAB_datain LAB.data_in[67]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">open lut[0].lout[0]-&gt;lut0_out lut[1].lout[0]-&gt;lut1_out lut[0].lout[0]-&gt;lut0_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n81" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">open alm.data_in[7]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n81" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[3]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n81" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 2 0 4 5 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n81</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="G1887" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open open open open open alm.data_in[1]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="G1887" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open lut.lin[6]-&gt;l_complete1 open lut.lin[5]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="G1887" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open open open 1 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">G1887</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n68" instance="alm[6]" mode="alm">
			<inputs>
				<port name="data_in">alm[5].data_out[3]-&gt;LAB_alm_feedback alm[2].data_out[0]-&gt;LAB_alm_feedback open open LAB.data_in[11]-&gt;LAB_datain LAB.data_in[63]-&gt;LAB_datain LAB.data_in[51]-&gt;LAB_datain LAB.data_in[13]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[0].lout[0]-&gt;lut0_out open lut[0].lout[0]-&gt;lut0_out lut[1].lout[0]-&gt;lut1_out lut[1].lout[0]-&gt;lut1_out open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n68" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">open alm.data_in[0]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n68" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[6]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n68" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 0 3 5 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n68</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n101" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[0]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 open alm.data_in[7]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n101" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[0]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n101" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 0 5 4 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n101</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n129" instance="alm[7]" mode="alm">
			<inputs>
				<port name="data_in">alm[6].data_out[0]-&gt;LAB_alm_feedback alm[1].data_out[0]-&gt;LAB_alm_feedback alm[6].data_out[3]-&gt;LAB_alm_feedback open open LAB.data_in[19]-&gt;LAB_datain alm[8].data_out[0]-&gt;LAB_alm_feedback open</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[0].lout[0]-&gt;lut0_out lut[1].lout[0]-&gt;lut1_out open lut[1].lout[0]-&gt;lut1_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n129" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">open alm.data_in[5]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 open alm.data_in[2]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n129" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open lut.lin[5]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n129" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">open 2 3 0 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n129</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n116" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[1]-&gt;in_comp1 open alm.data_in[2]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 open alm.data_in[6]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n116" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open lut.lin[2]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n116" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 4 2 0 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n116</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n89" instance="alm[8]" mode="alm">
			<inputs>
				<port name="data_in">alm[1].data_out[3]-&gt;LAB_alm_feedback LAB.data_in[12]-&gt;LAB_datain LAB.data_in[14]-&gt;LAB_datain LAB.data_in[49]-&gt;LAB_datain LAB.data_in[21]-&gt;LAB_datain LAB.data_in[59]-&gt;LAB_datain LAB.data_in[46]-&gt;LAB_datain LAB.data_in[15]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[0].lout[0]-&gt;lut0_out open lut[1].lout[0]-&gt;lut1_out open open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n89" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[4]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n89" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[3]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n89" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 4 1 3 5 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n89</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="G1884" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open open open open open alm.data_in[0]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="G1884" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[6]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="G1884" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 open open open open</port>
							<port_rotation_map name="in">1 0 open open open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">G1884</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n73" instance="alm[9]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[68]-&gt;LAB_datain LAB.data_in[2]-&gt;LAB_datain LAB.data_in[3]-&gt;LAB_datain alm[0].data_out[3]-&gt;LAB_alm_feedback LAB.data_in[9]-&gt;LAB_datain LAB.data_in[59]-&gt;LAB_datain open open</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[0].lout[0]-&gt;lut0_out open lut[1].lout[0]-&gt;lut1_out open open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n73" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">open alm.data_in[0]-&gt;in_comp1 open alm.data_in[1]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n73" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[3]-&gt;l_complete1 open lut.lin[5]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 open lut.lin[4]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n73" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 open 3 2 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n73</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="G1893" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open open open open open alm.data_in[2]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="G1893" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open lut.lin[6]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="G1893" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open open</port>
							<port_rotation_map name="in">open open 0 1 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">G1893</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
	</block>
	<block name="new_n74" instance="LAB[2]" mode="LAB">
		<inputs>
			<port name="data_in">open open G9 G29 open G21 G4 open G11 G23 G2 new_n120 open G5 new_n115 G13 open open G10 open open G15 G22 open G6 open G12 open open open new_n86 G31 open G7 new_n81 open open open open open open open open open G16 open G20 open G25 open G3 open new_n75 open open open G8 open G1 open new_n84 G33 G14 open new_n116 open open open new_n88 open open open new_n100 open open open open open open open</port>
			<port name="control_in">open open open open open open open</port>
			<port name="cin">open</port>
			<port name="sharein">open</port>
		</inputs>
		<outputs>
			<port name="data_out">open open alm[4].data_out[2]-&gt;LAB_dataout alm[6].data_out[2]-&gt;LAB_dataout alm[0].data_out[2]-&gt;LAB_dataout alm[9].data_out[2]-&gt;LAB_dataout alm[7].data_out[2]-&gt;LAB_dataout open open open open open open open open alm[3].data_out[1]-&gt;LAB_dataout alm[5].data_out[1]-&gt;LAB_dataout alm[9].data_out[1]-&gt;LAB_dataout alm[6].data_out[1]-&gt;LAB_dataout alm[3].data_out[2]-&gt;LAB_dataout alm[5].data_out[2]-&gt;LAB_dataout alm[8].data_out[2]-&gt;LAB_dataout alm[0].data_out[1]-&gt;LAB_dataout open open open open open open open open open open open open open open open open alm[4].data_out[1]-&gt;LAB_dataout</port>
			<port name="cout">open</port>
			<port name="shareout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open</port>
		</clocks>
		<block name="new_n76" instance="alm[0]" mode="alm">
			<inputs>
				<port name="data_in">alm[8].data_out[0]-&gt;LAB_alm_feedback alm[1].data_out[3]-&gt;LAB_alm_feedback alm[7].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[31]-&gt;LAB_datain LAB.data_in[46]-&gt;LAB_datain LAB.data_in[48]-&gt;LAB_datain alm[1].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[9]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[0].lout[0]-&gt;lut0_out lut[1].lout[0]-&gt;lut1_out lut[0].lout[0]-&gt;lut0_out lut[1].lout[0]-&gt;lut1_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n76" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">open alm.data_in[1]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n76" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[2]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n76" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 5 2 4 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n76</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n85" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open open open open alm.data_in[7]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n85" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open lut.lin[4]-&gt;l_complete1 open lut.lin[6]-&gt;l_complete1 open lut.lin[5]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n85" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 open lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 1 open 0 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n85</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n78" instance="alm[1]" mode="alm">
			<inputs>
				<port name="data_in">open LAB.data_in[10]-&gt;LAB_datain LAB.data_in[44]-&gt;LAB_datain LAB.data_in[50]-&gt;LAB_datain LAB.data_in[21]-&gt;LAB_datain LAB.data_in[58]-&gt;LAB_datain LAB.data_in[18]-&gt;LAB_datain open</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[0].lout[0]-&gt;lut0_out open open lut[1].lout[0]-&gt;lut1_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n80" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">open open alm.data_in[1]-&gt;in_comp1 open open alm.data_in[5]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n80" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open lut.lin[5]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n80" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">open open 2 0 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n80</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n78" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open open open alm.data_in[4]-&gt;in_comp1 open alm.data_in[2]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n78" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open lut.lin[6]-&gt;l_complete1 open lut.lin[5]-&gt;l_complete1 open lut.lin[3]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n78" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 open lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 1 open 2 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n78</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n122" instance="alm[2]" mode="alm">
			<inputs>
				<port name="data_in">open open alm[4].data_out[3]-&gt;LAB_alm_feedback alm[1].data_out[3]-&gt;LAB_alm_feedback alm[7].data_out[0]-&gt;LAB_alm_feedback alm[8].data_out[0]-&gt;LAB_alm_feedback alm[1].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[60]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[0].lout[0]-&gt;lut0_out open open lut[1].lout[0]-&gt;lut1_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n119" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">open open open open alm.data_in[2]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n119" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open lut.lin[4]-&gt;l_complete1 open lut.lin[5]-&gt;l_complete1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n119" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">open open 0 open 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n119</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n122" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open alm.data_in[3]-&gt;in_comp1 open alm.data_in[4]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n122" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[4]-&gt;l_complete1 open open lut.lin[5]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n122" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 open open 3 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n122</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n82" instance="alm[3]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[10]-&gt;LAB_datain LAB.data_in[44]-&gt;LAB_datain LAB.data_in[2]-&gt;LAB_datain LAB.data_in[21]-&gt;LAB_datain LAB.data_in[68]-&gt;LAB_datain LAB.data_in[5]-&gt;LAB_datain LAB.data_in[61]-&gt;LAB_datain LAB.data_in[18]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">open lut[0].lout[0]-&gt;lut0_out lut[1].lout[0]-&gt;lut1_out lut[0].lout[0]-&gt;lut0_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n82" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[6]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 open alm.data_in[5]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n82" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[1]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n82" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 4 3 2 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n82</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="G1885" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open open open open open alm.data_in[4]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="G1885" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[6]-&gt;l_complete1 open open lut.lin[5]-&gt;l_complete1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="G1885" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open open lut6.in[3]-&gt;direct:lut6 open open</port>
							<port_rotation_map name="in">1 open open 0 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">G1885</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n83" instance="alm[4]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[24]-&gt;LAB_datain LAB.data_in[50]-&gt;LAB_datain LAB.data_in[10]-&gt;LAB_datain LAB.data_in[33]-&gt;LAB_datain LAB.data_in[13]-&gt;LAB_datain LAB.data_in[68]-&gt;LAB_datain LAB.data_in[58]-&gt;LAB_datain open</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">open lut[0].lout[0]-&gt;lut0_out lut[1].lout[0]-&gt;lut1_out lut[0].lout[0]-&gt;lut0_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n83" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[4]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 open alm.data_in[6]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n83" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[1]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n83" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 1 2 0 5 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n83</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="G1886" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open alm.data_in[5]-&gt;in_comp1 open open open open alm.data_in[1]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="G1886" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open lut.lin[6]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="G1886" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open open</port>
							<port_rotation_map name="in">open open 1 0 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">G1886</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="G1906" instance="alm[5]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[68]-&gt;LAB_datain LAB.data_in[5]-&gt;LAB_datain alm[2].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[61]-&gt;LAB_datain LAB.data_in[56]-&gt;LAB_datain LAB.data_in[3]-&gt;LAB_datain LAB.data_in[72]-&gt;LAB_datain open</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">open lut[0].lout[0]-&gt;lut0_out lut[1].lout[0]-&gt;lut1_out open open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="G1906" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[6]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 open alm.data_in[0]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="G1906" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[1]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="G1906" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 4 1 2 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">G1906</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="G1894" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open open open open alm.data_in[4]-&gt;in_comp1 open alm.data_in[6]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="G1894" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open lut.lin[6]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="G1894" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 open open open</port>
							<port_rotation_map name="in">open 0 1 open open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">G1894</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n74" instance="alm[6]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[44]-&gt;LAB_datain LAB.data_in[26]-&gt;LAB_datain LAB.data_in[21]-&gt;LAB_datain alm[6].data_out[3]-&gt;LAB_alm_feedback LAB.data_in[52]-&gt;LAB_datain LAB.data_in[15]-&gt;LAB_datain LAB.data_in[18]-&gt;LAB_datain LAB.data_in[8]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">open lut[0].lout[0]-&gt;lut0_out lut[1].lout[0]-&gt;lut1_out lut[0].lout[0]-&gt;lut0_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n74" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">open alm.data_in[2]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n74" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[6]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n74" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 2 0 3 5 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n74</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n132" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open open open open open alm.data_in[4]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n132" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open lut.lin[5]-&gt;l_complete1 open open lut.lin[6]-&gt;l_complete1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n132" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 open open lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">open 1 open open 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n132</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n130" instance="alm[7]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[2]-&gt;LAB_datain alm[6].data_out[3]-&gt;LAB_alm_feedback LAB.data_in[15]-&gt;LAB_datain LAB.data_in[8]-&gt;LAB_datain LAB.data_in[26]-&gt;LAB_datain LAB.data_in[62]-&gt;LAB_datain open open</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[1].lout[0]-&gt;lut1_out open lut[0].lout[0]-&gt;lut0_out open open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n130" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[0]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 open open alm.data_in[1]-&gt;in_comp1 open open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n130" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open lut.lin[4]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n130" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open open</port>
							<port_rotation_map name="in">open 0 1 2 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n130</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n77" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open alm.data_in[2]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 open open open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n77" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open lut.lin[2]-&gt;l_complete1 open lut.lin[3]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n77" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">open 1 open 0 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n77</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n79" instance="alm[8]" mode="alm">
			<inputs>
				<port name="data_in">alm[0].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[22]-&gt;LAB_datain LAB.data_in[61]-&gt;LAB_datain LAB.data_in[34]-&gt;LAB_datain LAB.data_in[6]-&gt;LAB_datain LAB.data_in[62]-&gt;LAB_datain alm[0].data_out[3]-&gt;LAB_alm_feedback LAB.data_in[30]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[0].lout[0]-&gt;lut0_out open lut[1].lout[0]-&gt;lut1_out open open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n79" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">open open alm.data_in[1]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 open alm.data_in[4]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n79" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open lut.lin[4]-&gt;l_complete1 open lut.lin[2]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n79" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 0 open 1 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n79</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n117" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open open open alm.data_in[7]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n117" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[6]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 open open lut.lin[3]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n117" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 open open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 0 3 open open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n117</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="G1902" instance="alm[9]" mode="alm">
			<inputs>
				<port name="data_in">alm[2].data_out[3]-&gt;LAB_alm_feedback LAB.data_in[48]-&gt;LAB_datain LAB.data_in[64]-&gt;LAB_datain LAB.data_in[31]-&gt;LAB_datain LAB.data_in[11]-&gt;LAB_datain alm[3].data_out[3]-&gt;LAB_alm_feedback alm[2].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[14]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">open lut[0].lout[0]-&gt;lut0_out lut[1].lout[0]-&gt;lut1_out open open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="G1902" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[7]-&gt;in_comp1 open alm.data_in[2]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="G1902" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[2]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="G1902" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">0 3 4 1 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">G1902</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="G1901" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[5]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 open open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="G1901" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[0]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 open lut.lin[4]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="G1901" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 0 2 1 open 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">G1901</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
	</block>
	<block name="new_n67" instance="LAB[3]" mode="LAB">
		<inputs>
			<port name="data_in">open open open open open open open G29 new_n70 open G24 open new_n61 open G11 open new_n64 open open open G15 open open open G28 open G32 open new_n71 G30 G31 open G10 G23 open open open open open open open open open open open open open G27 G33 open new_n91 G17 open open new_n115 open open open new_n62 open open open new_n68 G19 open open G12 G13 G14 open G16 open open open new_n116 open open open open open</port>
			<port name="control_in">open open open open open open open</port>
			<port name="cin">open</port>
			<port name="sharein">open</port>
		</inputs>
		<outputs>
			<port name="data_out">open open alm[8].data_out[1]-&gt;LAB_dataout alm[0].data_out[5]-&gt;LAB_dataout alm[6].data_out[1]-&gt;LAB_dataout open alm[6].data_out[2]-&gt;LAB_dataout open open open open open open alm[8].data_out[5]-&gt;LAB_dataout alm[2].data_out[1]-&gt;LAB_dataout alm[1].data_out[1]-&gt;LAB_dataout alm[1].data_out[5]-&gt;LAB_dataout alm[7].data_out[2]-&gt;LAB_dataout alm[0].data_out[1]-&gt;LAB_dataout open open open open open open open open open open open open open open open open alm[2].data_out[5]-&gt;LAB_dataout alm[9].data_out[1]-&gt;LAB_dataout open open alm[9].data_out[2]-&gt;LAB_dataout</port>
			<port name="cout">open</port>
			<port name="shareout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open</port>
		</clocks>
		<block name="G1904" instance="alm[0]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[54]-&gt;LAB_datain LAB.data_in[24]-&gt;LAB_datain LAB.data_in[74]-&gt;LAB_datain LAB.data_in[30]-&gt;LAB_datain LAB.data_in[16]-&gt;LAB_datain LAB.data_in[58]-&gt;LAB_datain LAB.data_in[47]-&gt;LAB_datain open</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">open lut[0].lout[0]-&gt;lut0_out open open open lut[1].lout[0]-&gt;lut1_out</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="G1904" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">open alm.data_in[1]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="G1904" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[3]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="G1904" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">1 4 2 0 3 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">G1904</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="G1903" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open alm.data_in[6]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="G1903" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[3]-&gt;l_complete1 open lut.lin[5]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="G1903" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 open 4 0 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">G1903</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n120" instance="alm[1]" mode="alm">
			<inputs>
				<port name="data_in">open LAB.data_in[51]-&gt;LAB_datain LAB.data_in[12]-&gt;LAB_datain LAB.data_in[30]-&gt;LAB_datain LAB.data_in[10]-&gt;LAB_datain LAB.data_in[50]-&gt;LAB_datain LAB.data_in[70]-&gt;LAB_datain open</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">open lut[1].lout[0]-&gt;lut1_out open open open lut[0].lout[0]-&gt;lut0_out</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="G1890" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">open open open open alm.data_in[2]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="G1890" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open lut.lin[6]-&gt;l_complete1 open lut.lin[5]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="G1890" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open open 2 open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">G1890</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n120" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open open open alm.data_in[3]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 open alm.data_in[1]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n120" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open lut.lin[6]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n120" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open open open 2 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n120</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="G1897" instance="alm[2]" mode="alm">
			<inputs>
				<port name="data_in">open open open LAB.data_in[66]-&gt;LAB_datain LAB.data_in[62]-&gt;LAB_datain LAB.data_in[14]-&gt;LAB_datain LAB.data_in[12]-&gt;LAB_datain open</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">open lut[1].lout[0]-&gt;lut1_out open open open lut[0].lout[0]-&gt;lut0_out</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="G1896" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">open open open alm.data_in[4]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="G1896" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[5]-&gt;l_complete1 open open open lut.lin[3]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="G1896" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open open open lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 open open open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">G1896</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="G1897" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[6]-&gt;in_comp1 open open open alm.data_in[3]-&gt;in_comp1 open alm.data_in[4]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="G1897" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[4]-&gt;l_complete1 open open lut.lin[0]-&gt;l_complete1 open lut.lin[6]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="G1897" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open open lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 open open 0 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">G1897</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="open" instance="alm[3]" />
		<block name="open" instance="alm[4]" />
		<block name="open" instance="alm[5]" />
		<block name="new_n67" instance="alm[6]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[33]-&gt;LAB_datain LAB.data_in[10]-&gt;LAB_datain LAB.data_in[30]-&gt;LAB_datain LAB.data_in[29]-&gt;LAB_datain LAB.data_in[7]-&gt;LAB_datain LAB.data_in[26]-&gt;LAB_datain open LAB.data_in[48]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">open lut[0].lout[0]-&gt;lut0_out lut[1].lout[0]-&gt;lut1_out open open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n67" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[5]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 open alm.data_in[0]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n67" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[4]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n67" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 0 3 2 5 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n67</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n90" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[5]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 open alm.data_in[7]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n90" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[0]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n90" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 4 2 0 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n90</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n126" instance="alm[7]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[74]-&gt;LAB_datain LAB.data_in[33]-&gt;LAB_datain alm[7].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[30]-&gt;LAB_datain LAB.data_in[63]-&gt;LAB_datain LAB.data_in[28]-&gt;LAB_datain LAB.data_in[8]-&gt;LAB_datain LAB.data_in[54]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[0].lout[0]-&gt;lut0_out open lut[1].lout[0]-&gt;lut1_out open open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n126" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">open open open alm.data_in[1]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n126" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[5]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 open lut.lin[4]-&gt;l_complete1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n126" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 open lut6.in[3]-&gt;direct:lut6 open open</port>
							<port_rotation_map name="in">2 1 open 0 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n126</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="G1905" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[6]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 open open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="G1905" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[4]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 open lut.lin[1]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="G1905" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 3 1 open 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">G1905</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="G1889" instance="alm[8]" mode="alm">
			<inputs>
				<port name="data_in">open open LAB.data_in[20]-&gt;LAB_datain open open LAB.data_in[12]-&gt;LAB_datain LAB.data_in[32]-&gt;LAB_datain LAB.data_in[50]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">open lut[0].lout[0]-&gt;lut0_out open open open lut[1].lout[0]-&gt;lut1_out</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="G1889" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">open open alm.data_in[7]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 open open alm.data_in[2]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="G1889" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open lut.lin[6]-&gt;l_complete1 open lut.lin[3]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="G1889" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">open 2 open 0 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">G1889</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="G1888" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open open open open alm.data_in[5]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="G1888" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[4]-&gt;l_complete1 open lut.lin[5]-&gt;l_complete1 open open lut.lin[6]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="G1888" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 open open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 open 2 open open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">G1888</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="G1898" instance="alm[9]" mode="alm">
			<inputs>
				<port name="data_in">open open LAB.data_in[67]-&gt;LAB_datain open LAB.data_in[68]-&gt;LAB_datain LAB.data_in[62]-&gt;LAB_datain LAB.data_in[12]-&gt;LAB_datain open</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">open lut[0].lout[0]-&gt;lut0_out lut[1].lout[0]-&gt;lut1_out open open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="G1898" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">open open open alm.data_in[5]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="G1898" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[3]-&gt;l_complete1 open lut.lin[4]-&gt;l_complete1 open open lut.lin[5]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="G1898" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 open open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 open 0 open open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">G1898</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="G1899" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[5]-&gt;in_comp1 open open open alm.data_in[6]-&gt;in_comp1 open alm.data_in[4]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="G1899" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open lut.lin[0]-&gt;l_complete1 open lut.lin[6]-&gt;l_complete1 open lut.lin[4]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="G1899" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 open lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 1 open 2 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">G1899</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
	</block>
	<block name="out:G1884" instance="io[4]" mode="io">
		<inputs>
			<port name="core_in">G1884 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="out:G1884" instance="pad[0]" mode="outpad">
			<inputs>
				<port name="drive_off_chip">io.core_in[0]-&gt;drive_off_chip</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">open</port>
			</outputs>
			<clocks />
			<block name="out:G1884" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">pad.drive_off_chip[0]-&gt;outpad</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="out:G1885" instance="io[5]" mode="io">
		<inputs>
			<port name="core_in">G1885 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="out:G1885" instance="pad[0]" mode="outpad">
			<inputs>
				<port name="drive_off_chip">io.core_in[0]-&gt;drive_off_chip</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">open</port>
			</outputs>
			<clocks />
			<block name="out:G1885" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">pad.drive_off_chip[0]-&gt;outpad</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="out:G1886" instance="io[6]" mode="io">
		<inputs>
			<port name="core_in">G1886 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="out:G1886" instance="pad[0]" mode="outpad">
			<inputs>
				<port name="drive_off_chip">io.core_in[0]-&gt;drive_off_chip</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">open</port>
			</outputs>
			<clocks />
			<block name="out:G1886" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">pad.drive_off_chip[0]-&gt;outpad</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="out:G1887" instance="io[7]" mode="io">
		<inputs>
			<port name="core_in">G1887 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="out:G1887" instance="pad[0]" mode="outpad">
			<inputs>
				<port name="drive_off_chip">io.core_in[0]-&gt;drive_off_chip</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">open</port>
			</outputs>
			<clocks />
			<block name="out:G1887" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">pad.drive_off_chip[0]-&gt;outpad</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="out:G1891" instance="io[8]" mode="io">
		<inputs>
			<port name="core_in">G1891 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="out:G1891" instance="pad[0]" mode="outpad">
			<inputs>
				<port name="drive_off_chip">io.core_in[0]-&gt;drive_off_chip</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">open</port>
			</outputs>
			<clocks />
			<block name="out:G1891" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">pad.drive_off_chip[0]-&gt;outpad</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="out:G1892" instance="io[9]" mode="io">
		<inputs>
			<port name="core_in">G1892 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="out:G1892" instance="pad[0]" mode="outpad">
			<inputs>
				<port name="drive_off_chip">io.core_in[0]-&gt;drive_off_chip</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">open</port>
			</outputs>
			<clocks />
			<block name="out:G1892" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">pad.drive_off_chip[0]-&gt;outpad</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="out:G1893" instance="io[10]" mode="io">
		<inputs>
			<port name="core_in">G1893 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="out:G1893" instance="pad[0]" mode="outpad">
			<inputs>
				<port name="drive_off_chip">io.core_in[0]-&gt;drive_off_chip</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">open</port>
			</outputs>
			<clocks />
			<block name="out:G1893" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">pad.drive_off_chip[0]-&gt;outpad</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="out:G1894" instance="io[11]" mode="io">
		<inputs>
			<port name="core_in">G1894 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="out:G1894" instance="pad[0]" mode="outpad">
			<inputs>
				<port name="drive_off_chip">io.core_in[0]-&gt;drive_off_chip</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">open</port>
			</outputs>
			<clocks />
			<block name="out:G1894" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">pad.drive_off_chip[0]-&gt;outpad</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="out:G1900" instance="io[12]" mode="io">
		<inputs>
			<port name="core_in">G1900 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="out:G1900" instance="pad[0]" mode="outpad">
			<inputs>
				<port name="drive_off_chip">io.core_in[0]-&gt;drive_off_chip</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">open</port>
			</outputs>
			<clocks />
			<block name="out:G1900" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">pad.drive_off_chip[0]-&gt;outpad</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="out:G1901" instance="io[13]" mode="io">
		<inputs>
			<port name="core_in">G1901 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="out:G1901" instance="pad[0]" mode="outpad">
			<inputs>
				<port name="drive_off_chip">io.core_in[0]-&gt;drive_off_chip</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">open</port>
			</outputs>
			<clocks />
			<block name="out:G1901" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">pad.drive_off_chip[0]-&gt;outpad</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="out:G1902" instance="io[14]" mode="io">
		<inputs>
			<port name="core_in">G1902 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="out:G1902" instance="pad[0]" mode="outpad">
			<inputs>
				<port name="drive_off_chip">io.core_in[0]-&gt;drive_off_chip</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">open</port>
			</outputs>
			<clocks />
			<block name="out:G1902" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">pad.drive_off_chip[0]-&gt;outpad</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="out:G1903" instance="io[15]" mode="io">
		<inputs>
			<port name="core_in">G1903 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="out:G1903" instance="pad[0]" mode="outpad">
			<inputs>
				<port name="drive_off_chip">io.core_in[0]-&gt;drive_off_chip</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">open</port>
			</outputs>
			<clocks />
			<block name="out:G1903" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">pad.drive_off_chip[0]-&gt;outpad</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="out:G1904" instance="io[16]" mode="io">
		<inputs>
			<port name="core_in">G1904 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="out:G1904" instance="pad[0]" mode="outpad">
			<inputs>
				<port name="drive_off_chip">io.core_in[0]-&gt;drive_off_chip</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">open</port>
			</outputs>
			<clocks />
			<block name="out:G1904" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">pad.drive_off_chip[0]-&gt;outpad</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="out:G1905" instance="io[17]" mode="io">
		<inputs>
			<port name="core_in">G1905 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="out:G1905" instance="pad[0]" mode="outpad">
			<inputs>
				<port name="drive_off_chip">io.core_in[0]-&gt;drive_off_chip</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">open</port>
			</outputs>
			<clocks />
			<block name="out:G1905" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">pad.drive_off_chip[0]-&gt;outpad</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="out:G1906" instance="io[18]" mode="io">
		<inputs>
			<port name="core_in">G1906 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="out:G1906" instance="pad[0]" mode="outpad">
			<inputs>
				<port name="drive_off_chip">io.core_in[0]-&gt;drive_off_chip</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">open</port>
			</outputs>
			<clocks />
			<block name="out:G1906" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">pad.drive_off_chip[0]-&gt;outpad</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="out:G1907" instance="io[19]" mode="io">
		<inputs>
			<port name="core_in">G1907 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="out:G1907" instance="pad[0]" mode="outpad">
			<inputs>
				<port name="drive_off_chip">io.core_in[0]-&gt;drive_off_chip</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">open</port>
			</outputs>
			<clocks />
			<block name="out:G1907" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">pad.drive_off_chip[0]-&gt;outpad</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="out:G1908" instance="io[20]" mode="io">
		<inputs>
			<port name="core_in">G1908 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="out:G1908" instance="pad[0]" mode="outpad">
			<inputs>
				<port name="drive_off_chip">io.core_in[0]-&gt;drive_off_chip</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">open</port>
			</outputs>
			<clocks />
			<block name="out:G1908" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">pad.drive_off_chip[0]-&gt;outpad</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="out:G1899" instance="io[21]" mode="io">
		<inputs>
			<port name="core_in">G1899 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="out:G1899" instance="pad[0]" mode="outpad">
			<inputs>
				<port name="drive_off_chip">io.core_in[0]-&gt;drive_off_chip</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">open</port>
			</outputs>
			<clocks />
			<block name="out:G1899" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">pad.drive_off_chip[0]-&gt;outpad</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="out:G1898" instance="io[22]" mode="io">
		<inputs>
			<port name="core_in">G1898 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="out:G1898" instance="pad[0]" mode="outpad">
			<inputs>
				<port name="drive_off_chip">io.core_in[0]-&gt;drive_off_chip</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">open</port>
			</outputs>
			<clocks />
			<block name="out:G1898" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">pad.drive_off_chip[0]-&gt;outpad</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="out:G1888" instance="io[23]" mode="io">
		<inputs>
			<port name="core_in">G1888 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="out:G1888" instance="pad[0]" mode="outpad">
			<inputs>
				<port name="drive_off_chip">io.core_in[0]-&gt;drive_off_chip</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">open</port>
			</outputs>
			<clocks />
			<block name="out:G1888" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">pad.drive_off_chip[0]-&gt;outpad</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="out:G1889" instance="io[24]" mode="io">
		<inputs>
			<port name="core_in">G1889 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="out:G1889" instance="pad[0]" mode="outpad">
			<inputs>
				<port name="drive_off_chip">io.core_in[0]-&gt;drive_off_chip</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">open</port>
			</outputs>
			<clocks />
			<block name="out:G1889" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">pad.drive_off_chip[0]-&gt;outpad</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="out:G1890" instance="io[25]" mode="io">
		<inputs>
			<port name="core_in">G1890 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="out:G1890" instance="pad[0]" mode="outpad">
			<inputs>
				<port name="drive_off_chip">io.core_in[0]-&gt;drive_off_chip</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">open</port>
			</outputs>
			<clocks />
			<block name="out:G1890" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">pad.drive_off_chip[0]-&gt;outpad</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="out:G1895" instance="io[26]" mode="io">
		<inputs>
			<port name="core_in">G1895 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="out:G1895" instance="pad[0]" mode="outpad">
			<inputs>
				<port name="drive_off_chip">io.core_in[0]-&gt;drive_off_chip</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">open</port>
			</outputs>
			<clocks />
			<block name="out:G1895" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">pad.drive_off_chip[0]-&gt;outpad</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="out:G1896" instance="io[27]" mode="io">
		<inputs>
			<port name="core_in">G1896 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="out:G1896" instance="pad[0]" mode="outpad">
			<inputs>
				<port name="drive_off_chip">io.core_in[0]-&gt;drive_off_chip</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">open</port>
			</outputs>
			<clocks />
			<block name="out:G1896" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">pad.drive_off_chip[0]-&gt;outpad</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="out:G1897" instance="io[28]" mode="io">
		<inputs>
			<port name="core_in">G1897 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="out:G1897" instance="pad[0]" mode="outpad">
			<inputs>
				<port name="drive_off_chip">io.core_in[0]-&gt;drive_off_chip</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">open</port>
			</outputs>
			<clocks />
			<block name="out:G1897" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">pad.drive_off_chip[0]-&gt;outpad</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="G23" instance="io[29]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="G23" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="G23" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">G23</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="G24" instance="io[30]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="G24" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="G24" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">G24</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="G33" instance="io[31]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="G33" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="G33" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">G33</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="G31" instance="io[32]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="G31" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="G31" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">G31</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="G30" instance="io[33]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="G30" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="G30" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">G30</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="G32" instance="io[34]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="G32" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="G32" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">G32</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="G8" instance="io[35]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="G8" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="G8" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">G8</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="G6" instance="io[36]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="G6" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="G6" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">G6</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="G3" instance="io[37]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="G3" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="G3" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">G3</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="G15" instance="io[38]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="G15" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="G15" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">G15</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="G10" instance="io[39]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="G10" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="G10" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">G10</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="G12" instance="io[40]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="G12" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="G12" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">G12</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="G19" instance="io[41]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="G19" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="G19" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">G19</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="G28" instance="io[42]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="G28" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="G28" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">G28</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="G9" instance="io[43]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="G9" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="G9" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">G9</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="G14" instance="io[44]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="G14" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="G14" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">G14</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="G16" instance="io[45]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="G16" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="G16" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">G16</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="G18" instance="io[46]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="G18" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="G18" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">G18</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="G11" instance="io[47]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="G11" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="G11" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">G11</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="G5" instance="io[48]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="G5" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="G5" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">G5</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="G2" instance="io[49]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="G2" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="G2" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">G2</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="G27" instance="io[50]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="G27" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="G27" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">G27</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="G7" instance="io[51]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="G7" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="G7" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">G7</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="G4" instance="io[52]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="G4" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="G4" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">G4</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="G20" instance="io[53]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="G20" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="G20" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">G20</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="G13" instance="io[54]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="G13" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="G13" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">G13</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="G1" instance="io[55]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="G1" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="G1" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">G1</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="G17" instance="io[56]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="G17" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="G17" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">G17</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="G26" instance="io[57]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="G26" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="G26" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">G26</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="G22" instance="io[58]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="G22" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="G22" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">G22</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="G25" instance="io[59]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="G25" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="G25" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">G25</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="G21" instance="io[60]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="G21" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="G21" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">G21</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="G29" instance="io[61]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="G29" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="G29" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">G29</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
</block>
