
*** Running vivado
    with args -log TEST_PATTERN_TO_AXIS_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source TEST_PATTERN_TO_AXIS_wrapper.tcl -notrace



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Mon Aug 18 15:46:59 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source TEST_PATTERN_TO_AXIS_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/ONECHANNEL/ONECHANNEL.cache/ip 
Command: link_design -top TEST_PATTERN_TO_AXIS_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/ONECHANNEL/ONECHANNEL.gen/sources_1/bd/TEST_PATTERN_TO_AXIS/ip/TEST_PATTERN_TO_AXIS_LED_wrapper_0_1/TEST_PATTERN_TO_AXIS_LED_wrapper_0_1.dcp' for cell 'TEST_PATTERN_TO_AXIS_i/FRAME_LED_COUNTER'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/ONECHANNEL/ONECHANNEL.gen/sources_1/bd/TEST_PATTERN_TO_AXIS/ip/TEST_PATTERN_TO_AXIS_LVDS_to_AXIS_0_0/TEST_PATTERN_TO_AXIS_LVDS_to_AXIS_0_0.dcp' for cell 'TEST_PATTERN_TO_AXIS_i/LVDS_to_AXIS_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/ONECHANNEL/ONECHANNEL.gen/sources_1/bd/TEST_PATTERN_TO_AXIS/ip/TEST_PATTERN_TO_AXIS_LED_wrapper_0_0/TEST_PATTERN_TO_AXIS_LED_wrapper_0_0.dcp' for cell 'TEST_PATTERN_TO_AXIS_i/L_CLK_IN_LED_COUNTER'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/ONECHANNEL/ONECHANNEL.gen/sources_1/bd/TEST_PATTERN_TO_AXIS/ip/TEST_PATTERN_TO_AXIS_LED_wrapper_1_0/TEST_PATTERN_TO_AXIS_LED_wrapper_1_0.dcp' for cell 'TEST_PATTERN_TO_AXIS_i/SDO_LED_COUNTER'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/ONECHANNEL/ONECHANNEL.gen/sources_1/bd/TEST_PATTERN_TO_AXIS/ip/TEST_PATTERN_TO_AXIS_clk_wiz_0/TEST_PATTERN_TO_AXIS_clk_wiz_0.dcp' for cell 'TEST_PATTERN_TO_AXIS_i/clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/ONECHANNEL/ONECHANNEL.gen/sources_1/bd/TEST_PATTERN_TO_AXIS/ip/TEST_PATTERN_TO_AXIS_clk_wiz_0_0/TEST_PATTERN_TO_AXIS_clk_wiz_0_0.dcp' for cell 'TEST_PATTERN_TO_AXIS_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/ONECHANNEL/ONECHANNEL.gen/sources_1/bd/TEST_PATTERN_TO_AXIS/ip/TEST_PATTERN_TO_AXIS_ila_0_0/TEST_PATTERN_TO_AXIS_ila_0_0.dcp' for cell 'TEST_PATTERN_TO_AXIS_i/ila_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/ONECHANNEL/ONECHANNEL.gen/sources_1/bd/TEST_PATTERN_TO_AXIS/ip/TEST_PATTERN_TO_AXIS_ila_2_0/TEST_PATTERN_TO_AXIS_ila_2_0.dcp' for cell 'TEST_PATTERN_TO_AXIS_i/ila_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/ONECHANNEL/ONECHANNEL.gen/sources_1/bd/TEST_PATTERN_TO_AXIS/ip/TEST_PATTERN_TO_AXIS_spi_top_0_0/TEST_PATTERN_TO_AXIS_spi_top_0_0.dcp' for cell 'TEST_PATTERN_TO_AXIS_i/spi_top_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/ONECHANNEL/ONECHANNEL.gen/sources_1/bd/LED/ip/LED_c_counter_binary_0_0/LED_c_counter_binary_0_0.dcp' for cell 'TEST_PATTERN_TO_AXIS_i/FRAME_LED_COUNTER/inst/LED_i/c_counter_binary_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/ONECHANNEL/ONECHANNEL.gen/sources_1/bd/LED/ip/LED_c_counter_binary_0_0/LED_c_counter_binary_0_0.dcp' for cell 'TEST_PATTERN_TO_AXIS_i/L_CLK_IN_LED_COUNTER/inst/LED_i/c_counter_binary_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/ONECHANNEL/ONECHANNEL.gen/sources_1/bd/LED/ip/LED_c_counter_binary_0_0/LED_c_counter_binary_0_0.dcp' for cell 'TEST_PATTERN_TO_AXIS_i/SDO_LED_COUNTER/inst/LED_i/c_counter_binary_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.148 . Memory (MB): peak = 777.684 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 454 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, TEST_PATTERN_TO_AXIS_i/LVDS_to_AXIS_0/inst/clk_wiz_0/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, TEST_PATTERN_TO_AXIS_i/clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, TEST_PATTERN_TO_AXIS_i/clk_wiz_0/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'TEST_PATTERN_TO_AXIS_i/LVDS_to_AXIS_0/clk' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'TEST_PATTERN_TO_AXIS_i/LVDS_to_AXIS_0/frame_se' is not directly connected to top level port. 'DIFF_TERM' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'TEST_PATTERN_TO_AXIS_i/LVDS_to_AXIS_0/frame_se' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'TEST_PATTERN_TO_AXIS_i/LVDS_to_AXIS_0/frame_se' is not directly connected to top level port. 'IOSTANDARD' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'TEST_PATTERN_TO_AXIS_i/LVDS_to_AXIS_0/lclk_se' is not directly connected to top level port. 'DIFF_TERM' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'TEST_PATTERN_TO_AXIS_i/LVDS_to_AXIS_0/lclk_se' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'TEST_PATTERN_TO_AXIS_i/LVDS_to_AXIS_0/lclk_se' is not directly connected to top level port. 'IOSTANDARD' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'TEST_PATTERN_TO_AXIS_i/LVDS_to_AXIS_0/sdo_se' is not directly connected to top level port. 'DIFF_TERM' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'TEST_PATTERN_TO_AXIS_i/LVDS_to_AXIS_0/sdo_se' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'TEST_PATTERN_TO_AXIS_i/LVDS_to_AXIS_0/sdo_se' is not directly connected to top level port. 'IOSTANDARD' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'TEST_PATTERN_TO_AXIS_i/clk_wiz/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'TEST_PATTERN_TO_AXIS_i/clk_wiz_0/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
INFO: [Chipscope 16-324] Core: TEST_PATTERN_TO_AXIS_i/LVDS_to_AXIS_0/inst/ila_0 UUID: 0bd22605-4037-50d1-9131-b439192c7cb9 
INFO: [Chipscope 16-324] Core: TEST_PATTERN_TO_AXIS_i/LVDS_to_AXIS_0/inst/ila_1 UUID: c4056311-4eb4-59f5-88a0-6f077cb6c0e3 
INFO: [Chipscope 16-324] Core: TEST_PATTERN_TO_AXIS_i/ila_0 UUID: 8ce6b33a-4b88-586f-ac3c-0aeb22866f22 
INFO: [Chipscope 16-324] Core: TEST_PATTERN_TO_AXIS_i/ila_2 UUID: 96a7fbc1-5e5f-5cce-a31a-332957e355c2 
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/ONECHANNEL/ONECHANNEL.gen/sources_1/bd/TEST_PATTERN_TO_AXIS/ip/TEST_PATTERN_TO_AXIS_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'TEST_PATTERN_TO_AXIS_i/ila_0/inst'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/ONECHANNEL/ONECHANNEL.gen/sources_1/bd/TEST_PATTERN_TO_AXIS/ip/TEST_PATTERN_TO_AXIS_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'TEST_PATTERN_TO_AXIS_i/ila_0/inst'
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/ONECHANNEL/ONECHANNEL.gen/sources_1/bd/TEST_PATTERN_TO_AXIS/ip/TEST_PATTERN_TO_AXIS_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'TEST_PATTERN_TO_AXIS_i/ila_0/inst'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/ONECHANNEL/ONECHANNEL.gen/sources_1/bd/TEST_PATTERN_TO_AXIS/ip/TEST_PATTERN_TO_AXIS_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'TEST_PATTERN_TO_AXIS_i/ila_0/inst'
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/ONECHANNEL/ONECHANNEL.gen/sources_1/bd/TEST_PATTERN_TO_AXIS/ip/TEST_PATTERN_TO_AXIS_ila_2_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'TEST_PATTERN_TO_AXIS_i/ila_2/inst'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/ONECHANNEL/ONECHANNEL.gen/sources_1/bd/TEST_PATTERN_TO_AXIS/ip/TEST_PATTERN_TO_AXIS_ila_2_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'TEST_PATTERN_TO_AXIS_i/ila_2/inst'
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/ONECHANNEL/ONECHANNEL.gen/sources_1/bd/TEST_PATTERN_TO_AXIS/ip/TEST_PATTERN_TO_AXIS_ila_2_0/ila_v6_2/constraints/ila.xdc] for cell 'TEST_PATTERN_TO_AXIS_i/ila_2/inst'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/ONECHANNEL/ONECHANNEL.gen/sources_1/bd/TEST_PATTERN_TO_AXIS/ip/TEST_PATTERN_TO_AXIS_ila_2_0/ila_v6_2/constraints/ila.xdc] for cell 'TEST_PATTERN_TO_AXIS_i/ila_2/inst'
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/ONECHANNEL/ONECHANNEL.gen/sources_1/bd/TEST_PATTERN_TO_AXIS/ip/TEST_PATTERN_TO_AXIS_clk_wiz_0/TEST_PATTERN_TO_AXIS_clk_wiz_0_board.xdc] for cell 'TEST_PATTERN_TO_AXIS_i/clk_wiz/inst'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/ONECHANNEL/ONECHANNEL.gen/sources_1/bd/TEST_PATTERN_TO_AXIS/ip/TEST_PATTERN_TO_AXIS_clk_wiz_0/TEST_PATTERN_TO_AXIS_clk_wiz_0_board.xdc] for cell 'TEST_PATTERN_TO_AXIS_i/clk_wiz/inst'
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/ONECHANNEL/ONECHANNEL.gen/sources_1/bd/TEST_PATTERN_TO_AXIS/ip/TEST_PATTERN_TO_AXIS_clk_wiz_0/TEST_PATTERN_TO_AXIS_clk_wiz_0.xdc] for cell 'TEST_PATTERN_TO_AXIS_i/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/ONECHANNEL/ONECHANNEL.gen/sources_1/bd/TEST_PATTERN_TO_AXIS/ip/TEST_PATTERN_TO_AXIS_clk_wiz_0/TEST_PATTERN_TO_AXIS_clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/ONECHANNEL/ONECHANNEL.gen/sources_1/bd/TEST_PATTERN_TO_AXIS/ip/TEST_PATTERN_TO_AXIS_clk_wiz_0/TEST_PATTERN_TO_AXIS_clk_wiz_0.xdc:54]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1489.414 ; gain = 579.020
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/ONECHANNEL/ONECHANNEL.gen/sources_1/bd/TEST_PATTERN_TO_AXIS/ip/TEST_PATTERN_TO_AXIS_clk_wiz_0/TEST_PATTERN_TO_AXIS_clk_wiz_0.xdc] for cell 'TEST_PATTERN_TO_AXIS_i/clk_wiz/inst'
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/ONECHANNEL/ONECHANNEL.gen/sources_1/bd/TEST_PATTERN_TO_AXIS/ip/TEST_PATTERN_TO_AXIS_LVDS_to_AXIS_0_0/src/LVDS_to_AXIS_ila_1_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'TEST_PATTERN_TO_AXIS_i/LVDS_to_AXIS_0/inst/ila_1/inst'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/ONECHANNEL/ONECHANNEL.gen/sources_1/bd/TEST_PATTERN_TO_AXIS/ip/TEST_PATTERN_TO_AXIS_LVDS_to_AXIS_0_0/src/LVDS_to_AXIS_ila_1_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'TEST_PATTERN_TO_AXIS_i/LVDS_to_AXIS_0/inst/ila_1/inst'
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/ONECHANNEL/ONECHANNEL.gen/sources_1/bd/TEST_PATTERN_TO_AXIS/ip/TEST_PATTERN_TO_AXIS_LVDS_to_AXIS_0_0/src/LVDS_to_AXIS_ila_1_0/ila_v6_2/constraints/ila.xdc] for cell 'TEST_PATTERN_TO_AXIS_i/LVDS_to_AXIS_0/inst/ila_1/inst'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/ONECHANNEL/ONECHANNEL.gen/sources_1/bd/TEST_PATTERN_TO_AXIS/ip/TEST_PATTERN_TO_AXIS_LVDS_to_AXIS_0_0/src/LVDS_to_AXIS_ila_1_0/ila_v6_2/constraints/ila.xdc] for cell 'TEST_PATTERN_TO_AXIS_i/LVDS_to_AXIS_0/inst/ila_1/inst'
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/ONECHANNEL/ONECHANNEL.gen/sources_1/bd/TEST_PATTERN_TO_AXIS/ip/TEST_PATTERN_TO_AXIS_LVDS_to_AXIS_0_0/src/LVDS_to_AXIS_clk_wiz_0_0/LVDS_to_AXIS_clk_wiz_0_0_board.xdc] for cell 'TEST_PATTERN_TO_AXIS_i/LVDS_to_AXIS_0/inst/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/ONECHANNEL/ONECHANNEL.gen/sources_1/bd/TEST_PATTERN_TO_AXIS/ip/TEST_PATTERN_TO_AXIS_LVDS_to_AXIS_0_0/src/LVDS_to_AXIS_clk_wiz_0_0/LVDS_to_AXIS_clk_wiz_0_0_board.xdc] for cell 'TEST_PATTERN_TO_AXIS_i/LVDS_to_AXIS_0/inst/clk_wiz_0/inst'
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/ONECHANNEL/ONECHANNEL.gen/sources_1/bd/TEST_PATTERN_TO_AXIS/ip/TEST_PATTERN_TO_AXIS_LVDS_to_AXIS_0_0/src/LVDS_to_AXIS_clk_wiz_0_0/LVDS_to_AXIS_clk_wiz_0_0.xdc] for cell 'TEST_PATTERN_TO_AXIS_i/LVDS_to_AXIS_0/inst/clk_wiz_0/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/ONECHANNEL/ONECHANNEL.gen/sources_1/bd/TEST_PATTERN_TO_AXIS/ip/TEST_PATTERN_TO_AXIS_LVDS_to_AXIS_0_0/src/LVDS_to_AXIS_clk_wiz_0_0/LVDS_to_AXIS_clk_wiz_0_0.xdc:54]
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/ONECHANNEL/ONECHANNEL.gen/sources_1/bd/TEST_PATTERN_TO_AXIS/ip/TEST_PATTERN_TO_AXIS_LVDS_to_AXIS_0_0/src/LVDS_to_AXIS_clk_wiz_0_0/LVDS_to_AXIS_clk_wiz_0_0.xdc] for cell 'TEST_PATTERN_TO_AXIS_i/LVDS_to_AXIS_0/inst/clk_wiz_0/inst'
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/ONECHANNEL/ONECHANNEL.gen/sources_1/bd/TEST_PATTERN_TO_AXIS/ip/TEST_PATTERN_TO_AXIS_LVDS_to_AXIS_0_0/src/LVDS_to_AXIS_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'TEST_PATTERN_TO_AXIS_i/LVDS_to_AXIS_0/inst/ila_0/inst'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/ONECHANNEL/ONECHANNEL.gen/sources_1/bd/TEST_PATTERN_TO_AXIS/ip/TEST_PATTERN_TO_AXIS_LVDS_to_AXIS_0_0/src/LVDS_to_AXIS_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'TEST_PATTERN_TO_AXIS_i/LVDS_to_AXIS_0/inst/ila_0/inst'
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/ONECHANNEL/ONECHANNEL.gen/sources_1/bd/TEST_PATTERN_TO_AXIS/ip/TEST_PATTERN_TO_AXIS_LVDS_to_AXIS_0_0/src/LVDS_to_AXIS_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'TEST_PATTERN_TO_AXIS_i/LVDS_to_AXIS_0/inst/ila_0/inst'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/ONECHANNEL/ONECHANNEL.gen/sources_1/bd/TEST_PATTERN_TO_AXIS/ip/TEST_PATTERN_TO_AXIS_LVDS_to_AXIS_0_0/src/LVDS_to_AXIS_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'TEST_PATTERN_TO_AXIS_i/LVDS_to_AXIS_0/inst/ila_0/inst'
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/ONECHANNEL/ONECHANNEL.gen/sources_1/bd/TEST_PATTERN_TO_AXIS/ip/TEST_PATTERN_TO_AXIS_clk_wiz_0_0/TEST_PATTERN_TO_AXIS_clk_wiz_0_0_board.xdc] for cell 'TEST_PATTERN_TO_AXIS_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/ONECHANNEL/ONECHANNEL.gen/sources_1/bd/TEST_PATTERN_TO_AXIS/ip/TEST_PATTERN_TO_AXIS_clk_wiz_0_0/TEST_PATTERN_TO_AXIS_clk_wiz_0_0_board.xdc] for cell 'TEST_PATTERN_TO_AXIS_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/ONECHANNEL/ONECHANNEL.gen/sources_1/bd/TEST_PATTERN_TO_AXIS/ip/TEST_PATTERN_TO_AXIS_clk_wiz_0_0/TEST_PATTERN_TO_AXIS_clk_wiz_0_0.xdc] for cell 'TEST_PATTERN_TO_AXIS_i/clk_wiz_0/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/ONECHANNEL/ONECHANNEL.gen/sources_1/bd/TEST_PATTERN_TO_AXIS/ip/TEST_PATTERN_TO_AXIS_clk_wiz_0_0/TEST_PATTERN_TO_AXIS_clk_wiz_0_0.xdc:54]
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/ONECHANNEL/ONECHANNEL.gen/sources_1/bd/TEST_PATTERN_TO_AXIS/ip/TEST_PATTERN_TO_AXIS_clk_wiz_0_0/TEST_PATTERN_TO_AXIS_clk_wiz_0_0.xdc] for cell 'TEST_PATTERN_TO_AXIS_i/clk_wiz_0/inst'
Parsing XDC File [C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/ONECHANNEL/ONECHANNEL.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'spi_miso'. [C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/ONECHANNEL/ONECHANNEL.srcs/constrs_1/new/constraints.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/ONECHANNEL/ONECHANNEL.srcs/constrs_1/new/constraints.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spi_interrupt_n'. [C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/ONECHANNEL/ONECHANNEL.srcs/constrs_1/new/constraints.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/ONECHANNEL/ONECHANNEL.srcs/constrs_1/new/constraints.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/ONECHANNEL/ONECHANNEL.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-1714] 2 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 8 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1489.414 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 276 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 276 instances

32 Infos, 18 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1489.414 ; gain = 1022.824
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1489.414 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 17b038ce8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.556 . Memory (MB): peak = 1489.414 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 6cef6986b4833c37.
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1894.945 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1894.945 ; gain = 0.000
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 1e166f705

Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 1894.945 ; gain = 22.293
Phase 1.1 Core Generation And Design Setup | Checksum: 1e166f705

Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 1894.945 ; gain = 22.293

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1e166f705

Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 1894.945 ; gain = 22.293
Phase 1 Initialization | Checksum: 1e166f705

Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 1894.945 ; gain = 22.293

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1e166f705

Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 1894.945 ; gain = 22.293

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1e166f705

Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 1894.945 ; gain = 22.293
Phase 2 Timer Update And Timing Data Collection | Checksum: 1e166f705

Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 1894.945 ; gain = 22.293

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 4 inverters resulting in an inversion of 44 pins
INFO: [Opt 31-138] Pushed 4 inverter(s) to 4 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1845bc642

Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 1894.945 ; gain = 22.293
Retarget | Checksum: 1845bc642
INFO: [Opt 31-389] Phase Retarget created 19 cells and removed 43 cells
INFO: [Opt 31-1021] In phase Retarget, 125 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 225650681

Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 1894.945 ; gain = 22.293
Constant propagation | Checksum: 225650681
INFO: [Opt 31-389] Phase Constant propagation created 17 cells and removed 113 cells
INFO: [Opt 31-1021] In phase Constant propagation, 58 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1894.945 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1894.945 ; gain = 0.000
Phase 5 Sweep | Checksum: 1a615aa16

Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 1894.945 ; gain = 22.293
Sweep | Checksum: 1a615aa16
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 290 cells
INFO: [Opt 31-1021] In phase Sweep, 2066 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG clk_IBUF_BUFG_inst to drive 6515 load(s) on clock net clk_IBUF_BUFG
INFO: [Opt 31-194] Inserted BUFG TEST_PATTERN_TO_AXIS_i/LVDS_to_AXIS_0/inst/l_clk_in/inst/single_ended_output_BUFG_inst to drive 110 load(s) on clock net TEST_PATTERN_TO_AXIS_i/LVDS_to_AXIS_0/inst/l_clk_in/inst/single_ended_output_BUFG
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 20d8c1fa9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 1894.945 ; gain = 22.293
BUFG optimization | Checksum: 20d8c1fa9
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 20d8c1fa9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 1894.945 ; gain = 22.293
Shift Register Optimization | Checksum: 20d8c1fa9
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 20d8c1fa9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 1894.945 ; gain = 22.293
Post Processing Netlist | Checksum: 20d8c1fa9
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 66 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 247313347

Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 1894.945 ; gain = 22.293

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1894.945 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 247313347

Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 1894.945 ; gain = 22.293
Phase 9 Finalization | Checksum: 247313347

Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 1894.945 ; gain = 22.293
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              19  |              43  |                                            125  |
|  Constant propagation         |              17  |             113  |                                             58  |
|  Sweep                        |               0  |             290  |                                           2066  |
|  BUFG optimization            |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             66  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 247313347

Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 1894.945 ; gain = 22.293

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 9 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 9 newly gated: 1 Total Ports: 18
Ending PowerOpt Patch Enables Task | Checksum: 1d77c0622

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 2040.848 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1d77c0622

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2040.848 ; gain = 145.902

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1d77c0622

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2040.848 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2040.848 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1f23ae523

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2040.848 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 18 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:34 . Memory (MB): peak = 2040.848 ; gain = 551.434
INFO: [Vivado 12-24828] Executing command : report_drc -file TEST_PATTERN_TO_AXIS_wrapper_drc_opted.rpt -pb TEST_PATTERN_TO_AXIS_wrapper_drc_opted.pb -rpx TEST_PATTERN_TO_AXIS_wrapper_drc_opted.rpx
Command: report_drc -file TEST_PATTERN_TO_AXIS_wrapper_drc_opted.rpt -pb TEST_PATTERN_TO_AXIS_wrapper_drc_opted.pb -rpx TEST_PATTERN_TO_AXIS_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/ONECHANNEL/ONECHANNEL.runs/impl_1/TEST_PATTERN_TO_AXIS_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2040.848 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2040.848 ; gain = 0.000
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2040.848 ; gain = 0.000
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 2040.848 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2040.848 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2040.848 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 2040.848 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/ONECHANNEL/ONECHANNEL.runs/impl_1/TEST_PATTERN_TO_AXIS_wrapper_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 9 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2040.848 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 160cb91cd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2040.848 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2040.848 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1db35e91a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.929 . Memory (MB): peak = 2040.848 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2cf85a967

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2040.848 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2cf85a967

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2040.848 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 2cf85a967

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2040.848 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 261386e9e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2040.848 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2056d8c5a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2040.848 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2056d8c5a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2040.848 ; gain = 0.000

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 18085d43a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2040.848 ; gain = 0.000

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1bb922f48

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2040.848 ; gain = 0.000

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 248 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 111 nets or LUTs. Breaked 0 LUT, combined 111 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2040.848 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            111  |                   111  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            111  |                   111  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 161242cd3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2040.848 ; gain = 0.000
Phase 2.5 Global Place Phase2 | Checksum: 1e6c96cfe

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2040.848 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1e6c96cfe

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2040.848 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c147cdb3

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2040.848 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 222548101

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2040.848 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 17a258b0f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2040.848 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 190655eee

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2040.848 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 17b685017

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 2040.848 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1f9e23cf4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 2040.848 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1bb74731d

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 2040.848 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 19671af88

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 2040.848 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 19671af88

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 2040.848 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 20f40333d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.146 | TNS=-1.224 |
Phase 1 Physical Synthesis Initialization | Checksum: 204773b5f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.566 . Memory (MB): peak = 2040.848 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 228959ca9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.632 . Memory (MB): peak = 2040.848 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 20f40333d

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 2040.848 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.385. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1a751f355

Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 2040.848 ; gain = 0.000

Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 2040.848 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1a751f355

Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 2040.848 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a751f355

Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 2040.848 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1a751f355

Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 2040.848 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1a751f355

Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 2040.848 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2040.848 ; gain = 0.000

Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 2040.848 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16092c5f4

Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 2040.848 ; gain = 0.000
Ending Placer Task | Checksum: 15b3a6865

Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 2040.848 ; gain = 0.000
117 Infos, 18 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 2040.848 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file TEST_PATTERN_TO_AXIS_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.116 . Memory (MB): peak = 2040.848 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file TEST_PATTERN_TO_AXIS_wrapper_utilization_placed.rpt -pb TEST_PATTERN_TO_AXIS_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file TEST_PATTERN_TO_AXIS_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 2040.848 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 2040.848 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2040.848 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2040.848 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 2040.848 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2040.848 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2040.848 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2040.848 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/ONECHANNEL/ONECHANNEL.runs/impl_1/TEST_PATTERN_TO_AXIS_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2040.848 ; gain = 0.000
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.385 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
128 Infos, 18 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 2040.848 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2040.848 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2040.848 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 2040.848 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2040.848 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2040.848 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2040.848 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/ONECHANNEL/ONECHANNEL.runs/impl_1/TEST_PATTERN_TO_AXIS_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 911224b7 ConstDB: 0 ShapeSum: b42ed0be RouteDB: 15f972f0
Post Restoration Checksum: NetGraph: 6c6491c9 | NumContArr: 17207d08 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 208d7040b

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 2137.914 ; gain = 97.066

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 208d7040b

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 2137.914 ; gain = 97.066

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 208d7040b

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 2137.914 ; gain = 97.066
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 26284a340

Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 2181.586 ; gain = 140.738
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.297  | TNS=0.000  | WHS=-1.377 | THS=-255.455|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 2237bf5f5

Time (s): cpu = 00:00:44 ; elapsed = 00:00:37 . Memory (MB): peak = 2181.586 ; gain = 140.738
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.297  | TNS=0.000  | WHS=-3.361 | THS=-17.868|

Phase 2.4 Update Timing for Bus Skew | Checksum: 21231cd81

Time (s): cpu = 00:00:44 ; elapsed = 00:00:37 . Memory (MB): peak = 2181.586 ; gain = 140.738

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00626489 %
  Global Horizontal Routing Utilization  = 0.00532454 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 9513
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 9510
  Number of Partially Routed Nets     = 3
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2bfdd9268

Time (s): cpu = 00:00:45 ; elapsed = 00:00:37 . Memory (MB): peak = 2181.586 ; gain = 140.738

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2bfdd9268

Time (s): cpu = 00:00:45 ; elapsed = 00:00:37 . Memory (MB): peak = 2181.586 ; gain = 140.738

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1a40705bf

Time (s): cpu = 00:00:47 ; elapsed = 00:00:39 . Memory (MB): peak = 2181.586 ; gain = 140.738
Phase 4 Initial Routing | Checksum: 1a40705bf

Time (s): cpu = 00:00:47 ; elapsed = 00:00:39 . Memory (MB): peak = 2181.586 ; gain = 140.738

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 594
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.194  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 24e825c16

Time (s): cpu = 00:00:53 ; elapsed = 00:00:43 . Memory (MB): peak = 2181.586 ; gain = 140.738

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.174  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 23990fae1

Time (s): cpu = 00:00:53 ; elapsed = 00:00:43 . Memory (MB): peak = 2181.586 ; gain = 140.738
Phase 5 Rip-up And Reroute | Checksum: 23990fae1

Time (s): cpu = 00:00:53 ; elapsed = 00:00:43 . Memory (MB): peak = 2181.586 ; gain = 140.738

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 23990fae1

Time (s): cpu = 00:00:53 ; elapsed = 00:00:43 . Memory (MB): peak = 2181.586 ; gain = 140.738

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 23990fae1

Time (s): cpu = 00:00:53 ; elapsed = 00:00:43 . Memory (MB): peak = 2181.586 ; gain = 140.738
Phase 6 Delay and Skew Optimization | Checksum: 23990fae1

Time (s): cpu = 00:00:53 ; elapsed = 00:00:43 . Memory (MB): peak = 2181.586 ; gain = 140.738

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.306  | TNS=0.000  | WHS=-0.605 | THS=-1.512 |


Phase 7.1.1 Lut RouteThru Assignment for hold
Phase 7.1.1 Lut RouteThru Assignment for hold | Checksum: 314d67387

Time (s): cpu = 00:00:54 ; elapsed = 00:00:44 . Memory (MB): peak = 2181.586 ; gain = 140.738
Phase 7.1 Hold Fix Iter | Checksum: 314d67387

Time (s): cpu = 00:00:54 ; elapsed = 00:00:44 . Memory (MB): peak = 2181.586 ; gain = 140.738

Phase 7.2 Non Free Resource Hold Fix Iter
Phase 7.2 Non Free Resource Hold Fix Iter | Checksum: 29c1af142

Time (s): cpu = 00:00:54 ; elapsed = 00:00:44 . Memory (MB): peak = 2181.586 ; gain = 140.738
Phase 7 Post Hold Fix | Checksum: 29c1af142

Time (s): cpu = 00:00:54 ; elapsed = 00:00:44 . Memory (MB): peak = 2181.586 ; gain = 140.738

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.31123 %
  Global Horizontal Routing Utilization  = 1.7271 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 29c1af142

Time (s): cpu = 00:00:55 ; elapsed = 00:00:44 . Memory (MB): peak = 2181.586 ; gain = 140.738

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 29c1af142

Time (s): cpu = 00:00:55 ; elapsed = 00:00:44 . Memory (MB): peak = 2181.586 ; gain = 140.738

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2d2da1d73

Time (s): cpu = 00:00:55 ; elapsed = 00:00:45 . Memory (MB): peak = 2181.586 ; gain = 140.738

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2d2da1d73

Time (s): cpu = 00:00:56 ; elapsed = 00:00:45 . Memory (MB): peak = 2181.586 ; gain = 140.738

Phase 12 Post Router Timing

Phase 12.1 Update Timing
Phase 12.1 Update Timing | Checksum: 2d2da1d73

Time (s): cpu = 00:00:57 ; elapsed = 00:00:45 . Memory (MB): peak = 2181.586 ; gain = 140.738
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.306  | TNS=0.000  | WHS=0.052  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 2d2da1d73

Time (s): cpu = 00:00:57 ; elapsed = 00:00:45 . Memory (MB): peak = 2181.586 ; gain = 140.738
Total Elapsed time in route_design: 45.307 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1f1d2ddaa

Time (s): cpu = 00:00:57 ; elapsed = 00:00:45 . Memory (MB): peak = 2181.586 ; gain = 140.738
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1f1d2ddaa

Time (s): cpu = 00:00:57 ; elapsed = 00:00:45 . Memory (MB): peak = 2181.586 ; gain = 140.738

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
141 Infos, 18 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:46 . Memory (MB): peak = 2181.586 ; gain = 140.738
INFO: [Vivado 12-24828] Executing command : report_drc -file TEST_PATTERN_TO_AXIS_wrapper_drc_routed.rpt -pb TEST_PATTERN_TO_AXIS_wrapper_drc_routed.pb -rpx TEST_PATTERN_TO_AXIS_wrapper_drc_routed.rpx
Command: report_drc -file TEST_PATTERN_TO_AXIS_wrapper_drc_routed.rpt -pb TEST_PATTERN_TO_AXIS_wrapper_drc_routed.pb -rpx TEST_PATTERN_TO_AXIS_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/ONECHANNEL/ONECHANNEL.runs/impl_1/TEST_PATTERN_TO_AXIS_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2227.148 ; gain = 45.562
INFO: [Vivado 12-24828] Executing command : report_methodology -file TEST_PATTERN_TO_AXIS_wrapper_methodology_drc_routed.rpt -pb TEST_PATTERN_TO_AXIS_wrapper_methodology_drc_routed.pb -rpx TEST_PATTERN_TO_AXIS_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file TEST_PATTERN_TO_AXIS_wrapper_methodology_drc_routed.rpt -pb TEST_PATTERN_TO_AXIS_wrapper_methodology_drc_routed.pb -rpx TEST_PATTERN_TO_AXIS_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/ONECHANNEL/ONECHANNEL.runs/impl_1/TEST_PATTERN_TO_AXIS_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2267.031 ; gain = 39.883
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file TEST_PATTERN_TO_AXIS_wrapper_timing_summary_routed.rpt -pb TEST_PATTERN_TO_AXIS_wrapper_timing_summary_routed.pb -rpx TEST_PATTERN_TO_AXIS_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file TEST_PATTERN_TO_AXIS_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file TEST_PATTERN_TO_AXIS_wrapper_route_status.rpt -pb TEST_PATTERN_TO_AXIS_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file TEST_PATTERN_TO_AXIS_wrapper_power_routed.rpt -pb TEST_PATTERN_TO_AXIS_wrapper_power_summary_routed.pb -rpx TEST_PATTERN_TO_AXIS_wrapper_power_routed.rpx
Command: report_power -file TEST_PATTERN_TO_AXIS_wrapper_power_routed.rpt -pb TEST_PATTERN_TO_AXIS_wrapper_power_summary_routed.pb -rpx TEST_PATTERN_TO_AXIS_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
158 Infos, 19 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file TEST_PATTERN_TO_AXIS_wrapper_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file TEST_PATTERN_TO_AXIS_wrapper_bus_skew_routed.rpt -pb TEST_PATTERN_TO_AXIS_wrapper_bus_skew_routed.pb -rpx TEST_PATTERN_TO_AXIS_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 2281.883 ; gain = 100.297
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 2305.309 ; gain = 10.332
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2311.184 ; gain = 16.207
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2311.184 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.156 . Memory (MB): peak = 2311.184 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2311.184 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2311.184 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2311.184 ; gain = 16.207
INFO: [Common 17-1381] The checkpoint 'C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/ONECHANNEL/ONECHANNEL.runs/impl_1/TEST_PATTERN_TO_AXIS_wrapper_routed.dcp' has been generated.
INFO: [Memdata 28-208] The XPM instance: <TEST_PATTERN_TO_AXIS_i/LVDS_to_AXIS_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <TEST_PATTERN_TO_AXIS_i/LVDS_to_AXIS_0/inst/axis_data_fifo_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force TEST_PATTERN_TO_AXIS_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./TEST_PATTERN_TO_AXIS_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
174 Infos, 19 Warnings, 2 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 2812.324 ; gain = 501.141
INFO: [Common 17-206] Exiting Vivado at Mon Aug 18 15:50:26 2025...
