<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'fft&lt;config1>' to 'fft_config1_s'." projectName="neural_net_HLS" solutionName="solution1" date="2020-05-04T11:14:24.523+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-657] Generating channel fft_config_data_V that flows backwards in the dataflow region." projectName="neural_net_HLS" solutionName="solution1" date="2020-05-04T11:14:24.509+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hls::fft&lt;config1>' to 'fft&lt;config1>' (/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft_x_complex.h:557)" projectName="neural_net_HLS" solutionName="solution1" date="2020-05-04T11:14:24.184+0200" type="Warning"/>
        <logs message="WARNING: [SYNCHK 200-23] neural_net_HLS/solution1/fft_top.cpp:27: variable-indexed range selection may cause suboptimal QoR." projectName="neural_net_HLS" solutionName="solution1" date="2020-05-04T11:14:22.595+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] In file included from neural_net_HLS/solution1/fft_top.cpp:1:&#xA;In file included from neural_net_HLS/solution1/fft_top.cpp:1:&#xA;In file included from neural_net_HLS/solution1/fft_top.h:2:&#xA;In file included from /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft.h:913:&#xA;In file included from /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft_x_complex.h:68:&#xA;/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]&#xA;#pragma message(&quot;hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.&quot;)&#xA;        ^&#xA;1 warning generated." projectName="neural_net_HLS" solutionName="solution1" date="2020-05-04T11:14:20.602+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] In file included from neural_net_HLS/solution1/fft_top.cpp:1:&#xA;In file included from neural_net_HLS/solution1/fft_top.h:2:&#xA;In file included from /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft.h:912:&#xA;In file included from /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft_x_complex.h:68:&#xA;/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]&#xA;#pragma message(&quot;hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.&quot;)&#xA;        ^&#xA;1 warning generated." projectName="neural_net_HLS" solutionName="solution1" date="2020-05-04T11:14:05.215+0200" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xA;report_timing_summary: Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2405.641 ; gain = 505.855 ; free physical = 8172 ; free virtual = 13090&#xA;Contents of report file './report/kernel_timing_synth.rpt' is as follows:&#xA;Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.&#xA;------------------------------------------------------------------------------------&#xA;| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019&#xA;| Date         : Mon May  4 11:23:21 2020&#xA;| Host         : gigo-MacBookPro running 64-bit Ubuntu 18.04.3 LTS&#xA;| Command      : report_timing_summary -file ./report/kernel_timing_synth.rpt&#xA;| Design       : bd_0_wrapper&#xA;| Device       : 7a35t-cpg236&#xA;| Speed File   : -1  PRODUCTION 1.23 2018-06-13&#xA;------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Timing Summary Report&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Timer Settings&#xA;| --------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;  Enable Multi Corner Analysis               :  Yes&#xA;  Enable Pessimism Removal                   :  Yes&#xA;  Pessimism Removal Resolution               :  Nearest Common Node&#xA;  Enable Input Delay Default Clock           :  No&#xA;  Enable Preset / Clear Arcs                 :  No&#xA;  Disable Flight Delays                      :  No&#xA;  Ignore I/O Paths                           :  No&#xA;  Timing Early Launch at Borrowing Latches   :  No&#xA;  Borrow Time for Max Delay Exceptions       :  Yes&#xA;  Merge Timing Exceptions                    :  Yes&#xA;&#xA;&#xA;  Corner  Analyze    Analyze    &#xA;  Name    Max Paths  Min Paths  &#xA;  ------  ---------  ---------  &#xA;  Slow    Yes        Yes        &#xA;  Fast    Yes        Yes        &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;check_timing report&#xA;&#xA;&#xA;Table of Contents&#xA;-----------------&#xA;1. checking no_clock&#xA;2. checking constant_clock&#xA;3. checking pulse_width_clock&#xA;4. checking unconstrained_internal_endpoints&#xA;5. checking no_input_delay&#xA;6. checking no_output_delay&#xA;7. checking multiple_clock&#xA;8. checking generated_clocks&#xA;9. checking loops&#xA;10. checking partial_input_delay&#xA;11. checking partial_output_delay&#xA;12. checking latch_loops&#xA;&#xA;&#xA;1. checking no_clock&#xA;--------------------&#xA; There are 0 register/latch pins with no clock.&#xA;&#xA;&#xA;&#xA;&#xA;2. checking constant_clock&#xA;--------------------------&#xA; There are 0 register/latch pins with constant_clock.&#xA;&#xA;&#xA;&#xA;&#xA;3. checking pulse_width_clock&#xA;-----------------------------&#xA; There are 0 register/latch pins which need pulse_width check&#xA;&#xA;&#xA;&#xA;&#xA;4. checking unconstrained_internal_endpoints&#xA;--------------------------------------------&#xA; There are 0 pins that are not constrained for maximum delay.&#xA;&#xA;&#xA; There are 0 pins that are not constrained for maximum delay due to constant clock.&#xA;&#xA;&#xA;&#xA;&#xA;5. checking no_input_delay&#xA;--------------------------&#xA; There are 2 input ports with no input delay specified. (HIGH)&#xA;&#xA;&#xA; There are 0 input ports with no input delay but user has a false path constraint.&#xA;&#xA;&#xA;&#xA;&#xA;6. checking no_output_delay&#xA;---------------------------&#xA; There is 1 port with no output delay specified. (HIGH)&#xA;&#xA;&#xA; There are 0 ports with no output delay but user has a false path constraint&#xA;&#xA;&#xA; There are 0 ports with no output delay but with a timing clock defined on it or propagating through it&#xA;&#xA;&#xA;&#xA;&#xA;7. checking multiple_clock&#xA;--------------------------&#xA; There are 0 register/latch pins with multiple clocks.&#xA;&#xA;&#xA;&#xA;&#xA;8. checking generated_clocks&#xA;----------------------------&#xA; There are 0 generated clocks that are not connected to a clock source.&#xA;&#xA;&#xA;&#xA;&#xA;9. checking loops&#xA;-----------------&#xA; There are 0 combinational loops in the design.&#xA;&#xA;&#xA;&#xA;&#xA;10. checking partial_input_delay&#xA;--------------------------------&#xA; There are 0 input ports with partial input delay specified.&#xA;&#xA;&#xA;&#xA;&#xA;11. checking partial_output_delay&#xA;---------------------------------&#xA; There are 0 ports with partial output delay specified.&#xA;&#xA;&#xA;&#xA;&#xA;12. checking latch_loops&#xA;------------------------&#xA; There are 0 combinational latch loops in the design through latch input&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Design Timing Summary&#xA;| ---------------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xA;    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xA;      1.118        0.000                      0                17745        0.151        0.000                      0                17745        3.750        0.000                       0                  7643  &#xA;&#xA;&#xA;&#xA;&#xA;All user specified timing constraints are met.&#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Clock Summary&#xA;| -------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Clock   Waveform(ns)       Period(ns)      Frequency(MHz)&#xA;-----   ------------       ----------      --------------&#xA;ap_clk  {0.000 5.000}      10.000          100.000         &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Intra Clock Table&#xA;| -----------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xA;-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xA;ap_clk              1.118        0.000                      0                17745        0.151        0.000                      0                17745        3.750        0.000                       0                  7643  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Inter Clock Table&#xA;| -----------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xA;----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Other Path Groups Table&#xA;| -----------------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xA;----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Timing Details&#xA;| --------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;&#xA;&#xA;---------------------------------------------------------------------------------------------------&#xA;From Clock:  ap_clk&#xA;  To Clock:  ap_clk&#xA;&#xA;&#xA;Setup :            0  Failing Endpoints,  Worst Slack        1.118ns,  Total Violation        0.000ns&#xA;Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns&#xA;PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns&#xA;---------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;&#xA;&#xA;Max Delay Paths&#xA;--------------------------------------------------------------------------------------&#xA;Slack (MET) :             1.118ns  (required time - arrival time)&#xA;  Source:                 bd_0_i/hls_inst/U0/grp_act_fun_fu_522/kernel_dadddsub_6jbC_U31/kernel_ap_dadddsub_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xA;  Destination:            bd_0_i/hls_inst/U0/grp_act_fun_fu_522/kernel_dadddsub_6jbC_U31/kernel_ap_dadddsub_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CARRYIN&#xA;                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xA;  Path Group:             ap_clk&#xA;  Path Type:              Setup (Max at Slow Process Corner)&#xA;  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)&#xA;  Data Path Delay:        7.500ns  (logic 2.922ns (38.961%)  route 4.578ns (61.039%))&#xA;  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT6=2 MUXF7=1 MUXF8=1)&#xA;  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)&#xA;    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) &#xA;    Source Clock Delay      (SCD):    0.973ns&#xA;    Clock Pessimism Removal (CPR):    0.000ns&#xA;  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE&#xA;    Total System Jitter     (TSJ):    0.071ns&#xA;    Total Input Jitter      (TIJ):    0.000ns&#xA;    Discrete Jitter          (DJ):    0.000ns&#xA;    Phase Error              (PE):    0.000ns&#xA;&#xA;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xA;                         net (fo=7648, unset)         0.973     0.973    bd_0_i/hls_inst/U0/grp_act_fun_fu_522/kernel_dadddsub_6jbC_U31/kernel_ap_dadddsub_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/aclk&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/grp_act_fun_fu_522/kernel_dadddsub_6jbC_U31/kernel_ap_dadddsub_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/grp_act_fun_fu_522/kernel_dadddsub_6jbC_U31/kernel_ap_dadddsub_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q&#xA;                         net (fo=5, unplaced)         0.769     2.198    bd_0_i/hls_inst/U0/grp_act_fun_fu_522/kernel_dadddsub_6jbC_U31/kernel_ap_dadddsub_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CARRY_OUT&#xA;                         LUT3 (Prop_lut3_I0_O)        0.295     2.493 r  bd_0_i/hls_inst/U0/grp_act_fun_fu_522/kernel_dadddsub_6jbC_U31/kernel_ap_dadddsub_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__0/O&#xA;                         net (fo=107, unplaced)       0.550     3.043    bd_0_i/hls_inst/U0/grp_act_fun_fu_522/kernel_dadddsub_6jbC_U31/kernel_ap_dadddsub_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/A_IP_DELAY/i_pipe/b_largest&#xA;                         LUT6 (Prop_lut6_I4_O)        0.124     3.167 f  bd_0_i/hls_inst/U0/grp_act_fun_fu_522/kernel_dadddsub_6jbC_U31/kernel_ap_dadddsub_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/A_IP_DELAY/i_pipe/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_3/O&#xA;                         net (fo=2, unplaced)         0.913     4.080    bd_0_i/hls_inst/U0/grp_act_fun_fu_522/kernel_dadddsub_6jbC_U31/kernel_ap_dadddsub_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/A_IP_DELAY/i_pipe/ALIGN_BLK/sml_shift_mux__105[6]&#xA;                         LUT4 (Prop_lut4_I1_O)        0.124     4.204 r  bd_0_i/hls_inst/U0/grp_act_fun_fu_522/kernel_dadddsub_6jbC_U31/kernel_ap_dadddsub_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/A_IP_DELAY/i_pipe/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__0/O&#xA;                         net (fo=1, unplaced)         0.000     4.204    bd_0_i/hls_inst/U0/grp_act_fun_fu_522/kernel_dadddsub_6jbC_U31/kernel_ap_dadddsub_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/A[1]&#xA;                         CARRY4 (Prop_carry4_S[1]_CO[3])&#xA;                                                      0.550     4.754 r  bd_0_i/hls_inst/U0/grp_act_fun_fu_522/kernel_dadddsub_6jbC_U31/kernel_ap_dadddsub_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]&#xA;                         net (fo=2, unplaced)         0.009     4.763    bd_0_i/hls_inst/U0/grp_act_fun_fu_522/kernel_dadddsub_6jbC_U31/kernel_ap_dadddsub_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CARRYS_OUT[3]&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xA;                                                      0.114     4.877 r  bd_0_i/hls_inst/U0/grp_act_fun_fu_522/kernel_dadddsub_6jbC_U31/kernel_ap_dadddsub_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]&#xA;                         net (fo=2, unplaced)         0.000     4.877    bd_0_i/hls_inst/U0/grp_act_fun_fu_522/kernel_dadddsub_6jbC_U31/kernel_ap_dadddsub_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CARRYS_OUT[7]&#xA;                         CARRY4 (Prop_carry4_CI_CO[1])&#xA;                                                      0.178     5.055 f  bd_0_i/hls_inst/U0/grp_act_fun_fu_522/kernel_dadddsub_6jbC_U31/kernel_ap_dadddsub_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[1]&#xA;                         net (fo=1, unplaced)         0.312     5.367    bd_0_i/hls_inst/U0/grp_act_fun_fu_522/kernel_dadddsub_6jbC_U31/kernel_ap_dadddsub_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/CARRYS_OUT[9]&#xA;                         LUT6 (Prop_lut6_I0_O)        0.332     5.699 f  bd_0_i/hls_inst/U0/grp_act_fun_fu_522/kernel_dadddsub_6jbC_U31/kernel_ap_dadddsub_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_3/O&#xA;                         net (fo=1, unplaced)         0.902     6.601    bd_0_i/hls_inst/U0/grp_act_fun_fu_522/kernel_dadddsub_6jbC_U31/kernel_ap_dadddsub_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_3_n_4&#xA;                         LUT4 (Prop_lut4_I0_O)        0.124     6.725 f  bd_0_i/hls_inst/U0/grp_act_fun_fu_522/kernel_dadddsub_6jbC_U31/kernel_ap_dadddsub_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_1/O&#xA;                         net (fo=1, unplaced)         0.000     6.725    bd_0_i/hls_inst/U0/grp_act_fun_fu_522/kernel_dadddsub_6jbC_U31/kernel_ap_dadddsub_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_3[2]&#xA;                         MUXF7 (Prop_muxf7_I0_O)      0.212     6.937 f  bd_0_i/hls_inst/U0/grp_act_fun_fu_522/kernel_dadddsub_6jbC_U31/kernel_ap_dadddsub_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1/O&#xA;                         net (fo=1, unplaced)         0.000     6.937    bd_0_i/hls_inst/U0/grp_act_fun_fu_522/kernel_dadddsub_6jbC_U31/kernel_ap_dadddsub_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_1&#xA;                         MUXF8 (Prop_muxf8_I1_O)      0.094     7.031 f  bd_0_i/hls_inst/U0/grp_act_fun_fu_522/kernel_dadddsub_6jbC_U31/kernel_ap_dadddsub_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O&#xA;                         net (fo=2, unplaced)         0.323     7.354    bd_0_i/hls_inst/U0/grp_act_fun_fu_522/kernel_dadddsub_6jbC_U31/kernel_ap_dadddsub_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/SUB_DELAY/i_pipe/zeros_add&#xA;                         LUT2 (Prop_lut2_I1_O)        0.319     7.673 r  bd_0_i/hls_inst/U0/grp_act_fun_fu_522/kernel_dadddsub_6jbC_U31/kernel_ap_dadddsub_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/SUB_DELAY/i_pipe/DSP_i_1/O&#xA;                         net (fo=1, unplaced)         0.800     8.473    bd_0_i/hls_inst/U0/grp_act_fun_fu_522/kernel_dadddsub_6jbC_U31/kernel_ap_dadddsub_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/carry_in_del&#xA;                         DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_act_fun_fu_522/kernel_dadddsub_6jbC_U31/kernel_ap_dadddsub_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CARRYIN&#xA;  -------------------------------------------------------------------    -------------------&#xA;&#xA;&#xA;                         (clock ap_clk rise edge)    10.000    10.000 r  &#xA;                                                      0.000    10.000 r  ap_clk (IN)&#xA;                         net (fo=7648, unset)         0.924    10.924    bd_0_i/hls_inst/U0/grp_act_fun_fu_522/kernel_dadddsub_6jbC_U31/kernel_ap_dadddsub_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk&#xA;                         DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_act_fun_fu_522/kernel_dadddsub_6jbC_U31/kernel_ap_dadddsub_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK&#xA;                         clock pessimism              0.000    10.924    &#xA;                         clock uncertainty           -0.035    10.889    &#xA;                         DSP48E1 (Setup_dsp48e1_CLK_CARRYIN)&#xA;                                                     -1.298     9.591    bd_0_i/hls_inst/U0/grp_act_fun_fu_522/kernel_dadddsub_6jbC_U31/kernel_ap_dadddsub_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP&#xA;  -------------------------------------------------------------------&#xA;                         required time                          9.591    &#xA;                         arrival time                          -8.473    &#xA;  -------------------------------------------------------------------&#xA;                         slack                                  1.118    &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;Min Delay Paths&#xA;--------------------------------------------------------------------------------------&#xA;Slack (MET) :             0.151ns  (arrival time - required time)&#xA;  Source:                 bd_0_i/hls_inst/U0/grp_fft_top_fu_514/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]/C&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xA;  Destination:            bd_0_i/hls_inst/U0/grp_fft_top_fu_514/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.many_clbs.gen_width[0].srl_sig_reg[31]_srl32/D&#xA;                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xA;  Path Group:             ap_clk&#xA;  Path Type:              Hold (Min at Fast Process Corner)&#xA;  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)&#xA;  Data Path Delay:        0.303ns  (logic 0.141ns (46.556%)  route 0.162ns (53.444%))&#xA;  Logic Levels:           0  &#xA;  Clock Path Skew:        0.022ns (DCD - SCD - CPR)&#xA;    Destination Clock Delay (DCD):    0.432ns&#xA;    Source Clock Delay      (SCD):    0.410ns&#xA;    Clock Pessimism Removal (CPR):    -0.000ns&#xA;&#xA;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xA;                         net (fo=7648, unset)         0.410     0.410    bd_0_i/hls_inst/U0/grp_fft_top_fu_514/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/grp_fft_top_fu_514/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]/C&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/grp_fft_top_fu_514/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]/Q&#xA;                         net (fo=1, unplaced)         0.162     0.713    bd_0_i/hls_inst/U0/grp_fft_top_fu_514/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[0]&#xA;                         SRLC32E                                      r  bd_0_i/hls_inst/U0/grp_fft_top_fu_514/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.many_clbs.gen_width[0].srl_sig_reg[31]_srl32/D&#xA;  -------------------------------------------------------------------    -------------------&#xA;&#xA;&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xA;                         net (fo=7648, unset)         0.432     0.432    bd_0_i/hls_inst/U0/grp_fft_top_fu_514/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk&#xA;                         SRLC32E                                      r  bd_0_i/hls_inst/U0/grp_fft_top_fu_514/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.many_clbs.gen_width[0].srl_sig_reg[31]_srl32/CLK&#xA;                         clock pessimism              0.000     0.432    &#xA;                         SRLC32E (Hold_srlc32e_CLK_D)&#xA;                                                      0.130     0.562    bd_0_i/hls_inst/U0/grp_fft_top_fu_514/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.many_clbs.gen_width[0].srl_sig_reg[31]_srl32&#xA;  -------------------------------------------------------------------&#xA;                         required time                         -0.562    &#xA;                         arrival time                           0.713    &#xA;  -------------------------------------------------------------------&#xA;                         slack                                  0.151    &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;Pulse Width Checks&#xA;--------------------------------------------------------------------------------------&#xA;Clock Name:         ap_clk&#xA;Waveform(ns):       { 0.000 5.000 }&#xA;Period(ns):         10.000&#xA;Sources:            { ap_clk }&#xA;&#xA;&#xA;Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin&#xA;Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056                bd_0_i/hls_inst/U0/grp_fft_top_fu_514/xk_channel_U/mem_reg_0/CLKARDCLK&#xA;Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750                bd_0_i/hls_inst/U0/grp_fft_top_fu_514/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_127_0_0/HIGH/CLK&#xA;High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750                bd_0_i/hls_inst/U0/grp_fft_top_fu_514/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_127_0_0/HIGH/CLK&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;HLS EXTRACTION: calculating BRAM count: (8 bram18) + 2 * (2 bram36)&#xA;HLS EXTRACTION: synth area_totals:  0 20800 41600 90 100 0 0&#xA;HLS EXTRACTION: synth area_current: 0 4947 5900 26 12 0 1273 0 0 0&#xA;HLS EXTRACTION: generated /home/gigo/neural_net_HLS/solution1/impl/report/vhdl/kernel_export.xml&#xA;&#xA;&#xA;&#xA;&#xA;Implementation tool: Xilinx Vivado v.2019.2&#xA;Project:             neural_net_HLS&#xA;Solution:            solution1&#xA;Device target:       xc7a35t-cpg236-1&#xA;Report date:         Mon May 04 11:23:21 CEST 2020&#xA;&#xA;&#xA;#=== Post-Synthesis Resource usage ===&#xA;SLICE:            0&#xA;LUT:           4947&#xA;FF:            5900&#xA;DSP:             26&#xA;BRAM:            12&#xA;SRL:           1273&#xA;#=== Final timing ===&#xA;CP required:    10.000&#xA;CP achieved post-synthesis:    8.882&#xA;Timing met&#xA;&#xA;&#xA;HLS EXTRACTION: generated /home/gigo/neural_net_HLS/solution1/impl/report/vhdl/kernel_export.rpt" projectName="neural_net_HLS" solutionName="solution1" date="2020-05-04T11:23:21.722+0200" type="Warning"/>
        <logs message="WARNING: [Constraints 18-5210] No constraints selected for write.&#xA;Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened." projectName="neural_net_HLS" solutionName="solution1" date="2020-05-04T11:22:42.722+0200" type="Warning"/>
        <logs message="Warning: Parallel synthesis criteria is not met &#xA;---------------------------------------------------------------------------------&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1962.449 ; gain = 316.262 ; free physical = 8157 ; free virtual = 13057&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start Applying XDC Timing Constraints&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 1975.449 ; gain = 329.262 ; free physical = 8033 ; free virtual = 12935&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Timing Optimization&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 1975.449 ; gain = 329.262 ; free physical = 8033 ; free virtual = 12935&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start Technology Mapping&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 1984.465 ; gain = 338.277 ; free physical = 8033 ; free virtual = 12934&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 1999.340 ; gain = 353.152 ; free physical = 8034 ; free virtual = 12933&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Instances&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 1999.340 ; gain = 353.152 ; free physical = 8034 ; free virtual = 12933&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;&#xA;&#xA;Report Check Netlist: &#xA;+------+------------------+-------+---------+-------+------------------+&#xA;|      |Item              |Errors |Warnings |Status |Description       |&#xA;+------+------------------+-------+---------+-------+------------------+&#xA;|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |&#xA;+------+------------------+-------+---------+-------+------------------+&#xA;---------------------------------------------------------------------------------&#xA;Start Rebuilding User Hierarchy&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 1999.340 ; gain = 353.152 ; free physical = 8034 ; free virtual = 12933&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Ports&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 1999.340 ; gain = 353.152 ; free physical = 8034 ; free virtual = 12933&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Handling Custom Attributes&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 1999.340 ; gain = 353.152 ; free physical = 8034 ; free virtual = 12933&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Nets&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 1999.340 ; gain = 353.152 ; free physical = 8034 ; free virtual = 12933&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Writing Synthesis Report&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report BlackBoxes: &#xA;+------+----------------+----------+&#xA;|      |BlackBox name   |Instances |&#xA;+------+----------------+----------+&#xA;|1     |bd_0_hls_inst_0 |         1|&#xA;+------+----------------+----------+&#xA;&#xA;&#xA;Report Cell Usage: &#xA;+------+-----------------------+------+&#xA;|      |Cell                   |Count |&#xA;+------+-----------------------+------+&#xA;|1     |bd_0_hls_inst_0_bbox_0 |     1|&#xA;+------+-----------------------+------+&#xA;&#xA;&#xA;Report Instance Areas: &#xA;+------+---------+-------+------+&#xA;|      |Instance |Module |Cells |&#xA;+------+---------+-------+------+&#xA;|1     |top      |       |     6|&#xA;|2     |  bd_0_i |bd_0   |     6|&#xA;+------+---------+-------+------+&#xA;---------------------------------------------------------------------------------&#xA;Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 1999.340 ; gain = 353.152 ; free physical = 8034 ; free virtual = 12933&#xA;---------------------------------------------------------------------------------&#xA;Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.&#xA;Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1999.340 ; gain = 304.293 ; free physical = 8088 ; free virtual = 12987&#xA;Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 1999.348 ; gain = 353.152 ; free physical = 8088 ; free virtual = 12987" projectName="neural_net_HLS" solutionName="solution1" date="2020-05-04T11:22:42.714+0200" type="Warning"/>
        <logs message="WARNING: [BD 41-927] Following properties on pin /hls_inst/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.&#xA;&#x9;FREQ_HZ=100000000.0 &#xA;Wrote  : &lt;/home/gigo/neural_net_HLS/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/bd_0.bd> &#xA;VHDL Output written to : /home/gigo/neural_net_HLS/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/synth/bd_0.vhd&#xA;VHDL Output written to : /home/gigo/neural_net_HLS/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/sim/bd_0.vhd&#xA;VHDL Output written to : /home/gigo/neural_net_HLS/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd&#xA;Using BD top: bd_0_wrapper" projectName="neural_net_HLS" solutionName="solution1" date="2020-05-04T11:16:41.857+0200" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'kernel_ap_sitofp_4_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="neural_net_HLS" solutionName="solution1" date="2020-05-04T11:16:23.181+0200" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'kernel_ap_fptrunc_0_no_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="neural_net_HLS" solutionName="solution1" date="2020-05-04T11:16:20.115+0200" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'kernel_ap_fpext_0_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="neural_net_HLS" solutionName="solution1" date="2020-05-04T11:16:17.127+0200" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'kernel_ap_fmul_2_max_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="neural_net_HLS" solutionName="solution1" date="2020-05-04T11:16:14.290+0200" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'kernel_ap_fcmp_0_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="neural_net_HLS" solutionName="solution1" date="2020-05-04T11:16:11.090+0200" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'kernel_ap_fadd_3_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="neural_net_HLS" solutionName="solution1" date="2020-05-04T11:16:08.249+0200" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'kernel_ap_dmul_4_max_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="neural_net_HLS" solutionName="solution1" date="2020-05-04T11:16:05.576+0200" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'kernel_ap_dcmp_0_no_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="neural_net_HLS" solutionName="solution1" date="2020-05-04T11:16:01.323+0200" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'kernel_ap_dadddsub_4_full_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="neural_net_HLS" solutionName="solution1" date="2020-05-04T11:15:58.175+0200" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'memory_options_hybrid' from 'false' to '0' has been ignored for IP 'fft_config1_s_core'" projectName="neural_net_HLS" solutionName="solution1" date="2020-05-04T11:15:54.233+0200" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
