  case SIMD_FADDP:
  case SIMD_FMAXNMP:
  case SIMD_FMAXP:
  case SIMD_FMINNMP:
  case SIMD_FMINP:
  case SIMD_FCMEQ_REG_SCALAR_ZERO:
  case SIMD_FCMGE_REG_SCALAR_ZERO:
  case SIMD_FCMGT_REG_SCALAR_ZERO:
  case SIMD_FCMLE_REG_SCALAR_ZERO:
  case SIMD_FCMLT_REG_SCALAR_ZERO:
  case SIMD_FCVTAS_REG_SCALAR_VEC:
  case SIMD_FCVTAU_REG_SCALAR_VEC:
  case SIMD_FCVTMS_REG_SCALAR_VEC:
  case SIMD_FCVTMU_REG_SCALAR_VEC:
  case SIMD_FCVTNS_REG_SCALAR_VEC:
  case SIMD_FCVTNU_REG_SCALAR_VEC:
  case SIMD_FCVTPS_REG_SCALAR_VEC:
  case SIMD_FCVTPU_REG_SCALAR_VEC:
  case SIMD_FCVTXN_REG_SCALAR:
  case SIMD_FCVTZS_REG_SCALAR_VEC:
  case SIMD_FCVTZU_REG_SCALAR_VEC:
  case SIMD_FRECPE_REG_SCALAR:
  case SIMD_FRECPX_REG:
  case SIMD_FRSQRTE_REG_SCALAR:
  case SIMD_SCVTF_REG_SCALAR_VEC:
  case SIMD_UCVTF_REG_SCALAR_VEC:
  case SIMD_LD1_IMM_OFF_SINGLE_POST_STRUCT_64:
  case SIMD_LD2_IMM_OFF_SINGLE_POST_STRUCT_64:
  case SIMD_LD3_IMM_OFF_SINGLE_POST_STRUCT_64:
  case SIMD_LD4_IMM_OFF_SINGLE_POST_STRUCT_64:
  case SIMD_ST1_IMM_OFF_SINGLE_POST_STRUCT_64:
  case SIMD_ST2_IMM_OFF_SINGLE_POST_STRUCT_64:
  case SIMD_ST3_IMM_OFF_SINGLE_POST_STRUCT_64:
  case SIMD_ST4_IMM_OFF_SINGLE_POST_STRUCT_64:
  case SIMD_LD1_SINGLE_STRUCT_64:
  case SIMD_LD2_SINGLE_STRUCT_64:
  case SIMD_LD3_SINGLE_STRUCT_64:
  case SIMD_LD4_SINGLE_STRUCT_64:
  case SIMD_ST1_SINGLE_STRUCT_64:
  case SIMD_ST2_SINGLE_STRUCT_64:
  case SIMD_ST3_SINGLE_STRUCT_64:
  case SIMD_ST4_SINGLE_STRUCT_64:
  case SIMD_NOT_REG:
  case SIMD_RBIT_REG_VEC:
  case SIMD_ADDP:
  case SIMD_ABS_REG_SCALAR:
  case SIMD_CMEQ_REG_SCALAR_ZERO:
  case SIMD_CMGE_REG_SCALAR_ZERO:
  case SIMD_CMGT_REG_SCALAR_ZERO:
  case SIMD_CMLE_REG_SCALAR_ZERO:
  case SIMD_CMLT_REG_SCALAR_ZERO:
  case SIMD_NEG_REG_SCALAR_VEC:
  case SIMD_SQABS_REG_SCALAR:
  case SIMD_SQNEG_REG_SCALAR:
  case SIMD_SQXTN_REG_SCALAR:
  case SIMD_SQXTUN_REG_SCALAR:
  case SIMD_SUQADD_REG_SCALAR:
  case SIMD_UQXTN_REG_SCALAR:
  case SIMD_USQADD_REG_SCALAR:
  case SIMD_LD1_IMM_OFF_SINGLE_POST_STRUCT_32:
  case SIMD_LD2_IMM_OFF_SINGLE_POST_STRUCT_32:
  case SIMD_LD3_IMM_OFF_SINGLE_POST_STRUCT_32:
  case SIMD_LD4_IMM_OFF_SINGLE_POST_STRUCT_32:
  case SIMD_ST1_IMM_OFF_SINGLE_POST_STRUCT_32:
  case SIMD_ST2_IMM_OFF_SINGLE_POST_STRUCT_32:
  case SIMD_ST3_IMM_OFF_SINGLE_POST_STRUCT_32:
  case SIMD_ST4_IMM_OFF_SINGLE_POST_STRUCT_32:
  case SIMD_LD1_SINGLE_STRUCT_32:
  case SIMD_LD2_SINGLE_STRUCT_32:
  case SIMD_LD3_SINGLE_STRUCT_32:
  case SIMD_LD4_SINGLE_STRUCT_32:
  case SIMD_ST1_SINGLE_STRUCT_32:
  case SIMD_ST2_SINGLE_STRUCT_32:
  case SIMD_ST3_SINGLE_STRUCT_32:
  case SIMD_ST4_SINGLE_STRUCT_32:
  case SIMD_FMAXNMV:
  case SIMD_FMAXV:
  case SIMD_FMINNMV:
  case SIMD_FMINV:
  case SIMD_FABS_REG_VEC:
  case SIMD_FCMEQ_REG_VEC_ZERO:
  case SIMD_FCMGE_REG_VEC_ZERO:
  case SIMD_FCMGT_REG_VEC_ZERO:
  case SIMD_FCMLE_REG_VEC_ZERO:
  case SIMD_FCMLT_REG_VEC_ZERO:
  case SIMD_FCVTAS_REG_VEC_VEC:
  case SIMD_FCVTAU_REG_VEC_VEC:
  case SIMD_FCVTL_REG:
  case SIMD_FCVTMS_REG_VEC_VEC:
  case SIMD_FCVTMU_REG_VEC_VEC:
  case SIMD_FCVTN_REG:
  case SIMD_FCVTNS_REG_VEC_VEC:
  case SIMD_FCVTNU_REG_VEC_VEC:
  case SIMD_FCVTPS_REG_VEC_VEC:
  case SIMD_FCVTPU_REG_VEC_VEC:
  case SIMD_FCVTXN_REG_VEC:
  case SIMD_FCVTZS_REG_VEC_VEC:
  case SIMD_FCVTZU_REG_VEC_VEC:
  case SIMD_FNEG_REG_VEC:
  case SIMD_FRECPE_REG_VEC:
  case SIMD_FRINTA_REG_VEC:
  case SIMD_FRINTI_REG_VEC:
  case SIMD_FRINTM_REG_VEC:
  case SIMD_FRINTN_REG_VEC:
  case SIMD_FRINTP_REG_VEC:
  case SIMD_FRINTX_REG_VEC:
  case SIMD_FRINTZ_REG_VEC:
  case SIMD_FRSQRTE_REG_VEC:
  case SIMD_FSQRT_REG_VEC:
  case SIMD_SCVTF_REG_VEC_VEC:
  case SIMD_UCVTF_REG_VEC_VEC:
  case SIMD_URECPE_REG:
  case SIMD_URSQRTE_REG:
  case SIMD_LD1_IMM_OFF_SINGLE_POST_STRUCT_16:
  case SIMD_LD2_IMM_OFF_SINGLE_POST_STRUCT_16:
  case SIMD_LD3_IMM_OFF_SINGLE_POST_STRUCT_16:
  case SIMD_LD4_IMM_OFF_SINGLE_POST_STRUCT_16:
  case SIMD_ST1_IMM_OFF_SINGLE_POST_STRUCT_16:
  case SIMD_ST2_IMM_OFF_SINGLE_POST_STRUCT_16:
  case SIMD_ST3_IMM_OFF_SINGLE_POST_STRUCT_16:
  case SIMD_ST4_IMM_OFF_SINGLE_POST_STRUCT_16:
  case SIMD_LD1_SINGLE_STRUCT_16:
  case SIMD_LD2_SINGLE_STRUCT_16:
  case SIMD_LD3_SINGLE_STRUCT_16:
  case SIMD_LD4_SINGLE_STRUCT_16:
  case SIMD_ST1_SINGLE_STRUCT_16:
  case SIMD_ST2_SINGLE_STRUCT_16:
  case SIMD_ST3_SINGLE_STRUCT_16:
  case SIMD_ST4_SINGLE_STRUCT_16:
  case SIMD_ADDV:
  case SIMD_SADDLV:
  case SIMD_SMAXV:
  case SIMD_SMINV:
  case SIMD_UADDLV:
  case SIMD_UMAXV:
  case SIMD_UMINV:
  case SIMD_ABS_REG_VEC:
  case SIMD_CLS_REG_VEC:
  case SIMD_CLZ_REG_VEC:
  case SIMD_CMEQ_REG_VEC_ZERO:
  case SIMD_CMGE_REG_VEC_ZERO:
  case SIMD_CMGT_REG_VEC_ZERO:
  case SIMD_CMLE_REG_VEC_ZERO:
  case SIMD_CMLT_REG_VEC_ZERO:
  case SIMD_CNT_REG:
  case SIMD_NEG_REG_VEC_VEC:
  case SIMD_REV16_REG_VEC:
  case SIMD_REV32_REG_VEC:
  case SIMD_REV64_REG:
  case SIMD_SADALP_REG:
  case SIMD_SADDLP_REG:
  case SIMD_SHLL_REG:
  case SIMD_SQABS_REG_VEC:
  case SIMD_SQNEG_REG_VEC:
  case SIMD_SQXTN_REG_VEC:
  case SIMD_SQXTUN_REG_VEC:
  case SIMD_SUQADD_REG_VEC:
  case SIMD_UADALP_REG:
  case SIMD_UADDLP_REG:
  case SIMD_UQXTN_REG_VEC:
  case SIMD_USQADD_REG_VEC:
  case SIMD_XTN_REG:
  case SIMD_FMOV_IMM_MOD_VEC_FROM_DP:
  case SIMD_MOVI_IMM_MOD_64:
  case SIMD_MOVI_IMM_MOD_VEC_64:
  case SIMD_LD1_IMM_FOUR_REG_OFF_MULT_POST_STRUCT:
  case SIMD_LD1_IMM_ONE_REG_OFF_MULT_POST_STRUCT:
  case SIMD_LD1_IMM_THREE_REG_OFF_MULT_POST_STRUCT:
  case SIMD_LD1_IMM_TWO_REG_OFF_MULT_POST_STRUCT:
  case SIMD_LD2_OFF_MULT_POST_STRUCT:
  case SIMD_LD3_OFF_MULT_POST_STRUCT:
  case SIMD_LD4_OFF_MULT_POST_STRUCT:
  case SIMD_ST1_IMM_FOUR_REG_OFF_MULT_POST_STRUCT:
  case SIMD_ST1_IMM_ONE_REG_OFF_MULT_POST_STRUCT:
  case SIMD_ST1_IMM_THREE_REG_OFF_MULT_POST_STRUCT:
  case SIMD_ST1_IMM_TWO_REG_OFF_MULT_POST_STRUCT:
  case SIMD_ST2_OFF_MULT_POST_STRUCT:
  case SIMD_ST3_OFF_MULT_POST_STRUCT:
  case SIMD_ST4_OFF_MULT_POST_STRUCT:
  case SIMD_LD1_FOUR_REG_MULT_STRUCT:
  case SIMD_LD1_ONE_REG_MULT_STRUCT:
  case SIMD_LD1_THREE_REG_MULT_STRUCT:
  case SIMD_LD1_TWO_REG_MULT_STRUCT:
  case SIMD_LD2_OFF_MULT_STRUCT:
  case SIMD_LD3_OFF_MULT_STRUCT:
  case SIMD_LD4_OFF_MULT_STRUCT:
  case SIMD_ST1_FOUR_REG_MULT_STRUCT:
  case SIMD_ST1_ONE_REG_MULT_STRUCT:
  case SIMD_ST1_THREE_REG_MULT_STRUCT:
  case SIMD_ST1_TWO_REG_MULT_STRUCT:
  case SIMD_ST2_OFF_MULT_STRUCT:
  case SIMD_ST3_OFF_MULT_STRUCT:
  case SIMD_ST4_OFF_MULT_STRUCT:
  case SIMD_LD1R_OFF_SINGLE_POST_STRUCT:
  case SIMD_LD2R_OFF_SINGLE_POST_STRUCT:
  case SIMD_LD3R_OFF_SINGLE_POST_STRUCT:
  case SIMD_LD4R_OFF_SINGLE_POST_STRUCT:
  case SIMD_LD1R_OFF_SINGLE_STRUCT:
  case SIMD_LD2R_OFF_SINGLE_STRUCT:
  case SIMD_LD3R_OFF_SINGLE_STRUCT:
  case SIMD_LD4R_OFF_SINGLE_STRUCT:
  case SIMD_FMOV_IMM_MOD_SINGLE_VEC_FROM_SP:
  case SIMD_MOVI_IMM_MOD_8:
  case SIMD_LD1_IMM_OFF_SINGLE_POST_STRUCT_8:
  case SIMD_LD2_IMM_OFF_SINGLE_POST_STRUCT_8:
  case SIMD_LD3_IMM_OFF_SINGLE_POST_STRUCT_8:
  case SIMD_LD4_IMM_OFF_SINGLE_POST_STRUCT_8:
  case SIMD_ST1_IMM_OFF_SINGLE_POST_STRUCT_8:
  case SIMD_ST2_IMM_OFF_SINGLE_POST_STRUCT_8:
  case SIMD_ST3_IMM_OFF_SINGLE_POST_STRUCT_8:
  case SIMD_ST4_IMM_OFF_SINGLE_POST_STRUCT_8:
  case SIMD_LD1_SINGLE_STRUCT_8:
  case SIMD_LD2_SINGLE_STRUCT_8:
  case SIMD_LD3_SINGLE_STRUCT_8:
  case SIMD_LD4_SINGLE_STRUCT_8:
  case SIMD_ST1_SINGLE_STRUCT_8:
  case SIMD_ST2_SINGLE_STRUCT_8:
  case SIMD_ST3_SINGLE_STRUCT_8:
  case SIMD_ST4_SINGLE_STRUCT_8:
  case SIMD_MOVI_SHIFT_IMM_ONES_MOD_32:
  case SIMD_MVNI_SHIFT_IMM_ONES_MOD_32:
  case SIMD_BIC_IMM_MOD_VEC_16:
  case SIMD_MOVI_SHIFT_IMM_MOD_16:
  case SIMD_MVNI_SHIFT_IMM_MOD_16:
  case SIMD_ORR_IMM_MOD_VEC_16:
  case SIMD_INS:
  case SIMD_SMOV_32:
  case SIMD_SMOV_64:
  case SIMD_UMOV_32:
  case SIMD_UMOV_64:
  case SIMD_DUP_SCALAR_ELEM:
  case SIMD_BIC_IMM_MOD_VEC_32:
  case SIMD_MOVI_SHIFT_IMM_MOD_32:
  case SIMD_MVNI_SHIFT_IMM_MOD_32:
  case SIMD_ORR_IMM_MOD_VEC_32:
  case SIMD_FABD_SCALAR:
  case SIMD_FACGE_SCALAR:
  case SIMD_FACGT_SCALAR:
  case SIMD_FCMEQ_REG_SCALAR:
  case SIMD_FCMGE_REG_SCALAR:
  case SIMD_FCMGT_REG_SCALAR:
  case SIMD_FMULX_SCALAR:
  case SIMD_FRECPS_SCALAR:
  case SIMD_FRSQRTS_SCALAR:
  case SIMD_DUP_VEC_ELEM:
  case SIMD_DUP:
  case SIMD_LD1_REG_OFF_SINGLE_POST_STRUCT_64:
  case SIMD_LD2_REG_OFF_SINGLE_POST_STRUCT_64:
  case SIMD_LD3_REG_OFF_SINGLE_POST_STRUCT_64:
  case SIMD_LD4_REG_OFF_SINGLE_POST_STRUCT_64:
  case SIMD_ST1_REG_OFF_SINGLE_POST_STRUCT_64:
  case SIMD_ST2_REG_OFF_SINGLE_POST_STRUCT_64:
  case SIMD_ST3_REG_OFF_SINGLE_POST_STRUCT_64:
  case SIMD_ST4_REG_OFF_SINGLE_POST_STRUCT_64:
  case SIMD_TBL_FOUR_REG:
  case SIMD_TBL_SINGLE_REG:
  case SIMD_TBL_THREE_REG:
  case SIMD_TBL_TWO_REG:
  case SIMD_TBX_FOUR_REG:
  case SIMD_TBX_SINGLE_REG:
  case SIMD_TBX_THREE_REG:
  case SIMD_TBX_TWO_REG:
  case SIMD_AND_VEC:
  case SIMD_BIC_REG_VEC:
  case SIMD_BIF:
  case SIMD_BIT:
  case SIMD_BSL:
  case SIMD_EOR_VEC:
  case SIMD_ORN_VEC:
  case SIMD_ORR_REG_VEC:
  case SIMD_FCVTZS_SHIFT_IMM_SCALAR_VEC_FIXED:
  case SIMD_FCVTZU_SHIFT_IMM_SCALAR_VEC_FIXED:
  case SIMD_SCVTF_SHIFT_IMM_SCALAR_VEC_FIXED:
  case SIMD_SHL_SHIFT_IMM_SCALAR:
  case SIMD_SLI_SHIFT_IMM_SCALAR:
  case SIMD_SQRSHRN_SHIFT_IMM_SCALAR:
  case SIMD_SQRSHRUN_SHIFT_IMM_SCALAR:
  case SIMD_SQSHL_SHIFT_IMM_SCALAR:
  case SIMD_SQSHLU_SHIFT_IMM_SCALAR:
  case SIMD_SQSHRN_SHIFT_IMM_SCALAR:
  case SIMD_SQSHRUN_SHIFT_IMM_SCALAR:
  case SIMD_SRI_SHIFT_IMM_SCALAR:
  case SIMD_SRSHR_SHIFT_IMM_SCALAR:
  case SIMD_SRSRA_SHIFT_IMM_SCALAR:
  case SIMD_SSHR_SHIFT_IMM_SCALAR:
  case SIMD_SSRA_SHIFT_IMM_SCALAR:
  case SIMD_UCVTF_SHIFT_IMM_SCALAR_VEC_FIXED:
  case SIMD_UQRSHRN_SHIFT_IMM_SCALAR:
  case SIMD_UQSHL_SHIFT_IMM_SCALAR:
  case SIMD_UQSHRN_SHIFT_IMM_SCALAR:
  case SIMD_URSHR_SHIFT_IMM_SCALAR:
  case SIMD_URSRA_SHIFT_IMM_SCALAR:
  case SIMD_USHR_SHIFT_IMM_SCALAR:
  case SIMD_USRA_SHIFT_IMM_SCALAR:
  case SIMD_SQDMLAL_SCALAR_VEC:
  case SIMD_SQDMLSL_SCALAR_VEC:
  case SIMD_SQDMULL_SCALAR_VEC:
  case SIMD_ADD_SCALAR_VEC:
  case SIMD_CMEQ_REG_SCALAR:
  case SIMD_CMGE_REG_SCALAR:
  case SIMD_CMGT_REG_SCALAR:
  case SIMD_CMHI_REG_SCALAR:
  case SIMD_CMHS_REG_SCALAR:
  case SIMD_CMTST_SCALAR:
  case SIMD_SQADD_SCALAR:
  case SIMD_SQDMULH_SCALAR_VEC:
  case SIMD_SQRDMULH_SCALAR_VEC:
  case SIMD_SQRSHL_SCALAR:
  case SIMD_SQSHL_REG_SCALAR:
  case SIMD_SQSUB_SCALAR:
  case SIMD_SRSHL_SCALAR:
  case SIMD_SSHL_SCALAR:
  case SIMD_SUB_SCALAR_VEC:
  case SIMD_UQADD_SCALAR:
  case SIMD_UQRSHL_SCALAR:
  case SIMD_UQSHL_REG_SCALAR:
  case SIMD_UQSUB_SCALAR:
  case SIMD_URSHL_SCALAR:
  case SIMD_USHL_SCALAR:
  case SIMD_FABD_VEC:
  case SIMD_FACGE_VEC:
  case SIMD_FACGT_VEC:
  case SIMD_FADD_VEC:
  case SIMD_FADDP_VEC:
  case SIMD_FCMEQ_REG_VEC:
  case SIMD_FCMGE_REG_VEC:
  case SIMD_FCMGT_REG_VEC:
  case SIMD_FDIV_VEC:
  case SIMD_FMAX_VEC:
  case SIMD_FMAXNM_VEC:
  case SIMD_FMAXNMP_VEC:
  case SIMD_FMAXP_VEC:
  case SIMD_FMIN_VEC:
  case SIMD_FMINNM_VEC:
  case SIMD_FMINNMP_VEC:
  case SIMD_FMINP_VEC:
  case SIMD_FMLA_VEC:
  case SIMD_FMLS_VEC:
  case SIMD_FMUL_VEC:
  case SIMD_FMULX_VEC:
  case SIMD_FRECPS_VEC:
  case SIMD_FRSQRTS_VEC:
  case SIMD_FSUB_VEC:
  case SIMD_LD1_REG_OFF_SINGLE_POST_STRUCT_32:
  case SIMD_LD2_REG_OFF_SINGLE_POST_STRUCT_32:
  case SIMD_LD3_REG_OFF_SINGLE_POST_STRUCT_32:
  case SIMD_LD4_REG_OFF_SINGLE_POST_STRUCT_32:
  case SIMD_ST1_REG_OFF_SINGLE_POST_STRUCT_32:
  case SIMD_ST2_REG_OFF_SINGLE_POST_STRUCT_32:
  case SIMD_ST3_REG_OFF_SINGLE_POST_STRUCT_32:
  case SIMD_ST4_REG_OFF_SINGLE_POST_STRUCT_32:
  case SIMD_LD1_FOUR_REG_OFF_MULT_POST_STRUCT:
  case SIMD_LD1_ONE_REG_OFF_MULT_POST_STRUCT:
  case SIMD_LD1_THREE_REG_OFF_MULT_POST_STRUCT:
  case SIMD_LD1_TWO_REG_OFF_MULT_POST_STRUCT:
  case SIMD_LD2_REG_OFF_MULT_POST_STRUCT:
  case SIMD_LD3_REG_OFF_MULT_POST_STRUCT:
  case SIMD_LD4_REG_OFF_MULT_POST_STRUCT:
  case SIMD_ST1_FOUR_REG_OFF_MULT_POST_STRUCT:
  case SIMD_ST1_ONE_REG_OFF_MULT_POST_STRUCT:
  case SIMD_ST1_THREE_REG_OFF_MULT_POST_STRUCT:
  case SIMD_ST1_TWO_REG_OFF_MULT_POST_STRUCT:
  case SIMD_ST2_REG_OFF_MULT_POST_STRUCT:
  case SIMD_ST3_REG_OFF_MULT_POST_STRUCT:
  case SIMD_ST4_REG_OFF_MULT_POST_STRUCT:
  case SIMD_LD1R_REG_OFF_SINGLE_POST_STRUCT:
  case SIMD_LD2R_REG_OFF_SINGLE_POST_STRUCT:
  case SIMD_LD3R_REG_OFF_SINGLE_POST_STRUCT:
  case SIMD_LD4R_REG_OFF_SINGLE_POST_STRUCT:
  case SIMD_FCVTZS_SHIFT_IMM_VEC_VEC_FIXED:
  case SIMD_FCVTZU_SHIFT_IMM_VEC_VEC_FIXED:
  case SIMD_RSHRN_SHIFT_IMM:
  case SIMD_SCVTF_SHIFT_IMM_VEC_VEC_FIXED:
  case SIMD_SHL_SHIFT_IMM_VEC:
  case SIMD_SHRN_SHIFT_IMM:
  case SIMD_SLI_SHIFT_IMM_VEC:
  case SIMD_SQRSHRN_SHIFT_IMM_VEC:
  case SIMD_SQRSHRUN_SHIFT_IMM_VEC:
  case SIMD_SQSHL_SHIFT_IMM_VEC:
  case SIMD_SQSHLU_SHIFT_IMM_VEC:
  case SIMD_SQSHRN_SHIFT_IMM_VEC:
  case SIMD_SQSHRUN_SHIFT_IMM_VEC:
  case SIMD_SRI_SHIFT_IMM_VEC:
  case SIMD_SRSHR_SHIFT_IMM_VEC:
  case SIMD_SRSRA_SHIFT_IMM_VEC:
  case SIMD_SSHLL_SHIFT_IMM:
  case SIMD_SSHR_SHIFT_IMM_VEC:
  case SIMD_SSRA_SHIFT_IMM_VEC:
  case SIMD_UCVTF_SHIFT_IMM_VEC_VEC_FIXED:
  case SIMD_UQRSHRN_SHIFT_IMM_VEC:
  case SIMD_UQSHL_SHIFT_IMM_VEC:
  case SIMD_UQSHRN_SHIFT_IMM_VEC:
  case SIMD_URSHR_SHIFT_IMM_VEC:
  case SIMD_URSRA_SHIFT_IMM_VEC:
  case SIMD_USHLL_SHIFT_IMM:
  case SIMD_USHR_SHIFT_IMM_VEC:
  case SIMD_USRA_SHIFT_IMM_VEC:
  case SIMD_LD1_REG_OFF_SINGLE_POST_STRUCT_16:
  case SIMD_LD2_REG_OFF_SINGLE_POST_STRUCT_16:
  case SIMD_LD3_REG_OFF_SINGLE_POST_STRUCT_16:
  case SIMD_LD4_REG_OFF_SINGLE_POST_STRUCT_16:
  case SIMD_ST1_REG_OFF_SINGLE_POST_STRUCT_16:
  case SIMD_ST2_REG_OFF_SINGLE_POST_STRUCT_16:
  case SIMD_ST3_REG_OFF_SINGLE_POST_STRUCT_16:
  case SIMD_ST4_REG_OFF_SINGLE_POST_STRUCT_16:
  case SIMD_TRN1:
  case SIMD_TRN2:
  case SIMD_UZP1:
  case SIMD_UZP2:
  case SIMD_ZIP1:
  case SIMD_ZIP2:
  case SIMD_ADDHN:
  case SIMD_PMULL:
  case SIMD_RADDHN:
  case SIMD_RSUBHN:
  case SIMD_SABAL:
  case SIMD_SABDL:
  case SIMD_SADDL:
  case SIMD_SADDW:
  case SIMD_SMLAL_VEC:
  case SIMD_SMLSL_VEC:
  case SIMD_SMULL_VEC:
  case SIMD_SQDMLAL_VEC_VEC:
  case SIMD_SQDMLSL_VEC_VEC:
  case SIMD_SQDMULL_VEC_VEC:
  case SIMD_SSUBL:
  case SIMD_SSUBW:
  case SIMD_SUBHN:
  case SIMD_UABAL:
  case SIMD_UABDL:
  case SIMD_UADDL:
  case SIMD_UADDW:
  case SIMD_UMLAL_VEC:
  case SIMD_UMLSL_VEC:
  case SIMD_UMULL_VEC:
  case SIMD_USUBL:
  case SIMD_USUBW:
  case SIMD_ADD_VEC_VEC:
  case SIMD_ADDP_VEC:
  case SIMD_CMEQ_REG_VEC:
  case SIMD_CMGE_REG_VEC:
  case SIMD_CMGT_REG_VEC:
  case SIMD_CMHI_REG_VEC:
  case SIMD_CMHS_REG_VEC:
  case SIMD_CMTST_VEC:
  case SIMD_MLA_VEC:
  case SIMD_MLS_VEC:
  case SIMD_MUL_VEC:
  case SIMD_PMUL:
  case SIMD_SABA:
  case SIMD_SABD:
  case SIMD_SHADD:
  case SIMD_SHSUB:
  case SIMD_SMAX:
  case SIMD_SMAXP:
  case SIMD_SMIN:
  case SIMD_SMINP:
  case SIMD_SQADD_VEC:
  case SIMD_SQDMULH_VEC_VEC:
  case SIMD_SQRDMULH_VEC_VEC:
  case SIMD_SQRSHL_VEC:
  case SIMD_SQSHL_REG_VEC:
  case SIMD_SQSUB_VEC:
  case SIMD_SRHADD:
  case SIMD_SRSHL_VEC:
  case SIMD_SSHL_VEC:
  case SIMD_SUB_VEC_VEC:
  case SIMD_UABA:
  case SIMD_UABD:
  case SIMD_UHADD:
  case SIMD_UHSUB:
  case SIMD_UMAX:
  case SIMD_UMAXP:
  case SIMD_UMIN:
  case SIMD_UMINP:
  case SIMD_UQADD_VEC:
  case SIMD_UQRSHL_VEC:
  case SIMD_UQSHL_REG_VEC:
  case SIMD_UQSUB_VEC:
  case SIMD_URHADD:
  case SIMD_URSHL_VEC:
  case SIMD_USHL_VEC:
  case SIMD_FMLA_SCALAR_ELEM:
  case SIMD_FMLS_SCALAR_ELEM:
  case SIMD_FMUL_SCALAR_ELEM:
  case SIMD_FMULX_SCALAR_ELEM:
  case SIMD_LD1_REG_OFF_SINGLE_POST_STRUCT_8:
  case SIMD_LD2_REG_OFF_SINGLE_POST_STRUCT_8:
  case SIMD_LD3_REG_OFF_SINGLE_POST_STRUCT_8:
  case SIMD_LD4_REG_OFF_SINGLE_POST_STRUCT_8:
  case SIMD_ST1_REG_OFF_SINGLE_POST_STRUCT_8:
  case SIMD_ST2_REG_OFF_SINGLE_POST_STRUCT_8:
  case SIMD_ST3_REG_OFF_SINGLE_POST_STRUCT_8:
  case SIMD_ST4_REG_OFF_SINGLE_POST_STRUCT_8:
  case SIMD_SQDMLAL_SCALAR_ELEM:
  case SIMD_SQDMLSL_SCALAR_ELEM:
  case SIMD_SQDMULH_SCALAR_ELEM:
  case SIMD_SQDMULL_SCALAR_ELEM:
  case SIMD_SQRDMULH_SCALAR_ELEM:
  case SIMD_FMLA_VEC_VEC_ELEM:
  case SIMD_FMLS_VEC_VEC_ELEM:
  case SIMD_FMUL_VEC_VEC_ELEM:
  case SIMD_FMULX_VEC_VEC_ELEM:
  case SIMD_LDUR_IMM_REG_8_128:
  case SIMD_LDUR_IMM_REG_16:
  case SIMD_LDUR_IMM_REG_32:
  case SIMD_LDUR_IMM_REG_64:
  case SIMD_LDUR_IMM_REG_8:
  case SIMD_STUR_IMM_REG_8_128:
  case SIMD_STUR_IMM_REG_16:
  case SIMD_STUR_IMM_REG_32:
  case SIMD_STUR_IMM_REG_64:
  case SIMD_STUR_IMM_REG_8:
  case SIMD_INS_ELEM:
  case SIMD_MLA_VEC_ELEM:
  case SIMD_MLS_VEC_ELEM:
  case SIMD_MUL_VEC_ELEM:
  case SIMD_SMLAL_VEC_ELEM:
  case SIMD_SMLSL_VEC_ELEM:
  case SIMD_SMULL_VEC_ELEM:
  case SIMD_SQDMLAL_VEC_VEC_ELEM:
  case SIMD_SQDMLSL_VEC_VEC_ELEM:
  case SIMD_SQDMULH_VEC_VEC_ELEM:
  case SIMD_SQDMULL_VEC_VEC_ELEM:
  case SIMD_SQRDMULH_VEC_VEC_ELEM:
  case SIMD_UMLAL_VEC_ELEM:
  case SIMD_UMLSL_VEC_ELEM:
  case SIMD_UMULL_VEC_ELEM:
  case SIMD_EXT:
  case SIMD_LDNP_OFF_8_128:
  case SIMD_LDNP_OFF_32:
  case SIMD_LDNP_OFF_64:
  case SIMD_STNP_OFF_8_128:
  case SIMD_STNP_OFF_32:
  case SIMD_STNP_OFF_64:
  case SIMD_LDP_REG_OFF_8_128:
  case SIMD_LDP_REG_OFF_32:
  case SIMD_LDP_REG_OFF_64:
  case SIMD_STP_REG_OFF_8_128:
  case SIMD_STP_REG_OFF_32:
  case SIMD_STP_REG_OFF_64:
  case SIMD_LDP_REG_POST_8_128:
  case SIMD_LDP_REG_POST_32:
  case SIMD_LDP_REG_POST_64:
  case SIMD_STP_REG_POST_8_128:
  case SIMD_STP_REG_POST_32:
  case SIMD_STP_REG_POST_64:
  case SIMD_LDP_REG_PRE_8_128:
  case SIMD_LDP_REG_PRE_32:
  case SIMD_LDP_REG_PRE_64:
  case SIMD_STP_REG_PRE_8_128:
  case SIMD_STP_REG_PRE_32:
  case SIMD_STP_REG_PRE_64:
