{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [],
   "source": [
    "import xml.etree.ElementTree as ET\n",
    "\n",
    "class Gate:\n",
    "    def __init__(self,id,type):\n",
    "        self.inputs = []\n",
    "        self.id = id\n",
    "        self.type = type\n",
    "\n",
    "\n",
    "class InputGate(Gate):\n",
    "    def __init__(self, value,id,type):\n",
    "        super().__init__(id,type)\n",
    "        self.value = value\n",
    "\n",
    "    def output(self):\n",
    "        return self.value\n",
    "\n",
    "class AndGate(Gate):\n",
    "    def __init__(self, id,type):\n",
    "        super().__init__(id,type)\n",
    "    def output(self):\n",
    "        return all(input_gate.output() for input_gate in self.inputs)\n",
    "\n",
    "class OrGate(Gate):\n",
    "    def __init__(self, id,type):\n",
    "        super().__init__(id,type)\n",
    "    def output(self):\n",
    "        return any(input_gate.output() for input_gate in self.inputs)\n",
    "class NandGate(Gate):\n",
    "    def __init__(self, id,type):\n",
    "        super().__init__(id,type)\n",
    "    def output(self):\n",
    "        return not all(input_gate.output() for input_gate in self.inputs)\n",
    "class NorGate(Gate):\n",
    "    def __init__(self, id,type):\n",
    "        super().__init__(id,type)\n",
    "    def output(self):\n",
    "        return not any(input_gate.output() for input_gate in self.inputs)\n",
    "class XnorGate(Gate):\n",
    "    def __init__(self, id,type):\n",
    "        super().__init__(id,type)\n",
    "    def output(self):\n",
    "        return not sum(input_gate.output() for input_gate in self.inputs) % 2\n",
    "class XorGate(Gate):\n",
    "    def __init__(self, id,type):\n",
    "        super().__init__(id,type)\n",
    "    def output(self):\n",
    "        return sum(input_gate.output() for input_gate in self.inputs) % 2\n",
    "\n",
    "class NotGate(Gate):\n",
    "    def __init__(self, id,type):\n",
    "        super().__init__(id,type)\n",
    "    def output(self):\n",
    "        return not self.inputs[0].output()\n",
    "    \n",
    "def build_circuit(xml_data):\n",
    "    tree = ET.ElementTree(ET.fromstring(xml_data))\n",
    "    gates = []\n",
    "    outputs = {}\n",
    "    index=0\n",
    "    for gate in tree.findall('gate'):\n",
    "        if gate.get('type') == 'IN':\n",
    "            gates.append(InputGate(value=False,id=index,type='IN')) \n",
    "        elif gate.get('type') == 'AND':\n",
    "            gates.append(AndGate(id=index,type='AND'))\n",
    "        elif gate.get('type') == 'NAND':\n",
    "            gates.append(NandGate(id=index,type='NAND'))\n",
    "        elif gate.get('type') == 'OR':\n",
    "            gates.append(OrGate(id=index,type='OR'))\n",
    "        elif gate.get('type') == 'NOR':\n",
    "            gates.append(NorGate(id=index,type='NOR'))\n",
    "        elif gate.get('type') == 'XOR':\n",
    "            gates.append(XorGate(id=index,type='XOR'))\n",
    "        elif gate.get('type') == 'XNOR':\n",
    "            gates.append(XnorGate(id=index,type='XNOR'))\n",
    "        elif gate.get('type') == 'NOT':\n",
    "            gates.append(NotGate(id=index,type='NOT'))\n",
    "        index+=1\n",
    "\n",
    "    for gate in tree.findall('gate'):\n",
    "        gate_index = tree.findall('gate').index(gate)\n",
    "        for input_gate in gate.findall('input'):\n",
    "            input_index = int(input_gate.get('gate'))\n",
    "            gates[gate_index].inputs.append(gates[input_index])\n",
    "\n",
    "    for output in tree.findall('output'):\n",
    "        bit = int(output.get('bit'))\n",
    "        gate_index = int(output.get('gate'))\n",
    "        outputs[bit] = gates[gate_index]\n",
    "\n",
    "    return gates, outputs\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "metadata": {},
   "outputs": [],
   "source": [
    "def calculate_depth(gate, gate_depths):\n",
    "    # Base case for input gates\n",
    "    if isinstance(gate, InputGate) or gate in gate_depths:\n",
    "        return gate_depths.get(gate, 0)\n",
    "\n",
    "    # Calculate the depth of each input gate\n",
    "    input_depths = [calculate_depth(input_gate, gate_depths) for input_gate in gate.inputs]\n",
    "\n",
    "    # The depth of the current gate is 1 more than the maximum depth of its inputs\n",
    "    current_depth = 1 + max(input_depths, default=0)\n",
    "    gate_depths[gate] = current_depth\n",
    "    return current_depth\n",
    "\n",
    "def find_circuit_depth(gates, outputs):\n",
    "    gate_depths = {}\n",
    "    max_depth = 0\n",
    "    for output in outputs.values():\n",
    "        depth = calculate_depth(output, gate_depths)\n",
    "        if depth > max_depth:\n",
    "            max_depth = depth\n",
    "    return max_depth\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [],
   "source": [
    "def calculate_circuit_cost(gates):\n",
    "    # Define the costs for each gate type for each technology excluding Software and Multiplicative.\n",
    "    tech_costs = {\n",
    "        'UMC 180nm': {'AND': 1.33, 'OR': 1.33, 'NOT': 0.67, 'XOR': 3.00, 'XNOR': 3.00, 'NAND': 1, 'NOR': 1},\n",
    "        'TSMC 65nm': {'AND': 1.50, 'OR': 1.50, 'NOT': 0.50, 'XOR': 3.00, 'XNOR': 3.00, 'NAND': 1, 'NOR': 1},\n",
    "        'Depth (GEs)': {'AND': 1.50, 'OR': 1.50, 'NOT': 0.50, 'XOR': 2.00, 'XNOR': 2.00, 'NAND': 1, 'NOR': 1},\n",
    "        'Depth (Soft.)': {'AND': 1.00, 'OR': 1.00, 'NOT': 1.00, 'XOR': 1.00, 'XNOR': 1.00, 'NAND': 1, 'NOR': 1},\n",
    "    }\n",
    "\n",
    "    # Initialize the cost dictionary\n",
    "    total_costs = {tech: 0 for tech in tech_costs}\n",
    "\n",
    "    # Count the number of each type of gate\n",
    "    gate_counts = {'AND': 0, 'OR': 0, 'NOT': 0, 'XOR': 0, 'XNOR': 0, 'NAND': 0, 'NOR': 0}\n",
    "    for gate in gates:\n",
    "        if isinstance(gate, AndGate):\n",
    "            gate_counts['AND'] += 1\n",
    "        elif isinstance(gate, OrGate):\n",
    "            gate_counts['OR'] += 1\n",
    "        elif isinstance(gate, NotGate):\n",
    "            gate_counts['NOT'] += 1\n",
    "        elif isinstance(gate, XorGate):\n",
    "            gate_counts['XOR'] += 1\n",
    "        elif isinstance(gate, NandGate):\n",
    "            gate_counts['NAND'] += 1\n",
    "        elif isinstance(gate, NorGate):\n",
    "            gate_counts['NOR'] += 1\n",
    "        elif isinstance(gate, XnorGate):\n",
    "            gate_counts['XNOR'] += 1\n",
    "    print(gate_counts)\n",
    "        \n",
    "\n",
    "    # Calculate the total cost for each technology\n",
    "    for tech, costs in tech_costs.items():\n",
    "        for gate_type, count in gate_counts.items():\n",
    "            total_costs[tech] += costs[gate_type] * count\n",
    "\n",
    "    return total_costs"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 24,
   "metadata": {},
   "outputs": [],
   "source": [
    "lut = [\"4\", \"b\", \"1f\", \"14\", \"1a\", \"15\", \"9\", \"2\", \"1b\", \"5\", \"8\", \"12\", \"1d\", \"3\", \"6\", \"1c\", \"1e\", \"13\", \"7\", \"e\", \"0\", \"d\", \"11\", \"18\", \"10\", \"c\", \"1\", \"19\", \"16\", \"a\", \"f\", \"17\"]\n",
    "\n",
    "def write_lut_to_file(lut):\n",
    "    with open('lut.txt', 'w') as f:\n",
    "        for item in lut:\n",
    "            f.write(\"%s \" % item)\n",
    "write_lut_to_file(lut)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 25,
   "metadata": {},
   "outputs": [],
   "source": [
    "gates = [\"FALSE\", \"AND\", \"A AND NOT B\", \"A\", \"NOT A AND B\", \"B\", \"XOR\", \"OR\", \n",
    "         \"NOR\", \"XNOR\", \"NOT B\", \"A OR NOT B\", \"NOT A\", \"NOT A OR B\", \"NAND\", \"TRUE\"]\n",
    "values = [1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024, 2048, 4096, 8192, 16384, 32768]\n",
    "\n",
    "gate_dict = {gate: value for gate, value in zip(gates, values)}"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 26,
   "metadata": {},
   "outputs": [],
   "source": [
    "avaliable_gates=\"17346\" # 1,7,3,4,6\n",
    "#avaliable_gates= gate_dict['AND'] + gate_dict['OR']  + gate_dict['NOR']+ gate_dict['NAND']"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 34,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "/Users/mehmetalidemir/web-docker/app/sboxgen\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "rm: /Users/mehmetalidemir/web-docker/app/sboxgen/build/*xml: No such file or directory\n",
      "sh: /Users/mehmetalidemir/web-docker/app/sboxgen/build/sboxgates: cannot execute binary file\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "32256"
      ]
     },
     "execution_count": 34,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "import os\n",
    "os.system(\"rm -r /Users/mehmetalidemir/web-docker/app/sboxgen/build/*xml\")\n",
    "os.system(\"pwd\")\n",
    "os.system(\"/Users/mehmetalidemir/web-docker/app/sboxgen/build/sboxgates ./sboxes/ascon.txt -a 17346\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 39,
   "metadata": {},
   "outputs": [],
   "source": [
    "xml_file_name = \"\"\n",
    "for file in os.listdir(\"/Users/mehmetalidemir/web-docker/app/sboxgen/build\"):\n",
    "    if file.endswith(\".xml\") and file.startswith(\"5\"):\n",
    "        xml_file_name = file\n",
    "        break"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 40,
   "metadata": {},
   "outputs": [
    {
     "ename": "FileNotFoundError",
     "evalue": "[Errno 2] No such file or directory: '5-023-0220-02431-c1b5725d.xml'",
     "output_type": "error",
     "traceback": [
      "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[0;31mFileNotFoundError\u001b[0m                         Traceback (most recent call last)",
      "Cell \u001b[0;32mIn[40], line 1\u001b[0m\n\u001b[0;32m----> 1\u001b[0m \u001b[38;5;28;01mwith\u001b[39;00m \u001b[38;5;28;43mopen\u001b[39;49m\u001b[43m(\u001b[49m\u001b[43mxml_file_name\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;124;43m'\u001b[39;49m\u001b[38;5;124;43mr\u001b[39;49m\u001b[38;5;124;43m'\u001b[39;49m\u001b[43m)\u001b[49m \u001b[38;5;28;01mas\u001b[39;00m xml_file:\n\u001b[1;32m      2\u001b[0m     xml_data \u001b[38;5;241m=\u001b[39m xml_file\u001b[38;5;241m.\u001b[39mread()\n\u001b[1;32m      3\u001b[0m gates, outputs \u001b[38;5;241m=\u001b[39m build_circuit(xml_data)\n",
      "File \u001b[0;32m~/Library/Python/3.9/lib/python/site-packages/IPython/core/interactiveshell.py:310\u001b[0m, in \u001b[0;36m_modified_open\u001b[0;34m(file, *args, **kwargs)\u001b[0m\n\u001b[1;32m    303\u001b[0m \u001b[38;5;28;01mif\u001b[39;00m file \u001b[38;5;129;01min\u001b[39;00m {\u001b[38;5;241m0\u001b[39m, \u001b[38;5;241m1\u001b[39m, \u001b[38;5;241m2\u001b[39m}:\n\u001b[1;32m    304\u001b[0m     \u001b[38;5;28;01mraise\u001b[39;00m \u001b[38;5;167;01mValueError\u001b[39;00m(\n\u001b[1;32m    305\u001b[0m         \u001b[38;5;124mf\u001b[39m\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mIPython won\u001b[39m\u001b[38;5;124m'\u001b[39m\u001b[38;5;124mt let you open fd=\u001b[39m\u001b[38;5;132;01m{\u001b[39;00mfile\u001b[38;5;132;01m}\u001b[39;00m\u001b[38;5;124m by default \u001b[39m\u001b[38;5;124m\"\u001b[39m\n\u001b[1;32m    306\u001b[0m         \u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mas it is likely to crash IPython. If you know what you are doing, \u001b[39m\u001b[38;5;124m\"\u001b[39m\n\u001b[1;32m    307\u001b[0m         \u001b[38;5;124m\"\u001b[39m\u001b[38;5;124myou can use builtins\u001b[39m\u001b[38;5;124m'\u001b[39m\u001b[38;5;124m open.\u001b[39m\u001b[38;5;124m\"\u001b[39m\n\u001b[1;32m    308\u001b[0m     )\n\u001b[0;32m--> 310\u001b[0m \u001b[38;5;28;01mreturn\u001b[39;00m \u001b[43mio_open\u001b[49m\u001b[43m(\u001b[49m\u001b[43mfile\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;241;43m*\u001b[39;49m\u001b[43margs\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;241;43m*\u001b[39;49m\u001b[38;5;241;43m*\u001b[39;49m\u001b[43mkwargs\u001b[49m\u001b[43m)\u001b[49m\n",
      "\u001b[0;31mFileNotFoundError\u001b[0m: [Errno 2] No such file or directory: '5-023-0220-02431-c1b5725d.xml'"
     ]
    }
   ],
   "source": [
    "with open(xml_file_name, 'r') as xml_file:\n",
    "    xml_data = xml_file.read()\n",
    "gates, outputs = build_circuit(xml_data)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [],
   "source": [
    "def create_cirtuit_and_calculate_cost():\n",
    "    os.system(\"rm -r /Users/mehmetalidemir/web-docker/app/sboxgen/build/*xml\")\n",
    "    os.system(\"/Users/mehmetalidemir/web-docker/app/sboxgen/build/sboxgates /Users/mehmetalidemir/web-docker/app/sboxgen/sboxes/ascon.txt -a 17346\")\n",
    "    xml_file_name = \"\"\n",
    "    for file in os.listdir(\"/Users/mehmetalidemir/web-docker/app/sboxgen/build/\"):\n",
    "        if file.endswith(\".xml\") and file.startswith(\"5\"):\n",
    "            xml_file_name = file\n",
    "            break\n",
    "    with open(xml_file_name, 'r') as xml_file:\n",
    "        xml_data = xml_file.read()\n",
    "    gates, outputs = build_circuit(xml_data)\n",
    "    total_cost = calculate_circuit_cost(gates)\n",
    "    depth = find_circuit_depth(gates, outputs)\n",
    "    return total_cost,depth,gates,outputs"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 29,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "{'AND': 2, 'OR': 3, 'NOT': 1, 'XOR': 8, 'XNOR': 5, 'NAND': 1, 'NOR': 2}\n",
      "{'UMC 180nm': 49.32, 'TSMC 65nm': 50.0, 'Depth (GEs)': 37.0, 'Depth (Soft.)': 22.0} 9\n",
      "{'AND': 2, 'OR': 3, 'NOT': 0, 'XOR': 10, 'XNOR': 4, 'NAND': 2, 'NOR': 0}\n",
      "{'UMC 180nm': 50.65, 'TSMC 65nm': 51.5, 'Depth (GEs)': 37.5, 'Depth (Soft.)': 21.0} 9\n",
      "{'AND': 3, 'OR': 2, 'NOT': 1, 'XOR': 7, 'XNOR': 6, 'NAND': 1, 'NOR': 1}\n",
      "{'UMC 180nm': 48.32, 'TSMC 65nm': 49.0, 'Depth (GEs)': 36.0, 'Depth (Soft.)': 21.0} 8\n",
      "{'AND': 1, 'OR': 3, 'NOT': 0, 'XOR': 8, 'XNOR': 5, 'NAND': 1, 'NOR': 1}\n",
      "{'UMC 180nm': 46.32, 'TSMC 65nm': 47.0, 'Depth (GEs)': 34.0, 'Depth (Soft.)': 19.0} 6\n",
      "{'AND': 3, 'OR': 2, 'NOT': 0, 'XOR': 9, 'XNOR': 3, 'NAND': 3, 'NOR': 1}\n",
      "{'UMC 180nm': 46.65, 'TSMC 65nm': 47.5, 'Depth (GEs)': 35.5, 'Depth (Soft.)': 21.0} 6\n",
      "{'AND': 1, 'OR': 3, 'NOT': 1, 'XOR': 9, 'XNOR': 4, 'NAND': 2, 'NOR': 1}\n",
      "{'UMC 180nm': 47.99, 'TSMC 65nm': 48.5, 'Depth (GEs)': 35.5, 'Depth (Soft.)': 21.0} 9\n",
      "{'AND': 1, 'OR': 3, 'NOT': 0, 'XOR': 8, 'XNOR': 5, 'NAND': 2, 'NOR': 1}\n",
      "{'UMC 180nm': 47.32, 'TSMC 65nm': 48.0, 'Depth (GEs)': 35.0, 'Depth (Soft.)': 20.0} 6\n",
      "{'AND': 1, 'OR': 4, 'NOT': 1, 'XOR': 8, 'XNOR': 5, 'NAND': 1, 'NOR': 1}\n",
      "{'UMC 180nm': 48.32, 'TSMC 65nm': 49.0, 'Depth (GEs)': 36.0, 'Depth (Soft.)': 21.0} 6\n",
      "{'AND': 2, 'OR': 3, 'NOT': 1, 'XOR': 8, 'XNOR': 5, 'NAND': 2, 'NOR': 0}\n",
      "{'UMC 180nm': 48.32, 'TSMC 65nm': 49.0, 'Depth (GEs)': 36.0, 'Depth (Soft.)': 21.0} 8\n",
      "{'AND': 1, 'OR': 4, 'NOT': 1, 'XOR': 8, 'XNOR': 6, 'NAND': 1, 'NOR': 0}\n",
      "{'UMC 180nm': 50.32, 'TSMC 65nm': 51.0, 'Depth (GEs)': 37.0, 'Depth (Soft.)': 21.0} 8\n",
      "{'AND': 1, 'OR': 3, 'NOT': 0, 'XOR': 10, 'XNOR': 3, 'NAND': 2, 'NOR': 1}\n",
      "{'UMC 180nm': 47.32, 'TSMC 65nm': 48.0, 'Depth (GEs)': 35.0, 'Depth (Soft.)': 20.0} 6\n",
      "{'AND': 1, 'OR': 3, 'NOT': 0, 'XOR': 8, 'XNOR': 5, 'NAND': 2, 'NOR': 0}\n",
      "{'UMC 180nm': 46.32, 'TSMC 65nm': 47.0, 'Depth (GEs)': 34.0, 'Depth (Soft.)': 19.0} 6\n",
      "{'AND': 2, 'OR': 3, 'NOT': 1, 'XOR': 9, 'XNOR': 5, 'NAND': 1, 'NOR': 0}\n",
      "{'UMC 180nm': 50.32, 'TSMC 65nm': 51.0, 'Depth (GEs)': 37.0, 'Depth (Soft.)': 21.0} 10\n",
      "{'AND': 2, 'OR': 3, 'NOT': 0, 'XOR': 9, 'XNOR': 3, 'NAND': 4, 'NOR': 0}\n",
      "{'UMC 180nm': 46.65, 'TSMC 65nm': 47.5, 'Depth (GEs)': 35.5, 'Depth (Soft.)': 21.0} 6\n",
      "{'AND': 2, 'OR': 2, 'NOT': 0, 'XOR': 8, 'XNOR': 5, 'NAND': 2, 'NOR': 1}\n",
      "{'UMC 180nm': 47.32, 'TSMC 65nm': 48.0, 'Depth (GEs)': 35.0, 'Depth (Soft.)': 20.0} 6\n",
      "{'AND': 1, 'OR': 3, 'NOT': 0, 'XOR': 10, 'XNOR': 5, 'NAND': 2, 'NOR': 0}\n",
      "{'UMC 180nm': 52.32, 'TSMC 65nm': 53.0, 'Depth (GEs)': 38.0, 'Depth (Soft.)': 21.0} 9\n",
      "{'AND': 3, 'OR': 2, 'NOT': 1, 'XOR': 6, 'XNOR': 7, 'NAND': 1, 'NOR': 1}\n",
      "{'UMC 180nm': 48.32, 'TSMC 65nm': 49.0, 'Depth (GEs)': 36.0, 'Depth (Soft.)': 21.0} 9\n",
      "{'AND': 2, 'OR': 3, 'NOT': 1, 'XOR': 8, 'XNOR': 5, 'NAND': 2, 'NOR': 0}\n",
      "{'UMC 180nm': 48.32, 'TSMC 65nm': 49.0, 'Depth (GEs)': 36.0, 'Depth (Soft.)': 21.0} 8\n",
      "{'AND': 2, 'OR': 3, 'NOT': 1, 'XOR': 9, 'XNOR': 5, 'NAND': 1, 'NOR': 0}\n",
      "{'UMC 180nm': 50.32, 'TSMC 65nm': 51.0, 'Depth (GEs)': 37.0, 'Depth (Soft.)': 21.0} 7\n",
      "{'AND': 2, 'OR': 3, 'NOT': 1, 'XOR': 8, 'XNOR': 5, 'NAND': 2, 'NOR': 0}\n",
      "{'UMC 180nm': 48.32, 'TSMC 65nm': 49.0, 'Depth (GEs)': 36.0, 'Depth (Soft.)': 21.0} 8\n",
      "{'AND': 1, 'OR': 4, 'NOT': 0, 'XOR': 9, 'XNOR': 4, 'NAND': 3, 'NOR': 0}\n",
      "{'UMC 180nm': 48.65, 'TSMC 65nm': 49.5, 'Depth (GEs)': 36.5, 'Depth (Soft.)': 21.0} 8\n",
      "{'AND': 3, 'OR': 2, 'NOT': 0, 'XOR': 9, 'XNOR': 3, 'NAND': 2, 'NOR': 2}\n",
      "{'UMC 180nm': 46.65, 'TSMC 65nm': 47.5, 'Depth (GEs)': 35.5, 'Depth (Soft.)': 21.0} 8\n",
      "{'AND': 1, 'OR': 4, 'NOT': 0, 'XOR': 9, 'XNOR': 3, 'NAND': 4, 'NOR': 0}\n",
      "{'UMC 180nm': 46.65, 'TSMC 65nm': 47.5, 'Depth (GEs)': 35.5, 'Depth (Soft.)': 21.0} 7\n",
      "{'AND': 1, 'OR': 4, 'NOT': 0, 'XOR': 10, 'XNOR': 4, 'NAND': 2, 'NOR': 0}\n",
      "{'UMC 180nm': 50.65, 'TSMC 65nm': 51.5, 'Depth (GEs)': 37.5, 'Depth (Soft.)': 21.0} 10\n",
      "{'AND': 2, 'OR': 3, 'NOT': 1, 'XOR': 8, 'XNOR': 5, 'NAND': 2, 'NOR': 0}\n",
      "{'UMC 180nm': 48.32, 'TSMC 65nm': 49.0, 'Depth (GEs)': 36.0, 'Depth (Soft.)': 21.0} 8\n",
      "{'AND': 0, 'OR': 4, 'NOT': 0, 'XOR': 8, 'XNOR': 5, 'NAND': 3, 'NOR': 0}\n",
      "{'UMC 180nm': 47.32, 'TSMC 65nm': 48.0, 'Depth (GEs)': 35.0, 'Depth (Soft.)': 20.0} 7\n",
      "{'AND': 0, 'OR': 5, 'NOT': 0, 'XOR': 8, 'XNOR': 5, 'NAND': 3, 'NOR': 0}\n",
      "{'UMC 180nm': 48.65, 'TSMC 65nm': 49.5, 'Depth (GEs)': 36.5, 'Depth (Soft.)': 21.0} 10\n",
      "{'AND': 2, 'OR': 4, 'NOT': 0, 'XOR': 9, 'XNOR': 4, 'NAND': 2, 'NOR': 0}\n",
      "{'UMC 180nm': 48.980000000000004, 'TSMC 65nm': 50.0, 'Depth (GEs)': 37.0, 'Depth (Soft.)': 21.0} 8\n",
      "{'AND': 1, 'OR': 4, 'NOT': 0, 'XOR': 8, 'XNOR': 5, 'NAND': 3, 'NOR': 0}\n",
      "{'UMC 180nm': 48.65, 'TSMC 65nm': 49.5, 'Depth (GEs)': 36.5, 'Depth (Soft.)': 21.0} 5\n"
     ]
    }
   ],
   "source": [
    "for i in range(100):\n",
    "    t,d,gates,outputs = create_cirtuit_and_calculate_cost()\n",
    "    print(t,d)\n",
    "    if d == 5:\n",
    "        break"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 25,
   "metadata": {},
   "outputs": [],
   "source": [
    "def generate_binary_combinations(n):\n",
    "    \"\"\"n bitlik tüm ikili kombinasyonları üretir.\"\"\"\n",
    "    return [bin(i)[2:].zfill(n) for i in range(2**n)]\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 26,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "' for gate in gates:\\n    print(\"gate: \",gate.type,\" id:\",gate.id)\\n    for input_gate in gate.inputs:\\n\\n        print(\"inputs : \",input_gate.id)\\n\\nfor output in outputs:\\n    print(\"output: \",output,\" id:\",outputs[output].id) '"
      ]
     },
     "execution_count": 26,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "\"\"\" for gate in gates:\n",
    "    print(\"gate: \",gate.type,\" id:\",gate.id)\n",
    "    for input_gate in gate.inputs:\n",
    "\n",
    "        print(\"inputs : \",input_gate.id)\n",
    "\n",
    "for output in outputs:\n",
    "    print(\"output: \",output,\" id:\",outputs[output].id) \"\"\""
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 27,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "module circuit(\n",
      "input in0, in1, in2, in3, in4,\n",
      "output out0, out1, out2, out3, out4\n",
      ");\n",
      "\n",
      "    wire g5;\n",
      "    wire g6;\n",
      "    wire g7;\n",
      "    wire g8;\n",
      "    wire g9;\n",
      "    wire g10;\n",
      "    wire g11;\n",
      "    wire g12;\n",
      "    wire g13;\n",
      "    wire g14;\n",
      "    wire g15;\n",
      "    wire g16;\n",
      "    wire g17;\n",
      "    wire g18;\n",
      "    wire g19;\n",
      "    wire g20;\n",
      "    wire g21;\n",
      "    wire g22;\n",
      "    wire g23;\n",
      "    wire g24;\n",
      "    or or7(g7, in3, in0);\n",
      "    xor xor8(g8, g6, g7);\n",
      "    xor xor9(g9, in1, in0);\n",
      "    or or10(g10, g9, in4);\n",
      "    xor xor11(g11, g10, in3);\n",
      "    xor xor12(g12, g11, in2);\n",
      "    xor xor14(g14, g13, in1);\n",
      "    or or15(g15, in1, in0);\n",
      "    xor xor16(g16, g14, g15);\n",
      "    xor xor18(g18, g17, in4);\n",
      "    or or19(g19, g18, in3);\n",
      "    xor xor20(g20, g9, g19);\n",
      "    and and23(g23, g16, in1);\n",
      "    xor xor24(g24, g22, g23);\n",
      "    assign out0 = g8;\n",
      "    assign out1 = g12;\n",
      "    assign out2 = g16;\n",
      "    assign out3 = g24;\n",
      "    assign out4 = g20;\n",
      "endmodule\n"
     ]
    }
   ],
   "source": [
    "def create_verilog(gates, outputs):\n",
    "    verilog_str = \"module circuit(\\n\"\n",
    "    input_ids = [gate.id for gate in gates if isinstance(gate, InputGate)]\n",
    "    input_str = \"input \" + \", \".join([f\"in{input_id}\" for input_id in input_ids]) + \",\\n\"\n",
    "    output_str = \"output \" + \", \".join([f\"out{bit}\" for bit in outputs]) + \"\\n);\\n\\n\"\n",
    "\n",
    "    wire_str = \"\"\n",
    "    gate_str = \"\"\n",
    "\n",
    "    for gate in gates:\n",
    "        if not isinstance(gate, InputGate):\n",
    "            gate_output = f\"g{gate.id}\"\n",
    "            wire_str += f\"    wire {gate_output};\\n\"\n",
    "            gate_inputs = \", \".join([f\"in{inp.id}\" if isinstance(inp, InputGate) else f\"g{inp.id}\" for inp in gate.inputs])\n",
    "\n",
    "            if isinstance(gate, AndGate):\n",
    "                gate_str += f\"    and and{gate.id}({gate_output}, {gate_inputs});\\n\"\n",
    "            elif isinstance(gate, OrGate):\n",
    "                gate_str += f\"    or or{gate.id}({gate_output}, {gate_inputs});\\n\"\n",
    "            elif isinstance(gate, XorGate):\n",
    "                gate_str += f\"    xor xor{gate.id}({gate_output}, {gate_inputs});\\n\"\n",
    "            elif isinstance(gate, NotGate):\n",
    "                gate_str += f\"    not not{gate.id}({gate_output}, {gate_inputs});\\n\"\n",
    "\n",
    "    assign_str = \"\\n\".join([f\"    assign out{bit} = g{outputs[bit].id};\" for bit in outputs]) + \"\\n\"\n",
    "\n",
    "    verilog_str += input_str + output_str + wire_str + gate_str + assign_str + \"endmodule\"\n",
    "\n",
    "    return verilog_str\n",
    "\n",
    "# Örnek kullanım\n",
    "verilog_code = create_verilog(gates, outputs)\n",
    "print(verilog_code)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 28,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Input Hex: 0x0, Output Hex: 0x4\n",
      "Input Hex: 0x10, Output Hex: 0x1e\n",
      "Input Hex: 0x8, Output Hex: 0x1b\n",
      "Input Hex: 0x18, Output Hex: 0x10\n",
      "Input Hex: 0x4, Output Hex: 0x1a\n",
      "Input Hex: 0x14, Output Hex: 0x0\n",
      "Input Hex: 0xc, Output Hex: 0x1d\n",
      "Input Hex: 0x1c, Output Hex: 0x16\n",
      "Input Hex: 0x2, Output Hex: 0x1f\n",
      "Input Hex: 0x12, Output Hex: 0x7\n",
      "Input Hex: 0xa, Output Hex: 0x8\n",
      "Input Hex: 0x1a, Output Hex: 0x1\n",
      "Input Hex: 0x6, Output Hex: 0x9\n",
      "Input Hex: 0x16, Output Hex: 0x11\n",
      "Input Hex: 0xe, Output Hex: 0x6\n",
      "Input Hex: 0x1e, Output Hex: 0xf\n",
      "Input Hex: 0x1, Output Hex: 0xb\n",
      "Input Hex: 0x11, Output Hex: 0x13\n",
      "Input Hex: 0x9, Output Hex: 0x5\n",
      "Input Hex: 0x19, Output Hex: 0xc\n",
      "Input Hex: 0x5, Output Hex: 0x15\n",
      "Input Hex: 0x15, Output Hex: 0xd\n",
      "Input Hex: 0xd, Output Hex: 0x3\n",
      "Input Hex: 0x1d, Output Hex: 0xa\n",
      "Input Hex: 0x3, Output Hex: 0x14\n",
      "Input Hex: 0x13, Output Hex: 0xe\n",
      "Input Hex: 0xb, Output Hex: 0x12\n",
      "Input Hex: 0x1b, Output Hex: 0x19\n",
      "Input Hex: 0x7, Output Hex: 0x2\n",
      "Input Hex: 0x17, Output Hex: 0x18\n",
      "Input Hex: 0xf, Output Hex: 0x1c\n",
      "Input Hex: 0x1f, Output Hex: 0x17\n"
     ]
    }
   ],
   "source": [
    "binary_combinations = generate_binary_combinations(5)\n",
    "\n",
    "for combination in binary_combinations:\n",
    "    for i, bit in enumerate(combination):\n",
    "        gates[i].value = (bit == '1')\n",
    "\n",
    "    output_values = [outputs[bit].output() for bit in sorted(outputs)]\n",
    "\n",
    "    #print(f\"Input: {combination[::-1]}, Output: {output_values[::-1]}\")\n",
    "    #write input and output hex format\n",
    "    input_hex = hex(int(combination[::-1],2))\n",
    "    output_hex = hex(int(''.join(str(i) for i in output_values[::-1]),2))\n",
    "    print(f\"Input Hex: {input_hex}, Output Hex: {output_hex}\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Input Hex: 0x0, Output Hex: 0x4\n",
      "Input Hex: 0x10, Output Hex: 0x1e\n",
      "Input Hex: 0x8, Output Hex: 0x1b\n",
      "Input Hex: 0x18, Output Hex: 0x10\n",
      "Input Hex: 0x4, Output Hex: 0x1a\n",
      "Input Hex: 0x14, Output Hex: 0x0\n",
      "Input Hex: 0xc, Output Hex: 0x1d\n",
      "Input Hex: 0x1c, Output Hex: 0x16\n",
      "Input Hex: 0x2, Output Hex: 0x1f\n",
      "Input Hex: 0x12, Output Hex: 0x7\n",
      "Input Hex: 0xa, Output Hex: 0x8\n",
      "Input Hex: 0x1a, Output Hex: 0x1\n",
      "Input Hex: 0x6, Output Hex: 0x9\n",
      "Input Hex: 0x16, Output Hex: 0x11\n",
      "Input Hex: 0xe, Output Hex: 0x6\n",
      "Input Hex: 0x1e, Output Hex: 0xf\n",
      "Input Hex: 0x1, Output Hex: 0xb\n",
      "Input Hex: 0x11, Output Hex: 0x13\n",
      "Input Hex: 0x9, Output Hex: 0x5\n",
      "Input Hex: 0x19, Output Hex: 0xc\n",
      "Input Hex: 0x5, Output Hex: 0x15\n",
      "Input Hex: 0x15, Output Hex: 0xd\n",
      "Input Hex: 0xd, Output Hex: 0x3\n",
      "Input Hex: 0x1d, Output Hex: 0xa\n",
      "Input Hex: 0x3, Output Hex: 0x14\n",
      "Input Hex: 0x13, Output Hex: 0xe\n",
      "Input Hex: 0xb, Output Hex: 0x12\n",
      "Input Hex: 0x1b, Output Hex: 0x19\n",
      "Input Hex: 0x7, Output Hex: 0x2\n",
      "Input Hex: 0x17, Output Hex: 0x18\n",
      "Input Hex: 0xf, Output Hex: 0x1c\n",
      "Input Hex: 0x1f, Output Hex: 0x17\n"
     ]
    }
   ],
   "source": [
    "binary_combinations = generate_binary_combinations(5)\n",
    "\n",
    "for combination in binary_combinations:\n",
    "    for i, bit in enumerate(combination):\n",
    "        gates[i].value = (bit == '1')\n",
    "\n",
    "    output_values = [outputs[bit].output() for bit in sorted(outputs)]\n",
    "\n",
    "    #print(f\"Input: {combination[::-1]}, Output: {output_values[::-1]}\")\n",
    "    #write input and output hex format\n",
    "    input_hex = hex(int(combination[::-1],2))\n",
    "    output_hex = hex(int(''.join(str(i) for i in output_values[::-1]),2))\n",
    "    print(f\"Input Hex: {input_hex}, Output Hex: {output_hex}\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "sboxenv",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.9.6"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
