sr_bridge_soc_top_metalfill 1000
RES.9
0 0 3 Dec  5 22:30:43 2024                     
RES.9 {@ DMN2V overlap DMP2V not allowed
  DMP2V AND DMN2V
}
ADP.S.2g
0 0 3 Dec  5 22:30:43 2024                     
ADP.S.2g { @ dummy pad spacing < 2um.
  EXT DPDMY < 2 ABUT<90 SINGULAR REGION
}
NT_N.I.1
0 0 3 Dec  5 22:30:43 2024                     
NT_N.I.1 {@ NT_N interact DNW is not allowed. (Butted is allowed)
  NTN AND DNW
}
HRI.WARN
0 0 3 Dec  5 22:30:43 2024                     
HRI.WARN { @ RLPPDMY overlap OD is not allowed
  RLPPDMY AND OD   
}
NWR.R.1
0 0 4 Dec  5 22:30:43 2024                     
NWR.R.1 {@ NW resistor doped by implants not allowed.
  RWDMY AND NPOD
  RWDMY AND PPOD
}
NT_N.I.2
0 0 3 Dec  5 22:30:43 2024                     
NT_N.I.2 {@ only one OD region allowed to be put in an NT_N region
  NTN ENCLOSE OD > 1
}
NT_N.I.3
0 0 3 Dec  5 22:30:43 2024                     
NT_N.I.3 {@ A P+GATE is not allowed to be put in an NT_N region
  NTN AND GATE_PP
}
NT_N.I.4
0 0 6 Dec  5 22:30:43 2024                     
NT_N.I.4 {@ A bent poly region is not allowed to put in an NT_N region
  EXT NTN_PO_W < 0.18 ABUT == 90 INTERSECTING ONLY
  INT NTN_PO_W < 0.18 ABUT == 90 INTERSECTING ONLY
  EXT NTN_PO_W < 0.18 ABUT == 135 INTERSECTING ONLY
  INT NTN_PO_W < 0.18 ABUT == 135 INTERSECTING ONLY
}
NT_N.W.1
0 0 3 Dec  5 22:30:43 2024                     
NT_N.W.1 {@ For CL018LV 1.5V/2.5V, CL018G 1.8V/3.3V minimum dimension of a NT_N region < 0.74
  INT NTN < NT_N_W_1 ABUT < 90 SINGULAR REGION
}
NT_N.W.2_LV
0 0 3 Dec  5 22:30:43 2024                     
NT_N.W.2_LV {@ Minimum Poly gate dimension of a 1.8V blocked NT_N device < 0.5
  INT NTN_GATE_W < 0.5 ABUT < 90 REGION
}
NT_N.W.2_3.3V
0 0 4 Dec  5 22:30:43 2024                     
NT_N.W.2_3.3V {@ For CL018LV 1.5V/3.3V, CL018LV 1.5V/2.5V, CL018G 1.8V/3.3V, minimum Poly gate dimension of a {2.5V or 3.3V} blocked NT_N device < 1.2
  Z = NTN_GATE_W INSIDE EDGE OD2
  INT Z < 1.2 ABUT < 90 REGION
}
NT_N.S.1
0 0 3 Dec  5 22:30:43 2024                     
NT_N.S.1 {@ Minimum space between two NT_N regions < 0.86
  EXT NTN < NT_N_S_1 ABUT < 90 SINGULAR REGION
}
NT_N.E.1
0 0 8 Dec  5 22:30:43 2024                     
NT_N.E.1 {@ Maximum and Minimum extension from NT_N region beyond an NP OD region 0.26
  A = NTN INTERACT NPOD
  B = NPOD INTERACT NTN
  C = SIZE B BY NT_N_E_1
  D = SIZE A BY -NT_N_E_1
  A XOR C
  B XOR D
}
NT_N.C.1
0 0 4 Dec  5 22:30:43 2024                     
NT_N.C.1 {@ MInimum clearance from NT_N to OD < 0.52
  EXT OD NTN < NT_N_C_1 ABUT < 90 SINGULAR REGION
  OD CUT NTN    
}
NT_N.PO.1
0 0 3 Dec  5 22:30:43 2024                     
NT_N.PO.1 {@ Minimum overlap of a PO region extended into field oxide(endcap) < 0.35
  ENC NTN_OD POLY < 0.35 ABUT < 90 SINGULAR REGION
}
OD.W.1_OD.W.2
0 0 3 Dec  5 22:30:43 2024                     
OD.W.1_OD.W.2 { @ Min. OD width for MOS and interconnect < 0.22
  INT OD < 0.22 ABUT < 90 SINGULAR REGION
}
OD.S.1
0 0 3 Dec  5 22:30:43 2024                     
OD.S.1 { @ Min. OD space < 0.28
  EXT OD < 0.28 ABUT < 90 SINGULAR REGION 
}
OD.A.1
0 0 3 Dec  5 22:30:43 2024                     
OD.A.1 { @ Min. area of stand-alone OD region < 0.202
  OD AREA < 0.202
}
OD2.W.1
0 0 3 Dec  5 22:30:43 2024                     
OD2.W.1 { @ Minimum width of an OD2 region >= 0.6 um
  INT OD2 < OD2_W_1 ABUT < 90 SINGULAR REGION
}
OD2.S.1
0 0 4 Dec  5 22:30:43 2024                     
OD2.S.1 { @ For two well process (1.8V/3.3V C018G), minimum space between two OD2
          @ regions. Merge if the space is less than 0.45um.>=0.45um
  EXT OD2 < 0.45 ABUT < 90 SINGULAR REGION
}
OD2.E.2
0 0 6 Dec  5 22:30:43 2024                     
OD2.E.2 { @ Minimum extension of OD2 region beyond {2.5V or 3.3V or 5V} transistor
          @ gate poly in the source/drain OD direction OD2 cut poly GATE is not
          @ allowed. >=0.4um
  ENC GATE_W OD2_BEDGE < 0.40 ABUT < 90 REGION 
  ALL_GATE CUT OD2    
}
PO.W.3
0 0 3 Dec  5 22:30:43 2024                     
PO.W.3 { @ Min. POLY width for interconnect, 1.8V NMOS, 1.8V PMOS < 0.18
  INT POLY < 0.18 ABUT < 90 SINGULAR REGION
}
PO.W.1_3.3V
0 0 3 Dec  5 22:30:43 2024                     
PO.W.1_3.3V { @ Min. POLY gate length 3.3V pmos < 0.30
  INT HV_PGATE_W < 0.30 ABUT < 90 REGION
}
PO.W.2_3.3V
0 0 3 Dec  5 22:30:43 2024                     
PO.W.2_3.3V { @ Min. POLY gate length 3.3v nmos < 0.35
  INT HV_NGATE_W < 0.35 ABUT < 90 REGION
}
PO.S.1
0 0 4 Dec  5 22:30:43 2024                     
PO.S.1 { @ Min. POLY space on OD with contact < 0.375
  Y = ALL_GATE COINCIDENT OUTSIDE EDGE ASD1
  EXT Y < 0.375 ABUT < 90 REGION
}
PO.S.2_PO.S.3
0 0 3 Dec  5 22:30:43 2024                     
PO.S.2_PO.S.3 { @ Min. POLY space: on OD w/o contact and interconnect < 0.25
  EXT POLY < 0.25 ABUT < 90  SINGULAR REGION
}
PO.C.1
0 0 3 Dec  5 22:30:43 2024                     
PO.C.1 { @ Min. POLY on field space to active < 0.1
  EXT POLY OD < 0.1 ABUT < 89.5 SINGULAR REGION
}
PO.C.2
0 0 3 Dec  5 22:30:43 2024                     
PO.C.2 { @ Min. OD overhang gate < 0.32
  ENC POLY OD < PO_C_2 ABUT < 89.5 SINGULAR REGION
}
PO.O.1
0 0 3 Dec  5 22:30:43 2024                     
PO.O.1 { @ Min. POLY overhang active < 0.22
   ENC OD POLY < 0.22 ABUT < 89.5 SINGULAR REGION
}
PO.R.1B
0 0 3 Dec  5 22:30:43 2024                     
PO.R.1B { @ 45 degree 1.8V gate min. length < 0.21
  INT LVGT < 0.21 ANGLED == 2 OPPOSITE REGION
}
PO.R.2
0 0 14 Dec  5 22:30:43 2024                    
PO.R.2 { @ Max. POLY length between contacts when PO width less than 0.24um > 50
  LONG_PO = AREA ILP1 > 0.18*PO_R_2
  CHECK_PO = LONG_PO INTERACT CO
  CHECK_CO = CO INTERACT CHECK_PO
  CO_A = SIZE CHECK_CO BY PO_R_2 / 2 INSIDE OF CHECK_PO STEP 0.25 
  PO_A = CHECK_PO INTERACT CO_A == 1
  PO_B = CHECK_PO INTERACT CO_A > 1
  CO_B = CO_A INTERACT PO_A
  CO_C = SIZE CO_B BY PO_R_2 / 2 INSIDE OF PO_A STEP 0.25 
  BAD = (PO_A NOT CO_C) OR (PO_B NOT CO_A)
  BAD_EDGE = BAD COIN INSIDE EDGE POLY
  ERROR = INT BAD_EDGE <= 0.24 ABUT < 90 REGION
  CHECK_PO INTERACT ERROR
}
RES.10
0 0 4 Dec  5 22:30:43 2024                     
RES.10 {@ Minimum clearence from DMN2V to GATE(overlap is not allowed) >=0.35um
    EXT DMN2V ALL_GATE <0.35 ABUT < 90 SINGULAR REGION 
    DMN2V AND ALL_GATE
}
RES.11
0 0 4 Dec  5 22:30:43 2024                     
RES.11 {@ Minimum clearence from DMP2V to GATE(overlap is not allowed) >=0.35um
    EXT DMP2V ALL_GATE <0.35 ABUT < 90 SINGULAR REGION 
    DMP2V AND ALL_GATE
}
RES.13
0 0 3 Dec  5 22:30:43 2024                     
RES.13 {@ Minimum clearance from poly resistor to OD edge >= 0.2
	EXT PORESC OD < RES_13 ABUT < 90 SINGULAR REGION
}
RES.HRI.11
0 0 7 Dec  5 22:30:43 2024                     
RES.HRI.11 { @ RLPPDMY and PP must be butted (overlap is not allow)
	(RLPPDMY AND PP) AND POLY
	A = PP INSIDE EDGE (POLY INTERACT HREPC)
	B = PP AND (POLY INTERACT HREPC)
	HREPC NOT TOUCH B == 2
	A NOT COIN OUTSIDE EDGE RLPPDMY
}
PP.W.1
0 0 3 Dec  5 22:30:43 2024                     
PP.W.1 { @ PP width < 0.44
INT PP < PP_W_1 ABUT < 90 SINGULAR REGION
}
PP.S.1
0 0 3 Dec  5 22:30:43 2024                     
PP.S.1 { @ PP space < 0.44
  EXT PP < PP_S_1 ABUT < 90 SINGULAR REGION
}
PP.C.5
0 0 4 Dec  5 22:30:43 2024                     
PP.C.5 { @ PP extension over (P gate) + (field poly within 0.35um) < 0.32 um
  // This rule must extend out of gate in the direction of PO by 0.35um
  EXGATE_PP NOT PP
}
PP.A.1
0 0 3 Dec  5 22:30:43 2024                     
PP.A.1 { @ Minimum area of PP < 0.3844
  PP AREA < 0.3844
}
PP.R.1_NP.R.1
0 0 3 Dec  5 22:30:43 2024                     
PP.R.1_NP.R.1 { @ PP and NP not allowed to overlap
  PP AND NP
}
NP.W.1
0 0 3 Dec  5 22:30:43 2024                     
NP.W.1 { @ NP width < 0.44
  INT NP < NP_W_1 ABUT < 90 SINGULAR REGION
}
NP.S.1
0 0 3 Dec  5 22:30:43 2024                     
NP.S.1 { @ NP space < 0.44
  EXT NP < NP_S_1 ABUT < 90 SINGULAR REGION
}
NP.C.5
0 0 4 Dec  5 22:30:43 2024                     
NP.C.5 { @ NP extension over (N gate) + (field poly within 0.35um) < 0.32 um
  // This rule must extend out of gate in the direction of PO by 0.35um
	EXGATE_NP NOT NP
}
NP.O.1
0 0 3 Dec  5 22:30:43 2024                     
NP.O.1 { @ NP extends into n active < 0.230
  INT OD NP < 0.230 ABUT > 0 < 90 SINGULAR REGION 
}
NP.A.1
0 0 3 Dec  5 22:30:43 2024                     
NP.A.1 { @ Minimum area of NP < 0.3844
  NP AREA < 0.3844
}
NP.E.6
0 0 3 Dec  5 22:30:43 2024                     
NP.E.6 { @ Min enc of POLY resistor by NP < 0.18
  ENC PORES NP < 0.18 ABUT < 90 SINGULAR REGION
}
RPO.W.1
0 0 3 Dec  5 22:30:43 2024                     
RPO.W.1 { @ Minimum RPO width < 0.43
  INT RPO < 0.43 ABUT < 90 SINGULAR REGION
}
RPO.S.1
0 0 3 Dec  5 22:30:43 2024                     
RPO.S.1 { @ Minimum RPO space < 0.43
  EXT RPO < RPO_S_1 ABUT < 90 SINGULAR REGION
}
RPO.C.2
0 0 4 Dec  5 22:30:43 2024                     
RPO.C.2 { @ Minimum RPO space to CO < 0.22
  EXT RPO CO < RPO_C_2 ABUT < 90 SINGULAR REGION
  CO AND RPO     
}
RPO.C.3
0 0 6 Dec  5 22:30:43 2024                     
RPO.C.3 { @ Minimum RPO space to gate < 0.45 
    	  @exclude ESD part
  A = ((((ALL_GATE NOT DRCDMY) NOT ESD1DMY) NOT ESD2DMY) NOT ESD3DMY ) NOT SDI
  EXT RPO A < 0.45 ABUT < 90 SINGULAR REGION 
  RPO AND A
}
RPO.C.6
0 0 3 Dec  5 22:30:43 2024                     
RPO.C.6 { @ Minimum clearance RPO to unrelated poly < 0.3um
  EXT RPO POLY_ISO < 0.30 ABUT < 90 SINGULAR REGION
}
RPO.A.1
0 0 3 Dec  5 22:30:43 2024                     
RPO.A.1 { @ RPO min. area < 2 um*um
  AREA RPO < 2
}
RPO.A.2
0 0 5 Dec  5 22:30:43 2024                     
RPO.A.2 { @ Enclosed Area >= 1 um2
  A = HOLES RPO INNER < RPO_A_2pre 
  B = A NOT RPO
  AREA B < RPO_A_2
}  
CO.S.1
0 0 3 Dec  5 22:30:43 2024                     
CO.S.1 { @ contact spacing < 0.25
  EXT CO < 0.25 ABUT < 90 SINGULAR REGION
}
CO.S.2
0 0 7 Dec  5 22:30:43 2024                     
CO.S.2  { @ Min space between two contacts in larger than 4x4 array.
  A = SIZE CO BY 0.30/2 OVERUNDER	// space < 0.3um treat as array
  B = SIZE A BY 0.7 UNDEROVER	// (0.22*3+0.3*2) = 1.26  (3 COs Mix.)
  C = B INTERACT CO >= 16	// 1.63-0.22 = 1.41       (Max. CO shift space) 
  D = CO INTERACT C		// so 1.26 < CONTY width < 1.41
  EXT D < 0.28			// & we use CONTY width = 1.4
}
CO.C.1_CO.R.1
0 0 4 Dec  5 22:30:43 2024                     
CO.C.1_CO.R.1 { @ diff contact to gate space < 0.16, or contact on gate
  EXT CO_DIFF ALL_GATE < 0.16 ABUT < 90 SINGULAR REGION
  CO_DIFF AND ALL_GATE    
}
CO.C.2
0 0 3 Dec  5 22:30:43 2024                     
CO.C.2 { @ poly contact space to OD < 0.20
  EXT CO_POLY OD < 0.20 ABUT < 90 SINGULAR REGION
}
CO.E.1
0 0 4 Dec  5 22:30:43 2024                     
CO.E.1 { @ active olap contact < 0.10, also floating contacts
  ENC CO_DIFF OD < 0.10 ABUT < 90 SINGULAR REGION
  CO_DIFF OUTSIDE EDGE OD    
}
CO.E.2
0 0 4 Dec  5 22:30:43 2024                     
CO.E.2 { @ poly olap contact < 0.10
  ENC CO_POLY POLY_ISO < 0.10 ABUT < 90 SINGULAR REGION
  CO_POLY CUT POLY_ISO    
}
CO.E.4
0 0 4 Dec  5 22:30:43 2024                     
CO.E.4 { @ implant olap contact < 0.12
  ENC CO_DIFF NP < CO_E_4 ABUT < 90 SINGULAR REGION
  NP INSIDE EDGE CO_DIFF    
}
CO.R.4
0 0 4 Dec  5 22:30:43 2024                     
CO.R.4 { @ CO and {PO INTERACT(RPDMY(54;0) OR RPDMY(drawing1)(54;1) OR RLPPDMY)} must be fully covered by {NP OR PP}
   A = CO AND (POLY INTERACT(RPDUMMY OR RLPPDMY))
   A NOT (NP OR PP)
}
VIA1.S.1
0 0 3 Dec  5 22:30:43 2024                     
VIA1.S.1 { @ Min. VIA1 space < 0.26
  EXT VIA1 < 0.26 ABUT < 90 SINGULAR REGION 
}
ADP.S.1_VIA1
0 0 3 Dec  5 22:30:43 2024                     
ADP.S.1_VIA1 { @ Via1 spacing (the same level) < 0.58um.
  EXT DP_V1 < 0.58 ABUT<90 SINGULAR REGION
}
ADP.W.3g
0 0 4 Dec  5 22:30:43 2024                     
ADP.W.3g { @ dummy pad width > 80um
  DPADG = INT DPDMY <= 80 REGION OPPOSITE ABUT>0<90
  DPDMY NOT DPADG
}
ADP.W.4g
0 0 3 Dec  5 22:30:43 2024                     
ADP.W.4g { @ dummy pad width < 40um
  INT DPDMY < 40  ABUT>0<90 SINGULAR REGION
}
ADP.S.1_PL_V1
0 0 3 Dec  5 22:30:43 2024                     
ADP.S.1_PL_V1 { @ Via1 spacing (the same level) < 0.58um.
  EXT PL_V1 < 0.58 ABUT<90 SINGULAR REGION
}
AMS.1.MD
0 0 4 Dec  5 22:30:43 2024                     
AMS.1.MD { @ Wide Metal (>35um) must have slot
  A = (SIZE ( SIZE MDEXD BY 1.0 UNDEROVER ) BY 17.5 UNDEROVER TRUNCATE 17.5) AND MDEXD
  ENCLOSE RECTANGLE A 35.005 35.005    
}
ESD.6g
0 0 4 Dec  5 22:30:43 2024                     
ESD.6g { @ Unit finger width of NMOS and PMOS for I/O buffer and power clamp device 15um <= width <= 60um.
  PATH LENGTH EGTE_W >0  < 15
  PATH LENGTH EGTE_W >60 < 999
}
ESD.18g_1.8V
0 0 3 Dec  5 22:30:43 2024                     
ESD.18g_1.8V { @ Minimum 1.8V IO ESD NMOS/PMOS gate length >=0.25um
  INT LEGT < 0.25 ABUT < 90 SINGULAR REGION
}
ESD.18g_3.3V_N
0 0 3 Dec  5 22:30:43 2024                     
ESD.18g_3.3V_N { @ Minimum 3.3V IO ESD NMOS gate length >= 0.4um
  INT HEGN < 0.4 ABUT < 90 SINGULAR REGION
}
ESD.18g_3.3V_P
0 0 3 Dec  5 22:30:43 2024                     
ESD.18g_3.3V_P { @ Minimum 3.3V IO ESD PMOS gate length >= 0.3um
  INT HEGP < 0.3 ABUT < 90 SINGULAR REGION
}
ESD.32g
0 0 4 Dec  5 22:30:43 2024                     
ESD.32g { @The minimum width of RPO on drain side (X) for 1.8V NMOS and 5V/3.3V/1.8V/1.5V PMOS.>=1.5um
  Y = RPO1 INSIDE EDGE OD
  INT Y < 1.5 ABUT < 90 REGION
}
HIA.9g
0 0 3 Dec  5 22:30:43 2024                     
HIA.9g { @ HIA_DUMMY enclosure of OD >= 0  
  HIADMY INSIDE EDGE OD
}
HIA.18g
0 0 3 Dec  5 22:30:43 2024                     
HIA.18g { @ HIA Dummy must be covered by DIODMY
  HIADMY NOT DIODUMMY
}
PO.W.1_HRI
0 0 4 Dec  5 22:30:43 2024                     
PO.W.1_HRI { @ Min. width of PO region for HRI poly resistor >= 1.0um
  HREPC = HREP INTERACT RLPPDMY
  INT HREPC < 1.0 ABUT < 90 SINGULAR REGION    
}
_PO.R.1A.MM
0 0 5 Dec  5 22:30:43 2024                     
_PO.R.1A.MM { @ 90 degree L shape and U shape bent gates are not allowed
  NORM_GATE_W = GATE_W OUTSIDE EDGE VARDMY
  EXT NORM_GATE_W < 0.18 ABUT == 90 INTERSECTING ONLY
  INT NORM_GATE_W < 0.18 ABUT == 90 INTERSECTING ONLY
}
_PP.E.6.MM
0 0 4 Dec  5 22:30:43 2024                     
_PP.E.6.MM { @ Min. extension of a PP region beyond a PO as resistor >= 0.18 um
  ENC PORES PP < PP_E_6_2 ABUT < 90 SINGULAR REGION
  ((RPO AND POLY) NOT IMP) NOT HRI
}
RPO.O.1_HRI
0 0 11 Dec  5 22:30:43 2024                    
RPO.O.1_HRI { @ Min. and Max. overlap of a PP region to RPO region for HRI == 0.3um
  X = POLY_ISO INTERACT HRI
  Y = RPO INSIDE EDGE X
  INT PP Y < 0.3 ABUT < 90
  Y OUTSIDE EDGE PP	// not overlap by P+ not allowed.
  Z = EXPAND EDGE Y INSIDE BY 0.30
  PPPO = PP AND POLY
  A = PPPO AND PORES
  B = A INTERACT HRI
  B NOT Z
}
DNW.W.1
0 0 3 Dec  5 22:30:43 2024                     
DNW.W.1 { @ Min. width of a DNW region >= 3um
  INT DNW < 3.0 ABUT < 90 SINGULAR REGION
}
DNW.S.1
0 0 3 Dec  5 22:30:43 2024                     
DNW.S.1 { @ Min. space between two DNW regions >= 5um
  EXT DNW < 5.0 ABUT < 90 SINGULAR REGION
}
DNW.R.4
0 0 3 Dec  5 22:30:43 2024                     
DNW.R.4 { @ It is not allowed to use DNW as a resistor
  AND DNW RWDMY
}
VTM_N.W.1
0 0 3 Dec  5 22:30:43 2024                     
VTM_N.W.1 { @ Min. dimension of a VTM_N region >= 0.74um
  INT VTMN < 0.74 ABUT < 90 SINGULAR REGION
}
VTM_N.W.2
0 0 4 Dec  5 22:30:43 2024                     
VTM_N.W.2 { @ Min. PO gate dimension of a 1.8V medium Vt NMOS >= 0.3um
  Z = GATE_W INSIDE EDGE VTMN
  INT Z < 0.3 ABUT < 90 REGION
}
VTM_N.W.3
0 0 4 Dec  5 22:30:43 2024                     
VTM_N.W.3 { @ Min. PO gate dimension of a 3.3V medium Vt NMOS >= 0.6um
  Z = HV_NGATE_W INSIDE EDGE VTMN
  INT Z < 0.6 ABUT < 90 REGION
}
VTM_N.S.1
0 0 3 Dec  5 22:30:43 2024                     
VTM_N.S.1 { @ Min. space between two VTM_N regions >= 0.44um
  EXT VTMN < 0.44 ABUT < 90 SINGULAR REGION
}
VTM_N.R.2
0 0 3 Dec  5 22:30:43 2024                     
VTM_N.R.2 {@ VTM_N interact NT_N is not allowed (butted is allowed)
  VTMN AND NTN
}
VTM_N.R.3
0 0 3 Dec  5 22:30:43 2024                     
VTM_N.R.3 {@ A P+ Gate is not allowed in VTM_N region
  VTMN AND GATE_PP
}
VTM_N.R.4
0 0 4 Dec  5 22:30:43 2024                     
VTM_N.R.4 {@ A bent PO region is not allowed in VTM_N region
  VTMN_PO = POLY AND VTMN
  VERTEX VTMN_PO != 4
}
VTM_N.R.5
0 0 4 Dec  5 22:30:43 2024                     
VTM_N.R.5 { @ Min. clearance from an OD region in VTM_N region to a PO on field oxide >= 0.26um
  VTMN_OD = VTMN AND OD
  EXT VTMN_OD POLY_ISO < 0.26 ABUT > 0 < 90 SINGULAR REGION
}  
VTM_P.W.1
0 0 3 Dec  5 22:30:43 2024                     
VTM_P.W.1 { @ Min. dimension of a VTM_P region >= 0.74um
  INT VTMP < 0.74 ABUT < 90 SINGULAR REGION
}
VTM_P.W.2
0 0 4 Dec  5 22:30:43 2024                     
VTM_P.W.2 { @ Min. PO gate dimension of a 1.8V medium Vt PMOS >= 0.25um
  Z = GATE_W INSIDE EDGE VTMP
  INT Z < 0.25 ABUT < 90 REGION
}
VTM_P.S.1
0 0 3 Dec  5 22:30:43 2024                     
VTM_P.S.1 { @ Min. space between two VTM_P regions >= 0.44um
  EXT VTMP < 0.44 ABUT < 90 SINGULAR REGION
}
VTM_P.R.2
0 0 3 Dec  5 22:30:43 2024                     
VTM_P.R.2 {@ VTM_P interact NT_N is not allow, butted is allowed
  VTMP AND NTN
}
VTM_P.R.3
0 0 3 Dec  5 22:30:43 2024                     
VTM_P.R.3 { @ VTM_P interact OD2 is not allowed.
  VTMP AND OD2 
}
VTM_P.R.4
0 0 3 Dec  5 22:30:43 2024                     
VTM_P.R.4 {@ A N+ Gate is not allowed in VTM_P region
  VTMP AND GATE_NP
}
VTM_P.R.5
0 0 4 Dec  5 22:30:43 2024                     
VTM_P.R.5 {@ A bent PO region is not allowed in VTM_P region
  VTMP_PO = POLY AND VTMP
  VERTEX VTMP_PO != 4
}
VTM_P.R.6
0 0 4 Dec  5 22:30:43 2024                     
VTM_P.R.6 { @ Min. clearance from an OD region in VTM_P region to a PO on field oxide >= 0.26um
  VTMP_OD = VTMP AND OD
  EXT VTMP_OD POLY_ISO < 0.26 ABUT > 0 < 90 SINGULAR REGION
}   
HRI.W.1
0 0 3 Dec  5 22:30:43 2024                     
HRI.W.1 { @ Min. width of a HRI region >= 0.44um
  INT HRI < 0.44 ABUT < 90 SINGULAR REGION
}
HRI.S.1
0 0 3 Dec  5 22:30:43 2024                     
HRI.S.1 { @ Min. space between two HRI regions >= 0.44um
  EXT HRI < 0.44 ABUT < 90 SINGULAR REGION
}
HRI.C.2
0 0 3 Dec  5 22:30:43 2024                     
HRI.C.2 { @ Min. clearance from an HRI region to a PP region >= 0.26um
  EXT HRI PP < 0.26 ABUT < 90 SINGULAR REGION
}
HRI.C.3_C.4
0 0 3 Dec  5 22:30:43 2024                     
HRI.C.3_C.4 { @ Min. clearance from an HRI edge to Poly gate >= 0.32um
  EXT HRI ALL_GATE < 0.32 ABUT < 90 SINGULAR REGION
}
HRI.E.1
0 0 4 Dec  5 22:30:43 2024                     
HRI.E.1 { @ Min. enclosure from an HRI region beyond a PO resistor region >= 0.26um
  ENC PORES HRI < 0.26 ABUT < 90 SINGULAR REGION
  ( PORES NOT OUTSIDE HRI ) NOT HRI    
}
HRI.R.1
0 0 3 Dec  5 22:30:43 2024                     
HRI.R.1 { @ Overlap of NP and HRI is not allowed
  HRI AND NP
}
HRI.R.2
0 0 3 Dec  5 22:30:43 2024                     
HRI.R.2 { @ Overlap of OD and HRI is not allowed
  HRI AND OD
}  
HRI.A.1
0 0 3 Dec  5 22:30:43 2024                     
HRI.A.1 { @ Min. area of a HRI region >= 0.3844um2
  HRI AREA < 0.3844
}
DOD.W.1
0 0 3 Dec  5 22:30:43 2024                     
DOD.W.1 { @Minimum width >= 2 um
   INT DOD < DOD_W_1 ABUT < 90 SINGULAR REGION
}
DOD.S.1
0 0 3 Dec  5 22:30:43 2024                     
DOD.S.1 { @Minimum space between two DOD >= 1.2 um
   EXT DOD < DOD_S_1 ABUT < 90 SINGULAR REGION
}
DOD.C.1
0 0 4 Dec  5 22:30:43 2024                     
DOD.C.1 { @Minimum clearance from DOD to OD (overlap is not allowed) >= 1.2 um
   EXT DOD ODi < DOD_C_1 ABUT < 90 SINGULAR REGION
   DOD AND ODi
}
DOD.C.2
0 0 4 Dec  5 22:30:43 2024                     
DOD.C.2 { @Minimum clearance from DOD to PO (overlap is not allowed) >= 1.2 um
   EXT DOD POLYi < DOD_C_2 ABUT < 90 SINGULAR REGION
   DOD AND POLYi
}
DOD.C.4
0 0 4 Dec  5 22:30:43 2024                     
DOD.C.4 { @Minimum clearance from DOD to NW (cut is not allowed) >= 0.6 um
   EXT DOD NWELi < DOD_C_4 ABUT < 90 SINGULAR REGION
   DOD CUT NWELi
}
DOD.C.5
0 0 4 Dec  5 22:30:43 2024                     
DOD.C.5 { @Minimum clearance from DOD to FW (overlap is not allowed) >= 1.2 um
   EXT DOD FWi < DOD_C_5 ABUT < 90 SINGULAR REGION
   DOD AND FWi
}
DOD.C.6
0 0 4 Dec  5 22:30:43 2024                     
DOD.C.6 { @Minimum clearance from DOD to LMARK (overlap is not allowed) >= 1.2 um
   EXT DOD LMARK < DOD_C_6 ABUT < 90 SINGULAR REGION
   DOD AND LMARK
}
DOD.C.7
0 0 4 Dec  5 22:30:43 2024                     
DOD.C.7 { @Minimum clearance from DOD to RWDMY (overlap is not allowed) >= 1.2 um
   EXT DOD RWDMY < DOD_C_7 ABUT < 90 SINGULAR REGION
   DOD AND RWDMY
}
DOD.C.8
0 0 4 Dec  5 22:30:43 2024                     
DOD.C.8 { @Minimum clearance from DOD to LOGO (overlap is not allowed) >= 3 um
   EXT DOD LOGO < DOD_C_8 ABUT < 90 SINGULAR REGION
   DOD AND LOGO
}
DOD.C.9
0 0 4 Dec  5 22:30:43 2024                     
DOD.C.9 { @Minimum clearance from DOD to INDDMY (overlap is not allowed) >= 1.2 um
   EXT DOD INDDMY < DOD_C_9 ABUT < 90 SINGULAR REGION
   DOD AND INDDMY
}
DOD.C.13
0 0 4 Dec  5 22:30:43 2024                     
DOD.C.13 { @Minimum clearance from DOD to DTi (overlap is not allowed) >= 1.2 um
   EXT DOD DTi < DOD_C_13 ABUT < 90 SINGULAR REGION
   DOD AND DTi
}
DOD.C.14
0 0 4 Dec  5 22:30:43 2024                     
DOD.C.14 { @Minimum clearance from DOD to BJTDUMMY (overlap is not allowed) >= 10 um
   EXT DOD BJTDUMMY < DOD_C_14 ABUT < 90 SINGULAR REGION
   DOD AND BJTDUMMY
}
DOD.C.15
0 0 4 Dec  5 22:30:43 2024                     
DOD.C.15 { @Minimum clearance from DOD to FLASH (overlap is not allowed) >= 10 um
   EXT DOD FLASH < DOD_C_15 ABUT < 90 SINGULAR REGION
   DOD AND FLASH
}
DOD.E.1
0 0 3 Dec  5 22:30:43 2024                     
DOD.E.1 { @Minimum extension of NW beyond DOD >= 0.6
   ENC DOD NWELi < DOD_E_1 ABUT < 90 SINGULAR REGION
}
DOD.R.3
0 0 4 Dec  5 22:30:43 2024                     
DOD.R.3 { @The only shapes allowed are square(or rectangular) and solid
  HOLES DOD
  NOT RECTANGLE DOD ORTHOGONAL ONLY
}
DPO.W.1
0 0 3 Dec  5 22:30:43 2024                     
DPO.W.1 { @Minimum width >= 0.6 um
   INT DPO < DPO_W_1 ABUT < 90 SINGULAR REGION
}
DPO.S.1
0 0 3 Dec  5 22:30:43 2024                     
DPO.S.1 { @Minimum space between two DPO >= 0.3 um
   EXT DPO < DPO_S_1 ABUT < 90 SINGULAR REGION
}
DPO.C.1
0 0 4 Dec  5 22:30:43 2024                     
DPO.C.1 { @Minimum clearance from DPO to OD (overlap is not allowed) >= 1.2 um
   EXT DPO ODi < DPO_C_1 ABUT < 90 SINGULAR REGION
   DPO AND ODi
}
DPO.C.2
0 0 4 Dec  5 22:30:43 2024                     
DPO.C.2 { @Minimum clearance from DPO to PO (overlap is not allowed) >= 1.2 um
   EXT DPO POLYi < DPO_C_2 ABUT < 90 SINGULAR REGION
   DPO AND POLYi
}
DPO.C.4
0 0 4 Dec  5 22:30:43 2024                     
DPO.C.4 { @Minimum clearance from DPO to FW (overlap is not allowed) >= 1.2 um
   EXT DPO FWi < DPO_C_4 ABUT < 90 SINGULAR REGION
   DPO AND FWi
}
DPO.C.5
0 0 4 Dec  5 22:30:43 2024                     
DPO.C.5 { @Minimum clearance from DPO to LMARK (overlap is not allowed) >= 1.2 um
   EXT DPO LMARK < DPO_C_5 ABUT < 90 SINGULAR REGION
   DPO AND LMARK
}
DPO.C.6
0 0 4 Dec  5 22:30:43 2024                     
DPO.C.6 { @Minimum clearance from DPO to LOGO (overlap is not allowed) >= 3 um
   EXT DPO LOGO < DPO_C_6 ABUT < 90 SINGULAR REGION
   DPO AND LOGO
}
DPO.C.7
0 0 4 Dec  5 22:30:43 2024                     
DPO.C.7 { @Minimum clearance from DPO to INDDMY (overlap is not allowed) >= 1.2 um
   EXT DPO INDDMY < DPO_C_7 ABUT < 90 SINGULAR REGION
   DPO AND INDDMY
}
DPO.C.9
0 0 4 Dec  5 22:30:43 2024                     
DPO.C.9 { @Minimum clearance from DPO to DOD (overlap is not allowed) >= 0.3 um
   EXT DPO DOD < DPO_C_9 ABUT < 90 SINGULAR REGION
   DPO AND DOD
}
DPO.C.12
0 0 4 Dec  5 22:30:43 2024                     
DPO.C.12 { @Minimum clearance from DPO to BJTDMY (overlap is not allowed) >= 10 um
   EXT DPO BJTDUMMY < DPO_C_12 ABUT < 90 SINGULAR REGION
   DPO AND BJTDUMMY
}
DPO.C.13
0 0 4 Dec  5 22:30:43 2024                     
DPO.C.13 { @Minimum clearance from DPO to DTi (overlap is not allowed) >= 1.2 um
   EXT DPO DTi < DPO_C_13 ABUT < 90 SINGULAR REGION
   DPO AND DTi
}
DPO.C.14
0 0 4 Dec  5 22:30:43 2024                     
DPO.C.14 { @Minimum clearance from DPO to FLASH (overlap is not allowed) >= 10 um
   EXT DPO FLASH < DPO_C_14 ABUT < 90 SINGULAR REGION
   DPO AND FLASH
}
DPO.A.1
0 0 3 Dec  5 22:30:43 2024                     
DPO.A.1 { @Minimum area of DPO >= 1.2
   AREA DPO < DPO_A_1
}
DPO.R.3
0 0 4 Dec  5 22:30:43 2024                     
DPO.R.3 { @The only shapes allowed are square (or rectangular) and solid
  HOLES DPO
  NOT RECTANGLE DPO ORTHOGONAL ONLY
}
ANALOGDMY.A.1
0 0 3 Dec  5 22:30:43 2024                     
ANALOGDMY.A.1 { @ Min. area of ANALOGDMY >= 1.71 
	AREA ANALOGDMY < ANALOGDMY_A_1
}
ANALOGDMY.EX.1
0 0 3 Dec  5 22:30:43 2024                     
ANALOGDMY.EX.1 { @ Min. extension of ANALOGDMY beyond OD >= 0.32
    ENC OD ANALOGDMY  < ANALOGDMY_EX_1 ABUT < 90 SINGULAR REGION
}
ANALOGDMY.EX.2
0 0 4 Dec  5 22:30:43 2024                     
ANALOGDMY.EX.2 { @ Min. extension of ANALOGDMY beyond GATE POLY >= 0.4
    PRE = POLY INSIDE EDGE OD 
    ENC PRE ANALOGDMY < ANALOGDMY_EX_2
}
ANALOGDMY.R.1
0 0 3 Dec  5 22:30:43 2024                     
ANALOGDMY.R.1 { @ GATE POLY cut ANALOGDMY is not allowed 
	    ALL_GATE CUT ANALOGDMY
	}
ANALOGDMY.S.1
0 0 3 Dec  5 22:30:43 2024                     
ANALOGDMY.S.1{ @ Min. ANALOGDMY space >= 0.45
   EXT ANALOGDMY < ANALOGDMY_S_1  ABUT < 90 SINGULAR REGION
}
ANALOGDMY.S.3
0 0 5 Dec  5 22:30:43 2024                     
ANALOGDMY.S.3{ @ Min. space of ANALOGDMY TO GATE POLY in the same OD >= 0.4
   A = OD INTERACT ANALOGDMY
   B = ALL_GATE INTERACT A
   EXT ANALOGDMY B < ANALOGDMY_S_3  ABUT < 90 SINGULAR REGION
}
ANALOGDMY.S.4
0 0 3 Dec  5 22:30:43 2024                     
ANALOGDMY.S.4{ @ Min. space of ANALOGDMY TO PO >= 0.26
   EXT ANALOGDMY POLY < ANALOGDMY_S_4  ABUT < 90 SINGULAR REGION
}
ANALOGDMY.W.1
0 0 3 Dec  5 22:30:43 2024                     
ANALOGDMY.W.1{ @ Min. ANALOGDMY width >= 1.26
    INT ANALOGDMY < ANALOGDMY_W_1  ABUT < 90 SINGULAR REGION
}
NW.W.1
0 0 3 Dec  5 22:30:43 2024                     
NW.W.1 { @ Min. NWEL width < 0.86
  INT NWEL < 0.86 ABUT < 90 SINGULAR REGION
}
NW.W.2
0 0 3 Dec  5 22:30:43 2024                     
NW.W.2 { @ Min. HOT_NWEL width < 2.10
  INT HOT_NWEL < 2.10 ABUT < 90 SINGULAR REGION
}
NW.S.2
0 0 3 Dec  5 22:30:43 2024                     
NW.S.2 { @ Min. same potential NWEL space < 0.6
  EXT NWEL < 0.60 ABUT < 90 SINGULAR REGION
}
NWR.E.1
0 0 4 Dec  5 22:30:43 2024                     
NWR.E.1 {@ Min. OD enclose NWEL resistor < 1.0
  ENC NWRES ODWR < 1.0 ABUT < 90 SINGULAR REGION
  NWRES CUT ODWR    
}
NWR.E.2
0 0 4 Dec  5 22:30:43 2024                     
NWR.E.2 {@ Min. NWEL resistor enclose CO < 0.3
  ENC COWR NWRES < 0.3 ABUT < 90 SINGULAR REGION
  COWR CUT NWRES    
}
NWR.C.1
0 0 3 Dec  5 22:30:43 2024                     
NWR.C.1 {@ Min. RPO hole enclose NWEL < 0.3
  ENC NWRES RHWR < 0.3 ABUT < 90 SINGULAR REGION
}
NWR.C.2
0 0 3 Dec  5 22:30:43 2024                     
NWR.C.2 {@ Min. RPO enclose OD (with NWEL resistor) < 0.22
  ENC ODWR RPO < 0.22 ABUT < 90 SINGULAR REGION
}
NWR.C.3
0 0 4 Dec  5 22:30:43 2024                     
NWR.C.3 {@ Min. RPO hole enclose NWEL resistor CO < 0.3
  ENC COWR RHWR < 0.3 ABUT < 90 SINGULAR REGION
  COWR CUT RHWR    
}
NWR.O.1
0 0 6 Dec  5 22:30:43 2024                     
NWR.O.1 {@ Min. RPO overlap NP < 0.4
  INT NPWR RPO < 0.4 ABUT < 90 SINGULAR REGION
  X = RPO INTERACT NWRES
  H = HOLES X INNER
  H NOT NPWR
}
NWR.R.3
0 0 4 Dec  5 22:30:43 2024                     
NWR.R.3{@ Only one NW inside NWROD is allowed in one OD.
   A = ODWR INTERACT (NWRES AND ODWR)>1
   NWRES INTERACT A
}  
NWR.R.4
0 0 5 Dec  5 22:30:43 2024                     
NWR.R.4{@ Only two NPS in NWROD is allowed in one od.
 C = ODWR INTERACT (NP INTERACT NWRES) != 2
 NP INTERACT C
 ODWR NOT INTERACT ( NP INTERACT NWRES)
}
NWR.R.5
0 0 5 Dec  5 22:30:43 2024                     
NWR.R.5 { @ ONLY TWO RPO HOLES IN NWROD ARE ALLOWED.
   A = ODWR INTERACT RPONWR_H != 2
   D = ODWR NOT INTERACT RPONWR_H
   RPONWR_H INTERACT (A OR D)
}  
NWR.R.6
0 0 6 Dec  5 22:30:43 2024                     
NWR.R.6 { @ For U-shape or S-shape NWROD, both OD and NW must be U-shape or S-shape and the OD edge must be 
    	  @ parallel to the NW edge. DRC can only flag the pattern without OD space while 2 edges of NW 
	  @ [NW space or notch <= 5 um] parallel length > 0 um
  A = (EXT NWRES < 5 OPPOSITE REGION NOTCH) NOT NWRES
  A INSIDE ODWR      
} 
NWR.E.3
0 0 4 Dec  5 22:30:43 2024                     
NWR.E.3 { @ Min. extension of NP to OD (NWEL resistor under STI) 0.18 um
  ENC ODWR_STI NPWR_STI < 0.18 ABUT < 90 SINGULAR REGION
  ODWR_STI NOT NPWR_STI
}
NT_N.C.2
0 0 4 Dec  5 22:30:43 2024                     
NT_N.C.2 {@ Minimum clearance frome a NT_N region to NWEL edge < 1.66
  EXT NTN NWEL < 1.66 ABUT < 90 SINGULAR REGION
  NTN AND NWEL
}
OD.C.1
0 0 4 Dec  5 22:30:43 2024                     
OD.C.1 { @ Min. NWEL olap NPOD tie down < 0.12
  ENC NPOD NONWR < 0.12 ABUT < 90 SINGULAR REGION
  NPOD CUT NONWR
}
OD.C.2_OD.C.3
0 0 6 Dec  5 22:30:43 2024                     
OD.C.2_OD.C.3 { @ Min. NWEL to NPOD space < 0.43
  A = NPOD NOT INSIDE NWEL
  X = A NOT ODWR
  EXT X NWEL < 0.43 ABUT < 90 SINGULAR REGION
  X CUT NWEL
}
OD.C.4
0 0 4 Dec  5 22:30:43 2024                     
OD.C.4 { @ NWEL overlap PPOD < 0.43
  ENC PPOD NWEL < 0.43 ABUT < 90 SINGULAR REGION
  PPOD CUT NWEL    
}
OD.C.5
0 0 3 Dec  5 22:30:43 2024                     
OD.C.5 { @ NWEL space PPOD outside NW < 0.12
  EXT PTAP NWEL < 0.12 ABUT < 90 SINGULAR REGION
}
OD.W.3
0 0 9 Dec  5 22:30:43 2024                     
OD.W.3 { @ Length of active with width < 0.42 um, connected to butted strap > 0.8 um
  SD = (DACT INTERACT ALL_GATE) NOT ALL_GATE
  NP_PP_BTE = NPOD COIN OUTSIDE EDGE PPOD  
  BUTTED_EDGE = LENGTH NP_PP_BTE < OD_W_3_J
  CHECK_SD = SD WITH EDGE BUTTED_EDGE
  NARROW_SD = INT (CHECK_SD COIN INSIDE EDGE OD) < OD_W_3_J ABUT < 90 OPPOSITE REGION 
  CHECK_OD = (NARROW_SD WITH EDGE BUTTED_EDGE) OR (NARROW_SD WITH EDGE GATE_W)
  PATH LENGTH (OD COIN INSIDE EDGE CHECK_OD) > OD_W_3_T
}
OD.R.5
0 0 6 Dec  5 22:30:43 2024                     
OD.R.5 { @ (NW OR ULLNW) cut {(OD INTERACT(OD NOT (NP OR PP))) NOT INTERACT CO} is not allowed (except NW fully inside OD or OD fully inside NW)
     PRE =(OD INTERACT(OD NOT (NP OR PP))) NOT INTERACT CO
	 A = NWEL INSIDE PRE 
	 B = PRE INSIDE NWEL
	 (NWEL NOT A ) CUT  (PRE NOT B) 	
}
OD2.E.1
0 0 5 Dec  5 22:30:43 2024                     
OD2.E.1 { @ Minimum extension of an OD2 region beyond an {active OD OR Gate} region>=0.32um
  CHECK_EDGE = ENC [DACTG] OD2 < 0.32 ABUT < 90 SINGULAR 
  CHECK_EDGE NOT COIN OUTSIDE EDGE DSTP 
  OD2 INSIDE DACTG		// OD2 totally inside OD
}
OD2.C.1
0 0 4 Dec  5 22:30:43 2024                     
OD2.C.1 { @ Minimum clearance between OD region and an OD2 region>=0.32um
  EXT OD2 NACT < 0.32 SINGULAR ABUT <90 REGION
  EXT OD2 PACT < 0.32 SINGULAR ABUT <90 REGION
}
OD2.C.2
0 0 5 Dec  5 22:30:43 2024                     
OD2.C.2 { @ Minimum clearance between OD2 region and {1.5V or 1.8V} transistor gate
          @ poly>= 0.4um
  A = OD2 INSIDE EDGE DACT
  EXT A GATE_W < 0.40 ABUT <90 REGION
}
RES.15
0 0 3 Dec  5 22:30:43 2024                     
RES.15 {@ Poly resistor cuts NW is not allowed.
	PORESC CUT NWEL
}
RES.HRI.10
0 0 3 Dec  5 22:30:43 2024                     
RES.HRI.10 { @ HRI resistor cuts NW is not allowed.
	HREPC CUT NWEL
}
PP.C.1
0 0 8 Dec  5 22:30:43 2024                     
PP.C.1 { @ PP space to n active in pwell < 0.26
  // N active in pwell can be butting or non-butting. 
  // The non-butting N active is not allowed to touch PP.
  EXT PP NACT < PP_C_1 ABUT > 0 < 90 SINGULAR REGION
  X = EXT PP [NACT] < 0.001 ABUT == 0
  Y = EXPAND EDGE X OUTSIDE BY 0.001
  Y NOT INTERACT PPOD
}
PP.C.2
0 0 3 Dec  5 22:30:43 2024                     
PP.C.2 { @ PP space to non-butting NTAP < 0.1 with PWEL space >= 0.43
  EXT PP NTAP < 0.1 ABUT > 0 < 90 SINGULAR REGION
}
PP.C.3
0 0 3 Dec  5 22:30:43 2024                     
PP.C.3 { @ PP space to non-butting NTAP < 0.18 with PWEL space < 0.43
  PPC3_CHECKOD OUTSIDE EDGE NPE4_NWELC
}
PP.O.1
0 0 3 Dec  5 22:30:43 2024                     
PP.O.1 { @ Minimum overlap from a PP edge to an OD region must >= 0.230um except SBD region 
    INT OD PP_NSBD < 0.230 ABUT > 0 < 90 SINGULAR REGION
}
PP.E.4
0 0 3 Dec  5 22:30:43 2024                     
PP.E.4 { @ Min. enc. of PTAP by PP < 0.18 with NWEL space < 0.43
  PPE4_CHECKOD INSIDE EDGE PPE4_NWELC
}
PP.R.3_NP.R.3
0 0 4 Dec  5 22:30:43 2024                     
PP.R.3_NP.R.3 { @ OD must be fully covered by PP and NP, except OD without interacting CO OR PO
   (((OD INTERACT POLYi )NOT ODWR)NOT SBDDMY) NOT IMP
   (((OD INTERACT COi )NOT ODWR)NOT SBDDMY) NOT IMP
}
NP.C.1
0 0 8 Dec  5 22:30:43 2024                     
NP.C.1 { @ NP space to p active in NWEL < 0.26
  // P active in NWEL can be butting or non-butting.
  // The non-butting P active is not allowed to touch NP.
  EXT NP PACT < NP_C_1 ABUT > 0 < 90 SINGULAR REGION
  X = EXT NP [PACT] < 0.001 ABUT == 0
  Y = EXPAND EDGE X OUTSIDE BY 0.001
  Y NOT INTERACT NPOD
}
NP.C.2
0 0 3 Dec  5 22:30:43 2024                     
NP.C.2 { @ NP space to non-butting ptap < 0.1 with NWEL space >= 0.43
  EXT NP PTAP < 0.1 ABUT > 0 < 90 SINGULAR REGION
}
NP.C.3
0 0 3 Dec  5 22:30:43 2024                     
NP.C.3 { @ NP space to non-butting ptap < 0.18 with NWEL space < 0.43
  NPC3_CHECKOD INSIDE EDGE PPE4_NWELC
}
NP.E.3
0 0 6 Dec  5 22:30:43 2024                     
NP.E.3 { @ Minimum enclosure of NTAP by NP < 0.02 with PWEL space >= 0.43
  ENC NTAP NP < 0.02 ABUT > 0 < 90 SINGULAR REGION
  X = ENC [NTAP] NP < 0.001 ABUT == 0
  Y = EXPAND EDGE X OUTSIDE BY 0.001
  Y NOT INTERACT PPOD
}
NP.E.4
0 0 3 Dec  5 22:30:43 2024                     
NP.E.4 { @ Min. enc. of NTAP by NP < 0.18 with PWEL space < 0.43
  NPE4_CHECKOD OUTSIDE EDGE NPE4_NWELC
}
CO.E.3
0 0 4 Dec  5 22:30:43 2024                     
CO.E.3 { @ Minimum extension of a PP region beyond a OD CO region must >= 0.12 um except SBD region
    ENC CO_DIFF PP_NSBD < CO_E_3 ABUT < 90 SINGULAR REGION
    PP_NSBD INSIDE EDGE CO_DIFF 
}
ESD.8g
0 0 34 Dec  5 22:30:43 2024                    
ESD.8g { @ It is strictly prohitibied to butting or inserted substrat/well pickups for ESD N/PMOS.
  EAct = EPACT OR ENACT
  DTap = NTAP OR PTAP
  EActUp3 = SIZE EAct BY 3 OUTSIDE OF DTap STEP 0.22*0.7
  D1 = DTap INTERACT EActUp3
  D1R1 = SHRINK D1 RIGHT BY 0.001
  D1R2 = D1 NOT D1R1 
  D1R3 = D1 COIN EDGE D1R2
  D1R4 = LENGTH D1R3 > 0.001
  D1R5 = EXT [D1R4] EAct < 3 ABUT < 90 OPPOSITE  
  D1L  = D1 WITH EDGE D1R5 
  D1L1 = SHRINK D1L LEFT BY 0.001
  D1L2 = D1L NOT D1L1 
  D1L3 = D1L COIN EDGE D1L2
  D1L4 = LENGTH D1L3 > 0.001
  D1L5 = EXT [D1L4] EAct < 3 ABUT < 90 OPPOSITE  
  D1X  = D1L WITH EDGE D1L5 
  D1T1 = SHRINK D1 TOP BY 0.001
  D1T2 = D1 NOT D1T1 
  D1T3 = D1 COIN EDGE D1T2
  D1T4 = LENGTH D1T3 > 0.001
  D1T5 = EXT [D1T4] EAct < 3 ABUT < 90 OPPOSITE  
  D1B  = D1 WITH EDGE D1T5 
  D1B1 = SHRINK D1B BOTTOM BY 0.001
  D1B2 = D1B NOT D1B1 
  D1B3 = D1B COIN EDGE D1B2
  D1B4 = LENGTH D1B3 > 0.001
  D1B5 = EXT [D1B4] EAct < 3 ABUT < 90 OPPOSITE  
  D1Y  = D1B WITH EDGE D1B5
  DTap2Check=D1X OR D1Y
  DTapHole = HOLES DTap2Check INNER
  DTapSuspect = DTap2Check NOT TOUCH DTapHole
  ENCLOSE RECTANGLE DTapSuspect 0.22 20
}
ESD.19g
0 0 5 Dec  5 22:30:43 2024                     
ESD.19g { @ NMOS and PMOS of I/O buffer should have a nonsalicide area on drain side, that is, RPO mask should
          @ block drain side of device (except contact region should keep silicided).
   ( EGTE INSIDE EPMOS ) NOT INTERACT ( EPSD INTERACT RPO )
   ( EGTE INSIDE ( ENMOS INTERACT RPO)) NOT INTERACT ( ENSD INTERACT RPO )
}
ESD.20g
0 0 14 Dec  5 22:30:43 2024                    
ESD.20g { @ For high voltage tolerant I/O designed by 3.3V/2.5V/1.8V/1.5V NMOS (see N1 and N2 in Fig.5b)
          @ RPO should cover all inactive poly gates and extend to active region (Poly spacing==0.25um). 
          @ Minimum and maximum overlap from RPO to the active poly gate 0.05um or 0.06um
  X = ESD2_TOL_GATE NOT RPO
  ESD2_TOL NOT INTERACT X
  ESD2_TOL_GATE2 OUTSIDE RPO
  ESD2_TOL_GATE1 NOT RPO
  INT ESD2_TOL_GATE2 RPO < 0.05 ABUT < 90 OPPOSITE REGION
  ESD2_TOL_GATE_RPO = ESD2_TOL_GATE CUT RPO
  ESD2_TOL_GATE_RPO_CH = ESD2_TOL_GATE_RPO AND RPO
  A = SIZE ESD2_TOL_GATE_RPO_CH BY 0.025 UNDEROVER
  INT A < 0.06 ABUT < 90 OPPOSITE REGION
  SIZE A BY 0.03 UNDEROVER
}
ESD.20g_A
0 0 7 Dec  5 22:30:43 2024                     
ESD.20g_A { @ For high voltage tolerant I/O designed by 3.3V/2.5V/1.8V/1.5V NMOS (see N1 and N2 in Fig.5b)
          @ RPO should cover all inactive poly gates and extend to active region (Poly spacing==0.25um). 
          @ Minimum and maximum overlap from RPO to the active poly gate by 0.05um
  X = ENSD_NCO INTERACT ESD2DMY
  INT X < 0.25 ABUT < 90 REGION	  
  SIZE X BY 0.25/2 UNDEROVER
}
ESD.21g
0 0 12 Dec  5 22:30:43 2024                    
ESD.21g { @ For regular I/O designed by 5V, 3.3V, 2.5V, 1.8V and 1.5V NMOS (see N3 in Fig.6a)
    	  @ Minimum and maximum overlap from RPO on the drain side to the active poly gate 0.05um or 0.06um
  X = ESD2_REG_GATE NOT RPO
  ESD2_REG NOT INTERACT X
  ESD2_REG_GATE OUTSIDE RPO
  INT ESD2_REG_GATE RPO < 0.05 ABUT < 90 OPPOSITE REGION 
  ESD2_REG_GATE_RPO = ESD2_REG_GATE CUT RPO
  ESD2_REG_GATE_RPO_CH = ESD2_REG_GATE_RPO AND RPO
  A = SIZE ESD2_REG_GATE_RPO_CH BY 0.025 UNDEROVER
  INT A < 0.06 ABUT < 90 OPPOSITE REGION
  SIZE A BY 0.03 UNDEROVER
}
ESD.24g
0 0 7 Dec  5 22:30:43 2024                     
ESD.24g { @ The minimum width of RPO on drain side (X) for 5V,3.3V, 2.5V, 1.8V and 1.5V NMOS and PMOS.
    	  @ exclude 1.8V and 1.5V NMOS when used as power clamp device>=1.95um 
  X = ((ENSD_WCO OR EPSD_WCO ) AND ESD2DMY) AND RPO
  Y = EGTE COIN OUTSIDE EDGE X
  Z = RPO COIN INSIDE EDGE X 
  ENC Y Z < 1.95 ABUT < 90 REGION 
}
ESD.25g
0 0 6 Dec  5 22:30:43 2024                     
ESD.25g { @ The minimum clearance from poly edge to CO edge on source side for NMOS and PMOS (Except ESD.26g)>=0.5um
  X = ECOS AND ((ENMOS OR EPMOS ) INTERACT RPO)     
  EXT X EGTE_W < 0.5 ABUT < 90 OPPOSITE REGION
  Y = ECO AND ESD1_NCS
  EXT Y EGTE_W < 0.5 ABUT < 90 OPPOSITE REGION
}
ESD.26g
0 0 4 Dec  5 22:30:43 2024                     
ESD.26g { @ The minimum clearance of poly edge to CO edge on D/S side for 3.3V/2.5V/1.8V and 1.5V power clamp device>=0.25um 
  X = ECO AND ( ENMOS NOT INTERACT RPO)
  EXT X EGTE_W < 0.25 ABUT < 90 OPPOSITE REGION    
}
ESD.27g
0 0 7 Dec  5 22:30:43 2024                     
ESD.27g { @ For RPO DRC purpose,we need a dummy layers in ESD protection device.layers should cover all ESD protection devices.
          @ ESD2DMY is for the cascade NMOS in high voltage tolerant I/O designed by 3.3V/2.5V NMOS (see Fig.5b), regular IO designed by
	  @ 5V/3.3V/2.5V/1.8V/1.5V NMOS and PMOS (see Fig.6b), power clmap designed by 5V/3.3V/2.5V NMOS.
   X = EGTE CUT RPO
   ( EGTE INSIDE ( ENMOS ENCLOSE X )) NOT ESD2DMY
   ( EGTE INSIDE ( EPMOS ENCLOSE X )) NOT ESD2DMY
}
ESD.30g
0 0 4 Dec  5 22:30:43 2024                     
ESD.30g { @ For regular 1.8V I/O in NMOS region : Minumum clearance from RPO to poly spacing >=0.45um.
  EXT RPO1 EGTE1_W < 0.45 ABUT < 90 OPPOSITE REGION
  EGTE1 AND RPO1
}
ESD.34g
0 0 4 Dec  5 22:30:43 2024                     
ESD.34g { @ 5V, 3.3V and 2.5V NMOS devices when used as power clamp devices, the RPO can fully cover the 
    	  @ uncontacted poly gate, source/drain (except contact region should keep silicided). 
  ( ENMOS INTERACT ESD1DMY ) NOT ERPOA        
}
ESD.37g
0 0 8 Dec  5 22:30:43 2024                     
ESD.37g { @  For RPO DRC purpose, we need a dummy layers for 5V, 3.3Vand 2.5V NMOS devices when used as power 
    	  @  clamp devices. The layers should cover all ESD protection devices.   
   X = EGTE NOT INSIDE RPO
   Y = ENMOS NOT ENCLOSE X
   Y NOT INTERACT ESD1DMY
   ESD1DMY AND GATE_PP
   ( EGTE INSIDE (ENMOS ENCLOSE ESD1_GATE)) NOT ESD1DMY // ESD1DMY should cover all EGTE in new design rule.
}
ESD.WARN.1
0 0 6 Dec  5 22:30:43 2024                     
ESD.WARN.1 { @ CO can't inserted between gate and RPO for 1.8V NMOS and all PMOS I/O pattern.
  RED  = (EPSD OR ENSD) INTERACT RPO1
  XRPO = RED NOT RPO1
  XRPG = XRPO TOUCH EGTE1
  XRPG INTERACT ECO
}
ESD.WARN.5
0 0 3 Dec  5 22:30:43 2024                     
ESD.WARN.5 { @ SDI encloure of ACTIVE >= 0
  (DACT INTERACT SDI) NOT SDI
}
HIA.1g
0 0 4 Dec  5 22:30:43 2024                     
HIA.1g { @ Width of N+ Active (N-HIA diode's cathode) and P+ Active (P-HIA diode's anode) inside HIA_DUMMY. (Figure XXX and Figure XXX) <= 2 
  HIA_NCathode WITH WIDTH > HIA_1g
  HIA_PAnode WITH WIDTH > HIA_1g
}
HIA.2g
0 0 4 Dec  5 22:30:43 2024                     
HIA.2g { @ Length of N+ Active (N-HIA diode's cathode) and P+ Active (P-HIA diode's anode) inside HIA_DUMMY. (Figure XXX and Figure XXX) <= 10
  ENCLOSE RECTANGLE HIA_NCathode 0.1 HIA_2g+GRID ORTHOGONAL ONLY
  ENCLOSE RECTANGLE HIA_PAnode 0.1 HIA_2g+GRID ORTHOGONAL ONLY
}
HIA.4g
0 0 4 Dec  5 22:30:43 2024                     
HIA.4g { @ The OD spacing of longer side of anode (P-diode) between anode and cathode, and vice versa for (N-diode). >= 0.28
  EXT HIA_NCathode HIA_NAnode < HIA_4g ABUT < 90 SINGULAR REGION
  EXT HIA_PCathode HIA_PAnode < HIA_4g ABUT < 90 SINGULAR REGION
}
LOGO.R.1
0 0 10 Dec  5 22:30:43 2024                    
LOGO.R.1 { @ A circuit in LOGO is not allowed.
  LOGO AND ALL_GATE
  LOGO AND PORES
  LOGO AND ODRES
  LOGO AND RNWEL
  LOGO AND BJTDUMMY
  LOGO AND DIODUMMY
  LOGO AND VARDMY
  LOGO AND CTM5i
}
UTM40K.I.2
0 0 5 Dec  5 22:30:43 2024                     
UTM40K.I.2 { @ Both active and passive devices not allow inside INDDMY besides guard ring
  AND INDDMY NWEL
  AND INDDMY POLY
  AND INDDMYI OD //exclude M1 substrate pick up node of inductor
}
DNW.R.5
0 0 4 Dec  5 22:30:43 2024                     
DNW.R.5 { @ It is not allowed to use {NW interact DNW} as a resistor
  INTERACT RNWEL DNW
  INTERACT NWRES DNW
}
VTM_N.E.1
0 0 4 Dec  5 22:30:43 2024                     
VTM_N.E.1 { @ Min. extension from a VTM_N region beyond an N+OD region >= 0.26um
  ENC NACT VTMN < 0.26 ABUT < 90 SINGULAR REGION
  NACT CUT VTMN    
}
VTM_N.C.1
0 0 3 Dec  5 22:30:43 2024                     
VTM_N.C.1 { @ Min. clearance from a VTM_N region to an N+OD region >= 0.7um
  EXT NACT VTMN < 0.7 ABUT < 90 SINGULAR REGION
}
VTM_N.C.2
0 0 4 Dec  5 22:30:43 2024                     
VTM_N.C.2 { @ Min. clearance from a VTM_N region to an NW edge >= 0.43um
  EXT VTMN NWEL < 0.43 ABUT < 90 SINGULAR REGION
  VTMN AND NWEL    
}
VTM_P.E.1
0 0 4 Dec  5 22:30:43 2024                     
VTM_P.E.1 { @ Min. extension from a VTM_P region beyond a P+OD region >= 0.26um
  ENC PACT VTMP < 0.26 ABUT < 90 SINGULAR REGION
  PACT CUT VTMP    
}
VTM_P.C.1
0 0 3 Dec  5 22:30:43 2024                     
VTM_P.C.1 { @ Min. clearance from a VTM_P region to a P+OD region >= 0.7um
  EXT PACT VTMP < 0.7 ABUT < 90 SINGULAR REGION
}
VTM_P.C.2
0 0 4 Dec  5 22:30:43 2024                     
VTM_P.C.2 { @ Min. clearance from a VTM_P region to a PW edge >= 0.43um
  ENC VTMP NWEL < 0.43 ABUT < 90 SINGULAR REGION
  VTMP NOT NWEL    
}
HRI.C.1
0 0 4 Dec  5 22:30:43 2024                     
HRI.C.1 { @ Min. clearance from an HRI region to an NP region >= 0.26um
  X = EXT HRI NP < 0.26 ABUT < 90 SINGULAR REGION
  X NOT INTERACT BUTT_PTAP
}
SBD.W.1_SBD.W.1.1
0 0 5 Dec  5 22:30:43 2024                     
SBD.W.1_SBD.W.1.1 { @ Minimum width of an OD region to define the width of the
          @ P+ active OD region of the SBD. >=1.0um <= 16.0um
    LENGTH PPOD_SBD_W > 0 < 1
    PATH LENGTH PPOD_SBD_W > 16 < 999
}
SBD.W.2_SBD.W.2.1
0 0 5 Dec  5 22:30:43 2024                     
SBD.W.2_SBD.W.2.1 { @ Minimum length of an OD region to define the length of the
          @ P+ active OD region of the SBD. >=1.0um <=4.0um
    LENGTH PPOD_SBD_L > 0 < 1
    PATH LENGTH PPOD_SBD_L > 4 < 999 
}
SBD.W.3
0 0 6 Dec  5 22:30:43 2024                     
SBD.W.3 { @ Minimum and Maximum length of an OD region to define
          @ the length of the NP OD region of the SBD.==0.42um
    NOT RECTANGLE NPOD_SBD	      
    INT NPOD_SBD < 0.42 ABUT <90 SINGULAR REGION
    SIZE NPOD_SBD BY 0.42/2 UNDEROVER
}
SBD.W.4
0 0 5 Dec  5 22:30:43 2024                     
SBD.W.4 { @ The width of NP OD region of the SBD must be equal to P+
          @ active OD region of the SBD.
    NPOD_SBD_W NOT COIN OUTSIDE EDGE PPOD_SBD_G	      
    PPOD_SBD_W NOT COIN OUTSIDE EDGE NPOD_SBD_G        
}
SBD.S.1
0 0 9 Dec  5 22:30:43 2024                     
SBD.S.1 { @ Space between P+ active OD region and NP OD region of the SBD ==0.48um
    EXT PPOD_SBD NPOD_SBD < 0.48 ABUT < 90 SINGULAR REGION
    PPOD_SBD INTERACT NPOD
    PPOD_SBD NOT TOUCH PPOD_SBD_G == 2
    A = PPOD_SBD TOUCH PPOD_SBD_G == 2
    B = A TOUCH OUTSIDE EDGE PPOD_SBD_G 
    C = INT B < 0.48 ABUT == 90 INTERSECTING ONLY REGION 
    PPOD_SBD INTERACT C 
}
SBD.E.1
0 0 6 Dec  5 22:30:43 2024                     
SBD.E.1 { @ Minimum and maximum extension from NW edge to an OD
          @ region used for the SBD. ==0.80um
    X = PPOD_SBD OR NPOD_SBD
    Y = SIZE X BY 0.8
    Y XOR NW_SBD
}
SBD.E.2
0 0 5 Dec  5 22:30:43 2024                     
SBD.E.2 { @ Minimum and maximum extension of a PP region beyond
          @ an enclosed P+ active OD region of the SBD.==0.22um
    X = SIZE PPOD_SBD BY 0.22
    X XOR PP_SBD_ALL
}
SBD.O.1
0 0 5 Dec  5 22:30:43 2024                     
SBD.O.1 { @ Minimum and maximum overlap from a PP edge to a P+
          @ active OD region of the SBD.==0.22um
    X = SIZE PPOD_SBD BY -0.22
    X XOR PP_SBD_HOLE
}
SBD.E.1.1
0 0 4 Dec  5 22:30:43 2024                     
SBD.E.1.1 { @ Minimum extension of DNW beyond NW for a better noise isolation.>=0.60um
    ENC NW_SBD DNW_SBD < 0.6 ABUT <90 SINGULAR REGION
    NW_SBD CUT DNW_SBD
}
SBD.E.3
0 0 3 Dec  5 22:30:43 2024                     
SBD.E.3 { @ Maximum and Minimum extension of SBDDMY beyond NW==0.00um
    SBDDMY XOR NW_SBD
}
SBD.R.2
0 0 5 Dec  5 22:30:43 2024                     
SBD.R.2 { @ Maximum Finger Number of the P+ active OD region of the SBD should be <=16um
    X = SBDDMY INTERACT PPOD_SBD < 17
    Y = SBDDMY NOT X 
    PPOD_SBD INTERACT Y
}
SBD.R.4
0 0 5 Dec  5 22:30:43 2024                     
SBD.R.4 { @ Use RFDUMMY to fully cover SBD and P+ Guard Ring for LVS to recognize RF Device.
          @// for P+ guard Ring part is checked by SBD.R.3
    SBDDMY NOT RFDUMMY
    NW_SBD NOT RFDUMMY
}
SBD.R.5
0 0 4 Dec  5 22:30:43 2024                     
SBD.R.5 { @ PP for SBD must be a rectangle ring. PP rectangle ring must surround OD. Other shape is not allowed.
    NOT RECTANGLE PP_SBD_HOLE	
    NOT RECTANGLE PP_SBD_ALL
}
ANALOGDMY.S.2
0 0 3 Dec  5 22:30:43 2024                     
ANALOGDMY.S.2{ @ Min. space of ANALOGDMY TO active OD >= 0.32
  EXT ANALOGDMY DACT < ANALOGDMY_S_2 ABUT < 90 SINGULAR REGION
}
LUP.6g
0 0 8 Dec  5 22:30:43 2024                     
LUP.6g { @ Any point inside NMOS source/drain space to the nearest PW STRAP in the same PW <= 30 um
        @ Any point inside PMOS source/drain space to the nearest NW STRAP in the same NW <= 30 um
	@ In SRAM bit cell region, the rule is relaxed to 40 um    
  PACT_CHECK_NON_SRAM NOT NSTP_OS
  PACT_CHECK_SRAM NOT (NSTP_OS OR NSTP_OS_SRAM)
  NACT_CHECK_NON_SRAM NOT PSTP_OS
  NACT_CHECK_SRAM NOT (PSTP_OS OR PSTP_OS_SRAM)
}
AN.R.40m_M1
0 0 6 Dec  5 22:30:43 2024                     
AN.R.40m_M1 { @ For the critical differential pair inside MATCHING layer, asymmetry metal (M1) shielding is not allowed.
		     @ DRC only flag: (1) One of differential pair covered by metal layer but without fully covered.
		  	 @ (2) One device of the differential pair fully covered by metal layer and the other is not fully covered.	  
  MATCHING INTERACT POLY_PAIR_CHECK_B_M1
  (MATCHING INTERACT POLY_PAIR_CHECK_G_M1) INTERACT POLY_PAIR_CHECK_O_M1
}
M1.E.1
0 0 4 Dec  5 22:30:43 2024                     
M1.E.1 { @ Min. extension of a M1 region beyond a CO region < 0.005
  ENC CO M1 < 0.005 ABUT < 90 SINGULAR REGION
  CO NOT M1    
}
M1.E.2
0 0 4 Dec  5 22:30:43 2024                     
M1.E.2 { @ Min. extension of M1 end-of-line region beyond CO region < 0.06
  X = ENC [CO] M1 < 0.06 ABUT < 90 OPPOSITE	// a narrow side
  INT X < 0.22 ABUT == 90 INTERSECTING ONLY	// adjacent narrow sides
}
VIA1.E.1
0 0 4 Dec  5 22:30:43 2024                     
VIA1.E.1 { @ Min. extension of a M1 region beyond a VIA1 region < 0.01
  ENC VIA1 M1 < 0.01 ABUT < 90 SINGULAR REGION
  VIA1 NOT M1    
}
VIA1.E.2
0 0 4 Dec  5 22:30:43 2024                     
VIA1.E.2 { @ Min. extension of M1 end-of-line region beyond VIA1 region < 0.06
  X = ENC [VIA1] M1 < 0.06 ABUT < 90 OPPOSITE	// a narrow side
  INT X < 0.26  ABUT == 90 INTERSECTING ONLY	// adjacent narrow sides
}
RPO.C.5
0 0 4 Dec  5 22:30:43 2024                     
RPO.C.5 { @ Minimum RPO overhang POLY < 0.22
  ENC POLY RPO < 0.22 ABUT < 90 SINGULAR REGION
  RPO_NOT_SR INSIDE POLY
}
VIA2.S.1
0 0 3 Dec  5 22:30:43 2024                     
VIA2.S.1 { @ Min. VIA2 space < 0.26
  EXT VIA2 < 0.26 ABUT < 90 SINGULAR REGION 
}
VIA3.S.1
0 0 3 Dec  5 22:30:43 2024                     
VIA3.S.1 { @ Min. VIA3 space < 0.26
  EXT VIA3 < 0.26 ABUT < 90 SINGULAR REGION 
}
VIA4.S.1
0 0 3 Dec  5 22:30:43 2024                     
VIA4.S.1 { @ Min. VIA4 space < 0.26
  EXT VIA4 < 0.26 ABUT < 90 SINGULAR REGION 
}
VIA5.S.1
0 0 3 Dec  5 22:30:43 2024                     
VIA5.S.1 { @ Min. VIA5 spacing < 0.35
  EXT VIA5R < VIAn_S_1 ABUT < 90 SINGULAR REGION
}
ADP.R.0B
0 0 7 Dec  5 22:30:43 2024                     
ADP.R.0B { @ chip corner dummy pad structure should be VIA1/VIA2.../VIA6
  DPDMY NOT ENCLOSE VIA1
  DPDMY NOT ENCLOSE VIA2
  DPDMY NOT ENCLOSE VIA3
  DPDMY NOT ENCLOSE VIA4
  DPDMY NOT ENCLOSE VIA5
}
ADP.R.0C
0 0 5 Dec  5 22:30:43 2024                     
ADP.R.0C { @ Via structure in Dummy Pad
  GRP1 = (DP_V2 OR DP_V4) OR DP_VD
  GRP2 = (DP_V1 OR DP_V3) OR DP_V5
  GRP1 AND GRP2
}
ADP.S.1_VIA2
0 0 3 Dec  5 22:30:43 2024                     
ADP.S.1_VIA2 { @ Via2 spacing (the same level) < 0.58um.
  EXT DP_V2 < 0.58 ABUT<90 SINGULAR REGION
}
ADP.S.1_VIA3
0 0 3 Dec  5 22:30:43 2024                     
ADP.S.1_VIA3 { @ Via3 spacing (the same level) < 0.58um.
  EXT DP_V3 < 0.58 ABUT<90 SINGULAR REGION
}
ADP.S.1_VIA4
0 0 3 Dec  5 22:30:43 2024                     
ADP.S.1_VIA4 { @ Via4 spacing (the same level) < 0.58um.
  EXT DP_V4 < 0.58 ABUT<90 SINGULAR REGION
}
ADP.S.1_VIA5
0 0 3 Dec  5 22:30:43 2024                     
ADP.S.1_VIA5 { @ Via5 spacing (the same level) < 0.58um.
  EXT DP_V5 < 0.58 ABUT<90 SINGULAR REGION
}
ADP.S.1_VIAD
0 0 3 Dec  5 22:30:43 2024                     
ADP.S.1_VIAD { @ ViaD spacing (the same level) < 0.58um.
  EXT DP_VD < 0.58 ABUT<90 SINGULAR REGION
}
ADP.C.1_V1_V2
0 0 3 Dec  5 22:30:43 2024                     
ADP.C.1_V1_V2 { @ Vias spacing (different level) < 0.23um.
  EXT DP_V1 DP_V2 < 0.23 ABUT<90 SINGULAR REGION
}
ADP.C.1_V2_V3
0 0 3 Dec  5 22:30:43 2024                     
ADP.C.1_V2_V3 { @ Vias spacing (different level) < 0.23um.
  EXT DP_V2 DP_V3 < 0.23 ABUT<90 SINGULAR REGION
}
ADP.C.1_V3_V4
0 0 3 Dec  5 22:30:43 2024                     
ADP.C.1_V3_V4 { @ Vias spacing (different level) < 0.23um.
  EXT DP_V3 DP_V4 < 0.23 ABUT<90 SINGULAR REGION
}
ADP.C.2_V4_V5
0 0 3 Dec  5 22:30:43 2024                     
ADP.C.2_V4_V5 { @ Via4 and Via5 spacing < 0.16um.
  EXT DP_V4 DP_V5 < 0.16 ABUT<90 SINGULAR REGION
}
ADP.C.2_V5_VD
0 0 3 Dec  5 22:30:43 2024                     
ADP.C.2_V5_VD { @ Via5 and ViaD spacing < 0.16um.
  EXT DP_V5 DP_VD < 0.16 ABUT<90 SINGULAR REGION
}
ADP.E.1_V1_M1
0 0 3 Dec  5 22:30:43 2024                     
ADP.E.1_V1_M1 { @ Metal1 enclose Via1 in dummy pad < 3um.
  ENC DP_V1 M1 < 3 ABUT<90 SINGULAR REGION
}
ADP.E.1_V5_M6
0 0 3 Dec  5 22:30:43 2024                     
ADP.E.1_V5_M6 { @ Metal6 enclose Via5 in dummy pad < 3um.
  ENC DP_V5 M6 < 3 ABUT<90 SINGULAR REGION
}
ADP.E.1_VD_M6
0 0 3 Dec  5 22:30:43 2024                     
ADP.E.1_VD_M6 { @ Meta6l enclose ViaD in dummy pad < 3um.
  ENC DP_VD M6 < 3 ABUT<90 SINGULAR REGION
}
ADP.E.1_VD_MD
0 0 3 Dec  5 22:30:43 2024                     
ADP.E.1_VD_MD { @ MD enclose ViaD in dummy pad < 3um.
  ENC DP_VD MD < 3 ABUT<90 SINGULAR REGION
}
ADP.R.0D
0 0 5 Dec  5 22:30:43 2024                     
ADP.R.0D { @ Via structure in Power Line
  GRP1 = (PL_V2 OR PL_V4) OR PL_VD
  GRP2 = (PL_V1 OR PL_V3) OR PL_V5
  GRP1 AND GRP2
}
ADP.S.1_PL_V2
0 0 3 Dec  5 22:30:43 2024                     
ADP.S.1_PL_V2 { @ Via2 spacing (the same level) < 0.58um.
  EXT PL_V2 < 0.58 ABUT<90 SINGULAR REGION
}
ADP.S.1_PL_V3
0 0 3 Dec  5 22:30:43 2024                     
ADP.S.1_PL_V3 { @ Via3 spacing (the same level) < 0.58um.
  EXT PL_V3 < 0.58 ABUT<90 SINGULAR REGION
}
ADP.S.1_PL_V4
0 0 3 Dec  5 22:30:43 2024                     
ADP.S.1_PL_V4 { @ Via4 spacing (the same level) < 0.58um.
  EXT PL_V4 < 0.58 ABUT<90 SINGULAR REGION
}
ADP.S.1_PL_V5
0 0 3 Dec  5 22:30:43 2024                     
ADP.S.1_PL_V5 { @ Via5 spacing (the same level) < 0.58um.
  EXT PL_V5 < 0.58 ABUT<90 SINGULAR REGION
}
ADP.S.1_PL_VD
0 0 3 Dec  5 22:30:43 2024                     
ADP.S.1_PL_VD { @ ViaD spacing (the same level) < 0.58um.
  EXT PL_VD < 0.58 ABUT<90 SINGULAR REGION
}
ADP.C.1_PL_V1_V2
0 0 3 Dec  5 22:30:43 2024                     
ADP.C.1_PL_V1_V2 { @ Vias spacing (different level) < 0.23um.
  EXT PL_V1 PL_V2 < 0.23 ABUT<90 SINGULAR REGION
}
ADP.C.1_PL_V2_V3
0 0 3 Dec  5 22:30:43 2024                     
ADP.C.1_PL_V2_V3 { @ Vias spacing (different level) < 0.23um.
  EXT PL_V2 PL_V3 < 0.23 ABUT<90 SINGULAR REGION
}
ADP.C.1_PL_V3_V4
0 0 3 Dec  5 22:30:43 2024                     
ADP.C.1_PL_V3_V4 { @ Vias spacing (different level) < 0.23um.
  EXT PL_V3 PL_V4 < 0.23 ABUT<90 SINGULAR REGION
}
ADP.C.2_PL_V4_V5
0 0 3 Dec  5 22:30:43 2024                     
ADP.C.2_PL_V4_V5 { @ Via4 and Via5 spacing < 0.16um.
  EXT PL_V4 PL_V5 < 0.16 ABUT<90 SINGULAR REGION
}
ADP.C.2_PL_V5_VD
0 0 3 Dec  5 22:30:43 2024                     
ADP.C.2_PL_V5_VD { @ Via5 and ViaD spacing < 0.16um.
  EXT PL_V5 PL_VD < 0.16 ABUT<90 SINGULAR REGION
}
ADP.E.2_V1_M1
0 0 3 Dec  5 22:30:43 2024                     
ADP.E.2_V1_M1 { @ Metal1 enclose Via1 in chip corner power line < 0.2um.
  ENC PL_V1 M1 < 0.2 ABUT<90 SINGULAR REGION
}
ADP.E.2_V5_M6
0 0 3 Dec  5 22:30:43 2024                     
ADP.E.2_V5_M6 { @ Metal6 enclose Via5 in chip corner power line < 0.2um.
  ENC PL_V5 M6 < 0.2 ABUT<90 SINGULAR REGION
}
ADP.E.2_VD_M6
0 0 3 Dec  5 22:30:43 2024                     
ADP.E.2_VD_M6 { @ Metal6 enclose ViaD in chip corner power line < 0.2um.
  ENC PL_VD M6 < 0.2 ABUT<90 SINGULAR REGION
}
ADP.E.2_VD_MD
0 0 3 Dec  5 22:30:43 2024                     
ADP.E.2_VD_MD { @ MD enclose ViaD in chip corner power line < 0.2um.
  ENC PL_VD MD < 0.2 ABUT<90 SINGULAR REGION
}
ESD.28g
0 0 9 Dec  5 22:30:43 2024                     
ESD.28g { @ ESD implant is required for High Voltage Tolerant I/O designed by 3.3V NMOS device for 5V signal 
    	  @ input or 2.5V NMOS device for 3.3V signal input at I/O pad. ESD mask (No. 111) can be generated by 
	  @ logical operation. It is not allowed to use ESD mask (No. 111) for 5V NMOS device.
	  @ ESD3DMY or ESDIMP is for the cascade NMOS in high voltage tolerant I/O designed by 3.3V/2.5V NMOS (see Fig.5b). 
	(( ENMOS ENCLOSE LEGT ) INTERACT ESD2DMY) INTERACT (ESD3DMY OR ESDIMP)
	(( ENMOS ENCLOSE (ESD2_TOL_GATE AND OD2 )) NOT ESD3DMY ) NOT INTERACT ESDIMP
	ESD3DMY AND GATE_PP
	ESDIMP INTERACT EPMOS
}
ESD.WARN.3
0 0 3 Dec  5 22:30:43 2024                     
ESD.WARN.3 { @ ESD is not allowed in processes except 5V.    
  COPY ESD
}
ESDIMP.W.1
0 0 3 Dec  5 22:30:43 2024                     
ESDIMP.W.1 { @ Minimum esdimp width >= 0.6
	INT ESDIMP < ESDIMP_W_1 ABUT < 90 SINGULAR REGION 	
}
ESDIMP.S.1
0 0 3 Dec  5 22:30:43 2024                     
ESDIMP.S.1 { @ Minimum esdimp space >= 0.6
	EXT ESDIMP < ESDIMP_S_1 ABUT < 90 SINGULAR REGION 
}
ESDIMP.S.2
0 0 4 Dec  5 22:30:43 2024                     
ESDIMP.S.2 { @ Minimum space to esd3dmy (Overlap is prohibited) >= 0.6
	EXT ESDIMP ESD3DMY < ESDIMP_S_2 ABUT < 90 SINGULAR REGION
	ESDIMP AND ESD3DMY
}
ESDIMP.EN.1
0 0 5 Dec  5 22:30:43 2024                     
ESDIMP.EN.1 { @ (OD not POLY) enclosure of esdimp (esdimp must be fully inside (OD not POLY)) >= 0.4
	A = OD NOT POLY
	ENC ESDIMP A < ESDIMP_EN_1 ABUT < 90 SINGULAR REGION 
	ESDIMP NOT A
}
ESDIMP.A.1
0 0 3 Dec  5 22:30:43 2024                     
ESDIMP.A.1 { @ Minimum esdimp area >= 1
	AREA ESDIMP < ESDIMP_A_1
}
ESDIMP.A.2
0 0 4 Dec  5 22:30:43 2024                     
ESDIMP.A.2 { @ Minimum esdimp enclosed area >= 1
	A = ( HOLES ESDIMP INNER ) NOT ESDIMP
	AREA A < ESDIMP_A_2
}
ESDIMP.R.1
0 0 3 Dec  5 22:30:43 2024                     
ESDIMP.R.1 { @ esdimp must be fully inside N+ active
	ESDIMP NOT NACT
}
UTM40K.E.1
0 0 4 Dec  5 22:30:43 2024                     
UTM40K.E.1 { @ Min. extension of a M6 region beyond a VIA5 region >= 0.4 um
  ENC VIA5 M6 < 0.4 ABUT < 90 SINGULAR REGION
  VIA5 NOT M6  
}
UTM40K.E.2
0 0 4 Dec  5 22:30:43 2024                     
UTM40K.E.2 { @ Min. extension of M6 end-of-line region beyond VIA5 region >= 0.45 um
  X = ENC [VIA5] M6 < 0.45 ABUT < 90 OPPOSITE	// a narrow side
  INT X < 0.36 ABUT == 90 INTERSECTING ONLY	// adjacent narrow sides
}
UTM40K.E.3
0 0 3 Dec  5 22:30:43 2024                     
UTM40K.E.3 { @ Min. extension of INDDMY beyond M6 >= 10 um
  ENC M6 INDDMY < UTM40K_E_3 ABUT > 0 < 90 SINGULAR REGION
}
CTM.W.1
0 0 3 Dec  5 22:30:43 2024                     
CTM.W.1 { @ Min. width of a CTM region >= 4 um
  INT TCTM < CTM_W_1 ABUT < 90 SINGULAR REGION
}
CTM.W.2
0 0 3 Dec  5 22:30:43 2024                     
CTM.W.2 { @ Min. width of a dummy CTM region >= 0.4 um
  INT DCTM < CTM_W_2 ABUT < 90 SINGULAR REGION
}
CTM.S.1
0 0 3 Dec  5 22:30:43 2024                     
CTM.S.1 { @ Min. space between two CTM regions >= 1.2 um
  EXT TCTM < CTM_S_1 ABUT < 90 SINGULAR REGION
}
CTM.S.2
0 0 4 Dec  5 22:30:43 2024                     
CTM.S.2 { @ Min. space between a dummy CTM and a CTM region or two dummy CTM regions >= 0.8 um
  EXT DCTM TCTM < CTM_S_2 ABUT < 90 SINGULAR REGION
  EXT DCTM < CTM_S_2 ABUT < 90 SINGULAR REGION
}
CTM.W.4
0 0 4 Dec  5 22:30:43 2024                     
CTM.W.4 { @ Max. dimension (one side) of a CTM region <= 30 um
  ENCLOSE RECTANGLE TCTM CTM_W_1 CTM_W_4+GRID ORTHOGONAL ONLY // 4um is min TCTM width
  ENCLOSE RECTANGLE DCTM CTM_W_2 CTM_W_4+GRID ORTHOGONAL ONLY // 0.4um is min DCTM width
}
CTM.A.1
0 0 3 Dec  5 22:30:43 2024                     
CTM.A.1 { @ Min. area of CTM region >= 0.202 um2
  AREA CTM5 < CTM_A_1
}
CTM.R.5
0 0 5 Dec  5 22:30:43 2024                     
CTM.R.5 { @ The MIM capacitor must be placed between M6 amd M5
  COPY CTM2
  COPY CTM3
  COPY CTM4
} 
MIMVIA.E.1
0 0 4 Dec  5 22:30:43 2024                     
MIMVIA.E.1 { @ Min. extension of a CTM region beyond a VIA5 region >= 0.24 um
  ENC VIA5 CTM5 < MIMVIA_E_1 ABUT < 90 SINGULAR REGION
  VIA5 CUT CTM5    
}
MIMVIA.C.1
0 0 4 Dec  5 22:30:43 2024                     
MIMVIA.C.1 { @ Min. clearance of a VIA4 or a VIA5 to a CTM region >= 0.4 um
  EXT VIA4 CTM5 < MIMVIA_C_1 ABUT < 90 SINGULAR REGION
  EXT VIA5 CTM5 < MIMVIA_C_1 ABUT < 90 SINGULAR REGION
}
MIMVIA.R.3
0 0 3 Dec  5 22:30:43 2024                     
MIMVIA.R.3 { @ VIA4 under CTM region is not allowed
  VIA4 AND CTM5
}
3DMIM.A.2
0 0 3 Dec  5 22:30:43 2024                     
3DMIM.A.2 { @ Min. area of CMM or dummy CMM >= 0.202
  AREA CMM5 < 3DMIM_A_2
}
3DMIM.EX.1
0 0 5 Dec  5 22:30:43 2024                     
3DMIM.EX.1 { @ Minimum and maximum extension of CMM or dummy CMM beyond CTM or dummy CTM == 0.4
  A = CMM5 INTERACT CTM5
  B = EXPAND EDGE A INSIDE BY  3DMIM_EX_1 EXTEND BY -0.4
  (B NOT INTERACT  VIA5 )   NOT TOUCH CTM5
}
3DMIM.EX.2
0 0 8 Dec  5 22:30:43 2024                     
3DMIM.EX.2 { @ Minimum and maximum extension of CMM beyond CMMVIA (at least one side) (except 2DMIM) == 0.24
	PRE = CMM5 INTERACT CTM5
	D = CMMVIA INTERACT PRE
	ENC  D TCMM < 3DMIM_EX_2
    A = SIZE D BY 3DMIM_EX_2
	B = A TOUCH EDGE TCMM
	D NOT INTERACT (A WITH EDGE B)
}
3DMIM.EX.4
0 0 5 Dec  5 22:30:43 2024                     
3DMIM.EX.4 { @ Min. extension of CMM beyond CMMVIA (for 2DMIM)>= 0.24
    PRE = CMM5 NOT INTERACT CTM5
	A = CMMVIA INTERACT PRE
    ENC A TCMM < 3DMIM_EX_4	ABUT < 90 SINGULAR REGION
 }
3DMIM.S.1
0 0 6 Dec  5 22:30:43 2024                     
3DMIM.S.1 { @ Minimum and maximum space of CMMVIA TO CTM == 0.4
  EXT TCTM CMMVIA < 3DMIM_S_1
  A = CMMVIA INTERACT (TCMM INTERACT TCTM)
  B = EXPAND EDGE TCTM OUTSIDE BY 3DMIM_S_1
  A NOT TOUCH B
}
3DMIM.S.2
0 0 3 Dec  5 22:30:43 2024                     
3DMIM.S.2 { @ Min. CTMVIA space >= 2
	EXT CTMVIA < 3DMIM_S_2  ABUT < 90 SINGULAR REGION
}
3DMIM.S.3
0 0 3 Dec  5 22:30:43 2024                     
3DMIM.S.3 { @ Min. CMMVIA space >= 2
	EXT CMMVIA < 3DMIM_S_3  ABUT < 90 SINGULAR REGION
}
3DMIM.S.4
0 0 3 Dec  5 22:30:43 2024                     
3DMIM.S.4 { @ Min. CMM space >= 1.2
	EXT TCMM < 3DMIM_S_4  ABUT < 90 SINGULAR REGION
}
3DMIM.S.5
0 0 3 Dec  5 22:30:43 2024                     
3DMIM.S.5  { @ Min. space of CMM TO dummy CMM >= 0.8
     EXT TCMM  DCMM   < 3DMIM_S_5  ABUT < 90 SINGULAR REGION
}
3DMIM.W.1
0 0 3 Dec  5 22:30:43 2024                     
3DMIM.W.1 { @ Min. width of CTM (At least one side so that would be 2 VIAs for process yield concern)>= 4
   NOT ENCLOSE RECTANGLE  TCTM GRID 3DMIM_W_1
}
3DMIM.W.3
0 0 3 Dec  5 22:30:43 2024                     
3DMIM.W.3 {  @ Min. width of dummy CMM >= 0.6
	INT DCMM  < 3DMIM_W_3 ABUT < 90 SINGULAR REGION	
}
3DMIM.W.5
0 0 4 Dec  5 22:30:43 2024                     
3DMIM.W.5 { @ Max. dimension (one side) of a CMM region <= 30
  ENCLOSE RECTANGLE TCMM GRID 3DMIM_W_5+GRID ORTHOGONAL ONLY 
  ENCLOSE RECTANGLE DCMM GRID 3DMIM_W_5+GRID ORTHOGONAL ONLY 
}
3DMIM.W.6
0 0 3 Dec  5 22:30:43 2024                     
3DMIM.W.6 { @ Min. width of CMM >= 4
   INT TCMM < 3DMIM_W_6 ABUT < 90 SINGULAR REGION	
}
MOM.S.2:M1
0 0 3 Dec  5 22:30:43 2024                     
MOM.S.2:M1 { @ Space of metal (M1/Mx) line end in MOMDMY_n >= 0.5
  EXT MOM_M1_LINE_END M1 < MOM_S_2 ABUT < 90 REGION
}
MOM.R.1
0 0 12 Dec  5 22:30:43 2024                    
MOM.R.1 { @ VIA in MOMDMY is not allowed.
  MOMDMY_1 AND VIA1
  MOMDMY_2 AND VIA1
  MOMDMY_2 AND VIA2
  MOMDMY_3 AND VIA2
  MOMDMY_3 AND VIA3
  MOMDMY_4 AND VIA3
  MOMDMY_4 AND VIA4
  MOMDMY_5 AND VIA4
  MOMDMY_5 AND VIA5
  MOMDMY_6 AND VIA5
}
M2.E.1
0 0 4 Dec  5 22:30:43 2024                     
M2.E.1 { @ Min. extension of a M2 region beyond a VIA1 region < 0.01
  ENC VIA1 M2 < 0.01 ABUT < 90 SINGULAR REGION
  VIA1 NOT M2
}
M2.E.2
0 0 4 Dec  5 22:30:43 2024                     
M2.E.2 { @ Min. extension of M2 end-of-line region beyond VIA1 region < 0.06
  X = ENC [VIA1] M2 < 0.06 ABUT < 90 OPPOSITE	// a narrow side
  INT X < 0.26 ABUT == 90 INTERSECTING ONLY	// adjacent narrow sides
}
VIA2.E.1
0 0 4 Dec  5 22:30:43 2024                     
VIA2.E.1 { @ Min. extension of a M2 region beyond a VIA2 region < 0.01
  ENC VIA2 M2 < 0.01 ABUT < 90 SINGULAR REGION
  VIA2 NOT M2    
}
VIA2.E.2
0 0 4 Dec  5 22:30:43 2024                     
VIA2.E.2 { @ Min. extension of M2 end-of-line region beyond VIA2 region < 0.06
  X = ENC [VIA2] M2 < 0.06 ABUT < 90 OPPOSITE	// a narrow side
  INT X < 0.26  ABUT == 90 INTERSECTING ONLY	// adjacent narrow sides
}
ADP.E.1_V1_M2
0 0 3 Dec  5 22:30:43 2024                     
ADP.E.1_V1_M2 { @ Metal2 enclose Via1 in dummy pad < 3um.
  ENC DP_V1 M2 < 3 ABUT<90 SINGULAR REGION
}
ADP.E.1_V2_M2
0 0 3 Dec  5 22:30:43 2024                     
ADP.E.1_V2_M2 { @ Metal2 enclose Via2 in dummy pad < 3um.
  ENC DP_V2 M2 < 3 ABUT<90 SINGULAR REGION
}
ADP.E.2_V1_M2
0 0 3 Dec  5 22:30:43 2024                     
ADP.E.2_V1_M2 { @ Metal2 enclose Via1 in chip corner power line < 0.2um.
  ENC PL_V1 M2 < 0.2 ABUT<90 SINGULAR REGION
}
ADP.E.2_V2_M2
0 0 3 Dec  5 22:30:43 2024                     
ADP.E.2_V2_M2 { @ Metal2 enclose Via2 in chip corner power line < 0.2um.
  ENC PL_V2 M2 < 0.2 ABUT<90 SINGULAR REGION
}
M3.E.1
0 0 4 Dec  5 22:30:43 2024                     
M3.E.1 { @ Min. extension of a M3 region beyond a VIA2 region < 0.01
  ENC VIA2 M3 < 0.01 ABUT < 90 SINGULAR REGION
  VIA2 NOT M3
}
M3.E.2
0 0 4 Dec  5 22:30:43 2024                     
M3.E.2 { @ Min. extension of M3 end-of-line region beyond VIA2 region < 0.06
  X = ENC [VIA2] M3 < 0.06 ABUT < 90 OPPOSITE	// a narrow side
  INT X < 0.26 ABUT == 90 INTERSECTING ONLY	// adjacent narrow sides
}
VIA3.E.1
0 0 4 Dec  5 22:30:43 2024                     
VIA3.E.1 { @ Min. extension of a M3 region beyond a VIA3 region < 0.01
  ENC VIA3 M3 < 0.01 ABUT < 90 SINGULAR REGION
  VIA3 NOT M3    
}
VIA3.E.2
0 0 4 Dec  5 22:30:43 2024                     
VIA3.E.2 { @ Min. extension of M3 end-of-line region beyond VIA3 region < 0.06
  X = ENC [VIA3] M3 < 0.06 ABUT < 90 OPPOSITE	// a narrow side
  INT X < 0.26  ABUT == 90 INTERSECTING ONLY	// adjacent narrow sides
}
M4.E.1
0 0 4 Dec  5 22:30:43 2024                     
M4.E.1 { @ Min. extension of a M4 region beyond a VIA3 region < 0.01
  ENC VIA3 M4 < 0.01 ABUT < 90 SINGULAR REGION
  VIA3 NOT M4
}
M4.E.2
0 0 4 Dec  5 22:30:43 2024                     
M4.E.2 { @ Min. extension of M4 end-of-line region beyond VIA3 region < 0.06
  X = ENC [VIA3] M4 < 0.06 ABUT < 90 OPPOSITE	// a narrow side
  INT X < 0.26 ABUT == 90 INTERSECTING ONLY	// adjacent narrow sides
}
VIA4.E.1
0 0 4 Dec  5 22:30:43 2024                     
VIA4.E.1 { @ Min. extension of a M4 region beyond a VIA4 region < 0.01
  ENC VIA4 M4 < 0.01 ABUT < 90 SINGULAR REGION
  VIA4 NOT M4    
}
VIA4.E.2
0 0 4 Dec  5 22:30:43 2024                     
VIA4.E.2 { @ Min. extension of M4 end-of-line region beyond VIA4 region < 0.06
  X = ENC [VIA4] M4 < 0.06 ABUT < 90 OPPOSITE	// a narrow side
  INT X < 0.26  ABUT == 90 INTERSECTING ONLY	// adjacent narrow sides
}
M1_2_3.S.5
0 0 5 Dec  5 22:30:43 2024                     
M1_2_3.S.5 { @ Minimum space between two Mx region with below conditions >= 1.2 um 
			  @ (a1) both of the Mx with the overlap area of 3-level continuous VIA array area >= 2000 um2
			  @ (a2) Width of 3-level continuous stacking VIA arrays >= 5 um
  (M1_Reg_4_S_3_C1 OR M2_Reg_4_S_3_C1) OR M3_Reg_4_S_3_C1 
}
M1_2_3_4.S.4
0 0 5 Dec  5 22:30:43 2024                     
M1_2_3_4.S.4 { @ Minimum space between two Mx region with below conditions >= 1.2 um 
			  @ (a1) both of the Mx with the overlap area of 4-level continuous VIA array area >= 1000 um2
			  @ (a2) Width of 4-level continuous stacking VIA arrays >= 5 um
  ((M1_Reg_4_S_4_C1 OR M2_Reg_4_S_4_C1) OR M3_Reg_4_S_4_C1) OR M4_Reg_4_S_4_C1
}
M2_3_4.S.5
0 0 5 Dec  5 22:30:43 2024                     
M2_3_4.S.5 { @ Minimum space between two Mx region with below conditions >= 1.2 um 
			  @ (a1) both of the Mx with the overlap area of 3-level continuous VIA array area >= 2000 um2
			  @ (a2) Width of 3-level continuous stacking VIA arrays >= 5 um
  (M2_Reg_4_S_3_C2 OR M3_Reg_4_S_3_C2) OR M4_Reg_4_S_3_C2 
}
M1_2.S.6
0 0 5 Dec  5 22:30:43 2024                     
M1_2.S.6 { @ Minimum space between two Mx region with below conditions >= 1.2 um 
			  @ (a1) both of the Mx with the overlap area of 2-level continuous VIA array area >= 4000 um2
			  @ (a2) Width of 2-level continuous stacking VIA arrays >= 5 um
  M1_Reg_4_S_2_C1 OR M2_Reg_4_S_2_C1
}
M2_3.S.6
0 0 5 Dec  5 22:30:43 2024                     
M2_3.S.6 { @ Minimum space between two Mx region with below conditions >= 1.2 um 
			  @ (a1) both of the Mx with the overlap area of 2-level continuous VIA array area >= 4000 um2
			  @ (a2) Width of 2-level continuous stacking VIA arrays >= 5 um
  M2_Reg_4_S_2_C2 OR M3_Reg_4_S_2_C2
}
M3_4.S.6
0 0 5 Dec  5 22:30:43 2024                     
M3_4.S.6 { @ Minimum space between two Mx region with below conditions >= 1.2 um 
			  @ (a1) both of the Mx with the overlap area of 2-level continuous VIA array area >= 4000 um2
			  @ (a2) Width of 2-level continuous stacking VIA arrays >= 5 um
  M3_Reg_4_S_2_C3 OR M4_Reg_4_S_2_C3
}
ADP.E.1_V2_M3
0 0 3 Dec  5 22:30:43 2024                     
ADP.E.1_V2_M3 { @ Metal3 enclose Via2 in dummy pad < 3um.
  ENC DP_V2 M3 < 3 ABUT<90 SINGULAR REGION
}
ADP.E.1_V3_M3
0 0 3 Dec  5 22:30:43 2024                     
ADP.E.1_V3_M3 { @ Metal3 enclose Via3 in dummy pad < 3um.
  ENC DP_V3 M3 < 3 ABUT<90 SINGULAR REGION
}
ADP.E.1_V3_M4
0 0 3 Dec  5 22:30:43 2024                     
ADP.E.1_V3_M4 { @ Metal4 enclose Via3 in dummy pad < 3um.
  ENC DP_V3 M4 < 3 ABUT<90 SINGULAR REGION
}
ADP.E.1_V4_M4
0 0 3 Dec  5 22:30:43 2024                     
ADP.E.1_V4_M4 { @ Metal4 enclose Via4 in dummy pad < 3um.
  ENC DP_V4 M4 < 3 ABUT<90 SINGULAR REGION
}
ADP.E.2_V2_M3
0 0 3 Dec  5 22:30:43 2024                     
ADP.E.2_V2_M3 { @ Metal3 enclose Via2 in chip corner power line < 0.2um.
  ENC PL_V2 M3 < 0.2 ABUT<90 SINGULAR REGION
}
ADP.E.2_V3_M3
0 0 3 Dec  5 22:30:43 2024                     
ADP.E.2_V3_M3 { @ Metal3 enclose Via3 in chip corner power line < 0.2um.
  ENC PL_V3 M3 < 0.2 ABUT<90 SINGULAR REGION
}
ADP.E.2_V3_M4
0 0 3 Dec  5 22:30:43 2024                     
ADP.E.2_V3_M4 { @ Metal4 enclose Via3 in chip corner power line < 0.2um.
  ENC PL_V3 M4 < 0.2 ABUT<90 SINGULAR REGION
}
ADP.E.2_V4_M4
0 0 3 Dec  5 22:30:43 2024                     
ADP.E.2_V4_M4 { @ Metal4 enclose Via4 in chip corner power line < 0.2um.
  ENC PL_V4 M4 < 0.2 ABUT<90 SINGULAR REGION
}
LOGO.O.1
0 0 17 Dec  5 22:30:43 2024                    
LOGO.O.1 { @ LOGO overlap of CB, CBD, FW, PM, UBM, DOD, DPO, PPI or DMx is not allowed.
  LOGO AND CBi
  LOGO AND CBDi
  LOGO AND PPIi
  LOGO AND FWi
  LOGO AND PLMIDEi
  LOGO AND UBMi
  LOGO AND DOD
  LOGO AND DPO
  LOGO AND M1DMY
  LOGO AND M2DMY
  LOGO AND M3DMY
  LOGO AND M4DMY
  LOGO AND M5DMY
  LOGO AND M6DMY
  LOGO AND MDDMY
}
MOM.S.2:M2
0 0 3 Dec  5 22:30:43 2024                     
MOM.S.2:M2 { @ Space of metal (M1/Mx) line end in MOMDMY_n >= 0.5
  EXT MOM_M2_LINE_END M2 < MOM_S_2 ABUT < 90 REGION
}
MOM.S.2:M3
0 0 3 Dec  5 22:30:43 2024                     
MOM.S.2:M3 { @ Space of metal (M1/Mx) line end in MOMDMY_n >= 0.5
  EXT MOM_M3_LINE_END M3 < MOM_S_2 ABUT < 90 REGION
}
MOM.S.2:M4
0 0 3 Dec  5 22:30:43 2024                     
MOM.S.2:M4 { @ Space of metal (M1/Mx) line end in MOMDMY_n >= 0.5
  EXT MOM_M4_LINE_END M4 < MOM_S_2 ABUT < 90 REGION
}
LOGO.S.1
0 0 13 Dec  5 22:30:43 2024                    
LOGO.S.1 { @ Min. LOGO space to NW, OD, PO, or Metals >= 3um
  LOGO_EXT = (SIZE LOGO BY 3) NOT LOGO      
  LOGO_EXT AND NWELi
  LOGO_EXT AND ALL_OD 
  LOGO_EXT AND ALL_PO
  LOGO_EXT AND (M1i OR M1DMY)
  LOGO_EXT AND (M2i OR M2DMY)
  LOGO_EXT AND (M3i OR M3DMY)
  LOGO_EXT AND (M4i OR M4DMY)
  LOGO_EXT AND (M5i OR M5DMY)
  LOGO_EXT AND (M6i OR M6DMY)
  LOGO_EXT AND (MD OR MDDMY)
}
M5.E.1
0 0 4 Dec  5 22:30:43 2024                     
M5.E.1 { @ Min. extension of a M5 region beyond a VIA4 region < 0.01
  ENC VIA4 M5 < 0.01 ABUT < 90 SINGULAR REGION
  VIA4 NOT M5
}
M5.E.2
0 0 4 Dec  5 22:30:43 2024                     
M5.E.2 { @ Min. extension of M5 end-of-line region beyond VIA4 region < 0.06
  X = ENC [VIA4] M5 < 0.06 ABUT < 90 OPPOSITE	// a narrow side
  INT X < 0.26 ABUT == 90 INTERSECTING ONLY	// adjacent narrow sides
}
VIA5.E.1
0 0 4 Dec  5 22:30:43 2024                     
VIA5.E.1 { @ Min. extension of a M5 region beyond a VIA5 region < 0.01
  ENC VIA5R M5 < 0.01 ABUT < 90 SINGULAR REGION
  VIA5R NOT M5    
}
VIA5.E.2
0 0 4 Dec  5 22:30:43 2024                     
VIA5.E.2 { @ Min. extension of a M5 end-of-line region beyond VIA5 region < 0.06
  X = ENC [VIA5R] M5 < 0.06 ABUT < 90 OPPOSITE	// a narrow side
  INT X < 0.36 ABUT == 90 INTERSECTING ONLY	// adjacent narrow sides
}
ADP.R.0A
0 0 8 Dec  5 22:30:43 2024                     
ADP.R.0A { @ chip corner dummy pad structure should be M1/M2.../M6
  DPDMY NOT M1
  DPDMY NOT M2
  DPDMY NOT M3
  DPDMY NOT M4
  DPDMY NOT M5
  DPDMY NOT M6
}  
ADP.E.1_V4_M5
0 0 3 Dec  5 22:30:43 2024                     
ADP.E.1_V4_M5 { @ Metal5 enclose Via4 in dummy pad < 3um.
  ENC DP_V4 M5 < 3 ABUT<90 SINGULAR REGION
}
M3_4_5.S.5
0 0 5 Dec  5 22:30:43 2024                     
M3_4_5.S.5 { @ Minimum space between two Mx region with below conditions >= 1.2 um 
			  @ (a1) both of the Mx with the overlap area of 3-level continuous VIA array area >= 2000 um2
			  @ (a2) Width of 3-level continuous stacking VIA arrays >= 5 um
  (M3_Reg_4_S_3_C3 OR M4_Reg_4_S_3_C3) OR M5_Reg_4_S_3_C3 
}
M1_2_3_4_5.S.3
0 0 5 Dec  5 22:30:43 2024                     
M1_2_3_4_5.S.3 { @ Minimum space between two Mx region with below conditions >= 1.2 um 
				  @ (a1) both of the Mx with the overlap area of 5-level continuous VIA array area >= 500 um2
				  @ (a2) Width of 5-level continuous stacking VIA arrays >= 5 um
  (((M1_Reg_4_S_5_C1 OR M2_Reg_4_S_5_C1) OR M3_Reg_4_S_5_C1) OR M4_Reg_4_S_5_C1) OR M5_Reg_4_S_5_C1 
}
M2_3_4_5.S.4
0 0 5 Dec  5 22:30:43 2024                     
M2_3_4_5.S.4 { @ Minimum space between two Mx region with below conditions >= 1.2 um 
			  @ (a1) both of the Mx with the overlap area of 4-level continuous VIA array area >= 1000 um2
			  @ (a2) Width of 4-level continuous stacking VIA arrays >= 5 um
  ((M2_Reg_4_S_4_C2 OR M3_Reg_4_S_4_C2) OR M4_Reg_4_S_4_C2) OR M5_Reg_4_S_4_C2
}
M4_5.S.6
0 0 5 Dec  5 22:30:43 2024                     
M4_5.S.6 { @ Minimum space between two Mx region with below conditions >= 1.2 um 
			  @ (a1) both of the Mx with the overlap area of 2-level continuous VIA array area >= 4000 um2
			  @ (a2) Width of 2-level continuous stacking VIA arrays >= 5 um
  M4_Reg_4_S_2_C4 OR M5_Reg_4_S_2_C4
}
ADP.E.1_V5_M5
0 0 3 Dec  5 22:30:43 2024                     
ADP.E.1_V5_M5 { @ Metal5 enclose Via5 in dummy pad < 3um.
  ENC DP_V5 M5 < 3 ABUT<90 SINGULAR REGION
}
ADP.E.2_V4_M5
0 0 3 Dec  5 22:30:43 2024                     
ADP.E.2_V4_M5 { @ Metal5 enclose Via4 in chip corner power line < 0.2um.
  ENC PL_V4 M5 < 0.2 ABUT<90 SINGULAR REGION
}
ADP.E.2_V5_M5
0 0 3 Dec  5 22:30:43 2024                     
ADP.E.2_V5_M5 { @ Metal5 enclose Via5 in chip corner power line < 0.2um.
  ENC PL_V5 M5 < 0.2 ABUT<90 SINGULAR REGION
}
UTM40K.I.1
0 0 11 Dec  5 22:30:43 2024                    
UTM40K.I.1 { @ No via and metal inside INDDMY are allowed, except underpass vias and metal interconnect,
           @ and the M1 substrate pick up node of inductor
  AND INDDMYI M1
  AND INDDMY VIA1	
  AND INDDMY M2
  AND INDDMY VIA2
  AND INDDMY M3
  AND INDDMY VIA3
  AND INDDMY2 M4
  AND INDDMY2 VIA4	    
}
MIM_M5.W.1
0 0 3 Dec  5 22:30:43 2024                     
MIM_M5.W.1 { @ Max. dimension (both width and length) of M5 as MIM capacitor bottom metal <= 35 um
    SIZE BPM5 BY MIM_M5_W_1/2 UNDEROVER
}
MIM_M5.S.1
0 0 3 Dec  5 22:30:43 2024                     
MIM_M5.S.1 { @ Min. space between two M5 regions as MIM capacitor bottom metal >= 0.8 um
  EXT BPM5C < MIM_M5_S_1 ABUT < 90 REGION
}
MIM_M5.S.2
0 0 4 Dec  5 22:30:43 2024                     
MIM_M5.S.2 { @ Min. space between one M5 region as a dummy MIM capacitor bottom metal and 
              @ the other M5 region as MIM capacitor bottom metal >= 0.8 um
  EXT BPM5C DPM5 < MIM_M5_S_2 ABUT < 90 REGION
}
MIM_M5.E.3
0 0 5 Dec  5 22:30:43 2024                     
MIM_M5.E.3  { @ Minimum extension of an M5 resgion as MIM capacitor bottom metal beyound 
              @ a CTM resgion and dummy CTM region >= 0.4 um 
  ENC CTM5 M5 < MIM_M5_E_3 ABUT < 90 SINGULAR REGION
  CTM5 NOT M5  
}
MIMVIA.E.2
0 0 4 Dec  5 22:30:43 2024                     
MIMVIA.E.2 { @ Min. extension of an M5 region as MIM capacitor bottom metal beyond a VIA4 or a VIA5 region >= 0.12 um
  ENC VIA4 BPM5C < MIMVIA_E_2 ABUT < 90 REGION
  ENC VIA5 BPM5C < MIMVIA_E_2 ABUT < 90 REGION
}
3DMIM.EX.3
0 0 3 Dec  5 22:30:43 2024                     
3DMIM.EX.3 { @ Min. extension of Mx region beyond CMM or dummy CMM >= 0.4
  ENC CMM5 BPM5_3D  < 3DMIM_EX_3	ABUT < 90 SINGULAR REGION
}
3DMIM.S.7
0 0 3 Dec  5 22:30:43 2024                     
3DMIM.S.7 { @ Min. space of CBMVIA TO CMM >= 0.4
     EXT CBMVIA TCMM  < 3DMIM_S_7  ABUT < 90 SINGULAR REGION
}
3DMIM.W.4
0 0 3 Dec  5 22:30:43 2024                     
3DMIM.W.4 { @ Min. width of dummy CBM >= 0.8
	INT DPM5_3D < 3DMIM_W_4 ABUT < 90 SINGULAR REGION		
}
3DMIM.S.8
0 0 3 Dec  5 22:30:43 2024                     
3DMIM.S.8 { @ Min. space between two Mx regions as MIM capacitor bottom metal >= 0.8
  EXT BPM5C_3D < 3DMIM_S_8 ABUT < 90 REGION
}
3DMIM.S.9
0 0 4 Dec  5 22:30:43 2024                     
3DMIM.S.9 { @ Min. space between one Mx region as a dummy MIM capacitor bottom metal and 
              @ the other Mx region as MIM capacitor bottom metal >= 0.8
  EXT BPM5C_3D DPM5_3D < 3DMIM_S_9 ABUT < 90 REGION
}
3DMIM.EX.5
0 0 4 Dec  5 22:30:43 2024                     
3DMIM.EX.5 { @ Min. extension of an Mx region as MIM capacitor bottom metal beyond a VIA4 or a VIA5 region >= 0.12
  ENC VIA4 BPM5C_3D < 3DMIM_EX_5 ABUT < 90 REGION
  ENC VIA5 BPM5C_3D < 3DMIM_EX_5 ABUT < 90 REGION
}
MOM.S.2:M5
0 0 3 Dec  5 22:30:43 2024                     
MOM.S.2:M5 { @ Space of metal (M1/Mx) line end in MOMDMY_n >= 0.5
  EXT MOM_M5_LINE_END M5 < MOM_S_2 ABUT < 90 REGION
}
DNW.E.2
0 0 6 Dec  5 22:30:43 2024                     
DNW.E.2 { @ Min. extension of DNW beyond N+OD outside NW >= 1.5um
  A = PWEL AND DNW
  B = NPOD INTERACT A
  ENC B DNW < 1.5 ABUT < 90 SINGULAR REGION
  CUT B DNW
}
SBD.R.3
0 0 5 Dec  5 22:30:43 2024                     
SBD.R.3 { @ The each NW of SBD should be surrounded by the P+ Guard Ring (P+ pickup ring).
    NW_SBD NOT PPOD_SBD_H 
    PPOD_SBD_H INTERACT SBDOD_ALL >1
    PPOD_SBD_H INTERACT NW_SBD > 1
}
PP.E.1
0 0 7 Dec  5 22:30:43 2024                     
PP.E.1 { @ Minimum extension of a PP region beyond a P+ active OD region must >= 0.18 um 
		 @ except SBD and SEALRING region
    (ENC PACT PP_NSBD < PP_E_1 ABUT > 0 < 90 SINGULAR REGION) NOT INTERACT SEALRING_ALL
    Y = ENC [PACT] PP_NSBD < 0.001 ABUT == 0
    Z = EXPAND EDGE Y OUTSIDE BY 0.001
	(Z NOT INTERACT NPOD) NOT INTERACT SEALRING_ALL
}
PP.E.1_NP.E.1
0 0 3 Dec  5 22:30:43 2024                     
PP.E.1_NP.E.1 { @ Implant can not coincident OD edge except butted diffusion
	(IMP NOT INTERACT SEALRING_ALL) COIN INSIDE EDGE OD
}
PP.E.3
0 0 6 Dec  5 22:30:43 2024                     
PP.E.3 { @ Minimum enclosure of PTAP by PP < 0.02 with NWEL space >= 0.43 except SEALRING region
  (ENC PTAP PP < 0.02 ABUT > 0 < 90 SINGULAR REGION) NOT INTERACT SEALRING_ALL
  X = ENC [PTAP] PP < 0.001 ABUT == 0
  Y = EXPAND EDGE X OUTSIDE BY 0.001
  (Y NOT INTERACT NPOD ) NOT INTERACT SEALRING_ALL
}
NP.E.1
0 0 7 Dec  5 22:30:43 2024                     
NP.E.1 { @ NP olap OD < 0.18 except SEALRING region
  X = NACT NOT ODWR
  ( ENC X NP < NP_E_1 ABUT > 0 < 90 SINGULAR REGION ) NOT INTERACT SEALRING_ALL
  Y = ENC [X] NP < 0.001 ABUT == 0
  Z  = EXPAND EDGE Y OUTSIDE BY 0.001
  (Z NOT INTERACT PPOD) NOT INTERACT SEALRING_ALL
}
RPO.C.1
0 0 3 Dec  5 22:30:43 2024                     
RPO.C.1 { @ Minimum RPO space to OD < 0.22 except SEALRING region
  (EXT RPO OD < 0.22 ABUT < 90 SINGULAR REGION) NOT INTERACT SEALRING_ALL
}
RPO.C.4
0 0 4 Dec  5 22:30:43 2024                     
RPO.C.4 { @ Minimum RPO overhang OD < 0.22
  ( ENC OD RPO < 0.22 ABUT < 90 SINGULAR REGION ) NOT INTERACT SEALRING_ALL
  RPO_NOT_SR INSIDE OD   
}
RPO.E.1
0 0 3 Dec  5 22:30:43 2024                     
RPO.E.1 { @ Minimum OD overhang RPO < 0.22
  ( ENC RPO OD < 0.22 ABUT < 90 SINGULAR REGION ) NOT INTERACT SEALRING_ALL
}
CO.W.1
0 0 4 Dec  5 22:30:43 2024                     
CO.W.1 { @ contact width != 0.22
  X = CO NOT SR_CO
  NOT RECTANGLE X == 0.22 BY == 0.22 ORTHOGONAL ONLY
}
M1.W.1
0 0 3 Dec  5 22:30:43 2024                     
M1.W.1 { @ Min. M1 width < 0.23
  INT M1 < 0.23 ABUT < 90 SINGULAR REGION
}
M1.S.1
0 0 3 Dec  5 22:30:43 2024                     
M1.S.1 { @ Min. M1 space < 0.23
  EXT M1 < 0.23 ABUT < 90 SINGULAR REGION
}
VIA1.W.1
0 0 4 Dec  5 22:30:43 2024                     
VIA1.W.1 { @ VIA1 must be 0.26 x 0.26
  A = NOT RECTANGLE VIA1_CORE == 0.26 BY == 0.26 ORTHOGONAL ONLY
  A OUTSIDE RNGX   // exclude from metal fuse protection ring area
}
M2.W.1
0 0 3 Dec  5 22:30:43 2024                     
M2.W.1 { @ Min. M2 width < 0.28
  INT M2 < 0.28 ABUT < 90 SINGULAR REGION
}
M2.S.1
0 0 3 Dec  5 22:30:43 2024                     
M2.S.1 { @ Min. M2 space < 0.28
  EXT M2 < 0.28 ABUT < 90 SINGULAR REGION
}
M2.A.1
0 0 3 Dec  5 22:30:43 2024                     
M2.A.1{ @ Min M2 area region < 0.202
  AREA M2 < Mx_A_1
}
VIA2.W.1
0 0 4 Dec  5 22:30:43 2024                     
VIA2.W.1 { @ VIA2 must be 0.26 x 0.26
  A = NOT RECTANGLE VIA2_CORE == 0.26 BY == 0.26 ORTHOGONAL ONLY
  A OUTSIDE RNGX   // exclude from metal fuse protection ring area
}
VIA3.W.1
0 0 4 Dec  5 22:30:43 2024                     
VIA3.W.1 { @ VIA3 must be 0.26 x 0.26
  A = NOT RECTANGLE VIA3_CORE == 0.26 BY == 0.26 ORTHOGONAL ONLY
  A OUTSIDE RNGX   // exclude from metal fuse protection ring area
}
VIA4.W.1
0 0 4 Dec  5 22:30:43 2024                     
VIA4.W.1 { @ VIA4 must be 0.26 x 0.26
  A = NOT RECTANGLE VIA4_CORE == 0.26 BY == 0.26 ORTHOGONAL ONLY
  A OUTSIDE RNGX   // exclude from metal fuse protection ring area
}
VIA1.S.6_Array1_2_3_4_5_M
0 0 4 Dec  5 22:30:43 2024                     
VIA1.S.6_Array1_2_3_4_5_M { @ Minimum space between two VIA1 region >= 0.49 um if the overlap area of 5-level 
                            	   @ continuous stacking VIA arrays >= 500 um2 (except sealring region)
   (VIA1_5stack_S_6.Final INTERACT VIA1_Violate_S_5_B1) NOT INTERACT SEALRING_ALL
}
VIA2.S.6_Array1_2_3_4_5_M
0 0 4 Dec  5 22:30:43 2024                     
VIA2.S.6_Array1_2_3_4_5_M { @ Minimum space between two VIA2 region >= 0.49 um if the overlap area of 5-level 
									@ continuous stacking VIA arrays >= 500 um2 (except sealring region)
   (VIA1_5stack_S_6.Final INTERACT VIA2_Violate_S_5_B1) NOT INTERACT SEALRING_ALL
}
VIA3.S.6_Array1_2_3_4_5_M
0 0 4 Dec  5 22:30:43 2024                     
VIA3.S.6_Array1_2_3_4_5_M { @ Minimum space between two VIA3 region >= 0.49 um if the overlap area of 5-level 
									 @ continuous stacking VIA arrays >= 500 um2 (except sealring region)
   (VIA1_5stack_S_6.Final INTERACT VIA3_Violate_S_5_B1) NOT INTERACT SEALRING_ALL
}
VIA4.S.6_Array1_2_3_4_5_M
0 0 4 Dec  5 22:30:43 2024                     
VIA4.S.6_Array1_2_3_4_5_M { @ Minimum space between two VIA4 region >= 0.49 um if the overlap area of 5-level
									 @ continuous stacking VIA arrays >= 500 um2 (except sealring region)
   (VIA1_5stack_S_6.Final INTERACT VIA4_Violate_S_5_B1) NOT INTERACT SEALRING_ALL
}
VIA5.S.6_Array1_2_3_4_5_M
0 0 4 Dec  5 22:30:43 2024                     
VIA5.S.6_Array1_2_3_4_5_M { @ Minimum space between two VIA5 region >= 0.49 um if the overlap area of 5-level 
									 @ continuous stacking VIA arrays >= 500 um2 (except sealring region)
   (VIA1_5stack_S_6.Final INTERACT VIA5_Violate_S_5_B1) NOT INTERACT SEALRING_ALL
}
VIA1.S.7_Array1_2_3_4_M
0 0 4 Dec  5 22:30:43 2024                     
VIA1.S.7_Array1_2_3_4_M { @ Minimum space between two VIA1 region >= 0.49 um if the overlap area of 4-level 
						  	   @ continuous stacking VIA arrays >= 1000 um2 (except sealring region)
  (VIA1_4stack_S_7.Final INTERACT VIA1_Violate_S_4_B1) NOT INTERACT SEALRING_ALL
}
VIA2.S.7_Array1_2_3_4_M
0 0 4 Dec  5 22:30:43 2024                     
VIA2.S.7_Array1_2_3_4_M { @ Minimum space between two VIA2 region >= 0.49 um if the overlap area of 4-level
						  		@ continuous stacking VIA arrays >= 1000 um2 (except sealring region)
  (VIA1_4stack_S_7.Final INTERACT VIA2_Violate_S_4_B1) NOT INTERACT SEALRING_ALL
}
VIA3.S.7_Array1_2_3_4_M
0 0 4 Dec  5 22:30:43 2024                     
VIA3.S.7_Array1_2_3_4_M { @ Minimum space between two VIA3 region >= 0.49 um if the overlap area of 4-level
						  		 @ continuous stacking VIA arrays >= 1000 um2 (except sealring region)
  (VIA1_4stack_S_7.Final INTERACT VIA3_Violate_S_4_B1) NOT INTERACT SEALRING_ALL
}
VIA4.S.7_Array1_2_3_4_M
0 0 4 Dec  5 22:30:43 2024                     
VIA4.S.7_Array1_2_3_4_M { @ Minimum space between two VIA4 region >= 0.49 um if the overlap area of 4-level
						  		 @ continuous stacking VIA arrays >= 1000 um2 (except sealring region)
  (VIA1_4stack_S_7.Final INTERACT VIA4_Violate_S_4_B1) NOT INTERACT SEALRING_ALL
}
VIA2.S.7_Array2_3_4_5_M
0 0 4 Dec  5 22:30:43 2024                     
VIA2.S.7_Array2_3_4_5_M { @ Minimum space between two VIA2 region >= 0.49 um if the overlap area of 4-level
						       @ continuous stacking VIA arrays >= 1000 um2 (except sealring region)
  (VIA2_4stack_S_7.Final INTERACT VIA2_Violate_S_4_B2) NOT INTERACT SEALRING_ALL
}
VIA3.S.7_Array2_3_4_5_M
0 0 4 Dec  5 22:30:43 2024                     
VIA3.S.7_Array2_3_4_5_M { @ Minimum space between two VIA3 region >= 0.49 um if the overlap area of 4-level
						  		@ continuous stacking VIA arrays >= 1000 um2 (except sealring region)
  (VIA2_4stack_S_7.Final INTERACT VIA3_Violate_S_4_B2) NOT INTERACT SEALRING_ALL
}
VIA4.S.7_Array2_3_4_5_M
0 0 4 Dec  5 22:30:43 2024                     
VIA4.S.7_Array2_3_4_5_M { @ Minimum space between two VIA4 region >= 0.49 um if the overlap area of 4-level
						  		 @ continuous stacking VIA arrays >= 1000 um2 (except sealring region)
  (VIA2_4stack_S_7.Final INTERACT VIA4_Violate_S_4_B2) NOT INTERACT SEALRING_ALL
}
VIA5.S.7_Array2_3_4_5_M
0 0 4 Dec  5 22:30:43 2024                     
VIA5.S.7_Array2_3_4_5_M { @ Minimum space between two VIA5 region >= 0.49 um if the overlap area of 4-level
						  		 @ continuous stacking VIA arrays >= 1000 um2 (except sealring region)
  (VIA2_4stack_S_7.Final INTERACT VIA5_Violate_S_4_B2) NOT INTERACT SEALRING_ALL
}
VIA2.S.8_Array2_3_4_M
0 0 4 Dec  5 22:30:43 2024                     
VIA2.S.8_Array2_3_4_M { @ Minimum space between two VIA2 region >= 0.49 um if the overlap area of 3-level
						   @ continuous stacking VIA arrays >= 2000 um2 (except sealring region)
  (VIA2_3stack_S_8.Final INTERACT VIA2_Violate_S_3_B2) NOT INTERACT SEALRING_ALL
}
VIA3.S.8_Array2_3_4_M
0 0 4 Dec  5 22:30:43 2024                     
VIA3.S.8_Array2_3_4_M { @ Minimum space between two VIA3 region >= 0.49 um if the overlap area of 3-level
							@ continuous stacking VIA arrays >= 2000 um2 (except sealring region)
  (VIA2_3stack_S_8.Final INTERACT VIA3_Violate_S_3_B2) NOT INTERACT SEALRING_ALL
}
VIA4.S.8_Array2_3_4_M
0 0 4 Dec  5 22:30:43 2024                     
VIA4.S.8_Array2_3_4_M { @ Minimum space between two VIA4 region >= 0.49 um if the overlap area of 3-level
							 @ continuous stacking VIA arrays >= 2000 um2 (except sealring region)
  (VIA2_3stack_S_8.Final INTERACT VIA4_Violate_S_3_B2) NOT INTERACT SEALRING_ALL
}
VIA3.S.8_Array3_4_5_M
0 0 4 Dec  5 22:30:43 2024                     
VIA3.S.8_Array3_4_5_M { @ Minimum space between two VIA3 region >= 0.49 um if the overlap area of 3-level
						   @ continuous stacking VIA arrays >= 2000 um2 (except sealring region)
  (VIA3_3stack_S_8.Final INTERACT VIA3_Violate_S_3_B3) NOT INTERACT SEALRING_ALL
}
VIA4.S.8_Array3_4_5_M
0 0 4 Dec  5 22:30:43 2024                     
VIA4.S.8_Array3_4_5_M { @ Minimum space between two VIA4 region >= 0.49 um if the overlap area of 3-level
							@ continuous stacking VIA arrays >= 2000 um2 (except sealring region)
  (VIA3_3stack_S_8.Final INTERACT VIA4_Violate_S_3_B3) NOT INTERACT SEALRING_ALL
}
VIA5.S.8_Array3_4_5_M
0 0 4 Dec  5 22:30:43 2024                     
VIA5.S.8_Array3_4_5_M { @ Minimum space between two VIA5 region >= 0.49 um if the overlap area of 3-level
							 @ continuous stacking VIA arrays >= 2000 um2 (except sealring region)
  (VIA3_3stack_S_8.Final INTERACT VIA5_Violate_S_3_B3) NOT INTERACT SEALRING_ALL
}
VIA3.S.9_Array3_4_M
0 0 4 Dec  5 22:30:43 2024                     
VIA3.S.9_Array3_4_M { @ Minimum space between two VIA3 region >= 0.49 um if the overlap area of 2-level
					   @ continuous stacking VIA arrays >= 4000 um2 (except sealring region)
  (VIA3_2stack_S_9.Final INTERACT VIA3_Violate_S_2_B3) NOT INTERACT SEALRING_ALL
}
VIA4.S.9_Array3_4_M
0 0 4 Dec  5 22:30:43 2024                     
VIA4.S.9_Array3_4_M { @ Minimum space between two VIA4 region >= 0.49 um if the overlap area of 2-level
					    @ continuous stacking VIA arrays >= 4000 um2 (except sealring region)
  (VIA3_2stack_S_9.Final INTERACT VIA4_Violate_S_2_B3) NOT INTERACT SEALRING_ALL
}
VIA4.S.9_Array4_5_M
0 0 4 Dec  5 22:30:43 2024                     
VIA4.S.9_Array4_5_M { @ Minimum space between two VIA4 region >= 0.49 um if the overlap area of 2-level
					   @ continuous stacking VIA arrays >= 4000 um2 (except sealring region)
  (VIA4_2stack_S_9.Final INTERACT VIA4_Violate_S_2_B4) NOT INTERACT SEALRING_ALL
}
VIA5.S.9_Array4_5_M
0 0 4 Dec  5 22:30:43 2024                     
VIA5.S.9_Array4_5_M { @ Minimum space between two VIA5 region >= 0.49 um if the overlap area of 2-level
						@ continuous stacking VIA arrays >= 4000 um2 (except sealring region)
  (VIA4_2stack_S_9.Final INTERACT VIA5_Violate_S_2_B4) NOT INTERACT SEALRING_ALL
}
VIA4.S.10_Array4_M
0 0 3 Dec  5 22:30:43 2024                     
VIA4.S.10_Array4_M { @ Minimum space between two VIA4 region >= 0.49 um if the single layer VIA arrays area >= 4900 um2 (except sealring region)
  (VIA4_1stack_S_10.Final INTERACT VIA4_Violate_S_1_B4) NOT INTERACT SEALRING_ALL
}
VIA5.S.10_Array5_M
0 0 3 Dec  5 22:30:43 2024                     
VIA5.S.10_Array5_M { @ Minimum space between two VIA5 region >= 0.49 um if the single layer VIA arrays area >= 4900 um2 (except sealring region)
  (VIA5_1stack_S_10.Final INTERACT VIA5_Violate_S_1_B5) NOT INTERACT SEALRING_ALL
}
VIA5.W.1
0 0 4 Dec  5 22:30:43 2024                     
VIA5.W.1 { @ VIA5 must be 0.36 x 0.36
  A = NOT RECTANGLE VIA5R_CORE == VIAn_W_1 BY == VIAn_W_1 ORTHOGONAL ONLY
  A OUTSIDE RNGX     // exclude from metal fuse protection ring area
}
SR.E.1
0 0 24 Dec  5 22:30:43 2024                    
SR.E.1 { @ Minimum extension of metal to CO/VIA in seal ring. >= 0.6 um
    ENC SR_CO M1 < SR_E_1 ABUT < 90 SINGULAR REGION
    SR_CO NOT M1
    ENC SR_VIA1 M1 < SR_E_1 ABUT < 90 SINGULAR REGION
    SR_VIA1 NOT M1 
    ENC SR_VIA1 M2 < SR_E_1 ABUT < 90 SINGULAR REGION
    SR_VIA1 NOT M2
    ENC SR_VIA2 M2 < SR_E_1 ABUT < 90 SINGULAR REGION
    SR_VIA2 NOT M2 
    ENC SR_VIA2 M3 < SR_E_1 ABUT < 90 SINGULAR REGION
    SR_VIA2 NOT M3
    ENC SR_VIA3 M3 < SR_E_1 ABUT < 90 SINGULAR REGION
    SR_VIA3 NOT M3 
    ENC SR_VIA3 M4 < SR_E_1 ABUT < 90 SINGULAR REGION
    SR_VIA3 NOT M4
    ENC SR_VIA4 M4 < SR_E_1 ABUT < 90 SINGULAR REGION
    SR_VIA4 NOT M4 
    ENC SR_VIA4 M5 < SR_E_1 ABUT < 90 SINGULAR REGION
    SR_VIA4 NOT M5
    ENC SR_VIA5 M5 < SR_E_1 ABUT < 90 SINGULAR REGION
    SR_VIA5 NOT M5 
    ENC SR_VIA5 M6 < SR_E_1 ABUT < 90 SINGULAR REGION
    SR_VIA5 NOT M6
}
SR.E.2
0 0 18 Dec  5 22:30:43 2024                    
SR.E.2 { @ (OD interact sealring) enclosure of metal with the outer edge of sealring == 4.1 um
    SR_OD = OD INTERACT SEALRING
    SR_OD_HOLES = HOLES SR_OD
    SR_OD_FULL = SR_OD OR SR_OD_HOLES
    ENC SR_M1 SR_OD_FULL < SR_E_2 REGION
    ENC SR_M2 SR_OD_FULL < SR_E_2 REGION
    ENC SR_M3 SR_OD_FULL < SR_E_2 REGION
    ENC SR_M4 SR_OD_FULL < SR_E_2 REGION
    ENC SR_M5 SR_OD_FULL < SR_E_2 REGION
    ENC SR_M6 SR_OD_FULL < SR_E_2 REGION
	SR_OD_FULL_SIZE = SIZE SR_OD_FULL BY -SR_E_2
	SR_OD_FULL_SIZE NOT COIN INSIDE EDGE SR_M1
	SR_OD_FULL_SIZE NOT COIN INSIDE EDGE SR_M2
	SR_OD_FULL_SIZE NOT COIN INSIDE EDGE SR_M3
	SR_OD_FULL_SIZE NOT COIN INSIDE EDGE SR_M4
	SR_OD_FULL_SIZE NOT COIN INSIDE EDGE SR_M5
	SR_OD_FULL_SIZE NOT COIN INSIDE EDGE SR_M6
}
SR.R.2
0 0 6 Dec  5 22:30:43 2024                     
SR.R.2 { @ It's not allowed that odd VIA bar(VIA1,3,5) overlap even VIA bar(VIA2,4)
	SR_VIA1 AND SR_VIA2
	SR_VIA2 AND SR_VIA3
	SR_VIA3 AND SR_VIA4
	SR_VIA4 AND SR_VIA5
}
CO.W.2
0 0 4 Dec  5 22:30:43 2024                     
CO.W.2 { @ Minimum and maximum width of CO bar. CO bar is only allowed in seal ring. == 0.22 um
    INT SR_CO < CO_W_2 SINGULAR REGION
    SR_CO WITH WIDTH > CO_W_2
}
VIA1.W.2
0 0 4 Dec  5 22:30:43 2024                     
VIA1.W.2 { @ Minimum and maximum width of VIAx bar. VIAx bar is only allowed in seal ring. == 0.26 um
    INT SR_VIA1 < VIA1_W_2 SINGULAR REGION
    SR_VIA1 WITH WIDTH > VIA1_W_2
}
VIA2.W.2
0 0 4 Dec  5 22:30:43 2024                     
VIA2.W.2 { @ Minimum and maximum width of VIAx bar. VIAx bar is only allowed in seal ring. == 0.26 um
    INT SR_VIA2 < VIA2_W_2 SINGULAR REGION
    SR_VIA2 WITH WIDTH > VIA2_W_2
}
VIA3.W.2
0 0 4 Dec  5 22:30:43 2024                     
VIA3.W.2 { @ Minimum and maximum width of VIAx bar. VIAx bar is only allowed in seal ring. == 0.26 um
    INT SR_VIA3 < VIA3_W_2 SINGULAR REGION
    SR_VIA3 WITH WIDTH > VIA3_W_2
}
VIA4.W.2
0 0 4 Dec  5 22:30:43 2024                     
VIA4.W.2 { @ Minimum and maximum width of VIAx bar. VIAx bar is only allowed in seal ring. == 0.26 um
    INT SR_VIA4 < VIA4_W_2 SINGULAR REGION
    SR_VIA4 WITH WIDTH > VIA4_W_2
}
VIAn.W.2
0 0 4 Dec  5 22:30:43 2024                     
VIAn.W.2 { @ Minimum and maximum width of VIAn bar. VIAn bar is only allowed in seal ring. == 0.36 um
    INT SR_VIA5 < VIAn_W_2 SINGULAR REGION
    SR_VIA5 WITH WIDTH > VIAn_W_2
}
NW.S.1
0 0 6 Dec  5 22:30:43 2024                     
NW.S.1 { @ Min. different potential NWEL space < 1.40
  NWEL_NODAL = STAMP NWEL BY NWELi
  EXT NWEL_NODAL < 1.40 ABUT < 90 SINGULAR REGION NOT CONNECTED
  EXT RNWEL NWEL < 1.40 ABUT < 90 SINGULAR REGION
  EXT RNWEL < 1.40 ABUT < 90 SINGULAR REGION
}
PO.R.4
0 0 4 Dec  5 22:30:43 2024                     
PO.R.4 { @ It is prohibited for Floating Gate if the effective source/drain is not connected together 
  Float_GATE_check INTERACT NSDu > 1 BY NET
  Float_GATE_check INTERACT PSDu > 1 BY NET
}
M1.S.2
0 0 16 Dec  5 22:30:43 2024                    
M1.S.2 { @ Min. space to wide M1 (>10um) < 0.6
  M1_S5 = SHRINK (SHRINK (SHRINK (SHRINK M1 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M1_G5 = GROW (GROW (GROW (GROW M1_S5 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M1_Wide = M1_G5 AND M1
  M1_Exp = SIZE M1_Wide BY 1 INSIDE OF M1 STEP 0.161
  M1_Branch = M1_Exp NOT M1_Wide
  M1_Branch_edge = M1_Branch COIN INSIDE EDGE M1
  M1_Check = M1 AND (SIZE M1_Exp BY M1_S_2)
  M1_Branch_Check = M1 AND (EXPAND EDGE M1_Branch_edge OUTSIDE BY M1_S_2 CORNER FILL)
  M1_WideC = STAMP M1_Wide BY M1xd
  M1_CheckC = STAMP M1_Check BY M1xd
  M1_BranchC = STAMP M1_Branch BY M1xd
  M1_Branch_CheckC = STAMP M1_Branch_Check BY M1xd
  EXT M1_WideC M1_CheckC < M1_S_2 ABUT >0 <89.5 NOT CONNECTED REGION
  EXT M1_BranchC M1_Branch_CheckC < M1_S_2 ABUT >0 <89.5 NOT CONNECTED REGION
}
M3.W.1
0 0 3 Dec  5 22:30:43 2024                     
M3.W.1 { @ Min. M3 width < 0.28
  INT M3 < 0.28 ABUT < 90 SINGULAR REGION
}
M3.S.1
0 0 3 Dec  5 22:30:43 2024                     
M3.S.1 { @ Min. M3 space < 0.28
  EXT M3 < 0.28 ABUT < 90 SINGULAR REGION
}
M3.A.1
0 0 3 Dec  5 22:30:43 2024                     
M3.A.1{ @ Min M3 area region < 0.202
  AREA M3 < Mx_A_1
}
M1.S.2.1.b
0 0 10 Dec  5 22:30:43 2024                    
M1.S.2.1.b { @ Min. space between two wide metals with parallel run length >= 35 and same connection >=0.6 um
  M1_S5 = SHRINK (SHRINK (SHRINK (SHRINK M1 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M1_G5 = GROW (GROW (GROW (GROW M1_S5 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M1_Wide = M1_G5 AND M1
  M1_WideC = STAMP M1_Wide BY M1xd
  M1_S_REG = EXT M1_WideC < M1_S_2_2 CONNECTED OPPOSITE REGION
  M1_S_REG_CHECK = ENCLOSE RECTANGLE M1_S_REG GRID M1_S_2_L
  WideEdge = M1_S_REG_CHECK COIN OUTSIDE EDGE M1_Wide
  PATH LENGTH WideEdge >= M1_S_2_L
}
M2.S.2
0 0 16 Dec  5 22:30:43 2024                    
M2.S.2 { @ Min. space to wide M2 (>10um) < 0.6
  M2_S5 = SHRINK (SHRINK (SHRINK (SHRINK M2 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M2_G5 = GROW (GROW (GROW (GROW M2_S5 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M2_Wide = M2_G5 AND M2
  M2_Exp = SIZE M2_Wide BY 1 INSIDE OF M2 STEP 0.196
  M2_Branch = M2_Exp NOT M2_Wide
  M2_Branch_edge = M2_Branch COIN INSIDE EDGE M2
  M2_Check = M2 AND (SIZE M2_Exp BY 0.6)
  M2_Branch_Check = M2 AND (EXPAND EDGE M2_Branch_edge OUTSIDE BY 0.6 CORNER FILL)
  M2_WideC = STAMP M2_Wide BY M2xd
  M2_CheckC = STAMP M2_Check BY M2xd
  M2_BranchC = STAMP M2_Branch BY M2xd
  M2_Branch_CheckC = STAMP M2_Branch_Check BY M2xd
  EXT M2_WideC M2_CheckC < 0.6 ABUT >0 <89.5 NOT CONNECTED REGION
  EXT M2_BranchC M2_Branch_CheckC < 0.6 ABUT >0 <89.5 NOT CONNECTED REGION
}
M1.S.2.1.a
0 0 15 Dec  5 22:30:43 2024                    
M1.S.2.1.a { @ Min. space betweem wide metal and small piece of metal with parallel run length >= 35 and same connection >=0.6 um
  M1_S5 = SHRINK (SHRINK (SHRINK (SHRINK M1 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M1_G5 = GROW (GROW (GROW (GROW M1_S5 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M1_Wide = M1_G5 AND M1
  M1_Small = M1 NOT M1_Wide
  M1_WideC = STAMP M1_Wide BY M1xd
  M1_SmallC = STAMP M1_Small BY M1xd
  M1_S_REG = EXT M1_WideC M1_SmallC < M1_S_2_1 CONNECTED OPPOSITE REGION MEASURE ALL
  M1_S_REG_CHECK = ENCLOSE RECTANGLE M1_S_REG GRID M1_S_2_L 
  WideEdge1 = M1_S_REG_CHECK COIN OUTSIDE EDGE M1_Wide
  M1_Small_Edge = M1_Small COIN INSIDE EDGE M1
  WideEdge2 = M1_S_REG_CHECK COIN OUTSIDE EDGE M1_Small_Edge
  PATH LENGTH WideEdge1 >= M1_S_2_L
  PATH LENGTH WideEdge2 >= M1_S_2_L
}
M1.A.1
0 0 3 Dec  5 22:30:43 2024                     
M1.A.1{ @ Min. M1 area < 0.202
  AREA M1_A < M1_A_1
}
M2.S.2.1.b
0 0 10 Dec  5 22:30:43 2024                    
M2.S.2.1.b { @ Min. space between two wide metals with parallel run length >= 35 and same connection >=0.6 um
  M2_S5 = SHRINK (SHRINK (SHRINK (SHRINK M2 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M2_G5 = GROW (GROW (GROW (GROW M2_S5 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M2_Wide = M2_G5 AND M2
  M2_WideC = STAMP M2_Wide BY M2xd
  M2_S_REG = EXT M2_WideC < M2_S_2_2 CONNECTED OPPOSITE REGION
  M2_S_REG_CHECK = ENCLOSE RECTANGLE M2_S_REG GRID M2_S_2_L
  WideEdge = M2_S_REG_CHECK COIN OUTSIDE EDGE M2_Wide
  PATH LENGTH WideEdge >= M2_S_2_L
}
M3.S.2
0 0 16 Dec  5 22:30:43 2024                    
M3.S.2 { @ Min. space to wide M3 (>10um) < 0.6
  M3_S5 = SHRINK (SHRINK (SHRINK (SHRINK M3 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M3_G5 = GROW (GROW (GROW (GROW M3_S5 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M3_Wide = M3_G5 AND M3
  M3_Exp = SIZE M3_Wide BY 1 INSIDE OF M3 STEP 0.196
  M3_Branch = M3_Exp NOT M3_Wide
  M3_Branch_edge = M3_Branch COIN INSIDE EDGE M3
  M3_Check = M3 AND (SIZE M3_Exp BY 0.6)
  M3_Branch_Check = M3 AND (EXPAND EDGE M3_Branch_edge OUTSIDE BY 0.6 CORNER FILL)
  M3_WideC = STAMP M3_Wide BY M3xd
  M3_CheckC = STAMP M3_Check BY M3xd
  M3_BranchC = STAMP M3_Branch BY M3xd
  M3_Branch_CheckC = STAMP M3_Branch_Check BY M3xd
  EXT M3_WideC M3_CheckC < 0.6 ABUT >0 <89.5 NOT CONNECTED REGION
  EXT M3_BranchC M3_Branch_CheckC < 0.6 ABUT >0 <89.5 NOT CONNECTED REGION
}
M3.S.2.1.b
0 0 10 Dec  5 22:30:44 2024                    
M3.S.2.1.b { @ Min. space between two wide metals with parallel run length >= 35 and same connection >=0.6 um
  M3_S5 = SHRINK (SHRINK (SHRINK (SHRINK M3 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M3_G5 = GROW (GROW (GROW (GROW M3_S5 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M3_Wide = M3_G5 AND M3
  M3_WideC = STAMP M3_Wide BY M3xd
  M3_S_REG = EXT M3_WideC < M3_S_2_2 CONNECTED OPPOSITE REGION
  M3_S_REG_CHECK = ENCLOSE RECTANGLE M3_S_REG GRID M3_S_2_L
  WideEdge = M3_S_REG_CHECK COIN OUTSIDE EDGE M3_Wide
  PATH LENGTH WideEdge >= M3_S_2_L
}
M4.S.2
0 0 16 Dec  5 22:30:44 2024                    
M4.S.2 { @ Min. space to wide M4 (>10um) < 0.6
  M4_S5 = SHRINK (SHRINK (SHRINK (SHRINK M4 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M4_G5 = GROW (GROW (GROW (GROW M4_S5 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M4_Wide = M4_G5 AND M4
  M4_Exp = SIZE M4_Wide BY 1 INSIDE OF M4 STEP 0.196
  M4_Branch = M4_Exp NOT M4_Wide
  M4_Branch_edge = M4_Branch COIN INSIDE EDGE M4
  M4_Check = M4 AND (SIZE M4_Exp BY 0.6)
  M4_Branch_Check = M4 AND (EXPAND EDGE M4_Branch_edge OUTSIDE BY 0.6 CORNER FILL)
  M4_WideC = STAMP M4_Wide BY M4xd
  M4_CheckC = STAMP M4_Check BY M4xd
  M4_BranchC = STAMP M4_Branch BY M4xd
  M4_Branch_CheckC = STAMP M4_Branch_Check BY M4xd
  EXT M4_WideC M4_CheckC < 0.6 ABUT >0 <89.5 NOT CONNECTED REGION
  EXT M4_BranchC M4_Branch_CheckC < 0.6 ABUT >0 <89.5 NOT CONNECTED REGION
}
M2.S.2.1.a
0 0 15 Dec  5 22:30:44 2024                    
M2.S.2.1.a { @ Min. space betweem wide metal and small piece of metal with parallel run length >= 35 and same connection >=0.6 um
  M2_S5 = SHRINK (SHRINK (SHRINK (SHRINK M2 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M2_G5 = GROW (GROW (GROW (GROW M2_S5 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M2_Wide = M2_G5 AND M2
  M2_Small = M2 NOT M2_Wide
  M2_WideC = STAMP M2_Wide BY M2xd
  M2_SmallC = STAMP M2_Small BY M2xd
  M2_S_REG = EXT M2_WideC M2_SmallC < M2_S_2_1 CONNECTED OPPOSITE REGION MEASURE ALL
  M2_S_REG_CHECK = ENCLOSE RECTANGLE M2_S_REG GRID M2_S_2_L 
  WideEdge1 = M2_S_REG_CHECK COIN OUTSIDE EDGE M2_Wide
  M2_Small_Edge = M2_Small COIN INSIDE EDGE M2
  WideEdge2 = M2_S_REG_CHECK COIN OUTSIDE EDGE M2_Small_Edge
  PATH LENGTH WideEdge1 >= M2_S_2_L
  PATH LENGTH WideEdge2 >= M2_S_2_L
}
M4.W.1
0 0 3 Dec  5 22:30:44 2024                     
M4.W.1 { @ Min. M4 width < 0.28
  INT M4 < 0.28 ABUT < 90 SINGULAR REGION
}
M4.S.1
0 0 3 Dec  5 22:30:44 2024                     
M4.S.1 { @ Min. M4 space < 0.28
  EXT M4 < 0.28 ABUT < 90 SINGULAR REGION
}
M4.S.2.1.b
0 0 10 Dec  5 22:30:44 2024                    
M4.S.2.1.b { @ Min. space between two wide metals with parallel run length >= 35 and same connection >=0.6 um
  M4_S5 = SHRINK (SHRINK (SHRINK (SHRINK M4 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M4_G5 = GROW (GROW (GROW (GROW M4_S5 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M4_Wide = M4_G5 AND M4
  M4_WideC = STAMP M4_Wide BY M4xd
  M4_S_REG = EXT M4_WideC < M4_S_2_2 CONNECTED OPPOSITE REGION
  M4_S_REG_CHECK = ENCLOSE RECTANGLE M4_S_REG GRID M4_S_2_L
  WideEdge = M4_S_REG_CHECK COIN OUTSIDE EDGE M4_Wide
  PATH LENGTH WideEdge >= M4_S_2_L
}
M4.A.1
0 0 3 Dec  5 22:30:44 2024                     
M4.A.1{ @ Min M4 area region < 0.202
  AREA M4 < Mx_A_1
}
M5.W.1
0 0 3 Dec  5 22:30:44 2024                     
M5.W.1 { @ Min. M5 width < 0.28
  INT M5 < 0.28 ABUT < 90 SINGULAR REGION
}
M5.S.1
0 0 3 Dec  5 22:30:44 2024                     
M5.S.1 { @ Min. M5 space < 0.28
  EXT M5 < 0.28 ABUT < 90 SINGULAR REGION
}
M5.S.2
0 0 16 Dec  5 22:30:44 2024                    
M5.S.2 { @ Min. space to wide M5 (>10um) < 0.6
  M5_S5 = SHRINK (SHRINK (SHRINK (SHRINK M5 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M5_G5 = GROW (GROW (GROW (GROW M5_S5 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M5_Wide = M5_G5 AND M5
  M5_Exp = SIZE M5_Wide BY 1 INSIDE OF M5 STEP 0.196
  M5_Branch = M5_Exp NOT M5_Wide
  M5_Branch_edge = M5_Branch COIN INSIDE EDGE M5
  M5_Check = M5 AND (SIZE M5_Exp BY 0.6)
  M5_Branch_Check = M5 AND (EXPAND EDGE M5_Branch_edge OUTSIDE BY 0.6 CORNER FILL)
  M5_WideC = STAMP M5_Wide BY M5xd
  M5_CheckC = STAMP M5_Check BY M5xd
  M5_BranchC = STAMP M5_Branch BY M5xd
  M5_Branch_CheckC = STAMP M5_Branch_Check BY M5xd
  EXT M5_WideC M5_CheckC < 0.6 ABUT >0 <89.5 NOT CONNECTED REGION
  EXT M5_BranchC M5_Branch_CheckC < 0.6 ABUT >0 <89.5 NOT CONNECTED REGION
}
M3.S.2.1.a
0 0 15 Dec  5 22:30:44 2024                    
M3.S.2.1.a { @ Min. space betweem wide metal and small piece of metal with parallel run length >= 35 and same connection >=0.6 um
  M3_S5 = SHRINK (SHRINK (SHRINK (SHRINK M3 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M3_G5 = GROW (GROW (GROW (GROW M3_S5 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M3_Wide = M3_G5 AND M3
  M3_Small = M3 NOT M3_Wide
  M3_WideC = STAMP M3_Wide BY M3xd
  M3_SmallC = STAMP M3_Small BY M3xd
  M3_S_REG = EXT M3_WideC M3_SmallC < M3_S_2_1 CONNECTED OPPOSITE REGION MEASURE ALL
  M3_S_REG_CHECK = ENCLOSE RECTANGLE M3_S_REG GRID M3_S_2_L 
  WideEdge1 = M3_S_REG_CHECK COIN OUTSIDE EDGE M3_Wide
  M3_Small_Edge = M3_Small COIN INSIDE EDGE M3
  WideEdge2 = M3_S_REG_CHECK COIN OUTSIDE EDGE M3_Small_Edge
  PATH LENGTH WideEdge1 >= M3_S_2_L
  PATH LENGTH WideEdge2 >= M3_S_2_L
}
M5.A.1
0 0 3 Dec  5 22:30:44 2024                     
M5.A.1{ @ Min M5 area region < 0.202
  AREA M5 < Mx_A_1
}
M5.S.2.1.b
0 0 10 Dec  5 22:30:44 2024                    
M5.S.2.1.b { @ Min. space between two wide metals with parallel run length >= 35 and same connection >=0.6 um
  M5_S5 = SHRINK (SHRINK (SHRINK (SHRINK M5 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M5_G5 = GROW (GROW (GROW (GROW M5_S5 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M5_Wide = M5_G5 AND M5
  M5_WideC = STAMP M5_Wide BY M5xd
  M5_S_REG = EXT M5_WideC < M5_S_2_2 CONNECTED OPPOSITE REGION
  M5_S_REG_CHECK = ENCLOSE RECTANGLE M5_S_REG GRID M5_S_2_L
  WideEdge = M5_S_REG_CHECK COIN OUTSIDE EDGE M5_Wide
  PATH LENGTH WideEdge >= M5_S_2_L
}
PO.R.3
1 1 4 Dec  5 22:30:44 2024                     
PO.R.3 {@ Min poly area coverage < 14%
  ALL_POLY = POLYi OR DPO
  DENSITY ALL_POLY < 0.14 PRINT POLY_DENSITY.log
}
p 1 4
25010 25010
1864990 25010
1864990 1994990
25010 1994990
M1.R.1
0 0 3 Dec  5 22:30:44 2024                     
M1.R.1 { @ Min M1 area coverage < 30%
  DENSITY M1xd < 0.3 PRINT M1_DENSITY.log
}
M2.R.1
0 0 3 Dec  5 22:30:44 2024                     
M2.R.1 { @ Min M2 area coverage < 30%
  DENSITY M2xd < 0.3 PRINT M2_DENSITY.log
}
VIA1.S.2_Array1_2_3_4_5_M
0 0 10 Dec  5 22:30:44 2024                    
VIA1.S.2_Array1_2_3_4_5_M {@Minimum space between two VIAs in 5-level continuous stacking VIA arrays with below condition. >=0.49um
    @ Via1 violate 0.49 spacing in Via1/Via2/Via3/Via4/Via5 array & density large or equal 0.1 
  A1 = NET AREA RATIO VIA1_Violate_S_5_A1 VIA1_5stack.Final >= VIA_D_1
  A2 = NET AREA RATIO VIA2_Violate_S_5_A1 VIA1_5stack.Final >= VIA_D_1
  A3 = NET AREA RATIO VIA3_Violate_S_5_A1 VIA1_5stack.Final >= VIA_D_1
  A4 = NET AREA RATIO VIA4_Violate_S_5_A1 VIA1_5stack.Final >= VIA_D_1
  A5 = NET AREA RATIO VIA5_Violate_S_5_A1 VIA1_5stack.Final >= VIA_D_1
  B1 = (((A1 OR A2) OR A3) OR A4) OR A5
  SIZE B1 BY VIA_Merge OVERUNDER 
}
VIA1.S.3_Array1_2_3_4_M
0 0 9 Dec  5 22:30:44 2024                     
VIA1.S.3_Array1_2_3_4_M { @ Minimum space between two VIAs in 4-level continuous stacking VIA arrays with below condition >=0.49um
                               @ Via1 violate 0.49 spacing in Via1/Via2/Via3/Via4 array & density large or equal 0.1 
  A1 = NET AREA RATIO VIA1_Violate_S_4_A1 VIA1_4stack.Final >= VIA_D_1
  A2 = NET AREA RATIO VIA2_Violate_S_4_A1 VIA1_4stack.Final >= VIA_D_1
  A3 = NET AREA RATIO VIA3_Violate_S_4_A1 VIA1_4stack.Final >= VIA_D_1
  A4 = NET AREA RATIO VIA4_Violate_S_4_A1 VIA1_4stack.Final >= VIA_D_1
  B1 = ((A1 OR A2) OR A3) OR A4
  SIZE B1 BY VIA_Merge OVERUNDER 
}
VIA2.S.3_Array2_3_4_5_M
0 0 9 Dec  5 22:30:44 2024                     
VIA2.S.3_Array2_3_4_5_M { @ Minimum space between two VIAs in 4-level continuous stacking VIA arrays with below condition >=0.49um
                               @ Via2 violate 0.49 spacing in Via2/Via3/Via4/Via5 array & density large or equal 0.1 
  A2 = NET AREA RATIO VIA2_Violate_S_4_A2 VIA2_4stack.Final >= VIA_D_1
  A3 = NET AREA RATIO VIA3_Violate_S_4_A2 VIA2_4stack.Final >= VIA_D_1
  A4 = NET AREA RATIO VIA4_Violate_S_4_A2 VIA2_4stack.Final >= VIA_D_1
  A5 = NET AREA RATIO VIA5_Violate_S_4_A2 VIA2_4stack.Final >= VIA_D_1
  B2 = ((A2 OR A3) OR A4) OR A5
  SIZE B2 BY VIA_Merge OVERUNDER 
}
VIA1.S.4_Array1_2_3_M
0 0 8 Dec  5 22:30:44 2024                     
VIA1.S.4_Array1_2_3_M { @ Minimum space between two VIAs in 3-level continuous stacking VIA arrays with below condition >=0.49um
                           @ Via1 violate 0.49 spacing in Via1/Via2/Via3 array & density large or equal 0.1 
  A1 = NET AREA RATIO VIA1_Violate_S_3_A1 VIA1_3stack.Final >= VIA_D_1
  A2 = NET AREA RATIO VIA2_Violate_S_3_A1 VIA1_3stack.Final >= VIA_D_1
  A3 = NET AREA RATIO VIA3_Violate_S_3_A1 VIA1_3stack.Final >= VIA_D_1
  B1 = (A1 OR A2) OR A3
  SIZE B1 BY VIA_Merge OVERUNDER 
}
VIA2.S.4_Array2_3_4_M
0 0 8 Dec  5 22:30:44 2024                     
VIA2.S.4_Array2_3_4_M { @ Minimum space between two VIAs in 3-level continuous stacking VIA arrays with below condition >=0.49um
                           @ Via2 violate 0.49 spacing in Via2/Via3/Via4 array & density large or equal 0.1 
  A2 = NET AREA RATIO VIA2_Violate_S_3_A2 VIA2_3stack.Final >= VIA_D_1
  A3 = NET AREA RATIO VIA3_Violate_S_3_A2 VIA2_3stack.Final >= VIA_D_1
  A4 = NET AREA RATIO VIA4_Violate_S_3_A2 VIA2_3stack.Final >= VIA_D_1
  B2 = (A2 OR A3) OR A4
  SIZE B2 BY VIA_Merge OVERUNDER 
}
VIA3.S.4_Array3_4_5_M
0 0 8 Dec  5 22:30:44 2024                     
VIA3.S.4_Array3_4_5_M { @ Minimum space between two VIAs in 3-level continuous stacking VIA arrays with below condition >=0.49um
                           @ Via3 violate 0.49 spacing in Via3/Via4/Via5 array & density large or equal 0.1 
  A3 = NET AREA RATIO VIA3_Violate_S_3_A3 VIA3_3stack.Final >= VIA_D_1
  A4 = NET AREA RATIO VIA4_Violate_S_3_A3 VIA3_3stack.Final >= VIA_D_1
  A5 = NET AREA RATIO VIA5_Violate_S_3_A3 VIA3_3stack.Final >= VIA_D_1
  B3 = (A3 OR A4) OR A5
  SIZE B3 BY VIA_Merge OVERUNDER 
}
VIA1.S.5_Array1_2_M
0 0 7 Dec  5 22:30:44 2024                     
VIA1.S.5_Array1_2_M { @ Minimum space between two VIAs in 2-level continuous stacking VIA arrays with below condition >=0.49um
                       @ Via1 violate 0.49 spacing in Via1/Via2 array & density large or equal 0.1 
  A1 = NET AREA RATIO VIA1_Violate_S_2_A1 VIA1_2stack.Final >= VIA_D_1
  A2 = NET AREA RATIO VIA2_Violate_S_2_A1 VIA1_2stack.Final >= VIA_D_1
  B1 = A1 OR A2
  SIZE B1 BY VIA_Merge OVERUNDER 
}
VIA2.S.5_Array2_3_M
0 0 7 Dec  5 22:30:44 2024                     
VIA2.S.5_Array2_3_M { @ Minimum space between two VIAs in 2-level continuous stacking VIA arrays with below condition >=0.49um
                       @ Via2 violate 0.49 spacing in Via2/Via3 array & density large or equal 0.1 
  A2 = NET AREA RATIO VIA2_Violate_S_2_A2 VIA2_2stack.Final >= VIA_D_1
  A3 = NET AREA RATIO VIA3_Violate_S_2_A2 VIA2_2stack.Final >= VIA_D_1
  B2 = A2 OR A3
  SIZE B2 BY VIA_Merge OVERUNDER 
}
VIA3.S.5_Array3_4_M
0 0 7 Dec  5 22:30:44 2024                     
VIA3.S.5_Array3_4_M { @ Minimum space between two VIAs in 2-level continuous stacking VIA arrays with below condition >=0.49um
                       @ Via3 violate 0.49 spacing in Via3/Via4 array & density large or equal 0.1 
  A3 = NET AREA RATIO VIA3_Violate_S_2_A3 VIA3_2stack.Final >= VIA_D_1
  A4 = NET AREA RATIO VIA4_Violate_S_2_A3 VIA3_2stack.Final >= VIA_D_1
  B3 = A3 OR A4
  SIZE B3 BY VIA_Merge OVERUNDER 
}
VIA4.S.5_Array4_5_M
0 0 7 Dec  5 22:30:44 2024                     
VIA4.S.5_Array4_5_M { @ Minimum space between two VIAs in 2-level continuous stacking VIA arrays with below condition >=0.49um
                       @ Via4 violate 0.49 spacing in Via4/Via5 array & density large or equal 0.1 
  A4 = NET AREA RATIO VIA4_Violate_S_2_A4 VIA4_2stack.Final >= VIA_D_1
  A5 = NET AREA RATIO VIA5_Violate_S_2_A4 VIA4_2stack.Final >= VIA_D_1
  B4 = A4 OR A5
  SIZE B4 BY VIA_Merge OVERUNDER
}
AMS.DN.M1
0 0 4 Dec  5 22:30:44 2024                     
AMS.DN.M1 { @ Min. Hole density for metal lines that need to apply slot  1.5%
    NET AREA RATIO LM1X M1HoleD < 0.015
	[ AREA(M1HoleD) / AREA(LM1X) ] RDB M1Hole.density2 LM1X M1HoleD 
}
AMS.DN.M2
0 0 4 Dec  5 22:30:44 2024                     
AMS.DN.M2 { @ Min. Hole density for metal lines that need to apply slot  1.5%
    NET AREA RATIO LM2X M2HoleD < 0.015
	[ AREA(M2HoleD) / AREA(LM2X) ] RDB M2Hole.density2 LM2X M2HoleD 
}
M3.R.1
0 0 3 Dec  5 22:30:44 2024                     
M3.R.1 { @ Min M3 area coverage < 30%
  DENSITY M3xd < 0.3 PRINT M3_DENSITY.log
}
AMS.DN.M3
0 0 4 Dec  5 22:30:44 2024                     
AMS.DN.M3 { @ Min. Hole density for metal lines that need to apply slot  1.5%
    NET AREA RATIO LM3X M3HoleD < 0.015
	[ AREA(M3HoleD) / AREA(LM3X) ] RDB M3Hole.density2 LM3X M3HoleD 
}
AMS.DN.M4
0 0 4 Dec  5 22:30:44 2024                     
AMS.DN.M4 { @ Min. Hole density for metal lines that need to apply slot  1.5%
    NET AREA RATIO LM4X M4HoleD < 0.015
	[ AREA(M4HoleD) / AREA(LM4X) ] RDB M4Hole.density2 LM4X M4HoleD 
}
M4.R.1
0 0 3 Dec  5 22:30:44 2024                     
M4.R.1 { @ Min M4 area coverage < 30%
  DENSITY M4xd < 0.3 PRINT M4_DENSITY.log
}
AMS.DN.M5
0 0 4 Dec  5 22:30:44 2024                     
AMS.DN.M5 { @ Min. Hole density for metal lines that need to apply slot  1.5%
    NET AREA RATIO LM5X M5HoleD < 0.015
	[ AREA(M5HoleD) / AREA(LM5X) ] RDB M5Hole.density2 LM5X M5HoleD 
}
AMS.DN.M6
0 0 4 Dec  5 22:30:44 2024                     
AMS.DN.M6 { @ Min. Hole density for metal lines that need to apply slot  1.5%
    NET AREA RATIO LM6X M6HoleD < 0.015
	[ AREA(M6HoleD) / AREA(LM6X) ] RDB M6Hole.density2 LM6X M6HoleD 
}
AMS.DN.MD
0 0 4 Dec  5 22:30:44 2024                     
AMS.DN.MD { @ Min. Hole density for metal lines that need to apply slot  1.5%
  NET AREA RATIO LMDX MDHoleD < 0.015
    [ AREA(MDHoleD) / AREA(LMDX) ] RDB MDHole.density2 LMDX MDHoleD 
}
M5.R.1
0 0 3 Dec  5 22:30:44 2024                     
M5.R.1 { @ Min M5 area coverage < 30%
  DENSITY M5xd < 0.3 PRINT M5_DENSITY.log
}
ESD.1g
0 0 11 Dec  5 22:30:44 2024                    
ESD.1g { @ Use thin oxide transistor for thin oxide power clamp and thin oxide I/O buffers; 
		 @ Use thick oxide transistor for the thick oxide Power Clamp and thick oxide I/O buffers.
		 @ DRC only flag ((MOS INTERACT OD2) INTERACT SDI) connected to (MOS NOT INTERACT OD2).
		 @ DRC will exclude D/S/G connected to PWSTRAP.
  NET AREA RATIO NSDk_HVMOS_SDI NSDk_LVMOS PSDk_LVMOS LV_GATEk PTAPk > 0 
	[!!AREA(NSDk_HVMOS_SDI)*!AREA(PTAPk)*(!!AREA(NSDk_LVMOS)+!!AREA(PSDk_LVMOS)+!!AREA(LV_GATEk))] 
	RDB ESD.1g.hv_n.rep NSDk_HVMOS_SDI NSDk_LVMOS PSDk_LVMOS LV_GATEk
  NET AREA RATIO PSDk_HVMOS_SDI NSDk_LVMOS PSDk_LVMOS LV_GATEk PTAPk > 0
	[!!AREA(PSDk_HVMOS_SDI)*!AREA(PTAPk)*(!!AREA(NSDk_LVMOS)+!!AREA(PSDk_LVMOS)+!!AREA(LV_GATEk))]
    RDB ESD.1g.hv_p.rep PSDk_HVMOS_SDI NSDk_LVMOS PSDk_LVMOS LV_GATEk
}
ESD.9g
0 0 8 Dec  5 22:30:44 2024                     
ESD.9g { @ The OD area of the edge side of I/O buffer and Power Clamp should be Source or Bulk rather than Drain 
		 @ to avoid an unwanted parasitic bipolar effect or an abnormal discharge path in ESD zapping.
		 @ DRC only flag (((OD INTERACT SDI) NOT PO) INTERACT one Gate) does not connect to STRAP.
  EDGE_NSD = NSDu INTERACT EGTE == 1
  NET AREA RATIO EDGE_NSD PTAPu > 0 [!!AREA(EDGE_NSD)*!AREA(PTAPu)]
  EDGE_PSD = PSDu INTERACT EGTE == 1
  NET AREA RATIO EDGE_PSD NTAPu > 0 [!!AREA(EDGE_PSD)*!AREA(NTAPu)]
}
ESD.10g
0 0 21 Dec  5 22:30:44 2024                    
ESD.10g { @ Except the ESD device, either of the following two condition must be followed.
		  @ 1. The space of two same type ODs >= 2.4 um. 
		  @ 2. Two same type ODs should be separated by different type OD.    
		  @ The same type ODs are N+OD and N+OD in the same PW, or P+OD and P+OD in the same NW, which connect to two different Pad.
  PACT_CHECK = (PACT INTERACT PSDk_CB) NOT EPMOS 
  PACT_CHECK_CB = STAMP (PACT_CHECK INTERACT PSDk_CB == 1 BY NET) BY PSDk_CB
  P1 = EXT PACT_CHECK_CB < ESD_10g ABUT < 90 SINGULAR REGION NOT CONNECTED
  PACT_CHECK_NW = STAMP (PACT_CHECK INTERACT P1) BY NWELc
  P2 = EXT PACT_CHECK_NW < ESD_10g ABUT < 90 SINGULAR REGION CONNECTED
  ESD_P3 = P1 AND P2
  (ESD_P3 NOT NTAPi) INTERACT PACT_CHECK_CB > 1 BY NET
  PACT_CHECK INTERACT PSDk_CB > 1 BY NET
  NACT_CHECK = (NACT INTERACT NSDk_CB) NOT ENMOS 
  NACT_CHECK_CB = STAMP (NACT_CHECK INTERACT NSDk_CB == 1 BY NET) BY NSDk_CB
  N1 = EXT NACT_CHECK_CB < ESD_10g ABUT < 90 SINGULAR REGION NOT CONNECTED
  NACT_CHECK_PW = STAMP (NACT_CHECK INTERACT N1) BY PWELc
  N2 = EXT NACT_CHECK_PW < ESD_10g ABUT < 90 SINGULAR REGION CONNECTED
  ESD_N3 = N1 AND N2
  (ESD_N3 NOT PTAPi) INTERACT NACT_CHECK_CB > 1 BY NET  
  NACT_CHECK INTERACT NSDk_CB > 1 BY NET
}
ESD.3g
0 0 8 Dec  5 22:30:44 2024                     
ESD.3g { @ Total finger width for 5.0V, 3.3V, 2.5V, 1.8V and 1.5V N/PMOS I/O buffer in same connection of drain >= 360
A =	NET AREA RATIO ESD_PMOS_GATE_W_EXPc >= ESD_3g
		[AREA(ESD_PMOS_GATE_W_EXPc)/GRID]
EPMOS NOT INTERACT A
B =	NET AREA RATIO ESD_NMOS_GATE_W_EXPc >= ESD_3g
		[AREA(ESD_NMOS_GATE_W_EXPc)/GRID]
(ENMOS NOT INTERACT PCL_ENMOS) NOT INTERACT B
}
ESD.5g
0 0 6 Dec  5 22:30:44 2024                     
ESD.5g { @ Total finger width of 1.8V/1.5V NMOS based fully silicided type active Power Clamp in same connection
		 @ of drain. 1.8V/1.5V NMOS BigFET Lg only needs to follow process rules >= 2000.
  NET AREA RATIO ESD_PCL_GATE_W_EXPc < ESD_5g
    [AREA(ESD_PCL_GATE_W_EXPc)/GRID]
    RDB ESD.5g.rep ESD_PCL_GATE_W_EXPc
}
ESD.5.1g
0 0 6 Dec  5 22:30:44 2024                     
ESD.5.1g { @ Total finger width for 3.3V/2.5V NMOS based fully silicided active type Power Clamp in same connection of drain >= 1800 um
		   @ 3.3V/2.5V NMOS BigFET Lg only needs follow process rules.
  NET AREA RATIO ESD_PCL_HV_GATE_W_EXPc < ESD_5_1g
    [AREA(ESD_PCL_HV_GATE_W_EXPc)/GRID]
    RDB ESD.5.1g.rep ESD_PCL_HV_GATE_W_EXPc
}
ESD.35g
0 0 8 Dec  5 22:30:44 2024                     
ESD.35g{ @ Minimum width of RPO on drain side (X) for 5V, 3.3V and 2.5V NMOS devices when used as power clamp 
    	 @ devices. Ncs Drain is defined as (((OD INTERACT GATE) NOT PO) AND ESD1DMY) 
	 @ which not connect to PW Pickup.>=1.95um
  X = NCS_D AND RPO 
  Y = EGTE COIN OUTSIDE EDGE NCS_D
  Z = RPO COIN INSIDE EDGE X 
  ENC Y Z < 1.95 ABUT < 90 REGION 
}
ESD.WARN.4
0 0 25 Dec  5 22:30:44 2024                    
ESD.WARN.4 { @ SDI (122;0) needs to be found in each of power, ground, or I/O pad of CB, CB2, and UBM. Exception: SEALRING_ALL   
   ESD_NSDiu = NSDiu AND ((SDI OR HIADMY) OR DIODUMMY)
   ESD_PSDiu = PSDiu AND ((SDI OR HIADMY) OR DIODUMMY)
   ESD_PTAPiu = PTAPiu AND ((SDI OR HIADMY) OR DIODUMMY)
   ESD_NTAPiu = NTAPiu AND ((SDI OR HIADMY) OR DIODUMMY)
   VDD_NSDiu = NSDiu AND SDI
   VDD_PSDiu = PSDiu AND SDI
   VDD_PTAPiu = PTAPiu AND SDI
   VDD_NTAPiu = NTAPiu AND SDI
   CB_NOT_DUMMY = CBiu AND (NET AREA RATIO CBiu OVER COiu > 0)
   UBMn_NOT_DUMMY = UBMniu AND (NET AREA RATIO UBMniu OVER COiu > 0)
   UBMd_NOT_DUMMY = UBMdiu AND (NET AREA RATIO UBMdiu OVER COiu > 0)
   PAD_VDD_CB = NET AREA RATIO CB_NOT_DUMMY OVER VDD_CB CB_VDD_DUMMY > 0 
   PAD_IOVSS_CB = NET AREA RATIO CB_NOT_DUMMY OVER VDD_CB CB_VDD_DUMMY == 0 
   MERGE ((NET AREA RATIO PAD_VDD_CB OVER VDD_NSDiu VDD_PSDiu VDD_PTAPiu VDD_NTAPiu== 0) NOT SEALRING_ALL)
   MERGE ((NET AREA RATIO PAD_IOVSS_CB OVER ESD_NSDiu ESD_PSDiu ESD_PTAPiu ESD_NTAPiu== 0) NOT SEALRING_ALL)
   PAD_VDD_UBMn = NET AREA RATIO UBMn_NOT_DUMMY OVER VDD_UBMn UBMn_VDD_DUMMY > 0 
   PAD_IOVSS_UBMn = NET AREA RATIO UBMn_NOT_DUMMY OVER VDD_UBMn UBMn_VDD_DUMMY == 0 
   MERGE ((NET AREA RATIO PAD_VDD_UBMn OVER VDD_NSDiu VDD_PSDiu VDD_PTAPiu VDD_NTAPiu== 0) NOT SEALRING_ALL)
   MERGE ((NET AREA RATIO PAD_IOVSS_UBMn OVER ESD_NSDiu ESD_PSDiu ESD_PTAPiu ESD_NTAPiu== 0) NOT SEALRING_ALL)
   PAD_VDD_UBMd = NET AREA RATIO UBMd_NOT_DUMMY OVER VDD_UBMd UBMd_VDD_DUMMY > 0 
   PAD_IOVSS_UBMd = NET AREA RATIO UBMd_NOT_DUMMY OVER VDD_UBMd UBMd_VDD_DUMMY == 0 
   MERGE ((NET AREA RATIO PAD_VDD_UBMd OVER VDD_NSDiu VDD_PSDiu VDD_PTAPiu VDD_NTAPiu== 0) NOT SEALRING_ALL)
   MERGE ((NET AREA RATIO PAD_IOVSS_UBMd OVER ESD_NSDiu ESD_PSDiu ESD_PTAPiu ESD_NTAPiu== 0) NOT SEALRING_ALL)
}
ESD.40g
0 0 9 Dec  5 22:30:44 2024                     
ESD.40g { @ It is not allowed to use OD resistors or NW resistors connected to IO PAD 
  NWR_T   = (NWELi INTERACT RWDMY) NOT RWDMY
  NWRkT = STAMP NWR_T BY COk
  ODRES_a    = ODRES_ALL AND RPDUMMY
  ODR_T = ((OD NOT POLY) INTERACT ODRES_a) NOT ODRES_a
  ODRkT = STAMP ODR_T BY COk
  NET AREA RATIO ODRkT IO_CBk IO_UBMnk IO_UBMdk > 0 [!!AREA(ODRkT)*(!!AREA(IO_CBk)+!!AREA(IO_UBMnk)+!!AREA(IO_UBMdk))] 
  NET AREA RATIO NWRkT IO_CBk IO_UBMnk IO_UBMdk > 0 [!!AREA(NWRkT)*(!!AREA(IO_CBk)+!!AREA(IO_UBMnk)+!!AREA(IO_UBMdk))]
}
HIA.3g
0 0 8 Dec  5 22:30:44 2024                     
HIA.3g { @ Total perimeter of each N+ or P+ ACTIVE inside HIA_dummy in same connection of I/O PAD. (Figure XXX and Figure XXX). The perimeter counts the drawn anode junction parameter region ex. The drawing OD perimeter dimension of active inside HIA_DUMMY= (A+B)*2*N >= 300 
  NET AREA RATIO NHIA_ESD_IO_PAD < HIA_3g
    [PERIM(NHIA_ESD_IO_PAD)] 
  RDB HIA_3G_N.rep NHIA_ESD_IO_PAD
  NET AREA RATIO PHIA_ESD_IO_PAD < HIA_3g
    [PERIM(PHIA_ESD_IO_PAD)] 
  RDB HIA_3G_P.rep PHIA_ESD_IO_PAD
}
HIA.17g
0 0 4 Dec  5 22:30:44 2024                     
HIA.17g { @ ALL ACTIVE OD inside same HIA_DUMMY should be in the same net
  HIADMY INTERACT NSDi > 1 BY NET
  HIADMY INTERACT PSDi > 1 BY NET
}
LUP.3.1g_1.8V
0 0 5 Dec  5 22:30:44 2024                     
LUP.3.1g_1.8V {@ For the N/PMOS which connects to an I/O pad, space between the NMOS and the 1.8V PMOS.Except the NMOS is enclosed by a DNW and the NW of the checked PMOS is not interacted to the DNW. >= 3 um
  EXT POST_DRIVER_PMOS_NW_LV POST_DRIVER_NMOS_PW < LUP_3_1 ABUT < 90 SINGULAR REGION
  EXT POST_DRIVER_PMOS_NW_LV POST_DRIVER_NMOS_RW < LUP_3_1 ABUT < 90 SINGULAR REGION CONNECTED
  EXT POST_DRIVER_PMOS_NWi_LV POST_DRIVER_NMOS_RWi < LUP_3_1 ABUT < 90 SINGULAR REGION NOT CONNECTED
}
LUP.3.3g_3.3V
0 0 5 Dec  5 22:30:44 2024                     
LUP.3.3g_3.3V {@ For the N/PMOS which connects to an I/O pad directly, space between the 3.3V PMOS and NMOS, Except the NMOS is enclosed by a DNW and the NW of the checked PMOS is not interacted to the DNW. >= 12 um
  EXT POST_DRIVER_NMOS_PW POST_DRIVER_PMOS_NW_HV < LUP_3_3 ABUT < 90 SINGULAR REGION
  EXT POST_DRIVER_NMOS_RW POST_DRIVER_PMOS_NW_HV < LUP_3_3 ABUT < 90 SINGULAR REGION CONNECTED
  EXT POST_DRIVER_NMOS_RWi POST_DRIVER_PMOS_NWi_HV < LUP_3_3 ABUT < 90 SINGULAR REGION NOT CONNECTED
}
LUP.5.1g_1.8V
0 0 10 Dec  5 22:30:44 2024                    
LUP.5.1g_1.8V {@ Minimum space >= 3 um
               @ 1. between N+ OD injector and the the 1.8V PMOS in the internal circuit 
               @ 2. between 1.8V P+ OD injector and the NMOS in the internal circuit  
   EXT POST_DRIVER_PINJ_NW_LV BESIDE_POST_DRIVER_NMOS_PW < LUP_5_1 ABUT < 90 SINGULAR REGION
   EXT POST_DRIVER_PINJ_NW_LV BESIDE_POST_DRIVER_NMOS_RW < LUP_5_1 ABUT < 90 SINGULAR REGION CONNECTED 
   EXT POST_DRIVER_PINJ_NWi_LV BESIDE_POST_DRIVER_NMOS_RWi < LUP_5_1 ABUT < 90 SINGULAR REGION NOT CONNECTED
   EXT POST_DRIVER_NINJ_PW BESIDE_POST_DRIVER_PMOS_NW_LV < LUP_5_1 ABUT < 90 SINGULAR REGION
   EXT POST_DRIVER_NINJ_RW BESIDE_POST_DRIVER_PMOS_NW_LV < LUP_5_1 ABUT < 90 SINGULAR REGION CONNECTED
   EXT POST_DRIVER_NINJ_RWi BESIDE_POST_DRIVER_PMOS_NWi_LV < LUP_5_1 ABUT < 90 SINGULAR REGION NOT CONNECTED
}
LUP.5.3g_3.3V
0 0 10 Dec  5 22:30:44 2024                    
LUP.5.3g_3.3V {@ Minimum space >= 12 um
   @ 1. between N+ OD injector and the the 3.3V PMOS in the internal circuit 
               @ 2. between 3.3V P+ OD injector and the NMOS in the internal circuit  
  EXT POST_DRIVER_PINJ_NW_HV BESIDE_POST_DRIVER_NMOS_PW < LUP_5_3 ABUT < 90 SINGULAR REGION
  EXT POST_DRIVER_PINJ_NW_HV BESIDE_POST_DRIVER_NMOS_RW < LUP_5_3 ABUT < 90 SINGULAR REGION CONNECTED
  EXT POST_DRIVER_PINJ_NWi_HV BESIDE_POST_DRIVER_NMOS_RWi < LUP_5_3 ABUT < 90 SINGULAR REGION NOT CONNECTED
  EXT POST_DRIVER_NINJ_PW BESIDE_POST_DRIVER_PMOS_NW_HV < LUP_5_3 ABUT < 90 SINGULAR REGION 
  EXT POST_DRIVER_NINJ_RW BESIDE_POST_DRIVER_PMOS_NW_HV < LUP_5_3 ABUT < 90 SINGULAR REGION CONNECTED
  EXT POST_DRIVER_NINJ_RWi BESIDE_POST_DRIVER_PMOS_NWi_HV < LUP_5_3 ABUT < 90 SINGULAR REGION NOT CONNECTED
}
UTM40K.S.2
0 0 16 Dec  5 22:30:44 2024                    
UTM40K.S.2 { @ Min. space of Wide M6 (>16um) and M6 >= 4.0 um (exclude application for inductor)
  M6T_NIND_S8 = SHRINK (SHRINK (SHRINK (SHRINK M6T_NIND RIGHT BY 8) LEFT BY 8) TOP BY 8) BOTTOM BY 8
  M6T_NIND_G8 = GROW (GROW (GROW (GROW M6T_NIND_S8 RIGHT BY 8) LEFT BY 8) TOP BY 8) BOTTOM BY 8
  M6T_NIND_Wide = M6T_NIND_G8 AND M6T_NIND
  M6T_NIND_Exp = SIZE M6T_NIND_Wide BY 1 INSIDE OF M6T_NIND STEP 1.75
  M6T_NIND_Branch = M6T_NIND_Exp NOT M6T_NIND_Wide
  M6T_NIND_Branch_edge = M6T_NIND_Branch COIN INSIDE EDGE M6T_NIND
  M6T_NIND_Check = M6T_NIND AND (SIZE M6T_NIND_Exp BY 4.0)
  M6T_NIND_Branch_Check = M6T_NIND AND (EXPAND EDGE M6T_NIND_Branch_edge OUTSIDE BY 4.0 CORNER FILL)
  M6T_NIND_WideC = STAMP M6T_NIND_Wide BY M6xd
  M6T_NIND_CheckC = STAMP M6T_NIND_Check BY M6xd
  M6T_NIND_BranchC = STAMP M6T_NIND_Branch BY M6xd
  M6T_NIND_Branch_CheckC = STAMP M6T_NIND_Branch_Check BY M6xd
  EXT M6T_NIND_WideC M6T_NIND_CheckC < 4.0 ABUT >0 <89.5 NOT CONNECTED REGION
  EXT M6T_NIND_BranchC M6T_NIND_Branch_CheckC < 4.0 ABUT >0 <89.5 NOT CONNECTED REGION
}
DNW.O.1
0 0 3 Dec  5 22:30:44 2024                     
DNW.O.1 { @ Min. overlap from a NW edge to a DNW region >= 2.0um
  INT DNW NWEL < 2.0 ABUT < 90 SINGULAR REGION
}
DNW.C.1
0 0 3 Dec  5 22:30:44 2024                     
DNW.C.1 { @ Min. clearance from DNW to NW >= 3.5um
  EXT NWEL DNW < 3.5 ABUT < 90 SINGULAR REGION NOT CONNECTED MEASURE ALL
}
CTM.R.6
0 0 3 Dec  5 22:30:44 2024                     
CTM.R.6 { @ Two Mn connect to CTM without same connection is not allowed
    CTM5m INTERACT VIAcm BY NET > 1
}
MIMVIA.S.1
0 0 3 Dec  5 22:30:44 2024                     
MIMVIA.S.1 { @ Min. space between two VIA5 on the same CTM >= 2 um
  EXT CTMV5 < MIMVIA_S_1 ABUT < 90 SINGULAR REGION CONNECTED   
}
MIMVIA.S.2
0 0 3 Dec  5 22:30:44 2024                     
MIMVIA.S.2 { @ Min. space between two VIA5 on the same M5 as MIM capacitor bottom metal >= 4 um
  EXT CBMV5 < MIMVIA_S_2 ABUT < 90 SINGULAR REGION CONNECTED     
}
MIMVIA.R.1
0 0 3 Dec  5 22:30:44 2024                     
MIMVIA.R.1 { @ Min. density of VIA5 on CTM >= 1%
  NET AREA RATIO CTMV5 TCTM < 0.01 RDB VIA5_DENSITY.log CTMV5 TCTM
}
3DMIM.R.10
0 0 5 Dec  5 22:30:44 2024                     
3DMIM.R.10  { @ CTM and CBM termianls must be connected through Mtop
    BPM5_CHECK = M5xd INTERACT (BPM5_3D INTERACT CMM5)
    VIA5_CHECK = VIA5i NOT CMMVIA
    BPM5_CHECK INTERACT VIA5_CHECK BY NET > 1
}
3DMIM.S.10
0 0 3 Dec  5 22:30:44 2024                     
3DMIM.S.10 {@ Min. space between two VIA5 on the same Mx as MIM capacitor bottom metal >= 4
   	EXT CBMV5_3D  < 3DMIM_S_10  ABUT < 90 SINGULAR REGION CONNECTED
}
FPAD.R.1
0 0 11 Dec  5 22:30:44 2024                    
FPAD.R.1 { @ Floating PAD is not allowed . please add protection diode to ground .
           @ Floating PAD in the DRC : {Mn INTERACT CB} don't connect OD or POLY
   A = M6 INTERACT CB
  A1 = STAMP A BY M6xd
  B1 = NET AREA RATIO A1 NTAPi > 0
  B2 = NET AREA RATIO A1 PTAPi > 0
  B3 = NET AREA RATIO A1 NSDi > 0
  B4 = NET AREA RATIO A1 PSDi > 0
  B5 = NET AREA RATIO A1 ILP1i > 0
  A NOT ((((B1 OR B2) OR B3) OR B4) OR B5)
}
M4.S.2.1.a
0 0 15 Dec  5 22:30:44 2024                    
M4.S.2.1.a { @ Min. space betweem wide metal and small piece of metal with parallel run length >= 35 and same connection >=0.6 um
  M4_S5 = SHRINK (SHRINK (SHRINK (SHRINK M4 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M4_G5 = GROW (GROW (GROW (GROW M4_S5 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M4_Wide = M4_G5 AND M4
  M4_Small = M4 NOT M4_Wide
  M4_WideC = STAMP M4_Wide BY M4xd
  M4_SmallC = STAMP M4_Small BY M4xd
  M4_S_REG = EXT M4_WideC M4_SmallC < M4_S_2_1 CONNECTED OPPOSITE REGION MEASURE ALL
  M4_S_REG_CHECK = ENCLOSE RECTANGLE M4_S_REG GRID M4_S_2_L 
  WideEdge1 = M4_S_REG_CHECK COIN OUTSIDE EDGE M4_Wide
  M4_Small_Edge = M4_Small COIN INSIDE EDGE M4
  WideEdge2 = M4_S_REG_CHECK COIN OUTSIDE EDGE M4_Small_Edge
  PATH LENGTH WideEdge1 >= M4_S_2_L
  PATH LENGTH WideEdge2 >= M4_S_2_L
}
AMS.1.M1
0 0 4 Dec  5 22:30:44 2024                     
AMS.1.M1 { @ Wide Metal (>35um) must have slot.
  A = (SIZE ( SIZE M1EXD BY 1.0 UNDEROVER ) BY 17.5 UNDEROVER TRUNCATE 17.5 ) AND M1EXD
  ENCLOSE RECTANGLE A 35.005 35.005
}
AMS.1.M2
0 0 4 Dec  5 22:30:44 2024                     
AMS.1.M2 { @ Wide Metal (>35um) must have slot.
  A = (SIZE ( SIZE M2EXD BY 1.0 UNDEROVER ) BY 17.5 UNDEROVER TRUNCATE 17.5 ) AND M2EXD
  ENCLOSE RECTANGLE A 35.005 35.005
}
MOM.A.1
0 0 6 Dec  5 22:30:44 2024                     
MOM.A.1 { @ Maximum sidewall area of total metals in MOM without Via <= 1.64e+15
    NET AREA RATIO CHIP_MOM MOM_M1_CAP_EDGE_EXP_C MOM_M2_CAP_EDGE_EXP_C MOM_M3_CAP_EDGE_EXP_C MOM_M4_CAP_EDGE_EXP_C MOM_M5_CAP_EDGE_EXP_C MOM_M6_CAP_EDGE_EXP_C > MOM_A_1
  [
    ( PERIMETER(MOM_M1_CAP_EDGE_EXP_C) * M1_THICKNESS + PERIMETER(MOM_M2_CAP_EDGE_EXP_C) * M2_THICKNESS + PERIMETER(MOM_M3_CAP_EDGE_EXP_C) * M3_THICKNESS + PERIMETER(MOM_M4_CAP_EDGE_EXP_C) * M4_THICKNESS + PERIMETER(MOM_M5_CAP_EDGE_EXP_C) * M5_THICKNESS + PERIMETER(MOM_M6_CAP_EDGE_EXP_C) * M6_THICKNESS  )/4
  ] RDB MOM.A.1.rep
}
M5.S.2.1.a
0 0 15 Dec  5 22:30:44 2024                    
M5.S.2.1.a { @ Min. space betweem wide metal and small piece of metal with parallel run length >= 35 and same connection >=0.6 um
  M5_S5 = SHRINK (SHRINK (SHRINK (SHRINK M5 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M5_G5 = GROW (GROW (GROW (GROW M5_S5 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M5_Wide = M5_G5 AND M5
  M5_Small = M5 NOT M5_Wide
  M5_WideC = STAMP M5_Wide BY M5xd
  M5_SmallC = STAMP M5_Small BY M5xd
  M5_S_REG = EXT M5_WideC M5_SmallC < M5_S_2_1 CONNECTED OPPOSITE REGION MEASURE ALL
  M5_S_REG_CHECK = ENCLOSE RECTANGLE M5_S_REG GRID M5_S_2_L 
  WideEdge1 = M5_S_REG_CHECK COIN OUTSIDE EDGE M5_Wide
  M5_Small_Edge = M5_Small COIN INSIDE EDGE M5
  WideEdge2 = M5_S_REG_CHECK COIN OUTSIDE EDGE M5_Small_Edge
  PATH LENGTH WideEdge1 >= M5_S_2_L
  PATH LENGTH WideEdge2 >= M5_S_2_L
}
AMS.1.M6
0 0 4 Dec  5 22:30:44 2024                     
AMS.1.M6 { @ Wide Metal (>35um) must have slot.
  A = (SIZE ( SIZE M6EXD BY 1.0 UNDEROVER ) BY 17.5 UNDEROVER TRUNCATE 17.5 ) AND M6EXD
  ENCLOSE RECTANGLE A 35.005 35.005
}
ESD.7g
0 0 5 Dec  5 22:30:44 2024                     
ESD.7g { @ For same type OD of the I/O buffer and Power Clamp should be surrounded by a guard-ring. 
		 @ All other type ODs should be placed outside this guard-ring.
  EPMOS NOT INSIDE NTAP_guard_ring_hole 
  ENMOS NOT INSIDE PTAP_guard_ring_hole 
}
LUP.1g
0 0 5 Dec  5 22:30:44 2024                     
LUP.1g { @ Any N+ OD injector or an N+ OD injector cluster connected to an I/O pad must be surrounded by a P+ guard-ring.
        @ Any P+ OD injector or a P+ OD injector cluster connected to an I/O pad must be surrounded by a N+ guard-ring.
   POST_DRIVER_NACT NOT INSIDE PTAP_guard_ring_hole  
   POST_DRIVER_PACT NOT INSIDE NTAP_guard_ring_hole 
}
LUP.2g
0 0 7 Dec  5 22:30:44 2024                     
LUP.2g { @ Within 20 um space from the OD injector connected to an I/O pad, a P+ guard-ring is required to surround an NACT or an NACT cluster. And an N+ guard-ring is required to surround a PACT or a PACT cluster.
  X = BESIDE_POST_DRIVER_NMOS_RW INTERACT (DNW INTERACT ((NWEL INTERACT (DNW INTERACT BESIDE_POST_DRIVER_NMOS_RW)) INTERACT POST_DRIVER_PMOS_NW))
  Y = EXT POST_DRIVER_PMOS_NWi [BESIDE_POST_DRIVER_NMOS_RWi] < LUP_2 ABUT < 90 SINGULAR NOT CONNECTED
  BESIDE_POST_DRIVER_NMOS_waive = (BESIDE_POST_DRIVER_NMOS_RWi NOT INTERACT X) NOT WITH EDGE Y
 (BESIDE_POST_DRIVER_NACT NOT BESIDE_POST_DRIVER_NMOS_waive) NOT INSIDE PTAP_guard_ring_hole
  BESIDE_POST_DRIVER_PACT NOT INSIDE NTAP_guard_ring_hole 
}
AMS.1.M3
0 0 4 Dec  5 22:30:44 2024                     
AMS.1.M3 { @ Wide Metal (>35um) must have slot.
  A = (SIZE ( SIZE M3EXD BY 1.0 UNDEROVER ) BY 17.5 UNDEROVER TRUNCATE 17.5 ) AND M3EXD
  ENCLOSE RECTANGLE A 35.005 35.005
}
LUP.10g__LUP.13g
0 0 13 Dec  5 22:30:44 2024                    
LUP.10g__LUP.13g { @ For Area I/O, within 75 um from OD injector (covered by LUPWDMY_2),
@ Any point inside NMOS source/drain space to the nearest PW STRAP in the same PW <= 15 um
@ Any point inside PMOS source/drain space to the nearest NW STRAP in the same NW <= 15 um
  TRIGGER_SOURCE  = POST_DRIVER_ACT NOT OUTSIDE LUPWDMY_2
  CORE_LOGIC_NACT = (NACT_CHECK NOT TRIGGER_SOURCE) NOT INSIDE PTAP_guard_ring_hole
  CORE_LOGIC_PACT = (PACT_CHECK NOT TRIGGER_SOURCE) NOT INSIDE NTAP_guard_ring_hole
  NACT_LUP = CORE_LOGIC_NACT NOT OUTSIDE (SIZE TRIGGER_SOURCE BY LUP_10)
  PACT_LUP = CORE_LOGIC_PACT NOT OUTSIDE (SIZE TRIGGER_SOURCE BY LUP_10)
  PSTP_OS = SIZE PPUi BY LUP_13 INSIDE OF PWELi STEP NW_S_1*0.7 TRUNCATE NW_S_1*0.7
  NACT_LUP NOT PSTP_OS
  NSTP_OS = SIZE NPUi BY LUP_13 INSIDE OF NWELi STEP NW_S_1*0.7 TRUNCATE NW_S_1*0.7
  PACT_LUP NOT NSTP_OS
}
LUP.4g
0 0 14 Dec  5 22:30:44 2024                    
LUP.4g {@ Width of the N+ guard-ring, P+ guard-ring, N+ STRAP and P+ STRAP for the Active connected to an I/O pad, and also MOS within 20um space from the MOS connected to an I/O pad. >= 0.42 um
  PTAP_guard_ring_holex = PTAP_guard_ring_hole ENCLOSE (POST_DRIVER_NACT OR BESIDE_POST_DRIVER_NMOS)
  NTAP_guard_ring_holex = NTAP_guard_ring_hole ENCLOSE (POST_DRIVER_PACT OR BESIDE_POST_DRIVER_PMOS)
  PTAP_guard_ring_wide = (PTAPi TOUCH PTAP_guard_ring_holex) WITH WIDTH >= LUP_4
  NTAP_guard_ring_wide = (NTAPi TOUCH NTAP_guard_ring_holex) WITH WIDTH >= LUP_4
  PTAP_guard_ring_wide_hole = (HOLES PTAP_guard_ring_wide INNER) INSIDE PWELi
  NTAP_guard_ring_wide_hole = (HOLES NTAP_guard_ring_wide INNER) INSIDE NWELi
  PTAP_guard_ring_hole_check = PTAP_guard_ring_holex NOT INSIDE PTAP_guard_ring_wide_hole
  NTAP_guard_ring_hole_check = NTAP_guard_ring_holex NOT INSIDE NTAP_guard_ring_wide_hole
  PTAP_guard_ring_check = PTAPi COIN OUTSIDE EDGE PTAP_guard_ring_hole_check
  NTAP_guard_ring_check = NTAPi COIN OUTSIDE EDGE NTAP_guard_ring_hole_check
  INT PTAP_guard_ring_check PTAPi < LUP_4 ABUT < 90 REGION
  INT NTAP_guard_ring_check NTAPi < LUP_4 ABUT < 90 REGION
}
LUP.14g
0 0 18 Dec  5 22:30:44 2024                    
LUP.14g { @ For Area I/O, width of picup ring and guard rings for the OD injector >= 0.42
  AREA_IO_NACT = POST_DRIVER_NACT NOT OUTSIDE LUPWDMY_2
  AREA_IO_PACT = POST_DRIVER_PACT NOT OUTSIDE LUPWDMY_2
  AREA_IO_NACT NOT INSIDE PTAP_guard_ring_hole
  AREA_IO_PACT NOT INSIDE NTAP_guard_ring_hole
  PTAP_guard_ring_2nd = ((HOLES PTAPi INNER) INTERACT AREA_IO_PACT) NOT INTERACT NACT
  NTAP_guard_ring_2nd = ((HOLES NTAPi INNER) INTERACT AREA_IO_NACT) NOT INTERACT PACT
  AREA_IO_NACT NOT INSIDE NTAP_guard_ring_2nd
  AREA_IO_PACT NOT INSIDE PTAP_guard_ring_2nd
  PTAP_guard_ring_hole_edge = PTAPi COIN OUTSIDE EDGE (PTAP_guard_ring_hole INTERACT AREA_IO_NACT)
  NTAP_guard_ring_hole_edge = NTAPi COIN OUTSIDE EDGE (NTAP_guard_ring_hole INTERACT AREA_IO_PACT)
  INT PTAP_guard_ring_hole_edge PTAPi < LUP_14 ABUT < 90 REGION
  INT NTAP_guard_ring_hole_edge NTAPi < LUP_14 ABUT < 90 REGION
  PTAP_guard_ring_2nd_edge = PTAPi COIN OUTSIDE EDGE PTAP_guard_ring_2nd
  NTAP_guard_ring_2nd_edge = NTAPi COIN OUTSIDE EDGE NTAP_guard_ring_2nd
  INT PTAP_guard_ring_2nd_edge PTAPi < LUP_14 ABUT < 90 REGION
  INT NTAP_guard_ring_2nd_edge NTAPi < LUP_14 ABUT < 90 REGION
}
SR.S.1
0 0 25 Dec  5 22:30:44 2024                    
SR.S.1 { @ Minimum width of Assembly isolation >= 5 um
	ASS_REGION AND COi
	ASS_REGION AND DNWi
	ASS_REGION AND NWELi
	ASS_REGION AND POLYi
	ASS_REGION AND DPO
	ASS_REGION AND ODi
	ASS_REGION AND DOD
	ASS_REGION AND VIA1i
	ASS_REGION AND VIA2i
	ASS_REGION AND VIA3i
	ASS_REGION AND VIA4i
	ASS_REGION AND VIA5i
	ASS_REGION AND M1i
	ASS_REGION AND M2i
	ASS_REGION AND M3i
	ASS_REGION AND M4i
	ASS_REGION AND M5i
	ASS_REGION AND M6i
	ASS_REGION AND VIADi
	ASS_REGION AND MDi
	ASS_REGION AND UBMi
	ASS_REGION AND CBDi
	ASS_REGION AND CBi
}
SR.R.1
1 1 3 Dec  5 22:30:44 2024                     
SR.R.1 { @ sealring layer (126;0) is a must if customer adds sealring by thenmselves.
	CHIPx NOT INTERACT SEALRING
}
p 1 4
25010 25010
1864990 25010
1864990 1994990
25010 1994990
UTM40K.A.1
0 0 3 Dec  5 22:30:44 2024                     
UTM40K.A.1 { @ Min. area of M6 region >= 6.76 um2
  AREA M6 < UTM40K_A_1
}
UTM40K.W.1
0 0 3 Dec  5 22:30:44 2024                     
UTM40K.W.1 { @ Min. M6 width >= 2.6 um
  INT M6 < UTM40K_W_1 ABUT < 90 SINGULAR REGION
}
UTM40K.S.1
0 0 3 Dec  5 22:30:44 2024                     
UTM40K.S.1 { @ Min. M6 space >= 2.5 um
  EXT M6 < UTM40K_S_1 ABUT < 90 SINGULAR REGION
}
UTM40K.R.1
0 0 5 Dec  5 22:30:44 2024                     
UTM40K.R.1 { @ Min. density of M6 area >= 30% (exclude application for inductor)
  CHIP_NIND = CHIP NOT INDDMY
  DENSITY M6T_NIND CHIP_NIND < 0.3 PRINT M6T_DENSITY.log
  [ AREA(M6T_NIND)/AREA(CHIP_NIND) ]
}
UTM40K.R.2
0 0 6 Dec  5 22:30:44 2024                     
UTM40K.R.2 { @ Max. density of {UTM OR dummy UTM} area <= 80% 
			 @ Exclude application for inductor
  CHIP_NIND = CHIP NOT INDDMY
  DENSITY M6T_NIND CHIP_NIND > UTM40K_R_2/100 PRINT M6T_DENSITY_MAX.log
  	[ AREA(M6T_NIND) / AREA(CHIP_NIND) ]
}
AMS.1.M5
0 0 4 Dec  5 22:30:44 2024                     
AMS.1.M5 { @ Wide Metal (>35um) must have slot.
  A = (SIZE ( SIZE M5EXD BY 1.0 UNDEROVER ) BY 17.5 UNDEROVER TRUNCATE 17.5 ) AND M5EXD
  ENCLOSE RECTANGLE A 35.005 35.005
}
AMS.1.M4
0 0 4 Dec  5 22:30:44 2024                     
AMS.1.M4 { @ Wide Metal (>35um) must have slot.
  A = (SIZE ( SIZE M4EXD BY 1.0 UNDEROVER ) BY 17.5 UNDEROVER TRUNCATE 17.5 ) AND M4EXD
  ENCLOSE RECTANGLE A 35.005 35.005
}
UTM40K.R.3
0 0 5 Dec  5 22:30:44 2024                     
UTM40K.R.3 { @ The square number for dummy UTM <= 5 
			 @ DRC only flag rectangle
  M6DMY_REC = RECTANGLE M6DMY ORTHOGONAL ONLY
  NOT RECTANGLE M6DMY_REC ASPECT <= UTM40K_R_3
}
DNW.C.4
0 0 6 Dec  5 22:30:44 2024                     
DNW.C.4 { @ Min. clearance from DNW to N+OD outside NW >= 3.0um
  A = PWEL NOT DNW
  B = NPOD INTERACT A
  EXT B DNW < 3.0 ABUT < 90 SINGULAR REGION
  CUT B DNW
}
CTM.R.2
0 0 3 Dec  5 22:30:44 2024                     
CTM.R.2 { @ Min. density of all CTM area >= 3%
  DENSITY CTM5i > 0 < 0.03 PRINT CTM5i.density
}
DOD.R.2
0 0 3 Dec  5 22:30:44 2024                     
DOD.R.2 { @DOD inside chip corner stress relief area is not allowed.
  DOD INTERACT EMPTY_AREA
}
DPO.R.2
0 0 3 Dec  5 22:30:44 2024                     
DPO.R.2 { @DPO inside chip corner stress relief area is not allowed.
  DPO INTERACT EMPTY_AREA
}
DOD.E.2
0 0 3 Dec  5 22:30:44 2024                     
DOD.E.2 { @Minimum extension of chip edge beyond DOD >= 5
   DOD NOT (SIZE CHIP_CHAMFERED BY -DOD_E_2)
}
DPO.E.1
0 0 3 Dec  5 22:30:44 2024                     
DPO.E.1 { @Minimum extension of chip edge beyond DPO >= 5
   DPO NOT (SIZE CHIP_CHAMFERED BY -DPO_E_1)   
}
DOD.R.1
1 1 4 Dec  5 22:30:44 2024                     
DOD.R.1 { @DOD is required. 
          @The DOD CAD layer (TSMC default, 3:1) must be a different layer from the OD CAD layer.
  CHIP_CHAMFERED NOT INTERACT DOD
}
p 1 8
25010 150010
150010 25010
1739990 25010
1864990 150010
1864990 1869990
1739990 1994990
150010 1994990
25010 1869990
PO.R.5
1 1 3 Dec  5 22:30:44 2024                     
PO.R.5 { @Minimum {PO OR DPO} density across full chip >= 0.14
  DENSITY ALL_PO < PO_R_5 INSIDE OF LAYER CHIP PRINT PO_DN_5.density
}
p 1 4
25010 25010
1864990 25010
1864990 1994990
25010 1994990
OD.R.3
1 1 3 Dec  5 22:30:44 2024                     
OD.R.3 { @Minimum {OD or DOD} density across full chip >= 0.25
  DENSITY ODx < OD_R_3 INSIDE OF LAYER CHIP PRINT OD_R_3.density
}
p 1 4
25010 25010
1864990 25010
1864990 1994990
25010 1994990
OD.R.4
0 0 3 Dec  5 22:30:44 2024                     
OD.R.4 { @Maximum {OD or DOD} density across full chip <= 0.75
  DENSITY ODx > OD_R_4 INSIDE OF LAYER CHIP PRINT OD_R_4.density
}  
OD.R.1
1 1 30 Dec  5 22:30:44 2024                    
OD.R.1 { @ {OD or DOD} local density (minimum) over window 500 um x 500 um stepping OD_R_Sum >= 0.2
  D0 = DENSITY ODx CHIP_NOT_OD_EXC < OD_R_1 WINDOW OD_R_W STEP OD_R_S BACKUP  
          [ AREA(ODx)/AREA(CHIP_NOT_OD_EXC) ]
  D = RECTANGLE D0 == OD_R_W
  ERR1 = ( D0 NOT D ) NOT OD_EXC
  F1 = AREA ERR1 >= OD_R_A
  D1 = DENSITY ODx CHIP_NOT_OD_EXC < OD_R_1 WINDOW OD_R_W STEP OD_R_S BACKUP INSIDE OF LAYER CHIPU_od25
          [ AREA(ODx)/AREA(CHIP_NOT_OD_EXC) ]
  D2 = DENSITY ODx CHIP_NOT_OD_EXC < OD_R_1 WINDOW OD_R_W STEP OD_R_S BACKUP INSIDE OF LAYER CHIPU_od50
          [ AREA(ODx)/AREA(CHIP_NOT_OD_EXC) ]
  D3 = DENSITY ODx CHIP_NOT_OD_EXC < OD_R_1 WINDOW OD_R_W STEP OD_R_S BACKUP INSIDE OF LAYER CHIPU_od75
          [ AREA(ODx)/AREA(CHIP_NOT_OD_EXC) ]
  D4 = DENSITY ODx CHIP_NOT_OD_EXC < OD_R_1 WINDOW OD_R_W STEP OD_R_S BACKUP INSIDE OF LAYER CHIPU_od100
          [ AREA(ODx)/AREA(CHIP_NOT_OD_EXC) ]
  D5 = DENSITY ODx CHIP_NOT_OD_EXC < OD_R_1 WINDOW OD_R_W STEP OD_R_S BACKUP INSIDE OF LAYER CHIPU_od125
          [ AREA(ODx)/AREA(CHIP_NOT_OD_EXC) ]
  D6 = DENSITY ODx CHIP_NOT_OD_EXC < OD_R_1 WINDOW OD_R_W STEP OD_R_S BACKUP INSIDE OF LAYER CHIPU_od150
          [ AREA(ODx)/AREA(CHIP_NOT_OD_EXC) ]
  D7 = DENSITY ODx CHIP_NOT_OD_EXC < OD_R_1 WINDOW OD_R_W STEP OD_R_S BACKUP INSIDE OF LAYER CHIPU_od175
          [ AREA(ODx)/AREA(CHIP_NOT_OD_EXC) ]
  D8 = DENSITY ODx CHIP_NOT_OD_EXC < OD_R_1 WINDOW OD_R_W STEP OD_R_S BACKUP INSIDE OF LAYER CHIPU_od200
          [ AREA(ODx)/AREA(CHIP_NOT_OD_EXC) ]
  D9 = DENSITY ODx CHIP_NOT_OD_EXC < OD_R_1 WINDOW OD_R_W STEP OD_R_S BACKUP INSIDE OF LAYER CHIPU_od225
          [ AREA(ODx)/AREA(CHIP_NOT_OD_EXC) ]
  ERR2 = D INTERACT (((((((((D AND D1) AND D2) AND D3) AND D4) AND D5) AND D6) AND D7) AND D8) AND D9)  
  F2 = AREA ( ERR2 NOT OD_EXC ) >= OD_R_A
  F = F1 OR F2
  DENSITY F ODx CHIP_NOT_OD_EXC < OD_R_1 WINDOW OD_R_W STEP OD_R_S BACKUP PRINT OD_R_1.density 
          [ !AREA(F) + (AREA(ODx)/AREA(CHIP_NOT_OD_EXC)) ]       
}
p 1 4
25010 25010
1864990 25010
1864990 1994990
25010 1994990
OD.R.2
0 0 30 Dec  5 22:30:44 2024                    
OD.R.2 { @ {OD or DOD} local density (maximum) over window 500 um x 500 um stepping OD_R_Sum <= 0.8 
  D0 = DENSITY ODx CHIP_NOT_OD_EXC > OD_R_2 WINDOW OD_R_W STEP OD_R_S BACKUP  
          [ AREA(ODx)/AREA(CHIP_NOT_OD_EXC) ]
  D = RECTANGLE D0 == OD_R_W
  ERR1 = ( D0 NOT D ) NOT OD_EXC
  F1 = AREA ERR1 >= OD_R_A
  D1 = DENSITY ODx CHIP_NOT_OD_EXC > OD_R_2 WINDOW OD_R_W STEP OD_R_S BACKUP INSIDE OF LAYER CHIPU_od25
          [ AREA(ODx)/AREA(CHIP_NOT_OD_EXC) ]
  D2 = DENSITY ODx CHIP_NOT_OD_EXC > OD_R_2 WINDOW OD_R_W STEP OD_R_S BACKUP INSIDE OF LAYER CHIPU_od50
          [ AREA(ODx)/AREA(CHIP_NOT_OD_EXC) ]
  D3 = DENSITY ODx CHIP_NOT_OD_EXC > OD_R_2 WINDOW OD_R_W STEP OD_R_S BACKUP INSIDE OF LAYER CHIPU_od75
          [ AREA(ODx)/AREA(CHIP_NOT_OD_EXC) ]
  D4 = DENSITY ODx CHIP_NOT_OD_EXC > OD_R_2 WINDOW OD_R_W STEP OD_R_S BACKUP INSIDE OF LAYER CHIPU_od100
          [ AREA(ODx)/AREA(CHIP_NOT_OD_EXC) ]
  D5 = DENSITY ODx CHIP_NOT_OD_EXC > OD_R_2 WINDOW OD_R_W STEP OD_R_S BACKUP INSIDE OF LAYER CHIPU_od125
          [ AREA(ODx)/AREA(CHIP_NOT_OD_EXC) ]
  D6 = DENSITY ODx CHIP_NOT_OD_EXC > OD_R_2 WINDOW OD_R_W STEP OD_R_S BACKUP INSIDE OF LAYER CHIPU_od150
          [ AREA(ODx)/AREA(CHIP_NOT_OD_EXC) ]
  D7 = DENSITY ODx CHIP_NOT_OD_EXC > OD_R_2 WINDOW OD_R_W STEP OD_R_S BACKUP INSIDE OF LAYER CHIPU_od175
          [ AREA(ODx)/AREA(CHIP_NOT_OD_EXC) ]
  D8 = DENSITY ODx CHIP_NOT_OD_EXC > OD_R_2 WINDOW OD_R_W STEP OD_R_S BACKUP INSIDE OF LAYER CHIPU_od200
          [ AREA(ODx)/AREA(CHIP_NOT_OD_EXC) ]
  D9 = DENSITY ODx CHIP_NOT_OD_EXC > OD_R_2 WINDOW OD_R_W STEP OD_R_S BACKUP INSIDE OF LAYER CHIPU_od225
          [ AREA(ODx)/AREA(CHIP_NOT_OD_EXC) ]
  ERR2 = D INTERACT (((((((((D AND D1) AND D2) AND D3) AND D4) AND D5) AND D6) AND D7) AND D8) AND D9)
  F2 = AREA ( ERR2 NOT OD_EXC ) >= OD_R_A
  F = F1 OR F2
  DENSITY F ODx CHIP_NOT_OD_EXC > OD_R_2 WINDOW OD_R_W STEP OD_R_S BACKUP PRINT OD_R_2.density 
          [ !!AREA(F) * ((AREA(ODx)/AREA(CHIP_NOT_OD_EXC))) ]
}
3DMIM.DN.1
0 0 3 Dec  5 22:30:44 2024                     
3DMIM.DN.1 { @ Min. density of all CMM or dummy CMM area >= 3%
  DENSITY CMM5i > 0 < 0.03 PRINT CMM5i.density
}
UTM40K.A.2
0 0 4 Dec  5 22:30:44 2024                     
UTM40K.A.2 { @ Min. area of {UTM OR dummy UTM} island >= 75 um2
			 @ UTM island: space to another adjacent edge of {UTM or dummy UTM} >= 10 um
  M6_small NOT INTERACT (((M6_small_R_excl OR M6_small_T_excl) OR M6_small_L_excl) OR M6_small_B_excl)
}
NET_AREA_RATIO_RDBS
0 0 15 Dec  5 22:30:46 2024
M1Hole.density2 0
M2Hole.density2 0
M3Hole.density2 0
M4Hole.density2 0
M5Hole.density2 0
M6Hole.density2 0
MDHole.density2 0
ESD.1g.hv_n.rep 0
ESD.1g.hv_p.rep 0
ESD.5g.rep 0
ESD.5.1g.rep 0
HIA_3G_N.rep 0
HIA_3G_P.rep 0
VIA5_DENSITY.log 0
MOM.A.1.rep 0
DENSITY_PRINT_FILES
0 0 15 Dec  5 22:30:46 2024
POLY_DENSITY.log
M1_DENSITY.log
M2_DENSITY.log
M3_DENSITY.log
M4_DENSITY.log
M5_DENSITY.log
M6T_DENSITY.log
M6T_DENSITY_MAX.log
CTM5i.density
OD_R_3.density
PO_DN_5.density
OD_R_4.density
OD_R_1.density
OD_R_2.density
CMM5i.density
