INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/awa159/Downloads/IP_to_import/gain_controller_ip/gain_controller_ip.srcs/sources_1/new/gain_controller_stream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gain_controller_stream
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/awa159/Downloads/IP_to_import/gain_controller_ip/gain_controller_ip.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
