0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/LAB2/Decode_and_execute/Decode_and_execute.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/LAB2/Decode_and_execute/Decode_and_execute.srcs/sources_1/imports/Source File/Lab2_Team2_Decode_and_Execute.v,1538294344,verilog,,C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/LAB2/Decode_and_execute/Decode_and_execute.srcs/sources_1/imports/Source File/Lab2_Team2_Decode_and_Execute_t.v,,Adder;Carry_Look_Ahead_Adder;Carry_Look_Ahead_Adder_Cout_Module;Carry_Look_Ahead_Adder_Single_Adder;Decode_and_Execute;Multiplier;Mux_8bit;XOR,,,,,,,,
C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/LAB2/Decode_and_execute/Decode_and_execute.srcs/sources_1/imports/Source File/Lab2_Team2_Decode_and_Execute_t.v,1538290409,verilog,,,,DecoderTest,,,,,,,,
