# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../global_src/utils.vhd" \
"../../../../../src/regfile.vhd" \
"../../../../../src/regfile_tb.vhd" \

# Do not sort compile order
nosort
