
*** Running vivado
    with args -log design_1_sari_mmult_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_sari_mmult_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_sari_mmult_0_0.tcl -notrace
Command: synth_design -top design_1_sari_mmult_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 30656 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1310.844 ; gain = 86.996 ; free physical = 137 ; free virtual = 8558
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_sari_mmult_0_0' [/opt/Xilinx/Vivado/2017.4/bin/sari_vivado/sari_vivado.srcs/sources_1/bd/design_1/ip/design_1_sari_mmult_0_0/synth/design_1_sari_mmult_0_0.vhd:77]
INFO: [Synth 8-3491] module 'sari_mmult' declared at '/opt/Xilinx/Vivado/2017.4/bin/sari_vivado/sari_vivado.srcs/sources_1/bd/design_1/ipshared/9dd3/hdl/vhdl/sari_mmult.vhd:12' bound to instance 'U0' of component 'sari_mmult' [/opt/Xilinx/Vivado/2017.4/bin/sari_vivado/sari_vivado.srcs/sources_1/bd/design_1/ip/design_1_sari_mmult_0_0/synth/design_1_sari_mmult_0_0.vhd:130]
INFO: [Synth 8-638] synthesizing module 'sari_mmult' [/opt/Xilinx/Vivado/2017.4/bin/sari_vivado/sari_vivado.srcs/sources_1/bd/design_1/ipshared/9dd3/hdl/vhdl/sari_mmult.vhd:33]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/opt/Xilinx/Vivado/2017.4/bin/sari_vivado/sari_vivado.srcs/sources_1/bd/design_1/ipshared/9dd3/hdl/vhdl/sari_mmult.vhd:64]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/opt/Xilinx/Vivado/2017.4/bin/sari_vivado/sari_vivado.srcs/sources_1/bd/design_1/ipshared/9dd3/hdl/vhdl/sari_mmult.vhd:67]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/opt/Xilinx/Vivado/2017.4/bin/sari_vivado/sari_vivado.srcs/sources_1/bd/design_1/ipshared/9dd3/hdl/vhdl/sari_mmult.vhd:71]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/opt/Xilinx/Vivado/2017.4/bin/sari_vivado/sari_vivado.srcs/sources_1/bd/design_1/ipshared/9dd3/hdl/vhdl/sari_mmult.vhd:80]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/opt/Xilinx/Vivado/2017.4/bin/sari_vivado/sari_vivado.srcs/sources_1/bd/design_1/ipshared/9dd3/hdl/vhdl/sari_mmult.vhd:87]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/opt/Xilinx/Vivado/2017.4/bin/sari_vivado/sari_vivado.srcs/sources_1/bd/design_1/ipshared/9dd3/hdl/vhdl/sari_mmult.vhd:96]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/opt/Xilinx/Vivado/2017.4/bin/sari_vivado/sari_vivado.srcs/sources_1/bd/design_1/ipshared/9dd3/hdl/vhdl/sari_mmult.vhd:105]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/opt/Xilinx/Vivado/2017.4/bin/sari_vivado/sari_vivado.srcs/sources_1/bd/design_1/ipshared/9dd3/hdl/vhdl/sari_mmult.vhd:114]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/opt/Xilinx/Vivado/2017.4/bin/sari_vivado/sari_vivado.srcs/sources_1/bd/design_1/ipshared/9dd3/hdl/vhdl/sari_mmult.vhd:117]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/opt/Xilinx/Vivado/2017.4/bin/sari_vivado/sari_vivado.srcs/sources_1/bd/design_1/ipshared/9dd3/hdl/vhdl/sari_mmult.vhd:121]
INFO: [Synth 8-256] done synthesizing module 'sari_mmult' (1#1) [/opt/Xilinx/Vivado/2017.4/bin/sari_vivado/sari_vivado.srcs/sources_1/bd/design_1/ipshared/9dd3/hdl/vhdl/sari_mmult.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'design_1_sari_mmult_0_0' (2#1) [/opt/Xilinx/Vivado/2017.4/bin/sari_vivado/sari_vivado.srcs/sources_1/bd/design_1/ip/design_1_sari_mmult_0_0/synth/design_1_sari_mmult_0_0.vhd:77]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1352.375 ; gain = 128.527 ; free physical = 176 ; free virtual = 8481
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1352.375 ; gain = 128.527 ; free physical = 158 ; free virtual = 8463
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/opt/Xilinx/Vivado/2017.4/bin/sari_vivado/sari_vivado.srcs/sources_1/bd/design_1/ip/design_1_sari_mmult_0_0/constraints/sari_mmult_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/opt/Xilinx/Vivado/2017.4/bin/sari_vivado/sari_vivado.srcs/sources_1/bd/design_1/ip/design_1_sari_mmult_0_0/constraints/sari_mmult_ooc.xdc] for cell 'U0'
Parsing XDC File [/opt/Xilinx/Vivado/2017.4/bin/sari_vivado/sari_vivado.runs/design_1_sari_mmult_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/opt/Xilinx/Vivado/2017.4/bin/sari_vivado/sari_vivado.runs/design_1_sari_mmult_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1710.008 ; gain = 0.000 ; free physical = 156 ; free virtual = 7077
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:53 . Memory (MB): peak = 1710.008 ; gain = 486.160 ; free physical = 204 ; free virtual = 7198
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:53 . Memory (MB): peak = 1710.008 ; gain = 486.160 ; free physical = 203 ; free virtual = 7198
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /opt/Xilinx/Vivado/2017.4/bin/sari_vivado/sari_vivado.runs/design_1_sari_mmult_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:53 . Memory (MB): peak = 1710.008 ; gain = 486.160 ; free physical = 202 ; free virtual = 7199
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond2_fu_390_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_444_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond4_fu_189_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond3_fu_211_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_fu_412_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element result_reg_152_reg was removed.  [/opt/Xilinx/Vivado/2017.4/bin/sari_vivado/sari_vivado.srcs/sources_1/bd/design_1/ipshared/9dd3/hdl/vhdl/sari_mmult.vhd:238]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:54 . Memory (MB): peak = 1710.008 ; gain = 486.160 ; free physical = 176 ; free virtual = 7183
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 7     
+---Registers : 
	               32 Bit    Registers := 13    
	                9 Bit    Registers := 1     
	                2 Bit    Registers := 12    
	                1 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sari_mmult 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 7     
+---Registers : 
	               32 Bit    Registers := 13    
	                9 Bit    Registers := 1     
	                2 Bit    Registers := 12    
	                1 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/opt/Xilinx/Vivado/2017.4/bin/sari_vivado/sari_vivado.srcs/sources_1/bd/design_1/ipshared/9dd3/hdl/vhdl/sari_mmult.vhd:563]
WARNING: [Synth 8-6014] Unused sequential element term_reg_665_reg was removed.  [/opt/Xilinx/Vivado/2017.4/bin/sari_vivado/sari_vivado.srcs/sources_1/bd/design_1/ipshared/9dd3/hdl/vhdl/sari_mmult.vhd:321]
WARNING: [Synth 8-6014] Unused sequential element Bbuf_load_phi_reg_660_reg was removed.  [/opt/Xilinx/Vivado/2017.4/bin/sari_vivado/sari_vivado.srcs/sources_1/bd/design_1/ipshared/9dd3/hdl/vhdl/sari_mmult.vhd:264]
WARNING: [Synth 8-6014] Unused sequential element Abuf_load_phi_reg_655_reg was removed.  [/opt/Xilinx/Vivado/2017.4/bin/sari_vivado/sari_vivado.srcs/sources_1/bd/design_1/ipshared/9dd3/hdl/vhdl/sari_mmult.vhd:263]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/opt/Xilinx/Vivado/2017.4/bin/sari_vivado/sari_vivado.srcs/sources_1/bd/design_1/ipshared/9dd3/hdl/vhdl/sari_mmult.vhd:563]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/opt/Xilinx/Vivado/2017.4/bin/sari_vivado/sari_vivado.srcs/sources_1/bd/design_1/ipshared/9dd3/hdl/vhdl/sari_mmult.vhd:563]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/opt/Xilinx/Vivado/2017.4/bin/sari_vivado/sari_vivado.srcs/sources_1/bd/design_1/ipshared/9dd3/hdl/vhdl/sari_mmult.vhd:563]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/opt/Xilinx/Vivado/2017.4/bin/sari_vivado/sari_vivado.srcs/sources_1/bd/design_1/ipshared/9dd3/hdl/vhdl/sari_mmult.vhd:321]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
DSP Report: Generating DSP term_fu_499_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP term_fu_499_p2.
DSP Report: register A is absorbed into DSP term_fu_499_p2.
DSP Report: operator term_fu_499_p2 is absorbed into DSP term_fu_499_p2.
DSP Report: operator term_fu_499_p2 is absorbed into DSP term_fu_499_p2.
DSP Report: Generating DSP term_reg_665_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP term_reg_665_reg.
DSP Report: register A is absorbed into DSP term_reg_665_reg.
DSP Report: register term_reg_665_reg is absorbed into DSP term_reg_665_reg.
DSP Report: operator term_fu_499_p2 is absorbed into DSP term_reg_665_reg.
DSP Report: operator term_fu_499_p2 is absorbed into DSP term_reg_665_reg.
DSP Report: Generating DSP term_fu_499_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP term_fu_499_p2.
DSP Report: register A is absorbed into DSP term_fu_499_p2.
DSP Report: operator term_fu_499_p2 is absorbed into DSP term_fu_499_p2.
DSP Report: operator term_fu_499_p2 is absorbed into DSP term_fu_499_p2.
DSP Report: Generating DSP term_reg_665_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP term_reg_665_reg.
DSP Report: register A is absorbed into DSP term_reg_665_reg.
DSP Report: register term_reg_665_reg is absorbed into DSP term_reg_665_reg.
DSP Report: operator term_fu_499_p2 is absorbed into DSP term_reg_665_reg.
DSP Report: operator term_fu_499_p2 is absorbed into DSP term_reg_665_reg.
INFO: [Synth 8-3886] merging instance 'U0/tmp_reg_564_reg[0]' (FDE) to 'U0/tmp_1_reg_576_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_2_reg_619_reg[0]' (FDE) to 'U0/tmp_3_reg_624_reg[1]'
WARNING: [Synth 8-3332] Sequential element (term_reg_665_reg[47]) is unused and will be removed from module sari_mmult.
WARNING: [Synth 8-3332] Sequential element (term_reg_665_reg[46]) is unused and will be removed from module sari_mmult.
WARNING: [Synth 8-3332] Sequential element (term_reg_665_reg[45]) is unused and will be removed from module sari_mmult.
WARNING: [Synth 8-3332] Sequential element (term_reg_665_reg[44]) is unused and will be removed from module sari_mmult.
WARNING: [Synth 8-3332] Sequential element (term_reg_665_reg[43]) is unused and will be removed from module sari_mmult.
WARNING: [Synth 8-3332] Sequential element (term_reg_665_reg[42]) is unused and will be removed from module sari_mmult.
WARNING: [Synth 8-3332] Sequential element (term_reg_665_reg[41]) is unused and will be removed from module sari_mmult.
WARNING: [Synth 8-3332] Sequential element (term_reg_665_reg[40]) is unused and will be removed from module sari_mmult.
WARNING: [Synth 8-3332] Sequential element (term_reg_665_reg[39]) is unused and will be removed from module sari_mmult.
WARNING: [Synth 8-3332] Sequential element (term_reg_665_reg[38]) is unused and will be removed from module sari_mmult.
WARNING: [Synth 8-3332] Sequential element (term_reg_665_reg[37]) is unused and will be removed from module sari_mmult.
WARNING: [Synth 8-3332] Sequential element (term_reg_665_reg[36]) is unused and will be removed from module sari_mmult.
WARNING: [Synth 8-3332] Sequential element (term_reg_665_reg[35]) is unused and will be removed from module sari_mmult.
WARNING: [Synth 8-3332] Sequential element (term_reg_665_reg[34]) is unused and will be removed from module sari_mmult.
WARNING: [Synth 8-3332] Sequential element (term_reg_665_reg[33]) is unused and will be removed from module sari_mmult.
WARNING: [Synth 8-3332] Sequential element (term_reg_665_reg[32]) is unused and will be removed from module sari_mmult.
WARNING: [Synth 8-3332] Sequential element (term_reg_665_reg[31]) is unused and will be removed from module sari_mmult.
WARNING: [Synth 8-3332] Sequential element (term_reg_665_reg[30]) is unused and will be removed from module sari_mmult.
WARNING: [Synth 8-3332] Sequential element (term_reg_665_reg[29]) is unused and will be removed from module sari_mmult.
WARNING: [Synth 8-3332] Sequential element (term_reg_665_reg[28]) is unused and will be removed from module sari_mmult.
WARNING: [Synth 8-3332] Sequential element (term_reg_665_reg[27]) is unused and will be removed from module sari_mmult.
WARNING: [Synth 8-3332] Sequential element (term_reg_665_reg[26]) is unused and will be removed from module sari_mmult.
WARNING: [Synth 8-3332] Sequential element (term_reg_665_reg[25]) is unused and will be removed from module sari_mmult.
WARNING: [Synth 8-3332] Sequential element (term_reg_665_reg[24]) is unused and will be removed from module sari_mmult.
WARNING: [Synth 8-3332] Sequential element (term_reg_665_reg[23]) is unused and will be removed from module sari_mmult.
WARNING: [Synth 8-3332] Sequential element (term_reg_665_reg[22]) is unused and will be removed from module sari_mmult.
WARNING: [Synth 8-3332] Sequential element (term_reg_665_reg[21]) is unused and will be removed from module sari_mmult.
WARNING: [Synth 8-3332] Sequential element (term_reg_665_reg[20]) is unused and will be removed from module sari_mmult.
WARNING: [Synth 8-3332] Sequential element (term_reg_665_reg[19]) is unused and will be removed from module sari_mmult.
WARNING: [Synth 8-3332] Sequential element (term_reg_665_reg[18]) is unused and will be removed from module sari_mmult.
WARNING: [Synth 8-3332] Sequential element (term_reg_665_reg[17]) is unused and will be removed from module sari_mmult.
WARNING: [Synth 8-3332] Sequential element (term_reg_665_reg[16]) is unused and will be removed from module sari_mmult.
WARNING: [Synth 8-3332] Sequential element (term_reg_665_reg[15]) is unused and will be removed from module sari_mmult.
WARNING: [Synth 8-3332] Sequential element (term_reg_665_reg[47]__0) is unused and will be removed from module sari_mmult.
WARNING: [Synth 8-3332] Sequential element (term_reg_665_reg[46]__0) is unused and will be removed from module sari_mmult.
WARNING: [Synth 8-3332] Sequential element (term_reg_665_reg[45]__0) is unused and will be removed from module sari_mmult.
WARNING: [Synth 8-3332] Sequential element (term_reg_665_reg[44]__0) is unused and will be removed from module sari_mmult.
WARNING: [Synth 8-3332] Sequential element (term_reg_665_reg[43]__0) is unused and will be removed from module sari_mmult.
WARNING: [Synth 8-3332] Sequential element (term_reg_665_reg[42]__0) is unused and will be removed from module sari_mmult.
WARNING: [Synth 8-3332] Sequential element (term_reg_665_reg[41]__0) is unused and will be removed from module sari_mmult.
WARNING: [Synth 8-3332] Sequential element (term_reg_665_reg[40]__0) is unused and will be removed from module sari_mmult.
WARNING: [Synth 8-3332] Sequential element (term_reg_665_reg[39]__0) is unused and will be removed from module sari_mmult.
WARNING: [Synth 8-3332] Sequential element (term_reg_665_reg[38]__0) is unused and will be removed from module sari_mmult.
WARNING: [Synth 8-3332] Sequential element (term_reg_665_reg[37]__0) is unused and will be removed from module sari_mmult.
WARNING: [Synth 8-3332] Sequential element (term_reg_665_reg[36]__0) is unused and will be removed from module sari_mmult.
WARNING: [Synth 8-3332] Sequential element (term_reg_665_reg[35]__0) is unused and will be removed from module sari_mmult.
WARNING: [Synth 8-3332] Sequential element (term_reg_665_reg[34]__0) is unused and will be removed from module sari_mmult.
WARNING: [Synth 8-3332] Sequential element (term_reg_665_reg[33]__0) is unused and will be removed from module sari_mmult.
WARNING: [Synth 8-3332] Sequential element (term_reg_665_reg[32]__0) is unused and will be removed from module sari_mmult.
WARNING: [Synth 8-3332] Sequential element (term_reg_665_reg[31]__0) is unused and will be removed from module sari_mmult.
WARNING: [Synth 8-3332] Sequential element (term_reg_665_reg[30]__0) is unused and will be removed from module sari_mmult.
WARNING: [Synth 8-3332] Sequential element (term_reg_665_reg[29]__0) is unused and will be removed from module sari_mmult.
WARNING: [Synth 8-3332] Sequential element (term_reg_665_reg[28]__0) is unused and will be removed from module sari_mmult.
WARNING: [Synth 8-3332] Sequential element (term_reg_665_reg[27]__0) is unused and will be removed from module sari_mmult.
WARNING: [Synth 8-3332] Sequential element (term_reg_665_reg[26]__0) is unused and will be removed from module sari_mmult.
WARNING: [Synth 8-3332] Sequential element (term_reg_665_reg[25]__0) is unused and will be removed from module sari_mmult.
WARNING: [Synth 8-3332] Sequential element (term_reg_665_reg[24]__0) is unused and will be removed from module sari_mmult.
WARNING: [Synth 8-3332] Sequential element (term_reg_665_reg[23]__0) is unused and will be removed from module sari_mmult.
WARNING: [Synth 8-3332] Sequential element (term_reg_665_reg[22]__0) is unused and will be removed from module sari_mmult.
WARNING: [Synth 8-3332] Sequential element (term_reg_665_reg[21]__0) is unused and will be removed from module sari_mmult.
WARNING: [Synth 8-3332] Sequential element (term_reg_665_reg[20]__0) is unused and will be removed from module sari_mmult.
WARNING: [Synth 8-3332] Sequential element (term_reg_665_reg[19]__0) is unused and will be removed from module sari_mmult.
WARNING: [Synth 8-3332] Sequential element (term_reg_665_reg[18]__0) is unused and will be removed from module sari_mmult.
WARNING: [Synth 8-3332] Sequential element (term_reg_665_reg[17]__0) is unused and will be removed from module sari_mmult.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:55 . Memory (MB): peak = 1710.008 ; gain = 486.160 ; free physical = 163 ; free virtual = 7175
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|sari_mmult  | A2*B2            | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|sari_mmult  | (PCIN>>17)+A2*B2 | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|sari_mmult  | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|sari_mmult  | (PCIN>>17)+A2*B2 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:01:09 . Memory (MB): peak = 1710.008 ; gain = 486.160 ; free physical = 127 ; free virtual = 6511
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:01:10 . Memory (MB): peak = 1710.008 ; gain = 486.160 ; free physical = 150 ; free virtual = 6547
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:01:10 . Memory (MB): peak = 1710.008 ; gain = 486.160 ; free physical = 153 ; free virtual = 6549
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:01:11 . Memory (MB): peak = 1710.008 ; gain = 486.160 ; free physical = 146 ; free virtual = 6407
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:01:11 . Memory (MB): peak = 1710.008 ; gain = 486.160 ; free physical = 145 ; free virtual = 6407
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:01:11 . Memory (MB): peak = 1710.008 ; gain = 486.160 ; free physical = 139 ; free virtual = 6405
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:01:11 . Memory (MB): peak = 1710.008 ; gain = 486.160 ; free physical = 139 ; free virtual = 6404
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:01:11 . Memory (MB): peak = 1710.008 ; gain = 486.160 ; free physical = 139 ; free virtual = 6404
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:01:11 . Memory (MB): peak = 1710.008 ; gain = 486.160 ; free physical = 139 ; free virtual = 6404
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |    12|
|2     |DSP48E1   |     1|
|3     |DSP48E1_1 |     2|
|4     |LUT2      |    50|
|5     |LUT3      |   113|
|6     |LUT4      |    10|
|7     |LUT5      |     4|
|8     |LUT6      |    40|
|9     |FDRE      |   400|
|10    |FDSE      |     1|
+------+----------+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           |   633|
|2     |  U0     |sari_mmult |   633|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:01:11 . Memory (MB): peak = 1710.008 ; gain = 486.160 ; free physical = 139 ; free virtual = 6404
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 76 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:40 . Memory (MB): peak = 1710.008 ; gain = 128.527 ; free physical = 190 ; free virtual = 6465
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:01:12 . Memory (MB): peak = 1710.008 ; gain = 486.160 ; free physical = 189 ; free virtual = 6465
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 76 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:01:13 . Memory (MB): peak = 1734.039 ; gain = 535.020 ; free physical = 219 ; free virtual = 6437
INFO: [Common 17-1381] The checkpoint '/opt/Xilinx/Vivado/2017.4/bin/sari_vivado/sari_vivado.runs/design_1_sari_mmult_0_0_synth_1/design_1_sari_mmult_0_0.dcp' has been generated.
