Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Dec 21 22:15:21 2025
| Host         : LAPTOP-FFR0R2R2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file rv32i_cpu_timing_summary_routed.rpt -pb rv32i_cpu_timing_summary_routed.pb -rpx rv32i_cpu_timing_summary_routed.rpx -warn_on_violation
| Design       : rv32i_cpu
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.972   -22851.377                   5588                10004        0.237        0.000                      0                10004        4.500        0.000                       0                  5041  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -5.972   -22851.377                   5588                10004        0.237        0.000                      0                10004        4.500        0.000                       0                  5041  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         5588  Failing Endpoints,  Worst Slack       -5.972ns,  Total Violation   -22851.376ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.972ns  (required time - arrival time)
  Source:                 rv32i_pc_reg/pc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rv32i_reg_file/reg_file_reg[11][2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.732ns  (logic 4.360ns (27.715%)  route 11.372ns (72.285%))
  Logic Levels:           17  (CARRY4=1 LUT2=1 LUT3=1 LUT5=4 LUT6=6 MUXF7=4)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=5040, routed)        1.566     5.087    rv32i_pc_reg/CLK
    SLICE_X31Y48         FDCE                                         r  rv32i_pc_reg/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  rv32i_pc_reg/pc_reg[4]/Q
                         net (fo=35, routed)          0.923     6.466    rv32i_pc_reg/pc[4]
    SLICE_X32Y47         LUT5 (Prop_lut5_I2_O)        0.124     6.590 r  rv32i_pc_reg/g0_b21/O
                         net (fo=265, routed)         1.023     7.614    rv32i_reg_file/out[8]
    SLICE_X36Y48         LUT5 (Prop_lut5_I1_O)        0.124     7.738 f  rv32i_reg_file/data_mem[19][1]_i_8/O
                         net (fo=1, routed)           0.000     7.738    rv32i_reg_file/data_mem[19][1]_i_8_n_0
    SLICE_X36Y48         MUXF7 (Prop_muxf7_I1_O)      0.217     7.955 f  rv32i_reg_file/data_mem_reg[19][1]_i_3/O
                         net (fo=1, routed)           0.808     8.763    rv32i_reg_file/data_mem_reg[19][1]_i_3_n_0
    SLICE_X36Y47         LUT5 (Prop_lut5_I1_O)        0.299     9.062 f  rv32i_reg_file/data_mem[19][1]_i_1/O
                         net (fo=138, routed)         0.592     9.654    rv32i_pc_reg/rs2_data[1]
    SLICE_X32Y52         LUT6 (Prop_lut6_I5_O)        0.124     9.778 r  rv32i_pc_reg/result0_carry_i_21/O
                         net (fo=18, routed)          0.470    10.248    rv32i_reg_file/p_0_in[0]
    SLICE_X34Y53         LUT2 (Prop_lut2_I1_O)        0.124    10.372 r  rv32i_reg_file/result0__93_carry_i_6/O
                         net (fo=1, routed)           0.000    10.372    rv32i_alu/data_mem[32][7]_i_6_1[1]
    SLICE_X34Y53         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.015 r  rv32i_alu/result0__93_carry/O[3]
                         net (fo=1, routed)           0.842    11.857    rv32i_pc_reg/reg_file[10][15]_i_10_1[2]
    SLICE_X35Y62         LUT6 (Prop_lut6_I5_O)        0.307    12.164 r  rv32i_pc_reg/reg_file[10][3]_i_6/O
                         net (fo=1, routed)           0.000    12.164    rv32i_pc_reg/reg_file[10][3]_i_6_n_0
    SLICE_X35Y62         MUXF7 (Prop_muxf7_I0_O)      0.212    12.376 r  rv32i_pc_reg/reg_file_reg[10][3]_i_4/O
                         net (fo=1350, routed)        2.046    14.423    rv32i_data_mem/alu_result[3]
    SLICE_X59Y48         LUT6 (Prop_lut6_I2_O)        0.299    14.722 r  rv32i_data_mem/reg_file[10][2]_i_206/O
                         net (fo=1, routed)           0.000    14.722    rv32i_data_mem/reg_file[10][2]_i_206_n_0
    SLICE_X59Y48         MUXF7 (Prop_muxf7_I1_O)      0.217    14.939 r  rv32i_data_mem/reg_file_reg[10][2]_i_96/O
                         net (fo=1, routed)           0.985    15.923    rv32i_data_mem/reg_file_reg[10][2]_i_96_n_0
    SLICE_X50Y60         LUT3 (Prop_lut3_I2_O)        0.299    16.222 r  rv32i_data_mem/reg_file[10][2]_i_41/O
                         net (fo=1, routed)           0.996    17.218    rv32i_data_mem/reg_file[10][2]_i_41_n_0
    SLICE_X39Y64         LUT6 (Prop_lut6_I3_O)        0.124    17.342 r  rv32i_data_mem/reg_file[10][2]_i_16/O
                         net (fo=1, routed)           0.000    17.342    rv32i_data_mem/reg_file[10][2]_i_16_n_0
    SLICE_X39Y64         MUXF7 (Prop_muxf7_I1_O)      0.245    17.587 r  rv32i_data_mem/reg_file_reg[10][2]_i_9/O
                         net (fo=1, routed)           1.137    18.724    rv32i_data_mem/reg_file_reg[10][2]_i_9_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I0_O)        0.298    19.022 r  rv32i_data_mem/reg_file[10][2]_i_6/O
                         net (fo=1, routed)           0.505    19.528    rv32i_pc_reg/read_data[1]
    SLICE_X40Y51         LUT5 (Prop_lut5_I3_O)        0.124    19.652 f  rv32i_pc_reg/reg_file[10][2]_i_4/O
                         net (fo=1, routed)           0.158    19.810    rv32i_pc_reg/reg_file[10][2]_i_4_n_0
    SLICE_X40Y51         LUT6 (Prop_lut6_I5_O)        0.124    19.934 r  rv32i_pc_reg/reg_file[10][2]_i_1/O
                         net (fo=29, routed)          0.885    20.819    rv32i_reg_file/D[2]
    SLICE_X37Y48         FDCE                                         r  rv32i_reg_file/reg_file_reg[11][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=5040, routed)        1.446    14.787    rv32i_reg_file/CLK
    SLICE_X37Y48         FDCE                                         r  rv32i_reg_file/reg_file_reg[11][2]/C
                         clock pessimism              0.188    14.975    
                         clock uncertainty           -0.035    14.940    
    SLICE_X37Y48         FDCE (Setup_fdce_C_D)       -0.093    14.847    rv32i_reg_file/reg_file_reg[11][2]
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                         -20.819    
  -------------------------------------------------------------------
                         slack                                 -5.972    

Slack (VIOLATED) :        -5.956ns  (required time - arrival time)
  Source:                 rv32i_pc_reg/pc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rv32i_reg_file/reg_file_reg[22][6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.750ns  (logic 4.360ns (27.682%)  route 11.390ns (72.318%))
  Logic Levels:           17  (CARRY4=1 LUT2=1 LUT3=2 LUT5=3 LUT6=6 MUXF7=4)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=5040, routed)        1.566     5.087    rv32i_pc_reg/CLK
    SLICE_X31Y48         FDCE                                         r  rv32i_pc_reg/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  rv32i_pc_reg/pc_reg[4]/Q
                         net (fo=35, routed)          0.923     6.466    rv32i_pc_reg/pc[4]
    SLICE_X32Y47         LUT5 (Prop_lut5_I2_O)        0.124     6.590 r  rv32i_pc_reg/g0_b21/O
                         net (fo=265, routed)         1.023     7.614    rv32i_reg_file/out[8]
    SLICE_X36Y48         LUT5 (Prop_lut5_I1_O)        0.124     7.738 f  rv32i_reg_file/data_mem[19][1]_i_8/O
                         net (fo=1, routed)           0.000     7.738    rv32i_reg_file/data_mem[19][1]_i_8_n_0
    SLICE_X36Y48         MUXF7 (Prop_muxf7_I1_O)      0.217     7.955 f  rv32i_reg_file/data_mem_reg[19][1]_i_3/O
                         net (fo=1, routed)           0.808     8.763    rv32i_reg_file/data_mem_reg[19][1]_i_3_n_0
    SLICE_X36Y47         LUT5 (Prop_lut5_I1_O)        0.299     9.062 f  rv32i_reg_file/data_mem[19][1]_i_1/O
                         net (fo=138, routed)         0.592     9.654    rv32i_pc_reg/rs2_data[1]
    SLICE_X32Y52         LUT6 (Prop_lut6_I5_O)        0.124     9.778 r  rv32i_pc_reg/result0_carry_i_21/O
                         net (fo=18, routed)          0.470    10.248    rv32i_reg_file/p_0_in[0]
    SLICE_X34Y53         LUT2 (Prop_lut2_I1_O)        0.124    10.372 r  rv32i_reg_file/result0__93_carry_i_6/O
                         net (fo=1, routed)           0.000    10.372    rv32i_alu/data_mem[32][7]_i_6_1[1]
    SLICE_X34Y53         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.015 r  rv32i_alu/result0__93_carry/O[3]
                         net (fo=1, routed)           0.842    11.857    rv32i_pc_reg/reg_file[10][15]_i_10_1[2]
    SLICE_X35Y62         LUT6 (Prop_lut6_I5_O)        0.307    12.164 r  rv32i_pc_reg/reg_file[10][3]_i_6/O
                         net (fo=1, routed)           0.000    12.164    rv32i_pc_reg/reg_file[10][3]_i_6_n_0
    SLICE_X35Y62         MUXF7 (Prop_muxf7_I0_O)      0.212    12.376 r  rv32i_pc_reg/reg_file_reg[10][3]_i_4/O
                         net (fo=1350, routed)        1.858    14.235    rv32i_data_mem/alu_result[3]
    SLICE_X58Y53         LUT6 (Prop_lut6_I2_O)        0.299    14.534 r  rv32i_data_mem/reg_file[10][6]_i_237/O
                         net (fo=1, routed)           0.000    14.534    rv32i_data_mem/reg_file[10][6]_i_237_n_0
    SLICE_X58Y53         MUXF7 (Prop_muxf7_I1_O)      0.217    14.751 r  rv32i_data_mem/reg_file_reg[10][6]_i_116/O
                         net (fo=1, routed)           1.373    16.124    rv32i_data_mem/reg_file_reg[10][6]_i_116_n_0
    SLICE_X38Y60         LUT3 (Prop_lut3_I1_O)        0.299    16.423 r  rv32i_data_mem/reg_file[10][6]_i_56/O
                         net (fo=1, routed)           0.808    17.231    rv32i_data_mem/reg_file[10][6]_i_56_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I0_O)        0.124    17.355 r  rv32i_data_mem/reg_file[10][6]_i_22/O
                         net (fo=1, routed)           0.000    17.355    rv32i_data_mem/reg_file[10][6]_i_22_n_0
    SLICE_X39Y60         MUXF7 (Prop_muxf7_I1_O)      0.245    17.600 r  rv32i_data_mem/reg_file_reg[10][6]_i_12/O
                         net (fo=1, routed)           0.634    18.234    rv32i_data_mem/reg_file_reg[10][6]_i_12_n_0
    SLICE_X39Y56         LUT6 (Prop_lut6_I5_O)        0.298    18.532 r  rv32i_data_mem/reg_file[10][6]_i_6/O
                         net (fo=1, routed)           0.643    19.175    rv32i_pc_reg/read_data[5]
    SLICE_X38Y52         LUT3 (Prop_lut3_I0_O)        0.124    19.299 r  rv32i_pc_reg/reg_file[10][6]_i_4/O
                         net (fo=1, routed)           0.495    19.794    rv32i_pc_reg/mem_read_data[6]
    SLICE_X39Y52         LUT6 (Prop_lut6_I3_O)        0.124    19.918 r  rv32i_pc_reg/reg_file[10][6]_i_1/O
                         net (fo=29, routed)          0.920    20.838    rv32i_reg_file/D[6]
    SLICE_X39Y49         FDCE                                         r  rv32i_reg_file/reg_file_reg[22][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=5040, routed)        1.446    14.787    rv32i_reg_file/CLK
    SLICE_X39Y49         FDCE                                         r  rv32i_reg_file/reg_file_reg[22][6]/C
                         clock pessimism              0.188    14.975    
                         clock uncertainty           -0.035    14.940    
    SLICE_X39Y49         FDCE (Setup_fdce_C_D)       -0.058    14.882    rv32i_reg_file/reg_file_reg[22][6]
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                         -20.838    
  -------------------------------------------------------------------
                         slack                                 -5.956    

Slack (VIOLATED) :        -5.953ns  (required time - arrival time)
  Source:                 rv32i_pc_reg/pc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rv32i_reg_file/reg_file_reg[19][6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.748ns  (logic 4.360ns (27.687%)  route 11.388ns (72.313%))
  Logic Levels:           17  (CARRY4=1 LUT2=1 LUT3=2 LUT5=3 LUT6=6 MUXF7=4)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=5040, routed)        1.566     5.087    rv32i_pc_reg/CLK
    SLICE_X31Y48         FDCE                                         r  rv32i_pc_reg/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  rv32i_pc_reg/pc_reg[4]/Q
                         net (fo=35, routed)          0.923     6.466    rv32i_pc_reg/pc[4]
    SLICE_X32Y47         LUT5 (Prop_lut5_I2_O)        0.124     6.590 r  rv32i_pc_reg/g0_b21/O
                         net (fo=265, routed)         1.023     7.614    rv32i_reg_file/out[8]
    SLICE_X36Y48         LUT5 (Prop_lut5_I1_O)        0.124     7.738 f  rv32i_reg_file/data_mem[19][1]_i_8/O
                         net (fo=1, routed)           0.000     7.738    rv32i_reg_file/data_mem[19][1]_i_8_n_0
    SLICE_X36Y48         MUXF7 (Prop_muxf7_I1_O)      0.217     7.955 f  rv32i_reg_file/data_mem_reg[19][1]_i_3/O
                         net (fo=1, routed)           0.808     8.763    rv32i_reg_file/data_mem_reg[19][1]_i_3_n_0
    SLICE_X36Y47         LUT5 (Prop_lut5_I1_O)        0.299     9.062 f  rv32i_reg_file/data_mem[19][1]_i_1/O
                         net (fo=138, routed)         0.592     9.654    rv32i_pc_reg/rs2_data[1]
    SLICE_X32Y52         LUT6 (Prop_lut6_I5_O)        0.124     9.778 r  rv32i_pc_reg/result0_carry_i_21/O
                         net (fo=18, routed)          0.470    10.248    rv32i_reg_file/p_0_in[0]
    SLICE_X34Y53         LUT2 (Prop_lut2_I1_O)        0.124    10.372 r  rv32i_reg_file/result0__93_carry_i_6/O
                         net (fo=1, routed)           0.000    10.372    rv32i_alu/data_mem[32][7]_i_6_1[1]
    SLICE_X34Y53         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.015 r  rv32i_alu/result0__93_carry/O[3]
                         net (fo=1, routed)           0.842    11.857    rv32i_pc_reg/reg_file[10][15]_i_10_1[2]
    SLICE_X35Y62         LUT6 (Prop_lut6_I5_O)        0.307    12.164 r  rv32i_pc_reg/reg_file[10][3]_i_6/O
                         net (fo=1, routed)           0.000    12.164    rv32i_pc_reg/reg_file[10][3]_i_6_n_0
    SLICE_X35Y62         MUXF7 (Prop_muxf7_I0_O)      0.212    12.376 r  rv32i_pc_reg/reg_file_reg[10][3]_i_4/O
                         net (fo=1350, routed)        1.858    14.235    rv32i_data_mem/alu_result[3]
    SLICE_X58Y53         LUT6 (Prop_lut6_I2_O)        0.299    14.534 r  rv32i_data_mem/reg_file[10][6]_i_237/O
                         net (fo=1, routed)           0.000    14.534    rv32i_data_mem/reg_file[10][6]_i_237_n_0
    SLICE_X58Y53         MUXF7 (Prop_muxf7_I1_O)      0.217    14.751 r  rv32i_data_mem/reg_file_reg[10][6]_i_116/O
                         net (fo=1, routed)           1.373    16.124    rv32i_data_mem/reg_file_reg[10][6]_i_116_n_0
    SLICE_X38Y60         LUT3 (Prop_lut3_I1_O)        0.299    16.423 r  rv32i_data_mem/reg_file[10][6]_i_56/O
                         net (fo=1, routed)           0.808    17.231    rv32i_data_mem/reg_file[10][6]_i_56_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I0_O)        0.124    17.355 r  rv32i_data_mem/reg_file[10][6]_i_22/O
                         net (fo=1, routed)           0.000    17.355    rv32i_data_mem/reg_file[10][6]_i_22_n_0
    SLICE_X39Y60         MUXF7 (Prop_muxf7_I1_O)      0.245    17.600 r  rv32i_data_mem/reg_file_reg[10][6]_i_12/O
                         net (fo=1, routed)           0.634    18.234    rv32i_data_mem/reg_file_reg[10][6]_i_12_n_0
    SLICE_X39Y56         LUT6 (Prop_lut6_I5_O)        0.298    18.532 r  rv32i_data_mem/reg_file[10][6]_i_6/O
                         net (fo=1, routed)           0.643    19.175    rv32i_pc_reg/read_data[5]
    SLICE_X38Y52         LUT3 (Prop_lut3_I0_O)        0.124    19.299 r  rv32i_pc_reg/reg_file[10][6]_i_4/O
                         net (fo=1, routed)           0.495    19.794    rv32i_pc_reg/mem_read_data[6]
    SLICE_X39Y52         LUT6 (Prop_lut6_I3_O)        0.124    19.918 r  rv32i_pc_reg/reg_file[10][6]_i_1/O
                         net (fo=29, routed)          0.917    20.835    rv32i_reg_file/D[6]
    SLICE_X37Y47         FDCE                                         r  rv32i_reg_file/reg_file_reg[19][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=5040, routed)        1.446    14.787    rv32i_reg_file/CLK
    SLICE_X37Y47         FDCE                                         r  rv32i_reg_file/reg_file_reg[19][6]/C
                         clock pessimism              0.188    14.975    
                         clock uncertainty           -0.035    14.940    
    SLICE_X37Y47         FDCE (Setup_fdce_C_D)       -0.058    14.882    rv32i_reg_file/reg_file_reg[19][6]
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                         -20.835    
  -------------------------------------------------------------------
                         slack                                 -5.953    

Slack (VIOLATED) :        -5.943ns  (required time - arrival time)
  Source:                 rv32i_pc_reg/pc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rv32i_reg_file/reg_file_reg[11][6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.752ns  (logic 4.360ns (27.678%)  route 11.392ns (72.322%))
  Logic Levels:           17  (CARRY4=1 LUT2=1 LUT3=2 LUT5=3 LUT6=6 MUXF7=4)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=5040, routed)        1.566     5.087    rv32i_pc_reg/CLK
    SLICE_X31Y48         FDCE                                         r  rv32i_pc_reg/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  rv32i_pc_reg/pc_reg[4]/Q
                         net (fo=35, routed)          0.923     6.466    rv32i_pc_reg/pc[4]
    SLICE_X32Y47         LUT5 (Prop_lut5_I2_O)        0.124     6.590 r  rv32i_pc_reg/g0_b21/O
                         net (fo=265, routed)         1.023     7.614    rv32i_reg_file/out[8]
    SLICE_X36Y48         LUT5 (Prop_lut5_I1_O)        0.124     7.738 f  rv32i_reg_file/data_mem[19][1]_i_8/O
                         net (fo=1, routed)           0.000     7.738    rv32i_reg_file/data_mem[19][1]_i_8_n_0
    SLICE_X36Y48         MUXF7 (Prop_muxf7_I1_O)      0.217     7.955 f  rv32i_reg_file/data_mem_reg[19][1]_i_3/O
                         net (fo=1, routed)           0.808     8.763    rv32i_reg_file/data_mem_reg[19][1]_i_3_n_0
    SLICE_X36Y47         LUT5 (Prop_lut5_I1_O)        0.299     9.062 f  rv32i_reg_file/data_mem[19][1]_i_1/O
                         net (fo=138, routed)         0.592     9.654    rv32i_pc_reg/rs2_data[1]
    SLICE_X32Y52         LUT6 (Prop_lut6_I5_O)        0.124     9.778 r  rv32i_pc_reg/result0_carry_i_21/O
                         net (fo=18, routed)          0.470    10.248    rv32i_reg_file/p_0_in[0]
    SLICE_X34Y53         LUT2 (Prop_lut2_I1_O)        0.124    10.372 r  rv32i_reg_file/result0__93_carry_i_6/O
                         net (fo=1, routed)           0.000    10.372    rv32i_alu/data_mem[32][7]_i_6_1[1]
    SLICE_X34Y53         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.015 r  rv32i_alu/result0__93_carry/O[3]
                         net (fo=1, routed)           0.842    11.857    rv32i_pc_reg/reg_file[10][15]_i_10_1[2]
    SLICE_X35Y62         LUT6 (Prop_lut6_I5_O)        0.307    12.164 r  rv32i_pc_reg/reg_file[10][3]_i_6/O
                         net (fo=1, routed)           0.000    12.164    rv32i_pc_reg/reg_file[10][3]_i_6_n_0
    SLICE_X35Y62         MUXF7 (Prop_muxf7_I0_O)      0.212    12.376 r  rv32i_pc_reg/reg_file_reg[10][3]_i_4/O
                         net (fo=1350, routed)        1.858    14.235    rv32i_data_mem/alu_result[3]
    SLICE_X58Y53         LUT6 (Prop_lut6_I2_O)        0.299    14.534 r  rv32i_data_mem/reg_file[10][6]_i_237/O
                         net (fo=1, routed)           0.000    14.534    rv32i_data_mem/reg_file[10][6]_i_237_n_0
    SLICE_X58Y53         MUXF7 (Prop_muxf7_I1_O)      0.217    14.751 r  rv32i_data_mem/reg_file_reg[10][6]_i_116/O
                         net (fo=1, routed)           1.373    16.124    rv32i_data_mem/reg_file_reg[10][6]_i_116_n_0
    SLICE_X38Y60         LUT3 (Prop_lut3_I1_O)        0.299    16.423 r  rv32i_data_mem/reg_file[10][6]_i_56/O
                         net (fo=1, routed)           0.808    17.231    rv32i_data_mem/reg_file[10][6]_i_56_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I0_O)        0.124    17.355 r  rv32i_data_mem/reg_file[10][6]_i_22/O
                         net (fo=1, routed)           0.000    17.355    rv32i_data_mem/reg_file[10][6]_i_22_n_0
    SLICE_X39Y60         MUXF7 (Prop_muxf7_I1_O)      0.245    17.600 r  rv32i_data_mem/reg_file_reg[10][6]_i_12/O
                         net (fo=1, routed)           0.634    18.234    rv32i_data_mem/reg_file_reg[10][6]_i_12_n_0
    SLICE_X39Y56         LUT6 (Prop_lut6_I5_O)        0.298    18.532 r  rv32i_data_mem/reg_file[10][6]_i_6/O
                         net (fo=1, routed)           0.643    19.175    rv32i_pc_reg/read_data[5]
    SLICE_X38Y52         LUT3 (Prop_lut3_I0_O)        0.124    19.299 r  rv32i_pc_reg/reg_file[10][6]_i_4/O
                         net (fo=1, routed)           0.495    19.794    rv32i_pc_reg/mem_read_data[6]
    SLICE_X39Y52         LUT6 (Prop_lut6_I3_O)        0.124    19.918 r  rv32i_pc_reg/reg_file[10][6]_i_1/O
                         net (fo=29, routed)          0.922    20.840    rv32i_reg_file/D[6]
    SLICE_X37Y48         FDCE                                         r  rv32i_reg_file/reg_file_reg[11][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=5040, routed)        1.446    14.787    rv32i_reg_file/CLK
    SLICE_X37Y48         FDCE                                         r  rv32i_reg_file/reg_file_reg[11][6]/C
                         clock pessimism              0.188    14.975    
                         clock uncertainty           -0.035    14.940    
    SLICE_X37Y48         FDCE (Setup_fdce_C_D)       -0.043    14.897    rv32i_reg_file/reg_file_reg[11][6]
  -------------------------------------------------------------------
                         required time                         14.897    
                         arrival time                         -20.840    
  -------------------------------------------------------------------
                         slack                                 -5.943    

Slack (VIOLATED) :        -5.911ns  (required time - arrival time)
  Source:                 rv32i_pc_reg/pc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rv32i_reg_file/reg_file_reg[23][6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.750ns  (logic 4.360ns (27.682%)  route 11.390ns (72.318%))
  Logic Levels:           17  (CARRY4=1 LUT2=1 LUT3=2 LUT5=3 LUT6=6 MUXF7=4)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=5040, routed)        1.566     5.087    rv32i_pc_reg/CLK
    SLICE_X31Y48         FDCE                                         r  rv32i_pc_reg/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  rv32i_pc_reg/pc_reg[4]/Q
                         net (fo=35, routed)          0.923     6.466    rv32i_pc_reg/pc[4]
    SLICE_X32Y47         LUT5 (Prop_lut5_I2_O)        0.124     6.590 r  rv32i_pc_reg/g0_b21/O
                         net (fo=265, routed)         1.023     7.614    rv32i_reg_file/out[8]
    SLICE_X36Y48         LUT5 (Prop_lut5_I1_O)        0.124     7.738 f  rv32i_reg_file/data_mem[19][1]_i_8/O
                         net (fo=1, routed)           0.000     7.738    rv32i_reg_file/data_mem[19][1]_i_8_n_0
    SLICE_X36Y48         MUXF7 (Prop_muxf7_I1_O)      0.217     7.955 f  rv32i_reg_file/data_mem_reg[19][1]_i_3/O
                         net (fo=1, routed)           0.808     8.763    rv32i_reg_file/data_mem_reg[19][1]_i_3_n_0
    SLICE_X36Y47         LUT5 (Prop_lut5_I1_O)        0.299     9.062 f  rv32i_reg_file/data_mem[19][1]_i_1/O
                         net (fo=138, routed)         0.592     9.654    rv32i_pc_reg/rs2_data[1]
    SLICE_X32Y52         LUT6 (Prop_lut6_I5_O)        0.124     9.778 r  rv32i_pc_reg/result0_carry_i_21/O
                         net (fo=18, routed)          0.470    10.248    rv32i_reg_file/p_0_in[0]
    SLICE_X34Y53         LUT2 (Prop_lut2_I1_O)        0.124    10.372 r  rv32i_reg_file/result0__93_carry_i_6/O
                         net (fo=1, routed)           0.000    10.372    rv32i_alu/data_mem[32][7]_i_6_1[1]
    SLICE_X34Y53         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.015 r  rv32i_alu/result0__93_carry/O[3]
                         net (fo=1, routed)           0.842    11.857    rv32i_pc_reg/reg_file[10][15]_i_10_1[2]
    SLICE_X35Y62         LUT6 (Prop_lut6_I5_O)        0.307    12.164 r  rv32i_pc_reg/reg_file[10][3]_i_6/O
                         net (fo=1, routed)           0.000    12.164    rv32i_pc_reg/reg_file[10][3]_i_6_n_0
    SLICE_X35Y62         MUXF7 (Prop_muxf7_I0_O)      0.212    12.376 r  rv32i_pc_reg/reg_file_reg[10][3]_i_4/O
                         net (fo=1350, routed)        1.858    14.235    rv32i_data_mem/alu_result[3]
    SLICE_X58Y53         LUT6 (Prop_lut6_I2_O)        0.299    14.534 r  rv32i_data_mem/reg_file[10][6]_i_237/O
                         net (fo=1, routed)           0.000    14.534    rv32i_data_mem/reg_file[10][6]_i_237_n_0
    SLICE_X58Y53         MUXF7 (Prop_muxf7_I1_O)      0.217    14.751 r  rv32i_data_mem/reg_file_reg[10][6]_i_116/O
                         net (fo=1, routed)           1.373    16.124    rv32i_data_mem/reg_file_reg[10][6]_i_116_n_0
    SLICE_X38Y60         LUT3 (Prop_lut3_I1_O)        0.299    16.423 r  rv32i_data_mem/reg_file[10][6]_i_56/O
                         net (fo=1, routed)           0.808    17.231    rv32i_data_mem/reg_file[10][6]_i_56_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I0_O)        0.124    17.355 r  rv32i_data_mem/reg_file[10][6]_i_22/O
                         net (fo=1, routed)           0.000    17.355    rv32i_data_mem/reg_file[10][6]_i_22_n_0
    SLICE_X39Y60         MUXF7 (Prop_muxf7_I1_O)      0.245    17.600 r  rv32i_data_mem/reg_file_reg[10][6]_i_12/O
                         net (fo=1, routed)           0.634    18.234    rv32i_data_mem/reg_file_reg[10][6]_i_12_n_0
    SLICE_X39Y56         LUT6 (Prop_lut6_I5_O)        0.298    18.532 r  rv32i_data_mem/reg_file[10][6]_i_6/O
                         net (fo=1, routed)           0.643    19.175    rv32i_pc_reg/read_data[5]
    SLICE_X38Y52         LUT3 (Prop_lut3_I0_O)        0.124    19.299 r  rv32i_pc_reg/reg_file[10][6]_i_4/O
                         net (fo=1, routed)           0.495    19.794    rv32i_pc_reg/mem_read_data[6]
    SLICE_X39Y52         LUT6 (Prop_lut6_I3_O)        0.124    19.918 r  rv32i_pc_reg/reg_file[10][6]_i_1/O
                         net (fo=29, routed)          0.920    20.838    rv32i_reg_file/D[6]
    SLICE_X38Y49         FDCE                                         r  rv32i_reg_file/reg_file_reg[23][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=5040, routed)        1.446    14.787    rv32i_reg_file/CLK
    SLICE_X38Y49         FDCE                                         r  rv32i_reg_file/reg_file_reg[23][6]/C
                         clock pessimism              0.188    14.975    
                         clock uncertainty           -0.035    14.940    
    SLICE_X38Y49         FDCE (Setup_fdce_C_D)       -0.013    14.927    rv32i_reg_file/reg_file_reg[23][6]
  -------------------------------------------------------------------
                         required time                         14.927    
                         arrival time                         -20.838    
  -------------------------------------------------------------------
                         slack                                 -5.911    

Slack (VIOLATED) :        -5.863ns  (required time - arrival time)
  Source:                 rv32i_pc_reg/pc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rv32i_reg_file/reg_file_reg[8][2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.671ns  (logic 4.360ns (27.822%)  route 11.311ns (72.178%))
  Logic Levels:           17  (CARRY4=1 LUT2=1 LUT3=1 LUT5=4 LUT6=6 MUXF7=4)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=5040, routed)        1.566     5.087    rv32i_pc_reg/CLK
    SLICE_X31Y48         FDCE                                         r  rv32i_pc_reg/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  rv32i_pc_reg/pc_reg[4]/Q
                         net (fo=35, routed)          0.923     6.466    rv32i_pc_reg/pc[4]
    SLICE_X32Y47         LUT5 (Prop_lut5_I2_O)        0.124     6.590 r  rv32i_pc_reg/g0_b21/O
                         net (fo=265, routed)         1.023     7.614    rv32i_reg_file/out[8]
    SLICE_X36Y48         LUT5 (Prop_lut5_I1_O)        0.124     7.738 f  rv32i_reg_file/data_mem[19][1]_i_8/O
                         net (fo=1, routed)           0.000     7.738    rv32i_reg_file/data_mem[19][1]_i_8_n_0
    SLICE_X36Y48         MUXF7 (Prop_muxf7_I1_O)      0.217     7.955 f  rv32i_reg_file/data_mem_reg[19][1]_i_3/O
                         net (fo=1, routed)           0.808     8.763    rv32i_reg_file/data_mem_reg[19][1]_i_3_n_0
    SLICE_X36Y47         LUT5 (Prop_lut5_I1_O)        0.299     9.062 f  rv32i_reg_file/data_mem[19][1]_i_1/O
                         net (fo=138, routed)         0.592     9.654    rv32i_pc_reg/rs2_data[1]
    SLICE_X32Y52         LUT6 (Prop_lut6_I5_O)        0.124     9.778 r  rv32i_pc_reg/result0_carry_i_21/O
                         net (fo=18, routed)          0.470    10.248    rv32i_reg_file/p_0_in[0]
    SLICE_X34Y53         LUT2 (Prop_lut2_I1_O)        0.124    10.372 r  rv32i_reg_file/result0__93_carry_i_6/O
                         net (fo=1, routed)           0.000    10.372    rv32i_alu/data_mem[32][7]_i_6_1[1]
    SLICE_X34Y53         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.015 r  rv32i_alu/result0__93_carry/O[3]
                         net (fo=1, routed)           0.842    11.857    rv32i_pc_reg/reg_file[10][15]_i_10_1[2]
    SLICE_X35Y62         LUT6 (Prop_lut6_I5_O)        0.307    12.164 r  rv32i_pc_reg/reg_file[10][3]_i_6/O
                         net (fo=1, routed)           0.000    12.164    rv32i_pc_reg/reg_file[10][3]_i_6_n_0
    SLICE_X35Y62         MUXF7 (Prop_muxf7_I0_O)      0.212    12.376 r  rv32i_pc_reg/reg_file_reg[10][3]_i_4/O
                         net (fo=1350, routed)        2.046    14.423    rv32i_data_mem/alu_result[3]
    SLICE_X59Y48         LUT6 (Prop_lut6_I2_O)        0.299    14.722 r  rv32i_data_mem/reg_file[10][2]_i_206/O
                         net (fo=1, routed)           0.000    14.722    rv32i_data_mem/reg_file[10][2]_i_206_n_0
    SLICE_X59Y48         MUXF7 (Prop_muxf7_I1_O)      0.217    14.939 r  rv32i_data_mem/reg_file_reg[10][2]_i_96/O
                         net (fo=1, routed)           0.985    15.923    rv32i_data_mem/reg_file_reg[10][2]_i_96_n_0
    SLICE_X50Y60         LUT3 (Prop_lut3_I2_O)        0.299    16.222 r  rv32i_data_mem/reg_file[10][2]_i_41/O
                         net (fo=1, routed)           0.996    17.218    rv32i_data_mem/reg_file[10][2]_i_41_n_0
    SLICE_X39Y64         LUT6 (Prop_lut6_I3_O)        0.124    17.342 r  rv32i_data_mem/reg_file[10][2]_i_16/O
                         net (fo=1, routed)           0.000    17.342    rv32i_data_mem/reg_file[10][2]_i_16_n_0
    SLICE_X39Y64         MUXF7 (Prop_muxf7_I1_O)      0.245    17.587 r  rv32i_data_mem/reg_file_reg[10][2]_i_9/O
                         net (fo=1, routed)           1.137    18.724    rv32i_data_mem/reg_file_reg[10][2]_i_9_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I0_O)        0.298    19.022 r  rv32i_data_mem/reg_file[10][2]_i_6/O
                         net (fo=1, routed)           0.505    19.528    rv32i_pc_reg/read_data[1]
    SLICE_X40Y51         LUT5 (Prop_lut5_I3_O)        0.124    19.652 f  rv32i_pc_reg/reg_file[10][2]_i_4/O
                         net (fo=1, routed)           0.158    19.810    rv32i_pc_reg/reg_file[10][2]_i_4_n_0
    SLICE_X40Y51         LUT6 (Prop_lut6_I5_O)        0.124    19.934 r  rv32i_pc_reg/reg_file[10][2]_i_1/O
                         net (fo=29, routed)          0.825    20.758    rv32i_reg_file/D[2]
    SLICE_X38Y48         FDCE                                         r  rv32i_reg_file/reg_file_reg[8][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=5040, routed)        1.446    14.787    rv32i_reg_file/CLK
    SLICE_X38Y48         FDCE                                         r  rv32i_reg_file/reg_file_reg[8][2]/C
                         clock pessimism              0.188    14.975    
                         clock uncertainty           -0.035    14.940    
    SLICE_X38Y48         FDCE (Setup_fdce_C_D)       -0.045    14.895    rv32i_reg_file/reg_file_reg[8][2]
  -------------------------------------------------------------------
                         required time                         14.895    
                         arrival time                         -20.758    
  -------------------------------------------------------------------
                         slack                                 -5.863    

Slack (VIOLATED) :        -5.857ns  (required time - arrival time)
  Source:                 rv32i_pc_reg/pc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rv32i_reg_file/reg_file_reg[18][2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.666ns  (logic 4.360ns (27.832%)  route 11.306ns (72.168%))
  Logic Levels:           17  (CARRY4=1 LUT2=1 LUT3=1 LUT5=4 LUT6=6 MUXF7=4)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=5040, routed)        1.566     5.087    rv32i_pc_reg/CLK
    SLICE_X31Y48         FDCE                                         r  rv32i_pc_reg/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  rv32i_pc_reg/pc_reg[4]/Q
                         net (fo=35, routed)          0.923     6.466    rv32i_pc_reg/pc[4]
    SLICE_X32Y47         LUT5 (Prop_lut5_I2_O)        0.124     6.590 r  rv32i_pc_reg/g0_b21/O
                         net (fo=265, routed)         1.023     7.614    rv32i_reg_file/out[8]
    SLICE_X36Y48         LUT5 (Prop_lut5_I1_O)        0.124     7.738 f  rv32i_reg_file/data_mem[19][1]_i_8/O
                         net (fo=1, routed)           0.000     7.738    rv32i_reg_file/data_mem[19][1]_i_8_n_0
    SLICE_X36Y48         MUXF7 (Prop_muxf7_I1_O)      0.217     7.955 f  rv32i_reg_file/data_mem_reg[19][1]_i_3/O
                         net (fo=1, routed)           0.808     8.763    rv32i_reg_file/data_mem_reg[19][1]_i_3_n_0
    SLICE_X36Y47         LUT5 (Prop_lut5_I1_O)        0.299     9.062 f  rv32i_reg_file/data_mem[19][1]_i_1/O
                         net (fo=138, routed)         0.592     9.654    rv32i_pc_reg/rs2_data[1]
    SLICE_X32Y52         LUT6 (Prop_lut6_I5_O)        0.124     9.778 r  rv32i_pc_reg/result0_carry_i_21/O
                         net (fo=18, routed)          0.470    10.248    rv32i_reg_file/p_0_in[0]
    SLICE_X34Y53         LUT2 (Prop_lut2_I1_O)        0.124    10.372 r  rv32i_reg_file/result0__93_carry_i_6/O
                         net (fo=1, routed)           0.000    10.372    rv32i_alu/data_mem[32][7]_i_6_1[1]
    SLICE_X34Y53         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.015 r  rv32i_alu/result0__93_carry/O[3]
                         net (fo=1, routed)           0.842    11.857    rv32i_pc_reg/reg_file[10][15]_i_10_1[2]
    SLICE_X35Y62         LUT6 (Prop_lut6_I5_O)        0.307    12.164 r  rv32i_pc_reg/reg_file[10][3]_i_6/O
                         net (fo=1, routed)           0.000    12.164    rv32i_pc_reg/reg_file[10][3]_i_6_n_0
    SLICE_X35Y62         MUXF7 (Prop_muxf7_I0_O)      0.212    12.376 r  rv32i_pc_reg/reg_file_reg[10][3]_i_4/O
                         net (fo=1350, routed)        2.046    14.423    rv32i_data_mem/alu_result[3]
    SLICE_X59Y48         LUT6 (Prop_lut6_I2_O)        0.299    14.722 r  rv32i_data_mem/reg_file[10][2]_i_206/O
                         net (fo=1, routed)           0.000    14.722    rv32i_data_mem/reg_file[10][2]_i_206_n_0
    SLICE_X59Y48         MUXF7 (Prop_muxf7_I1_O)      0.217    14.939 r  rv32i_data_mem/reg_file_reg[10][2]_i_96/O
                         net (fo=1, routed)           0.985    15.923    rv32i_data_mem/reg_file_reg[10][2]_i_96_n_0
    SLICE_X50Y60         LUT3 (Prop_lut3_I2_O)        0.299    16.222 r  rv32i_data_mem/reg_file[10][2]_i_41/O
                         net (fo=1, routed)           0.996    17.218    rv32i_data_mem/reg_file[10][2]_i_41_n_0
    SLICE_X39Y64         LUT6 (Prop_lut6_I3_O)        0.124    17.342 r  rv32i_data_mem/reg_file[10][2]_i_16/O
                         net (fo=1, routed)           0.000    17.342    rv32i_data_mem/reg_file[10][2]_i_16_n_0
    SLICE_X39Y64         MUXF7 (Prop_muxf7_I1_O)      0.245    17.587 r  rv32i_data_mem/reg_file_reg[10][2]_i_9/O
                         net (fo=1, routed)           1.137    18.724    rv32i_data_mem/reg_file_reg[10][2]_i_9_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I0_O)        0.298    19.022 r  rv32i_data_mem/reg_file[10][2]_i_6/O
                         net (fo=1, routed)           0.505    19.528    rv32i_pc_reg/read_data[1]
    SLICE_X40Y51         LUT5 (Prop_lut5_I3_O)        0.124    19.652 f  rv32i_pc_reg/reg_file[10][2]_i_4/O
                         net (fo=1, routed)           0.158    19.810    rv32i_pc_reg/reg_file[10][2]_i_4_n_0
    SLICE_X40Y51         LUT6 (Prop_lut6_I5_O)        0.124    19.934 r  rv32i_pc_reg/reg_file[10][2]_i_1/O
                         net (fo=29, routed)          0.819    20.753    rv32i_reg_file/D[2]
    SLICE_X36Y46         FDCE                                         r  rv32i_reg_file/reg_file_reg[18][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=5040, routed)        1.445    14.786    rv32i_reg_file/CLK
    SLICE_X36Y46         FDCE                                         r  rv32i_reg_file/reg_file_reg[18][2]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X36Y46         FDCE (Setup_fdce_C_D)       -0.043    14.896    rv32i_reg_file/reg_file_reg[18][2]
  -------------------------------------------------------------------
                         required time                         14.896    
                         arrival time                         -20.753    
  -------------------------------------------------------------------
                         slack                                 -5.857    

Slack (VIOLATED) :        -5.838ns  (required time - arrival time)
  Source:                 rv32i_pc_reg/pc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rv32i_reg_file/reg_file_reg[2][2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.632ns  (logic 4.360ns (27.891%)  route 11.272ns (72.109%))
  Logic Levels:           17  (CARRY4=1 LUT2=1 LUT3=1 LUT5=4 LUT6=6 MUXF7=4)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=5040, routed)        1.566     5.087    rv32i_pc_reg/CLK
    SLICE_X31Y48         FDCE                                         r  rv32i_pc_reg/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  rv32i_pc_reg/pc_reg[4]/Q
                         net (fo=35, routed)          0.923     6.466    rv32i_pc_reg/pc[4]
    SLICE_X32Y47         LUT5 (Prop_lut5_I2_O)        0.124     6.590 r  rv32i_pc_reg/g0_b21/O
                         net (fo=265, routed)         1.023     7.614    rv32i_reg_file/out[8]
    SLICE_X36Y48         LUT5 (Prop_lut5_I1_O)        0.124     7.738 f  rv32i_reg_file/data_mem[19][1]_i_8/O
                         net (fo=1, routed)           0.000     7.738    rv32i_reg_file/data_mem[19][1]_i_8_n_0
    SLICE_X36Y48         MUXF7 (Prop_muxf7_I1_O)      0.217     7.955 f  rv32i_reg_file/data_mem_reg[19][1]_i_3/O
                         net (fo=1, routed)           0.808     8.763    rv32i_reg_file/data_mem_reg[19][1]_i_3_n_0
    SLICE_X36Y47         LUT5 (Prop_lut5_I1_O)        0.299     9.062 f  rv32i_reg_file/data_mem[19][1]_i_1/O
                         net (fo=138, routed)         0.592     9.654    rv32i_pc_reg/rs2_data[1]
    SLICE_X32Y52         LUT6 (Prop_lut6_I5_O)        0.124     9.778 r  rv32i_pc_reg/result0_carry_i_21/O
                         net (fo=18, routed)          0.470    10.248    rv32i_reg_file/p_0_in[0]
    SLICE_X34Y53         LUT2 (Prop_lut2_I1_O)        0.124    10.372 r  rv32i_reg_file/result0__93_carry_i_6/O
                         net (fo=1, routed)           0.000    10.372    rv32i_alu/data_mem[32][7]_i_6_1[1]
    SLICE_X34Y53         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.015 r  rv32i_alu/result0__93_carry/O[3]
                         net (fo=1, routed)           0.842    11.857    rv32i_pc_reg/reg_file[10][15]_i_10_1[2]
    SLICE_X35Y62         LUT6 (Prop_lut6_I5_O)        0.307    12.164 r  rv32i_pc_reg/reg_file[10][3]_i_6/O
                         net (fo=1, routed)           0.000    12.164    rv32i_pc_reg/reg_file[10][3]_i_6_n_0
    SLICE_X35Y62         MUXF7 (Prop_muxf7_I0_O)      0.212    12.376 r  rv32i_pc_reg/reg_file_reg[10][3]_i_4/O
                         net (fo=1350, routed)        2.046    14.423    rv32i_data_mem/alu_result[3]
    SLICE_X59Y48         LUT6 (Prop_lut6_I2_O)        0.299    14.722 r  rv32i_data_mem/reg_file[10][2]_i_206/O
                         net (fo=1, routed)           0.000    14.722    rv32i_data_mem/reg_file[10][2]_i_206_n_0
    SLICE_X59Y48         MUXF7 (Prop_muxf7_I1_O)      0.217    14.939 r  rv32i_data_mem/reg_file_reg[10][2]_i_96/O
                         net (fo=1, routed)           0.985    15.923    rv32i_data_mem/reg_file_reg[10][2]_i_96_n_0
    SLICE_X50Y60         LUT3 (Prop_lut3_I2_O)        0.299    16.222 r  rv32i_data_mem/reg_file[10][2]_i_41/O
                         net (fo=1, routed)           0.996    17.218    rv32i_data_mem/reg_file[10][2]_i_41_n_0
    SLICE_X39Y64         LUT6 (Prop_lut6_I3_O)        0.124    17.342 r  rv32i_data_mem/reg_file[10][2]_i_16/O
                         net (fo=1, routed)           0.000    17.342    rv32i_data_mem/reg_file[10][2]_i_16_n_0
    SLICE_X39Y64         MUXF7 (Prop_muxf7_I1_O)      0.245    17.587 r  rv32i_data_mem/reg_file_reg[10][2]_i_9/O
                         net (fo=1, routed)           1.137    18.724    rv32i_data_mem/reg_file_reg[10][2]_i_9_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I0_O)        0.298    19.022 r  rv32i_data_mem/reg_file[10][2]_i_6/O
                         net (fo=1, routed)           0.505    19.528    rv32i_pc_reg/read_data[1]
    SLICE_X40Y51         LUT5 (Prop_lut5_I3_O)        0.124    19.652 f  rv32i_pc_reg/reg_file[10][2]_i_4/O
                         net (fo=1, routed)           0.158    19.810    rv32i_pc_reg/reg_file[10][2]_i_4_n_0
    SLICE_X40Y51         LUT6 (Prop_lut6_I5_O)        0.124    19.934 r  rv32i_pc_reg/reg_file[10][2]_i_1/O
                         net (fo=29, routed)          0.786    20.719    rv32i_reg_file/D[2]
    SLICE_X36Y50         FDCE                                         r  rv32i_reg_file/reg_file_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=5040, routed)        1.436    14.777    rv32i_reg_file/CLK
    SLICE_X36Y50         FDCE                                         r  rv32i_reg_file/reg_file_reg[2][2]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y50         FDCE (Setup_fdce_C_D)       -0.040    14.881    rv32i_reg_file/reg_file_reg[2][2]
  -------------------------------------------------------------------
                         required time                         14.881    
                         arrival time                         -20.719    
  -------------------------------------------------------------------
                         slack                                 -5.838    

Slack (VIOLATED) :        -5.837ns  (required time - arrival time)
  Source:                 rv32i_pc_reg/pc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rv32i_reg_file/reg_file_reg[14][2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.646ns  (logic 4.360ns (27.866%)  route 11.286ns (72.134%))
  Logic Levels:           17  (CARRY4=1 LUT2=1 LUT3=1 LUT5=4 LUT6=6 MUXF7=4)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=5040, routed)        1.566     5.087    rv32i_pc_reg/CLK
    SLICE_X31Y48         FDCE                                         r  rv32i_pc_reg/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  rv32i_pc_reg/pc_reg[4]/Q
                         net (fo=35, routed)          0.923     6.466    rv32i_pc_reg/pc[4]
    SLICE_X32Y47         LUT5 (Prop_lut5_I2_O)        0.124     6.590 r  rv32i_pc_reg/g0_b21/O
                         net (fo=265, routed)         1.023     7.614    rv32i_reg_file/out[8]
    SLICE_X36Y48         LUT5 (Prop_lut5_I1_O)        0.124     7.738 f  rv32i_reg_file/data_mem[19][1]_i_8/O
                         net (fo=1, routed)           0.000     7.738    rv32i_reg_file/data_mem[19][1]_i_8_n_0
    SLICE_X36Y48         MUXF7 (Prop_muxf7_I1_O)      0.217     7.955 f  rv32i_reg_file/data_mem_reg[19][1]_i_3/O
                         net (fo=1, routed)           0.808     8.763    rv32i_reg_file/data_mem_reg[19][1]_i_3_n_0
    SLICE_X36Y47         LUT5 (Prop_lut5_I1_O)        0.299     9.062 f  rv32i_reg_file/data_mem[19][1]_i_1/O
                         net (fo=138, routed)         0.592     9.654    rv32i_pc_reg/rs2_data[1]
    SLICE_X32Y52         LUT6 (Prop_lut6_I5_O)        0.124     9.778 r  rv32i_pc_reg/result0_carry_i_21/O
                         net (fo=18, routed)          0.470    10.248    rv32i_reg_file/p_0_in[0]
    SLICE_X34Y53         LUT2 (Prop_lut2_I1_O)        0.124    10.372 r  rv32i_reg_file/result0__93_carry_i_6/O
                         net (fo=1, routed)           0.000    10.372    rv32i_alu/data_mem[32][7]_i_6_1[1]
    SLICE_X34Y53         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.015 r  rv32i_alu/result0__93_carry/O[3]
                         net (fo=1, routed)           0.842    11.857    rv32i_pc_reg/reg_file[10][15]_i_10_1[2]
    SLICE_X35Y62         LUT6 (Prop_lut6_I5_O)        0.307    12.164 r  rv32i_pc_reg/reg_file[10][3]_i_6/O
                         net (fo=1, routed)           0.000    12.164    rv32i_pc_reg/reg_file[10][3]_i_6_n_0
    SLICE_X35Y62         MUXF7 (Prop_muxf7_I0_O)      0.212    12.376 r  rv32i_pc_reg/reg_file_reg[10][3]_i_4/O
                         net (fo=1350, routed)        2.046    14.423    rv32i_data_mem/alu_result[3]
    SLICE_X59Y48         LUT6 (Prop_lut6_I2_O)        0.299    14.722 r  rv32i_data_mem/reg_file[10][2]_i_206/O
                         net (fo=1, routed)           0.000    14.722    rv32i_data_mem/reg_file[10][2]_i_206_n_0
    SLICE_X59Y48         MUXF7 (Prop_muxf7_I1_O)      0.217    14.939 r  rv32i_data_mem/reg_file_reg[10][2]_i_96/O
                         net (fo=1, routed)           0.985    15.923    rv32i_data_mem/reg_file_reg[10][2]_i_96_n_0
    SLICE_X50Y60         LUT3 (Prop_lut3_I2_O)        0.299    16.222 r  rv32i_data_mem/reg_file[10][2]_i_41/O
                         net (fo=1, routed)           0.996    17.218    rv32i_data_mem/reg_file[10][2]_i_41_n_0
    SLICE_X39Y64         LUT6 (Prop_lut6_I3_O)        0.124    17.342 r  rv32i_data_mem/reg_file[10][2]_i_16/O
                         net (fo=1, routed)           0.000    17.342    rv32i_data_mem/reg_file[10][2]_i_16_n_0
    SLICE_X39Y64         MUXF7 (Prop_muxf7_I1_O)      0.245    17.587 r  rv32i_data_mem/reg_file_reg[10][2]_i_9/O
                         net (fo=1, routed)           1.137    18.724    rv32i_data_mem/reg_file_reg[10][2]_i_9_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I0_O)        0.298    19.022 r  rv32i_data_mem/reg_file[10][2]_i_6/O
                         net (fo=1, routed)           0.505    19.528    rv32i_pc_reg/read_data[1]
    SLICE_X40Y51         LUT5 (Prop_lut5_I3_O)        0.124    19.652 f  rv32i_pc_reg/reg_file[10][2]_i_4/O
                         net (fo=1, routed)           0.158    19.810    rv32i_pc_reg/reg_file[10][2]_i_4_n_0
    SLICE_X40Y51         LUT6 (Prop_lut6_I5_O)        0.124    19.934 r  rv32i_pc_reg/reg_file[10][2]_i_1/O
                         net (fo=29, routed)          0.800    20.733    rv32i_reg_file/D[2]
    SLICE_X37Y49         FDCE                                         r  rv32i_reg_file/reg_file_reg[14][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=5040, routed)        1.446    14.787    rv32i_reg_file/CLK
    SLICE_X37Y49         FDCE                                         r  rv32i_reg_file/reg_file_reg[14][2]/C
                         clock pessimism              0.188    14.975    
                         clock uncertainty           -0.035    14.940    
    SLICE_X37Y49         FDCE (Setup_fdce_C_D)       -0.043    14.897    rv32i_reg_file/reg_file_reg[14][2]
  -------------------------------------------------------------------
                         required time                         14.897    
                         arrival time                         -20.733    
  -------------------------------------------------------------------
                         slack                                 -5.837    

Slack (VIOLATED) :        -5.832ns  (required time - arrival time)
  Source:                 rv32i_pc_reg/pc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rv32i_reg_file/reg_file_reg[13][2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.622ns  (logic 4.360ns (27.909%)  route 11.262ns (72.091%))
  Logic Levels:           17  (CARRY4=1 LUT2=1 LUT3=1 LUT5=4 LUT6=6 MUXF7=4)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=5040, routed)        1.566     5.087    rv32i_pc_reg/CLK
    SLICE_X31Y48         FDCE                                         r  rv32i_pc_reg/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  rv32i_pc_reg/pc_reg[4]/Q
                         net (fo=35, routed)          0.923     6.466    rv32i_pc_reg/pc[4]
    SLICE_X32Y47         LUT5 (Prop_lut5_I2_O)        0.124     6.590 r  rv32i_pc_reg/g0_b21/O
                         net (fo=265, routed)         1.023     7.614    rv32i_reg_file/out[8]
    SLICE_X36Y48         LUT5 (Prop_lut5_I1_O)        0.124     7.738 f  rv32i_reg_file/data_mem[19][1]_i_8/O
                         net (fo=1, routed)           0.000     7.738    rv32i_reg_file/data_mem[19][1]_i_8_n_0
    SLICE_X36Y48         MUXF7 (Prop_muxf7_I1_O)      0.217     7.955 f  rv32i_reg_file/data_mem_reg[19][1]_i_3/O
                         net (fo=1, routed)           0.808     8.763    rv32i_reg_file/data_mem_reg[19][1]_i_3_n_0
    SLICE_X36Y47         LUT5 (Prop_lut5_I1_O)        0.299     9.062 f  rv32i_reg_file/data_mem[19][1]_i_1/O
                         net (fo=138, routed)         0.592     9.654    rv32i_pc_reg/rs2_data[1]
    SLICE_X32Y52         LUT6 (Prop_lut6_I5_O)        0.124     9.778 r  rv32i_pc_reg/result0_carry_i_21/O
                         net (fo=18, routed)          0.470    10.248    rv32i_reg_file/p_0_in[0]
    SLICE_X34Y53         LUT2 (Prop_lut2_I1_O)        0.124    10.372 r  rv32i_reg_file/result0__93_carry_i_6/O
                         net (fo=1, routed)           0.000    10.372    rv32i_alu/data_mem[32][7]_i_6_1[1]
    SLICE_X34Y53         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.015 r  rv32i_alu/result0__93_carry/O[3]
                         net (fo=1, routed)           0.842    11.857    rv32i_pc_reg/reg_file[10][15]_i_10_1[2]
    SLICE_X35Y62         LUT6 (Prop_lut6_I5_O)        0.307    12.164 r  rv32i_pc_reg/reg_file[10][3]_i_6/O
                         net (fo=1, routed)           0.000    12.164    rv32i_pc_reg/reg_file[10][3]_i_6_n_0
    SLICE_X35Y62         MUXF7 (Prop_muxf7_I0_O)      0.212    12.376 r  rv32i_pc_reg/reg_file_reg[10][3]_i_4/O
                         net (fo=1350, routed)        2.046    14.423    rv32i_data_mem/alu_result[3]
    SLICE_X59Y48         LUT6 (Prop_lut6_I2_O)        0.299    14.722 r  rv32i_data_mem/reg_file[10][2]_i_206/O
                         net (fo=1, routed)           0.000    14.722    rv32i_data_mem/reg_file[10][2]_i_206_n_0
    SLICE_X59Y48         MUXF7 (Prop_muxf7_I1_O)      0.217    14.939 r  rv32i_data_mem/reg_file_reg[10][2]_i_96/O
                         net (fo=1, routed)           0.985    15.923    rv32i_data_mem/reg_file_reg[10][2]_i_96_n_0
    SLICE_X50Y60         LUT3 (Prop_lut3_I2_O)        0.299    16.222 r  rv32i_data_mem/reg_file[10][2]_i_41/O
                         net (fo=1, routed)           0.996    17.218    rv32i_data_mem/reg_file[10][2]_i_41_n_0
    SLICE_X39Y64         LUT6 (Prop_lut6_I3_O)        0.124    17.342 r  rv32i_data_mem/reg_file[10][2]_i_16/O
                         net (fo=1, routed)           0.000    17.342    rv32i_data_mem/reg_file[10][2]_i_16_n_0
    SLICE_X39Y64         MUXF7 (Prop_muxf7_I1_O)      0.245    17.587 r  rv32i_data_mem/reg_file_reg[10][2]_i_9/O
                         net (fo=1, routed)           1.137    18.724    rv32i_data_mem/reg_file_reg[10][2]_i_9_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I0_O)        0.298    19.022 r  rv32i_data_mem/reg_file[10][2]_i_6/O
                         net (fo=1, routed)           0.505    19.528    rv32i_pc_reg/read_data[1]
    SLICE_X40Y51         LUT5 (Prop_lut5_I3_O)        0.124    19.652 f  rv32i_pc_reg/reg_file[10][2]_i_4/O
                         net (fo=1, routed)           0.158    19.810    rv32i_pc_reg/reg_file[10][2]_i_4_n_0
    SLICE_X40Y51         LUT6 (Prop_lut6_I5_O)        0.124    19.934 r  rv32i_pc_reg/reg_file[10][2]_i_1/O
                         net (fo=29, routed)          0.776    20.709    rv32i_reg_file/D[2]
    SLICE_X35Y50         FDCE                                         r  rv32i_reg_file/reg_file_reg[13][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=5040, routed)        1.435    14.776    rv32i_reg_file/CLK
    SLICE_X35Y50         FDCE                                         r  rv32i_reg_file/reg_file_reg[13][2]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X35Y50         FDCE (Setup_fdce_C_D)       -0.043    14.877    rv32i_reg_file/reg_file_reg[13][2]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                         -20.709    
  -------------------------------------------------------------------
                         slack                                 -5.832    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 rv32i_data_mem/data_mem_reg[127][31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rv32i_data_mem/data_mem_reg[127][31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=5040, routed)        0.560     1.443    rv32i_data_mem/clk_IBUF_BUFG
    SLICE_X42Y59         FDCE                                         r  rv32i_data_mem/data_mem_reg[127][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  rv32i_data_mem/data_mem_reg[127][31]/Q
                         net (fo=2, routed)           0.149     1.756    rv32i_pc_reg/data_mem_reg[127][31]_0[2]
    SLICE_X42Y59         LUT5 (Prop_lut5_I4_O)        0.045     1.801 r  rv32i_pc_reg/data_mem[127][31]_i_1/O
                         net (fo=1, routed)           0.000     1.801    rv32i_data_mem/data_mem_reg[127][31]_1
    SLICE_X42Y59         FDCE                                         r  rv32i_data_mem/data_mem_reg[127][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=5040, routed)        0.830     1.957    rv32i_data_mem/clk_IBUF_BUFG
    SLICE_X42Y59         FDCE                                         r  rv32i_data_mem/data_mem_reg[127][31]/C
                         clock pessimism             -0.514     1.443    
    SLICE_X42Y59         FDCE (Hold_fdce_C_D)         0.121     1.564    rv32i_data_mem/data_mem_reg[127][31]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 rv32i_data_mem/data_mem_reg[110][31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rv32i_data_mem/data_mem_reg[110][31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.623%)  route 0.155ns (45.377%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=5040, routed)        0.556     1.439    rv32i_data_mem/clk_IBUF_BUFG
    SLICE_X33Y66         FDCE                                         r  rv32i_data_mem/data_mem_reg[110][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y66         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  rv32i_data_mem/data_mem_reg[110][31]/Q
                         net (fo=2, routed)           0.155     1.735    rv32i_pc_reg/data_mem_reg[110][31]_0
    SLICE_X33Y66         LUT6 (Prop_lut6_I5_O)        0.045     1.780 r  rv32i_pc_reg/data_mem[110][31]_i_1/O
                         net (fo=1, routed)           0.000     1.780    rv32i_data_mem/data_mem_reg[110][31]_1
    SLICE_X33Y66         FDCE                                         r  rv32i_data_mem/data_mem_reg[110][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=5040, routed)        0.822     1.950    rv32i_data_mem/clk_IBUF_BUFG
    SLICE_X33Y66         FDCE                                         r  rv32i_data_mem/data_mem_reg[110][31]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X33Y66         FDCE (Hold_fdce_C_D)         0.092     1.531    rv32i_data_mem/data_mem_reg[110][31]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 rv32i_data_mem/data_mem_reg[82][31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rv32i_data_mem/data_mem_reg[82][31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.613%)  route 0.155ns (45.387%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=5040, routed)        0.558     1.441    rv32i_data_mem/clk_IBUF_BUFG
    SLICE_X43Y62         FDCE                                         r  rv32i_data_mem/data_mem_reg[82][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  rv32i_data_mem/data_mem_reg[82][31]/Q
                         net (fo=2, routed)           0.155     1.737    rv32i_pc_reg/data_mem_reg[82][31]_0[0]
    SLICE_X43Y62         LUT4 (Prop_lut4_I3_O)        0.045     1.782 r  rv32i_pc_reg/data_mem[82][31]_i_1/O
                         net (fo=1, routed)           0.000     1.782    rv32i_data_mem/data_mem_reg[82][31]_1
    SLICE_X43Y62         FDCE                                         r  rv32i_data_mem/data_mem_reg[82][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=5040, routed)        0.827     1.954    rv32i_data_mem/clk_IBUF_BUFG
    SLICE_X43Y62         FDCE                                         r  rv32i_data_mem/data_mem_reg[82][31]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X43Y62         FDCE (Hold_fdce_C_D)         0.092     1.533    rv32i_data_mem/data_mem_reg[82][31]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 rv32i_data_mem/data_mem_reg[29][31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rv32i_data_mem/data_mem_reg[29][31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.209ns (55.771%)  route 0.166ns (44.229%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=5040, routed)        0.554     1.437    rv32i_data_mem/clk_IBUF_BUFG
    SLICE_X50Y71         FDCE                                         r  rv32i_data_mem/data_mem_reg[29][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y71         FDCE (Prop_fdce_C_Q)         0.164     1.601 r  rv32i_data_mem/data_mem_reg[29][31]/Q
                         net (fo=2, routed)           0.166     1.767    rv32i_pc_reg/data_mem_reg[29][31]_0
    SLICE_X50Y71         LUT6 (Prop_lut6_I5_O)        0.045     1.812 r  rv32i_pc_reg/data_mem[29][31]_i_1/O
                         net (fo=1, routed)           0.000     1.812    rv32i_data_mem/data_mem_reg[29][31]_1
    SLICE_X50Y71         FDCE                                         r  rv32i_data_mem/data_mem_reg[29][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=5040, routed)        0.822     1.950    rv32i_data_mem/clk_IBUF_BUFG
    SLICE_X50Y71         FDCE                                         r  rv32i_data_mem/data_mem_reg[29][31]/C
                         clock pessimism             -0.513     1.437    
    SLICE_X50Y71         FDCE (Hold_fdce_C_D)         0.121     1.558    rv32i_data_mem/data_mem_reg[29][31]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 rv32i_data_mem/data_mem_reg[120][15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rv32i_data_mem/data_mem_reg[120][15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=5040, routed)        0.560     1.443    rv32i_data_mem/clk_IBUF_BUFG
    SLICE_X41Y58         FDCE                                         r  rv32i_data_mem/data_mem_reg[120][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  rv32i_data_mem/data_mem_reg[120][15]/Q
                         net (fo=2, routed)           0.167     1.751    rv32i_pc_reg/data_mem_reg[120][29]_0[5]
    SLICE_X41Y58         LUT5 (Prop_lut5_I4_O)        0.045     1.796 r  rv32i_pc_reg/data_mem[120][15]_i_1/O
                         net (fo=1, routed)           0.000     1.796    rv32i_data_mem/data_mem_reg[120][15]_0
    SLICE_X41Y58         FDCE                                         r  rv32i_data_mem/data_mem_reg[120][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=5040, routed)        0.830     1.957    rv32i_data_mem/clk_IBUF_BUFG
    SLICE_X41Y58         FDCE                                         r  rv32i_data_mem/data_mem_reg[120][15]/C
                         clock pessimism             -0.514     1.443    
    SLICE_X41Y58         FDCE (Hold_fdce_C_D)         0.091     1.534    rv32i_data_mem/data_mem_reg[120][15]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 rv32i_data_mem/data_mem_reg[41][15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rv32i_data_mem/data_mem_reg[41][15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.364%)  route 0.169ns (47.636%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=5040, routed)        0.560     1.443    rv32i_data_mem/clk_IBUF_BUFG
    SLICE_X41Y58         FDCE                                         r  rv32i_data_mem/data_mem_reg[41][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  rv32i_data_mem/data_mem_reg[41][15]/Q
                         net (fo=2, routed)           0.169     1.753    rv32i_pc_reg/data_mem_reg[41][31]_0[10]
    SLICE_X41Y58         LUT6 (Prop_lut6_I5_O)        0.045     1.798 r  rv32i_pc_reg/data_mem[41][15]_i_1/O
                         net (fo=1, routed)           0.000     1.798    rv32i_data_mem/data_mem_reg[41][15]_0
    SLICE_X41Y58         FDCE                                         r  rv32i_data_mem/data_mem_reg[41][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=5040, routed)        0.830     1.957    rv32i_data_mem/clk_IBUF_BUFG
    SLICE_X41Y58         FDCE                                         r  rv32i_data_mem/data_mem_reg[41][15]/C
                         clock pessimism             -0.514     1.443    
    SLICE_X41Y58         FDCE (Hold_fdce_C_D)         0.092     1.535    rv32i_data_mem/data_mem_reg[41][15]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 rv32i_data_mem/data_mem_reg[41][11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rv32i_data_mem/data_mem_reg[41][11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=5040, routed)        0.560     1.443    rv32i_data_mem/clk_IBUF_BUFG
    SLICE_X41Y57         FDCE                                         r  rv32i_data_mem/data_mem_reg[41][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  rv32i_data_mem/data_mem_reg[41][11]/Q
                         net (fo=2, routed)           0.168     1.752    rv32i_pc_reg/data_mem_reg[41][31]_0[6]
    SLICE_X41Y57         LUT6 (Prop_lut6_I5_O)        0.045     1.797 r  rv32i_pc_reg/data_mem[41][11]_i_1/O
                         net (fo=1, routed)           0.000     1.797    rv32i_data_mem/data_mem_reg[41][11]_0
    SLICE_X41Y57         FDCE                                         r  rv32i_data_mem/data_mem_reg[41][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=5040, routed)        0.830     1.957    rv32i_data_mem/clk_IBUF_BUFG
    SLICE_X41Y57         FDCE                                         r  rv32i_data_mem/data_mem_reg[41][11]/C
                         clock pessimism             -0.514     1.443    
    SLICE_X41Y57         FDCE (Hold_fdce_C_D)         0.091     1.534    rv32i_data_mem/data_mem_reg[41][11]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 rv32i_data_mem/data_mem_reg[23][31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rv32i_data_mem/data_mem_reg[23][31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=5040, routed)        0.558     1.441    rv32i_data_mem/clk_IBUF_BUFG
    SLICE_X41Y62         FDCE                                         r  rv32i_data_mem/data_mem_reg[23][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  rv32i_data_mem/data_mem_reg[23][31]/Q
                         net (fo=2, routed)           0.170     1.752    rv32i_pc_reg/data_mem_reg[23][31]_0[0]
    SLICE_X41Y62         LUT6 (Prop_lut6_I5_O)        0.045     1.797 r  rv32i_pc_reg/data_mem[23][31]_i_1/O
                         net (fo=1, routed)           0.000     1.797    rv32i_data_mem/data_mem_reg[23][31]_1
    SLICE_X41Y62         FDCE                                         r  rv32i_data_mem/data_mem_reg[23][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=5040, routed)        0.827     1.954    rv32i_data_mem/clk_IBUF_BUFG
    SLICE_X41Y62         FDCE                                         r  rv32i_data_mem/data_mem_reg[23][31]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X41Y62         FDCE (Hold_fdce_C_D)         0.092     1.533    rv32i_data_mem/data_mem_reg[23][31]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 rv32i_data_mem/data_mem_reg[48][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rv32i_data_mem/data_mem_reg[48][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=5040, routed)        0.560     1.443    rv32i_data_mem/clk_IBUF_BUFG
    SLICE_X50Y63         FDCE                                         r  rv32i_data_mem/data_mem_reg[48][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  rv32i_data_mem/data_mem_reg[48][0]/Q
                         net (fo=2, routed)           0.175     1.783    rv32i_pc_reg/data_mem_reg[48][0]_0[0]
    SLICE_X50Y63         LUT6 (Prop_lut6_I5_O)        0.045     1.828 r  rv32i_pc_reg/data_mem[48][0]_i_1/O
                         net (fo=1, routed)           0.000     1.828    rv32i_data_mem/data_mem_reg[48][0]_1
    SLICE_X50Y63         FDCE                                         r  rv32i_data_mem/data_mem_reg[48][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=5040, routed)        0.829     1.957    rv32i_data_mem/clk_IBUF_BUFG
    SLICE_X50Y63         FDCE                                         r  rv32i_data_mem/data_mem_reg[48][0]/C
                         clock pessimism             -0.514     1.443    
    SLICE_X50Y63         FDCE (Hold_fdce_C_D)         0.120     1.563    rv32i_data_mem/data_mem_reg[48][0]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 rv32i_data_mem/data_mem_reg[19][31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rv32i_data_mem/data_mem_reg[19][31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=5040, routed)        0.557     1.440    rv32i_data_mem/clk_IBUF_BUFG
    SLICE_X42Y64         FDCE                                         r  rv32i_data_mem/data_mem_reg[19][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDCE (Prop_fdce_C_Q)         0.164     1.604 r  rv32i_data_mem/data_mem_reg[19][31]/Q
                         net (fo=2, routed)           0.175     1.780    rv32i_pc_reg/data_mem_reg[19][31]_0[0]
    SLICE_X42Y64         LUT6 (Prop_lut6_I5_O)        0.045     1.825 r  rv32i_pc_reg/data_mem[19][31]_i_1/O
                         net (fo=1, routed)           0.000     1.825    rv32i_data_mem/data_mem_reg[19][31]_1
    SLICE_X42Y64         FDCE                                         r  rv32i_data_mem/data_mem_reg[19][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=5040, routed)        0.826     1.953    rv32i_data_mem/clk_IBUF_BUFG
    SLICE_X42Y64         FDCE                                         r  rv32i_data_mem/data_mem_reg[19][31]/C
                         clock pessimism             -0.513     1.440    
    SLICE_X42Y64         FDCE (Hold_fdce_C_D)         0.120     1.560    rv32i_data_mem/data_mem_reg[19][31]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y74   rv32i_data_mem/data_mem_reg[108][22]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y74   rv32i_data_mem/data_mem_reg[108][23]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X14Y70   rv32i_data_mem/data_mem_reg[108][24]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X15Y67   rv32i_data_mem/data_mem_reg[108][25]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X15Y67   rv32i_data_mem/data_mem_reg[108][26]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X14Y70   rv32i_data_mem/data_mem_reg[108][27]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X15Y67   rv32i_data_mem/data_mem_reg[108][28]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X14Y70   rv32i_data_mem/data_mem_reg[108][29]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X14Y65   rv32i_data_mem/data_mem_reg[108][2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y43   rv32i_data_mem/data_mem_reg[34][2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y45   rv32i_data_mem/data_mem_reg[34][30]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y45   rv32i_data_mem/data_mem_reg[34][31]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y43   rv32i_data_mem/data_mem_reg[34][3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y43   rv32i_data_mem/data_mem_reg[34][4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y43   rv32i_data_mem/data_mem_reg[34][5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y43   rv32i_data_mem/data_mem_reg[34][6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y43   rv32i_data_mem/data_mem_reg[34][7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y43   rv32i_data_mem/data_mem_reg[34][8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y43   rv32i_data_mem/data_mem_reg[34][9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y74   rv32i_data_mem/data_mem_reg[108][22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y74   rv32i_data_mem/data_mem_reg[108][23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y57   rv32i_data_mem/data_mem_reg[121][5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y57   rv32i_data_mem/data_mem_reg[121][6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y55   rv32i_data_mem/data_mem_reg[121][9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y53   rv32i_data_mem/data_mem_reg[122][10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y54   rv32i_data_mem/data_mem_reg[122][11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y53   rv32i_data_mem/data_mem_reg[122][12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y54   rv32i_data_mem/data_mem_reg[122][13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y54   rv32i_data_mem/data_mem_reg[122][14]/C



