;redcode
;assert 1
	SPL 0, 203
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL <127, 106
	JMP @72, #202
	ADD 210, 30
	SUB @121, 106
	MOV 194, <-60
	MOV 194, <-60
	SUB 21, 0
	ADD 0, 9
	SUB 21, 0
	SPL 0, 203
	MOV -1, <-20
	MOV 194, <-20
	SUB @124, -6
	JMN 0, 203
	SUB @124, -6
	MOV -7, <-20
	SUB @127, 100
	SUB @121, 106
	ADD 0, 9
	ADD 0, 9
	JMZ 331, 29
	SUB @121, 106
	JMZ 331, 29
	JMZ 331, 29
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	MOV 0, <-0
	MOV -7, <-20
	MOV -7, <-20
	MOV 0, <-0
	MOV -7, <-20
	SUB #-0, 720
	ADD -700, -13
	SPL 0, 203
	SUB #-0, 720
	ADD -700, -13
	SPL 0, 203
	DJN -1, @-20
	DJN -1, @21
	DJN -41, @26
	SPL 0, 203
	SPL 0, 203
	MOV -7, <-20
	MOV -1, <-20
	MOV -7, <-20
