// Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
// Date        : Fri Jan 13 17:34:00 2017
// Host        : KLight-PC running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim D:/Document/Verilog/VGA/VGA.srcs/sources_1/ip/num/num_sim_netlist.v
// Design      : num
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a35tcpg236-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "num,blk_mem_gen_v8_3_5,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "blk_mem_gen_v8_3_5,Vivado 2016.4" *) 
(* NotValidForBitStream *)
module num
   (clka,
    wea,
    addra,
    dina,
    douta);
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) input clka;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA WE" *) input [0:0]wea;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [12:0]addra;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN" *) input [11:0]dina;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [11:0]douta;

  wire [12:0]addra;
  wire clka;
  wire [11:0]dina;
  wire [11:0]douta;
  wire [0:0]wea;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [11:0]NLW_U0_doutb_UNCONNECTED;
  wire [12:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [12:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [11:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "13" *) 
  (* C_ADDRB_WIDTH = "13" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "2" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "0" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     4.652585 mW" *) 
  (* C_FAMILY = "artix7" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "0" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "num.mem" *) 
  (* C_INIT_FILE_NAME = "num.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "5778" *) 
  (* C_READ_DEPTH_B = "5778" *) 
  (* C_READ_WIDTH_A = "12" *) 
  (* C_READ_WIDTH_B = "12" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "5778" *) 
  (* C_WRITE_DEPTH_B = "5778" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "12" *) 
  (* C_WRITE_WIDTH_B = "12" *) 
  (* C_XDEVICEFAMILY = "artix7" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  num_blk_mem_gen_v8_3_5 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina(dina),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[11:0]),
        .eccpipece(1'b0),
        .ena(1'b0),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[12:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[12:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[11:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(wea),
        .web(1'b0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module num_blk_mem_gen_generic_cstr
   (douta,
    addra,
    clka,
    dina,
    wea);
  output [11:0]douta;
  input [12:0]addra;
  input clka;
  input [11:0]dina;
  input [0:0]wea;

  wire [12:0]addra;
  wire clka;
  wire [11:0]dina;
  wire [11:0]douta;
  wire [8:0]p_7_out;
  wire [8:0]ram_douta;
  wire [0:0]wea;

  num_blk_mem_gen_mux \has_mux_a.A 
       (.addra(addra[12:11]),
        .clka(clka),
        .douta(douta[8:0]),
        .p_7_out(p_7_out),
        .ram_douta(ram_douta));
  num_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .dina(dina[8:0]),
        .ram_douta(ram_douta),
        .wea(wea));
  num_blk_mem_gen_prim_width__parameterized0 \ramloop[1].ram.r 
       (.addra(addra),
        .clka(clka),
        .dina(dina[8:0]),
        .p_7_out(p_7_out),
        .wea(wea));
  num_blk_mem_gen_prim_width__parameterized1 \ramloop[2].ram.r 
       (.addra(addra),
        .clka(clka),
        .dina(dina[11:9]),
        .douta(douta[11:9]),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_mux" *) 
module num_blk_mem_gen_mux
   (douta,
    addra,
    clka,
    p_7_out,
    ram_douta);
  output [8:0]douta;
  input [1:0]addra;
  input clka;
  input [8:0]p_7_out;
  input [8:0]ram_douta;

  wire [1:0]addra;
  wire clka;
  wire [8:0]douta;
  wire [8:0]p_7_out;
  wire [8:0]ram_douta;
  wire [1:0]sel_pipe;
  wire [1:0]sel_pipe_d1;

  LUT4 #(
    .INIT(16'h2F20)) 
    \douta[0]_INST_0 
       (.I0(p_7_out[0]),
        .I1(sel_pipe_d1[0]),
        .I2(sel_pipe_d1[1]),
        .I3(ram_douta[0]),
        .O(douta[0]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \douta[1]_INST_0 
       (.I0(p_7_out[1]),
        .I1(sel_pipe_d1[0]),
        .I2(sel_pipe_d1[1]),
        .I3(ram_douta[1]),
        .O(douta[1]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \douta[2]_INST_0 
       (.I0(p_7_out[2]),
        .I1(sel_pipe_d1[0]),
        .I2(sel_pipe_d1[1]),
        .I3(ram_douta[2]),
        .O(douta[2]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \douta[3]_INST_0 
       (.I0(p_7_out[3]),
        .I1(sel_pipe_d1[0]),
        .I2(sel_pipe_d1[1]),
        .I3(ram_douta[3]),
        .O(douta[3]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \douta[4]_INST_0 
       (.I0(p_7_out[4]),
        .I1(sel_pipe_d1[0]),
        .I2(sel_pipe_d1[1]),
        .I3(ram_douta[4]),
        .O(douta[4]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \douta[5]_INST_0 
       (.I0(p_7_out[5]),
        .I1(sel_pipe_d1[0]),
        .I2(sel_pipe_d1[1]),
        .I3(ram_douta[5]),
        .O(douta[5]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \douta[6]_INST_0 
       (.I0(p_7_out[6]),
        .I1(sel_pipe_d1[0]),
        .I2(sel_pipe_d1[1]),
        .I3(ram_douta[6]),
        .O(douta[6]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \douta[7]_INST_0 
       (.I0(p_7_out[7]),
        .I1(sel_pipe_d1[0]),
        .I2(sel_pipe_d1[1]),
        .I3(ram_douta[7]),
        .O(douta[7]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \douta[8]_INST_0 
       (.I0(p_7_out[8]),
        .I1(sel_pipe_d1[0]),
        .I2(sel_pipe_d1[1]),
        .I3(ram_douta[8]),
        .O(douta[8]));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0] 
       (.C(clka),
        .CE(1'b1),
        .D(sel_pipe[0]),
        .Q(sel_pipe_d1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1] 
       (.C(clka),
        .CE(1'b1),
        .D(sel_pipe[1]),
        .Q(sel_pipe_d1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] 
       (.C(clka),
        .CE(1'b1),
        .D(addra[0]),
        .Q(sel_pipe[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] 
       (.C(clka),
        .CE(1'b1),
        .D(addra[1]),
        .Q(sel_pipe[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module num_blk_mem_gen_prim_width
   (ram_douta,
    clka,
    addra,
    dina,
    wea);
  output [8:0]ram_douta;
  input clka;
  input [12:0]addra;
  input [8:0]dina;
  input [0:0]wea;

  wire [12:0]addra;
  wire clka;
  wire [8:0]dina;
  wire [8:0]ram_douta;
  wire [0:0]wea;

  num_blk_mem_gen_prim_wrapper_init \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .ram_douta(ram_douta),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module num_blk_mem_gen_prim_width__parameterized0
   (p_7_out,
    clka,
    addra,
    dina,
    wea);
  output [8:0]p_7_out;
  input clka;
  input [12:0]addra;
  input [8:0]dina;
  input [0:0]wea;

  wire [12:0]addra;
  wire clka;
  wire [8:0]dina;
  wire [8:0]p_7_out;
  wire [0:0]wea;

  num_blk_mem_gen_prim_wrapper_init__parameterized0 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .p_7_out(p_7_out),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module num_blk_mem_gen_prim_width__parameterized1
   (douta,
    clka,
    addra,
    dina,
    wea);
  output [2:0]douta;
  input clka;
  input [12:0]addra;
  input [2:0]dina;
  input [0:0]wea;

  wire [12:0]addra;
  wire clka;
  wire [2:0]dina;
  wire [2:0]douta;
  wire [0:0]wea;

  num_blk_mem_gen_prim_wrapper_init__parameterized1 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .douta(douta),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module num_blk_mem_gen_prim_wrapper_init
   (ram_douta,
    clka,
    addra,
    dina,
    wea);
  output [8:0]ram_douta;
  input clka;
  input [12:0]addra;
  input [8:0]dina;
  input [0:0]wea;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0 ;
  wire [12:0]addra;
  wire clka;
  wire [8:0]dina;
  wire [8:0]ram_douta;
  wire [0:0]wea;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h01E000FF8003F80007F0007FFFE00E0007FFF807000003F0001F00070001F800),
    .INITP_01(256'h00FFF00FFF007E007FF801FF8007FF001FFFFC07C001FFFF01E00003FF001FF8),
    .INITP_02(256'h07FFF00F80007FFE03FFF00FC01FFF00FFF803FFE007FFFF01FC007FFFC07C00),
    .INITP_03(256'h0F800003F000001C03F0001F0F80F87E03F80F83E07FFF00FFFE00FFFFC03F80),
    .INITP_04(256'hC07C0F00F001F000007E00000700FF000780C03C0780FF03E07C1F83E03E0F80),
    .INITP_05(256'h07B03C01E1E00F01E01E003E000007C001FCE01FE000F0000780E01FC0F00F87),
    .INITP_06(256'h0FE0003C0001E00F003C7801E078078007C00000F801FFF807FC003C0001E000),
    .INITP_07(256'h3FFFC079F001FF800F80007801E00F1E00781F87E000F800001F00FFFF01EF80),
    .INITP_08(256'h03E001FFF80F07F80F3E003FF001F8000F007801E7801E03FFF8001F0001FFC0),
    .INITP_09(256'h83F01FFF00007C00FFFF03C07E03C7E003FC003F8003C01E0078F007C07FFE00),
    .INITP_0A(256'h1E00F003C7FFF807FFF0001F007FFFC0F00780F0FC01FF0003F800F007801E3F),
    .INITP_0B(256'h3E000007F007803C00F1FFFE03F8FE0003E01F81F83C00E01E1F807C00007F00),
    .INITP_0C(256'hC0001FFFFE0F8000007E01E007803C3FFF00FC0FC0007C07C01E0F00003FFFF0),
    .INITP_0D(256'h03E03C00F0780003FFFFC1E0000007C03C01E00F07FF001E00F0000F81E00783),
    .INITP_0E(256'h0001E00780007C0F003C1F00007FFFE078000000F80F003C03C0F00007803E00),
    .INITP_0F(256'h7801E03C07E0007801E0000F83E00F03C00C03C0001E01C0001E03C00F00F03E),
    .INIT_00(256'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0000000000000F0F0F0F0F0F0F0F0F0F0F0),
    .INIT_01(256'hF0F0F0F0F0F0F0F0F0F0F00000000000F0F0F0F0F0F0F0F0F0F0F0F0F0000000),
    .INIT_02(256'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0000000000000F0F0F0F0),
    .INIT_03(256'hF0F0F0F0F000000000000000000000000000000000F0F0F0F0F0F0F0F0000000),
    .INIT_04(256'h0000000000000000000000F0F0F0F0F0F0F0F0F0000000F0F0F0F0F0F0F0F0F0),
    .INIT_05(256'hF0F0F0F0F000000000000000F0F0F0F0F0F0F0F0F0F0F0F0F000000000000000),
    .INIT_06(256'h00F0F0F0F0F0F0F0F0F0F0F0F0F000000000000000F0F0F0F0F0F0F0F0F0F0F0),
    .INIT_07(256'hF0F0F0F0F0F0F000000000F0F0F0F0F0F0F0F0F0F0F0F0F00000000000000000),
    .INIT_08(256'h0000000000000000F0F0F0F0F0F0F0F0F0F0F000000000000000000000F0F0F0),
    .INIT_09(256'hF0F0F0F0F0F0F000000000F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00000),
    .INIT_0A(256'h0000F0F0F0F0F0F0F0F0F0F0F0F0F00000000000000000000000000000000000),
    .INIT_0B(256'hF0F0F000000000000000000000000000000000000000F0F0F0F0F0F0F0000000),
    .INIT_0C(256'h00F0F0F0F0F0F0F0F0F0F0F0F00000000000000000000000F0F0F0F0F0F0F0F0),
    .INIT_0D(256'hF0000000000000000000000000F0F0F0F0F0F0F0F0F0F0000000000000000000),
    .INIT_0E(256'h0000000000000000F0F0F0F0F0F0F0F000000000000000F0F0F0F0F0F0F0F0F0),
    .INIT_0F(256'hF0F0F0F0F0F0F0F0000000000000000000000000F0F0F0F0F0F0F0F000000000),
    .INIT_10(256'h00000000000000000000F0F0F0F0F0F0000000000000F0F0F0F0F0F0F0F0F0F0),
    .INIT_11(256'hF0F0F0F0F0F0F000000000000000F0F0F0F0F0F0F0F0F0F00000000000000000),
    .INIT_12(256'h000000F0F0F0F0F0F0F0F0F00000000000000000000000000000000000000000),
    .INIT_13(256'h00000000000000000000000000F0F0F0F0F0F0F0F0F000000000000000000000),
    .INIT_14(256'h0000F0F0F0F0F0F0F0F0F000000000000000000000000000F0F0F0F0F0F0F0F0),
    .INIT_15(256'hF0F0F0F0F0F00000000000000000000000000000F0F0F0F0F0F0000000000000),
    .INIT_16(256'h00F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00000000000000000000000000000F0),
    .INIT_17(256'hF0F0000000000000000000000000000000000000F0F0F0F0F0F0000000000000),
    .INIT_18(256'h00000000000000000000F0F0F0F0F0F0000000000000000000F0F0F0F0F0F0F0),
    .INIT_19(256'h000000000000000000000000000000F0F0F0F0F0F0F000000000000000000000),
    .INIT_1A(256'h000000F0F0F0F0F0F0000000000000000000000000000000F0F0F0F0F0F0F0F0),
    .INIT_1B(256'hF0F0F0F0000000000000000000F0F0F0F0F0F0F0000000000000000000000000),
    .INIT_1C(256'h000000000000000000F0F0F0F0F0F000000000000000000000000000000000F0),
    .INIT_1D(256'hF0F0F0F00000000000000000F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00000000000),
    .INIT_1E(256'h00000000F0F0F0F0F0F0F0F0000000000000000000000000000000000000F0F0),
    .INIT_1F(256'h00000000000000000000000000000000000000F0F0F0F0F0F0F0000000000000),
    .INIT_20(256'h000000F0F0F0F0F0F000000000000000000000000000000000F0F0F0F0F0F0F0),
    .INIT_21(256'h0000000000000000000000000000F0F0F0F0F000000000000000000000000000),
    .INIT_22(256'h000000000000000000F0F0F0F0F0F0000000000000000000F0F0F0F0F0F00000),
    .INIT_23(256'hF0F0F0F00000000000000000000000000000F0F0F0F0F0F0F000000000000000),
    .INIT_24(256'h0000000000000000F0F0F0F0F0F0F0000000000000000000F0F0F0F0F0F0F0F0),
    .INIT_25(256'hF0F0F0F0F000000000000000000000F0F0F0F0F0F0F0F0F00000000000000000),
    .INIT_26(256'h00000000F0F0F0F0F0F0F0000000000000000000000000000000000000F0F0F0),
    .INIT_27(256'h0000000000000000000000000000F0F0F0F0F000000000000000000000000000),
    .INIT_28(256'h0000F0F0F0F0F00000000000F0F0F0F0F00000000000000000F0F0F000000000),
    .INIT_29(256'hF0F0F0000000000000F0F0F000000000000000F0F0F0F0F0F000000000000000),
    .INIT_2A(256'h000000F0F0F0F0F0F0F0F0F0F0F0000000000000F0F0F00000000000F0F0F0F0),
    .INIT_2B(256'hF0F0F0F0F0F0F0000000000000000000000000F0F0F0F0F0F000000000000000),
    .INIT_2C(256'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0000000000000000000F0F0F0F0F0F0),
    .INIT_2D(256'h000000F0F0F0F00000000000000000F0F0F0F0F0F0F0F00000000000000000F0),
    .INIT_2E(256'h000000F0F0F00000000000F0F0F0F0F0F000000000000000F0F0F0F0F0000000),
    .INIT_2F(256'hF0F0F0000000000000000000F0F0F0F0F00000000000F0F0F0F0F0F000000000),
    .INIT_30(256'hF0F0F00000F0F0F0F0F0F0F0F0000000000000F0F0F0F0F000000000F0F0F0F0),
    .INIT_31(256'hF0F0F00000000000000000000000F0F0F0F0F0F0F0F0F0F0000000000000F0F0),
    .INIT_32(256'h0000000000F0F0F0F0F0F0F0F0F0F00000000000000000000000000000F0F0F0),
    .INIT_33(256'hF0F00000000000000000F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F000000000),
    .INIT_34(256'h000000F0F0F0F0000000000000F0F0F0F0F0F0000000000000F0F0F0F0F0F0F0),
    .INIT_35(256'hF0F0F0F0F0F0F000000000000000F0F00000000000F0F0F0F0F0F0F000000000),
    .INIT_36(256'hF0F0F0000000F0F0F0F0F0F0F0F000000000000000F0F0F0F0F0F00000000000),
    .INIT_37(256'hF0F0F00000000000000000F0F0F0F0F0F0F0F0F0F0F0F0F0000000000000F0F0),
    .INIT_38(256'h0000000000000000F0F0F0F0F0F00000000000000000000000F0F0F0F0F0F0F0),
    .INIT_39(256'hF0F0F0F0F0F0F0F00000000000000000F0F0F0F0F0F0F0F00000000000000000),
    .INIT_3A(256'h000000F0F0F0F0F0F0F0F0F0F00000000000000000F0F0F0F0F0F0F0F0F0F0F0),
    .INIT_3B(256'hF0F0F0F0F0F0F0000000000000F0F0F0F0F000000000000000F0F0F0F0000000),
    .INIT_3C(256'hF0F0F0F0F0000000000000F0F0F0F0F0F0F0000000000000F0F00000000000F0),
    .INIT_3D(256'hF0F000000000000000F0F0F0F0F0F0F0F0F0F0F0F0F0F0F000000000000000F0),
    .INIT_3E(256'h00000000F0F0F0F0F0F0F0F0F0000000000000000000000000F0F0F0F0F0F0F0),
    .INIT_3F(256'hF0F000000000000000000000000000000000F0F0F0F0F0F00000000000000000),
    .INIT_40(256'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F00000000000000000000000F0F0F0F0F0F0),
    .INIT_41(256'h00000000000000000000000000F0F0F0F0F0F0F0F0F0F0F00000000000000000),
    .INIT_42(256'h000000F00000000000F0F0F0F0F0F0F0F0F00000000000F0F0F0F0F000000000),
    .INIT_43(256'hF0F0000000000000F0F0F0F0F0F0F0000000000000F0F0F0F0F0F0F0F0000000),
    .INIT_44(256'h00000000F0F0F0F0F0F0F0F0F00000000000000000F0F0F0F0F0F0F0F0F0F0F0),
    .INIT_45(256'hF0F000000000000000000000000000F0F0F0F0F0F0F0F0000000000000000000),
    .INIT_46(256'h0000000000F0F0F0F0F0F0000000000000000000000000000000000000F0F0F0),
    .INIT_47(256'hF0F0F00000000000000000F0F0F0F0F0F0F0F0F0F0F0F0000000000000000000),
    .INIT_48(256'h0000F0F0F0F00000000000000000000000000000000000F0F0F0F0F0F0F0F0F0),
    .INIT_49(256'hF0F0F0F0F0F0F0000000000000F0000000000000F0F0F0F0F0F0F0F000000000),
    .INIT_4A(256'h00F0F0F0F0F0F0F0F0F0F0F0000000000000F0F0F0F0F0F0F0F00000000000F0),
    .INIT_4B(256'hF0F0000000000000000000000000F0F0F0F0F0F0F0F0F0000000000000000000),
    .INIT_4C(256'h00000000000000F0F0F0F0F0000000000000000000000000000000F0F0F0F0F0),
    .INIT_4D(256'h00000000000000000000000000000000F0F0F0F0F00000000000000000000000),
    .INIT_4E(256'hF0F0F0F0F0F0F0F0F0F0F0F0F0F00000000000000000F0F0F0F0F0F0F0F0F0F0),
    .INIT_4F(256'h00F0F0F0F0F0000000000000F0F0F0F0F0000000000000000000000000000000),
    .INIT_50(256'hF0F0F0F00000000000F0F0F0F0F0F0F0F0F00000000000F00000000000000000),
    .INIT_51(256'hF0F00000000000000000000000F0F0F0F0F0F0F0F0F0F00000000000F0F0F0F0),
    .INIT_52(256'h000000000000F0F0F0F0F0F0F00000000000000000000000F0F0F0F0F0F0F0F0),
    .INIT_53(256'h00000000F0F0F0F0000000000000000000F0F0F0F0F0F00000000000F0000000),
    .INIT_54(256'hF0F0F0F0F0F0F0F0F00000000000000000000000000000000000F0F0F0F0F000),
    .INIT_55(256'h000000000000000000000000F0F0F0F0F0F0F0F0F0F0F0F0F000000000000000),
    .INIT_56(256'h0000F0000000000000000000000000000000000000F0F0F0F0F0F0F000000000),
    .INIT_57(256'hF0000000000000F0F0F0F0F0F0F0000000000000F0F0F0F0F0F0F0F000000000),
    .INIT_58(256'h00F0F0F0F0F0F0F0F0F0F0F0F00000000000000000000000F0F0F0F0F0F0F0F0),
    .INIT_59(256'hF0000000000000F0000000000000000000F0F0F0F0F0F0F0F000000000000000),
    .INIT_5A(256'h0000000000F0F0F0F00000000000F0F0F0F0F0F000000000000000F0F0F0F0F0),
    .INIT_5B(256'hF0F0F0F000000000000000F0F0F0F0F0F0F0F000000000000000000000000000),
    .INIT_5C(256'hF0F0F0F0F0F00000000000000000000000000000000000F0F0F0F0F0F0F0F0F0),
    .INIT_5D(256'hF0F0F0F0F0F0000000000000F0000000000000000000000000000000000000F0),
    .INIT_5E(256'h00000000F0F0F0F0F0F0F0000000000000F0F0F0F0F0F0F0000000000000F0F0),
    .INIT_5F(256'hF0F0000000000000000000F0F0F0F0F0F0F0F0F0F0F0F0F0F000000000000000),
    .INIT_60(256'h00000000F0F0F0F0F0F0000000000000000000000000000000000000F0F0F0F0),
    .INIT_61(256'h000000000000000000000000000000F0F0F0F00000000000F0F0F0F0F0F0F0F0),
    .INIT_62(256'h0000F0F0F0F0F0F0F0F0F0F0F0F00000000000000000F0F0F0F0F0F000000000),
    .INIT_63(256'h0000000000000000F0F0F0F0F0F0F0F000000000000000000000000000000000),
    .INIT_64(256'hF0F0F0000000000000F0F0F0F0F0F0F0F00000000000F0F00000000000000000),
    .INIT_65(256'hF0F0F0F00000000000000000000000F0F0F0F0F0F0F00000000000F0F0F0F0F0),
    .INIT_66(256'h00000000000000F0F0F0F0F00000000000F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0),
    .INIT_67(256'h0000F0F0F0F0F0F0F0F0F0000000F0F0F0F0F000000000000000000000000000),
    .INIT_68(256'h00F0F0F0F0F0000000000000F0F0F0F0F0F000000000000000F0F0F0F0000000),
    .INIT_69(256'hF0F0F0000000000000000000F0F0F0F0F0F0F0F0F0F0F0F0F000000000000000),
    .INIT_6A(256'hF0F000000000000000770000000000000000F0F0F0F0F0F0F0000000000000F0),
    .INIT_6B(256'h000000000000F0F0F0F0F0F0F0000000000000F0F0F0F0F0F0F0F00000000000),
    .INIT_6C(256'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F000000000000000000000F0F0F0F0F0F0),
    .INIT_6D(256'h000000000000000000000000000000000000F0F0F0000000000000F0F0F0F0F0),
    .INIT_6E(256'h00000000F0F0F0000000000000F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0000000),
    .INIT_6F(256'hF0F0F0F000000000000000F0F0F0F0F0000000000000F0F0F0F0F0F0F0F00000),
    .INIT_70(256'hF0F0F0000000000000F0F0F0F0F0F00000000000000000F0F0F0F0F0F0F0F0F0),
    .INIT_71(256'hF0F0F0F0F00000000000F0F0F00000000000000000000000000000F0F0F0F0F0),
    .INIT_72(256'h0000000000F0F0F0F0F0000000000000F0F0F0F0F0F0F0F0000000000000F0F0),
    .INIT_73(256'h0000000000F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F000000000),
    .INIT_74(256'hF0F0F0F0F0F0000000000000000000000000000000000000000000F0F0F0F000),
    .INIT_75(256'hF0F0F0F0F0F0F0F0000000000000F0F0F000000000000000F0F0F0F0F0F0F0F0),
    .INIT_76(256'h00F0F0F0F0F0F0F0F0F0F0F0F0F0F000000000000000F0F0F0F0000000000000),
    .INIT_77(256'h000000F0F0F0F0F0F0F0F0F0F0F00000000000F0F0F0F0F0F0F0F00000000000),
    .INIT_78(256'hF0F0000000000000F0F0F0F0F0F0F00000000000F0F0F0F00000000000000000),
    .INIT_79(256'hF0F0F0F0F0F0F0F000000000000000F0F0F0F0F0F00000000000F0F0F0F0F0F0),
    .INIT_7A(256'h0000000000F0F0F0F0F00000000000F0F0F0F0F0F0F0F0000000F0F0F0F0F0F0),
    .INIT_7B(256'h0000F0F0F0F0F0F0F0F0F0F00000F0F0F0000000000000000000000000000000),
    .INIT_7C(256'h00F0F0F0F0000000000000F0F0F0F0F0F0F0F00000000000F0F0F0F000000000),
    .INIT_7D(256'hF0F0F0F0F0000000000000F0F0F0F0F0F0F0F0F0F0F0F0F0F000000000000000),
    .INIT_7E(256'hF0F0F00000000000000000F0F0F0F0F0F0F0F0F0F0F0F0F00000000000F0F0F0),
    .INIT_7F(256'h0000000000F0F0F0F0F0F0F0F0000000000000F0F0F0F0F0F00000000000F0F0),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,dina[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],ram_douta[7:0]}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],ram_douta[8]}),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0 ),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT1 #(
    .INIT(2'h1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1 
       (.I0(addra[12]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0 ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module num_blk_mem_gen_prim_wrapper_init__parameterized0
   (p_7_out,
    clka,
    addra,
    dina,
    wea);
  output [8:0]p_7_out;
  input clka;
  input [12:0]addra;
  input [8:0]dina;
  input [0:0]wea;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1_n_0 ;
  wire [12:0]addra;
  wire clka;
  wire [8:0]dina;
  wire [8:0]p_7_out;
  wire [0:0]wea;
  wire [15:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED ;
  wire [15:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED ;
  wire [1:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h7C3E03FFF0FFC03E1F00FE000F00780001E07C03C07C0780780003C0F80003C0),
    .INITP_01(256'hFFFC0780001FFF81FFFC7FF80FFFC00FF003F03F00007C0F81F01F83F01E0000),
    .INITP_02(256'h01E03FFE003FFE00E00001FFC03FFF0FFE00FFF001FF807FFF80000F81FFFC03),
    .INITP_03(256'hFE00FFF000007C07FF0007FF003800003FF00FFFC1FF801FF8001FF00FFFE000),
    .INITP_04(256'h0000000000070007F0000006003F80003F8000000003F0000000000001F80000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000F0F0F0F0F0F0F0F0F0F0F0F0F0F000000000000000F0F0F0F0F000),
    .INIT_01(256'h0000000000000000000000000000F0F0F0F0F0F0000000000000F0F0F0F0F0F0),
    .INIT_02(256'h0000F0F0F0F00000000000000000F0F0F0F0F0F0F000000000F0F0F000000000),
    .INIT_03(256'hF0F0F0F000000000000000F0F0F0F000000000000000F0F0F0F0F0F0F0000000),
    .INIT_04(256'hF0F0000000000000F0F0F0F0F0F0F0F00000000000F0F0F0F0F0F0F0F0F0F0F0),
    .INIT_05(256'hF0F0F00000000000F0F0F0F0F000000000000000000000F0F0F0F0F0F0F0F0F0),
    .INIT_06(256'h00000000F0F0F0F000000000000000000000F0F0F0F0F00000000000000000F0),
    .INIT_07(256'h000000000000F0F0F0F00000000000F0F0F0F0F0F0F000000000000000000000),
    .INIT_08(256'h00000000F0F0F0F0F0000000000000F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00000),
    .INIT_09(256'h00F0F0F0F0F0F00000000000F0F0F0F0F00000000000000000F0F0F0F0F00000),
    .INIT_0A(256'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F000000000000000F0F0F000000000000000),
    .INIT_0B(256'h00000000F0F0F0F0F0F0F0F00000000000000000F0F0F0F0F0F0000000000000),
    .INIT_0C(256'hF0F000000000000000000000000000000000F0F0F0F0F0F00000000000000000),
    .INIT_0D(256'h0000000000000000000000000000F0F0F0000000000000000000000000F0F0F0),
    .INIT_0E(256'hF0F0F0F0F0F0F0F0F000000000000000000000000000000000F0F0F0F0F0F000),
    .INIT_0F(256'h0000000000000000000000000000F0F0F0F0F0F00000000000F0F0F0F0F0F0F0),
    .INIT_10(256'h00F0F0F0000000000000000000000000000000000000F0F0F0F0F0F000000000),
    .INIT_11(256'h000000000000000000F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0000000000000),
    .INIT_12(256'hF0F0F00000000000000000000000000000F0F0F0F0F0F0000000000000000000),
    .INIT_13(256'h00000000000000F0F0F0F0F0F0000000000000000000000000000000F0F0F0F0),
    .INIT_14(256'h0000F0F0F0F0F0F0F0000000000000000000000000000000F0F0F00000000000),
    .INIT_15(256'h000000F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0000000000000000000000000),
    .INIT_16(256'hF0F0F0F0F0F00000000000000000000000000000000000F0F0F0F0F0F0F00000),
    .INIT_17(256'hF0F0F0F000000000000000F0F0F0F000000000000000000000000000000000F0),
    .INIT_18(256'hF0000000000000000000000000000000000000F0F0F0F0F0F0F0F0F0F0F0F0F0),
    .INIT_19(256'h0000000000F0F0F0F0F0F0F0F0F0F000000000000000000000000000F0F0F0F0),
    .INIT_1A(256'h0000F0F000000000000000000000000000F0F0F0F0F0F0000000000000000000),
    .INIT_1B(256'h000000000000000000000000F0F0F0F0F0F00000000000000000000000000000),
    .INIT_1C(256'hF0F0F0F0F0F0F0F00000000000F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00000),
    .INIT_1D(256'h000000000000000000F0F0F0F0F0F0F0F0000000000000000000000000000000),
    .INIT_1E(256'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F000000000000000F0F0F0F0000000000000),
    .INIT_1F(256'h00000000000000F0F0F0F0F000000000000000000000000000000000F0F0F0F0),
    .INIT_20(256'hF0F0F0000000000000000000000000F0F0F0F0F0F0F0F0F0F0F0000000000000),
    .INIT_21(256'h0000000000000000000000F0F0F0F00000000000000000000000F0F0F0F0F0F0),
    .INIT_22(256'hF0F0F0F0F0F0F0F0F0F00000000000000000000000F0F0F0F0F0F0F0F0000000),
    .INIT_23(256'h000000000000000000F0F0F0F0F0F0F0F0F0F0000000F0F0F0F0F0F0F0F0F0F0),
    .INIT_24(256'hF0F0F0F0F000000000000000000000000000F0F0F0F0F0F0F0F0F0F0F0000000),
    .INIT_25(256'h000000000000F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00000000000F0),
    .INIT_26(256'hF0F0F0F0F0F000000000000000000000F0F0F0F0F0F0F0000000000000000000),
    .INIT_27(256'h00000000F0F0F0F0F0F0F0F0F0F000000000000000000000F0F0F0F0F0F0F0F0),
    .INIT_28(256'hF0F0F0F0F0F0F00000000000000000000000000000F0F0F0F0F0000000000000),
    .INIT_29(256'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F000000000000000000000F0),
    .INIT_2A(256'hF0F0F0F0F0F0F0F00000000000000000000000F0F0F0F0F0F0F0F0F0F0000000),
    .INIT_2B(256'hF0F0F0F00000000000F0F0F0F0F0F0F00000000000000000000000F0F0F0F0F0),
    .INIT_2C(256'hF0F0F0000000000000000000000000F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0),
    .INIT_2D(256'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F000000000000000F0F0F0F0F0F0),
    .INIT_2E(256'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0000000000000),
    .INIT_2F(256'hF0000000000000F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0),
    .INIT_30(256'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0),
    .INIT_31(256'h00000000F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F000000000000000F0F0F0F0),
    .INIT_32(256'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00000F0F0F0F0F0F0F0F0F0F0F0000000),
    .INIT_33(256'h000000F0F0F0F0F0F0F0F0F0F0F0F0F000000000000000F0F0F0F0F0F0F0F0F0),
    .INIT_34(256'h0000000000000000000000000000F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram 
       (.ADDRARDADDR({addra[10:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,dina[8]}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED [15:8],p_7_out[7:0]}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED [1],p_7_out[8]}),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1_n_0 ),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1 
       (.I0(addra[12]),
        .I1(addra[11]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1_n_0 ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module num_blk_mem_gen_prim_wrapper_init__parameterized1
   (douta,
    clka,
    addra,
    dina,
    wea);
  output [2:0]douta;
  input clka;
  input [12:0]addra;
  input [2:0]dina;
  input [0:0]wea;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_49 ;
  wire [12:0]addra;
  wire clka;
  wire [2:0]dina;
  wire [2:0]douta;
  wire [0:0]wea;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:4]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h2222222222277777222222222222277722222222222222277777722222222222),
    .INIT_01(256'h2222277777777777777772222222277722222222222222222222227777772222),
    .INIT_02(256'h2222277777772222222222222777777777777777777222222222777222222222),
    .INIT_03(256'h2222222777722222222222227777777772222222222222777777722222222222),
    .INIT_04(256'h2222222777722222222222222222227777777777222222222227777777777222),
    .INIT_05(256'h2227777777777777777777222222277777222222222222277777777777777777),
    .INIT_06(256'h2777777777777222222222277777777772222222222227777777777722222222),
    .INIT_07(256'h2222222277777777777722222222777777777777222222220777777222222222),
    .INIT_08(256'h2222222777777722222222220777777777777777772222220777772222222222),
    .INIT_09(256'h7777777777777222222222777777777777722222222207777777777777777777),
    .INIT_0A(256'h2222227777777777777722222200777777222222222777777777777722222222),
    .INIT_0B(256'h2200077777777777777722222200777772222222222222222777777777777772),
    .INIT_0C(256'h7777777777777772222222007777777777777777772222220077777772222222),
    .INIT_0D(256'h2222007777777222222277777000007777722222277777777777777722222222),
    .INIT_0E(256'h2222007777772222222222222227777700007777722222207777700007777772),
    .INIT_0F(256'h0000777770000000000222222200007777772222222200000000000000077722),
    .INIT_10(256'h7770000007777722222777777000007777722222207777700000777772222222),
    .INIT_11(256'h2222077770000000772222222077770000000777722222207777777722222277),
    .INIT_12(256'h2222200007777772222222220000000000000777222222207777777722222222),
    .INIT_13(256'h7700000007777722222077770000000077772222222000077777000000000222),
    .INIT_14(256'h2220077772220000777222222007777777222220777722222000777772220777),
    .INIT_15(256'h2222222777777700777222222007777777722222222222007777222000002222),
    .INIT_16(256'h7772222000077772222222200077777222222222222222222000077777222222),
    .INIT_17(256'h2220077770772222207777222222000777722207777222222000777722222007),
    .INIT_18(256'h2220077777777722222222220077772222200222222220077772222200002222),
    .INIT_19(256'h2200077777222222222222222222000077777222222222277777777777777222),
    .INIT_1A(256'h2222222000777722077772222222000777722220077772222220077772222222),
    .INIT_1B(256'h2220777777722222222222220077772222200022222222077770022222207777),
    .INIT_1C(256'h2222222200077777222222227777777777777777222222077770777772222222),
    .INIT_1D(256'h2222222007777222220777777222277777722222222220007777722222222222),
    .INIT_1E(256'h2200777772222222222222220777700222222007777222222200777722077772),
    .INIT_1F(256'h2277777777777777772222220777700777772222222220077777777772222222),
    .INIT_20(256'h7777777777777222222222220007777722222222222222277777777777222222),
    .INIT_21(256'h2200777722222220077772222222200777720777722222222207777222220077),
    .INIT_22(256'h2200777700777772222222200077777777772222222220077777722222222222),
    .INIT_23(256'h2220007777722222222222277777777777777222222077770000077777777222),
    .INIT_24(256'h2222222007777200777722222222077777222200077777777777777222222222),
    .INIT_25(256'h2200007777777722222222200077777772222222222200777722222222077772),
    .INIT_26(256'h7777777777777777222220777700000007777772222200777700077777722222),
    .INIT_27(256'h7222227777772222200777777777777722222222222222000777772222222222),
    .INIT_28(256'h2200007777777222222222207777222222220777722222222207777200777777),
    .INIT_29(256'h7777222200000777722222207777200077777722222220077777777722222222),
    .INIT_2A(256'h7777777777772222222222222007777722222222277777777777777777222220),
    .INIT_2B(256'h2007777222222200777722222222007777200777777777777777722222220777),
    .INIT_2C(256'h2007777200077777722222222777770002222222222220000777777722222222),
    .INIT_2D(256'h2222007777722222222777777000000777777222207777222222000077722222),
    .INIT_2E(256'h2222220077772007777777777777777222222277777770007777777222222222),
    .INIT_2F(256'h2277777000022222222222222000077777772222222007777222222200777722),
    .INIT_30(256'h7700000000077772222077772222222200002222227777777777777777772222),
    .INIT_31(256'h7777777722222222777777000000777777222222222222000777772222220777),
    .INIT_32(256'h2222000007777772222222077772222222200777722222222077772200777777),
    .INIT_33(256'h7722222222200022222777777777777777777772222277777222222222222222),
    .INIT_34(256'h2220000077772222222222222000777772222207777022222200077772222077),
    .INIT_35(256'h0077772222222007777222222220777722000777737777770022222220077772),
    .INIT_36(256'h7777777777777777772220077772222222222222222222220000077777222222),
    .INIT_37(256'h2222007777722222007777222222220077772220077772222222222222222077),
    .INIT_38(256'h2222207777222000777700000002222222200777722222200077777222222222),
    .INIT_39(256'h0777722222222222222222222222000077777222220077772222222200777722),
    .INIT_3A(256'h2222222200777722200777772222222222222200077777777777777777722220),
    .INIT_3B(256'h0002222222222207777222222220077772222222222222200777772222007777),
    .INIT_3C(256'h2222222200077772222220777722222222007777222222207777222200777770),
    .INIT_3D(256'h7722222222227722200000777700000000000222220777722222222777222222),
    .INIT_3E(256'h2222200777722222222222222000777772222077777222222220777722220077),
    .INIT_3F(256'h0777722222222007777222222077772222200777777222222222222207777222),
    .INIT_40(256'h0777700000000022222200777722222277777222222222222220007777222220),
    .INIT_41(256'h2222000777722220077777222222207777222200077777222222277772220000),
    .INIT_42(256'h2227777722222000777777722222222222007777222222220777722222222222),
    .INIT_43(256'h0777772222777772222222777777777777772222777777777722222000777772),
    .INIT_44(256'h7222222777772222200777777222227777772222200777722222222222222200),
    .INIT_45(256'h7777222222220077777722222277777722222222222222200777772220007777),
    .INIT_46(256'h7777777777777722277777777777722222007777777777777722222200007777),
    .INIT_47(256'h7777777777777722222207777222222222222222200777777777777772222227),
    .INIT_48(256'h7777777772222222222222222200777772220007777777777777772222220077),
    .INIT_49(256'h7777777222222000777777777777222222200007777777777222222007777777),
    .INIT_4A(256'h7772222222222222222200077777777777222222207777777777777722207777),
    .INIT_4B(256'h2222000777722220007777777777777222222200007777777777777222222200),
    .INIT_4C(256'h7777722222222220000777777777222220007777777777777772222222222222),
    .INIT_4D(256'h0077777777772222220077777777777777220007777777777222222000077777),
    .INIT_4E(256'h7777777702222222200007777777777722222222007772222222222222222200),
    .INIT_4F(256'h7777777222220000777777777777222222222222222222200777772222000777),
    .INIT_50(256'h0000000000022220000000000022222222200007777770022222222222000000),
    .INIT_51(256'h0077777772222222222000222222222222222222220000777777022222222000),
    .INIT_52(256'h7777002222222222222222222200077222222000007777777022222222222000),
    .INIT_53(256'h0000222222222200000000002222222222222200000007772222222000000777),
    .INIT_54(256'h2222222222222222222220000000000222222220000000000000022222000000),
    .INIT_55(256'h2222000002222222000000000002222222222222000000000002222222222000),
    .INIT_56(256'h2222222222222222222000000022222222200000000000022222222222222222),
    .INIT_57(256'h2000000222222222222222222222222222222222222222222222222222000000),
    .INIT_58(256'h0000222222222222222220000000222222222222222222222222222222222222),
    .INIT_59(256'h0002222222222222000000022222222222222222222222220022222222222000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000222222222222222222),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:4],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_49 ,douta}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module num_blk_mem_gen_top
   (douta,
    addra,
    clka,
    dina,
    wea);
  output [11:0]douta;
  input [12:0]addra;
  input clka;
  input [11:0]dina;
  input [0:0]wea;

  wire [12:0]addra;
  wire clka;
  wire [11:0]dina;
  wire [11:0]douta;
  wire [0:0]wea;

  num_blk_mem_gen_generic_cstr \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .douta(douta),
        .wea(wea));
endmodule

(* C_ADDRA_WIDTH = "13" *) (* C_ADDRB_WIDTH = "13" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "2" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     4.652585 mW" *) 
(* C_FAMILY = "artix7" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "0" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "num.mem" *) 
(* C_INIT_FILE_NAME = "num.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "0" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "5778" *) (* C_READ_DEPTH_B = "5778" *) (* C_READ_WIDTH_A = "12" *) 
(* C_READ_WIDTH_B = "12" *) (* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) 
(* C_RST_PRIORITY_A = "CE" *) (* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) 
(* C_USE_BRAM_BLOCK = "0" *) (* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) 
(* C_USE_DEFAULT_DATA = "0" *) (* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) 
(* C_USE_URAM = "0" *) (* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) 
(* C_WRITE_DEPTH_A = "5778" *) (* C_WRITE_DEPTH_B = "5778" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
(* C_WRITE_MODE_B = "WRITE_FIRST" *) (* C_WRITE_WIDTH_A = "12" *) (* C_WRITE_WIDTH_B = "12" *) 
(* C_XDEVICEFAMILY = "artix7" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_3_5" *) (* downgradeipidentifiedwarnings = "yes" *) 
module num_blk_mem_gen_v8_3_5
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [12:0]addra;
  input [11:0]dina;
  output [11:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [12:0]addrb;
  input [11:0]dinb;
  output [11:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [12:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [11:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [11:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [12:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [12:0]addra;
  wire clka;
  wire [11:0]dina;
  wire [11:0]douta;
  wire [0:0]wea;

  assign dbiterr = \<const0> ;
  assign doutb[11] = \<const0> ;
  assign doutb[10] = \<const0> ;
  assign doutb[9] = \<const0> ;
  assign doutb[8] = \<const0> ;
  assign doutb[7] = \<const0> ;
  assign doutb[6] = \<const0> ;
  assign doutb[5] = \<const0> ;
  assign doutb[4] = \<const0> ;
  assign doutb[3] = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[12] = \<const0> ;
  assign rdaddrecc[11] = \<const0> ;
  assign rdaddrecc[10] = \<const0> ;
  assign rdaddrecc[9] = \<const0> ;
  assign rdaddrecc[8] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[12] = \<const0> ;
  assign s_axi_rdaddrecc[11] = \<const0> ;
  assign s_axi_rdaddrecc[10] = \<const0> ;
  assign s_axi_rdaddrecc[9] = \<const0> ;
  assign s_axi_rdaddrecc[8] = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  num_blk_mem_gen_v8_3_5_synth inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .douta(douta),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_5_synth" *) 
module num_blk_mem_gen_v8_3_5_synth
   (douta,
    addra,
    clka,
    dina,
    wea);
  output [11:0]douta;
  input [12:0]addra;
  input clka;
  input [11:0]dina;
  input [0:0]wea;

  wire [12:0]addra;
  wire clka;
  wire [11:0]dina;
  wire [11:0]douta;
  wire [0:0]wea;

  num_blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .douta(douta),
        .wea(wea));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
