// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "01/22/2020 11:38:56"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module ALPIDE_Test (
	CTRL,
	DCLK,
	btn,
	rstn,
	pwr_enable,
	read_err,
	data_led);
output 	CTRL;
input 	DCLK;
input 	btn;
input 	rstn;
input 	pwr_enable;
output 	read_err;
output 	[7:0] data_led;

// Design Ports Information
// pwr_enable	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_err	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_led[0]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_led[1]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_led[2]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_led[3]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_led[4]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_led[5]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_led[6]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_led[7]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CTRL	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rstn	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DCLK	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// btn	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("ALPIDE_test_6_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \pwr_enable~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \DCLK~input_o ;
wire \PH90_inst|altpll_component|auto_generated|wire_pll1_fbout ;
wire \PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \idle_cnt[0]~8_combout ;
wire \rstn~input_o ;
wire \Selector32~0_combout ;
wire \we~q ;
wire \Write_FSM|send:word_cnt[0]~1_combout ;
wire \Write_FSM|send:word_cnt[0]~q ;
wire \Write_FSM|send:word_cnt[0]~2 ;
wire \Write_FSM|send:word_cnt[1]~1_combout ;
wire \Write_FSM|send:word_cnt[1]~q ;
wire \Write_FSM|send:word_cnt[1]~2 ;
wire \Write_FSM|send:word_cnt[2]~1_combout ;
wire \Write_FSM|send:word_cnt[2]~q ;
wire \Write_FSM|send:word_cnt[2]~2 ;
wire \Write_FSM|send:word_cnt[3]~1_combout ;
wire \Write_FSM|send:word_cnt[3]~q ;
wire \Write_FSM|send:word_cnt[3]~2 ;
wire \Write_FSM|send:word_cnt[4]~1_combout ;
wire \Write_FSM|send:word_cnt[4]~q ;
wire \Write_FSM|send:word_cnt[4]~2 ;
wire \Write_FSM|send:word_cnt[5]~1_combout ;
wire \Write_FSM|send:word_cnt[5]~q ;
wire \Write_FSM|send:word_cnt[5]~2 ;
wire \Write_FSM|send:word_cnt[6]~1_combout ;
wire \Write_FSM|send:word_cnt[6]~q ;
wire \Write_FSM|send:word_cnt[6]~2 ;
wire \Write_FSM|send:word_cnt[7]~1_combout ;
wire \Write_FSM|send:word_cnt[7]~q ;
wire \Write_FSM|send:word_cnt[7]~2 ;
wire \Write_FSM|send:word_cnt[8]~1_combout ;
wire \Write_FSM|send:word_cnt[8]~q ;
wire \Write_FSM|send:word_cnt[8]~2 ;
wire \Write_FSM|send:word_cnt[9]~1_combout ;
wire \Write_FSM|send:word_cnt[9]~q ;
wire \Write_FSM|send:word_cnt[9]~2 ;
wire \Write_FSM|send:word_cnt[10]~1_combout ;
wire \Write_FSM|send:word_cnt[10]~q ;
wire \Write_FSM|send:word_cnt[10]~2 ;
wire \Write_FSM|send:word_cnt[11]~1_combout ;
wire \Write_FSM|send:word_cnt[11]~q ;
wire \Write_FSM|send:word_cnt[11]~2 ;
wire \Write_FSM|send:word_cnt[12]~1_combout ;
wire \Write_FSM|send:word_cnt[12]~q ;
wire \Write_FSM|send:word_cnt[12]~2 ;
wire \Write_FSM|send:word_cnt[13]~1_combout ;
wire \Write_FSM|send:word_cnt[13]~q ;
wire \Write_FSM|send:word_cnt[13]~2 ;
wire \Write_FSM|send:word_cnt[14]~1_combout ;
wire \Write_FSM|send:word_cnt[14]~q ;
wire \Write_FSM|send:word_cnt[14]~2 ;
wire \Write_FSM|send:word_cnt[15]~1_combout ;
wire \Write_FSM|send:word_cnt[15]~q ;
wire \Write_FSM|send:word_cnt[15]~2 ;
wire \Write_FSM|send:word_cnt[16]~1_combout ;
wire \Write_FSM|send:word_cnt[16]~q ;
wire \Write_FSM|send:word_cnt[16]~2 ;
wire \Write_FSM|send:word_cnt[17]~1_combout ;
wire \Write_FSM|send:word_cnt[17]~q ;
wire \Write_FSM|send:word_cnt[17]~2 ;
wire \Write_FSM|send:word_cnt[18]~1_combout ;
wire \Write_FSM|send:word_cnt[18]~q ;
wire \Write_FSM|send:word_cnt[18]~2 ;
wire \Write_FSM|send:word_cnt[19]~1_combout ;
wire \Write_FSM|send:word_cnt[19]~q ;
wire \Write_FSM|send:word_cnt[19]~2 ;
wire \Write_FSM|send:word_cnt[20]~1_combout ;
wire \Write_FSM|send:word_cnt[20]~q ;
wire \Write_FSM|send:word_cnt[20]~2 ;
wire \Write_FSM|send:word_cnt[21]~1_combout ;
wire \Write_FSM|send:word_cnt[21]~q ;
wire \Write_FSM|send:word_cnt[21]~2 ;
wire \Write_FSM|send:word_cnt[22]~1_combout ;
wire \Write_FSM|send:word_cnt[22]~q ;
wire \Write_FSM|send:word_cnt[22]~2 ;
wire \Write_FSM|send:word_cnt[23]~1_combout ;
wire \Write_FSM|send:word_cnt[23]~q ;
wire \Write_FSM|LessThan0~6_combout ;
wire \Write_FSM|LessThan0~5_combout ;
wire \Write_FSM|send:word_cnt[23]~2 ;
wire \Write_FSM|send:word_cnt[24]~1_combout ;
wire \Write_FSM|send:word_cnt[24]~q ;
wire \Write_FSM|send:word_cnt[24]~2 ;
wire \Write_FSM|send:word_cnt[25]~1_combout ;
wire \Write_FSM|send:word_cnt[25]~q ;
wire \Write_FSM|send:word_cnt[25]~2 ;
wire \Write_FSM|send:word_cnt[26]~1_combout ;
wire \Write_FSM|send:word_cnt[26]~q ;
wire \Write_FSM|send:word_cnt[26]~2 ;
wire \Write_FSM|send:word_cnt[27]~1_combout ;
wire \Write_FSM|send:word_cnt[27]~q ;
wire \Write_FSM|LessThan0~7_combout ;
wire \Write_FSM|send:word_cnt[27]~2 ;
wire \Write_FSM|send:word_cnt[28]~1_combout ;
wire \Write_FSM|send:word_cnt[28]~q ;
wire \Write_FSM|send:word_cnt[28]~2 ;
wire \Write_FSM|send:word_cnt[29]~1_combout ;
wire \Write_FSM|send:word_cnt[29]~q ;
wire \Write_FSM|send:word_cnt[29]~2 ;
wire \Write_FSM|send:word_cnt[30]~1_combout ;
wire \Write_FSM|send:word_cnt[30]~q ;
wire \Write_FSM|LessThan0~8_combout ;
wire \Write_FSM|LessThan0~3_combout ;
wire \Write_FSM|LessThan0~1_combout ;
wire \Write_FSM|LessThan0~0_combout ;
wire \Write_FSM|LessThan0~2_combout ;
wire \Write_FSM|LessThan0~4_combout ;
wire \Write_FSM|LessThan0~9_combout ;
wire \Write_FSM|Selector3~0_combout ;
wire \Write_FSM|state_fsm.s_low~q ;
wire \Write_FSM|Selector4~0_combout ;
wire \Write_FSM|state_fsm.s_send~q ;
wire \Write_FSM|state_fsm~9_combout ;
wire \Write_FSM|state_fsm.s_high~q ;
wire \Write_FSM|Selector2~0_combout ;
wire \Write_FSM|state_fsm.s_idle~q ;
wire \Write_FSM|Selector0~0_combout ;
wire \Write_FSM|ready~q ;
wire \byte_cnt[0]~8_combout ;
wire \PH90_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ;
wire \Read_FSM|Add0~0_combout ;
wire \CTRL~input_o ;
wire \Write_FSM|word_sent~q ;
wire \Selector0~0_combout ;
wire \LessThan10~0_combout ;
wire \process_1~1_combout ;
wire \Selector0~1_combout ;
wire \btn~input_o ;
wire \Selector4~0_combout ;
wire \rr_state.s0~q ;
wire \Selector5~0_combout ;
wire \rr_state.s1~q ;
wire \Read_FSM|busy_signal~q ;
wire \Read_FSM|state_fsm.s_error~0_combout ;
wire \Read_FSM|state_fsm.s_error~q ;
wire \Read_FSM|error_signal~q ;
wire \Selector7~0_combout ;
wire \Selector7~1_combout ;
wire \rr_state.s3~q ;
wire \RR_addr[0]~0_combout ;
wire \Mux25~0_combout ;
wire \Mux25~1_combout ;
wire \word_in[7]~0_combout ;
wire \word_in[7]~1_combout ;
wire \Selector6~0_combout ;
wire \Selector6~1_combout ;
wire \Selector6~2_combout ;
wire \rr_state.s2~q ;
wire \WideOr2~combout ;
wire \Selector0~2_combout ;
wire \current_task.reading~q ;
wire \pin_in~combout ;
wire \Selector15~2_combout ;
wire \Selector15~0_combout ;
wire \Selector15~1_combout ;
wire \Selector15~3_combout ;
wire \re~q ;
wire \Read_FSM|Selector0~0_combout ;
wire \Read_FSM|state_fsm.s_wait_low~q ;
wire \Read_FSM|state_fsm~12_combout ;
wire \Read_FSM|Selector1~0_combout ;
wire \Read_FSM|state_fsm.s_read~q ;
wire \Read_FSM|read:word_cnt[30]~0_combout ;
wire \Read_FSM|read:word_cnt[0]~q ;
wire \Read_FSM|Add0~1 ;
wire \Read_FSM|Add0~2_combout ;
wire \Read_FSM|read:word_cnt[1]~q ;
wire \Read_FSM|Add0~3 ;
wire \Read_FSM|Add0~4_combout ;
wire \Read_FSM|read:word_cnt[2]~q ;
wire \Read_FSM|Add0~5 ;
wire \Read_FSM|Add0~6_combout ;
wire \Read_FSM|word_cnt~0_combout ;
wire \Read_FSM|read:word_cnt[3]~q ;
wire \Read_FSM|Add0~7 ;
wire \Read_FSM|Add0~8_combout ;
wire \Read_FSM|read:word_cnt[4]~q ;
wire \Read_FSM|Add0~9 ;
wire \Read_FSM|Add0~10_combout ;
wire \Read_FSM|read:word_cnt[5]~q ;
wire \Read_FSM|Add0~11 ;
wire \Read_FSM|Add0~12_combout ;
wire \Read_FSM|read:word_cnt[6]~q ;
wire \Read_FSM|Add0~13 ;
wire \Read_FSM|Add0~14_combout ;
wire \Read_FSM|read:word_cnt[7]~q ;
wire \Read_FSM|Add0~15 ;
wire \Read_FSM|Add0~16_combout ;
wire \Read_FSM|read:word_cnt[8]~q ;
wire \Read_FSM|Add0~17 ;
wire \Read_FSM|Add0~18_combout ;
wire \Read_FSM|read:word_cnt[9]~q ;
wire \Read_FSM|Add0~19 ;
wire \Read_FSM|Add0~20_combout ;
wire \Read_FSM|read:word_cnt[10]~q ;
wire \Read_FSM|Add0~21 ;
wire \Read_FSM|Add0~22_combout ;
wire \Read_FSM|read:word_cnt[11]~q ;
wire \Read_FSM|Add0~23 ;
wire \Read_FSM|Add0~24_combout ;
wire \Read_FSM|read:word_cnt[12]~q ;
wire \Read_FSM|Add0~25 ;
wire \Read_FSM|Add0~26_combout ;
wire \Read_FSM|read:word_cnt[13]~q ;
wire \Read_FSM|Add0~27 ;
wire \Read_FSM|Add0~28_combout ;
wire \Read_FSM|read:word_cnt[14]~q ;
wire \Read_FSM|Add0~29 ;
wire \Read_FSM|Add0~30_combout ;
wire \Read_FSM|read:word_cnt[15]~q ;
wire \Read_FSM|Add0~31 ;
wire \Read_FSM|Add0~32_combout ;
wire \Read_FSM|read:word_cnt[16]~q ;
wire \Read_FSM|Add0~33 ;
wire \Read_FSM|Add0~34_combout ;
wire \Read_FSM|read:word_cnt[17]~q ;
wire \Read_FSM|Add0~35 ;
wire \Read_FSM|Add0~36_combout ;
wire \Read_FSM|read:word_cnt[18]~q ;
wire \Read_FSM|Add0~37 ;
wire \Read_FSM|Add0~38_combout ;
wire \Read_FSM|read:word_cnt[19]~q ;
wire \Read_FSM|Add0~39 ;
wire \Read_FSM|Add0~40_combout ;
wire \Read_FSM|read:word_cnt[20]~q ;
wire \Read_FSM|Add0~41 ;
wire \Read_FSM|Add0~42_combout ;
wire \Read_FSM|read:word_cnt[21]~q ;
wire \Read_FSM|Add0~43 ;
wire \Read_FSM|Add0~44_combout ;
wire \Read_FSM|read:word_cnt[22]~q ;
wire \Read_FSM|Add0~45 ;
wire \Read_FSM|Add0~46_combout ;
wire \Read_FSM|read:word_cnt[23]~q ;
wire \Read_FSM|Add0~47 ;
wire \Read_FSM|Add0~48_combout ;
wire \Read_FSM|read:word_cnt[24]~q ;
wire \Read_FSM|Add0~49 ;
wire \Read_FSM|Add0~50_combout ;
wire \Read_FSM|read:word_cnt[25]~q ;
wire \Read_FSM|Add0~51 ;
wire \Read_FSM|Add0~52_combout ;
wire \Read_FSM|read:word_cnt[26]~q ;
wire \Read_FSM|Add0~53 ;
wire \Read_FSM|Add0~54_combout ;
wire \Read_FSM|read:word_cnt[27]~q ;
wire \Read_FSM|Add0~55 ;
wire \Read_FSM|Add0~56_combout ;
wire \Read_FSM|read:word_cnt[28]~q ;
wire \Read_FSM|Add0~57 ;
wire \Read_FSM|Add0~58_combout ;
wire \Read_FSM|read:word_cnt[29]~q ;
wire \Read_FSM|Equal0~1_combout ;
wire \Read_FSM|Equal0~2_combout ;
wire \Read_FSM|Add0~59 ;
wire \Read_FSM|Add0~60_combout ;
wire \Read_FSM|read:word_cnt[30]~q ;
wire \Read_FSM|Equal0~0_combout ;
wire \Read_FSM|Equal0~3_combout ;
wire \Read_FSM|Equal0~4_combout ;
wire \Read_FSM|Equal0~6_combout ;
wire \Read_FSM|Equal0~7_combout ;
wire \Read_FSM|Equal0~5_combout ;
wire \Read_FSM|Equal0~8_combout ;
wire \Read_FSM|Equal0~9_combout ;
wire \Read_FSM|Selector2~0_combout ;
wire \Read_FSM|state_fsm.s_high~q ;
wire \Read_FSM|readable~q ;
wire \byte_cnt[4]~13_combout ;
wire \byte_cnt[4]~12_combout ;
wire \Read_FSM|word~4_combout ;
wire \Read_FSM|read:word[2]~q ;
wire \Read_FSM|word~5_combout ;
wire \Read_FSM|word_buff[2]~feeder_combout ;
wire \Read_FSM|word_buff[0]~0_combout ;
wire \Read_FSM|word_buff[0]~1_combout ;
wire \Read_FSM|word~2_combout ;
wire \Read_FSM|read:word[1]~q ;
wire \Read_FSM|word~3_combout ;
wire \Read_FSM|word_buff[1]~feeder_combout ;
wire \Read_FSM|word~6_combout ;
wire \Read_FSM|read:word[3]~q ;
wire \Read_FSM|word~7_combout ;
wire \Read_FSM|read:word[0]~q ;
wire \Read_FSM|word~0_combout ;
wire \Read_FSM|word~1_combout ;
wire \Equal0~1_combout ;
wire \Read_FSM|read:word[4]~q ;
wire \Read_FSM|word~8_combout ;
wire \Read_FSM|read:word[5]~q ;
wire \Read_FSM|word~9_combout ;
wire \Read_FSM|word_buff[5]~feeder_combout ;
wire \Read_FSM|read:word[6]~q ;
wire \Read_FSM|word~10_combout ;
wire \Read_FSM|read:word[7]~q ;
wire \Read_FSM|word~11_combout ;
wire \Read_FSM|word_buff[7]~feeder_combout ;
wire \Equal0~0_combout ;
wire \byte_cnt[4]~14_combout ;
wire \byte_cnt[4]~15_combout ;
wire \byte_cnt[4]~16_combout ;
wire \byte_cnt[0]~9 ;
wire \byte_cnt[1]~10_combout ;
wire \byte_cnt[1]~11 ;
wire \byte_cnt[2]~17_combout ;
wire \byte_cnt[2]~18 ;
wire \byte_cnt[3]~19_combout ;
wire \byte_cnt[3]~20 ;
wire \byte_cnt[4]~21_combout ;
wire \byte_cnt[4]~22 ;
wire \byte_cnt[5]~23_combout ;
wire \byte_cnt[5]~24 ;
wire \byte_cnt[6]~25_combout ;
wire \byte_cnt[6]~26 ;
wire \byte_cnt[7]~27_combout ;
wire \Mux25~2_combout ;
wire \Selector9~0_combout ;
wire \idle_cnt~14_combout ;
wire \Selector8~0_combout ;
wire \rr_state.s4~q ;
wire \Selector9~1_combout ;
wire \Selector9~2_combout ;
wire \rr_state.s5~q ;
wire \Selector10~0_combout ;
wire \rr_state.s6~q ;
wire \Selector11~0_combout ;
wire \rr_state.s7~q ;
wire \current_task~10_combout ;
wire \Selector12~0_combout ;
wire \rr_state.s8~q ;
wire \Selector13~0_combout ;
wire \WideOr14~0_combout ;
wire \idle_cnt[0]~9 ;
wire \idle_cnt[1]~10_combout ;
wire \idle_cnt[1]~11 ;
wire \idle_cnt[2]~12_combout ;
wire \idle_cnt[2]~13 ;
wire \idle_cnt[3]~15_combout ;
wire \idle_cnt[3]~16 ;
wire \idle_cnt[4]~17_combout ;
wire \idle_cnt[4]~18 ;
wire \idle_cnt[5]~19_combout ;
wire \idle_cnt[5]~20 ;
wire \idle_cnt[6]~21_combout ;
wire \idle_cnt[6]~22 ;
wire \idle_cnt[7]~23_combout ;
wire \Selector2~0_combout ;
wire \Selector3~0_combout ;
wire \Selector3~2_combout ;
wire \LessThan9~0_combout ;
wire \LessThan9~1_combout ;
wire \LessThan9~2_combout ;
wire \process_1~0_combout ;
wire \Selector3~1_combout ;
wire \Selector3~3_combout ;
wire \current_task.idling_s~q ;
wire \RR_addr[0]~feeder_combout ;
wire \RR_addr[0]~1_combout ;
wire \RR_addr[6]~feeder_combout ;
wire \RR_addr[7]~feeder_combout ;
wire \RR_addr[4]~feeder_combout ;
wire \Equal1~0_combout ;
wire \RR_addr[2]~feeder_combout ;
wire \Equal1~1_combout ;
wire \FIFO_cnt[0]~32_combout ;
wire \simple_cnt[0]~8_combout ;
wire \simple_cnt[0]~9 ;
wire \simple_cnt[1]~10_combout ;
wire \~GND~combout ;
wire \simple_cnt[7]~14_combout ;
wire \simple_cnt[7]~15_combout ;
wire \simple_cnt[1]~11 ;
wire \simple_cnt[2]~12_combout ;
wire \simple_cnt[2]~13 ;
wire \simple_cnt[3]~16_combout ;
wire \simple_cnt[3]~17 ;
wire \simple_cnt[4]~18_combout ;
wire \simple_cnt[4]~19 ;
wire \simple_cnt[5]~20_combout ;
wire \FIFO_cnt[31]~92_combout ;
wire \simple_cnt[5]~21 ;
wire \simple_cnt[6]~22_combout ;
wire \simple_cnt[6]~23 ;
wire \simple_cnt[7]~24_combout ;
wire \LessThan0~0_combout ;
wire \FIFO_cnt[31]~94_combout ;
wire \FIFO_cnt[31]~93_combout ;
wire \FIFO_cnt[31]~95_combout ;
wire \FIFO_cnt[0]~33 ;
wire \FIFO_cnt[1]~34_combout ;
wire \FIFO_cnt[1]~35 ;
wire \FIFO_cnt[2]~36_combout ;
wire \FIFO_cnt[2]~37 ;
wire \FIFO_cnt[3]~38_combout ;
wire \FIFO_cnt[3]~39 ;
wire \FIFO_cnt[4]~40_combout ;
wire \FIFO_cnt[4]~41 ;
wire \FIFO_cnt[5]~42_combout ;
wire \FIFO_cnt[5]~43 ;
wire \FIFO_cnt[6]~44_combout ;
wire \FIFO_cnt[6]~45 ;
wire \FIFO_cnt[7]~46_combout ;
wire \FIFO_cnt[7]~47 ;
wire \FIFO_cnt[8]~48_combout ;
wire \FIFO_cnt[8]~49 ;
wire \FIFO_cnt[9]~50_combout ;
wire \FIFO_cnt[9]~51 ;
wire \FIFO_cnt[10]~52_combout ;
wire \FIFO_cnt[10]~53 ;
wire \FIFO_cnt[11]~54_combout ;
wire \FIFO_cnt[11]~55 ;
wire \FIFO_cnt[12]~56_combout ;
wire \FIFO_cnt[12]~57 ;
wire \FIFO_cnt[13]~58_combout ;
wire \FIFO_cnt[13]~59 ;
wire \FIFO_cnt[14]~60_combout ;
wire \FIFO_cnt[14]~61 ;
wire \FIFO_cnt[15]~62_combout ;
wire \FIFO_cnt[15]~63 ;
wire \FIFO_cnt[16]~64_combout ;
wire \FIFO_cnt[16]~65 ;
wire \FIFO_cnt[17]~66_combout ;
wire \FIFO_cnt[17]~67 ;
wire \FIFO_cnt[18]~68_combout ;
wire \FIFO_cnt[18]~69 ;
wire \FIFO_cnt[19]~70_combout ;
wire \FIFO_cnt[19]~71 ;
wire \FIFO_cnt[20]~72_combout ;
wire \FIFO_cnt[20]~73 ;
wire \FIFO_cnt[21]~74_combout ;
wire \FIFO_cnt[21]~75 ;
wire \FIFO_cnt[22]~76_combout ;
wire \FIFO_cnt[22]~77 ;
wire \FIFO_cnt[23]~78_combout ;
wire \FIFO_cnt[23]~79 ;
wire \FIFO_cnt[24]~80_combout ;
wire \FIFO_cnt[24]~81 ;
wire \FIFO_cnt[25]~82_combout ;
wire \Mux32~0_combout ;
wire \word_in[1]~2_combout ;
wire \Equal1~2_combout ;
wire \Mux32~1_combout ;
wire \Mux32~2_combout ;
wire \Mux32~3_combout ;
wire \word_in[7]~3_combout ;
wire \Write_FSM|word_buff[1]~feeder_combout ;
wire \Mux33~1_combout ;
wire \Mux33~0_combout ;
wire \Mux33~2_combout ;
wire \Mux33~3_combout ;
wire \Write_FSM|Mux0~2_combout ;
wire \Mux31~1_combout ;
wire \FIFO_cnt[25]~83 ;
wire \FIFO_cnt[26]~84_combout ;
wire \Mux31~0_combout ;
wire \Mux31~2_combout ;
wire \Mux31~3_combout ;
wire \Write_FSM|word_buff[2]~feeder_combout ;
wire \Mux30~1_combout ;
wire \FIFO_cnt[26]~85 ;
wire \FIFO_cnt[27]~86_combout ;
wire \Mux30~0_combout ;
wire \Mux30~2_combout ;
wire \Mux30~3_combout ;
wire \Write_FSM|Mux0~3_combout ;
wire \Mux26~1_combout ;
wire \FIFO_cnt[27]~87 ;
wire \FIFO_cnt[28]~88_combout ;
wire \FIFO_cnt[28]~89 ;
wire \FIFO_cnt[29]~90_combout ;
wire \FIFO_cnt[29]~91 ;
wire \FIFO_cnt[30]~96_combout ;
wire \FIFO_cnt[30]~97 ;
wire \FIFO_cnt[31]~98_combout ;
wire \Mux26~0_combout ;
wire \Mux26~2_combout ;
wire \Mux26~3_combout ;
wire \Mux27~1_combout ;
wire \Mux27~0_combout ;
wire \Mux27~2_combout ;
wire \Mux27~3_combout ;
wire \Write_FSM|word_buff[6]~feeder_combout ;
wire \Mux29~0_combout ;
wire \Mux29~1_combout ;
wire \Mux29~2_combout ;
wire \Mux29~3_combout ;
wire \Write_FSM|Mux0~0_combout ;
wire \Mux28~1_combout ;
wire \Mux28~0_combout ;
wire \Mux28~2_combout ;
wire \Mux28~3_combout ;
wire \Write_FSM|Mux0~1_combout ;
wire \Write_FSM|Selector1~0_combout ;
wire \Write_FSM|Selector1~1_combout ;
wire \Write_FSM|pin_out~q ;
wire \Selector33~0_combout ;
wire \Selector2~3_combout ;
wire \Selector2~1_combout ;
wire \Selector2~2_combout ;
wire \Selector2~4_combout ;
wire \current_task.idling_m~q ;
wire \CTRL~4_combout ;
wire \read_err~0_combout ;
wire \read_err~reg0_q ;
wire [7:0] word_in;
wire [4:0] \PH90_inst|altpll_component|auto_generated|wire_pll1_clk ;
wire [7:0] \Write_FSM|word_buff ;
wire [7:0] byte_cnt;
wire [7:0] idle_cnt;
wire [31:0] FIFO_cnt;
wire [7:0] simple_cnt;
wire [15:0] RR_addr;
wire [7:0] \Read_FSM|word_buff ;

wire [4:0] \PH90_inst|altpll_component|auto_generated|pll1_CLK_bus ;

assign \PH90_inst|altpll_component|auto_generated|wire_pll1_clk [0] = \PH90_inst|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \PH90_inst|altpll_component|auto_generated|wire_pll1_clk [1] = \PH90_inst|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \PH90_inst|altpll_component|auto_generated|wire_pll1_clk [2] = \PH90_inst|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \PH90_inst|altpll_component|auto_generated|wire_pll1_clk [3] = \PH90_inst|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \PH90_inst|altpll_component|auto_generated|wire_pll1_clk [4] = \PH90_inst|altpll_component|auto_generated|pll1_CLK_bus [4];

// Location: IOOBUF_X51_Y34_N16
cycloneive_io_obuf \read_err~output (
	.i(\read_err~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_err),
	.obar());
// synopsys translate_off
defparam \read_err~output .bus_hold = "false";
defparam \read_err~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y34_N16
cycloneive_io_obuf \data_led[0]~output (
	.i(RR_addr[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_led[0]),
	.obar());
// synopsys translate_off
defparam \data_led[0]~output .bus_hold = "false";
defparam \data_led[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y34_N2
cycloneive_io_obuf \data_led[1]~output (
	.i(RR_addr[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_led[1]),
	.obar());
// synopsys translate_off
defparam \data_led[1]~output .bus_hold = "false";
defparam \data_led[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y34_N9
cycloneive_io_obuf \data_led[2]~output (
	.i(RR_addr[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_led[2]),
	.obar());
// synopsys translate_off
defparam \data_led[2]~output .bus_hold = "false";
defparam \data_led[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y34_N2
cycloneive_io_obuf \data_led[3]~output (
	.i(RR_addr[3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_led[3]),
	.obar());
// synopsys translate_off
defparam \data_led[3]~output .bus_hold = "false";
defparam \data_led[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N9
cycloneive_io_obuf \data_led[4]~output (
	.i(RR_addr[4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_led[4]),
	.obar());
// synopsys translate_off
defparam \data_led[4]~output .bus_hold = "false";
defparam \data_led[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \data_led[5]~output (
	.i(RR_addr[5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_led[5]),
	.obar());
// synopsys translate_off
defparam \data_led[5]~output .bus_hold = "false";
defparam \data_led[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N9
cycloneive_io_obuf \data_led[6]~output (
	.i(RR_addr[6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_led[6]),
	.obar());
// synopsys translate_off
defparam \data_led[6]~output .bus_hold = "false";
defparam \data_led[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \data_led[7]~output (
	.i(RR_addr[7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_led[7]),
	.obar());
// synopsys translate_off
defparam \data_led[7]~output .bus_hold = "false";
defparam \data_led[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y34_N23
cycloneive_io_obuf \CTRL~output (
	.i(\Selector33~0_combout ),
	.oe(\CTRL~4_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CTRL),
	.obar());
// synopsys translate_off
defparam \CTRL~output .bus_hold = "false";
defparam \CTRL~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X25_Y34_N22
cycloneive_io_ibuf \DCLK~input (
	.i(DCLK),
	.ibar(gnd),
	.o(\DCLK~input_o ));
// synopsys translate_off
defparam \DCLK~input .bus_hold = "false";
defparam \DCLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_3
cycloneive_pll \PH90_inst|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\PH90_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\DCLK~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\PH90_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\PH90_inst|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \PH90_inst|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \PH90_inst|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \PH90_inst|altpll_component|auto_generated|pll1 .c0_high = 5;
defparam \PH90_inst|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \PH90_inst|altpll_component|auto_generated|pll1 .c0_low = 4;
defparam \PH90_inst|altpll_component|auto_generated|pll1 .c0_mode = "odd";
defparam \PH90_inst|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \PH90_inst|altpll_component|auto_generated|pll1 .c1_high = 5;
defparam \PH90_inst|altpll_component|auto_generated|pll1 .c1_initial = 5;
defparam \PH90_inst|altpll_component|auto_generated|pll1 .c1_low = 4;
defparam \PH90_inst|altpll_component|auto_generated|pll1 .c1_mode = "odd";
defparam \PH90_inst|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \PH90_inst|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \PH90_inst|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \PH90_inst|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \PH90_inst|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \PH90_inst|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \PH90_inst|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \PH90_inst|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \PH90_inst|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \PH90_inst|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \PH90_inst|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \PH90_inst|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \PH90_inst|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \PH90_inst|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \PH90_inst|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \PH90_inst|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \PH90_inst|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \PH90_inst|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \PH90_inst|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \PH90_inst|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \PH90_inst|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \PH90_inst|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \PH90_inst|altpll_component|auto_generated|pll1 .clk0_divide_by = 1;
defparam \PH90_inst|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \PH90_inst|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \PH90_inst|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \PH90_inst|altpll_component|auto_generated|pll1 .clk1_counter = "c1";
defparam \PH90_inst|altpll_component|auto_generated|pll1 .clk1_divide_by = 1;
defparam \PH90_inst|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \PH90_inst|altpll_component|auto_generated|pll1 .clk1_multiply_by = 1;
defparam \PH90_inst|altpll_component|auto_generated|pll1 .clk1_phase_shift = "11111";
defparam \PH90_inst|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \PH90_inst|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \PH90_inst|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \PH90_inst|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \PH90_inst|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \PH90_inst|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \PH90_inst|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \PH90_inst|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \PH90_inst|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \PH90_inst|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \PH90_inst|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \PH90_inst|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \PH90_inst|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \PH90_inst|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \PH90_inst|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \PH90_inst|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \PH90_inst|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 25000;
defparam \PH90_inst|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \PH90_inst|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \PH90_inst|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \PH90_inst|altpll_component|auto_generated|pll1 .m = 9;
defparam \PH90_inst|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \PH90_inst|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \PH90_inst|altpll_component|auto_generated|pll1 .n = 1;
defparam \PH90_inst|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \PH90_inst|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \PH90_inst|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \PH90_inst|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \PH90_inst|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \PH90_inst|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \PH90_inst|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \PH90_inst|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \PH90_inst|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \PH90_inst|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \PH90_inst|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \PH90_inst|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \PH90_inst|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 347;
defparam \PH90_inst|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G13
cycloneive_clkctrl \PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\PH90_inst|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N12
cycloneive_lcell_comb \idle_cnt[0]~8 (
// Equation(s):
// \idle_cnt[0]~8_combout  = idle_cnt[0] $ (VCC)
// \idle_cnt[0]~9  = CARRY(idle_cnt[0])

	.dataa(idle_cnt[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\idle_cnt[0]~8_combout ),
	.cout(\idle_cnt[0]~9 ));
// synopsys translate_off
defparam \idle_cnt[0]~8 .lut_mask = 16'h55AA;
defparam \idle_cnt[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X53_Y14_N1
cycloneive_io_ibuf \rstn~input (
	.i(rstn),
	.ibar(gnd),
	.o(\rstn~input_o ));
// synopsys translate_off
defparam \rstn~input .bus_hold = "false";
defparam \rstn~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N24
cycloneive_lcell_comb \Selector32~0 (
// Equation(s):
// \Selector32~0_combout  = (\rr_state.s5~q  & (((\we~q ) # (\Write_FSM|ready~q )))) # (!\rr_state.s5~q  & (!\rr_state.s6~q  & (\we~q )))

	.dataa(\rr_state.s5~q ),
	.datab(\rr_state.s6~q ),
	.datac(\we~q ),
	.datad(\Write_FSM|ready~q ),
	.cin(gnd),
	.combout(\Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector32~0 .lut_mask = 16'hBAB0;
defparam \Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y24_N25
dffeas we(
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector32~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rstn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\we~q ),
	.prn(vcc));
// synopsys translate_off
defparam we.is_wysiwyg = "true";
defparam we.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N2
cycloneive_lcell_comb \Write_FSM|send:word_cnt[0]~1 (
// Equation(s):
// \Write_FSM|send:word_cnt[0]~1_combout  = \Write_FSM|send:word_cnt[0]~q  $ (VCC)
// \Write_FSM|send:word_cnt[0]~2  = CARRY(\Write_FSM|send:word_cnt[0]~q )

	.dataa(gnd),
	.datab(\Write_FSM|send:word_cnt[0]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Write_FSM|send:word_cnt[0]~1_combout ),
	.cout(\Write_FSM|send:word_cnt[0]~2 ));
// synopsys translate_off
defparam \Write_FSM|send:word_cnt[0]~1 .lut_mask = 16'h33CC;
defparam \Write_FSM|send:word_cnt[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y28_N3
dffeas \Write_FSM|send:word_cnt[0] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Write_FSM|send:word_cnt[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Write_FSM|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\Write_FSM|state_fsm.s_send~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Write_FSM|send:word_cnt[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Write_FSM|send:word_cnt[0] .is_wysiwyg = "true";
defparam \Write_FSM|send:word_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N4
cycloneive_lcell_comb \Write_FSM|send:word_cnt[1]~1 (
// Equation(s):
// \Write_FSM|send:word_cnt[1]~1_combout  = (\Write_FSM|send:word_cnt[1]~q  & (!\Write_FSM|send:word_cnt[0]~2 )) # (!\Write_FSM|send:word_cnt[1]~q  & ((\Write_FSM|send:word_cnt[0]~2 ) # (GND)))
// \Write_FSM|send:word_cnt[1]~2  = CARRY((!\Write_FSM|send:word_cnt[0]~2 ) # (!\Write_FSM|send:word_cnt[1]~q ))

	.dataa(gnd),
	.datab(\Write_FSM|send:word_cnt[1]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Write_FSM|send:word_cnt[0]~2 ),
	.combout(\Write_FSM|send:word_cnt[1]~1_combout ),
	.cout(\Write_FSM|send:word_cnt[1]~2 ));
// synopsys translate_off
defparam \Write_FSM|send:word_cnt[1]~1 .lut_mask = 16'h3C3F;
defparam \Write_FSM|send:word_cnt[1]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y28_N5
dffeas \Write_FSM|send:word_cnt[1] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Write_FSM|send:word_cnt[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Write_FSM|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\Write_FSM|state_fsm.s_send~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Write_FSM|send:word_cnt[1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Write_FSM|send:word_cnt[1] .is_wysiwyg = "true";
defparam \Write_FSM|send:word_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N6
cycloneive_lcell_comb \Write_FSM|send:word_cnt[2]~1 (
// Equation(s):
// \Write_FSM|send:word_cnt[2]~1_combout  = (\Write_FSM|send:word_cnt[2]~q  & (\Write_FSM|send:word_cnt[1]~2  $ (GND))) # (!\Write_FSM|send:word_cnt[2]~q  & (!\Write_FSM|send:word_cnt[1]~2  & VCC))
// \Write_FSM|send:word_cnt[2]~2  = CARRY((\Write_FSM|send:word_cnt[2]~q  & !\Write_FSM|send:word_cnt[1]~2 ))

	.dataa(\Write_FSM|send:word_cnt[2]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Write_FSM|send:word_cnt[1]~2 ),
	.combout(\Write_FSM|send:word_cnt[2]~1_combout ),
	.cout(\Write_FSM|send:word_cnt[2]~2 ));
// synopsys translate_off
defparam \Write_FSM|send:word_cnt[2]~1 .lut_mask = 16'hA50A;
defparam \Write_FSM|send:word_cnt[2]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y28_N7
dffeas \Write_FSM|send:word_cnt[2] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Write_FSM|send:word_cnt[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Write_FSM|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\Write_FSM|state_fsm.s_send~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Write_FSM|send:word_cnt[2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Write_FSM|send:word_cnt[2] .is_wysiwyg = "true";
defparam \Write_FSM|send:word_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N8
cycloneive_lcell_comb \Write_FSM|send:word_cnt[3]~1 (
// Equation(s):
// \Write_FSM|send:word_cnt[3]~1_combout  = (\Write_FSM|send:word_cnt[3]~q  & (!\Write_FSM|send:word_cnt[2]~2 )) # (!\Write_FSM|send:word_cnt[3]~q  & ((\Write_FSM|send:word_cnt[2]~2 ) # (GND)))
// \Write_FSM|send:word_cnt[3]~2  = CARRY((!\Write_FSM|send:word_cnt[2]~2 ) # (!\Write_FSM|send:word_cnt[3]~q ))

	.dataa(gnd),
	.datab(\Write_FSM|send:word_cnt[3]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Write_FSM|send:word_cnt[2]~2 ),
	.combout(\Write_FSM|send:word_cnt[3]~1_combout ),
	.cout(\Write_FSM|send:word_cnt[3]~2 ));
// synopsys translate_off
defparam \Write_FSM|send:word_cnt[3]~1 .lut_mask = 16'h3C3F;
defparam \Write_FSM|send:word_cnt[3]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y28_N9
dffeas \Write_FSM|send:word_cnt[3] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Write_FSM|send:word_cnt[3]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Write_FSM|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\Write_FSM|state_fsm.s_send~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Write_FSM|send:word_cnt[3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Write_FSM|send:word_cnt[3] .is_wysiwyg = "true";
defparam \Write_FSM|send:word_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N10
cycloneive_lcell_comb \Write_FSM|send:word_cnt[4]~1 (
// Equation(s):
// \Write_FSM|send:word_cnt[4]~1_combout  = (\Write_FSM|send:word_cnt[4]~q  & (\Write_FSM|send:word_cnt[3]~2  $ (GND))) # (!\Write_FSM|send:word_cnt[4]~q  & (!\Write_FSM|send:word_cnt[3]~2  & VCC))
// \Write_FSM|send:word_cnt[4]~2  = CARRY((\Write_FSM|send:word_cnt[4]~q  & !\Write_FSM|send:word_cnt[3]~2 ))

	.dataa(\Write_FSM|send:word_cnt[4]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Write_FSM|send:word_cnt[3]~2 ),
	.combout(\Write_FSM|send:word_cnt[4]~1_combout ),
	.cout(\Write_FSM|send:word_cnt[4]~2 ));
// synopsys translate_off
defparam \Write_FSM|send:word_cnt[4]~1 .lut_mask = 16'hA50A;
defparam \Write_FSM|send:word_cnt[4]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y28_N11
dffeas \Write_FSM|send:word_cnt[4] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Write_FSM|send:word_cnt[4]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Write_FSM|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\Write_FSM|state_fsm.s_send~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Write_FSM|send:word_cnt[4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Write_FSM|send:word_cnt[4] .is_wysiwyg = "true";
defparam \Write_FSM|send:word_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N12
cycloneive_lcell_comb \Write_FSM|send:word_cnt[5]~1 (
// Equation(s):
// \Write_FSM|send:word_cnt[5]~1_combout  = (\Write_FSM|send:word_cnt[5]~q  & (!\Write_FSM|send:word_cnt[4]~2 )) # (!\Write_FSM|send:word_cnt[5]~q  & ((\Write_FSM|send:word_cnt[4]~2 ) # (GND)))
// \Write_FSM|send:word_cnt[5]~2  = CARRY((!\Write_FSM|send:word_cnt[4]~2 ) # (!\Write_FSM|send:word_cnt[5]~q ))

	.dataa(\Write_FSM|send:word_cnt[5]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Write_FSM|send:word_cnt[4]~2 ),
	.combout(\Write_FSM|send:word_cnt[5]~1_combout ),
	.cout(\Write_FSM|send:word_cnt[5]~2 ));
// synopsys translate_off
defparam \Write_FSM|send:word_cnt[5]~1 .lut_mask = 16'h5A5F;
defparam \Write_FSM|send:word_cnt[5]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y28_N13
dffeas \Write_FSM|send:word_cnt[5] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Write_FSM|send:word_cnt[5]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Write_FSM|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\Write_FSM|state_fsm.s_send~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Write_FSM|send:word_cnt[5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Write_FSM|send:word_cnt[5] .is_wysiwyg = "true";
defparam \Write_FSM|send:word_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N14
cycloneive_lcell_comb \Write_FSM|send:word_cnt[6]~1 (
// Equation(s):
// \Write_FSM|send:word_cnt[6]~1_combout  = (\Write_FSM|send:word_cnt[6]~q  & (\Write_FSM|send:word_cnt[5]~2  $ (GND))) # (!\Write_FSM|send:word_cnt[6]~q  & (!\Write_FSM|send:word_cnt[5]~2  & VCC))
// \Write_FSM|send:word_cnt[6]~2  = CARRY((\Write_FSM|send:word_cnt[6]~q  & !\Write_FSM|send:word_cnt[5]~2 ))

	.dataa(gnd),
	.datab(\Write_FSM|send:word_cnt[6]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Write_FSM|send:word_cnt[5]~2 ),
	.combout(\Write_FSM|send:word_cnt[6]~1_combout ),
	.cout(\Write_FSM|send:word_cnt[6]~2 ));
// synopsys translate_off
defparam \Write_FSM|send:word_cnt[6]~1 .lut_mask = 16'hC30C;
defparam \Write_FSM|send:word_cnt[6]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y28_N15
dffeas \Write_FSM|send:word_cnt[6] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Write_FSM|send:word_cnt[6]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Write_FSM|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\Write_FSM|state_fsm.s_send~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Write_FSM|send:word_cnt[6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Write_FSM|send:word_cnt[6] .is_wysiwyg = "true";
defparam \Write_FSM|send:word_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N16
cycloneive_lcell_comb \Write_FSM|send:word_cnt[7]~1 (
// Equation(s):
// \Write_FSM|send:word_cnt[7]~1_combout  = (\Write_FSM|send:word_cnt[7]~q  & (!\Write_FSM|send:word_cnt[6]~2 )) # (!\Write_FSM|send:word_cnt[7]~q  & ((\Write_FSM|send:word_cnt[6]~2 ) # (GND)))
// \Write_FSM|send:word_cnt[7]~2  = CARRY((!\Write_FSM|send:word_cnt[6]~2 ) # (!\Write_FSM|send:word_cnt[7]~q ))

	.dataa(gnd),
	.datab(\Write_FSM|send:word_cnt[7]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Write_FSM|send:word_cnt[6]~2 ),
	.combout(\Write_FSM|send:word_cnt[7]~1_combout ),
	.cout(\Write_FSM|send:word_cnt[7]~2 ));
// synopsys translate_off
defparam \Write_FSM|send:word_cnt[7]~1 .lut_mask = 16'h3C3F;
defparam \Write_FSM|send:word_cnt[7]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y28_N17
dffeas \Write_FSM|send:word_cnt[7] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Write_FSM|send:word_cnt[7]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Write_FSM|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\Write_FSM|state_fsm.s_send~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Write_FSM|send:word_cnt[7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Write_FSM|send:word_cnt[7] .is_wysiwyg = "true";
defparam \Write_FSM|send:word_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N18
cycloneive_lcell_comb \Write_FSM|send:word_cnt[8]~1 (
// Equation(s):
// \Write_FSM|send:word_cnt[8]~1_combout  = (\Write_FSM|send:word_cnt[8]~q  & (\Write_FSM|send:word_cnt[7]~2  $ (GND))) # (!\Write_FSM|send:word_cnt[8]~q  & (!\Write_FSM|send:word_cnt[7]~2  & VCC))
// \Write_FSM|send:word_cnt[8]~2  = CARRY((\Write_FSM|send:word_cnt[8]~q  & !\Write_FSM|send:word_cnt[7]~2 ))

	.dataa(gnd),
	.datab(\Write_FSM|send:word_cnt[8]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Write_FSM|send:word_cnt[7]~2 ),
	.combout(\Write_FSM|send:word_cnt[8]~1_combout ),
	.cout(\Write_FSM|send:word_cnt[8]~2 ));
// synopsys translate_off
defparam \Write_FSM|send:word_cnt[8]~1 .lut_mask = 16'hC30C;
defparam \Write_FSM|send:word_cnt[8]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y28_N19
dffeas \Write_FSM|send:word_cnt[8] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Write_FSM|send:word_cnt[8]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Write_FSM|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\Write_FSM|state_fsm.s_send~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Write_FSM|send:word_cnt[8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Write_FSM|send:word_cnt[8] .is_wysiwyg = "true";
defparam \Write_FSM|send:word_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N20
cycloneive_lcell_comb \Write_FSM|send:word_cnt[9]~1 (
// Equation(s):
// \Write_FSM|send:word_cnt[9]~1_combout  = (\Write_FSM|send:word_cnt[9]~q  & (!\Write_FSM|send:word_cnt[8]~2 )) # (!\Write_FSM|send:word_cnt[9]~q  & ((\Write_FSM|send:word_cnt[8]~2 ) # (GND)))
// \Write_FSM|send:word_cnt[9]~2  = CARRY((!\Write_FSM|send:word_cnt[8]~2 ) # (!\Write_FSM|send:word_cnt[9]~q ))

	.dataa(gnd),
	.datab(\Write_FSM|send:word_cnt[9]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Write_FSM|send:word_cnt[8]~2 ),
	.combout(\Write_FSM|send:word_cnt[9]~1_combout ),
	.cout(\Write_FSM|send:word_cnt[9]~2 ));
// synopsys translate_off
defparam \Write_FSM|send:word_cnt[9]~1 .lut_mask = 16'h3C3F;
defparam \Write_FSM|send:word_cnt[9]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y28_N21
dffeas \Write_FSM|send:word_cnt[9] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Write_FSM|send:word_cnt[9]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Write_FSM|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\Write_FSM|state_fsm.s_send~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Write_FSM|send:word_cnt[9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Write_FSM|send:word_cnt[9] .is_wysiwyg = "true";
defparam \Write_FSM|send:word_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N22
cycloneive_lcell_comb \Write_FSM|send:word_cnt[10]~1 (
// Equation(s):
// \Write_FSM|send:word_cnt[10]~1_combout  = (\Write_FSM|send:word_cnt[10]~q  & (\Write_FSM|send:word_cnt[9]~2  $ (GND))) # (!\Write_FSM|send:word_cnt[10]~q  & (!\Write_FSM|send:word_cnt[9]~2  & VCC))
// \Write_FSM|send:word_cnt[10]~2  = CARRY((\Write_FSM|send:word_cnt[10]~q  & !\Write_FSM|send:word_cnt[9]~2 ))

	.dataa(\Write_FSM|send:word_cnt[10]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Write_FSM|send:word_cnt[9]~2 ),
	.combout(\Write_FSM|send:word_cnt[10]~1_combout ),
	.cout(\Write_FSM|send:word_cnt[10]~2 ));
// synopsys translate_off
defparam \Write_FSM|send:word_cnt[10]~1 .lut_mask = 16'hA50A;
defparam \Write_FSM|send:word_cnt[10]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y28_N23
dffeas \Write_FSM|send:word_cnt[10] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Write_FSM|send:word_cnt[10]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Write_FSM|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\Write_FSM|state_fsm.s_send~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Write_FSM|send:word_cnt[10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Write_FSM|send:word_cnt[10] .is_wysiwyg = "true";
defparam \Write_FSM|send:word_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N24
cycloneive_lcell_comb \Write_FSM|send:word_cnt[11]~1 (
// Equation(s):
// \Write_FSM|send:word_cnt[11]~1_combout  = (\Write_FSM|send:word_cnt[11]~q  & (!\Write_FSM|send:word_cnt[10]~2 )) # (!\Write_FSM|send:word_cnt[11]~q  & ((\Write_FSM|send:word_cnt[10]~2 ) # (GND)))
// \Write_FSM|send:word_cnt[11]~2  = CARRY((!\Write_FSM|send:word_cnt[10]~2 ) # (!\Write_FSM|send:word_cnt[11]~q ))

	.dataa(gnd),
	.datab(\Write_FSM|send:word_cnt[11]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Write_FSM|send:word_cnt[10]~2 ),
	.combout(\Write_FSM|send:word_cnt[11]~1_combout ),
	.cout(\Write_FSM|send:word_cnt[11]~2 ));
// synopsys translate_off
defparam \Write_FSM|send:word_cnt[11]~1 .lut_mask = 16'h3C3F;
defparam \Write_FSM|send:word_cnt[11]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y28_N25
dffeas \Write_FSM|send:word_cnt[11] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Write_FSM|send:word_cnt[11]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Write_FSM|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\Write_FSM|state_fsm.s_send~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Write_FSM|send:word_cnt[11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Write_FSM|send:word_cnt[11] .is_wysiwyg = "true";
defparam \Write_FSM|send:word_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N26
cycloneive_lcell_comb \Write_FSM|send:word_cnt[12]~1 (
// Equation(s):
// \Write_FSM|send:word_cnt[12]~1_combout  = (\Write_FSM|send:word_cnt[12]~q  & (\Write_FSM|send:word_cnt[11]~2  $ (GND))) # (!\Write_FSM|send:word_cnt[12]~q  & (!\Write_FSM|send:word_cnt[11]~2  & VCC))
// \Write_FSM|send:word_cnt[12]~2  = CARRY((\Write_FSM|send:word_cnt[12]~q  & !\Write_FSM|send:word_cnt[11]~2 ))

	.dataa(\Write_FSM|send:word_cnt[12]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Write_FSM|send:word_cnt[11]~2 ),
	.combout(\Write_FSM|send:word_cnt[12]~1_combout ),
	.cout(\Write_FSM|send:word_cnt[12]~2 ));
// synopsys translate_off
defparam \Write_FSM|send:word_cnt[12]~1 .lut_mask = 16'hA50A;
defparam \Write_FSM|send:word_cnt[12]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y28_N27
dffeas \Write_FSM|send:word_cnt[12] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Write_FSM|send:word_cnt[12]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Write_FSM|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\Write_FSM|state_fsm.s_send~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Write_FSM|send:word_cnt[12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Write_FSM|send:word_cnt[12] .is_wysiwyg = "true";
defparam \Write_FSM|send:word_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N28
cycloneive_lcell_comb \Write_FSM|send:word_cnt[13]~1 (
// Equation(s):
// \Write_FSM|send:word_cnt[13]~1_combout  = (\Write_FSM|send:word_cnt[13]~q  & (!\Write_FSM|send:word_cnt[12]~2 )) # (!\Write_FSM|send:word_cnt[13]~q  & ((\Write_FSM|send:word_cnt[12]~2 ) # (GND)))
// \Write_FSM|send:word_cnt[13]~2  = CARRY((!\Write_FSM|send:word_cnt[12]~2 ) # (!\Write_FSM|send:word_cnt[13]~q ))

	.dataa(gnd),
	.datab(\Write_FSM|send:word_cnt[13]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Write_FSM|send:word_cnt[12]~2 ),
	.combout(\Write_FSM|send:word_cnt[13]~1_combout ),
	.cout(\Write_FSM|send:word_cnt[13]~2 ));
// synopsys translate_off
defparam \Write_FSM|send:word_cnt[13]~1 .lut_mask = 16'h3C3F;
defparam \Write_FSM|send:word_cnt[13]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y28_N29
dffeas \Write_FSM|send:word_cnt[13] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Write_FSM|send:word_cnt[13]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Write_FSM|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\Write_FSM|state_fsm.s_send~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Write_FSM|send:word_cnt[13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Write_FSM|send:word_cnt[13] .is_wysiwyg = "true";
defparam \Write_FSM|send:word_cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N30
cycloneive_lcell_comb \Write_FSM|send:word_cnt[14]~1 (
// Equation(s):
// \Write_FSM|send:word_cnt[14]~1_combout  = (\Write_FSM|send:word_cnt[14]~q  & (\Write_FSM|send:word_cnt[13]~2  $ (GND))) # (!\Write_FSM|send:word_cnt[14]~q  & (!\Write_FSM|send:word_cnt[13]~2  & VCC))
// \Write_FSM|send:word_cnt[14]~2  = CARRY((\Write_FSM|send:word_cnt[14]~q  & !\Write_FSM|send:word_cnt[13]~2 ))

	.dataa(\Write_FSM|send:word_cnt[14]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Write_FSM|send:word_cnt[13]~2 ),
	.combout(\Write_FSM|send:word_cnt[14]~1_combout ),
	.cout(\Write_FSM|send:word_cnt[14]~2 ));
// synopsys translate_off
defparam \Write_FSM|send:word_cnt[14]~1 .lut_mask = 16'hA50A;
defparam \Write_FSM|send:word_cnt[14]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y28_N31
dffeas \Write_FSM|send:word_cnt[14] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Write_FSM|send:word_cnt[14]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Write_FSM|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\Write_FSM|state_fsm.s_send~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Write_FSM|send:word_cnt[14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Write_FSM|send:word_cnt[14] .is_wysiwyg = "true";
defparam \Write_FSM|send:word_cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N0
cycloneive_lcell_comb \Write_FSM|send:word_cnt[15]~1 (
// Equation(s):
// \Write_FSM|send:word_cnt[15]~1_combout  = (\Write_FSM|send:word_cnt[15]~q  & (!\Write_FSM|send:word_cnt[14]~2 )) # (!\Write_FSM|send:word_cnt[15]~q  & ((\Write_FSM|send:word_cnt[14]~2 ) # (GND)))
// \Write_FSM|send:word_cnt[15]~2  = CARRY((!\Write_FSM|send:word_cnt[14]~2 ) # (!\Write_FSM|send:word_cnt[15]~q ))

	.dataa(gnd),
	.datab(\Write_FSM|send:word_cnt[15]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Write_FSM|send:word_cnt[14]~2 ),
	.combout(\Write_FSM|send:word_cnt[15]~1_combout ),
	.cout(\Write_FSM|send:word_cnt[15]~2 ));
// synopsys translate_off
defparam \Write_FSM|send:word_cnt[15]~1 .lut_mask = 16'h3C3F;
defparam \Write_FSM|send:word_cnt[15]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y27_N1
dffeas \Write_FSM|send:word_cnt[15] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Write_FSM|send:word_cnt[15]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Write_FSM|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\Write_FSM|state_fsm.s_send~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Write_FSM|send:word_cnt[15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Write_FSM|send:word_cnt[15] .is_wysiwyg = "true";
defparam \Write_FSM|send:word_cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N2
cycloneive_lcell_comb \Write_FSM|send:word_cnt[16]~1 (
// Equation(s):
// \Write_FSM|send:word_cnt[16]~1_combout  = (\Write_FSM|send:word_cnt[16]~q  & (\Write_FSM|send:word_cnt[15]~2  $ (GND))) # (!\Write_FSM|send:word_cnt[16]~q  & (!\Write_FSM|send:word_cnt[15]~2  & VCC))
// \Write_FSM|send:word_cnt[16]~2  = CARRY((\Write_FSM|send:word_cnt[16]~q  & !\Write_FSM|send:word_cnt[15]~2 ))

	.dataa(gnd),
	.datab(\Write_FSM|send:word_cnt[16]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Write_FSM|send:word_cnt[15]~2 ),
	.combout(\Write_FSM|send:word_cnt[16]~1_combout ),
	.cout(\Write_FSM|send:word_cnt[16]~2 ));
// synopsys translate_off
defparam \Write_FSM|send:word_cnt[16]~1 .lut_mask = 16'hC30C;
defparam \Write_FSM|send:word_cnt[16]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y27_N3
dffeas \Write_FSM|send:word_cnt[16] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Write_FSM|send:word_cnt[16]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Write_FSM|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\Write_FSM|state_fsm.s_send~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Write_FSM|send:word_cnt[16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Write_FSM|send:word_cnt[16] .is_wysiwyg = "true";
defparam \Write_FSM|send:word_cnt[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N4
cycloneive_lcell_comb \Write_FSM|send:word_cnt[17]~1 (
// Equation(s):
// \Write_FSM|send:word_cnt[17]~1_combout  = (\Write_FSM|send:word_cnt[17]~q  & (!\Write_FSM|send:word_cnt[16]~2 )) # (!\Write_FSM|send:word_cnt[17]~q  & ((\Write_FSM|send:word_cnt[16]~2 ) # (GND)))
// \Write_FSM|send:word_cnt[17]~2  = CARRY((!\Write_FSM|send:word_cnt[16]~2 ) # (!\Write_FSM|send:word_cnt[17]~q ))

	.dataa(gnd),
	.datab(\Write_FSM|send:word_cnt[17]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Write_FSM|send:word_cnt[16]~2 ),
	.combout(\Write_FSM|send:word_cnt[17]~1_combout ),
	.cout(\Write_FSM|send:word_cnt[17]~2 ));
// synopsys translate_off
defparam \Write_FSM|send:word_cnt[17]~1 .lut_mask = 16'h3C3F;
defparam \Write_FSM|send:word_cnt[17]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y27_N5
dffeas \Write_FSM|send:word_cnt[17] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Write_FSM|send:word_cnt[17]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Write_FSM|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\Write_FSM|state_fsm.s_send~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Write_FSM|send:word_cnt[17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Write_FSM|send:word_cnt[17] .is_wysiwyg = "true";
defparam \Write_FSM|send:word_cnt[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N6
cycloneive_lcell_comb \Write_FSM|send:word_cnt[18]~1 (
// Equation(s):
// \Write_FSM|send:word_cnt[18]~1_combout  = (\Write_FSM|send:word_cnt[18]~q  & (\Write_FSM|send:word_cnt[17]~2  $ (GND))) # (!\Write_FSM|send:word_cnt[18]~q  & (!\Write_FSM|send:word_cnt[17]~2  & VCC))
// \Write_FSM|send:word_cnt[18]~2  = CARRY((\Write_FSM|send:word_cnt[18]~q  & !\Write_FSM|send:word_cnt[17]~2 ))

	.dataa(\Write_FSM|send:word_cnt[18]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Write_FSM|send:word_cnt[17]~2 ),
	.combout(\Write_FSM|send:word_cnt[18]~1_combout ),
	.cout(\Write_FSM|send:word_cnt[18]~2 ));
// synopsys translate_off
defparam \Write_FSM|send:word_cnt[18]~1 .lut_mask = 16'hA50A;
defparam \Write_FSM|send:word_cnt[18]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y27_N7
dffeas \Write_FSM|send:word_cnt[18] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Write_FSM|send:word_cnt[18]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Write_FSM|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\Write_FSM|state_fsm.s_send~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Write_FSM|send:word_cnt[18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Write_FSM|send:word_cnt[18] .is_wysiwyg = "true";
defparam \Write_FSM|send:word_cnt[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N8
cycloneive_lcell_comb \Write_FSM|send:word_cnt[19]~1 (
// Equation(s):
// \Write_FSM|send:word_cnt[19]~1_combout  = (\Write_FSM|send:word_cnt[19]~q  & (!\Write_FSM|send:word_cnt[18]~2 )) # (!\Write_FSM|send:word_cnt[19]~q  & ((\Write_FSM|send:word_cnt[18]~2 ) # (GND)))
// \Write_FSM|send:word_cnt[19]~2  = CARRY((!\Write_FSM|send:word_cnt[18]~2 ) # (!\Write_FSM|send:word_cnt[19]~q ))

	.dataa(gnd),
	.datab(\Write_FSM|send:word_cnt[19]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Write_FSM|send:word_cnt[18]~2 ),
	.combout(\Write_FSM|send:word_cnt[19]~1_combout ),
	.cout(\Write_FSM|send:word_cnt[19]~2 ));
// synopsys translate_off
defparam \Write_FSM|send:word_cnt[19]~1 .lut_mask = 16'h3C3F;
defparam \Write_FSM|send:word_cnt[19]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y27_N9
dffeas \Write_FSM|send:word_cnt[19] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Write_FSM|send:word_cnt[19]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Write_FSM|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\Write_FSM|state_fsm.s_send~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Write_FSM|send:word_cnt[19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Write_FSM|send:word_cnt[19] .is_wysiwyg = "true";
defparam \Write_FSM|send:word_cnt[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N10
cycloneive_lcell_comb \Write_FSM|send:word_cnt[20]~1 (
// Equation(s):
// \Write_FSM|send:word_cnt[20]~1_combout  = (\Write_FSM|send:word_cnt[20]~q  & (\Write_FSM|send:word_cnt[19]~2  $ (GND))) # (!\Write_FSM|send:word_cnt[20]~q  & (!\Write_FSM|send:word_cnt[19]~2  & VCC))
// \Write_FSM|send:word_cnt[20]~2  = CARRY((\Write_FSM|send:word_cnt[20]~q  & !\Write_FSM|send:word_cnt[19]~2 ))

	.dataa(\Write_FSM|send:word_cnt[20]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Write_FSM|send:word_cnt[19]~2 ),
	.combout(\Write_FSM|send:word_cnt[20]~1_combout ),
	.cout(\Write_FSM|send:word_cnt[20]~2 ));
// synopsys translate_off
defparam \Write_FSM|send:word_cnt[20]~1 .lut_mask = 16'hA50A;
defparam \Write_FSM|send:word_cnt[20]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y27_N11
dffeas \Write_FSM|send:word_cnt[20] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Write_FSM|send:word_cnt[20]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Write_FSM|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\Write_FSM|state_fsm.s_send~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Write_FSM|send:word_cnt[20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Write_FSM|send:word_cnt[20] .is_wysiwyg = "true";
defparam \Write_FSM|send:word_cnt[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N12
cycloneive_lcell_comb \Write_FSM|send:word_cnt[21]~1 (
// Equation(s):
// \Write_FSM|send:word_cnt[21]~1_combout  = (\Write_FSM|send:word_cnt[21]~q  & (!\Write_FSM|send:word_cnt[20]~2 )) # (!\Write_FSM|send:word_cnt[21]~q  & ((\Write_FSM|send:word_cnt[20]~2 ) # (GND)))
// \Write_FSM|send:word_cnt[21]~2  = CARRY((!\Write_FSM|send:word_cnt[20]~2 ) # (!\Write_FSM|send:word_cnt[21]~q ))

	.dataa(\Write_FSM|send:word_cnt[21]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Write_FSM|send:word_cnt[20]~2 ),
	.combout(\Write_FSM|send:word_cnt[21]~1_combout ),
	.cout(\Write_FSM|send:word_cnt[21]~2 ));
// synopsys translate_off
defparam \Write_FSM|send:word_cnt[21]~1 .lut_mask = 16'h5A5F;
defparam \Write_FSM|send:word_cnt[21]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y27_N13
dffeas \Write_FSM|send:word_cnt[21] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Write_FSM|send:word_cnt[21]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Write_FSM|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\Write_FSM|state_fsm.s_send~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Write_FSM|send:word_cnt[21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Write_FSM|send:word_cnt[21] .is_wysiwyg = "true";
defparam \Write_FSM|send:word_cnt[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N14
cycloneive_lcell_comb \Write_FSM|send:word_cnt[22]~1 (
// Equation(s):
// \Write_FSM|send:word_cnt[22]~1_combout  = (\Write_FSM|send:word_cnt[22]~q  & (\Write_FSM|send:word_cnt[21]~2  $ (GND))) # (!\Write_FSM|send:word_cnt[22]~q  & (!\Write_FSM|send:word_cnt[21]~2  & VCC))
// \Write_FSM|send:word_cnt[22]~2  = CARRY((\Write_FSM|send:word_cnt[22]~q  & !\Write_FSM|send:word_cnt[21]~2 ))

	.dataa(gnd),
	.datab(\Write_FSM|send:word_cnt[22]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Write_FSM|send:word_cnt[21]~2 ),
	.combout(\Write_FSM|send:word_cnt[22]~1_combout ),
	.cout(\Write_FSM|send:word_cnt[22]~2 ));
// synopsys translate_off
defparam \Write_FSM|send:word_cnt[22]~1 .lut_mask = 16'hC30C;
defparam \Write_FSM|send:word_cnt[22]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y27_N15
dffeas \Write_FSM|send:word_cnt[22] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Write_FSM|send:word_cnt[22]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Write_FSM|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\Write_FSM|state_fsm.s_send~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Write_FSM|send:word_cnt[22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Write_FSM|send:word_cnt[22] .is_wysiwyg = "true";
defparam \Write_FSM|send:word_cnt[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N16
cycloneive_lcell_comb \Write_FSM|send:word_cnt[23]~1 (
// Equation(s):
// \Write_FSM|send:word_cnt[23]~1_combout  = (\Write_FSM|send:word_cnt[23]~q  & (!\Write_FSM|send:word_cnt[22]~2 )) # (!\Write_FSM|send:word_cnt[23]~q  & ((\Write_FSM|send:word_cnt[22]~2 ) # (GND)))
// \Write_FSM|send:word_cnt[23]~2  = CARRY((!\Write_FSM|send:word_cnt[22]~2 ) # (!\Write_FSM|send:word_cnt[23]~q ))

	.dataa(gnd),
	.datab(\Write_FSM|send:word_cnt[23]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Write_FSM|send:word_cnt[22]~2 ),
	.combout(\Write_FSM|send:word_cnt[23]~1_combout ),
	.cout(\Write_FSM|send:word_cnt[23]~2 ));
// synopsys translate_off
defparam \Write_FSM|send:word_cnt[23]~1 .lut_mask = 16'h3C3F;
defparam \Write_FSM|send:word_cnt[23]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y27_N17
dffeas \Write_FSM|send:word_cnt[23] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Write_FSM|send:word_cnt[23]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Write_FSM|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\Write_FSM|state_fsm.s_send~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Write_FSM|send:word_cnt[23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Write_FSM|send:word_cnt[23] .is_wysiwyg = "true";
defparam \Write_FSM|send:word_cnt[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N10
cycloneive_lcell_comb \Write_FSM|LessThan0~6 (
// Equation(s):
// \Write_FSM|LessThan0~6_combout  = (\Write_FSM|send:word_cnt[21]~q ) # ((\Write_FSM|send:word_cnt[22]~q ) # ((\Write_FSM|send:word_cnt[23]~q ) # (\Write_FSM|send:word_cnt[20]~q )))

	.dataa(\Write_FSM|send:word_cnt[21]~q ),
	.datab(\Write_FSM|send:word_cnt[22]~q ),
	.datac(\Write_FSM|send:word_cnt[23]~q ),
	.datad(\Write_FSM|send:word_cnt[20]~q ),
	.cin(gnd),
	.combout(\Write_FSM|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Write_FSM|LessThan0~6 .lut_mask = 16'hFFFE;
defparam \Write_FSM|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N24
cycloneive_lcell_comb \Write_FSM|LessThan0~5 (
// Equation(s):
// \Write_FSM|LessThan0~5_combout  = (\Write_FSM|send:word_cnt[19]~q ) # ((\Write_FSM|send:word_cnt[18]~q ) # ((\Write_FSM|send:word_cnt[17]~q ) # (\Write_FSM|send:word_cnt[16]~q )))

	.dataa(\Write_FSM|send:word_cnt[19]~q ),
	.datab(\Write_FSM|send:word_cnt[18]~q ),
	.datac(\Write_FSM|send:word_cnt[17]~q ),
	.datad(\Write_FSM|send:word_cnt[16]~q ),
	.cin(gnd),
	.combout(\Write_FSM|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Write_FSM|LessThan0~5 .lut_mask = 16'hFFFE;
defparam \Write_FSM|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N18
cycloneive_lcell_comb \Write_FSM|send:word_cnt[24]~1 (
// Equation(s):
// \Write_FSM|send:word_cnt[24]~1_combout  = (\Write_FSM|send:word_cnt[24]~q  & (\Write_FSM|send:word_cnt[23]~2  $ (GND))) # (!\Write_FSM|send:word_cnt[24]~q  & (!\Write_FSM|send:word_cnt[23]~2  & VCC))
// \Write_FSM|send:word_cnt[24]~2  = CARRY((\Write_FSM|send:word_cnt[24]~q  & !\Write_FSM|send:word_cnt[23]~2 ))

	.dataa(gnd),
	.datab(\Write_FSM|send:word_cnt[24]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Write_FSM|send:word_cnt[23]~2 ),
	.combout(\Write_FSM|send:word_cnt[24]~1_combout ),
	.cout(\Write_FSM|send:word_cnt[24]~2 ));
// synopsys translate_off
defparam \Write_FSM|send:word_cnt[24]~1 .lut_mask = 16'hC30C;
defparam \Write_FSM|send:word_cnt[24]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y27_N19
dffeas \Write_FSM|send:word_cnt[24] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Write_FSM|send:word_cnt[24]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Write_FSM|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\Write_FSM|state_fsm.s_send~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Write_FSM|send:word_cnt[24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Write_FSM|send:word_cnt[24] .is_wysiwyg = "true";
defparam \Write_FSM|send:word_cnt[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N20
cycloneive_lcell_comb \Write_FSM|send:word_cnt[25]~1 (
// Equation(s):
// \Write_FSM|send:word_cnt[25]~1_combout  = (\Write_FSM|send:word_cnt[25]~q  & (!\Write_FSM|send:word_cnt[24]~2 )) # (!\Write_FSM|send:word_cnt[25]~q  & ((\Write_FSM|send:word_cnt[24]~2 ) # (GND)))
// \Write_FSM|send:word_cnt[25]~2  = CARRY((!\Write_FSM|send:word_cnt[24]~2 ) # (!\Write_FSM|send:word_cnt[25]~q ))

	.dataa(gnd),
	.datab(\Write_FSM|send:word_cnt[25]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Write_FSM|send:word_cnt[24]~2 ),
	.combout(\Write_FSM|send:word_cnt[25]~1_combout ),
	.cout(\Write_FSM|send:word_cnt[25]~2 ));
// synopsys translate_off
defparam \Write_FSM|send:word_cnt[25]~1 .lut_mask = 16'h3C3F;
defparam \Write_FSM|send:word_cnt[25]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y27_N21
dffeas \Write_FSM|send:word_cnt[25] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Write_FSM|send:word_cnt[25]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Write_FSM|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\Write_FSM|state_fsm.s_send~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Write_FSM|send:word_cnt[25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Write_FSM|send:word_cnt[25] .is_wysiwyg = "true";
defparam \Write_FSM|send:word_cnt[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N22
cycloneive_lcell_comb \Write_FSM|send:word_cnt[26]~1 (
// Equation(s):
// \Write_FSM|send:word_cnt[26]~1_combout  = (\Write_FSM|send:word_cnt[26]~q  & (\Write_FSM|send:word_cnt[25]~2  $ (GND))) # (!\Write_FSM|send:word_cnt[26]~q  & (!\Write_FSM|send:word_cnt[25]~2  & VCC))
// \Write_FSM|send:word_cnt[26]~2  = CARRY((\Write_FSM|send:word_cnt[26]~q  & !\Write_FSM|send:word_cnt[25]~2 ))

	.dataa(\Write_FSM|send:word_cnt[26]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Write_FSM|send:word_cnt[25]~2 ),
	.combout(\Write_FSM|send:word_cnt[26]~1_combout ),
	.cout(\Write_FSM|send:word_cnt[26]~2 ));
// synopsys translate_off
defparam \Write_FSM|send:word_cnt[26]~1 .lut_mask = 16'hA50A;
defparam \Write_FSM|send:word_cnt[26]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y27_N23
dffeas \Write_FSM|send:word_cnt[26] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Write_FSM|send:word_cnt[26]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Write_FSM|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\Write_FSM|state_fsm.s_send~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Write_FSM|send:word_cnt[26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Write_FSM|send:word_cnt[26] .is_wysiwyg = "true";
defparam \Write_FSM|send:word_cnt[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N24
cycloneive_lcell_comb \Write_FSM|send:word_cnt[27]~1 (
// Equation(s):
// \Write_FSM|send:word_cnt[27]~1_combout  = (\Write_FSM|send:word_cnt[27]~q  & (!\Write_FSM|send:word_cnt[26]~2 )) # (!\Write_FSM|send:word_cnt[27]~q  & ((\Write_FSM|send:word_cnt[26]~2 ) # (GND)))
// \Write_FSM|send:word_cnt[27]~2  = CARRY((!\Write_FSM|send:word_cnt[26]~2 ) # (!\Write_FSM|send:word_cnt[27]~q ))

	.dataa(gnd),
	.datab(\Write_FSM|send:word_cnt[27]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Write_FSM|send:word_cnt[26]~2 ),
	.combout(\Write_FSM|send:word_cnt[27]~1_combout ),
	.cout(\Write_FSM|send:word_cnt[27]~2 ));
// synopsys translate_off
defparam \Write_FSM|send:word_cnt[27]~1 .lut_mask = 16'h3C3F;
defparam \Write_FSM|send:word_cnt[27]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y27_N25
dffeas \Write_FSM|send:word_cnt[27] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Write_FSM|send:word_cnt[27]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Write_FSM|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\Write_FSM|state_fsm.s_send~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Write_FSM|send:word_cnt[27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Write_FSM|send:word_cnt[27] .is_wysiwyg = "true";
defparam \Write_FSM|send:word_cnt[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N12
cycloneive_lcell_comb \Write_FSM|LessThan0~7 (
// Equation(s):
// \Write_FSM|LessThan0~7_combout  = (\Write_FSM|send:word_cnt[25]~q ) # ((\Write_FSM|send:word_cnt[26]~q ) # ((\Write_FSM|send:word_cnt[27]~q ) # (\Write_FSM|send:word_cnt[24]~q )))

	.dataa(\Write_FSM|send:word_cnt[25]~q ),
	.datab(\Write_FSM|send:word_cnt[26]~q ),
	.datac(\Write_FSM|send:word_cnt[27]~q ),
	.datad(\Write_FSM|send:word_cnt[24]~q ),
	.cin(gnd),
	.combout(\Write_FSM|LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Write_FSM|LessThan0~7 .lut_mask = 16'hFFFE;
defparam \Write_FSM|LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N26
cycloneive_lcell_comb \Write_FSM|send:word_cnt[28]~1 (
// Equation(s):
// \Write_FSM|send:word_cnt[28]~1_combout  = (\Write_FSM|send:word_cnt[28]~q  & (\Write_FSM|send:word_cnt[27]~2  $ (GND))) # (!\Write_FSM|send:word_cnt[28]~q  & (!\Write_FSM|send:word_cnt[27]~2  & VCC))
// \Write_FSM|send:word_cnt[28]~2  = CARRY((\Write_FSM|send:word_cnt[28]~q  & !\Write_FSM|send:word_cnt[27]~2 ))

	.dataa(\Write_FSM|send:word_cnt[28]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Write_FSM|send:word_cnt[27]~2 ),
	.combout(\Write_FSM|send:word_cnt[28]~1_combout ),
	.cout(\Write_FSM|send:word_cnt[28]~2 ));
// synopsys translate_off
defparam \Write_FSM|send:word_cnt[28]~1 .lut_mask = 16'hA50A;
defparam \Write_FSM|send:word_cnt[28]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y27_N27
dffeas \Write_FSM|send:word_cnt[28] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Write_FSM|send:word_cnt[28]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Write_FSM|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\Write_FSM|state_fsm.s_send~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Write_FSM|send:word_cnt[28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Write_FSM|send:word_cnt[28] .is_wysiwyg = "true";
defparam \Write_FSM|send:word_cnt[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N28
cycloneive_lcell_comb \Write_FSM|send:word_cnt[29]~1 (
// Equation(s):
// \Write_FSM|send:word_cnt[29]~1_combout  = (\Write_FSM|send:word_cnt[29]~q  & (!\Write_FSM|send:word_cnt[28]~2 )) # (!\Write_FSM|send:word_cnt[29]~q  & ((\Write_FSM|send:word_cnt[28]~2 ) # (GND)))
// \Write_FSM|send:word_cnt[29]~2  = CARRY((!\Write_FSM|send:word_cnt[28]~2 ) # (!\Write_FSM|send:word_cnt[29]~q ))

	.dataa(gnd),
	.datab(\Write_FSM|send:word_cnt[29]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Write_FSM|send:word_cnt[28]~2 ),
	.combout(\Write_FSM|send:word_cnt[29]~1_combout ),
	.cout(\Write_FSM|send:word_cnt[29]~2 ));
// synopsys translate_off
defparam \Write_FSM|send:word_cnt[29]~1 .lut_mask = 16'h3C3F;
defparam \Write_FSM|send:word_cnt[29]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y27_N29
dffeas \Write_FSM|send:word_cnt[29] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Write_FSM|send:word_cnt[29]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Write_FSM|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\Write_FSM|state_fsm.s_send~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Write_FSM|send:word_cnt[29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Write_FSM|send:word_cnt[29] .is_wysiwyg = "true";
defparam \Write_FSM|send:word_cnt[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N30
cycloneive_lcell_comb \Write_FSM|send:word_cnt[30]~1 (
// Equation(s):
// \Write_FSM|send:word_cnt[30]~1_combout  = \Write_FSM|send:word_cnt[30]~q  $ (!\Write_FSM|send:word_cnt[29]~2 )

	.dataa(\Write_FSM|send:word_cnt[30]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Write_FSM|send:word_cnt[29]~2 ),
	.combout(\Write_FSM|send:word_cnt[30]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Write_FSM|send:word_cnt[30]~1 .lut_mask = 16'hA5A5;
defparam \Write_FSM|send:word_cnt[30]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y27_N31
dffeas \Write_FSM|send:word_cnt[30] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Write_FSM|send:word_cnt[30]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Write_FSM|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\Write_FSM|state_fsm.s_send~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Write_FSM|send:word_cnt[30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Write_FSM|send:word_cnt[30] .is_wysiwyg = "true";
defparam \Write_FSM|send:word_cnt[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N30
cycloneive_lcell_comb \Write_FSM|LessThan0~8 (
// Equation(s):
// \Write_FSM|LessThan0~8_combout  = (\Write_FSM|LessThan0~7_combout ) # ((\Write_FSM|send:word_cnt[30]~q ) # ((\Write_FSM|send:word_cnt[28]~q ) # (\Write_FSM|send:word_cnt[29]~q )))

	.dataa(\Write_FSM|LessThan0~7_combout ),
	.datab(\Write_FSM|send:word_cnt[30]~q ),
	.datac(\Write_FSM|send:word_cnt[28]~q ),
	.datad(\Write_FSM|send:word_cnt[29]~q ),
	.cin(gnd),
	.combout(\Write_FSM|LessThan0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Write_FSM|LessThan0~8 .lut_mask = 16'hFFFE;
defparam \Write_FSM|LessThan0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N0
cycloneive_lcell_comb \Write_FSM|LessThan0~3 (
// Equation(s):
// \Write_FSM|LessThan0~3_combout  = (\Write_FSM|send:word_cnt[14]~q ) # ((\Write_FSM|send:word_cnt[15]~q ) # ((\Write_FSM|send:word_cnt[12]~q ) # (\Write_FSM|send:word_cnt[13]~q )))

	.dataa(\Write_FSM|send:word_cnt[14]~q ),
	.datab(\Write_FSM|send:word_cnt[15]~q ),
	.datac(\Write_FSM|send:word_cnt[12]~q ),
	.datad(\Write_FSM|send:word_cnt[13]~q ),
	.cin(gnd),
	.combout(\Write_FSM|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Write_FSM|LessThan0~3 .lut_mask = 16'hFFFE;
defparam \Write_FSM|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N24
cycloneive_lcell_comb \Write_FSM|LessThan0~1 (
// Equation(s):
// \Write_FSM|LessThan0~1_combout  = (\Write_FSM|send:word_cnt[5]~q ) # ((\Write_FSM|send:word_cnt[6]~q ) # ((\Write_FSM|send:word_cnt[7]~q ) # (\Write_FSM|send:word_cnt[4]~q )))

	.dataa(\Write_FSM|send:word_cnt[5]~q ),
	.datab(\Write_FSM|send:word_cnt[6]~q ),
	.datac(\Write_FSM|send:word_cnt[7]~q ),
	.datad(\Write_FSM|send:word_cnt[4]~q ),
	.cin(gnd),
	.combout(\Write_FSM|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Write_FSM|LessThan0~1 .lut_mask = 16'hFFFE;
defparam \Write_FSM|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N16
cycloneive_lcell_comb \Write_FSM|LessThan0~0 (
// Equation(s):
// \Write_FSM|LessThan0~0_combout  = (\Write_FSM|send:word_cnt[3]~q ) # ((\Write_FSM|send:word_cnt[2]~q  & (\Write_FSM|send:word_cnt[0]~q  & \Write_FSM|send:word_cnt[1]~q )))

	.dataa(\Write_FSM|send:word_cnt[2]~q ),
	.datab(\Write_FSM|send:word_cnt[0]~q ),
	.datac(\Write_FSM|send:word_cnt[3]~q ),
	.datad(\Write_FSM|send:word_cnt[1]~q ),
	.cin(gnd),
	.combout(\Write_FSM|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Write_FSM|LessThan0~0 .lut_mask = 16'hF8F0;
defparam \Write_FSM|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N10
cycloneive_lcell_comb \Write_FSM|LessThan0~2 (
// Equation(s):
// \Write_FSM|LessThan0~2_combout  = (\Write_FSM|send:word_cnt[9]~q ) # ((\Write_FSM|send:word_cnt[10]~q ) # ((\Write_FSM|send:word_cnt[11]~q ) # (\Write_FSM|send:word_cnt[8]~q )))

	.dataa(\Write_FSM|send:word_cnt[9]~q ),
	.datab(\Write_FSM|send:word_cnt[10]~q ),
	.datac(\Write_FSM|send:word_cnt[11]~q ),
	.datad(\Write_FSM|send:word_cnt[8]~q ),
	.cin(gnd),
	.combout(\Write_FSM|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Write_FSM|LessThan0~2 .lut_mask = 16'hFFFE;
defparam \Write_FSM|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N12
cycloneive_lcell_comb \Write_FSM|LessThan0~4 (
// Equation(s):
// \Write_FSM|LessThan0~4_combout  = (\Write_FSM|LessThan0~3_combout ) # ((\Write_FSM|LessThan0~1_combout ) # ((\Write_FSM|LessThan0~0_combout ) # (\Write_FSM|LessThan0~2_combout )))

	.dataa(\Write_FSM|LessThan0~3_combout ),
	.datab(\Write_FSM|LessThan0~1_combout ),
	.datac(\Write_FSM|LessThan0~0_combout ),
	.datad(\Write_FSM|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\Write_FSM|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Write_FSM|LessThan0~4 .lut_mask = 16'hFFFE;
defparam \Write_FSM|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N0
cycloneive_lcell_comb \Write_FSM|LessThan0~9 (
// Equation(s):
// \Write_FSM|LessThan0~9_combout  = (\Write_FSM|LessThan0~6_combout ) # ((\Write_FSM|LessThan0~5_combout ) # ((\Write_FSM|LessThan0~8_combout ) # (\Write_FSM|LessThan0~4_combout )))

	.dataa(\Write_FSM|LessThan0~6_combout ),
	.datab(\Write_FSM|LessThan0~5_combout ),
	.datac(\Write_FSM|LessThan0~8_combout ),
	.datad(\Write_FSM|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\Write_FSM|LessThan0~9_combout ),
	.cout());
// synopsys translate_off
defparam \Write_FSM|LessThan0~9 .lut_mask = 16'hFFFE;
defparam \Write_FSM|LessThan0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N20
cycloneive_lcell_comb \Write_FSM|Selector3~0 (
// Equation(s):
// \Write_FSM|Selector3~0_combout  = (!\Write_FSM|state_fsm.s_idle~q  & \we~q )

	.dataa(\Write_FSM|state_fsm.s_idle~q ),
	.datab(gnd),
	.datac(\we~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Write_FSM|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Write_FSM|Selector3~0 .lut_mask = 16'h5050;
defparam \Write_FSM|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y27_N21
dffeas \Write_FSM|state_fsm.s_low (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Write_FSM|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Write_FSM|state_fsm.s_low~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Write_FSM|state_fsm.s_low .is_wysiwyg = "true";
defparam \Write_FSM|state_fsm.s_low .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N12
cycloneive_lcell_comb \Write_FSM|Selector4~0 (
// Equation(s):
// \Write_FSM|Selector4~0_combout  = (\Write_FSM|state_fsm.s_low~q ) # ((!\Write_FSM|LessThan0~9_combout  & \Write_FSM|state_fsm.s_send~q ))

	.dataa(gnd),
	.datab(\Write_FSM|LessThan0~9_combout ),
	.datac(\Write_FSM|state_fsm.s_send~q ),
	.datad(\Write_FSM|state_fsm.s_low~q ),
	.cin(gnd),
	.combout(\Write_FSM|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Write_FSM|Selector4~0 .lut_mask = 16'hFF30;
defparam \Write_FSM|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y27_N13
dffeas \Write_FSM|state_fsm.s_send (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Write_FSM|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Write_FSM|state_fsm.s_send~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Write_FSM|state_fsm.s_send .is_wysiwyg = "true";
defparam \Write_FSM|state_fsm.s_send .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N26
cycloneive_lcell_comb \Write_FSM|state_fsm~9 (
// Equation(s):
// \Write_FSM|state_fsm~9_combout  = (\Write_FSM|state_fsm.s_send~q  & \Write_FSM|LessThan0~9_combout )

	.dataa(\Write_FSM|state_fsm.s_send~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Write_FSM|LessThan0~9_combout ),
	.cin(gnd),
	.combout(\Write_FSM|state_fsm~9_combout ),
	.cout());
// synopsys translate_off
defparam \Write_FSM|state_fsm~9 .lut_mask = 16'hAA00;
defparam \Write_FSM|state_fsm~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y27_N11
dffeas \Write_FSM|state_fsm.s_high (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Write_FSM|state_fsm~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Write_FSM|state_fsm.s_high~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Write_FSM|state_fsm.s_high .is_wysiwyg = "true";
defparam \Write_FSM|state_fsm.s_high .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N30
cycloneive_lcell_comb \Write_FSM|Selector2~0 (
// Equation(s):
// \Write_FSM|Selector2~0_combout  = (!\Write_FSM|state_fsm.s_high~q  & ((\we~q ) # (\Write_FSM|state_fsm.s_idle~q )))

	.dataa(\we~q ),
	.datab(gnd),
	.datac(\Write_FSM|state_fsm.s_idle~q ),
	.datad(\Write_FSM|state_fsm.s_high~q ),
	.cin(gnd),
	.combout(\Write_FSM|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Write_FSM|Selector2~0 .lut_mask = 16'h00FA;
defparam \Write_FSM|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y27_N31
dffeas \Write_FSM|state_fsm.s_idle (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Write_FSM|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Write_FSM|state_fsm.s_idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Write_FSM|state_fsm.s_idle .is_wysiwyg = "true";
defparam \Write_FSM|state_fsm.s_idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N26
cycloneive_lcell_comb \Write_FSM|Selector0~0 (
// Equation(s):
// \Write_FSM|Selector0~0_combout  = ((\Write_FSM|ready~q  & \Write_FSM|state_fsm.s_send~q )) # (!\Write_FSM|state_fsm.s_idle~q )

	.dataa(\Write_FSM|state_fsm.s_idle~q ),
	.datab(gnd),
	.datac(\Write_FSM|ready~q ),
	.datad(\Write_FSM|state_fsm.s_send~q ),
	.cin(gnd),
	.combout(\Write_FSM|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Write_FSM|Selector0~0 .lut_mask = 16'hF555;
defparam \Write_FSM|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y27_N27
dffeas \Write_FSM|ready (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Write_FSM|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Write_FSM|ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Write_FSM|ready .is_wysiwyg = "true";
defparam \Write_FSM|ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N6
cycloneive_lcell_comb \byte_cnt[0]~8 (
// Equation(s):
// \byte_cnt[0]~8_combout  = byte_cnt[0] $ (VCC)
// \byte_cnt[0]~9  = CARRY(byte_cnt[0])

	.dataa(byte_cnt[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\byte_cnt[0]~8_combout ),
	.cout(\byte_cnt[0]~9 ));
// synopsys translate_off
defparam \byte_cnt[0]~8 .lut_mask = 16'h55AA;
defparam \byte_cnt[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G14
cycloneive_clkctrl \PH90_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\PH90_inst|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \PH90_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .clock_type = "global clock";
defparam \PH90_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N2
cycloneive_lcell_comb \Read_FSM|Add0~0 (
// Equation(s):
// \Read_FSM|Add0~0_combout  = \Read_FSM|read:word_cnt[0]~q  $ (VCC)
// \Read_FSM|Add0~1  = CARRY(\Read_FSM|read:word_cnt[0]~q )

	.dataa(gnd),
	.datab(\Read_FSM|read:word_cnt[0]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Read_FSM|Add0~0_combout ),
	.cout(\Read_FSM|Add0~1 ));
// synopsys translate_off
defparam \Read_FSM|Add0~0 .lut_mask = 16'h33CC;
defparam \Read_FSM|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X43_Y34_N22
cycloneive_io_ibuf \CTRL~input (
	.i(CTRL),
	.ibar(gnd),
	.o(\CTRL~input_o ));
// synopsys translate_off
defparam \CTRL~input .bus_hold = "false";
defparam \CTRL~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X40_Y24_N3
dffeas \Write_FSM|word_sent (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Write_FSM|state_fsm.s_high~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Write_FSM|word_sent~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Write_FSM|word_sent .is_wysiwyg = "true";
defparam \Write_FSM|word_sent .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N18
cycloneive_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = (\rr_state.s7~q  & (((!byte_cnt[1] & \Mux25~2_combout )) # (!\Write_FSM|word_sent~q )))

	.dataa(\Write_FSM|word_sent~q ),
	.datab(byte_cnt[1]),
	.datac(\Mux25~2_combout ),
	.datad(\rr_state.s7~q ),
	.cin(gnd),
	.combout(\Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~0 .lut_mask = 16'h7500;
defparam \Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N10
cycloneive_lcell_comb \LessThan10~0 (
// Equation(s):
// \LessThan10~0_combout  = (idle_cnt[3] & ((idle_cnt[2]) # ((idle_cnt[0] & idle_cnt[1]))))

	.dataa(idle_cnt[0]),
	.datab(idle_cnt[3]),
	.datac(idle_cnt[1]),
	.datad(idle_cnt[2]),
	.cin(gnd),
	.combout(\LessThan10~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan10~0 .lut_mask = 16'hCC80;
defparam \LessThan10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N16
cycloneive_lcell_comb \process_1~1 (
// Equation(s):
// \process_1~1_combout  = (!\LessThan10~0_combout  & \Selector2~0_combout )

	.dataa(\LessThan10~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector2~0_combout ),
	.cin(gnd),
	.combout(\process_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \process_1~1 .lut_mask = 16'h5500;
defparam \process_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N6
cycloneive_lcell_comb \Selector0~1 (
// Equation(s):
// \Selector0~1_combout  = (\current_task.reading~q  & ((\Selector0~0_combout ) # ((!\process_1~1_combout  & \rr_state.s8~q ))))

	.dataa(\Selector0~0_combout ),
	.datab(\process_1~1_combout ),
	.datac(\rr_state.s8~q ),
	.datad(\current_task.reading~q ),
	.cin(gnd),
	.combout(\Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~1 .lut_mask = 16'hBA00;
defparam \Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N22
cycloneive_io_ibuf \btn~input (
	.i(btn),
	.ibar(gnd),
	.o(\btn~input_o ));
// synopsys translate_off
defparam \btn~input .bus_hold = "false";
defparam \btn~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N4
cycloneive_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = (\rr_state.s8~q  & (\process_1~1_combout  & ((\rr_state.s0~q ) # (!\btn~input_o )))) # (!\rr_state.s8~q  & (((\rr_state.s0~q )) # (!\btn~input_o )))

	.dataa(\rr_state.s8~q ),
	.datab(\btn~input_o ),
	.datac(\rr_state.s0~q ),
	.datad(\process_1~1_combout ),
	.cin(gnd),
	.combout(\Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~0 .lut_mask = 16'hF351;
defparam \Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N5
dffeas \rr_state.s0 (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector4~0_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_state.s0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr_state.s0 .is_wysiwyg = "true";
defparam \rr_state.s0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N8
cycloneive_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = (!\rr_state.s0~q  & !\btn~input_o )

	.dataa(gnd),
	.datab(\rr_state.s0~q ),
	.datac(\btn~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~0 .lut_mask = 16'h0303;
defparam \Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N9
dffeas \rr_state.s1 (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector5~0_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_state.s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr_state.s1 .is_wysiwyg = "true";
defparam \rr_state.s1 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y24_N27
dffeas \Read_FSM|busy_signal (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Read_FSM|state_fsm.s_read~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Read_FSM|busy_signal~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Read_FSM|busy_signal .is_wysiwyg = "true";
defparam \Read_FSM|busy_signal .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N24
cycloneive_lcell_comb \Read_FSM|state_fsm.s_error~0 (
// Equation(s):
// \Read_FSM|state_fsm.s_error~0_combout  = (\Read_FSM|state_fsm.s_error~q ) # ((!\pin_in~combout  & \Read_FSM|state_fsm.s_high~q ))

	.dataa(gnd),
	.datab(\pin_in~combout ),
	.datac(\Read_FSM|state_fsm.s_error~q ),
	.datad(\Read_FSM|state_fsm.s_high~q ),
	.cin(gnd),
	.combout(\Read_FSM|state_fsm.s_error~0_combout ),
	.cout());
// synopsys translate_off
defparam \Read_FSM|state_fsm.s_error~0 .lut_mask = 16'hF3F0;
defparam \Read_FSM|state_fsm.s_error~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N25
dffeas \Read_FSM|state_fsm.s_error (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Read_FSM|state_fsm.s_error~0_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Read_FSM|state_fsm.s_error~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Read_FSM|state_fsm.s_error .is_wysiwyg = "true";
defparam \Read_FSM|state_fsm.s_error .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y24_N11
dffeas \Read_FSM|error_signal (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Read_FSM|state_fsm.s_error~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Read_FSM|error_signal~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Read_FSM|error_signal .is_wysiwyg = "true";
defparam \Read_FSM|error_signal .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N18
cycloneive_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = (!\Read_FSM|error_signal~q  & !\Read_FSM|readable~q )

	.dataa(\Read_FSM|error_signal~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Read_FSM|readable~q ),
	.cin(gnd),
	.combout(\Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~0 .lut_mask = 16'h0055;
defparam \Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N8
cycloneive_lcell_comb \Selector7~1 (
// Equation(s):
// \Selector7~1_combout  = (\Read_FSM|busy_signal~q  & ((\rr_state.s2~q ) # ((\rr_state.s3~q  & \Selector7~0_combout )))) # (!\Read_FSM|busy_signal~q  & (((\rr_state.s3~q  & \Selector7~0_combout ))))

	.dataa(\Read_FSM|busy_signal~q ),
	.datab(\rr_state.s2~q ),
	.datac(\rr_state.s3~q ),
	.datad(\Selector7~0_combout ),
	.cin(gnd),
	.combout(\Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~1 .lut_mask = 16'hF888;
defparam \Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y24_N9
dffeas \rr_state.s3 (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector7~1_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_state.s3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr_state.s3 .is_wysiwyg = "true";
defparam \rr_state.s3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N22
cycloneive_lcell_comb \RR_addr[0]~0 (
// Equation(s):
// \RR_addr[0]~0_combout  = (\rr_state.s3~q  & \Read_FSM|readable~q )

	.dataa(\rr_state.s3~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Read_FSM|readable~q ),
	.cin(gnd),
	.combout(\RR_addr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RR_addr[0]~0 .lut_mask = 16'hAA00;
defparam \RR_addr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N0
cycloneive_lcell_comb \Mux25~0 (
// Equation(s):
// \Mux25~0_combout  = (!byte_cnt[3] & (!byte_cnt[5] & (!byte_cnt[4] & !byte_cnt[2])))

	.dataa(byte_cnt[3]),
	.datab(byte_cnt[5]),
	.datac(byte_cnt[4]),
	.datad(byte_cnt[2]),
	.cin(gnd),
	.combout(\Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux25~0 .lut_mask = 16'h0001;
defparam \Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N2
cycloneive_lcell_comb \Mux25~1 (
// Equation(s):
// \Mux25~1_combout  = (\Mux25~0_combout  & (!byte_cnt[7] & (byte_cnt[1] & !byte_cnt[6])))

	.dataa(\Mux25~0_combout ),
	.datab(byte_cnt[7]),
	.datac(byte_cnt[1]),
	.datad(byte_cnt[6]),
	.cin(gnd),
	.combout(\Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux25~1 .lut_mask = 16'h0020;
defparam \Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N30
cycloneive_lcell_comb \word_in[7]~0 (
// Equation(s):
// \word_in[7]~0_combout  = (!byte_cnt[0]) # (!byte_cnt[1])

	.dataa(gnd),
	.datab(gnd),
	.datac(byte_cnt[1]),
	.datad(byte_cnt[0]),
	.cin(gnd),
	.combout(\word_in[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \word_in[7]~0 .lut_mask = 16'h0FFF;
defparam \word_in[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N24
cycloneive_lcell_comb \word_in[7]~1 (
// Equation(s):
// \word_in[7]~1_combout  = (\Mux25~0_combout  & (!byte_cnt[7] & (\word_in[7]~0_combout  & !byte_cnt[6])))

	.dataa(\Mux25~0_combout ),
	.datab(byte_cnt[7]),
	.datac(\word_in[7]~0_combout ),
	.datad(byte_cnt[6]),
	.cin(gnd),
	.combout(\word_in[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \word_in[7]~1 .lut_mask = 16'h0020;
defparam \word_in[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N10
cycloneive_lcell_comb \Selector6~0 (
// Equation(s):
// \Selector6~0_combout  = (\rr_state.s3~q  & (\word_in[7]~1_combout  & (\Read_FSM|error_signal~q  & !\Read_FSM|readable~q )))

	.dataa(\rr_state.s3~q ),
	.datab(\word_in[7]~1_combout ),
	.datac(\Read_FSM|error_signal~q ),
	.datad(\Read_FSM|readable~q ),
	.cin(gnd),
	.combout(\Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~0 .lut_mask = 16'h0080;
defparam \Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N26
cycloneive_lcell_comb \Selector6~1 (
// Equation(s):
// \Selector6~1_combout  = (\rr_state.s1~q ) # ((\Selector6~0_combout ) # ((\rr_state.s2~q  & !\Read_FSM|busy_signal~q )))

	.dataa(\rr_state.s1~q ),
	.datab(\rr_state.s2~q ),
	.datac(\Read_FSM|busy_signal~q ),
	.datad(\Selector6~0_combout ),
	.cin(gnd),
	.combout(\Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~1 .lut_mask = 16'hFFAE;
defparam \Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N4
cycloneive_lcell_comb \Selector6~2 (
// Equation(s):
// \Selector6~2_combout  = (\Selector6~1_combout ) # ((\RR_addr[0]~0_combout  & ((!\Mux25~1_combout ) # (!byte_cnt[0]))))

	.dataa(byte_cnt[0]),
	.datab(\RR_addr[0]~0_combout ),
	.datac(\Mux25~1_combout ),
	.datad(\Selector6~1_combout ),
	.cin(gnd),
	.combout(\Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~2 .lut_mask = 16'hFF4C;
defparam \Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y24_N5
dffeas \rr_state.s2 (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector6~2_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_state.s2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr_state.s2 .is_wysiwyg = "true";
defparam \rr_state.s2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N16
cycloneive_lcell_comb WideOr2(
// Equation(s):
// \WideOr2~combout  = (\rr_state.s2~q ) # ((\rr_state.s6~q ) # (\rr_state.s3~q ))

	.dataa(\rr_state.s2~q ),
	.datab(\rr_state.s6~q ),
	.datac(\rr_state.s3~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\WideOr2~combout ),
	.cout());
// synopsys translate_off
defparam WideOr2.lut_mask = 16'hFEFE;
defparam WideOr2.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N12
cycloneive_lcell_comb \Selector0~2 (
// Equation(s):
// \Selector0~2_combout  = (\Selector0~1_combout ) # ((\rr_state.s1~q ) # ((\current_task.reading~q  & \WideOr2~combout )))

	.dataa(\Selector0~1_combout ),
	.datab(\rr_state.s1~q ),
	.datac(\current_task.reading~q ),
	.datad(\WideOr2~combout ),
	.cin(gnd),
	.combout(\Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~2 .lut_mask = 16'hFEEE;
defparam \Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N13
dffeas \current_task.reading (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector0~2_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\current_task.reading~q ),
	.prn(vcc));
// synopsys translate_off
defparam \current_task.reading .is_wysiwyg = "true";
defparam \current_task.reading .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N22
cycloneive_lcell_comb pin_in(
// Equation(s):
// \pin_in~combout  = (\current_task.reading~q  & (\CTRL~input_o )) # (!\current_task.reading~q  & ((\pin_in~combout )))

	.dataa(\CTRL~input_o ),
	.datab(gnd),
	.datac(\pin_in~combout ),
	.datad(\current_task.reading~q ),
	.cin(gnd),
	.combout(\pin_in~combout ),
	.cout());
// synopsys translate_off
defparam pin_in.lut_mask = 16'hAAF0;
defparam pin_in.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N12
cycloneive_lcell_comb \Selector15~2 (
// Equation(s):
// \Selector15~2_combout  = (\re~q ) # ((\rr_state.s3~q ) # ((\rr_state.s2~q ) # (\rr_state.s1~q )))

	.dataa(\re~q ),
	.datab(\rr_state.s3~q ),
	.datac(\rr_state.s2~q ),
	.datad(\rr_state.s1~q ),
	.cin(gnd),
	.combout(\Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~2 .lut_mask = 16'hFFFE;
defparam \Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N28
cycloneive_lcell_comb \Selector15~0 (
// Equation(s):
// \Selector15~0_combout  = ((!\Read_FSM|readable~q  & ((\word_in[7]~1_combout ) # (!\Read_FSM|error_signal~q )))) # (!\rr_state.s3~q )

	.dataa(\rr_state.s3~q ),
	.datab(\word_in[7]~1_combout ),
	.datac(\Read_FSM|readable~q ),
	.datad(\Read_FSM|error_signal~q ),
	.cin(gnd),
	.combout(\Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~0 .lut_mask = 16'h5D5F;
defparam \Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N6
cycloneive_lcell_comb \Selector15~1 (
// Equation(s):
// \Selector15~1_combout  = (\Selector15~0_combout ) # ((\Read_FSM|readable~q  & ((!byte_cnt[0]) # (!\Mux25~1_combout ))))

	.dataa(\Mux25~1_combout ),
	.datab(\Selector15~0_combout ),
	.datac(byte_cnt[0]),
	.datad(\Read_FSM|readable~q ),
	.cin(gnd),
	.combout(\Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~1 .lut_mask = 16'hDFCC;
defparam \Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N10
cycloneive_lcell_comb \Selector15~3 (
// Equation(s):
// \Selector15~3_combout  = (\Selector15~2_combout  & (\Selector15~1_combout  & ((!\rr_state.s2~q ) # (!\Read_FSM|busy_signal~q ))))

	.dataa(\Read_FSM|busy_signal~q ),
	.datab(\Selector15~2_combout ),
	.datac(\rr_state.s2~q ),
	.datad(\Selector15~1_combout ),
	.cin(gnd),
	.combout(\Selector15~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~3 .lut_mask = 16'h4C00;
defparam \Selector15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y24_N11
dffeas re(
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector15~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rstn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\re~q ),
	.prn(vcc));
// synopsys translate_off
defparam re.is_wysiwyg = "true";
defparam re.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N28
cycloneive_lcell_comb \Read_FSM|Selector0~0 (
// Equation(s):
// \Read_FSM|Selector0~0_combout  = (\pin_in~combout  & (!\Read_FSM|state_fsm.s_high~q  & (\Read_FSM|state_fsm.s_wait_low~q ))) # (!\pin_in~combout  & (((\Read_FSM|state_fsm.s_wait_low~q ) # (\re~q ))))

	.dataa(\pin_in~combout ),
	.datab(\Read_FSM|state_fsm.s_high~q ),
	.datac(\Read_FSM|state_fsm.s_wait_low~q ),
	.datad(\re~q ),
	.cin(gnd),
	.combout(\Read_FSM|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Read_FSM|Selector0~0 .lut_mask = 16'h7570;
defparam \Read_FSM|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N29
dffeas \Read_FSM|state_fsm.s_wait_low (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Read_FSM|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Read_FSM|state_fsm.s_wait_low~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Read_FSM|state_fsm.s_wait_low .is_wysiwyg = "true";
defparam \Read_FSM|state_fsm.s_wait_low .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N30
cycloneive_lcell_comb \Read_FSM|state_fsm~12 (
// Equation(s):
// \Read_FSM|state_fsm~12_combout  = (!\Read_FSM|state_fsm.s_wait_low~q  & (!\pin_in~combout  & \re~q ))

	.dataa(gnd),
	.datab(\Read_FSM|state_fsm.s_wait_low~q ),
	.datac(\pin_in~combout ),
	.datad(\re~q ),
	.cin(gnd),
	.combout(\Read_FSM|state_fsm~12_combout ),
	.cout());
// synopsys translate_off
defparam \Read_FSM|state_fsm~12 .lut_mask = 16'h0300;
defparam \Read_FSM|state_fsm~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N10
cycloneive_lcell_comb \Read_FSM|Selector1~0 (
// Equation(s):
// \Read_FSM|Selector1~0_combout  = (\Read_FSM|state_fsm~12_combout ) # ((!\Read_FSM|Equal0~9_combout  & \Read_FSM|state_fsm.s_read~q ))

	.dataa(\Read_FSM|state_fsm~12_combout ),
	.datab(\Read_FSM|Equal0~9_combout ),
	.datac(\Read_FSM|state_fsm.s_read~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Read_FSM|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Read_FSM|Selector1~0 .lut_mask = 16'hBABA;
defparam \Read_FSM|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N11
dffeas \Read_FSM|state_fsm.s_read (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Read_FSM|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Read_FSM|state_fsm.s_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Read_FSM|state_fsm.s_read .is_wysiwyg = "true";
defparam \Read_FSM|state_fsm.s_read .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N2
cycloneive_lcell_comb \Read_FSM|read:word_cnt[30]~0 (
// Equation(s):
// \Read_FSM|read:word_cnt[30]~0_combout  = (\Read_FSM|state_fsm.s_read~q  & \rstn~input_o )

	.dataa(\Read_FSM|state_fsm.s_read~q ),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Read_FSM|read:word_cnt[30]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Read_FSM|read:word_cnt[30]~0 .lut_mask = 16'hA0A0;
defparam \Read_FSM|read:word_cnt[30]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y26_N3
dffeas \Read_FSM|read:word_cnt[0] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Read_FSM|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Read_FSM|read:word_cnt[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Read_FSM|read:word_cnt[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Read_FSM|read:word_cnt[0] .is_wysiwyg = "true";
defparam \Read_FSM|read:word_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N4
cycloneive_lcell_comb \Read_FSM|Add0~2 (
// Equation(s):
// \Read_FSM|Add0~2_combout  = (\Read_FSM|read:word_cnt[1]~q  & (!\Read_FSM|Add0~1 )) # (!\Read_FSM|read:word_cnt[1]~q  & ((\Read_FSM|Add0~1 ) # (GND)))
// \Read_FSM|Add0~3  = CARRY((!\Read_FSM|Add0~1 ) # (!\Read_FSM|read:word_cnt[1]~q ))

	.dataa(gnd),
	.datab(\Read_FSM|read:word_cnt[1]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Read_FSM|Add0~1 ),
	.combout(\Read_FSM|Add0~2_combout ),
	.cout(\Read_FSM|Add0~3 ));
// synopsys translate_off
defparam \Read_FSM|Add0~2 .lut_mask = 16'h3C3F;
defparam \Read_FSM|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y26_N5
dffeas \Read_FSM|read:word_cnt[1] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Read_FSM|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Read_FSM|read:word_cnt[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Read_FSM|read:word_cnt[1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Read_FSM|read:word_cnt[1] .is_wysiwyg = "true";
defparam \Read_FSM|read:word_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N6
cycloneive_lcell_comb \Read_FSM|Add0~4 (
// Equation(s):
// \Read_FSM|Add0~4_combout  = (\Read_FSM|read:word_cnt[2]~q  & (\Read_FSM|Add0~3  $ (GND))) # (!\Read_FSM|read:word_cnt[2]~q  & (!\Read_FSM|Add0~3  & VCC))
// \Read_FSM|Add0~5  = CARRY((\Read_FSM|read:word_cnt[2]~q  & !\Read_FSM|Add0~3 ))

	.dataa(\Read_FSM|read:word_cnt[2]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Read_FSM|Add0~3 ),
	.combout(\Read_FSM|Add0~4_combout ),
	.cout(\Read_FSM|Add0~5 ));
// synopsys translate_off
defparam \Read_FSM|Add0~4 .lut_mask = 16'hA50A;
defparam \Read_FSM|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y26_N7
dffeas \Read_FSM|read:word_cnt[2] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Read_FSM|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Read_FSM|read:word_cnt[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Read_FSM|read:word_cnt[2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Read_FSM|read:word_cnt[2] .is_wysiwyg = "true";
defparam \Read_FSM|read:word_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N8
cycloneive_lcell_comb \Read_FSM|Add0~6 (
// Equation(s):
// \Read_FSM|Add0~6_combout  = (\Read_FSM|read:word_cnt[3]~q  & (!\Read_FSM|Add0~5 )) # (!\Read_FSM|read:word_cnt[3]~q  & ((\Read_FSM|Add0~5 ) # (GND)))
// \Read_FSM|Add0~7  = CARRY((!\Read_FSM|Add0~5 ) # (!\Read_FSM|read:word_cnt[3]~q ))

	.dataa(\Read_FSM|read:word_cnt[3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Read_FSM|Add0~5 ),
	.combout(\Read_FSM|Add0~6_combout ),
	.cout(\Read_FSM|Add0~7 ));
// synopsys translate_off
defparam \Read_FSM|Add0~6 .lut_mask = 16'h5A5F;
defparam \Read_FSM|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N14
cycloneive_lcell_comb \Read_FSM|word_cnt~0 (
// Equation(s):
// \Read_FSM|word_cnt~0_combout  = (\Read_FSM|Add0~6_combout  & !\Read_FSM|Equal0~9_combout )

	.dataa(gnd),
	.datab(\Read_FSM|Add0~6_combout ),
	.datac(gnd),
	.datad(\Read_FSM|Equal0~9_combout ),
	.cin(gnd),
	.combout(\Read_FSM|word_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \Read_FSM|word_cnt~0 .lut_mask = 16'h00CC;
defparam \Read_FSM|word_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N15
dffeas \Read_FSM|read:word_cnt[3] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Read_FSM|word_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Read_FSM|read:word_cnt[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Read_FSM|read:word_cnt[3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Read_FSM|read:word_cnt[3] .is_wysiwyg = "true";
defparam \Read_FSM|read:word_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N10
cycloneive_lcell_comb \Read_FSM|Add0~8 (
// Equation(s):
// \Read_FSM|Add0~8_combout  = (\Read_FSM|read:word_cnt[4]~q  & (\Read_FSM|Add0~7  $ (GND))) # (!\Read_FSM|read:word_cnt[4]~q  & (!\Read_FSM|Add0~7  & VCC))
// \Read_FSM|Add0~9  = CARRY((\Read_FSM|read:word_cnt[4]~q  & !\Read_FSM|Add0~7 ))

	.dataa(\Read_FSM|read:word_cnt[4]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Read_FSM|Add0~7 ),
	.combout(\Read_FSM|Add0~8_combout ),
	.cout(\Read_FSM|Add0~9 ));
// synopsys translate_off
defparam \Read_FSM|Add0~8 .lut_mask = 16'hA50A;
defparam \Read_FSM|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y26_N11
dffeas \Read_FSM|read:word_cnt[4] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Read_FSM|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Read_FSM|read:word_cnt[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Read_FSM|read:word_cnt[4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Read_FSM|read:word_cnt[4] .is_wysiwyg = "true";
defparam \Read_FSM|read:word_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N12
cycloneive_lcell_comb \Read_FSM|Add0~10 (
// Equation(s):
// \Read_FSM|Add0~10_combout  = (\Read_FSM|read:word_cnt[5]~q  & (!\Read_FSM|Add0~9 )) # (!\Read_FSM|read:word_cnt[5]~q  & ((\Read_FSM|Add0~9 ) # (GND)))
// \Read_FSM|Add0~11  = CARRY((!\Read_FSM|Add0~9 ) # (!\Read_FSM|read:word_cnt[5]~q ))

	.dataa(\Read_FSM|read:word_cnt[5]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Read_FSM|Add0~9 ),
	.combout(\Read_FSM|Add0~10_combout ),
	.cout(\Read_FSM|Add0~11 ));
// synopsys translate_off
defparam \Read_FSM|Add0~10 .lut_mask = 16'h5A5F;
defparam \Read_FSM|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y26_N13
dffeas \Read_FSM|read:word_cnt[5] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Read_FSM|Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Read_FSM|read:word_cnt[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Read_FSM|read:word_cnt[5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Read_FSM|read:word_cnt[5] .is_wysiwyg = "true";
defparam \Read_FSM|read:word_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N14
cycloneive_lcell_comb \Read_FSM|Add0~12 (
// Equation(s):
// \Read_FSM|Add0~12_combout  = (\Read_FSM|read:word_cnt[6]~q  & (\Read_FSM|Add0~11  $ (GND))) # (!\Read_FSM|read:word_cnt[6]~q  & (!\Read_FSM|Add0~11  & VCC))
// \Read_FSM|Add0~13  = CARRY((\Read_FSM|read:word_cnt[6]~q  & !\Read_FSM|Add0~11 ))

	.dataa(gnd),
	.datab(\Read_FSM|read:word_cnt[6]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Read_FSM|Add0~11 ),
	.combout(\Read_FSM|Add0~12_combout ),
	.cout(\Read_FSM|Add0~13 ));
// synopsys translate_off
defparam \Read_FSM|Add0~12 .lut_mask = 16'hC30C;
defparam \Read_FSM|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y26_N15
dffeas \Read_FSM|read:word_cnt[6] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Read_FSM|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Read_FSM|read:word_cnt[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Read_FSM|read:word_cnt[6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Read_FSM|read:word_cnt[6] .is_wysiwyg = "true";
defparam \Read_FSM|read:word_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N16
cycloneive_lcell_comb \Read_FSM|Add0~14 (
// Equation(s):
// \Read_FSM|Add0~14_combout  = (\Read_FSM|read:word_cnt[7]~q  & (!\Read_FSM|Add0~13 )) # (!\Read_FSM|read:word_cnt[7]~q  & ((\Read_FSM|Add0~13 ) # (GND)))
// \Read_FSM|Add0~15  = CARRY((!\Read_FSM|Add0~13 ) # (!\Read_FSM|read:word_cnt[7]~q ))

	.dataa(gnd),
	.datab(\Read_FSM|read:word_cnt[7]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Read_FSM|Add0~13 ),
	.combout(\Read_FSM|Add0~14_combout ),
	.cout(\Read_FSM|Add0~15 ));
// synopsys translate_off
defparam \Read_FSM|Add0~14 .lut_mask = 16'h3C3F;
defparam \Read_FSM|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y26_N17
dffeas \Read_FSM|read:word_cnt[7] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Read_FSM|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Read_FSM|read:word_cnt[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Read_FSM|read:word_cnt[7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Read_FSM|read:word_cnt[7] .is_wysiwyg = "true";
defparam \Read_FSM|read:word_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N18
cycloneive_lcell_comb \Read_FSM|Add0~16 (
// Equation(s):
// \Read_FSM|Add0~16_combout  = (\Read_FSM|read:word_cnt[8]~q  & (\Read_FSM|Add0~15  $ (GND))) # (!\Read_FSM|read:word_cnt[8]~q  & (!\Read_FSM|Add0~15  & VCC))
// \Read_FSM|Add0~17  = CARRY((\Read_FSM|read:word_cnt[8]~q  & !\Read_FSM|Add0~15 ))

	.dataa(gnd),
	.datab(\Read_FSM|read:word_cnt[8]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Read_FSM|Add0~15 ),
	.combout(\Read_FSM|Add0~16_combout ),
	.cout(\Read_FSM|Add0~17 ));
// synopsys translate_off
defparam \Read_FSM|Add0~16 .lut_mask = 16'hC30C;
defparam \Read_FSM|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y26_N19
dffeas \Read_FSM|read:word_cnt[8] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Read_FSM|Add0~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Read_FSM|read:word_cnt[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Read_FSM|read:word_cnt[8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Read_FSM|read:word_cnt[8] .is_wysiwyg = "true";
defparam \Read_FSM|read:word_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N20
cycloneive_lcell_comb \Read_FSM|Add0~18 (
// Equation(s):
// \Read_FSM|Add0~18_combout  = (\Read_FSM|read:word_cnt[9]~q  & (!\Read_FSM|Add0~17 )) # (!\Read_FSM|read:word_cnt[9]~q  & ((\Read_FSM|Add0~17 ) # (GND)))
// \Read_FSM|Add0~19  = CARRY((!\Read_FSM|Add0~17 ) # (!\Read_FSM|read:word_cnt[9]~q ))

	.dataa(gnd),
	.datab(\Read_FSM|read:word_cnt[9]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Read_FSM|Add0~17 ),
	.combout(\Read_FSM|Add0~18_combout ),
	.cout(\Read_FSM|Add0~19 ));
// synopsys translate_off
defparam \Read_FSM|Add0~18 .lut_mask = 16'h3C3F;
defparam \Read_FSM|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y26_N21
dffeas \Read_FSM|read:word_cnt[9] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Read_FSM|Add0~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Read_FSM|read:word_cnt[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Read_FSM|read:word_cnt[9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Read_FSM|read:word_cnt[9] .is_wysiwyg = "true";
defparam \Read_FSM|read:word_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N22
cycloneive_lcell_comb \Read_FSM|Add0~20 (
// Equation(s):
// \Read_FSM|Add0~20_combout  = (\Read_FSM|read:word_cnt[10]~q  & (\Read_FSM|Add0~19  $ (GND))) # (!\Read_FSM|read:word_cnt[10]~q  & (!\Read_FSM|Add0~19  & VCC))
// \Read_FSM|Add0~21  = CARRY((\Read_FSM|read:word_cnt[10]~q  & !\Read_FSM|Add0~19 ))

	.dataa(\Read_FSM|read:word_cnt[10]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Read_FSM|Add0~19 ),
	.combout(\Read_FSM|Add0~20_combout ),
	.cout(\Read_FSM|Add0~21 ));
// synopsys translate_off
defparam \Read_FSM|Add0~20 .lut_mask = 16'hA50A;
defparam \Read_FSM|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y26_N23
dffeas \Read_FSM|read:word_cnt[10] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Read_FSM|Add0~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Read_FSM|read:word_cnt[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Read_FSM|read:word_cnt[10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Read_FSM|read:word_cnt[10] .is_wysiwyg = "true";
defparam \Read_FSM|read:word_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N24
cycloneive_lcell_comb \Read_FSM|Add0~22 (
// Equation(s):
// \Read_FSM|Add0~22_combout  = (\Read_FSM|read:word_cnt[11]~q  & (!\Read_FSM|Add0~21 )) # (!\Read_FSM|read:word_cnt[11]~q  & ((\Read_FSM|Add0~21 ) # (GND)))
// \Read_FSM|Add0~23  = CARRY((!\Read_FSM|Add0~21 ) # (!\Read_FSM|read:word_cnt[11]~q ))

	.dataa(gnd),
	.datab(\Read_FSM|read:word_cnt[11]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Read_FSM|Add0~21 ),
	.combout(\Read_FSM|Add0~22_combout ),
	.cout(\Read_FSM|Add0~23 ));
// synopsys translate_off
defparam \Read_FSM|Add0~22 .lut_mask = 16'h3C3F;
defparam \Read_FSM|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y26_N25
dffeas \Read_FSM|read:word_cnt[11] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Read_FSM|Add0~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Read_FSM|read:word_cnt[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Read_FSM|read:word_cnt[11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Read_FSM|read:word_cnt[11] .is_wysiwyg = "true";
defparam \Read_FSM|read:word_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N26
cycloneive_lcell_comb \Read_FSM|Add0~24 (
// Equation(s):
// \Read_FSM|Add0~24_combout  = (\Read_FSM|read:word_cnt[12]~q  & (\Read_FSM|Add0~23  $ (GND))) # (!\Read_FSM|read:word_cnt[12]~q  & (!\Read_FSM|Add0~23  & VCC))
// \Read_FSM|Add0~25  = CARRY((\Read_FSM|read:word_cnt[12]~q  & !\Read_FSM|Add0~23 ))

	.dataa(\Read_FSM|read:word_cnt[12]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Read_FSM|Add0~23 ),
	.combout(\Read_FSM|Add0~24_combout ),
	.cout(\Read_FSM|Add0~25 ));
// synopsys translate_off
defparam \Read_FSM|Add0~24 .lut_mask = 16'hA50A;
defparam \Read_FSM|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y26_N27
dffeas \Read_FSM|read:word_cnt[12] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Read_FSM|Add0~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Read_FSM|read:word_cnt[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Read_FSM|read:word_cnt[12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Read_FSM|read:word_cnt[12] .is_wysiwyg = "true";
defparam \Read_FSM|read:word_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N28
cycloneive_lcell_comb \Read_FSM|Add0~26 (
// Equation(s):
// \Read_FSM|Add0~26_combout  = (\Read_FSM|read:word_cnt[13]~q  & (!\Read_FSM|Add0~25 )) # (!\Read_FSM|read:word_cnt[13]~q  & ((\Read_FSM|Add0~25 ) # (GND)))
// \Read_FSM|Add0~27  = CARRY((!\Read_FSM|Add0~25 ) # (!\Read_FSM|read:word_cnt[13]~q ))

	.dataa(gnd),
	.datab(\Read_FSM|read:word_cnt[13]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Read_FSM|Add0~25 ),
	.combout(\Read_FSM|Add0~26_combout ),
	.cout(\Read_FSM|Add0~27 ));
// synopsys translate_off
defparam \Read_FSM|Add0~26 .lut_mask = 16'h3C3F;
defparam \Read_FSM|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y26_N29
dffeas \Read_FSM|read:word_cnt[13] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Read_FSM|Add0~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Read_FSM|read:word_cnt[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Read_FSM|read:word_cnt[13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Read_FSM|read:word_cnt[13] .is_wysiwyg = "true";
defparam \Read_FSM|read:word_cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N30
cycloneive_lcell_comb \Read_FSM|Add0~28 (
// Equation(s):
// \Read_FSM|Add0~28_combout  = (\Read_FSM|read:word_cnt[14]~q  & (\Read_FSM|Add0~27  $ (GND))) # (!\Read_FSM|read:word_cnt[14]~q  & (!\Read_FSM|Add0~27  & VCC))
// \Read_FSM|Add0~29  = CARRY((\Read_FSM|read:word_cnt[14]~q  & !\Read_FSM|Add0~27 ))

	.dataa(\Read_FSM|read:word_cnt[14]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Read_FSM|Add0~27 ),
	.combout(\Read_FSM|Add0~28_combout ),
	.cout(\Read_FSM|Add0~29 ));
// synopsys translate_off
defparam \Read_FSM|Add0~28 .lut_mask = 16'hA50A;
defparam \Read_FSM|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y26_N31
dffeas \Read_FSM|read:word_cnt[14] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Read_FSM|Add0~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Read_FSM|read:word_cnt[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Read_FSM|read:word_cnt[14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Read_FSM|read:word_cnt[14] .is_wysiwyg = "true";
defparam \Read_FSM|read:word_cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N0
cycloneive_lcell_comb \Read_FSM|Add0~30 (
// Equation(s):
// \Read_FSM|Add0~30_combout  = (\Read_FSM|read:word_cnt[15]~q  & (!\Read_FSM|Add0~29 )) # (!\Read_FSM|read:word_cnt[15]~q  & ((\Read_FSM|Add0~29 ) # (GND)))
// \Read_FSM|Add0~31  = CARRY((!\Read_FSM|Add0~29 ) # (!\Read_FSM|read:word_cnt[15]~q ))

	.dataa(gnd),
	.datab(\Read_FSM|read:word_cnt[15]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Read_FSM|Add0~29 ),
	.combout(\Read_FSM|Add0~30_combout ),
	.cout(\Read_FSM|Add0~31 ));
// synopsys translate_off
defparam \Read_FSM|Add0~30 .lut_mask = 16'h3C3F;
defparam \Read_FSM|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y25_N1
dffeas \Read_FSM|read:word_cnt[15] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Read_FSM|Add0~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Read_FSM|read:word_cnt[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Read_FSM|read:word_cnt[15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Read_FSM|read:word_cnt[15] .is_wysiwyg = "true";
defparam \Read_FSM|read:word_cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N2
cycloneive_lcell_comb \Read_FSM|Add0~32 (
// Equation(s):
// \Read_FSM|Add0~32_combout  = (\Read_FSM|read:word_cnt[16]~q  & (\Read_FSM|Add0~31  $ (GND))) # (!\Read_FSM|read:word_cnt[16]~q  & (!\Read_FSM|Add0~31  & VCC))
// \Read_FSM|Add0~33  = CARRY((\Read_FSM|read:word_cnt[16]~q  & !\Read_FSM|Add0~31 ))

	.dataa(gnd),
	.datab(\Read_FSM|read:word_cnt[16]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Read_FSM|Add0~31 ),
	.combout(\Read_FSM|Add0~32_combout ),
	.cout(\Read_FSM|Add0~33 ));
// synopsys translate_off
defparam \Read_FSM|Add0~32 .lut_mask = 16'hC30C;
defparam \Read_FSM|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y25_N3
dffeas \Read_FSM|read:word_cnt[16] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Read_FSM|Add0~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Read_FSM|read:word_cnt[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Read_FSM|read:word_cnt[16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Read_FSM|read:word_cnt[16] .is_wysiwyg = "true";
defparam \Read_FSM|read:word_cnt[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N4
cycloneive_lcell_comb \Read_FSM|Add0~34 (
// Equation(s):
// \Read_FSM|Add0~34_combout  = (\Read_FSM|read:word_cnt[17]~q  & (!\Read_FSM|Add0~33 )) # (!\Read_FSM|read:word_cnt[17]~q  & ((\Read_FSM|Add0~33 ) # (GND)))
// \Read_FSM|Add0~35  = CARRY((!\Read_FSM|Add0~33 ) # (!\Read_FSM|read:word_cnt[17]~q ))

	.dataa(gnd),
	.datab(\Read_FSM|read:word_cnt[17]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Read_FSM|Add0~33 ),
	.combout(\Read_FSM|Add0~34_combout ),
	.cout(\Read_FSM|Add0~35 ));
// synopsys translate_off
defparam \Read_FSM|Add0~34 .lut_mask = 16'h3C3F;
defparam \Read_FSM|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y25_N5
dffeas \Read_FSM|read:word_cnt[17] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Read_FSM|Add0~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Read_FSM|read:word_cnt[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Read_FSM|read:word_cnt[17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Read_FSM|read:word_cnt[17] .is_wysiwyg = "true";
defparam \Read_FSM|read:word_cnt[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N6
cycloneive_lcell_comb \Read_FSM|Add0~36 (
// Equation(s):
// \Read_FSM|Add0~36_combout  = (\Read_FSM|read:word_cnt[18]~q  & (\Read_FSM|Add0~35  $ (GND))) # (!\Read_FSM|read:word_cnt[18]~q  & (!\Read_FSM|Add0~35  & VCC))
// \Read_FSM|Add0~37  = CARRY((\Read_FSM|read:word_cnt[18]~q  & !\Read_FSM|Add0~35 ))

	.dataa(\Read_FSM|read:word_cnt[18]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Read_FSM|Add0~35 ),
	.combout(\Read_FSM|Add0~36_combout ),
	.cout(\Read_FSM|Add0~37 ));
// synopsys translate_off
defparam \Read_FSM|Add0~36 .lut_mask = 16'hA50A;
defparam \Read_FSM|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y25_N7
dffeas \Read_FSM|read:word_cnt[18] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Read_FSM|Add0~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Read_FSM|read:word_cnt[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Read_FSM|read:word_cnt[18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Read_FSM|read:word_cnt[18] .is_wysiwyg = "true";
defparam \Read_FSM|read:word_cnt[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N8
cycloneive_lcell_comb \Read_FSM|Add0~38 (
// Equation(s):
// \Read_FSM|Add0~38_combout  = (\Read_FSM|read:word_cnt[19]~q  & (!\Read_FSM|Add0~37 )) # (!\Read_FSM|read:word_cnt[19]~q  & ((\Read_FSM|Add0~37 ) # (GND)))
// \Read_FSM|Add0~39  = CARRY((!\Read_FSM|Add0~37 ) # (!\Read_FSM|read:word_cnt[19]~q ))

	.dataa(gnd),
	.datab(\Read_FSM|read:word_cnt[19]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Read_FSM|Add0~37 ),
	.combout(\Read_FSM|Add0~38_combout ),
	.cout(\Read_FSM|Add0~39 ));
// synopsys translate_off
defparam \Read_FSM|Add0~38 .lut_mask = 16'h3C3F;
defparam \Read_FSM|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y25_N9
dffeas \Read_FSM|read:word_cnt[19] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Read_FSM|Add0~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Read_FSM|read:word_cnt[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Read_FSM|read:word_cnt[19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Read_FSM|read:word_cnt[19] .is_wysiwyg = "true";
defparam \Read_FSM|read:word_cnt[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N10
cycloneive_lcell_comb \Read_FSM|Add0~40 (
// Equation(s):
// \Read_FSM|Add0~40_combout  = (\Read_FSM|read:word_cnt[20]~q  & (\Read_FSM|Add0~39  $ (GND))) # (!\Read_FSM|read:word_cnt[20]~q  & (!\Read_FSM|Add0~39  & VCC))
// \Read_FSM|Add0~41  = CARRY((\Read_FSM|read:word_cnt[20]~q  & !\Read_FSM|Add0~39 ))

	.dataa(\Read_FSM|read:word_cnt[20]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Read_FSM|Add0~39 ),
	.combout(\Read_FSM|Add0~40_combout ),
	.cout(\Read_FSM|Add0~41 ));
// synopsys translate_off
defparam \Read_FSM|Add0~40 .lut_mask = 16'hA50A;
defparam \Read_FSM|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y25_N11
dffeas \Read_FSM|read:word_cnt[20] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Read_FSM|Add0~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Read_FSM|read:word_cnt[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Read_FSM|read:word_cnt[20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Read_FSM|read:word_cnt[20] .is_wysiwyg = "true";
defparam \Read_FSM|read:word_cnt[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N12
cycloneive_lcell_comb \Read_FSM|Add0~42 (
// Equation(s):
// \Read_FSM|Add0~42_combout  = (\Read_FSM|read:word_cnt[21]~q  & (!\Read_FSM|Add0~41 )) # (!\Read_FSM|read:word_cnt[21]~q  & ((\Read_FSM|Add0~41 ) # (GND)))
// \Read_FSM|Add0~43  = CARRY((!\Read_FSM|Add0~41 ) # (!\Read_FSM|read:word_cnt[21]~q ))

	.dataa(\Read_FSM|read:word_cnt[21]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Read_FSM|Add0~41 ),
	.combout(\Read_FSM|Add0~42_combout ),
	.cout(\Read_FSM|Add0~43 ));
// synopsys translate_off
defparam \Read_FSM|Add0~42 .lut_mask = 16'h5A5F;
defparam \Read_FSM|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y25_N13
dffeas \Read_FSM|read:word_cnt[21] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Read_FSM|Add0~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Read_FSM|read:word_cnt[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Read_FSM|read:word_cnt[21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Read_FSM|read:word_cnt[21] .is_wysiwyg = "true";
defparam \Read_FSM|read:word_cnt[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N14
cycloneive_lcell_comb \Read_FSM|Add0~44 (
// Equation(s):
// \Read_FSM|Add0~44_combout  = (\Read_FSM|read:word_cnt[22]~q  & (\Read_FSM|Add0~43  $ (GND))) # (!\Read_FSM|read:word_cnt[22]~q  & (!\Read_FSM|Add0~43  & VCC))
// \Read_FSM|Add0~45  = CARRY((\Read_FSM|read:word_cnt[22]~q  & !\Read_FSM|Add0~43 ))

	.dataa(gnd),
	.datab(\Read_FSM|read:word_cnt[22]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Read_FSM|Add0~43 ),
	.combout(\Read_FSM|Add0~44_combout ),
	.cout(\Read_FSM|Add0~45 ));
// synopsys translate_off
defparam \Read_FSM|Add0~44 .lut_mask = 16'hC30C;
defparam \Read_FSM|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y25_N15
dffeas \Read_FSM|read:word_cnt[22] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Read_FSM|Add0~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Read_FSM|read:word_cnt[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Read_FSM|read:word_cnt[22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Read_FSM|read:word_cnt[22] .is_wysiwyg = "true";
defparam \Read_FSM|read:word_cnt[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N16
cycloneive_lcell_comb \Read_FSM|Add0~46 (
// Equation(s):
// \Read_FSM|Add0~46_combout  = (\Read_FSM|read:word_cnt[23]~q  & (!\Read_FSM|Add0~45 )) # (!\Read_FSM|read:word_cnt[23]~q  & ((\Read_FSM|Add0~45 ) # (GND)))
// \Read_FSM|Add0~47  = CARRY((!\Read_FSM|Add0~45 ) # (!\Read_FSM|read:word_cnt[23]~q ))

	.dataa(gnd),
	.datab(\Read_FSM|read:word_cnt[23]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Read_FSM|Add0~45 ),
	.combout(\Read_FSM|Add0~46_combout ),
	.cout(\Read_FSM|Add0~47 ));
// synopsys translate_off
defparam \Read_FSM|Add0~46 .lut_mask = 16'h3C3F;
defparam \Read_FSM|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y25_N17
dffeas \Read_FSM|read:word_cnt[23] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Read_FSM|Add0~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Read_FSM|read:word_cnt[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Read_FSM|read:word_cnt[23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Read_FSM|read:word_cnt[23] .is_wysiwyg = "true";
defparam \Read_FSM|read:word_cnt[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N18
cycloneive_lcell_comb \Read_FSM|Add0~48 (
// Equation(s):
// \Read_FSM|Add0~48_combout  = (\Read_FSM|read:word_cnt[24]~q  & (\Read_FSM|Add0~47  $ (GND))) # (!\Read_FSM|read:word_cnt[24]~q  & (!\Read_FSM|Add0~47  & VCC))
// \Read_FSM|Add0~49  = CARRY((\Read_FSM|read:word_cnt[24]~q  & !\Read_FSM|Add0~47 ))

	.dataa(gnd),
	.datab(\Read_FSM|read:word_cnt[24]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Read_FSM|Add0~47 ),
	.combout(\Read_FSM|Add0~48_combout ),
	.cout(\Read_FSM|Add0~49 ));
// synopsys translate_off
defparam \Read_FSM|Add0~48 .lut_mask = 16'hC30C;
defparam \Read_FSM|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y25_N19
dffeas \Read_FSM|read:word_cnt[24] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Read_FSM|Add0~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Read_FSM|read:word_cnt[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Read_FSM|read:word_cnt[24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Read_FSM|read:word_cnt[24] .is_wysiwyg = "true";
defparam \Read_FSM|read:word_cnt[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N20
cycloneive_lcell_comb \Read_FSM|Add0~50 (
// Equation(s):
// \Read_FSM|Add0~50_combout  = (\Read_FSM|read:word_cnt[25]~q  & (!\Read_FSM|Add0~49 )) # (!\Read_FSM|read:word_cnt[25]~q  & ((\Read_FSM|Add0~49 ) # (GND)))
// \Read_FSM|Add0~51  = CARRY((!\Read_FSM|Add0~49 ) # (!\Read_FSM|read:word_cnt[25]~q ))

	.dataa(gnd),
	.datab(\Read_FSM|read:word_cnt[25]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Read_FSM|Add0~49 ),
	.combout(\Read_FSM|Add0~50_combout ),
	.cout(\Read_FSM|Add0~51 ));
// synopsys translate_off
defparam \Read_FSM|Add0~50 .lut_mask = 16'h3C3F;
defparam \Read_FSM|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y25_N21
dffeas \Read_FSM|read:word_cnt[25] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Read_FSM|Add0~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Read_FSM|read:word_cnt[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Read_FSM|read:word_cnt[25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Read_FSM|read:word_cnt[25] .is_wysiwyg = "true";
defparam \Read_FSM|read:word_cnt[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N22
cycloneive_lcell_comb \Read_FSM|Add0~52 (
// Equation(s):
// \Read_FSM|Add0~52_combout  = (\Read_FSM|read:word_cnt[26]~q  & (\Read_FSM|Add0~51  $ (GND))) # (!\Read_FSM|read:word_cnt[26]~q  & (!\Read_FSM|Add0~51  & VCC))
// \Read_FSM|Add0~53  = CARRY((\Read_FSM|read:word_cnt[26]~q  & !\Read_FSM|Add0~51 ))

	.dataa(\Read_FSM|read:word_cnt[26]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Read_FSM|Add0~51 ),
	.combout(\Read_FSM|Add0~52_combout ),
	.cout(\Read_FSM|Add0~53 ));
// synopsys translate_off
defparam \Read_FSM|Add0~52 .lut_mask = 16'hA50A;
defparam \Read_FSM|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y25_N23
dffeas \Read_FSM|read:word_cnt[26] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Read_FSM|Add0~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Read_FSM|read:word_cnt[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Read_FSM|read:word_cnt[26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Read_FSM|read:word_cnt[26] .is_wysiwyg = "true";
defparam \Read_FSM|read:word_cnt[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N24
cycloneive_lcell_comb \Read_FSM|Add0~54 (
// Equation(s):
// \Read_FSM|Add0~54_combout  = (\Read_FSM|read:word_cnt[27]~q  & (!\Read_FSM|Add0~53 )) # (!\Read_FSM|read:word_cnt[27]~q  & ((\Read_FSM|Add0~53 ) # (GND)))
// \Read_FSM|Add0~55  = CARRY((!\Read_FSM|Add0~53 ) # (!\Read_FSM|read:word_cnt[27]~q ))

	.dataa(gnd),
	.datab(\Read_FSM|read:word_cnt[27]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Read_FSM|Add0~53 ),
	.combout(\Read_FSM|Add0~54_combout ),
	.cout(\Read_FSM|Add0~55 ));
// synopsys translate_off
defparam \Read_FSM|Add0~54 .lut_mask = 16'h3C3F;
defparam \Read_FSM|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y25_N25
dffeas \Read_FSM|read:word_cnt[27] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Read_FSM|Add0~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Read_FSM|read:word_cnt[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Read_FSM|read:word_cnt[27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Read_FSM|read:word_cnt[27] .is_wysiwyg = "true";
defparam \Read_FSM|read:word_cnt[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N26
cycloneive_lcell_comb \Read_FSM|Add0~56 (
// Equation(s):
// \Read_FSM|Add0~56_combout  = (\Read_FSM|read:word_cnt[28]~q  & (\Read_FSM|Add0~55  $ (GND))) # (!\Read_FSM|read:word_cnt[28]~q  & (!\Read_FSM|Add0~55  & VCC))
// \Read_FSM|Add0~57  = CARRY((\Read_FSM|read:word_cnt[28]~q  & !\Read_FSM|Add0~55 ))

	.dataa(\Read_FSM|read:word_cnt[28]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Read_FSM|Add0~55 ),
	.combout(\Read_FSM|Add0~56_combout ),
	.cout(\Read_FSM|Add0~57 ));
// synopsys translate_off
defparam \Read_FSM|Add0~56 .lut_mask = 16'hA50A;
defparam \Read_FSM|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y25_N27
dffeas \Read_FSM|read:word_cnt[28] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Read_FSM|Add0~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Read_FSM|read:word_cnt[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Read_FSM|read:word_cnt[28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Read_FSM|read:word_cnt[28] .is_wysiwyg = "true";
defparam \Read_FSM|read:word_cnt[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N28
cycloneive_lcell_comb \Read_FSM|Add0~58 (
// Equation(s):
// \Read_FSM|Add0~58_combout  = (\Read_FSM|read:word_cnt[29]~q  & (!\Read_FSM|Add0~57 )) # (!\Read_FSM|read:word_cnt[29]~q  & ((\Read_FSM|Add0~57 ) # (GND)))
// \Read_FSM|Add0~59  = CARRY((!\Read_FSM|Add0~57 ) # (!\Read_FSM|read:word_cnt[29]~q ))

	.dataa(gnd),
	.datab(\Read_FSM|read:word_cnt[29]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Read_FSM|Add0~57 ),
	.combout(\Read_FSM|Add0~58_combout ),
	.cout(\Read_FSM|Add0~59 ));
// synopsys translate_off
defparam \Read_FSM|Add0~58 .lut_mask = 16'h3C3F;
defparam \Read_FSM|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y25_N29
dffeas \Read_FSM|read:word_cnt[29] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Read_FSM|Add0~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Read_FSM|read:word_cnt[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Read_FSM|read:word_cnt[29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Read_FSM|read:word_cnt[29] .is_wysiwyg = "true";
defparam \Read_FSM|read:word_cnt[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N6
cycloneive_lcell_comb \Read_FSM|Equal0~1 (
// Equation(s):
// \Read_FSM|Equal0~1_combout  = (!\Read_FSM|read:word_cnt[29]~q  & (!\Read_FSM|read:word_cnt[28]~q  & (!\Read_FSM|read:word_cnt[26]~q  & !\Read_FSM|read:word_cnt[27]~q )))

	.dataa(\Read_FSM|read:word_cnt[29]~q ),
	.datab(\Read_FSM|read:word_cnt[28]~q ),
	.datac(\Read_FSM|read:word_cnt[26]~q ),
	.datad(\Read_FSM|read:word_cnt[27]~q ),
	.cin(gnd),
	.combout(\Read_FSM|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Read_FSM|Equal0~1 .lut_mask = 16'h0001;
defparam \Read_FSM|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N24
cycloneive_lcell_comb \Read_FSM|Equal0~2 (
// Equation(s):
// \Read_FSM|Equal0~2_combout  = (!\Read_FSM|read:word_cnt[22]~q  & (!\Read_FSM|read:word_cnt[25]~q  & (!\Read_FSM|read:word_cnt[23]~q  & !\Read_FSM|read:word_cnt[24]~q )))

	.dataa(\Read_FSM|read:word_cnt[22]~q ),
	.datab(\Read_FSM|read:word_cnt[25]~q ),
	.datac(\Read_FSM|read:word_cnt[23]~q ),
	.datad(\Read_FSM|read:word_cnt[24]~q ),
	.cin(gnd),
	.combout(\Read_FSM|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Read_FSM|Equal0~2 .lut_mask = 16'h0001;
defparam \Read_FSM|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N30
cycloneive_lcell_comb \Read_FSM|Add0~60 (
// Equation(s):
// \Read_FSM|Add0~60_combout  = \Read_FSM|read:word_cnt[30]~q  $ (!\Read_FSM|Add0~59 )

	.dataa(\Read_FSM|read:word_cnt[30]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Read_FSM|Add0~59 ),
	.combout(\Read_FSM|Add0~60_combout ),
	.cout());
// synopsys translate_off
defparam \Read_FSM|Add0~60 .lut_mask = 16'hA5A5;
defparam \Read_FSM|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y25_N31
dffeas \Read_FSM|read:word_cnt[30] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Read_FSM|Add0~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Read_FSM|read:word_cnt[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Read_FSM|read:word_cnt[30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Read_FSM|read:word_cnt[30] .is_wysiwyg = "true";
defparam \Read_FSM|read:word_cnt[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N20
cycloneive_lcell_comb \Read_FSM|Equal0~0 (
// Equation(s):
// \Read_FSM|Equal0~0_combout  = (!\Read_FSM|read:word_cnt[30]~q  & (\Read_FSM|read:word_cnt[0]~q  & (\Read_FSM|read:word_cnt[1]~q  & \Read_FSM|read:word_cnt[2]~q )))

	.dataa(\Read_FSM|read:word_cnt[30]~q ),
	.datab(\Read_FSM|read:word_cnt[0]~q ),
	.datac(\Read_FSM|read:word_cnt[1]~q ),
	.datad(\Read_FSM|read:word_cnt[2]~q ),
	.cin(gnd),
	.combout(\Read_FSM|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Read_FSM|Equal0~0 .lut_mask = 16'h4000;
defparam \Read_FSM|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N16
cycloneive_lcell_comb \Read_FSM|Equal0~3 (
// Equation(s):
// \Read_FSM|Equal0~3_combout  = (!\Read_FSM|read:word_cnt[21]~q  & (!\Read_FSM|read:word_cnt[20]~q  & (!\Read_FSM|read:word_cnt[18]~q  & !\Read_FSM|read:word_cnt[19]~q )))

	.dataa(\Read_FSM|read:word_cnt[21]~q ),
	.datab(\Read_FSM|read:word_cnt[20]~q ),
	.datac(\Read_FSM|read:word_cnt[18]~q ),
	.datad(\Read_FSM|read:word_cnt[19]~q ),
	.cin(gnd),
	.combout(\Read_FSM|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Read_FSM|Equal0~3 .lut_mask = 16'h0001;
defparam \Read_FSM|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N10
cycloneive_lcell_comb \Read_FSM|Equal0~4 (
// Equation(s):
// \Read_FSM|Equal0~4_combout  = (\Read_FSM|Equal0~1_combout  & (\Read_FSM|Equal0~2_combout  & (\Read_FSM|Equal0~0_combout  & \Read_FSM|Equal0~3_combout )))

	.dataa(\Read_FSM|Equal0~1_combout ),
	.datab(\Read_FSM|Equal0~2_combout ),
	.datac(\Read_FSM|Equal0~0_combout ),
	.datad(\Read_FSM|Equal0~3_combout ),
	.cin(gnd),
	.combout(\Read_FSM|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Read_FSM|Equal0~4 .lut_mask = 16'h8000;
defparam \Read_FSM|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N20
cycloneive_lcell_comb \Read_FSM|Equal0~6 (
// Equation(s):
// \Read_FSM|Equal0~6_combout  = (!\Read_FSM|read:word_cnt[9]~q  & (!\Read_FSM|read:word_cnt[8]~q  & (!\Read_FSM|read:word_cnt[7]~q  & !\Read_FSM|read:word_cnt[6]~q )))

	.dataa(\Read_FSM|read:word_cnt[9]~q ),
	.datab(\Read_FSM|read:word_cnt[8]~q ),
	.datac(\Read_FSM|read:word_cnt[7]~q ),
	.datad(\Read_FSM|read:word_cnt[6]~q ),
	.cin(gnd),
	.combout(\Read_FSM|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Read_FSM|Equal0~6 .lut_mask = 16'h0001;
defparam \Read_FSM|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N16
cycloneive_lcell_comb \Read_FSM|Equal0~7 (
// Equation(s):
// \Read_FSM|Equal0~7_combout  = (!\Read_FSM|read:word_cnt[4]~q  & (!\Read_FSM|read:word_cnt[5]~q  & (!\Read_FSM|read:word_cnt[3]~q  & \Read_FSM|Equal0~6_combout )))

	.dataa(\Read_FSM|read:word_cnt[4]~q ),
	.datab(\Read_FSM|read:word_cnt[5]~q ),
	.datac(\Read_FSM|read:word_cnt[3]~q ),
	.datad(\Read_FSM|Equal0~6_combout ),
	.cin(gnd),
	.combout(\Read_FSM|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Read_FSM|Equal0~7 .lut_mask = 16'h0100;
defparam \Read_FSM|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N10
cycloneive_lcell_comb \Read_FSM|Equal0~5 (
// Equation(s):
// \Read_FSM|Equal0~5_combout  = (!\Read_FSM|read:word_cnt[16]~q  & (!\Read_FSM|read:word_cnt[17]~q  & (!\Read_FSM|read:word_cnt[15]~q  & !\Read_FSM|read:word_cnt[14]~q )))

	.dataa(\Read_FSM|read:word_cnt[16]~q ),
	.datab(\Read_FSM|read:word_cnt[17]~q ),
	.datac(\Read_FSM|read:word_cnt[15]~q ),
	.datad(\Read_FSM|read:word_cnt[14]~q ),
	.cin(gnd),
	.combout(\Read_FSM|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Read_FSM|Equal0~5 .lut_mask = 16'h0001;
defparam \Read_FSM|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N0
cycloneive_lcell_comb \Read_FSM|Equal0~8 (
// Equation(s):
// \Read_FSM|Equal0~8_combout  = (!\Read_FSM|read:word_cnt[10]~q  & (!\Read_FSM|read:word_cnt[11]~q  & (!\Read_FSM|read:word_cnt[12]~q  & !\Read_FSM|read:word_cnt[13]~q )))

	.dataa(\Read_FSM|read:word_cnt[10]~q ),
	.datab(\Read_FSM|read:word_cnt[11]~q ),
	.datac(\Read_FSM|read:word_cnt[12]~q ),
	.datad(\Read_FSM|read:word_cnt[13]~q ),
	.cin(gnd),
	.combout(\Read_FSM|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Read_FSM|Equal0~8 .lut_mask = 16'h0001;
defparam \Read_FSM|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N0
cycloneive_lcell_comb \Read_FSM|Equal0~9 (
// Equation(s):
// \Read_FSM|Equal0~9_combout  = (\Read_FSM|Equal0~4_combout  & (\Read_FSM|Equal0~7_combout  & (\Read_FSM|Equal0~5_combout  & \Read_FSM|Equal0~8_combout )))

	.dataa(\Read_FSM|Equal0~4_combout ),
	.datab(\Read_FSM|Equal0~7_combout ),
	.datac(\Read_FSM|Equal0~5_combout ),
	.datad(\Read_FSM|Equal0~8_combout ),
	.cin(gnd),
	.combout(\Read_FSM|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \Read_FSM|Equal0~9 .lut_mask = 16'h8000;
defparam \Read_FSM|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N18
cycloneive_lcell_comb \Read_FSM|Selector2~0 (
// Equation(s):
// \Read_FSM|Selector2~0_combout  = (\Read_FSM|Equal0~9_combout  & \Read_FSM|state_fsm.s_read~q )

	.dataa(gnd),
	.datab(\Read_FSM|Equal0~9_combout ),
	.datac(gnd),
	.datad(\Read_FSM|state_fsm.s_read~q ),
	.cin(gnd),
	.combout(\Read_FSM|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Read_FSM|Selector2~0 .lut_mask = 16'hCC00;
defparam \Read_FSM|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N19
dffeas \Read_FSM|state_fsm.s_high (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Read_FSM|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Read_FSM|state_fsm.s_high~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Read_FSM|state_fsm.s_high .is_wysiwyg = "true";
defparam \Read_FSM|state_fsm.s_high .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y24_N29
dffeas \Read_FSM|readable (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Read_FSM|state_fsm.s_high~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Read_FSM|readable~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Read_FSM|readable .is_wysiwyg = "true";
defparam \Read_FSM|readable .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N30
cycloneive_lcell_comb \byte_cnt[4]~13 (
// Equation(s):
// \byte_cnt[4]~13_combout  = (byte_cnt[1] & ((\rr_state.s7~q ) # ((byte_cnt[0] & !\Read_FSM|readable~q ))))

	.dataa(\rr_state.s7~q ),
	.datab(byte_cnt[0]),
	.datac(byte_cnt[1]),
	.datad(\Read_FSM|readable~q ),
	.cin(gnd),
	.combout(\byte_cnt[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \byte_cnt[4]~13 .lut_mask = 16'hA0E0;
defparam \byte_cnt[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N20
cycloneive_lcell_comb \byte_cnt[4]~12 (
// Equation(s):
// \byte_cnt[4]~12_combout  = (!\Mux25~2_combout  & ((\rr_state.s3~q ) # ((\rr_state.s7~q ) # (!\Read_FSM|readable~q ))))

	.dataa(\rr_state.s3~q ),
	.datab(\Mux25~2_combout ),
	.datac(\rr_state.s7~q ),
	.datad(\Read_FSM|readable~q ),
	.cin(gnd),
	.combout(\byte_cnt[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \byte_cnt[4]~12 .lut_mask = 16'h3233;
defparam \byte_cnt[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N26
cycloneive_lcell_comb \Read_FSM|word~4 (
// Equation(s):
// \Read_FSM|word~4_combout  = (!\Read_FSM|read:word_cnt[0]~q  & \Read_FSM|read:word_cnt[1]~q )

	.dataa(gnd),
	.datab(\Read_FSM|read:word_cnt[0]~q ),
	.datac(\Read_FSM|read:word_cnt[1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Read_FSM|word~4_combout ),
	.cout());
// synopsys translate_off
defparam \Read_FSM|word~4 .lut_mask = 16'h3030;
defparam \Read_FSM|word~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y28_N9
dffeas \Read_FSM|read:word[2] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Read_FSM|word~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Read_FSM|read:word_cnt[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Read_FSM|read:word[2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Read_FSM|read:word[2] .is_wysiwyg = "true";
defparam \Read_FSM|read:word[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N8
cycloneive_lcell_comb \Read_FSM|word~5 (
// Equation(s):
// \Read_FSM|word~5_combout  = (\Read_FSM|word~4_combout  & ((\Read_FSM|read:word_cnt[2]~q  & ((\Read_FSM|read:word[2]~q ))) # (!\Read_FSM|read:word_cnt[2]~q  & (\pin_in~combout )))) # (!\Read_FSM|word~4_combout  & (((\Read_FSM|read:word[2]~q ))))

	.dataa(\Read_FSM|word~4_combout ),
	.datab(\pin_in~combout ),
	.datac(\Read_FSM|read:word[2]~q ),
	.datad(\Read_FSM|read:word_cnt[2]~q ),
	.cin(gnd),
	.combout(\Read_FSM|word~5_combout ),
	.cout());
// synopsys translate_off
defparam \Read_FSM|word~5 .lut_mask = 16'hF0D8;
defparam \Read_FSM|word~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N6
cycloneive_lcell_comb \Read_FSM|word_buff[2]~feeder (
// Equation(s):
// \Read_FSM|word_buff[2]~feeder_combout  = \Read_FSM|word~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Read_FSM|word~5_combout ),
	.cin(gnd),
	.combout(\Read_FSM|word_buff[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Read_FSM|word_buff[2]~feeder .lut_mask = 16'hFF00;
defparam \Read_FSM|word_buff[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N4
cycloneive_lcell_comb \Read_FSM|word_buff[0]~0 (
// Equation(s):
// \Read_FSM|word_buff[0]~0_combout  = (\Read_FSM|Equal0~8_combout  & (\rstn~input_o  & \Read_FSM|state_fsm.s_read~q ))

	.dataa(\Read_FSM|Equal0~8_combout ),
	.datab(gnd),
	.datac(\rstn~input_o ),
	.datad(\Read_FSM|state_fsm.s_read~q ),
	.cin(gnd),
	.combout(\Read_FSM|word_buff[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Read_FSM|word_buff[0]~0 .lut_mask = 16'hA000;
defparam \Read_FSM|word_buff[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N22
cycloneive_lcell_comb \Read_FSM|word_buff[0]~1 (
// Equation(s):
// \Read_FSM|word_buff[0]~1_combout  = (\Read_FSM|Equal0~4_combout  & (\Read_FSM|word_buff[0]~0_combout  & (\Read_FSM|Equal0~5_combout  & \Read_FSM|Equal0~7_combout )))

	.dataa(\Read_FSM|Equal0~4_combout ),
	.datab(\Read_FSM|word_buff[0]~0_combout ),
	.datac(\Read_FSM|Equal0~5_combout ),
	.datad(\Read_FSM|Equal0~7_combout ),
	.cin(gnd),
	.combout(\Read_FSM|word_buff[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Read_FSM|word_buff[0]~1 .lut_mask = 16'h8000;
defparam \Read_FSM|word_buff[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y28_N7
dffeas \Read_FSM|word_buff[2] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Read_FSM|word_buff[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Read_FSM|word_buff[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Read_FSM|word_buff [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Read_FSM|word_buff[2] .is_wysiwyg = "true";
defparam \Read_FSM|word_buff[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N30
cycloneive_lcell_comb \Read_FSM|word~2 (
// Equation(s):
// \Read_FSM|word~2_combout  = (\Read_FSM|read:word_cnt[0]~q  & !\Read_FSM|read:word_cnt[1]~q )

	.dataa(gnd),
	.datab(\Read_FSM|read:word_cnt[0]~q ),
	.datac(\Read_FSM|read:word_cnt[1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Read_FSM|word~2_combout ),
	.cout());
// synopsys translate_off
defparam \Read_FSM|word~2 .lut_mask = 16'h0C0C;
defparam \Read_FSM|word~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y28_N13
dffeas \Read_FSM|read:word[1] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Read_FSM|word~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Read_FSM|read:word_cnt[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Read_FSM|read:word[1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Read_FSM|read:word[1] .is_wysiwyg = "true";
defparam \Read_FSM|read:word[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N12
cycloneive_lcell_comb \Read_FSM|word~3 (
// Equation(s):
// \Read_FSM|word~3_combout  = (\Read_FSM|word~2_combout  & ((\Read_FSM|read:word_cnt[2]~q  & ((\Read_FSM|read:word[1]~q ))) # (!\Read_FSM|read:word_cnt[2]~q  & (\pin_in~combout )))) # (!\Read_FSM|word~2_combout  & (((\Read_FSM|read:word[1]~q ))))

	.dataa(\Read_FSM|word~2_combout ),
	.datab(\pin_in~combout ),
	.datac(\Read_FSM|read:word[1]~q ),
	.datad(\Read_FSM|read:word_cnt[2]~q ),
	.cin(gnd),
	.combout(\Read_FSM|word~3_combout ),
	.cout());
// synopsys translate_off
defparam \Read_FSM|word~3 .lut_mask = 16'hF0D8;
defparam \Read_FSM|word~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N8
cycloneive_lcell_comb \Read_FSM|word_buff[1]~feeder (
// Equation(s):
// \Read_FSM|word_buff[1]~feeder_combout  = \Read_FSM|word~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Read_FSM|word~3_combout ),
	.cin(gnd),
	.combout(\Read_FSM|word_buff[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Read_FSM|word_buff[1]~feeder .lut_mask = 16'hFF00;
defparam \Read_FSM|word_buff[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y28_N9
dffeas \Read_FSM|word_buff[1] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Read_FSM|word_buff[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Read_FSM|word_buff[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Read_FSM|word_buff [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Read_FSM|word_buff[1] .is_wysiwyg = "true";
defparam \Read_FSM|word_buff[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N22
cycloneive_lcell_comb \Read_FSM|word~6 (
// Equation(s):
// \Read_FSM|word~6_combout  = (\Read_FSM|read:word_cnt[0]~q  & \Read_FSM|read:word_cnt[1]~q )

	.dataa(gnd),
	.datab(\Read_FSM|read:word_cnt[0]~q ),
	.datac(\Read_FSM|read:word_cnt[1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Read_FSM|word~6_combout ),
	.cout());
// synopsys translate_off
defparam \Read_FSM|word~6 .lut_mask = 16'hC0C0;
defparam \Read_FSM|word~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y28_N5
dffeas \Read_FSM|read:word[3] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Read_FSM|word~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Read_FSM|read:word_cnt[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Read_FSM|read:word[3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Read_FSM|read:word[3] .is_wysiwyg = "true";
defparam \Read_FSM|read:word[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N4
cycloneive_lcell_comb \Read_FSM|word~7 (
// Equation(s):
// \Read_FSM|word~7_combout  = (\Read_FSM|word~6_combout  & ((\Read_FSM|read:word_cnt[2]~q  & ((\Read_FSM|read:word[3]~q ))) # (!\Read_FSM|read:word_cnt[2]~q  & (\pin_in~combout )))) # (!\Read_FSM|word~6_combout  & (((\Read_FSM|read:word[3]~q ))))

	.dataa(\Read_FSM|word~6_combout ),
	.datab(\pin_in~combout ),
	.datac(\Read_FSM|read:word[3]~q ),
	.datad(\Read_FSM|read:word_cnt[2]~q ),
	.cin(gnd),
	.combout(\Read_FSM|word~7_combout ),
	.cout());
// synopsys translate_off
defparam \Read_FSM|word~7 .lut_mask = 16'hF0D8;
defparam \Read_FSM|word~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y28_N23
dffeas \Read_FSM|word_buff[3] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Read_FSM|word~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Read_FSM|word_buff[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Read_FSM|word_buff [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Read_FSM|word_buff[3] .is_wysiwyg = "true";
defparam \Read_FSM|word_buff[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y28_N1
dffeas \Read_FSM|read:word[0] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Read_FSM|word~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Read_FSM|read:word_cnt[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Read_FSM|read:word[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Read_FSM|read:word[0] .is_wysiwyg = "true";
defparam \Read_FSM|read:word[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N18
cycloneive_lcell_comb \Read_FSM|word~0 (
// Equation(s):
// \Read_FSM|word~0_combout  = (!\Read_FSM|read:word_cnt[0]~q  & !\Read_FSM|read:word_cnt[1]~q )

	.dataa(gnd),
	.datab(\Read_FSM|read:word_cnt[0]~q ),
	.datac(\Read_FSM|read:word_cnt[1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Read_FSM|word~0_combout ),
	.cout());
// synopsys translate_off
defparam \Read_FSM|word~0 .lut_mask = 16'h0303;
defparam \Read_FSM|word~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N0
cycloneive_lcell_comb \Read_FSM|word~1 (
// Equation(s):
// \Read_FSM|word~1_combout  = (\Read_FSM|read:word_cnt[2]~q  & (((\Read_FSM|read:word[0]~q )))) # (!\Read_FSM|read:word_cnt[2]~q  & ((\Read_FSM|word~0_combout  & (\pin_in~combout )) # (!\Read_FSM|word~0_combout  & ((\Read_FSM|read:word[0]~q )))))

	.dataa(\pin_in~combout ),
	.datab(\Read_FSM|read:word_cnt[2]~q ),
	.datac(\Read_FSM|read:word[0]~q ),
	.datad(\Read_FSM|word~0_combout ),
	.cin(gnd),
	.combout(\Read_FSM|word~1_combout ),
	.cout());
// synopsys translate_off
defparam \Read_FSM|word~1 .lut_mask = 16'hE2F0;
defparam \Read_FSM|word~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y28_N17
dffeas \Read_FSM|word_buff[0] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Read_FSM|word~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Read_FSM|word_buff[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Read_FSM|word_buff [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Read_FSM|word_buff[0] .is_wysiwyg = "true";
defparam \Read_FSM|word_buff[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N22
cycloneive_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (((\Read_FSM|word_buff [0]) # (!\Read_FSM|word_buff [3])) # (!\Read_FSM|word_buff [1])) # (!\Read_FSM|word_buff [2])

	.dataa(\Read_FSM|word_buff [2]),
	.datab(\Read_FSM|word_buff [1]),
	.datac(\Read_FSM|word_buff [3]),
	.datad(\Read_FSM|word_buff [0]),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'hFF7F;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y28_N17
dffeas \Read_FSM|read:word[4] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Read_FSM|word~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Read_FSM|read:word_cnt[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Read_FSM|read:word[4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Read_FSM|read:word[4] .is_wysiwyg = "true";
defparam \Read_FSM|read:word[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N16
cycloneive_lcell_comb \Read_FSM|word~8 (
// Equation(s):
// \Read_FSM|word~8_combout  = (\Read_FSM|read:word_cnt[2]~q  & ((\Read_FSM|word~0_combout  & (\pin_in~combout )) # (!\Read_FSM|word~0_combout  & ((\Read_FSM|read:word[4]~q ))))) # (!\Read_FSM|read:word_cnt[2]~q  & (((\Read_FSM|read:word[4]~q ))))

	.dataa(\pin_in~combout ),
	.datab(\Read_FSM|read:word_cnt[2]~q ),
	.datac(\Read_FSM|read:word[4]~q ),
	.datad(\Read_FSM|word~0_combout ),
	.cin(gnd),
	.combout(\Read_FSM|word~8_combout ),
	.cout());
// synopsys translate_off
defparam \Read_FSM|word~8 .lut_mask = 16'hB8F0;
defparam \Read_FSM|word~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y28_N11
dffeas \Read_FSM|word_buff[4] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Read_FSM|word~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Read_FSM|word_buff[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Read_FSM|word_buff [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Read_FSM|word_buff[4] .is_wysiwyg = "true";
defparam \Read_FSM|word_buff[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y28_N3
dffeas \Read_FSM|read:word[5] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Read_FSM|word~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Read_FSM|read:word_cnt[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Read_FSM|read:word[5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Read_FSM|read:word[5] .is_wysiwyg = "true";
defparam \Read_FSM|read:word[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N2
cycloneive_lcell_comb \Read_FSM|word~9 (
// Equation(s):
// \Read_FSM|word~9_combout  = (\Read_FSM|word~2_combout  & ((\Read_FSM|read:word_cnt[2]~q  & (\pin_in~combout )) # (!\Read_FSM|read:word_cnt[2]~q  & ((\Read_FSM|read:word[5]~q ))))) # (!\Read_FSM|word~2_combout  & (((\Read_FSM|read:word[5]~q ))))

	.dataa(\Read_FSM|word~2_combout ),
	.datab(\pin_in~combout ),
	.datac(\Read_FSM|read:word[5]~q ),
	.datad(\Read_FSM|read:word_cnt[2]~q ),
	.cin(gnd),
	.combout(\Read_FSM|word~9_combout ),
	.cout());
// synopsys translate_off
defparam \Read_FSM|word~9 .lut_mask = 16'hD8F0;
defparam \Read_FSM|word~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N4
cycloneive_lcell_comb \Read_FSM|word_buff[5]~feeder (
// Equation(s):
// \Read_FSM|word_buff[5]~feeder_combout  = \Read_FSM|word~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Read_FSM|word~9_combout ),
	.cin(gnd),
	.combout(\Read_FSM|word_buff[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Read_FSM|word_buff[5]~feeder .lut_mask = 16'hFF00;
defparam \Read_FSM|word_buff[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y28_N5
dffeas \Read_FSM|word_buff[5] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Read_FSM|word_buff[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Read_FSM|word_buff[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Read_FSM|word_buff [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Read_FSM|word_buff[5] .is_wysiwyg = "true";
defparam \Read_FSM|word_buff[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y28_N29
dffeas \Read_FSM|read:word[6] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Read_FSM|word~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Read_FSM|read:word_cnt[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Read_FSM|read:word[6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Read_FSM|read:word[6] .is_wysiwyg = "true";
defparam \Read_FSM|read:word[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N28
cycloneive_lcell_comb \Read_FSM|word~10 (
// Equation(s):
// \Read_FSM|word~10_combout  = (\Read_FSM|word~4_combout  & ((\Read_FSM|read:word_cnt[2]~q  & (\pin_in~combout )) # (!\Read_FSM|read:word_cnt[2]~q  & ((\Read_FSM|read:word[6]~q ))))) # (!\Read_FSM|word~4_combout  & (((\Read_FSM|read:word[6]~q ))))

	.dataa(\Read_FSM|word~4_combout ),
	.datab(\pin_in~combout ),
	.datac(\Read_FSM|read:word[6]~q ),
	.datad(\Read_FSM|read:word_cnt[2]~q ),
	.cin(gnd),
	.combout(\Read_FSM|word~10_combout ),
	.cout());
// synopsys translate_off
defparam \Read_FSM|word~10 .lut_mask = 16'hD8F0;
defparam \Read_FSM|word~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y28_N1
dffeas \Read_FSM|word_buff[6] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Read_FSM|word~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Read_FSM|word_buff[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Read_FSM|word_buff [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Read_FSM|word_buff[6] .is_wysiwyg = "true";
defparam \Read_FSM|word_buff[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y28_N15
dffeas \Read_FSM|read:word[7] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Read_FSM|word~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Read_FSM|read:word_cnt[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Read_FSM|read:word[7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Read_FSM|read:word[7] .is_wysiwyg = "true";
defparam \Read_FSM|read:word[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N14
cycloneive_lcell_comb \Read_FSM|word~11 (
// Equation(s):
// \Read_FSM|word~11_combout  = (\Read_FSM|word~6_combout  & ((\Read_FSM|read:word_cnt[2]~q  & (\pin_in~combout )) # (!\Read_FSM|read:word_cnt[2]~q  & ((\Read_FSM|read:word[7]~q ))))) # (!\Read_FSM|word~6_combout  & (((\Read_FSM|read:word[7]~q ))))

	.dataa(\Read_FSM|word~6_combout ),
	.datab(\pin_in~combout ),
	.datac(\Read_FSM|read:word[7]~q ),
	.datad(\Read_FSM|read:word_cnt[2]~q ),
	.cin(gnd),
	.combout(\Read_FSM|word~11_combout ),
	.cout());
// synopsys translate_off
defparam \Read_FSM|word~11 .lut_mask = 16'hD8F0;
defparam \Read_FSM|word~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N2
cycloneive_lcell_comb \Read_FSM|word_buff[7]~feeder (
// Equation(s):
// \Read_FSM|word_buff[7]~feeder_combout  = \Read_FSM|word~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Read_FSM|word~11_combout ),
	.cin(gnd),
	.combout(\Read_FSM|word_buff[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Read_FSM|word_buff[7]~feeder .lut_mask = 16'hFF00;
defparam \Read_FSM|word_buff[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y28_N3
dffeas \Read_FSM|word_buff[7] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Read_FSM|word_buff[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Read_FSM|word_buff[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Read_FSM|word_buff [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Read_FSM|word_buff[7] .is_wysiwyg = "true";
defparam \Read_FSM|word_buff[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N0
cycloneive_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (\Read_FSM|word_buff [4]) # ((\Read_FSM|word_buff [5]) # ((\Read_FSM|word_buff [7]) # (!\Read_FSM|word_buff [6])))

	.dataa(\Read_FSM|word_buff [4]),
	.datab(\Read_FSM|word_buff [5]),
	.datac(\Read_FSM|word_buff [6]),
	.datad(\Read_FSM|word_buff [7]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'hFFEF;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N16
cycloneive_lcell_comb \byte_cnt[4]~14 (
// Equation(s):
// \byte_cnt[4]~14_combout  = (byte_cnt[0] & (byte_cnt[1])) # (!byte_cnt[0] & (!byte_cnt[1] & ((\Equal0~1_combout ) # (\Equal0~0_combout ))))

	.dataa(byte_cnt[0]),
	.datab(byte_cnt[1]),
	.datac(\Equal0~1_combout ),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\byte_cnt[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \byte_cnt[4]~14 .lut_mask = 16'h9998;
defparam \byte_cnt[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N8
cycloneive_lcell_comb \byte_cnt[4]~15 (
// Equation(s):
// \byte_cnt[4]~15_combout  = (\byte_cnt[4]~13_combout ) # ((\byte_cnt[4]~12_combout ) # ((\RR_addr[0]~0_combout  & \byte_cnt[4]~14_combout )))

	.dataa(\byte_cnt[4]~13_combout ),
	.datab(\byte_cnt[4]~12_combout ),
	.datac(\RR_addr[0]~0_combout ),
	.datad(\byte_cnt[4]~14_combout ),
	.cin(gnd),
	.combout(\byte_cnt[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \byte_cnt[4]~15 .lut_mask = 16'hFEEE;
defparam \byte_cnt[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N12
cycloneive_lcell_comb \byte_cnt[4]~16 (
// Equation(s):
// \byte_cnt[4]~16_combout  = (\rr_state.s3~q  & (((\Write_FSM|word_sent~q  & \rr_state.s7~q )) # (!\Selector7~0_combout ))) # (!\rr_state.s3~q  & (\Write_FSM|word_sent~q  & (\rr_state.s7~q )))

	.dataa(\rr_state.s3~q ),
	.datab(\Write_FSM|word_sent~q ),
	.datac(\rr_state.s7~q ),
	.datad(\Selector7~0_combout ),
	.cin(gnd),
	.combout(\byte_cnt[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \byte_cnt[4]~16 .lut_mask = 16'hC0EA;
defparam \byte_cnt[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N7
dffeas \byte_cnt[0] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\byte_cnt[0]~8_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\byte_cnt[4]~15_combout ),
	.sload(gnd),
	.ena(\byte_cnt[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(byte_cnt[0]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_cnt[0] .is_wysiwyg = "true";
defparam \byte_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N8
cycloneive_lcell_comb \byte_cnt[1]~10 (
// Equation(s):
// \byte_cnt[1]~10_combout  = (byte_cnt[1] & (!\byte_cnt[0]~9 )) # (!byte_cnt[1] & ((\byte_cnt[0]~9 ) # (GND)))
// \byte_cnt[1]~11  = CARRY((!\byte_cnt[0]~9 ) # (!byte_cnt[1]))

	.dataa(gnd),
	.datab(byte_cnt[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\byte_cnt[0]~9 ),
	.combout(\byte_cnt[1]~10_combout ),
	.cout(\byte_cnt[1]~11 ));
// synopsys translate_off
defparam \byte_cnt[1]~10 .lut_mask = 16'h3C3F;
defparam \byte_cnt[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y24_N9
dffeas \byte_cnt[1] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\byte_cnt[1]~10_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\byte_cnt[4]~15_combout ),
	.sload(gnd),
	.ena(\byte_cnt[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(byte_cnt[1]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_cnt[1] .is_wysiwyg = "true";
defparam \byte_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N10
cycloneive_lcell_comb \byte_cnt[2]~17 (
// Equation(s):
// \byte_cnt[2]~17_combout  = (byte_cnt[2] & (\byte_cnt[1]~11  $ (GND))) # (!byte_cnt[2] & (!\byte_cnt[1]~11  & VCC))
// \byte_cnt[2]~18  = CARRY((byte_cnt[2] & !\byte_cnt[1]~11 ))

	.dataa(byte_cnt[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\byte_cnt[1]~11 ),
	.combout(\byte_cnt[2]~17_combout ),
	.cout(\byte_cnt[2]~18 ));
// synopsys translate_off
defparam \byte_cnt[2]~17 .lut_mask = 16'hA50A;
defparam \byte_cnt[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y24_N11
dffeas \byte_cnt[2] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\byte_cnt[2]~17_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\byte_cnt[4]~15_combout ),
	.sload(gnd),
	.ena(\byte_cnt[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(byte_cnt[2]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_cnt[2] .is_wysiwyg = "true";
defparam \byte_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N12
cycloneive_lcell_comb \byte_cnt[3]~19 (
// Equation(s):
// \byte_cnt[3]~19_combout  = (byte_cnt[3] & (!\byte_cnt[2]~18 )) # (!byte_cnt[3] & ((\byte_cnt[2]~18 ) # (GND)))
// \byte_cnt[3]~20  = CARRY((!\byte_cnt[2]~18 ) # (!byte_cnt[3]))

	.dataa(byte_cnt[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\byte_cnt[2]~18 ),
	.combout(\byte_cnt[3]~19_combout ),
	.cout(\byte_cnt[3]~20 ));
// synopsys translate_off
defparam \byte_cnt[3]~19 .lut_mask = 16'h5A5F;
defparam \byte_cnt[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y24_N13
dffeas \byte_cnt[3] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\byte_cnt[3]~19_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\byte_cnt[4]~15_combout ),
	.sload(gnd),
	.ena(\byte_cnt[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(byte_cnt[3]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_cnt[3] .is_wysiwyg = "true";
defparam \byte_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N14
cycloneive_lcell_comb \byte_cnt[4]~21 (
// Equation(s):
// \byte_cnt[4]~21_combout  = (byte_cnt[4] & (\byte_cnt[3]~20  $ (GND))) # (!byte_cnt[4] & (!\byte_cnt[3]~20  & VCC))
// \byte_cnt[4]~22  = CARRY((byte_cnt[4] & !\byte_cnt[3]~20 ))

	.dataa(gnd),
	.datab(byte_cnt[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\byte_cnt[3]~20 ),
	.combout(\byte_cnt[4]~21_combout ),
	.cout(\byte_cnt[4]~22 ));
// synopsys translate_off
defparam \byte_cnt[4]~21 .lut_mask = 16'hC30C;
defparam \byte_cnt[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y24_N15
dffeas \byte_cnt[4] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\byte_cnt[4]~21_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\byte_cnt[4]~15_combout ),
	.sload(gnd),
	.ena(\byte_cnt[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(byte_cnt[4]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_cnt[4] .is_wysiwyg = "true";
defparam \byte_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N16
cycloneive_lcell_comb \byte_cnt[5]~23 (
// Equation(s):
// \byte_cnt[5]~23_combout  = (byte_cnt[5] & (!\byte_cnt[4]~22 )) # (!byte_cnt[5] & ((\byte_cnt[4]~22 ) # (GND)))
// \byte_cnt[5]~24  = CARRY((!\byte_cnt[4]~22 ) # (!byte_cnt[5]))

	.dataa(gnd),
	.datab(byte_cnt[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\byte_cnt[4]~22 ),
	.combout(\byte_cnt[5]~23_combout ),
	.cout(\byte_cnt[5]~24 ));
// synopsys translate_off
defparam \byte_cnt[5]~23 .lut_mask = 16'h3C3F;
defparam \byte_cnt[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y24_N17
dffeas \byte_cnt[5] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\byte_cnt[5]~23_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\byte_cnt[4]~15_combout ),
	.sload(gnd),
	.ena(\byte_cnt[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(byte_cnt[5]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_cnt[5] .is_wysiwyg = "true";
defparam \byte_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N18
cycloneive_lcell_comb \byte_cnt[6]~25 (
// Equation(s):
// \byte_cnt[6]~25_combout  = (byte_cnt[6] & (\byte_cnt[5]~24  $ (GND))) # (!byte_cnt[6] & (!\byte_cnt[5]~24  & VCC))
// \byte_cnt[6]~26  = CARRY((byte_cnt[6] & !\byte_cnt[5]~24 ))

	.dataa(gnd),
	.datab(byte_cnt[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\byte_cnt[5]~24 ),
	.combout(\byte_cnt[6]~25_combout ),
	.cout(\byte_cnt[6]~26 ));
// synopsys translate_off
defparam \byte_cnt[6]~25 .lut_mask = 16'hC30C;
defparam \byte_cnt[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y24_N19
dffeas \byte_cnt[6] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\byte_cnt[6]~25_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\byte_cnt[4]~15_combout ),
	.sload(gnd),
	.ena(\byte_cnt[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(byte_cnt[6]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_cnt[6] .is_wysiwyg = "true";
defparam \byte_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N20
cycloneive_lcell_comb \byte_cnt[7]~27 (
// Equation(s):
// \byte_cnt[7]~27_combout  = \byte_cnt[6]~26  $ (byte_cnt[7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(byte_cnt[7]),
	.cin(\byte_cnt[6]~26 ),
	.combout(\byte_cnt[7]~27_combout ),
	.cout());
// synopsys translate_off
defparam \byte_cnt[7]~27 .lut_mask = 16'h0FF0;
defparam \byte_cnt[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y24_N21
dffeas \byte_cnt[7] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\byte_cnt[7]~27_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\byte_cnt[4]~15_combout ),
	.sload(gnd),
	.ena(\byte_cnt[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(byte_cnt[7]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_cnt[7] .is_wysiwyg = "true";
defparam \byte_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N4
cycloneive_lcell_comb \Mux25~2 (
// Equation(s):
// \Mux25~2_combout  = (!byte_cnt[7] & (\Mux25~0_combout  & !byte_cnt[6]))

	.dataa(gnd),
	.datab(byte_cnt[7]),
	.datac(\Mux25~0_combout ),
	.datad(byte_cnt[6]),
	.cin(gnd),
	.combout(\Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux25~2 .lut_mask = 16'h0030;
defparam \Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N26
cycloneive_lcell_comb \Selector9~0 (
// Equation(s):
// \Selector9~0_combout  = (\rr_state.s7~q  & (\Mux25~2_combout  & (!byte_cnt[1] & \Write_FSM|word_sent~q )))

	.dataa(\rr_state.s7~q ),
	.datab(\Mux25~2_combout ),
	.datac(byte_cnt[1]),
	.datad(\Write_FSM|word_sent~q ),
	.cin(gnd),
	.combout(\Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~0 .lut_mask = 16'h0800;
defparam \Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N2
cycloneive_lcell_comb \idle_cnt~14 (
// Equation(s):
// \idle_cnt~14_combout  = (idle_cnt[3] & ((idle_cnt[1]) # (idle_cnt[2])))

	.dataa(gnd),
	.datab(idle_cnt[3]),
	.datac(idle_cnt[1]),
	.datad(idle_cnt[2]),
	.cin(gnd),
	.combout(\idle_cnt~14_combout ),
	.cout());
// synopsys translate_off
defparam \idle_cnt~14 .lut_mask = 16'hCCC0;
defparam \idle_cnt~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N30
cycloneive_lcell_comb \Selector8~0 (
// Equation(s):
// \Selector8~0_combout  = ((\Selector2~0_combout  & (!\idle_cnt~14_combout  & \rr_state.s4~q ))) # (!\Selector15~1_combout )

	.dataa(\Selector2~0_combout ),
	.datab(\idle_cnt~14_combout ),
	.datac(\rr_state.s4~q ),
	.datad(\Selector15~1_combout ),
	.cin(gnd),
	.combout(\Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~0 .lut_mask = 16'h20FF;
defparam \Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y24_N31
dffeas \rr_state.s4 (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector8~0_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_state.s4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr_state.s4 .is_wysiwyg = "true";
defparam \rr_state.s4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N2
cycloneive_lcell_comb \Selector9~1 (
// Equation(s):
// \Selector9~1_combout  = (\rr_state.s4~q  & ((\idle_cnt~14_combout ) # (!\Selector2~0_combout )))

	.dataa(\rr_state.s4~q ),
	.datab(\idle_cnt~14_combout ),
	.datac(\Selector2~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~1 .lut_mask = 16'h8A8A;
defparam \Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N22
cycloneive_lcell_comb \Selector9~2 (
// Equation(s):
// \Selector9~2_combout  = (\Selector9~0_combout ) # ((\Selector9~1_combout ) # ((!\Write_FSM|ready~q  & \rr_state.s5~q )))

	.dataa(\Write_FSM|ready~q ),
	.datab(\Selector9~0_combout ),
	.datac(\rr_state.s5~q ),
	.datad(\Selector9~1_combout ),
	.cin(gnd),
	.combout(\Selector9~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~2 .lut_mask = 16'hFFDC;
defparam \Selector9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y24_N23
dffeas \rr_state.s5 (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector9~2_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_state.s5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr_state.s5 .is_wysiwyg = "true";
defparam \rr_state.s5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N28
cycloneive_lcell_comb \Selector10~0 (
// Equation(s):
// \Selector10~0_combout  = (\rr_state.s5~q  & \Write_FSM|ready~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rr_state.s5~q ),
	.datad(\Write_FSM|ready~q ),
	.cin(gnd),
	.combout(\Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~0 .lut_mask = 16'hF000;
defparam \Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y24_N29
dffeas \rr_state.s6 (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector10~0_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_state.s6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr_state.s6 .is_wysiwyg = "true";
defparam \rr_state.s6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N6
cycloneive_lcell_comb \Selector11~0 (
// Equation(s):
// \Selector11~0_combout  = (\rr_state.s6~q ) # ((\rr_state.s7~q  & !\Write_FSM|word_sent~q ))

	.dataa(gnd),
	.datab(\rr_state.s6~q ),
	.datac(\rr_state.s7~q ),
	.datad(\Write_FSM|word_sent~q ),
	.cin(gnd),
	.combout(\Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~0 .lut_mask = 16'hCCFC;
defparam \Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y24_N7
dffeas \rr_state.s7 (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector11~0_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_state.s7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr_state.s7 .is_wysiwyg = "true";
defparam \rr_state.s7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N0
cycloneive_lcell_comb \current_task~10 (
// Equation(s):
// \current_task~10_combout  = (\Write_FSM|word_sent~q  & ((byte_cnt[1]) # (!\Mux25~2_combout )))

	.dataa(\Write_FSM|word_sent~q ),
	.datab(byte_cnt[1]),
	.datac(\Mux25~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\current_task~10_combout ),
	.cout());
// synopsys translate_off
defparam \current_task~10 .lut_mask = 16'h8A8A;
defparam \current_task~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N30
cycloneive_lcell_comb \Selector12~0 (
// Equation(s):
// \Selector12~0_combout  = (\rr_state.s7~q  & ((\current_task~10_combout ) # ((\rr_state.s8~q  & \process_1~1_combout )))) # (!\rr_state.s7~q  & (((\rr_state.s8~q  & \process_1~1_combout ))))

	.dataa(\rr_state.s7~q ),
	.datab(\current_task~10_combout ),
	.datac(\rr_state.s8~q ),
	.datad(\process_1~1_combout ),
	.cin(gnd),
	.combout(\Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~0 .lut_mask = 16'hF888;
defparam \Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N31
dffeas \rr_state.s8 (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector12~0_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_state.s8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr_state.s8 .is_wysiwyg = "true";
defparam \rr_state.s8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N4
cycloneive_lcell_comb \Selector13~0 (
// Equation(s):
// \Selector13~0_combout  = ((\rr_state.s8~q  & ((\LessThan10~0_combout ))) # (!\rr_state.s8~q  & (\idle_cnt~14_combout ))) # (!\Selector2~0_combout )

	.dataa(\rr_state.s8~q ),
	.datab(\idle_cnt~14_combout ),
	.datac(\LessThan10~0_combout ),
	.datad(\Selector2~0_combout ),
	.cin(gnd),
	.combout(\Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~0 .lut_mask = 16'hE4FF;
defparam \Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N30
cycloneive_lcell_comb \WideOr14~0 (
// Equation(s):
// \WideOr14~0_combout  = (\rr_state.s8~q ) # (\rr_state.s4~q )

	.dataa(\rr_state.s8~q ),
	.datab(gnd),
	.datac(\rr_state.s4~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\WideOr14~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr14~0 .lut_mask = 16'hFAFA;
defparam \WideOr14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y23_N13
dffeas \idle_cnt[0] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\idle_cnt[0]~8_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\Selector13~0_combout ),
	.sload(gnd),
	.ena(\WideOr14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(idle_cnt[0]),
	.prn(vcc));
// synopsys translate_off
defparam \idle_cnt[0] .is_wysiwyg = "true";
defparam \idle_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N14
cycloneive_lcell_comb \idle_cnt[1]~10 (
// Equation(s):
// \idle_cnt[1]~10_combout  = (idle_cnt[1] & (!\idle_cnt[0]~9 )) # (!idle_cnt[1] & ((\idle_cnt[0]~9 ) # (GND)))
// \idle_cnt[1]~11  = CARRY((!\idle_cnt[0]~9 ) # (!idle_cnt[1]))

	.dataa(gnd),
	.datab(idle_cnt[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\idle_cnt[0]~9 ),
	.combout(\idle_cnt[1]~10_combout ),
	.cout(\idle_cnt[1]~11 ));
// synopsys translate_off
defparam \idle_cnt[1]~10 .lut_mask = 16'h3C3F;
defparam \idle_cnt[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y23_N15
dffeas \idle_cnt[1] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\idle_cnt[1]~10_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\Selector13~0_combout ),
	.sload(gnd),
	.ena(\WideOr14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(idle_cnt[1]),
	.prn(vcc));
// synopsys translate_off
defparam \idle_cnt[1] .is_wysiwyg = "true";
defparam \idle_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N16
cycloneive_lcell_comb \idle_cnt[2]~12 (
// Equation(s):
// \idle_cnt[2]~12_combout  = (idle_cnt[2] & (\idle_cnt[1]~11  $ (GND))) # (!idle_cnt[2] & (!\idle_cnt[1]~11  & VCC))
// \idle_cnt[2]~13  = CARRY((idle_cnt[2] & !\idle_cnt[1]~11 ))

	.dataa(gnd),
	.datab(idle_cnt[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\idle_cnt[1]~11 ),
	.combout(\idle_cnt[2]~12_combout ),
	.cout(\idle_cnt[2]~13 ));
// synopsys translate_off
defparam \idle_cnt[2]~12 .lut_mask = 16'hC30C;
defparam \idle_cnt[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y23_N17
dffeas \idle_cnt[2] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\idle_cnt[2]~12_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\Selector13~0_combout ),
	.sload(gnd),
	.ena(\WideOr14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(idle_cnt[2]),
	.prn(vcc));
// synopsys translate_off
defparam \idle_cnt[2] .is_wysiwyg = "true";
defparam \idle_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N18
cycloneive_lcell_comb \idle_cnt[3]~15 (
// Equation(s):
// \idle_cnt[3]~15_combout  = (idle_cnt[3] & (!\idle_cnt[2]~13 )) # (!idle_cnt[3] & ((\idle_cnt[2]~13 ) # (GND)))
// \idle_cnt[3]~16  = CARRY((!\idle_cnt[2]~13 ) # (!idle_cnt[3]))

	.dataa(gnd),
	.datab(idle_cnt[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\idle_cnt[2]~13 ),
	.combout(\idle_cnt[3]~15_combout ),
	.cout(\idle_cnt[3]~16 ));
// synopsys translate_off
defparam \idle_cnt[3]~15 .lut_mask = 16'h3C3F;
defparam \idle_cnt[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y23_N19
dffeas \idle_cnt[3] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\idle_cnt[3]~15_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\Selector13~0_combout ),
	.sload(gnd),
	.ena(\WideOr14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(idle_cnt[3]),
	.prn(vcc));
// synopsys translate_off
defparam \idle_cnt[3] .is_wysiwyg = "true";
defparam \idle_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N20
cycloneive_lcell_comb \idle_cnt[4]~17 (
// Equation(s):
// \idle_cnt[4]~17_combout  = (idle_cnt[4] & (\idle_cnt[3]~16  $ (GND))) # (!idle_cnt[4] & (!\idle_cnt[3]~16  & VCC))
// \idle_cnt[4]~18  = CARRY((idle_cnt[4] & !\idle_cnt[3]~16 ))

	.dataa(gnd),
	.datab(idle_cnt[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\idle_cnt[3]~16 ),
	.combout(\idle_cnt[4]~17_combout ),
	.cout(\idle_cnt[4]~18 ));
// synopsys translate_off
defparam \idle_cnt[4]~17 .lut_mask = 16'hC30C;
defparam \idle_cnt[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y23_N21
dffeas \idle_cnt[4] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\idle_cnt[4]~17_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\Selector13~0_combout ),
	.sload(gnd),
	.ena(\WideOr14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(idle_cnt[4]),
	.prn(vcc));
// synopsys translate_off
defparam \idle_cnt[4] .is_wysiwyg = "true";
defparam \idle_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N22
cycloneive_lcell_comb \idle_cnt[5]~19 (
// Equation(s):
// \idle_cnt[5]~19_combout  = (idle_cnt[5] & (!\idle_cnt[4]~18 )) # (!idle_cnt[5] & ((\idle_cnt[4]~18 ) # (GND)))
// \idle_cnt[5]~20  = CARRY((!\idle_cnt[4]~18 ) # (!idle_cnt[5]))

	.dataa(idle_cnt[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\idle_cnt[4]~18 ),
	.combout(\idle_cnt[5]~19_combout ),
	.cout(\idle_cnt[5]~20 ));
// synopsys translate_off
defparam \idle_cnt[5]~19 .lut_mask = 16'h5A5F;
defparam \idle_cnt[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y23_N23
dffeas \idle_cnt[5] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\idle_cnt[5]~19_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\Selector13~0_combout ),
	.sload(gnd),
	.ena(\WideOr14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(idle_cnt[5]),
	.prn(vcc));
// synopsys translate_off
defparam \idle_cnt[5] .is_wysiwyg = "true";
defparam \idle_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N24
cycloneive_lcell_comb \idle_cnt[6]~21 (
// Equation(s):
// \idle_cnt[6]~21_combout  = (idle_cnt[6] & (\idle_cnt[5]~20  $ (GND))) # (!idle_cnt[6] & (!\idle_cnt[5]~20  & VCC))
// \idle_cnt[6]~22  = CARRY((idle_cnt[6] & !\idle_cnt[5]~20 ))

	.dataa(gnd),
	.datab(idle_cnt[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\idle_cnt[5]~20 ),
	.combout(\idle_cnt[6]~21_combout ),
	.cout(\idle_cnt[6]~22 ));
// synopsys translate_off
defparam \idle_cnt[6]~21 .lut_mask = 16'hC30C;
defparam \idle_cnt[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y23_N25
dffeas \idle_cnt[6] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\idle_cnt[6]~21_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\Selector13~0_combout ),
	.sload(gnd),
	.ena(\WideOr14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(idle_cnt[6]),
	.prn(vcc));
// synopsys translate_off
defparam \idle_cnt[6] .is_wysiwyg = "true";
defparam \idle_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N26
cycloneive_lcell_comb \idle_cnt[7]~23 (
// Equation(s):
// \idle_cnt[7]~23_combout  = idle_cnt[7] $ (\idle_cnt[6]~22 )

	.dataa(idle_cnt[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\idle_cnt[6]~22 ),
	.combout(\idle_cnt[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \idle_cnt[7]~23 .lut_mask = 16'h5A5A;
defparam \idle_cnt[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y23_N27
dffeas \idle_cnt[7] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\idle_cnt[7]~23_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\Selector13~0_combout ),
	.sload(gnd),
	.ena(\WideOr14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(idle_cnt[7]),
	.prn(vcc));
// synopsys translate_off
defparam \idle_cnt[7] .is_wysiwyg = "true";
defparam \idle_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N0
cycloneive_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = (!idle_cnt[7] & (!idle_cnt[6] & (!idle_cnt[5] & !idle_cnt[4])))

	.dataa(idle_cnt[7]),
	.datab(idle_cnt[6]),
	.datac(idle_cnt[5]),
	.datad(idle_cnt[4]),
	.cin(gnd),
	.combout(\Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~0 .lut_mask = 16'h0001;
defparam \Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N0
cycloneive_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = (\Selector2~0_combout  & (!idle_cnt[3] & (\rr_state.s4~q  & idle_cnt[2])))

	.dataa(\Selector2~0_combout ),
	.datab(idle_cnt[3]),
	.datac(\rr_state.s4~q ),
	.datad(idle_cnt[2]),
	.cin(gnd),
	.combout(\Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~0 .lut_mask = 16'h2000;
defparam \Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N20
cycloneive_lcell_comb \Selector3~2 (
// Equation(s):
// \Selector3~2_combout  = (\rr_state.s7~q  & (((\current_task~10_combout ) # (\current_task.idling_s~q )))) # (!\rr_state.s7~q  & (\WideOr2~combout  & ((\current_task.idling_s~q ))))

	.dataa(\rr_state.s7~q ),
	.datab(\WideOr2~combout ),
	.datac(\current_task~10_combout ),
	.datad(\current_task.idling_s~q ),
	.cin(gnd),
	.combout(\Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~2 .lut_mask = 16'hEEA0;
defparam \Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N28
cycloneive_lcell_comb \LessThan9~0 (
// Equation(s):
// \LessThan9~0_combout  = (!idle_cnt[3] & (((!idle_cnt[0] & !idle_cnt[1])) # (!idle_cnt[2])))

	.dataa(idle_cnt[0]),
	.datab(idle_cnt[3]),
	.datac(idle_cnt[1]),
	.datad(idle_cnt[2]),
	.cin(gnd),
	.combout(\LessThan9~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan9~0 .lut_mask = 16'h0133;
defparam \LessThan9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N6
cycloneive_lcell_comb \LessThan9~1 (
// Equation(s):
// \LessThan9~1_combout  = (!idle_cnt[7] & (!idle_cnt[5] & !idle_cnt[6]))

	.dataa(idle_cnt[7]),
	.datab(gnd),
	.datac(idle_cnt[5]),
	.datad(idle_cnt[6]),
	.cin(gnd),
	.combout(\LessThan9~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan9~1 .lut_mask = 16'h0005;
defparam \LessThan9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N10
cycloneive_lcell_comb \LessThan9~2 (
// Equation(s):
// \LessThan9~2_combout  = (!idle_cnt[4] & (\LessThan9~0_combout  & \LessThan9~1_combout ))

	.dataa(idle_cnt[4]),
	.datab(\LessThan9~0_combout ),
	.datac(\LessThan9~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\LessThan9~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan9~2 .lut_mask = 16'h4040;
defparam \LessThan9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N14
cycloneive_lcell_comb \process_1~0 (
// Equation(s):
// \process_1~0_combout  = ((\LessThan10~0_combout ) # ((!idle_cnt[4] & \LessThan9~0_combout ))) # (!\Selector2~0_combout )

	.dataa(idle_cnt[4]),
	.datab(\Selector2~0_combout ),
	.datac(\LessThan9~0_combout ),
	.datad(\LessThan10~0_combout ),
	.cin(gnd),
	.combout(\process_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \process_1~0 .lut_mask = 16'hFF73;
defparam \process_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N18
cycloneive_lcell_comb \Selector3~1 (
// Equation(s):
// \Selector3~1_combout  = (\rr_state.s8~q  & ((\LessThan9~2_combout ) # ((\process_1~0_combout  & \current_task.idling_s~q ))))

	.dataa(\LessThan9~2_combout ),
	.datab(\process_1~0_combout ),
	.datac(\rr_state.s8~q ),
	.datad(\current_task.idling_s~q ),
	.cin(gnd),
	.combout(\Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~1 .lut_mask = 16'hE0A0;
defparam \Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N2
cycloneive_lcell_comb \Selector3~3 (
// Equation(s):
// \Selector3~3_combout  = (\Selector3~0_combout ) # ((\Selector3~2_combout ) # (\Selector3~1_combout ))

	.dataa(gnd),
	.datab(\Selector3~0_combout ),
	.datac(\Selector3~2_combout ),
	.datad(\Selector3~1_combout ),
	.cin(gnd),
	.combout(\Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~3 .lut_mask = 16'hFFFC;
defparam \Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N3
dffeas \current_task.idling_s (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector3~3_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\current_task.idling_s~q ),
	.prn(vcc));
// synopsys translate_off
defparam \current_task.idling_s .is_wysiwyg = "true";
defparam \current_task.idling_s .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N12
cycloneive_lcell_comb \RR_addr[0]~feeder (
// Equation(s):
// \RR_addr[0]~feeder_combout  = \Read_FSM|word_buff [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Read_FSM|word_buff [0]),
	.cin(gnd),
	.combout(\RR_addr[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RR_addr[0]~feeder .lut_mask = 16'hFF00;
defparam \RR_addr[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N0
cycloneive_lcell_comb \RR_addr[0]~1 (
// Equation(s):
// \RR_addr[0]~1_combout  = (\Mux25~1_combout  & (!byte_cnt[0] & (\RR_addr[0]~0_combout  & \rstn~input_o )))

	.dataa(\Mux25~1_combout ),
	.datab(byte_cnt[0]),
	.datac(\RR_addr[0]~0_combout ),
	.datad(\rstn~input_o ),
	.cin(gnd),
	.combout(\RR_addr[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \RR_addr[0]~1 .lut_mask = 16'h2000;
defparam \RR_addr[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y28_N13
dffeas \RR_addr[0] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\RR_addr[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RR_addr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RR_addr[0]),
	.prn(vcc));
// synopsys translate_off
defparam \RR_addr[0] .is_wysiwyg = "true";
defparam \RR_addr[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y28_N27
dffeas \RR_addr[3] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Read_FSM|word_buff [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RR_addr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RR_addr[3]),
	.prn(vcc));
// synopsys translate_off
defparam \RR_addr[3] .is_wysiwyg = "true";
defparam \RR_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N24
cycloneive_lcell_comb \RR_addr[6]~feeder (
// Equation(s):
// \RR_addr[6]~feeder_combout  = \Read_FSM|word_buff [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Read_FSM|word_buff [6]),
	.cin(gnd),
	.combout(\RR_addr[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RR_addr[6]~feeder .lut_mask = 16'hFF00;
defparam \RR_addr[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y28_N25
dffeas \RR_addr[6] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\RR_addr[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RR_addr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RR_addr[6]),
	.prn(vcc));
// synopsys translate_off
defparam \RR_addr[6] .is_wysiwyg = "true";
defparam \RR_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N18
cycloneive_lcell_comb \RR_addr[7]~feeder (
// Equation(s):
// \RR_addr[7]~feeder_combout  = \Read_FSM|word_buff [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Read_FSM|word_buff [7]),
	.cin(gnd),
	.combout(\RR_addr[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RR_addr[7]~feeder .lut_mask = 16'hFF00;
defparam \RR_addr[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y28_N19
dffeas \RR_addr[7] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\RR_addr[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RR_addr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RR_addr[7]),
	.prn(vcc));
// synopsys translate_off
defparam \RR_addr[7] .is_wysiwyg = "true";
defparam \RR_addr[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y28_N29
dffeas \RR_addr[5] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Read_FSM|word_buff [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RR_addr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RR_addr[5]),
	.prn(vcc));
// synopsys translate_off
defparam \RR_addr[5] .is_wysiwyg = "true";
defparam \RR_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N30
cycloneive_lcell_comb \RR_addr[4]~feeder (
// Equation(s):
// \RR_addr[4]~feeder_combout  = \Read_FSM|word_buff [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Read_FSM|word_buff [4]),
	.cin(gnd),
	.combout(\RR_addr[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RR_addr[4]~feeder .lut_mask = 16'hFF00;
defparam \RR_addr[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y28_N31
dffeas \RR_addr[4] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\RR_addr[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RR_addr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RR_addr[4]),
	.prn(vcc));
// synopsys translate_off
defparam \RR_addr[4] .is_wysiwyg = "true";
defparam \RR_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N28
cycloneive_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = (!RR_addr[6] & (!RR_addr[7] & (!RR_addr[5] & RR_addr[4])))

	.dataa(RR_addr[6]),
	.datab(RR_addr[7]),
	.datac(RR_addr[5]),
	.datad(RR_addr[4]),
	.cin(gnd),
	.combout(\Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~0 .lut_mask = 16'h0100;
defparam \Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y28_N15
dffeas \RR_addr[1] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Read_FSM|word_buff [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RR_addr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RR_addr[1]),
	.prn(vcc));
// synopsys translate_off
defparam \RR_addr[1] .is_wysiwyg = "true";
defparam \RR_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N20
cycloneive_lcell_comb \RR_addr[2]~feeder (
// Equation(s):
// \RR_addr[2]~feeder_combout  = \Read_FSM|word_buff [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Read_FSM|word_buff [2]),
	.cin(gnd),
	.combout(\RR_addr[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RR_addr[2]~feeder .lut_mask = 16'hFF00;
defparam \RR_addr[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y28_N21
dffeas \RR_addr[2] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\RR_addr[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RR_addr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RR_addr[2]),
	.prn(vcc));
// synopsys translate_off
defparam \RR_addr[2] .is_wysiwyg = "true";
defparam \RR_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N14
cycloneive_lcell_comb \Equal1~1 (
// Equation(s):
// \Equal1~1_combout  = (!RR_addr[3] & (\Equal1~0_combout  & (RR_addr[1] & !RR_addr[2])))

	.dataa(RR_addr[3]),
	.datab(\Equal1~0_combout ),
	.datac(RR_addr[1]),
	.datad(RR_addr[2]),
	.cin(gnd),
	.combout(\Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~1 .lut_mask = 16'h0040;
defparam \Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N0
cycloneive_lcell_comb \FIFO_cnt[0]~32 (
// Equation(s):
// \FIFO_cnt[0]~32_combout  = FIFO_cnt[0] $ (VCC)
// \FIFO_cnt[0]~33  = CARRY(FIFO_cnt[0])

	.dataa(gnd),
	.datab(FIFO_cnt[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\FIFO_cnt[0]~32_combout ),
	.cout(\FIFO_cnt[0]~33 ));
// synopsys translate_off
defparam \FIFO_cnt[0]~32 .lut_mask = 16'h33CC;
defparam \FIFO_cnt[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N0
cycloneive_lcell_comb \simple_cnt[0]~8 (
// Equation(s):
// \simple_cnt[0]~8_combout  = simple_cnt[0] $ (VCC)
// \simple_cnt[0]~9  = CARRY(simple_cnt[0])

	.dataa(gnd),
	.datab(simple_cnt[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\simple_cnt[0]~8_combout ),
	.cout(\simple_cnt[0]~9 ));
// synopsys translate_off
defparam \simple_cnt[0]~8 .lut_mask = 16'h33CC;
defparam \simple_cnt[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N2
cycloneive_lcell_comb \simple_cnt[1]~10 (
// Equation(s):
// \simple_cnt[1]~10_combout  = (simple_cnt[1] & (!\simple_cnt[0]~9 )) # (!simple_cnt[1] & ((\simple_cnt[0]~9 ) # (GND)))
// \simple_cnt[1]~11  = CARRY((!\simple_cnt[0]~9 ) # (!simple_cnt[1]))

	.dataa(gnd),
	.datab(simple_cnt[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simple_cnt[0]~9 ),
	.combout(\simple_cnt[1]~10_combout ),
	.cout(\simple_cnt[1]~11 ));
// synopsys translate_off
defparam \simple_cnt[1]~10 .lut_mask = 16'h3C3F;
defparam \simple_cnt[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N24
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N14
cycloneive_lcell_comb \simple_cnt[7]~14 (
// Equation(s):
// \simple_cnt[7]~14_combout  = (\rr_state.s3~q  & (!byte_cnt[0] & (!byte_cnt[1] & \Read_FSM|readable~q )))

	.dataa(\rr_state.s3~q ),
	.datab(byte_cnt[0]),
	.datac(byte_cnt[1]),
	.datad(\Read_FSM|readable~q ),
	.cin(gnd),
	.combout(\simple_cnt[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \simple_cnt[7]~14 .lut_mask = 16'h0200;
defparam \simple_cnt[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N14
cycloneive_lcell_comb \simple_cnt[7]~15 (
// Equation(s):
// \simple_cnt[7]~15_combout  = (!\Equal0~1_combout  & (\simple_cnt[7]~14_combout  & (\Mux25~2_combout  & !\Equal0~0_combout )))

	.dataa(\Equal0~1_combout ),
	.datab(\simple_cnt[7]~14_combout ),
	.datac(\Mux25~2_combout ),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\simple_cnt[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \simple_cnt[7]~15 .lut_mask = 16'h0040;
defparam \simple_cnt[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N3
dffeas \simple_cnt[1] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simple_cnt[1]~10_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~0_combout ),
	.ena(\simple_cnt[7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(simple_cnt[1]),
	.prn(vcc));
// synopsys translate_off
defparam \simple_cnt[1] .is_wysiwyg = "true";
defparam \simple_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N4
cycloneive_lcell_comb \simple_cnt[2]~12 (
// Equation(s):
// \simple_cnt[2]~12_combout  = (simple_cnt[2] & (\simple_cnt[1]~11  $ (GND))) # (!simple_cnt[2] & (!\simple_cnt[1]~11  & VCC))
// \simple_cnt[2]~13  = CARRY((simple_cnt[2] & !\simple_cnt[1]~11 ))

	.dataa(gnd),
	.datab(simple_cnt[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simple_cnt[1]~11 ),
	.combout(\simple_cnt[2]~12_combout ),
	.cout(\simple_cnt[2]~13 ));
// synopsys translate_off
defparam \simple_cnt[2]~12 .lut_mask = 16'hC30C;
defparam \simple_cnt[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y24_N5
dffeas \simple_cnt[2] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simple_cnt[2]~12_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~0_combout ),
	.ena(\simple_cnt[7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(simple_cnt[2]),
	.prn(vcc));
// synopsys translate_off
defparam \simple_cnt[2] .is_wysiwyg = "true";
defparam \simple_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N6
cycloneive_lcell_comb \simple_cnt[3]~16 (
// Equation(s):
// \simple_cnt[3]~16_combout  = (simple_cnt[3] & (!\simple_cnt[2]~13 )) # (!simple_cnt[3] & ((\simple_cnt[2]~13 ) # (GND)))
// \simple_cnt[3]~17  = CARRY((!\simple_cnt[2]~13 ) # (!simple_cnt[3]))

	.dataa(simple_cnt[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\simple_cnt[2]~13 ),
	.combout(\simple_cnt[3]~16_combout ),
	.cout(\simple_cnt[3]~17 ));
// synopsys translate_off
defparam \simple_cnt[3]~16 .lut_mask = 16'h5A5F;
defparam \simple_cnt[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y24_N7
dffeas \simple_cnt[3] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simple_cnt[3]~16_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~0_combout ),
	.ena(\simple_cnt[7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(simple_cnt[3]),
	.prn(vcc));
// synopsys translate_off
defparam \simple_cnt[3] .is_wysiwyg = "true";
defparam \simple_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N8
cycloneive_lcell_comb \simple_cnt[4]~18 (
// Equation(s):
// \simple_cnt[4]~18_combout  = (simple_cnt[4] & (\simple_cnt[3]~17  $ (GND))) # (!simple_cnt[4] & (!\simple_cnt[3]~17  & VCC))
// \simple_cnt[4]~19  = CARRY((simple_cnt[4] & !\simple_cnt[3]~17 ))

	.dataa(gnd),
	.datab(simple_cnt[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simple_cnt[3]~17 ),
	.combout(\simple_cnt[4]~18_combout ),
	.cout(\simple_cnt[4]~19 ));
// synopsys translate_off
defparam \simple_cnt[4]~18 .lut_mask = 16'hC30C;
defparam \simple_cnt[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y24_N9
dffeas \simple_cnt[4] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simple_cnt[4]~18_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~0_combout ),
	.ena(\simple_cnt[7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(simple_cnt[4]),
	.prn(vcc));
// synopsys translate_off
defparam \simple_cnt[4] .is_wysiwyg = "true";
defparam \simple_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N10
cycloneive_lcell_comb \simple_cnt[5]~20 (
// Equation(s):
// \simple_cnt[5]~20_combout  = (simple_cnt[5] & (!\simple_cnt[4]~19 )) # (!simple_cnt[5] & ((\simple_cnt[4]~19 ) # (GND)))
// \simple_cnt[5]~21  = CARRY((!\simple_cnt[4]~19 ) # (!simple_cnt[5]))

	.dataa(simple_cnt[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\simple_cnt[4]~19 ),
	.combout(\simple_cnt[5]~20_combout ),
	.cout(\simple_cnt[5]~21 ));
// synopsys translate_off
defparam \simple_cnt[5]~20 .lut_mask = 16'h5A5F;
defparam \simple_cnt[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y24_N11
dffeas \simple_cnt[5] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simple_cnt[5]~20_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~0_combout ),
	.ena(\simple_cnt[7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(simple_cnt[5]),
	.prn(vcc));
// synopsys translate_off
defparam \simple_cnt[5] .is_wysiwyg = "true";
defparam \simple_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N26
cycloneive_lcell_comb \FIFO_cnt[31]~92 (
// Equation(s):
// \FIFO_cnt[31]~92_combout  = (!simple_cnt[5] & (!simple_cnt[4] & (!simple_cnt[2] & !simple_cnt[3])))

	.dataa(simple_cnt[5]),
	.datab(simple_cnt[4]),
	.datac(simple_cnt[2]),
	.datad(simple_cnt[3]),
	.cin(gnd),
	.combout(\FIFO_cnt[31]~92_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_cnt[31]~92 .lut_mask = 16'h0001;
defparam \FIFO_cnt[31]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N12
cycloneive_lcell_comb \simple_cnt[6]~22 (
// Equation(s):
// \simple_cnt[6]~22_combout  = (simple_cnt[6] & (\simple_cnt[5]~21  $ (GND))) # (!simple_cnt[6] & (!\simple_cnt[5]~21  & VCC))
// \simple_cnt[6]~23  = CARRY((simple_cnt[6] & !\simple_cnt[5]~21 ))

	.dataa(simple_cnt[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\simple_cnt[5]~21 ),
	.combout(\simple_cnt[6]~22_combout ),
	.cout(\simple_cnt[6]~23 ));
// synopsys translate_off
defparam \simple_cnt[6]~22 .lut_mask = 16'hA50A;
defparam \simple_cnt[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y24_N13
dffeas \simple_cnt[6] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simple_cnt[6]~22_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~0_combout ),
	.ena(\simple_cnt[7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(simple_cnt[6]),
	.prn(vcc));
// synopsys translate_off
defparam \simple_cnt[6] .is_wysiwyg = "true";
defparam \simple_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N14
cycloneive_lcell_comb \simple_cnt[7]~24 (
// Equation(s):
// \simple_cnt[7]~24_combout  = simple_cnt[7] $ (\simple_cnt[6]~23 )

	.dataa(gnd),
	.datab(simple_cnt[7]),
	.datac(gnd),
	.datad(gnd),
	.cin(\simple_cnt[6]~23 ),
	.combout(\simple_cnt[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \simple_cnt[7]~24 .lut_mask = 16'h3C3C;
defparam \simple_cnt[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y24_N15
dffeas \simple_cnt[7] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simple_cnt[7]~24_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~0_combout ),
	.ena(\simple_cnt[7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(simple_cnt[7]),
	.prn(vcc));
// synopsys translate_off
defparam \simple_cnt[7] .is_wysiwyg = "true";
defparam \simple_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N22
cycloneive_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = ((simple_cnt[1]) # ((simple_cnt[7]) # (simple_cnt[6]))) # (!\FIFO_cnt[31]~92_combout )

	.dataa(\FIFO_cnt[31]~92_combout ),
	.datab(simple_cnt[1]),
	.datac(simple_cnt[7]),
	.datad(simple_cnt[6]),
	.cin(gnd),
	.combout(\LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~0 .lut_mask = 16'hFFFD;
defparam \LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N1
dffeas \simple_cnt[0] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simple_cnt[0]~8_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~0_combout ),
	.ena(\simple_cnt[7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(simple_cnt[0]),
	.prn(vcc));
// synopsys translate_off
defparam \simple_cnt[0] .is_wysiwyg = "true";
defparam \simple_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N20
cycloneive_lcell_comb \FIFO_cnt[31]~94 (
// Equation(s):
// \FIFO_cnt[31]~94_combout  = (\rr_state.s5~q  & (\Write_FSM|ready~q  & (!simple_cnt[0] & simple_cnt[1])))

	.dataa(\rr_state.s5~q ),
	.datab(\Write_FSM|ready~q ),
	.datac(simple_cnt[0]),
	.datad(simple_cnt[1]),
	.cin(gnd),
	.combout(\FIFO_cnt[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_cnt[31]~94 .lut_mask = 16'h0800;
defparam \FIFO_cnt[31]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N28
cycloneive_lcell_comb \FIFO_cnt[31]~93 (
// Equation(s):
// \FIFO_cnt[31]~93_combout  = (\FIFO_cnt[31]~92_combout  & (!simple_cnt[7] & !simple_cnt[6]))

	.dataa(\FIFO_cnt[31]~92_combout ),
	.datab(gnd),
	.datac(simple_cnt[7]),
	.datad(simple_cnt[6]),
	.cin(gnd),
	.combout(\FIFO_cnt[31]~93_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_cnt[31]~93 .lut_mask = 16'h000A;
defparam \FIFO_cnt[31]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N28
cycloneive_lcell_comb \FIFO_cnt[31]~95 (
// Equation(s):
// \FIFO_cnt[31]~95_combout  = (\FIFO_cnt[31]~94_combout  & (\Mux25~1_combout  & (\FIFO_cnt[31]~93_combout  & !byte_cnt[0])))

	.dataa(\FIFO_cnt[31]~94_combout ),
	.datab(\Mux25~1_combout ),
	.datac(\FIFO_cnt[31]~93_combout ),
	.datad(byte_cnt[0]),
	.cin(gnd),
	.combout(\FIFO_cnt[31]~95_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_cnt[31]~95 .lut_mask = 16'h0080;
defparam \FIFO_cnt[31]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y25_N1
dffeas \FIFO_cnt[0] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FIFO_cnt[0]~32_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_cnt[31]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(FIFO_cnt[0]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_cnt[0] .is_wysiwyg = "true";
defparam \FIFO_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N2
cycloneive_lcell_comb \FIFO_cnt[1]~34 (
// Equation(s):
// \FIFO_cnt[1]~34_combout  = (FIFO_cnt[1] & (!\FIFO_cnt[0]~33 )) # (!FIFO_cnt[1] & ((\FIFO_cnt[0]~33 ) # (GND)))
// \FIFO_cnt[1]~35  = CARRY((!\FIFO_cnt[0]~33 ) # (!FIFO_cnt[1]))

	.dataa(gnd),
	.datab(FIFO_cnt[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_cnt[0]~33 ),
	.combout(\FIFO_cnt[1]~34_combout ),
	.cout(\FIFO_cnt[1]~35 ));
// synopsys translate_off
defparam \FIFO_cnt[1]~34 .lut_mask = 16'h3C3F;
defparam \FIFO_cnt[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y25_N3
dffeas \FIFO_cnt[1] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FIFO_cnt[1]~34_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_cnt[31]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(FIFO_cnt[1]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_cnt[1] .is_wysiwyg = "true";
defparam \FIFO_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N4
cycloneive_lcell_comb \FIFO_cnt[2]~36 (
// Equation(s):
// \FIFO_cnt[2]~36_combout  = (FIFO_cnt[2] & (\FIFO_cnt[1]~35  $ (GND))) # (!FIFO_cnt[2] & (!\FIFO_cnt[1]~35  & VCC))
// \FIFO_cnt[2]~37  = CARRY((FIFO_cnt[2] & !\FIFO_cnt[1]~35 ))

	.dataa(gnd),
	.datab(FIFO_cnt[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_cnt[1]~35 ),
	.combout(\FIFO_cnt[2]~36_combout ),
	.cout(\FIFO_cnt[2]~37 ));
// synopsys translate_off
defparam \FIFO_cnt[2]~36 .lut_mask = 16'hC30C;
defparam \FIFO_cnt[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y25_N5
dffeas \FIFO_cnt[2] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FIFO_cnt[2]~36_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_cnt[31]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(FIFO_cnt[2]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_cnt[2] .is_wysiwyg = "true";
defparam \FIFO_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N6
cycloneive_lcell_comb \FIFO_cnt[3]~38 (
// Equation(s):
// \FIFO_cnt[3]~38_combout  = (FIFO_cnt[3] & (!\FIFO_cnt[2]~37 )) # (!FIFO_cnt[3] & ((\FIFO_cnt[2]~37 ) # (GND)))
// \FIFO_cnt[3]~39  = CARRY((!\FIFO_cnt[2]~37 ) # (!FIFO_cnt[3]))

	.dataa(FIFO_cnt[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_cnt[2]~37 ),
	.combout(\FIFO_cnt[3]~38_combout ),
	.cout(\FIFO_cnt[3]~39 ));
// synopsys translate_off
defparam \FIFO_cnt[3]~38 .lut_mask = 16'h5A5F;
defparam \FIFO_cnt[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y25_N7
dffeas \FIFO_cnt[3] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FIFO_cnt[3]~38_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_cnt[31]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(FIFO_cnt[3]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_cnt[3] .is_wysiwyg = "true";
defparam \FIFO_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N8
cycloneive_lcell_comb \FIFO_cnt[4]~40 (
// Equation(s):
// \FIFO_cnt[4]~40_combout  = (FIFO_cnt[4] & (\FIFO_cnt[3]~39  $ (GND))) # (!FIFO_cnt[4] & (!\FIFO_cnt[3]~39  & VCC))
// \FIFO_cnt[4]~41  = CARRY((FIFO_cnt[4] & !\FIFO_cnt[3]~39 ))

	.dataa(gnd),
	.datab(FIFO_cnt[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_cnt[3]~39 ),
	.combout(\FIFO_cnt[4]~40_combout ),
	.cout(\FIFO_cnt[4]~41 ));
// synopsys translate_off
defparam \FIFO_cnt[4]~40 .lut_mask = 16'hC30C;
defparam \FIFO_cnt[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y25_N9
dffeas \FIFO_cnt[4] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FIFO_cnt[4]~40_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_cnt[31]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(FIFO_cnt[4]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_cnt[4] .is_wysiwyg = "true";
defparam \FIFO_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N10
cycloneive_lcell_comb \FIFO_cnt[5]~42 (
// Equation(s):
// \FIFO_cnt[5]~42_combout  = (FIFO_cnt[5] & (!\FIFO_cnt[4]~41 )) # (!FIFO_cnt[5] & ((\FIFO_cnt[4]~41 ) # (GND)))
// \FIFO_cnt[5]~43  = CARRY((!\FIFO_cnt[4]~41 ) # (!FIFO_cnt[5]))

	.dataa(FIFO_cnt[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_cnt[4]~41 ),
	.combout(\FIFO_cnt[5]~42_combout ),
	.cout(\FIFO_cnt[5]~43 ));
// synopsys translate_off
defparam \FIFO_cnt[5]~42 .lut_mask = 16'h5A5F;
defparam \FIFO_cnt[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y25_N11
dffeas \FIFO_cnt[5] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FIFO_cnt[5]~42_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_cnt[31]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(FIFO_cnt[5]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_cnt[5] .is_wysiwyg = "true";
defparam \FIFO_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N12
cycloneive_lcell_comb \FIFO_cnt[6]~44 (
// Equation(s):
// \FIFO_cnt[6]~44_combout  = (FIFO_cnt[6] & (\FIFO_cnt[5]~43  $ (GND))) # (!FIFO_cnt[6] & (!\FIFO_cnt[5]~43  & VCC))
// \FIFO_cnt[6]~45  = CARRY((FIFO_cnt[6] & !\FIFO_cnt[5]~43 ))

	.dataa(FIFO_cnt[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_cnt[5]~43 ),
	.combout(\FIFO_cnt[6]~44_combout ),
	.cout(\FIFO_cnt[6]~45 ));
// synopsys translate_off
defparam \FIFO_cnt[6]~44 .lut_mask = 16'hA50A;
defparam \FIFO_cnt[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y25_N13
dffeas \FIFO_cnt[6] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FIFO_cnt[6]~44_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_cnt[31]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(FIFO_cnt[6]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_cnt[6] .is_wysiwyg = "true";
defparam \FIFO_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N14
cycloneive_lcell_comb \FIFO_cnt[7]~46 (
// Equation(s):
// \FIFO_cnt[7]~46_combout  = (FIFO_cnt[7] & (!\FIFO_cnt[6]~45 )) # (!FIFO_cnt[7] & ((\FIFO_cnt[6]~45 ) # (GND)))
// \FIFO_cnt[7]~47  = CARRY((!\FIFO_cnt[6]~45 ) # (!FIFO_cnt[7]))

	.dataa(gnd),
	.datab(FIFO_cnt[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_cnt[6]~45 ),
	.combout(\FIFO_cnt[7]~46_combout ),
	.cout(\FIFO_cnt[7]~47 ));
// synopsys translate_off
defparam \FIFO_cnt[7]~46 .lut_mask = 16'h3C3F;
defparam \FIFO_cnt[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y25_N15
dffeas \FIFO_cnt[7] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FIFO_cnt[7]~46_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_cnt[31]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(FIFO_cnt[7]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_cnt[7] .is_wysiwyg = "true";
defparam \FIFO_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N16
cycloneive_lcell_comb \FIFO_cnt[8]~48 (
// Equation(s):
// \FIFO_cnt[8]~48_combout  = (FIFO_cnt[8] & (\FIFO_cnt[7]~47  $ (GND))) # (!FIFO_cnt[8] & (!\FIFO_cnt[7]~47  & VCC))
// \FIFO_cnt[8]~49  = CARRY((FIFO_cnt[8] & !\FIFO_cnt[7]~47 ))

	.dataa(gnd),
	.datab(FIFO_cnt[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_cnt[7]~47 ),
	.combout(\FIFO_cnt[8]~48_combout ),
	.cout(\FIFO_cnt[8]~49 ));
// synopsys translate_off
defparam \FIFO_cnt[8]~48 .lut_mask = 16'hC30C;
defparam \FIFO_cnt[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y25_N17
dffeas \FIFO_cnt[8] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FIFO_cnt[8]~48_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_cnt[31]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(FIFO_cnt[8]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_cnt[8] .is_wysiwyg = "true";
defparam \FIFO_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N18
cycloneive_lcell_comb \FIFO_cnt[9]~50 (
// Equation(s):
// \FIFO_cnt[9]~50_combout  = (FIFO_cnt[9] & (!\FIFO_cnt[8]~49 )) # (!FIFO_cnt[9] & ((\FIFO_cnt[8]~49 ) # (GND)))
// \FIFO_cnt[9]~51  = CARRY((!\FIFO_cnt[8]~49 ) # (!FIFO_cnt[9]))

	.dataa(gnd),
	.datab(FIFO_cnt[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_cnt[8]~49 ),
	.combout(\FIFO_cnt[9]~50_combout ),
	.cout(\FIFO_cnt[9]~51 ));
// synopsys translate_off
defparam \FIFO_cnt[9]~50 .lut_mask = 16'h3C3F;
defparam \FIFO_cnt[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y25_N19
dffeas \FIFO_cnt[9] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FIFO_cnt[9]~50_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_cnt[31]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(FIFO_cnt[9]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_cnt[9] .is_wysiwyg = "true";
defparam \FIFO_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N20
cycloneive_lcell_comb \FIFO_cnt[10]~52 (
// Equation(s):
// \FIFO_cnt[10]~52_combout  = (FIFO_cnt[10] & (\FIFO_cnt[9]~51  $ (GND))) # (!FIFO_cnt[10] & (!\FIFO_cnt[9]~51  & VCC))
// \FIFO_cnt[10]~53  = CARRY((FIFO_cnt[10] & !\FIFO_cnt[9]~51 ))

	.dataa(gnd),
	.datab(FIFO_cnt[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_cnt[9]~51 ),
	.combout(\FIFO_cnt[10]~52_combout ),
	.cout(\FIFO_cnt[10]~53 ));
// synopsys translate_off
defparam \FIFO_cnt[10]~52 .lut_mask = 16'hC30C;
defparam \FIFO_cnt[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y25_N21
dffeas \FIFO_cnt[10] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FIFO_cnt[10]~52_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_cnt[31]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(FIFO_cnt[10]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_cnt[10] .is_wysiwyg = "true";
defparam \FIFO_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N22
cycloneive_lcell_comb \FIFO_cnt[11]~54 (
// Equation(s):
// \FIFO_cnt[11]~54_combout  = (FIFO_cnt[11] & (!\FIFO_cnt[10]~53 )) # (!FIFO_cnt[11] & ((\FIFO_cnt[10]~53 ) # (GND)))
// \FIFO_cnt[11]~55  = CARRY((!\FIFO_cnt[10]~53 ) # (!FIFO_cnt[11]))

	.dataa(FIFO_cnt[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_cnt[10]~53 ),
	.combout(\FIFO_cnt[11]~54_combout ),
	.cout(\FIFO_cnt[11]~55 ));
// synopsys translate_off
defparam \FIFO_cnt[11]~54 .lut_mask = 16'h5A5F;
defparam \FIFO_cnt[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y25_N23
dffeas \FIFO_cnt[11] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FIFO_cnt[11]~54_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_cnt[31]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(FIFO_cnt[11]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_cnt[11] .is_wysiwyg = "true";
defparam \FIFO_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N24
cycloneive_lcell_comb \FIFO_cnt[12]~56 (
// Equation(s):
// \FIFO_cnt[12]~56_combout  = (FIFO_cnt[12] & (\FIFO_cnt[11]~55  $ (GND))) # (!FIFO_cnt[12] & (!\FIFO_cnt[11]~55  & VCC))
// \FIFO_cnt[12]~57  = CARRY((FIFO_cnt[12] & !\FIFO_cnt[11]~55 ))

	.dataa(gnd),
	.datab(FIFO_cnt[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_cnt[11]~55 ),
	.combout(\FIFO_cnt[12]~56_combout ),
	.cout(\FIFO_cnt[12]~57 ));
// synopsys translate_off
defparam \FIFO_cnt[12]~56 .lut_mask = 16'hC30C;
defparam \FIFO_cnt[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y25_N25
dffeas \FIFO_cnt[12] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FIFO_cnt[12]~56_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_cnt[31]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(FIFO_cnt[12]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_cnt[12] .is_wysiwyg = "true";
defparam \FIFO_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N26
cycloneive_lcell_comb \FIFO_cnt[13]~58 (
// Equation(s):
// \FIFO_cnt[13]~58_combout  = (FIFO_cnt[13] & (!\FIFO_cnt[12]~57 )) # (!FIFO_cnt[13] & ((\FIFO_cnt[12]~57 ) # (GND)))
// \FIFO_cnt[13]~59  = CARRY((!\FIFO_cnt[12]~57 ) # (!FIFO_cnt[13]))

	.dataa(FIFO_cnt[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_cnt[12]~57 ),
	.combout(\FIFO_cnt[13]~58_combout ),
	.cout(\FIFO_cnt[13]~59 ));
// synopsys translate_off
defparam \FIFO_cnt[13]~58 .lut_mask = 16'h5A5F;
defparam \FIFO_cnt[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y25_N27
dffeas \FIFO_cnt[13] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FIFO_cnt[13]~58_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_cnt[31]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(FIFO_cnt[13]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_cnt[13] .is_wysiwyg = "true";
defparam \FIFO_cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N28
cycloneive_lcell_comb \FIFO_cnt[14]~60 (
// Equation(s):
// \FIFO_cnt[14]~60_combout  = (FIFO_cnt[14] & (\FIFO_cnt[13]~59  $ (GND))) # (!FIFO_cnt[14] & (!\FIFO_cnt[13]~59  & VCC))
// \FIFO_cnt[14]~61  = CARRY((FIFO_cnt[14] & !\FIFO_cnt[13]~59 ))

	.dataa(gnd),
	.datab(FIFO_cnt[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_cnt[13]~59 ),
	.combout(\FIFO_cnt[14]~60_combout ),
	.cout(\FIFO_cnt[14]~61 ));
// synopsys translate_off
defparam \FIFO_cnt[14]~60 .lut_mask = 16'hC30C;
defparam \FIFO_cnt[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y25_N29
dffeas \FIFO_cnt[14] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FIFO_cnt[14]~60_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_cnt[31]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(FIFO_cnt[14]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_cnt[14] .is_wysiwyg = "true";
defparam \FIFO_cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N30
cycloneive_lcell_comb \FIFO_cnt[15]~62 (
// Equation(s):
// \FIFO_cnt[15]~62_combout  = (FIFO_cnt[15] & (!\FIFO_cnt[14]~61 )) # (!FIFO_cnt[15] & ((\FIFO_cnt[14]~61 ) # (GND)))
// \FIFO_cnt[15]~63  = CARRY((!\FIFO_cnt[14]~61 ) # (!FIFO_cnt[15]))

	.dataa(FIFO_cnt[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_cnt[14]~61 ),
	.combout(\FIFO_cnt[15]~62_combout ),
	.cout(\FIFO_cnt[15]~63 ));
// synopsys translate_off
defparam \FIFO_cnt[15]~62 .lut_mask = 16'h5A5F;
defparam \FIFO_cnt[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y25_N31
dffeas \FIFO_cnt[15] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FIFO_cnt[15]~62_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_cnt[31]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(FIFO_cnt[15]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_cnt[15] .is_wysiwyg = "true";
defparam \FIFO_cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N0
cycloneive_lcell_comb \FIFO_cnt[16]~64 (
// Equation(s):
// \FIFO_cnt[16]~64_combout  = (FIFO_cnt[16] & (\FIFO_cnt[15]~63  $ (GND))) # (!FIFO_cnt[16] & (!\FIFO_cnt[15]~63  & VCC))
// \FIFO_cnt[16]~65  = CARRY((FIFO_cnt[16] & !\FIFO_cnt[15]~63 ))

	.dataa(gnd),
	.datab(FIFO_cnt[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_cnt[15]~63 ),
	.combout(\FIFO_cnt[16]~64_combout ),
	.cout(\FIFO_cnt[16]~65 ));
// synopsys translate_off
defparam \FIFO_cnt[16]~64 .lut_mask = 16'hC30C;
defparam \FIFO_cnt[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y24_N1
dffeas \FIFO_cnt[16] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FIFO_cnt[16]~64_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_cnt[31]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(FIFO_cnt[16]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_cnt[16] .is_wysiwyg = "true";
defparam \FIFO_cnt[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N2
cycloneive_lcell_comb \FIFO_cnt[17]~66 (
// Equation(s):
// \FIFO_cnt[17]~66_combout  = (FIFO_cnt[17] & (!\FIFO_cnt[16]~65 )) # (!FIFO_cnt[17] & ((\FIFO_cnt[16]~65 ) # (GND)))
// \FIFO_cnt[17]~67  = CARRY((!\FIFO_cnt[16]~65 ) # (!FIFO_cnt[17]))

	.dataa(gnd),
	.datab(FIFO_cnt[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_cnt[16]~65 ),
	.combout(\FIFO_cnt[17]~66_combout ),
	.cout(\FIFO_cnt[17]~67 ));
// synopsys translate_off
defparam \FIFO_cnt[17]~66 .lut_mask = 16'h3C3F;
defparam \FIFO_cnt[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y24_N3
dffeas \FIFO_cnt[17] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FIFO_cnt[17]~66_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_cnt[31]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(FIFO_cnt[17]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_cnt[17] .is_wysiwyg = "true";
defparam \FIFO_cnt[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N4
cycloneive_lcell_comb \FIFO_cnt[18]~68 (
// Equation(s):
// \FIFO_cnt[18]~68_combout  = (FIFO_cnt[18] & (\FIFO_cnt[17]~67  $ (GND))) # (!FIFO_cnt[18] & (!\FIFO_cnt[17]~67  & VCC))
// \FIFO_cnt[18]~69  = CARRY((FIFO_cnt[18] & !\FIFO_cnt[17]~67 ))

	.dataa(gnd),
	.datab(FIFO_cnt[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_cnt[17]~67 ),
	.combout(\FIFO_cnt[18]~68_combout ),
	.cout(\FIFO_cnt[18]~69 ));
// synopsys translate_off
defparam \FIFO_cnt[18]~68 .lut_mask = 16'hC30C;
defparam \FIFO_cnt[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y24_N5
dffeas \FIFO_cnt[18] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FIFO_cnt[18]~68_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_cnt[31]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(FIFO_cnt[18]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_cnt[18] .is_wysiwyg = "true";
defparam \FIFO_cnt[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N6
cycloneive_lcell_comb \FIFO_cnt[19]~70 (
// Equation(s):
// \FIFO_cnt[19]~70_combout  = (FIFO_cnt[19] & (!\FIFO_cnt[18]~69 )) # (!FIFO_cnt[19] & ((\FIFO_cnt[18]~69 ) # (GND)))
// \FIFO_cnt[19]~71  = CARRY((!\FIFO_cnt[18]~69 ) # (!FIFO_cnt[19]))

	.dataa(FIFO_cnt[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_cnt[18]~69 ),
	.combout(\FIFO_cnt[19]~70_combout ),
	.cout(\FIFO_cnt[19]~71 ));
// synopsys translate_off
defparam \FIFO_cnt[19]~70 .lut_mask = 16'h5A5F;
defparam \FIFO_cnt[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y24_N7
dffeas \FIFO_cnt[19] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FIFO_cnt[19]~70_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_cnt[31]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(FIFO_cnt[19]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_cnt[19] .is_wysiwyg = "true";
defparam \FIFO_cnt[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N8
cycloneive_lcell_comb \FIFO_cnt[20]~72 (
// Equation(s):
// \FIFO_cnt[20]~72_combout  = (FIFO_cnt[20] & (\FIFO_cnt[19]~71  $ (GND))) # (!FIFO_cnt[20] & (!\FIFO_cnt[19]~71  & VCC))
// \FIFO_cnt[20]~73  = CARRY((FIFO_cnt[20] & !\FIFO_cnt[19]~71 ))

	.dataa(gnd),
	.datab(FIFO_cnt[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_cnt[19]~71 ),
	.combout(\FIFO_cnt[20]~72_combout ),
	.cout(\FIFO_cnt[20]~73 ));
// synopsys translate_off
defparam \FIFO_cnt[20]~72 .lut_mask = 16'hC30C;
defparam \FIFO_cnt[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y24_N9
dffeas \FIFO_cnt[20] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FIFO_cnt[20]~72_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_cnt[31]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(FIFO_cnt[20]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_cnt[20] .is_wysiwyg = "true";
defparam \FIFO_cnt[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N10
cycloneive_lcell_comb \FIFO_cnt[21]~74 (
// Equation(s):
// \FIFO_cnt[21]~74_combout  = (FIFO_cnt[21] & (!\FIFO_cnt[20]~73 )) # (!FIFO_cnt[21] & ((\FIFO_cnt[20]~73 ) # (GND)))
// \FIFO_cnt[21]~75  = CARRY((!\FIFO_cnt[20]~73 ) # (!FIFO_cnt[21]))

	.dataa(FIFO_cnt[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_cnt[20]~73 ),
	.combout(\FIFO_cnt[21]~74_combout ),
	.cout(\FIFO_cnt[21]~75 ));
// synopsys translate_off
defparam \FIFO_cnt[21]~74 .lut_mask = 16'h5A5F;
defparam \FIFO_cnt[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y24_N11
dffeas \FIFO_cnt[21] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FIFO_cnt[21]~74_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_cnt[31]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(FIFO_cnt[21]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_cnt[21] .is_wysiwyg = "true";
defparam \FIFO_cnt[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N12
cycloneive_lcell_comb \FIFO_cnt[22]~76 (
// Equation(s):
// \FIFO_cnt[22]~76_combout  = (FIFO_cnt[22] & (\FIFO_cnt[21]~75  $ (GND))) # (!FIFO_cnt[22] & (!\FIFO_cnt[21]~75  & VCC))
// \FIFO_cnt[22]~77  = CARRY((FIFO_cnt[22] & !\FIFO_cnt[21]~75 ))

	.dataa(FIFO_cnt[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_cnt[21]~75 ),
	.combout(\FIFO_cnt[22]~76_combout ),
	.cout(\FIFO_cnt[22]~77 ));
// synopsys translate_off
defparam \FIFO_cnt[22]~76 .lut_mask = 16'hA50A;
defparam \FIFO_cnt[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y24_N13
dffeas \FIFO_cnt[22] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FIFO_cnt[22]~76_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_cnt[31]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(FIFO_cnt[22]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_cnt[22] .is_wysiwyg = "true";
defparam \FIFO_cnt[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N14
cycloneive_lcell_comb \FIFO_cnt[23]~78 (
// Equation(s):
// \FIFO_cnt[23]~78_combout  = (FIFO_cnt[23] & (!\FIFO_cnt[22]~77 )) # (!FIFO_cnt[23] & ((\FIFO_cnt[22]~77 ) # (GND)))
// \FIFO_cnt[23]~79  = CARRY((!\FIFO_cnt[22]~77 ) # (!FIFO_cnt[23]))

	.dataa(gnd),
	.datab(FIFO_cnt[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_cnt[22]~77 ),
	.combout(\FIFO_cnt[23]~78_combout ),
	.cout(\FIFO_cnt[23]~79 ));
// synopsys translate_off
defparam \FIFO_cnt[23]~78 .lut_mask = 16'h3C3F;
defparam \FIFO_cnt[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y24_N15
dffeas \FIFO_cnt[23] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FIFO_cnt[23]~78_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_cnt[31]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(FIFO_cnt[23]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_cnt[23] .is_wysiwyg = "true";
defparam \FIFO_cnt[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N16
cycloneive_lcell_comb \FIFO_cnt[24]~80 (
// Equation(s):
// \FIFO_cnt[24]~80_combout  = (FIFO_cnt[24] & (\FIFO_cnt[23]~79  $ (GND))) # (!FIFO_cnt[24] & (!\FIFO_cnt[23]~79  & VCC))
// \FIFO_cnt[24]~81  = CARRY((FIFO_cnt[24] & !\FIFO_cnt[23]~79 ))

	.dataa(gnd),
	.datab(FIFO_cnt[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_cnt[23]~79 ),
	.combout(\FIFO_cnt[24]~80_combout ),
	.cout(\FIFO_cnt[24]~81 ));
// synopsys translate_off
defparam \FIFO_cnt[24]~80 .lut_mask = 16'hC30C;
defparam \FIFO_cnt[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y24_N17
dffeas \FIFO_cnt[24] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FIFO_cnt[24]~80_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_cnt[31]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(FIFO_cnt[24]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_cnt[24] .is_wysiwyg = "true";
defparam \FIFO_cnt[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N18
cycloneive_lcell_comb \FIFO_cnt[25]~82 (
// Equation(s):
// \FIFO_cnt[25]~82_combout  = (FIFO_cnt[25] & (!\FIFO_cnt[24]~81 )) # (!FIFO_cnt[25] & ((\FIFO_cnt[24]~81 ) # (GND)))
// \FIFO_cnt[25]~83  = CARRY((!\FIFO_cnt[24]~81 ) # (!FIFO_cnt[25]))

	.dataa(gnd),
	.datab(FIFO_cnt[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_cnt[24]~81 ),
	.combout(\FIFO_cnt[25]~82_combout ),
	.cout(\FIFO_cnt[25]~83 ));
// synopsys translate_off
defparam \FIFO_cnt[25]~82 .lut_mask = 16'h3C3F;
defparam \FIFO_cnt[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y24_N19
dffeas \FIFO_cnt[25] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FIFO_cnt[25]~82_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_cnt[31]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(FIFO_cnt[25]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_cnt[25] .is_wysiwyg = "true";
defparam \FIFO_cnt[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N12
cycloneive_lcell_comb \Mux32~0 (
// Equation(s):
// \Mux32~0_combout  = ((FIFO_cnt[25]) # (!\Equal1~1_combout )) # (!RR_addr[0])

	.dataa(RR_addr[0]),
	.datab(gnd),
	.datac(\Equal1~1_combout ),
	.datad(FIFO_cnt[25]),
	.cin(gnd),
	.combout(\Mux32~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~0 .lut_mask = 16'hFF5F;
defparam \Mux32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N6
cycloneive_lcell_comb \word_in[1]~2 (
// Equation(s):
// \word_in[1]~2_combout  = (\Equal1~1_combout  & !byte_cnt[1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Equal1~1_combout ),
	.datad(byte_cnt[1]),
	.cin(gnd),
	.combout(\word_in[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \word_in[1]~2 .lut_mask = 16'h00F0;
defparam \word_in[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N26
cycloneive_lcell_comb \Equal1~2 (
// Equation(s):
// \Equal1~2_combout  = (!RR_addr[0] & \Equal1~1_combout )

	.dataa(gnd),
	.datab(RR_addr[0]),
	.datac(\Equal1~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~2 .lut_mask = 16'h3030;
defparam \Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N20
cycloneive_lcell_comb \Mux32~1 (
// Equation(s):
// \Mux32~1_combout  = (\word_in[1]~2_combout  & ((\Equal1~2_combout  & ((FIFO_cnt[1]))) # (!\Equal1~2_combout  & (FIFO_cnt[17])))) # (!\word_in[1]~2_combout  & (((!\Equal1~2_combout ))))

	.dataa(\word_in[1]~2_combout ),
	.datab(FIFO_cnt[17]),
	.datac(\Equal1~2_combout ),
	.datad(FIFO_cnt[1]),
	.cin(gnd),
	.combout(\Mux32~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~1 .lut_mask = 16'hAD0D;
defparam \Mux32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N22
cycloneive_lcell_comb \Mux32~2 (
// Equation(s):
// \Mux32~2_combout  = (\Mux32~1_combout  & ((\Mux32~0_combout ) # ((!byte_cnt[1])))) # (!\Mux32~1_combout  & (((byte_cnt[1] & FIFO_cnt[9]))))

	.dataa(\Mux32~0_combout ),
	.datab(\Mux32~1_combout ),
	.datac(byte_cnt[1]),
	.datad(FIFO_cnt[9]),
	.cin(gnd),
	.combout(\Mux32~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~2 .lut_mask = 16'hBC8C;
defparam \Mux32~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N12
cycloneive_lcell_comb \Mux32~3 (
// Equation(s):
// \Mux32~3_combout  = (\Mux32~2_combout ) # ((!byte_cnt[0] & !byte_cnt[1]))

	.dataa(byte_cnt[0]),
	.datab(byte_cnt[1]),
	.datac(\Mux32~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux32~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~3 .lut_mask = 16'hF1F1;
defparam \Mux32~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N4
cycloneive_lcell_comb \word_in[7]~3 (
// Equation(s):
// \word_in[7]~3_combout  = (\rstn~input_o  & (\Write_FSM|ready~q  & (\rr_state.s5~q  & \word_in[7]~1_combout )))

	.dataa(\rstn~input_o ),
	.datab(\Write_FSM|ready~q ),
	.datac(\rr_state.s5~q ),
	.datad(\word_in[7]~1_combout ),
	.cin(gnd),
	.combout(\word_in[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \word_in[7]~3 .lut_mask = 16'h8000;
defparam \word_in[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N13
dffeas \word_in[1] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux32~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\word_in[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(word_in[1]),
	.prn(vcc));
// synopsys translate_off
defparam \word_in[1] .is_wysiwyg = "true";
defparam \word_in[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N2
cycloneive_lcell_comb \Write_FSM|word_buff[1]~feeder (
// Equation(s):
// \Write_FSM|word_buff[1]~feeder_combout  = word_in[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(word_in[1]),
	.cin(gnd),
	.combout(\Write_FSM|word_buff[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Write_FSM|word_buff[1]~feeder .lut_mask = 16'hFF00;
defparam \Write_FSM|word_buff[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y27_N3
dffeas \Write_FSM|word_buff[1] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Write_FSM|word_buff[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Write_FSM|Selector3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Write_FSM|word_buff [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Write_FSM|word_buff[1] .is_wysiwyg = "true";
defparam \Write_FSM|word_buff[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N18
cycloneive_lcell_comb \Mux33~1 (
// Equation(s):
// \Mux33~1_combout  = (\word_in[1]~2_combout  & ((\Equal1~2_combout  & (FIFO_cnt[0])) # (!\Equal1~2_combout  & ((FIFO_cnt[16]))))) # (!\word_in[1]~2_combout  & (((!\Equal1~2_combout ))))

	.dataa(\word_in[1]~2_combout ),
	.datab(FIFO_cnt[0]),
	.datac(\Equal1~2_combout ),
	.datad(FIFO_cnt[16]),
	.cin(gnd),
	.combout(\Mux33~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~1 .lut_mask = 16'h8F85;
defparam \Mux33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N24
cycloneive_lcell_comb \Mux33~0 (
// Equation(s):
// \Mux33~0_combout  = ((FIFO_cnt[24]) # (!\Equal1~1_combout )) # (!RR_addr[0])

	.dataa(gnd),
	.datab(RR_addr[0]),
	.datac(\Equal1~1_combout ),
	.datad(FIFO_cnt[24]),
	.cin(gnd),
	.combout(\Mux33~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~0 .lut_mask = 16'hFF3F;
defparam \Mux33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N28
cycloneive_lcell_comb \Mux33~2 (
// Equation(s):
// \Mux33~2_combout  = (\Mux33~1_combout  & ((\Mux33~0_combout ) # ((!byte_cnt[1])))) # (!\Mux33~1_combout  & (((byte_cnt[1] & FIFO_cnt[8]))))

	.dataa(\Mux33~1_combout ),
	.datab(\Mux33~0_combout ),
	.datac(byte_cnt[1]),
	.datad(FIFO_cnt[8]),
	.cin(gnd),
	.combout(\Mux33~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~2 .lut_mask = 16'hDA8A;
defparam \Mux33~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N14
cycloneive_lcell_comb \Mux33~3 (
// Equation(s):
// \Mux33~3_combout  = (\Mux33~2_combout  & ((byte_cnt[0]) # (byte_cnt[1])))

	.dataa(byte_cnt[0]),
	.datab(gnd),
	.datac(byte_cnt[1]),
	.datad(\Mux33~2_combout ),
	.cin(gnd),
	.combout(\Mux33~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~3 .lut_mask = 16'hFA00;
defparam \Mux33~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N15
dffeas \word_in[0] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux33~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\word_in[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(word_in[0]),
	.prn(vcc));
// synopsys translate_off
defparam \word_in[0] .is_wysiwyg = "true";
defparam \word_in[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y27_N29
dffeas \Write_FSM|word_buff[0] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(word_in[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_FSM|Selector3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Write_FSM|word_buff [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Write_FSM|word_buff[0] .is_wysiwyg = "true";
defparam \Write_FSM|word_buff[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N28
cycloneive_lcell_comb \Write_FSM|Mux0~2 (
// Equation(s):
// \Write_FSM|Mux0~2_combout  = (\Write_FSM|send:word_cnt[0]~q  & ((\Write_FSM|word_buff [1]) # ((\Write_FSM|send:word_cnt[1]~q )))) # (!\Write_FSM|send:word_cnt[0]~q  & (((\Write_FSM|word_buff [0] & !\Write_FSM|send:word_cnt[1]~q ))))

	.dataa(\Write_FSM|word_buff [1]),
	.datab(\Write_FSM|send:word_cnt[0]~q ),
	.datac(\Write_FSM|word_buff [0]),
	.datad(\Write_FSM|send:word_cnt[1]~q ),
	.cin(gnd),
	.combout(\Write_FSM|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Write_FSM|Mux0~2 .lut_mask = 16'hCCB8;
defparam \Write_FSM|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N0
cycloneive_lcell_comb \Mux31~1 (
// Equation(s):
// \Mux31~1_combout  = (\word_in[1]~2_combout  & ((\Equal1~2_combout  & ((FIFO_cnt[2]))) # (!\Equal1~2_combout  & (FIFO_cnt[18])))) # (!\word_in[1]~2_combout  & (!\Equal1~2_combout ))

	.dataa(\word_in[1]~2_combout ),
	.datab(\Equal1~2_combout ),
	.datac(FIFO_cnt[18]),
	.datad(FIFO_cnt[2]),
	.cin(gnd),
	.combout(\Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux31~1 .lut_mask = 16'hB931;
defparam \Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N20
cycloneive_lcell_comb \FIFO_cnt[26]~84 (
// Equation(s):
// \FIFO_cnt[26]~84_combout  = (FIFO_cnt[26] & (\FIFO_cnt[25]~83  $ (GND))) # (!FIFO_cnt[26] & (!\FIFO_cnt[25]~83  & VCC))
// \FIFO_cnt[26]~85  = CARRY((FIFO_cnt[26] & !\FIFO_cnt[25]~83 ))

	.dataa(gnd),
	.datab(FIFO_cnt[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_cnt[25]~83 ),
	.combout(\FIFO_cnt[26]~84_combout ),
	.cout(\FIFO_cnt[26]~85 ));
// synopsys translate_off
defparam \FIFO_cnt[26]~84 .lut_mask = 16'hC30C;
defparam \FIFO_cnt[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y24_N21
dffeas \FIFO_cnt[26] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FIFO_cnt[26]~84_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_cnt[31]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(FIFO_cnt[26]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_cnt[26] .is_wysiwyg = "true";
defparam \FIFO_cnt[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N14
cycloneive_lcell_comb \Mux31~0 (
// Equation(s):
// \Mux31~0_combout  = ((FIFO_cnt[26]) # (!RR_addr[0])) # (!\Equal1~1_combout )

	.dataa(gnd),
	.datab(\Equal1~1_combout ),
	.datac(FIFO_cnt[26]),
	.datad(RR_addr[0]),
	.cin(gnd),
	.combout(\Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux31~0 .lut_mask = 16'hF3FF;
defparam \Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N26
cycloneive_lcell_comb \Mux31~2 (
// Equation(s):
// \Mux31~2_combout  = (byte_cnt[1] & ((\Mux31~1_combout  & (\Mux31~0_combout )) # (!\Mux31~1_combout  & ((FIFO_cnt[10]))))) # (!byte_cnt[1] & (\Mux31~1_combout ))

	.dataa(byte_cnt[1]),
	.datab(\Mux31~1_combout ),
	.datac(\Mux31~0_combout ),
	.datad(FIFO_cnt[10]),
	.cin(gnd),
	.combout(\Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux31~2 .lut_mask = 16'hE6C4;
defparam \Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N20
cycloneive_lcell_comb \Mux31~3 (
// Equation(s):
// \Mux31~3_combout  = (\Mux31~2_combout  & ((byte_cnt[1]) # (byte_cnt[0])))

	.dataa(byte_cnt[1]),
	.datab(byte_cnt[0]),
	.datac(\Mux31~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux31~3 .lut_mask = 16'hE0E0;
defparam \Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y24_N21
dffeas \word_in[2] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux31~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\word_in[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(word_in[2]),
	.prn(vcc));
// synopsys translate_off
defparam \word_in[2] .is_wysiwyg = "true";
defparam \word_in[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N16
cycloneive_lcell_comb \Write_FSM|word_buff[2]~feeder (
// Equation(s):
// \Write_FSM|word_buff[2]~feeder_combout  = word_in[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(word_in[2]),
	.cin(gnd),
	.combout(\Write_FSM|word_buff[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Write_FSM|word_buff[2]~feeder .lut_mask = 16'hFF00;
defparam \Write_FSM|word_buff[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y27_N17
dffeas \Write_FSM|word_buff[2] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Write_FSM|word_buff[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Write_FSM|Selector3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Write_FSM|word_buff [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Write_FSM|word_buff[2] .is_wysiwyg = "true";
defparam \Write_FSM|word_buff[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N30
cycloneive_lcell_comb \Mux30~1 (
// Equation(s):
// \Mux30~1_combout  = (\word_in[1]~2_combout  & ((\Equal1~2_combout  & ((FIFO_cnt[3]))) # (!\Equal1~2_combout  & (FIFO_cnt[19])))) # (!\word_in[1]~2_combout  & (((!\Equal1~2_combout ))))

	.dataa(\word_in[1]~2_combout ),
	.datab(FIFO_cnt[19]),
	.datac(\Equal1~2_combout ),
	.datad(FIFO_cnt[3]),
	.cin(gnd),
	.combout(\Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux30~1 .lut_mask = 16'hAD0D;
defparam \Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N22
cycloneive_lcell_comb \FIFO_cnt[27]~86 (
// Equation(s):
// \FIFO_cnt[27]~86_combout  = (FIFO_cnt[27] & (!\FIFO_cnt[26]~85 )) # (!FIFO_cnt[27] & ((\FIFO_cnt[26]~85 ) # (GND)))
// \FIFO_cnt[27]~87  = CARRY((!\FIFO_cnt[26]~85 ) # (!FIFO_cnt[27]))

	.dataa(FIFO_cnt[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_cnt[26]~85 ),
	.combout(\FIFO_cnt[27]~86_combout ),
	.cout(\FIFO_cnt[27]~87 ));
// synopsys translate_off
defparam \FIFO_cnt[27]~86 .lut_mask = 16'h5A5F;
defparam \FIFO_cnt[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y24_N23
dffeas \FIFO_cnt[27] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FIFO_cnt[27]~86_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_cnt[31]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(FIFO_cnt[27]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_cnt[27] .is_wysiwyg = "true";
defparam \FIFO_cnt[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N22
cycloneive_lcell_comb \Mux30~0 (
// Equation(s):
// \Mux30~0_combout  = ((FIFO_cnt[27]) # (!\Equal1~1_combout )) # (!RR_addr[0])

	.dataa(RR_addr[0]),
	.datab(gnd),
	.datac(\Equal1~1_combout ),
	.datad(FIFO_cnt[27]),
	.cin(gnd),
	.combout(\Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux30~0 .lut_mask = 16'hFF5F;
defparam \Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N26
cycloneive_lcell_comb \Mux30~2 (
// Equation(s):
// \Mux30~2_combout  = (\Mux30~1_combout  & ((\Mux30~0_combout ) # ((!byte_cnt[1])))) # (!\Mux30~1_combout  & (((byte_cnt[1] & FIFO_cnt[11]))))

	.dataa(\Mux30~1_combout ),
	.datab(\Mux30~0_combout ),
	.datac(byte_cnt[1]),
	.datad(FIFO_cnt[11]),
	.cin(gnd),
	.combout(\Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux30~2 .lut_mask = 16'hDA8A;
defparam \Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N16
cycloneive_lcell_comb \Mux30~3 (
// Equation(s):
// \Mux30~3_combout  = (\Mux30~2_combout  & ((byte_cnt[0]) # (byte_cnt[1])))

	.dataa(gnd),
	.datab(byte_cnt[0]),
	.datac(byte_cnt[1]),
	.datad(\Mux30~2_combout ),
	.cin(gnd),
	.combout(\Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux30~3 .lut_mask = 16'hFC00;
defparam \Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y24_N17
dffeas \word_in[3] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux30~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\word_in[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(word_in[3]),
	.prn(vcc));
// synopsys translate_off
defparam \word_in[3] .is_wysiwyg = "true";
defparam \word_in[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y27_N7
dffeas \Write_FSM|word_buff[3] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(word_in[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_FSM|Selector3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Write_FSM|word_buff [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Write_FSM|word_buff[3] .is_wysiwyg = "true";
defparam \Write_FSM|word_buff[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N6
cycloneive_lcell_comb \Write_FSM|Mux0~3 (
// Equation(s):
// \Write_FSM|Mux0~3_combout  = (\Write_FSM|Mux0~2_combout  & (((\Write_FSM|word_buff [3]) # (!\Write_FSM|send:word_cnt[1]~q )))) # (!\Write_FSM|Mux0~2_combout  & (\Write_FSM|word_buff [2] & ((\Write_FSM|send:word_cnt[1]~q ))))

	.dataa(\Write_FSM|Mux0~2_combout ),
	.datab(\Write_FSM|word_buff [2]),
	.datac(\Write_FSM|word_buff [3]),
	.datad(\Write_FSM|send:word_cnt[1]~q ),
	.cin(gnd),
	.combout(\Write_FSM|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Write_FSM|Mux0~3 .lut_mask = 16'hE4AA;
defparam \Write_FSM|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N10
cycloneive_lcell_comb \Mux26~1 (
// Equation(s):
// \Mux26~1_combout  = (\word_in[1]~2_combout  & ((\Equal1~2_combout  & ((FIFO_cnt[7]))) # (!\Equal1~2_combout  & (FIFO_cnt[23])))) # (!\word_in[1]~2_combout  & (!\Equal1~2_combout ))

	.dataa(\word_in[1]~2_combout ),
	.datab(\Equal1~2_combout ),
	.datac(FIFO_cnt[23]),
	.datad(FIFO_cnt[7]),
	.cin(gnd),
	.combout(\Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~1 .lut_mask = 16'hB931;
defparam \Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N24
cycloneive_lcell_comb \FIFO_cnt[28]~88 (
// Equation(s):
// \FIFO_cnt[28]~88_combout  = (FIFO_cnt[28] & (\FIFO_cnt[27]~87  $ (GND))) # (!FIFO_cnt[28] & (!\FIFO_cnt[27]~87  & VCC))
// \FIFO_cnt[28]~89  = CARRY((FIFO_cnt[28] & !\FIFO_cnt[27]~87 ))

	.dataa(gnd),
	.datab(FIFO_cnt[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_cnt[27]~87 ),
	.combout(\FIFO_cnt[28]~88_combout ),
	.cout(\FIFO_cnt[28]~89 ));
// synopsys translate_off
defparam \FIFO_cnt[28]~88 .lut_mask = 16'hC30C;
defparam \FIFO_cnt[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y24_N25
dffeas \FIFO_cnt[28] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FIFO_cnt[28]~88_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_cnt[31]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(FIFO_cnt[28]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_cnt[28] .is_wysiwyg = "true";
defparam \FIFO_cnt[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N26
cycloneive_lcell_comb \FIFO_cnt[29]~90 (
// Equation(s):
// \FIFO_cnt[29]~90_combout  = (FIFO_cnt[29] & (!\FIFO_cnt[28]~89 )) # (!FIFO_cnt[29] & ((\FIFO_cnt[28]~89 ) # (GND)))
// \FIFO_cnt[29]~91  = CARRY((!\FIFO_cnt[28]~89 ) # (!FIFO_cnt[29]))

	.dataa(FIFO_cnt[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_cnt[28]~89 ),
	.combout(\FIFO_cnt[29]~90_combout ),
	.cout(\FIFO_cnt[29]~91 ));
// synopsys translate_off
defparam \FIFO_cnt[29]~90 .lut_mask = 16'h5A5F;
defparam \FIFO_cnt[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y24_N27
dffeas \FIFO_cnt[29] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FIFO_cnt[29]~90_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_cnt[31]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(FIFO_cnt[29]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_cnt[29] .is_wysiwyg = "true";
defparam \FIFO_cnt[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N28
cycloneive_lcell_comb \FIFO_cnt[30]~96 (
// Equation(s):
// \FIFO_cnt[30]~96_combout  = (FIFO_cnt[30] & (\FIFO_cnt[29]~91  $ (GND))) # (!FIFO_cnt[30] & (!\FIFO_cnt[29]~91  & VCC))
// \FIFO_cnt[30]~97  = CARRY((FIFO_cnt[30] & !\FIFO_cnt[29]~91 ))

	.dataa(gnd),
	.datab(FIFO_cnt[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_cnt[29]~91 ),
	.combout(\FIFO_cnt[30]~96_combout ),
	.cout(\FIFO_cnt[30]~97 ));
// synopsys translate_off
defparam \FIFO_cnt[30]~96 .lut_mask = 16'hC30C;
defparam \FIFO_cnt[30]~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y24_N29
dffeas \FIFO_cnt[30] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FIFO_cnt[30]~96_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_cnt[31]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(FIFO_cnt[30]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_cnt[30] .is_wysiwyg = "true";
defparam \FIFO_cnt[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N30
cycloneive_lcell_comb \FIFO_cnt[31]~98 (
// Equation(s):
// \FIFO_cnt[31]~98_combout  = FIFO_cnt[31] $ (\FIFO_cnt[30]~97 )

	.dataa(FIFO_cnt[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\FIFO_cnt[30]~97 ),
	.combout(\FIFO_cnt[31]~98_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_cnt[31]~98 .lut_mask = 16'h5A5A;
defparam \FIFO_cnt[31]~98 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y24_N31
dffeas \FIFO_cnt[31] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FIFO_cnt[31]~98_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_cnt[31]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(FIFO_cnt[31]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_cnt[31] .is_wysiwyg = "true";
defparam \FIFO_cnt[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N8
cycloneive_lcell_comb \Mux26~0 (
// Equation(s):
// \Mux26~0_combout  = ((FIFO_cnt[31]) # (!RR_addr[0])) # (!\Equal1~1_combout )

	.dataa(gnd),
	.datab(\Equal1~1_combout ),
	.datac(FIFO_cnt[31]),
	.datad(RR_addr[0]),
	.cin(gnd),
	.combout(\Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~0 .lut_mask = 16'hF3FF;
defparam \Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N28
cycloneive_lcell_comb \Mux26~2 (
// Equation(s):
// \Mux26~2_combout  = (\Mux26~1_combout  & (((\Mux26~0_combout ) # (!byte_cnt[1])))) # (!\Mux26~1_combout  & (FIFO_cnt[15] & ((byte_cnt[1]))))

	.dataa(\Mux26~1_combout ),
	.datab(FIFO_cnt[15]),
	.datac(\Mux26~0_combout ),
	.datad(byte_cnt[1]),
	.cin(gnd),
	.combout(\Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~2 .lut_mask = 16'hE4AA;
defparam \Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N2
cycloneive_lcell_comb \Mux26~3 (
// Equation(s):
// \Mux26~3_combout  = (\Mux26~2_combout  & ((byte_cnt[1]) # (byte_cnt[0])))

	.dataa(byte_cnt[1]),
	.datab(gnd),
	.datac(byte_cnt[0]),
	.datad(\Mux26~2_combout ),
	.cin(gnd),
	.combout(\Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~3 .lut_mask = 16'hFA00;
defparam \Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y24_N3
dffeas \word_in[7] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux26~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\word_in[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(word_in[7]),
	.prn(vcc));
// synopsys translate_off
defparam \word_in[7] .is_wysiwyg = "true";
defparam \word_in[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y27_N23
dffeas \Write_FSM|word_buff[7] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(word_in[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_FSM|Selector3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Write_FSM|word_buff [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Write_FSM|word_buff[7] .is_wysiwyg = "true";
defparam \Write_FSM|word_buff[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N18
cycloneive_lcell_comb \Mux27~1 (
// Equation(s):
// \Mux27~1_combout  = (\word_in[1]~2_combout  & ((\Equal1~2_combout  & ((FIFO_cnt[6]))) # (!\Equal1~2_combout  & (FIFO_cnt[22])))) # (!\word_in[1]~2_combout  & (((!\Equal1~2_combout ))))

	.dataa(\word_in[1]~2_combout ),
	.datab(FIFO_cnt[22]),
	.datac(FIFO_cnt[6]),
	.datad(\Equal1~2_combout ),
	.cin(gnd),
	.combout(\Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~1 .lut_mask = 16'hA0DD;
defparam \Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N24
cycloneive_lcell_comb \Mux27~0 (
// Equation(s):
// \Mux27~0_combout  = ((FIFO_cnt[30]) # (!\Equal1~1_combout )) # (!RR_addr[0])

	.dataa(RR_addr[0]),
	.datab(gnd),
	.datac(\Equal1~1_combout ),
	.datad(FIFO_cnt[30]),
	.cin(gnd),
	.combout(\Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~0 .lut_mask = 16'hFF5F;
defparam \Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N4
cycloneive_lcell_comb \Mux27~2 (
// Equation(s):
// \Mux27~2_combout  = (byte_cnt[1] & ((\Mux27~1_combout  & ((\Mux27~0_combout ))) # (!\Mux27~1_combout  & (FIFO_cnt[14])))) # (!byte_cnt[1] & (\Mux27~1_combout ))

	.dataa(byte_cnt[1]),
	.datab(\Mux27~1_combout ),
	.datac(FIFO_cnt[14]),
	.datad(\Mux27~0_combout ),
	.cin(gnd),
	.combout(\Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~2 .lut_mask = 16'hEC64;
defparam \Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N16
cycloneive_lcell_comb \Mux27~3 (
// Equation(s):
// \Mux27~3_combout  = (\Mux27~2_combout  & ((byte_cnt[1]) # (byte_cnt[0])))

	.dataa(byte_cnt[1]),
	.datab(\Mux27~2_combout ),
	.datac(byte_cnt[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~3 .lut_mask = 16'hC8C8;
defparam \Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y24_N17
dffeas \word_in[6] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux27~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\word_in[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(word_in[6]),
	.prn(vcc));
// synopsys translate_off
defparam \word_in[6] .is_wysiwyg = "true";
defparam \word_in[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N18
cycloneive_lcell_comb \Write_FSM|word_buff[6]~feeder (
// Equation(s):
// \Write_FSM|word_buff[6]~feeder_combout  = word_in[6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(word_in[6]),
	.cin(gnd),
	.combout(\Write_FSM|word_buff[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Write_FSM|word_buff[6]~feeder .lut_mask = 16'hFF00;
defparam \Write_FSM|word_buff[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y27_N19
dffeas \Write_FSM|word_buff[6] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Write_FSM|word_buff[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Write_FSM|Selector3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Write_FSM|word_buff [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Write_FSM|word_buff[6] .is_wysiwyg = "true";
defparam \Write_FSM|word_buff[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N30
cycloneive_lcell_comb \Mux29~0 (
// Equation(s):
// \Mux29~0_combout  = ((FIFO_cnt[28]) # (!\Equal1~1_combout )) # (!RR_addr[0])

	.dataa(RR_addr[0]),
	.datab(gnd),
	.datac(\Equal1~1_combout ),
	.datad(FIFO_cnt[28]),
	.cin(gnd),
	.combout(\Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux29~0 .lut_mask = 16'hFF5F;
defparam \Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N8
cycloneive_lcell_comb \Mux29~1 (
// Equation(s):
// \Mux29~1_combout  = (\Equal1~2_combout  & (((FIFO_cnt[4] & \word_in[1]~2_combout )))) # (!\Equal1~2_combout  & ((FIFO_cnt[20]) # ((!\word_in[1]~2_combout ))))

	.dataa(\Equal1~2_combout ),
	.datab(FIFO_cnt[20]),
	.datac(FIFO_cnt[4]),
	.datad(\word_in[1]~2_combout ),
	.cin(gnd),
	.combout(\Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux29~1 .lut_mask = 16'hE455;
defparam \Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N10
cycloneive_lcell_comb \Mux29~2 (
// Equation(s):
// \Mux29~2_combout  = (\Mux29~1_combout  & ((\Mux29~0_combout ) # ((!byte_cnt[1])))) # (!\Mux29~1_combout  & (((byte_cnt[1] & FIFO_cnt[12]))))

	.dataa(\Mux29~0_combout ),
	.datab(\Mux29~1_combout ),
	.datac(byte_cnt[1]),
	.datad(FIFO_cnt[12]),
	.cin(gnd),
	.combout(\Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux29~2 .lut_mask = 16'hBC8C;
defparam \Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N2
cycloneive_lcell_comb \Mux29~3 (
// Equation(s):
// \Mux29~3_combout  = (\Mux29~2_combout ) # ((!byte_cnt[0] & !byte_cnt[1]))

	.dataa(byte_cnt[0]),
	.datab(gnd),
	.datac(byte_cnt[1]),
	.datad(\Mux29~2_combout ),
	.cin(gnd),
	.combout(\Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux29~3 .lut_mask = 16'hFF05;
defparam \Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N3
dffeas \word_in[4] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux29~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\word_in[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(word_in[4]),
	.prn(vcc));
// synopsys translate_off
defparam \word_in[4] .is_wysiwyg = "true";
defparam \word_in[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y27_N5
dffeas \Write_FSM|word_buff[4] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(word_in[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_FSM|Selector3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Write_FSM|word_buff [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Write_FSM|word_buff[4] .is_wysiwyg = "true";
defparam \Write_FSM|word_buff[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N4
cycloneive_lcell_comb \Write_FSM|Mux0~0 (
// Equation(s):
// \Write_FSM|Mux0~0_combout  = (\Write_FSM|send:word_cnt[0]~q  & (((\Write_FSM|send:word_cnt[1]~q )))) # (!\Write_FSM|send:word_cnt[0]~q  & ((\Write_FSM|send:word_cnt[1]~q  & (\Write_FSM|word_buff [6])) # (!\Write_FSM|send:word_cnt[1]~q  & 
// ((\Write_FSM|word_buff [4])))))

	.dataa(\Write_FSM|word_buff [6]),
	.datab(\Write_FSM|send:word_cnt[0]~q ),
	.datac(\Write_FSM|word_buff [4]),
	.datad(\Write_FSM|send:word_cnt[1]~q ),
	.cin(gnd),
	.combout(\Write_FSM|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Write_FSM|Mux0~0 .lut_mask = 16'hEE30;
defparam \Write_FSM|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N4
cycloneive_lcell_comb \Mux28~1 (
// Equation(s):
// \Mux28~1_combout  = (\Equal1~2_combout  & (FIFO_cnt[5] & ((\word_in[1]~2_combout )))) # (!\Equal1~2_combout  & (((FIFO_cnt[21]) # (!\word_in[1]~2_combout ))))

	.dataa(\Equal1~2_combout ),
	.datab(FIFO_cnt[5]),
	.datac(FIFO_cnt[21]),
	.datad(\word_in[1]~2_combout ),
	.cin(gnd),
	.combout(\Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux28~1 .lut_mask = 16'hD855;
defparam \Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N0
cycloneive_lcell_comb \Mux28~0 (
// Equation(s):
// \Mux28~0_combout  = ((FIFO_cnt[29]) # (!RR_addr[0])) # (!\Equal1~1_combout )

	.dataa(\Equal1~1_combout ),
	.datab(RR_addr[0]),
	.datac(FIFO_cnt[29]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux28~0 .lut_mask = 16'hF7F7;
defparam \Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N6
cycloneive_lcell_comb \Mux28~2 (
// Equation(s):
// \Mux28~2_combout  = (byte_cnt[1] & ((\Mux28~1_combout  & ((\Mux28~0_combout ))) # (!\Mux28~1_combout  & (FIFO_cnt[13])))) # (!byte_cnt[1] & (((\Mux28~1_combout ))))

	.dataa(FIFO_cnt[13]),
	.datab(byte_cnt[1]),
	.datac(\Mux28~1_combout ),
	.datad(\Mux28~0_combout ),
	.cin(gnd),
	.combout(\Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux28~2 .lut_mask = 16'hF838;
defparam \Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N16
cycloneive_lcell_comb \Mux28~3 (
// Equation(s):
// \Mux28~3_combout  = (\Mux28~2_combout  & ((byte_cnt[0]) # (byte_cnt[1])))

	.dataa(byte_cnt[0]),
	.datab(gnd),
	.datac(byte_cnt[1]),
	.datad(\Mux28~2_combout ),
	.cin(gnd),
	.combout(\Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux28~3 .lut_mask = 16'hFA00;
defparam \Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N17
dffeas \word_in[5] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux28~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\word_in[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(word_in[5]),
	.prn(vcc));
// synopsys translate_off
defparam \word_in[5] .is_wysiwyg = "true";
defparam \word_in[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y27_N25
dffeas \Write_FSM|word_buff[5] (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(word_in[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_FSM|Selector3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Write_FSM|word_buff [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Write_FSM|word_buff[5] .is_wysiwyg = "true";
defparam \Write_FSM|word_buff[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N24
cycloneive_lcell_comb \Write_FSM|Mux0~1 (
// Equation(s):
// \Write_FSM|Mux0~1_combout  = (\Write_FSM|Mux0~0_combout  & ((\Write_FSM|word_buff [7]) # ((!\Write_FSM|send:word_cnt[0]~q )))) # (!\Write_FSM|Mux0~0_combout  & (((\Write_FSM|word_buff [5] & \Write_FSM|send:word_cnt[0]~q ))))

	.dataa(\Write_FSM|word_buff [7]),
	.datab(\Write_FSM|Mux0~0_combout ),
	.datac(\Write_FSM|word_buff [5]),
	.datad(\Write_FSM|send:word_cnt[0]~q ),
	.cin(gnd),
	.combout(\Write_FSM|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Write_FSM|Mux0~1 .lut_mask = 16'hB8CC;
defparam \Write_FSM|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N0
cycloneive_lcell_comb \Write_FSM|Selector1~0 (
// Equation(s):
// \Write_FSM|Selector1~0_combout  = (\Write_FSM|send:word_cnt[2]~q  & ((\Write_FSM|Mux0~1_combout ))) # (!\Write_FSM|send:word_cnt[2]~q  & (\Write_FSM|Mux0~3_combout ))

	.dataa(\Write_FSM|Mux0~3_combout ),
	.datab(\Write_FSM|Mux0~1_combout ),
	.datac(gnd),
	.datad(\Write_FSM|send:word_cnt[2]~q ),
	.cin(gnd),
	.combout(\Write_FSM|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Write_FSM|Selector1~0 .lut_mask = 16'hCCAA;
defparam \Write_FSM|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N8
cycloneive_lcell_comb \Write_FSM|Selector1~1 (
// Equation(s):
// \Write_FSM|Selector1~1_combout  = (\Write_FSM|state_fsm.s_high~q ) # (((\Write_FSM|Selector1~0_combout  & \Write_FSM|state_fsm.s_send~q )) # (!\Write_FSM|state_fsm.s_idle~q ))

	.dataa(\Write_FSM|state_fsm.s_high~q ),
	.datab(\Write_FSM|Selector1~0_combout ),
	.datac(\Write_FSM|state_fsm.s_idle~q ),
	.datad(\Write_FSM|state_fsm.s_send~q ),
	.cin(gnd),
	.combout(\Write_FSM|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Write_FSM|Selector1~1 .lut_mask = 16'hEFAF;
defparam \Write_FSM|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y27_N9
dffeas \Write_FSM|pin_out (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Write_FSM|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Write_FSM|pin_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Write_FSM|pin_out .is_wysiwyg = "true";
defparam \Write_FSM|pin_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N10
cycloneive_lcell_comb \Selector33~0 (
// Equation(s):
// \Selector33~0_combout  = (\current_task.idling_s~q ) # (\Write_FSM|pin_out~q )

	.dataa(\current_task.idling_s~q ),
	.datab(\Write_FSM|pin_out~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector33~0 .lut_mask = 16'hEEEE;
defparam \Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N24
cycloneive_lcell_comb \Selector2~3 (
// Equation(s):
// \Selector2~3_combout  = (!\LessThan9~2_combout  & (\rr_state.s8~q  & ((!\current_task.idling_m~q ) # (!\process_1~0_combout ))))

	.dataa(\LessThan9~2_combout ),
	.datab(\process_1~0_combout ),
	.datac(\rr_state.s8~q ),
	.datad(\current_task.idling_m~q ),
	.cin(gnd),
	.combout(\Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~3 .lut_mask = 16'h1050;
defparam \Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N8
cycloneive_lcell_comb \Selector2~1 (
// Equation(s):
// \Selector2~1_combout  = (\Selector2~0_combout  & (!idle_cnt[3] & (\rr_state.s4~q  & !idle_cnt[2])))

	.dataa(\Selector2~0_combout ),
	.datab(idle_cnt[3]),
	.datac(\rr_state.s4~q ),
	.datad(idle_cnt[2]),
	.cin(gnd),
	.combout(\Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~1 .lut_mask = 16'h0020;
defparam \Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N28
cycloneive_lcell_comb \Selector2~2 (
// Equation(s):
// \Selector2~2_combout  = (\Selector2~1_combout ) # ((!\current_task.idling_m~q  & ((\Selector0~0_combout ) # (\WideOr2~combout ))))

	.dataa(\Selector0~0_combout ),
	.datab(\current_task.idling_m~q ),
	.datac(\Selector2~1_combout ),
	.datad(\WideOr2~combout ),
	.cin(gnd),
	.combout(\Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~2 .lut_mask = 16'hF3F2;
defparam \Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N0
cycloneive_lcell_comb \Selector2~4 (
// Equation(s):
// \Selector2~4_combout  = (!\Selector2~3_combout  & (\rr_state.s0~q  & !\Selector2~2_combout ))

	.dataa(gnd),
	.datab(\Selector2~3_combout ),
	.datac(\rr_state.s0~q ),
	.datad(\Selector2~2_combout ),
	.cin(gnd),
	.combout(\Selector2~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~4 .lut_mask = 16'h0030;
defparam \Selector2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N1
dffeas \current_task.idling_m (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector2~4_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\current_task.idling_m~q ),
	.prn(vcc));
// synopsys translate_off
defparam \current_task.idling_m .is_wysiwyg = "true";
defparam \current_task.idling_m .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N26
cycloneive_lcell_comb \CTRL~4 (
// Equation(s):
// \CTRL~4_combout  = (!\current_task.reading~q  & \current_task.idling_m~q )

	.dataa(\current_task.reading~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\current_task.idling_m~q ),
	.cin(gnd),
	.combout(\CTRL~4_combout ),
	.cout());
// synopsys translate_off
defparam \CTRL~4 .lut_mask = 16'h5500;
defparam \CTRL~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N24
cycloneive_lcell_comb \read_err~0 (
// Equation(s):
// \read_err~0_combout  = (\read_err~reg0_q ) # ((\Read_FSM|error_signal~q  & (!\Read_FSM|readable~q  & \rr_state.s3~q )))

	.dataa(\Read_FSM|error_signal~q ),
	.datab(\Read_FSM|readable~q ),
	.datac(\read_err~reg0_q ),
	.datad(\rr_state.s3~q ),
	.cin(gnd),
	.combout(\read_err~0_combout ),
	.cout());
// synopsys translate_off
defparam \read_err~0 .lut_mask = 16'hF2F0;
defparam \read_err~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y24_N25
dffeas \read_err~reg0 (
	.clk(\PH90_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\read_err~0_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\read_err~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \read_err~reg0 .is_wysiwyg = "true";
defparam \read_err~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N22
cycloneive_io_ibuf \pwr_enable~input (
	.i(pwr_enable),
	.ibar(gnd),
	.o(\pwr_enable~input_o ));
// synopsys translate_off
defparam \pwr_enable~input .bus_hold = "false";
defparam \pwr_enable~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
