
---------- Begin Simulation Statistics ----------
final_tick                                74866933500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 186484                       # Simulator instruction rate (inst/s)
host_mem_usage                                 711280                       # Number of bytes of host memory used
host_op_rate                                   186490                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   536.24                       # Real time elapsed on the host
host_tick_rate                              139614775                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003446                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.074867                       # Number of seconds simulated
sim_ticks                                 74866933500                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003446                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.497339                       # CPI: cycles per instruction
system.cpu.discardedOps                         21191                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        36697440                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.667852                       # IPC: instructions per cycle
system.cpu.numCycles                        149733867                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                49995246     49.99%     49.99% # Class of committed instruction
system.cpu.op_class_0::IntMult                     85      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                5      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::MemRead               36892277     36.89%     86.88% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13115831     13.12%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003446                       # Class of committed instruction
system.cpu.tickCycles                       113036427                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        45546                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         92435                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           85                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        46956                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           16                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        93958                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             17                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                  606576                       # Number of BP lookups
system.cpu.branchPred.condPredicted            604504                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               831                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               602337                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  601168                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.805923                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     552                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             378                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                171                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              207                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          110                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     48702057                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         48702057                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     48702099                       # number of overall hits
system.cpu.dcache.overall_hits::total        48702099                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        93031                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          93031                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        93041                       # number of overall misses
system.cpu.dcache.overall_misses::total         93041                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  27611769000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  27611769000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  27611769000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  27611769000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     48795088                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48795088                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     48795140                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48795140                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001907                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001907                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001907                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001907                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 296801.807999                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 296801.807999                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 296769.907890                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 296769.907890                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        46467                       # number of writebacks
system.cpu.dcache.writebacks::total             46467                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        46494                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        46494                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        46494                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        46494                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        46537                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        46537                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        46541                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        46541                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  13165407000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  13165407000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  13166030500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  13166030500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000954                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000954                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000954                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000954                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 282901.927499                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 282901.927499                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 282891.010077                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 282891.010077                       # average overall mshr miss latency
system.cpu.dcache.replacements                  46509                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     35702570                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35702570                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           49                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            49                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      7192000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      7192000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     35702619                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35702619                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000001                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 146775.510204                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 146775.510204                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           43                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      5722500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      5722500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 133081.395349                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 133081.395349                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     12999487                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12999487                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        92982                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        92982                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  27604577000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  27604577000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13092469                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13092469                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007102                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007102                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 296880.869416                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 296880.869416                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        46488                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        46488                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        46494                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        46494                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  13159684500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13159684500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003551                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003551                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 283040.489095                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 283040.489095                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           42                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            42                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           10                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           10                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.192308                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.192308                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       623500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       623500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.076923                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.076923                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       155875                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       155875                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  74866933500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            31.992030                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            48748668                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             46541                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1047.434907                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            764500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    31.992030                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999751                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999751                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          97636877                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         97636877                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  74866933500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  74866933500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  74866933500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49674896                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           37097197                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          13161107                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      1851499                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1851499                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1851499                       # number of overall hits
system.cpu.icache.overall_hits::total         1851499                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          462                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            462                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          462                       # number of overall misses
system.cpu.icache.overall_misses::total           462                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     34912500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     34912500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     34912500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     34912500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1851961                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1851961                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1851961                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1851961                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000249                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000249                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000249                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000249                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 75568.181818                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75568.181818                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 75568.181818                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75568.181818                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          446                       # number of writebacks
system.cpu.icache.writebacks::total               446                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          462                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          462                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          462                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          462                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     34450500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     34450500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     34450500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     34450500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000249                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000249                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000249                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000249                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 74568.181818                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 74568.181818                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 74568.181818                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 74568.181818                       # average overall mshr miss latency
system.cpu.icache.replacements                    446                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1851499                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1851499                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          462                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           462                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     34912500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     34912500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1851961                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1851961                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000249                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000249                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 75568.181818                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75568.181818                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          462                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          462                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     34450500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     34450500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000249                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000249                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 74568.181818                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74568.181818                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  74866933500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            15.999031                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1851961                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               462                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4008.573593                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            272500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    15.999031                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999939                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999939                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3704384                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3704384                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  74866933500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  74866933500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  74866933500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  74866933500                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000000                       # Number of Instructions committed
system.cpu.thread0.numOps                   100003446                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  384                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   32                       # number of demand (read+write) hits
system.l2.demand_hits::total                      416                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 384                       # number of overall hits
system.l2.overall_hits::.cpu.data                  32                       # number of overall hits
system.l2.overall_hits::total                     416                       # number of overall hits
system.l2.demand_misses::.cpu.inst                 78                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              46509                       # number of demand (read+write) misses
system.l2.demand_misses::total                  46587                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                78                       # number of overall misses
system.l2.overall_misses::.cpu.data             46509                       # number of overall misses
system.l2.overall_misses::total                 46587                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     23105000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  13094626500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      13117731500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     23105000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  13094626500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     13117731500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              462                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            46541                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                47003                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             462                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           46541                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               47003                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.168831                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999312                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.991150                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.168831                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999312                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.991150                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 296217.948718                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 281550.377346                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 281574.935068                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 296217.948718                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 281550.377346                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 281574.935068                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               45471                       # number of writebacks
system.l2.writebacks::total                     45471                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst            78                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         46509                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             46587                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst           78                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        46509                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            46587                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     22325000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  12629536500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12651861500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     22325000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  12629536500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12651861500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.168831                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999312                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.991150                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.168831                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999312                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.991150                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 286217.948718                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 271550.377346                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 271574.935068                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 286217.948718                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 271550.377346                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 271574.935068                       # average overall mshr miss latency
system.l2.replacements                          45563                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        46467                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            46467                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        46467                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        46467                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          369                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              369                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          369                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          369                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data           46494                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               46494                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  13089901500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13089901500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         46494                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             46494                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 281539.585753                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 281539.585753                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        46494                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          46494                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  12624961500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  12624961500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 271539.585753                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 271539.585753                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            384                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                384                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst           78                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               78                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     23105000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     23105000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          462                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            462                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.168831                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.168831                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 296217.948718                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 296217.948718                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst           78                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           78                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     22325000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     22325000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.168831                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.168831                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 286217.948718                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 286217.948718                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            32                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                32                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           15                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              15                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      4725000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      4725000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data           47                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            47                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.319149                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.319149                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data       315000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total       315000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data           15                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           15                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      4575000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      4575000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.319149                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.319149                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data       305000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total       305000                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  74866933500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1014.108250                       # Cycle average of tags in use
system.l2.tags.total_refs                       93873                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     46587                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.015004                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    262000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         1.608291                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1012.499959                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.001571                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.988769                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990340                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           56                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          559                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          402                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    797571                       # Number of tag accesses
system.l2.tags.data_accesses                   797571                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  74866933500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   1455072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2496.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1488288.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000373442750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        45469                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        45470                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1598825                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1412716                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       46587                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      45471                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1490784                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1455072                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                      32.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      46.03                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                       302                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1490784                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::9                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::10                    0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::11                    0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1455072                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::9                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::10                   0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::11                   0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   46587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   46587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   46587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   46587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   46587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   46587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   46587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   46587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   46587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   46587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  46587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  46587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  46587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  46587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  46587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  46587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  46587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  46587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  46587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  46587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                  46587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                  46587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                  46587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                  46587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                  46587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                  46587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                  46587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                  46587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                  46587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                  46587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                  46587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                  46587                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  45470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  45470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  45470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  45470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  45470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  45470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  45470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  45470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  45470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  45470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  45470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  45470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  45470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  45470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  45470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  45470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  45470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  45470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  45470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  45470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  45470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  45470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  45470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  45470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  45470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  45470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  45470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  45470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  45470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  45470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  45470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  45470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        45470                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.786101                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.008148                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    166.426241                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        45469    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34816-36863            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         45470                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        45469                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      32.000374                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     32.000300                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.079724                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32            45468    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::49                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         45469                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                95410176                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             93124608                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1274.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1243.87                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   74866912000                       # Total gap between requests
system.mem_ctrls.avgGap                     813258.08                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       159744                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     95250432                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     93121920                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 2133705.663261872716                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 1272263034.521108150482                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 1243832432.378174066544                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2496                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      1488288                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      1455072                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    322382250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 197535094000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1305121795000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst    129159.56                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data    132726.39                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks    896946.54                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       159744                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     95250432                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      95410176                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       159744                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       159744                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     93124608                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     93124608                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst           78                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        46509                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          46587                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        45471                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         45471                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      2133706                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data   1272263035                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1274396740                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      2133706                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      2133706                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks   1243868336                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total      1243868336                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks   1243868336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      2133706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data   1272263035                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      2518265076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              1490784                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             1455030                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        93248                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        93120                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        93312                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        93248                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        93216                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        93216                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        93184                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        93184                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        93216                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        93184                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        93184                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        93152                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        93216                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        93056                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        92960                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        93088                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        90912                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        90976                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        90944                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        90976                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        91008                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        91008                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        91008                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        90998                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        90880                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        90880                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        90880                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        90880                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        90880                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        90880                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        90912                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        91008                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            169905276250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            7453920000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       197857476250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat               113970.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat          132720.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             1396301                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            1351504                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            93.66                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           92.88                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       198008                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   952.142216                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   848.228384                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   239.203153                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        12060      6.09%      6.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          475      0.24%      6.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          794      0.40%      6.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          549      0.28%      7.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          219      0.11%      7.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          735      0.37%      7.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          714      0.36%      7.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        11947      6.03%     13.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       170515     86.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       198008                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              95410176                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           93121920                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1274.396740                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW             1243.832432                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   19.67                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                9.96                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               9.72                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               93.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  74866933500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       707224140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       375894750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     5324497920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    3799246500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 5909763600.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  13554370860                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  17334695520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   47005693290                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   627.856533                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  44328346250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2499900000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  28038687250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       706560120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       375545610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     5319699840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    3795984000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 5909763600.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  13537863660                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  17348596320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   46994013150                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   627.700521                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  44363710500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2499900000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  28003323000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  74866933500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 93                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        45471                       # Transaction distribution
system.membus.trans_dist::CleanEvict               75                       # Transaction distribution
system.membus.trans_dist::ReadExReq             46494                       # Transaction distribution
system.membus.trans_dist::ReadExResp            46494                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            93                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       138720                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 138720                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    188534784                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               188534784                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             46889                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   46889    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               46889                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  74866933500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          5924472250                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               7.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         6035603750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.1                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp               509                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        91938                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          446                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             134                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            46494                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           46494                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           462                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           47                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1370                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       139591                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                140961                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1859584                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    190480384                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              192339968                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           45563                       # Total snoops (count)
system.tol2bus.snoopTraffic                  93124608                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            92566                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001124                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.033821                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  92463     99.89%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    102      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              92566                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  74866933500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1548195000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          15015000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1512582500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
