#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Fri Nov 30 23:08:44 2018
# Process ID: 8608
# Current directory: C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP-2018-12-1/ECE4261_Project-UDP
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18392 C:\Users\bwedemir\Desktop\ECE4261Project\ECE4261_Project-UDP-2018-12-1\ECE4261_Project-UDP\Project_V0.2.xpr
# Log file: C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP-2018-12-1/ECE4261_Project-UDP/vivado.log
# Journal file: C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP-2018-12-1/ECE4261_Project-UDP\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP-2018-12-1/ECE4261_Project-UDP/Project_V0.2.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP-2018-12-1/ECE4261_Project-UDP'
INFO: [Project 1-313] Project file moved from 'C:/Users/kohara/Downloads/ECE4261_Project-UDP/ECE4261_Project-UDP' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/bwedemir/Desktop/Desktop/Project_V0.2/Project_V0.2.ip_user_files', nor could it be found using path 'C:/Users/kohara/Desktop/Project_V0.2/Project_V0.2.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:valuePermission' : Unexpected attribute
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP-2018-12-1/ECE4261_Project-UDP/vivado-library-2018.2-1/vivado-library/ip/Pmods/PmodESP32_v1_0/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:valuePermission' : Unexpected attribute
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:valuePermission' : Unexpected attribute
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP-2018-12-1/ECE4261_Project-UDP/vivado-library-2018.2-1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP-2018-12-1/ECE4261_Project-UDP/blowfish_encipher'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP-2018-12-1/ECE4261_Project-UDP/blowfish_decipher'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx2017.1/Vivado/2017.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_Blowfish_encipher_0_1' generated file not found 'c:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP-2018-12-1/ECE4261_Project-UDP/Project_V0.2.srcs/sources_1/bd/design_1/ip/design_1_Blowfish_encipher_0_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_0' generated file not found 'c:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP-2018-12-1/ECE4261_Project-UDP/Project_V0.2.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/stats.txt'. Please regenerate to continue.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_PmodKYPD_0_1

open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 960.109 ; gain = 199.762
update_compile_order -fileset sources_1
open_bd_design {C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP-2018-12-1/ECE4261_Project-UDP/Project_V0.2.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:hls:Blowfish_encipher:1.0 - Blowfish_encipher_0
Adding cell -- digilentinc.com:IP:PmodKYPD:1.0 - PmodKYPD_0
Adding cell -- xilinx.com:hls:Blowfish_decipher:1.0 - Blowfish_decipher_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:c_counter_binary:12.0 - c_counter_binary_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP-2018-12-1/ECE4261_Project-UDP/Project_V0.2.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 997.000 ; gain = 36.891
report_ip_status -name ip_status 
upgrade_ip -vlnv digilentinc.com:IP:PmodKYPD:1.0 [get_ips  design_1_PmodKYPD_0_1] -log ip_upgrade.log
Upgrading 'C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP-2018-12-1/ECE4261_Project-UDP/Project_V0.2.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_PmodKYPD_0_1 from PmodKYPD_v1_0 1.0 to PmodKYPD_v1_0 1.0
Wrote  : <C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP-2018-12-1/ECE4261_Project-UDP/Project_V0.2.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP-2018-12-1/ECE4261_Project-UDP/Project_V0.2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP-2018-12-1/ECE4261_Project-UDP/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_PmodKYPD_0_1] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP-2018-12-1/ECE4261_Project-UDP/Project_V0.2.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP-2018-12-1/ECE4261_Project-UDP/Project_V0.2.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP-2018-12-1/ECE4261_Project-UDP/Project_V0.2.srcs/sources_1/bd/design_1/hdl/design_1.vhd
VHDL Output written to : C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP-2018-12-1/ECE4261_Project-UDP/Project_V0.2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Blowfish_encipher_0 .
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx2017.1/Vivado/2017.1/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx2017.1/Vivado/2017.1/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx2017.1/Vivado/2017.1/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx2017.1/Vivado/2017.1/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx2017.1/Vivado/2017.1/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx2017.1/Vivado/2017.1/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx2017.1/Vivado/2017.1/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx2017.1/Vivado/2017.1/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx2017.1/Vivado/2017.1/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx2017.1/Vivado/2017.1/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx2017.1/Vivado/2017.1/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx2017.1/Vivado/2017.1/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx2017.1/Vivado/2017.1/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx2017.1/Vivado/2017.1/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx2017.1/Vivado/2017.1/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx2017.1/Vivado/2017.1/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx2017.1/Vivado/2017.1/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx2017.1/Vivado/2017.1/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx2017.1/Vivado/2017.1/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx2017.1/Vivado/2017.1/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx2017.1/Vivado/2017.1/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx2017.1/Vivado/2017.1/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx2017.1/Vivado/2017.1/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx2017.1/Vivado/2017.1/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx2017.1/Vivado/2017.1/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx2017.1/Vivado/2017.1/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx2017.1/Vivado/2017.1/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx2017.1/Vivado/2017.1/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx2017.1/Vivado/2017.1/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx2017.1/Vivado/2017.1/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx2017.1/Vivado/2017.1/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx2017.1/Vivado/2017.1/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx2017.1/Vivado/2017.1/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx2017.1/Vivado/2017.1/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx2017.1/Vivado/2017.1/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx2017.1/Vivado/2017.1/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx2017.1/Vivado/2017.1/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx2017.1/Vivado/2017.1/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx2017.1/Vivado/2017.1/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx2017.1/Vivado/2017.1/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx2017.1/Vivado/2017.1/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx2017.1/Vivado/2017.1/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx2017.1/Vivado/2017.1/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx2017.1/Vivado/2017.1/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx2017.1/Vivado/2017.1/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx2017.1/Vivado/2017.1/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx2017.1/Vivado/2017.1/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx2017.1/Vivado/2017.1/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
CRITICAL WARNING: [IP_Flow 19-4965] IP PmodKYPD_pmod_bridge_0_0 was packaged with board value 'digilentinc.com:arty:part0:1.1'. Current project's board value is 'digilentinc.com:zybo:part0:1.0'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3420] Updated PmodKYPD_pmod_bridge_0_0 to use current project options
CRITICAL WARNING: [IP_Flow 19-4965] IP PmodKYPD_axi_gpio_0_0 was packaged with board value 'digilentinc.com:arty:part0:1.1'. Current project's board value is 'digilentinc.com:zybo:part0:1.0'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3420] Updated PmodKYPD_axi_gpio_0_0 to use current project options
CRITICAL WARNING: [IP_Flow 19-4965] IP PmodKYPD_xlslice_0_0 was packaged with board value 'digilentinc.com:arty:part0:1.1'. Current project's board value is 'digilentinc.com:zybo:part0:1.0'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3422] Upgraded PmodKYPD_xlslice_0_0 (Slice 1.0) from revision 1 to revision 1
CRITICAL WARNING: [IP_Flow 19-4965] IP PmodKYPD_xlslice_0_1 was packaged with board value 'digilentinc.com:arty:part0:1.1'. Current project's board value is 'digilentinc.com:zybo:part0:1.0'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3422] Upgraded PmodKYPD_xlslice_0_1 (Slice 1.0) from revision 1 to revision 1
CRITICAL WARNING: [IP_Flow 19-4965] IP PmodKYPD_xlslice_0_2 was packaged with board value 'digilentinc.com:arty:part0:1.1'. Current project's board value is 'digilentinc.com:zybo:part0:1.0'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3422] Upgraded PmodKYPD_xlslice_0_2 (Slice 1.0) from revision 1 to revision 1
CRITICAL WARNING: [IP_Flow 19-4965] IP PmodKYPD_xlslice_t_0_0 was packaged with board value 'digilentinc.com:arty:part0:1.1'. Current project's board value is 'digilentinc.com:zybo:part0:1.0'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3422] Upgraded PmodKYPD_xlslice_t_0_0 (Slice 1.0) from revision 1 to revision 1
CRITICAL WARNING: [IP_Flow 19-4965] IP PmodKYPD_xlconcat_0_0 was packaged with board value 'digilentinc.com:arty:part0:1.1'. Current project's board value is 'digilentinc.com:zybo:part0:1.0'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3422] Upgraded PmodKYPD_xlconcat_0_0 (Concat 2.1) from revision 1 to revision 1
INFO: [BD 41-1029] Generation completed for the IP Integrator block PmodKYPD_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Blowfish_decipher_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_counter_binary_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP-2018-12-1/ECE4261_Project-UDP/Project_V0.2.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP-2018-12-1/ECE4261_Project-UDP/Project_V0.2.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP-2018-12-1/ECE4261_Project-UDP/Project_V0.2.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP-2018-12-1/ECE4261_Project-UDP/Project_V0.2.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1115.137 ; gain = 99.461
catch { config_ip_cache -export [get_ips -all design_1_PmodKYPD_0_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_PmodKYPD_0_1, cache-ID = 4ed41a7feaa8501b; cache size = 10.062 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 636076100619ff6f; cache size = 10.062 MB.
export_ip_user_files -of_objects [get_files C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP-2018-12-1/ECE4261_Project-UDP/Project_V0.2.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP-2018-12-1/ECE4261_Project-UDP/Project_V0.2.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP-2018-12-1/ECE4261_Project-UDP/Project_V0.2.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/bwedemir/Desktop/Desktop/Project_V0.2/Project_V0.2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/bwedemir/Desktop/Desktop/Project_V0.2/Project_V0.2.ip_user_files -ipstatic_source_dir C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP-2018-12-1/ECE4261_Project-UDP/Project_V0.2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP-2018-12-1/ECE4261_Project-UDP/Project_V0.2.cache/compile_simlib/modelsim} {questa=C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP-2018-12-1/ECE4261_Project-UDP/Project_V0.2.cache/compile_simlib/questa} {riviera=C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP-2018-12-1/ECE4261_Project-UDP/Project_V0.2.cache/compile_simlib/riviera} {activehdl=C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP-2018-12-1/ECE4261_Project-UDP/Project_V0.2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_1
endgroup
delete_bd_objs [get_bd_cells axi_gpio_1]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M03_AXI] [get_bd_nets c_counter_binary_0_Q] [get_bd_cells axi_gpio_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "/ps7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_gpio_0/S_AXI]
</axi_gpio_0/S_AXI/Reg> is being mapped into </processing_system7_0/Data> at <0x41200000 [ 64K ]>
set_property location {4 1351 230} [get_bd_cells axi_gpio_0]
connect_bd_net [get_bd_pins c_counter_binary_0/Q] [get_bd_pins axi_gpio_0/gpio_io_i]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_0/gpio_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
regenerate_bd_layout
validate_bd_design
validate_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1165.242 ; gain = 0.000
report_ip_status -name ip_status 
save_bd_design
Wrote  : <C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP-2018-12-1/ECE4261_Project-UDP/Project_V0.2.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP-2018-12-1/ECE4261_Project-UDP/Project_V0.2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP-2018-12-1/ECE4261_Project-UDP/Project_V0.2.srcs/sources_1/bd/design_1/hdl/design_1.vhd
VHDL Output written to : C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP-2018-12-1/ECE4261_Project-UDP/Project_V0.2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Blowfish_encipher_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PmodKYPD_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Blowfish_decipher_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_counter_binary_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP-2018-12-1/ECE4261_Project-UDP/Project_V0.2.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP-2018-12-1/ECE4261_Project-UDP/Project_V0.2.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP-2018-12-1/ECE4261_Project-UDP/Project_V0.2.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP-2018-12-1/ECE4261_Project-UDP/Project_V0.2.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 636076100619ff6f; cache size = 10.062 MB.
[Fri Nov 30 23:12:53 2018] Launched design_1_axi_gpio_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_axi_gpio_0_1_synth_1: C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP-2018-12-1/ECE4261_Project-UDP/Project_V0.2.runs/design_1_axi_gpio_0_1_synth_1/runme.log
synth_1: C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP-2018-12-1/ECE4261_Project-UDP/Project_V0.2.runs/synth_1/runme.log
[Fri Nov 30 23:12:53 2018] Launched impl_1...
Run output will be captured here: C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP-2018-12-1/ECE4261_Project-UDP/Project_V0.2.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1183.262 ; gain = 18.020
file copy -force C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP-2018-12-1/ECE4261_Project-UDP/Project_V0.2.runs/impl_1/design_1_wrapper.sysdef C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP-2018-12-1/ECE4261_Project-UDP/Project_V0.2.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP-2018-12-1/ECE4261_Project-UDP/Project_V0.2.sdk -hwspec C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP-2018-12-1/ECE4261_Project-UDP/Project_V0.2.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP-2018-12-1/ECE4261_Project-UDP/Project_V0.2.sdk -hwspec C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP-2018-12-1/ECE4261_Project-UDP/Project_V0.2.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
make_wrapper -files [get_files C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP-2018-12-1/ECE4261_Project-UDP/Project_V0.2.srcs/sources_1/bd/design_1/design_1.bd] -top
file copy -force C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP-2018-12-1/ECE4261_Project-UDP/Project_V0.2.runs/impl_1/design_1_wrapper.sysdef C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP-2018-12-1/ECE4261_Project-UDP/Project_V0.2.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP-2018-12-1/ECE4261_Project-UDP/Project_V0.2.sdk -hwspec C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP-2018-12-1/ECE4261_Project-UDP/Project_V0.2.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP-2018-12-1/ECE4261_Project-UDP/Project_V0.2.sdk -hwspec C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-UDP-2018-12-1/ECE4261_Project-UDP/Project_V0.2.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 30 23:27:49 2018...
