name: SDMMC
description: SDMMC1
groupName: SDMMC
registers:
  - name: POWER
    displayName: POWER
    description: SDMMC power control register
    addressOffset: 0
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: PWRCTRL
        description: "SDMMC state control bits. These bits can\n              only be written when the SDMMC is not in the power-on\n              state (PWRCTRL?11). These bits are used to define the\n              functional state of the SDMMC signals: Any further\n              write will be ignored, PWRCTRL value will keep\n              11."
        bitOffset: 0
        bitWidth: 2
      - name: VSWITCH
        description: "Voltage switch sequence start. This bit\n              is used to start the timing critical section of the\n              voltage switch sequence:"
        bitOffset: 2
        bitWidth: 1
      - name: VSWITCHEN
        description: "Voltage switch procedure enable. This\n              bit can only be written by firmware when CPSM is\n              disabled (CPSMEN = 0). This bit is used to stop the\n              SDMMC_CK after the voltage switch command\n              response:"
        bitOffset: 3
        bitWidth: 1
      - name: DIRPOL
        description: "Data and command direction signals\n              polarity selection. This bit can only be written when\n              the SDMMC is in the power-off state (PWRCTRL =\n              00)."
        bitOffset: 4
        bitWidth: 1
  - name: CLKCR
    displayName: CLKCR
    description: "The SDMMC_CLKCR register controls the\n          SDMMC_CK output clock, the SDMMC_RX_CLK receive clock,\n          and the bus width."
    addressOffset: 4
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: CLKDIV
        description: "Clock divide factor This bit can only be\n              written when the CPSM and DPSM are not active\n              (CPSMACT = 0 and DPSMACT = 0). This field defines the\n              divide factor between the input clock (SDMMCCLK) and\n              the output clock (SDMMC_CK): SDMMC_CK frequency =\n              SDMMCCLK / [2 * CLKDIV]. 0xx: etc.. xxx:\n              etc.."
        bitOffset: 0
        bitWidth: 10
      - name: PWRSAV
        description: "Power saving configuration bit This bit\n              can only be written when the CPSM and DPSM are not\n              active (CPSMACT = 0 and DPSMACT = 0) For power\n              saving, the SDMMC_CK clock output can be disabled\n              when the bus is idle by setting PWRSAV:"
        bitOffset: 12
        bitWidth: 1
      - name: WIDBUS
        description: "Wide bus mode enable bit This bit can\n              only be written when the CPSM and DPSM are not active\n              (CPSMACT = 0 and DPSMACT = 0)"
        bitOffset: 14
        bitWidth: 2
      - name: NEGEDGE
        description: "SDMMC_CK dephasing selection bit for\n              data and Command. This bit can only be written when\n              the CPSM and DPSM are not active (CPSMACT = 0 and\n              DPSMACT = 0). When clock division = 1 (CLKDIV = 0),\n              this bit has no effect. Data and Command change on\n              SDMMC_CK falling edge. When clock division &gt;1\n              (CLKDIV &gt; 0) &amp; DDR = 0: - SDMMC_CK\n              edge occurs on SDMMCCLK rising edge. When clock\n              division >1 (CLKDIV > 0) & DDR = 1: - Data\n              changed on the SDMMCCLK falling edge succeeding a\n              SDMMC_CK edge. - SDMMC_CK edge occurs on SDMMCCLK\n              rising edge. - Data changed on the SDMMC_CK falling\n              edge succeeding a SDMMC_CK edge. - SDMMC_CK edge\n              occurs on SDMMCCLK rising edge."
        bitOffset: 16
        bitWidth: 1
      - name: HWFC_EN
        description: "Hardware flow control enable This bit\n              can only be written when the CPSM and DPSM are not\n              active (CPSMACT = 0 and DPSMACT = 0) When Hardware\n              flow control is enabled, the meaning of the TXFIFOE\n              and RXFIFOF flags change, please see SDMMC status\n              register definition in Section56.8.11."
        bitOffset: 17
        bitWidth: 1
      - name: DDR
        description: "Data rate signaling selection This bit\n              can only be written when the CPSM and DPSM are not\n              active (CPSMACT = 0 and DPSMACT = 0) DDR rate shall\n              only be selected with 4-bit or 8-bit wide bus mode.\n              (WIDBUS &gt; 00). DDR = 1 has no effect when\n              WIDBUS = 00 (1-bit wide bus). DDR rate shall only be\n              selected with clock division &gt;1. (CLKDIV\n              &gt; 0)"
        bitOffset: 18
        bitWidth: 1
      - name: BUSSPEED
        description: "Bus speed mode selection between DS, HS,\n              SDR12, SDR25 and SDR50, DDR50, SDR104. This bit can\n              only be written when the CPSM and DPSM are not active\n              (CPSMACT = 0 and DPSMACT = 0)"
        bitOffset: 19
        bitWidth: 1
      - name: SELCLKRX
        description: "Receive clock selection. These bits can\n              only be written when the CPSM and DPSM are not active\n              (CPSMACT = 0 and DPSMACT = 0)"
        bitOffset: 20
        bitWidth: 2
  - name: ARGR
    displayName: ARGR
    description: "The SDMMC_ARGR register contains a 32-bit\n          command argument, which is sent to a card as part of a\n          command message."
    addressOffset: 8
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: CMDARG
        description: "Command argument. These bits can only be\n              written by firmware when CPSM is disabled (CPSMEN =\n              0). Command argument sent to a card as part of a\n              command message. If a command contains an argument,\n              it must be loaded into this register before writing a\n              command to the command register."
        bitOffset: 0
        bitWidth: 32
  - name: CMDR
    displayName: CMDR
    description: "The SDMMC_CMDR register contains the command\n          index and command type bits. The command index is sent to\n          a card as part of a command message. The command type\n          bits control the command path state machine\n          (CPSM)."
    addressOffset: 12
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: CMDINDEX
        description: "Command index. This bit can only be\n              written by firmware when CPSM is disabled (CPSMEN =\n              0). The command index is sent to the card as part of\n              a command message."
        bitOffset: 0
        bitWidth: 6
      - name: CMDTRANS
        description: "The CPSM treats the command as a data\n              transfer command, stops the interrupt period, and\n              signals DataEnable to the DPSM This bit can only be\n              written by firmware when CPSM is disabled (CPSMEN =\n              0). If this bit is set, the CPSM issues an end of\n              interrupt period and issues DataEnable signal to the\n              DPSM when the command is sent."
        bitOffset: 6
        bitWidth: 1
      - name: CMDSTOP
        description: "The CPSM treats the command as a Stop\n              Transmission command and signals Abort to the DPSM.\n              This bit can only be written by firmware when CPSM is\n              disabled (CPSMEN = 0). If this bit is set, the CPSM\n              issues the Abort signal to the DPSM when the command\n              is sent."
        bitOffset: 7
        bitWidth: 1
      - name: WAITRESP
        description: "Wait for response bits. This bit can\n              only be written by firmware when CPSM is disabled\n              (CPSMEN = 0). They are used to configure whether the\n              CPSM is to wait for a response, and if yes, which\n              kind of response."
        bitOffset: 8
        bitWidth: 2
      - name: WAITINT
        description: "CPSM waits for interrupt request. If\n              this bit is set, the CPSM disables command timeout\n              and waits for an card interrupt request (Response).\n              If this bit is cleared in the CPSM Wait state, will\n              cause the abort of the interrupt mode."
        bitOffset: 10
        bitWidth: 1
      - name: WAITPEND
        description: "CPSM Waits for end of data transfer\n              (CmdPend internal signal) from DPSM. This bit when\n              set, the CPSM waits for the end of data transfer\n              trigger before it starts sending a command. WAITPEND\n              is only taken into account when DTMODE = MMC stream\n              data transfer, WIDBUS = 1-bit wide bus mode, DPSMACT\n              = 1 and DTDIR = from host to card."
        bitOffset: 11
        bitWidth: 1
      - name: CPSMEN
        description: "Command path state machine (CPSM) Enable\n              bit This bit is written 1 by firmware, and cleared by\n              hardware when the CPSM enters the Idle state. If this\n              bit is set, the CPSM is enabled. When DTEN = 1, no\n              command will be transfered nor boot procedure will be\n              started. CPSMEN is cleared to 0."
        bitOffset: 12
        bitWidth: 1
      - name: DTHOLD
        description: "Hold new data block transmission and\n              reception in the DPSM. If this bit is set, the DPSM\n              will not move from the Wait_S state to the Send state\n              or from the Wait_R state to the Receive\n              state."
        bitOffset: 13
        bitWidth: 1
      - name: BOOTMODE
        description: "Select the boot mode procedure to be\n              used. This bit can only be written by firmware when\n              CPSM is disabled (CPSMEN = 0)"
        bitOffset: 14
        bitWidth: 1
      - name: BOOTEN
        description: "Enable boot mode\n              procedure."
        bitOffset: 15
        bitWidth: 1
      - name: CMDSUSPEND
        description: "The CPSM treats the command as a Suspend\n              or Resume command and signals interrupt period\n              start/end. This bit can only be written by firmware\n              when CPSM is disabled (CPSMEN = 0). CMDSUSPEND = 1\n              and CMDTRANS = 0 Suspend command, start interrupt\n              period when response bit BS=0. CMDSUSPEND = 1 and\n              CMDTRANS = 1 Resume command with data, end interrupt\n              period when response bit DF=1."
        bitOffset: 16
        bitWidth: 1
  - name: RESPCMDR
    displayName: RESPCMDR
    description: "SDMMC command response\n          register"
    addressOffset: 16
    size: 32
    access: read-only
    resetValue: 2747653377
    fields:
      - name: RESPCMD
        description: Response command index
        bitOffset: 0
        bitWidth: 6
  - name: RESP1R
    displayName: RESP1R
    description: "The SDMMC_RESP1/2/3/4R registers contain the\n          status of a card, which is part of the received\n          response."
    addressOffset: 20
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: CARDSTATUS1
        description: see Table 432
        bitOffset: 0
        bitWidth: 32
  - name: RESP2R
    displayName: RESP2R
    description: "The SDMMC_RESP1/2/3/4R registers contain the\n          status of a card, which is part of the received\n          response."
    addressOffset: 24
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: CARDSTATUS2
        description: see Table404.
        bitOffset: 0
        bitWidth: 32
  - name: RESP3R
    displayName: RESP3R
    description: "The SDMMC_RESP1/2/3/4R registers contain the\n          status of a card, which is part of the received\n          response."
    addressOffset: 28
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: CARDSTATUS3
        description: see Table404.
        bitOffset: 0
        bitWidth: 32
  - name: RESP4R
    displayName: RESP4R
    description: "The SDMMC_RESP1/2/3/4R registers contain the\n          status of a card, which is part of the received\n          response."
    addressOffset: 32
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: CARDSTATUS4
        description: see Table404.
        bitOffset: 0
        bitWidth: 32
  - name: DTIMER
    displayName: DTIMER
    description: "The SDMMC_DTIMER register contains the data\n          timeout period, in card bus clock periods. A counter\n          loads the value from the SDMMC_DTIMER register, and\n          starts decrementing when the data path state machine\n          (DPSM) enters the Wait_R or Busy state. If the timer\n          reaches 0 while the DPSM is in either of these states,\n          the timeout status flag is set."
    addressOffset: 36
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: DATATIME
        description: "Data and R1b busy timeout period This\n              bit can only be written when the CPSM and DPSM are\n              not active (CPSMACT = 0 and DPSMACT = 0). Data and\n              R1b busy timeout period expressed in card bus clock\n              periods."
        bitOffset: 0
        bitWidth: 32
  - name: DLENR
    displayName: DLENR
    description: "The SDMMC_DLENR register contains the number\n          of data bytes to be transferred. The value is loaded into\n          the data counter when data transfer starts."
    addressOffset: 40
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: DATALENGTH
        description: "Data length value This register can only\n              be written by firmware when DPSM is inactive (DPSMACT\n              = 0). Number of data bytes to be transferred. When\n              DDR = 1 DATALENGTH is truncated to a multiple of 2.\n              (The last odd byte is not transfered) When DATALENGTH\n              = 0 no data will be transfered, when requested by a\n              CPSMEN and CMDTRANS = 1 also no command will be\n              transfered. DTEN and CPSMEN are cleared to\n              0."
        bitOffset: 0
        bitWidth: 25
  - name: DCTRL
    displayName: DCTRL
    description: "The SDMMC_DCTRL register control the data\n          path state machine (DPSM)."
    addressOffset: 44
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: DTEN
        description: "Data transfer enable bit This bit can\n              only be written by firmware when DPSM is inactive\n              (DPSMACT = 0). This bit is cleared by Hardware when\n              data transfer completes. This bit shall only be used\n              to transfer data when no associated data transfer\n              command is used, i.e. shall not be used with SD or\n              eMMC cards."
        bitOffset: 0
        bitWidth: 1
      - name: DTDIR
        description: "Data transfer direction selection This\n              bit can only be written by firmware when DPSM is\n              inactive (DPSMACT = 0)."
        bitOffset: 1
        bitWidth: 1
      - name: DTMODE
        description: "Data transfer mode selection. This bit\n              can only be written by firmware when DPSM is inactive\n              (DPSMACT = 0)."
        bitOffset: 2
        bitWidth: 2
      - name: DBLOCKSIZE
        description: "Data block size This bit can only be\n              written by firmware when DPSM is inactive (DPSMACT =\n              0). Define the data block length when the block data\n              transfer mode is selected: When DATALENGTH is not a\n              multiple of DBLOCKSIZE, the transfered data is\n              truncated at a multiple of DBLOCKSIZE. (Any remain\n              data will not be transfered.) When DDR = 1,\n              DBLOCKSIZE = 0000 shall not be used. (No data will be\n              transfered)"
        bitOffset: 4
        bitWidth: 4
      - name: RWSTART
        description: "Read wait start. If this bit is set,\n              read wait operation starts."
        bitOffset: 8
        bitWidth: 1
      - name: RWSTOP
        description: "Read wait stop This bit is written by\n              firmware and auto cleared by hardware when the DPSM\n              moves from the READ_WAIT state to the WAIT_R or IDLE\n              state."
        bitOffset: 9
        bitWidth: 1
      - name: RWMOD
        description: "Read wait mode. This bit can only be\n              written by firmware when DPSM is inactive (DPSMACT =\n              0)."
        bitOffset: 10
        bitWidth: 1
      - name: SDIOEN
        description: "SD I/O interrupt enable functions This\n              bit can only be written by firmware when DPSM is\n              inactive (DPSMACT = 0). If this bit is set, the DPSM\n              enables the SD I/O card specific interrupt\n              operation."
        bitOffset: 11
        bitWidth: 1
      - name: BOOTACKEN
        description: "Enable the reception of the boot\n              acknowledgment. This bit can only be written by\n              firmware when DPSM is inactive (DPSMACT =\n              0)."
        bitOffset: 12
        bitWidth: 1
      - name: FIFORST
        description: "FIFO reset, will flush any remaining\n              data. This bit can only be written by firmware when\n              IDMAEN= 0 and DPSM is active (DPSMACT = 1). This bit\n              will only take effect when a transfer error or\n              transfer hold occurs."
        bitOffset: 13
        bitWidth: 1
  - name: DCNTR
    displayName: DCNTR
    description: "The SDMMC_DCNTR register loads the value\n          from the data length register (see SDMMC_DLENR) when the\n          DPSM moves from the Idle state to the Wait_R or Wait_S\n          state. As data is transferred, the counter decrements the\n          value until it reaches 0. The DPSM then moves to the Idle\n          state and when there has been no error, the data status\n          end flag (DATAEND) is set."
    addressOffset: 48
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: DATACOUNT
        description: "Data count value When read, the number\n              of remaining data bytes to be transferred is\n              returned. Write has no effect."
        bitOffset: 0
        bitWidth: 25
  - name: STAR
    displayName: STAR
    description: "The SDMMC_STAR register is a read-only\n          register. It contains two types of flag:Static flags\n          (bits [29,21,11:0]): these bits remain asserted until\n          they are cleared by writing to the SDMMC interrupt Clear\n          register (see SDMMC_ICR)Dynamic flags (bits [20:12]):\n          these bits change state depending on the state of the\n          underlying logic (for example, FIFO full and empty flags\n          are asserted and de-asserted as data while written to the\n          FIFO)"
    addressOffset: 52
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: CCRCFAIL
        description: "Command response received (CRC check\n              failed). Interrupt flag is cleared by writing\n              corresponding interrupt clear bit in\n              SDMMC_ICR."
        bitOffset: 0
        bitWidth: 1
      - name: DCRCFAIL
        description: "Data block sent/received (CRC check\n              failed). Interrupt flag is cleared by writing\n              corresponding interrupt clear bit in\n              SDMMC_ICR."
        bitOffset: 1
        bitWidth: 1
      - name: CTIMEOUT
        description: "Command response timeout. Interrupt flag\n              is cleared by writing corresponding interrupt clear\n              bit in SDMMC_ICR. The Command Timeout period has a\n              fixed value of 64 SDMMC_CK clock\n              periods."
        bitOffset: 2
        bitWidth: 1
      - name: DTIMEOUT
        description: "Data timeout. Interrupt flag is cleared\n              by writing corresponding interrupt clear bit in\n              SDMMC_ICR."
        bitOffset: 3
        bitWidth: 1
      - name: TXUNDERR
        description: "Transmit FIFO underrun error or IDMA\n              read transfer error. Interrupt flag is cleared by\n              writing corresponding interrupt clear bit in\n              SDMMC_ICR."
        bitOffset: 4
        bitWidth: 1
      - name: RXOVERR
        description: "Received FIFO overrun error or IDMA\n              write transfer error. Interrupt flag is cleared by\n              writing corresponding interrupt clear bit in\n              SDMMC_ICR."
        bitOffset: 5
        bitWidth: 1
      - name: CMDREND
        description: "Command response received (CRC check\n              passed, or no CRC). Interrupt flag is cleared by\n              writing corresponding interrupt clear bit in\n              SDMMC_ICR."
        bitOffset: 6
        bitWidth: 1
      - name: CMDSENT
        description: "Command sent (no response required).\n              Interrupt flag is cleared by writing corresponding\n              interrupt clear bit in SDMMC_ICR."
        bitOffset: 7
        bitWidth: 1
      - name: DATAEND
        description: "Data transfer ended correctly. (data\n              counter, DATACOUNT is zero and no errors occur).\n              Interrupt flag is cleared by writing corresponding\n              interrupt clear bit in SDMMC_ICR."
        bitOffset: 8
        bitWidth: 1
      - name: DHOLD
        description: "Data transfer Hold. Interrupt flag is\n              cleared by writing corresponding interrupt clear bit\n              in SDMMC_ICR."
        bitOffset: 9
        bitWidth: 1
      - name: DBCKEND
        description: "Data block sent/received. (CRC check\n              passed) and DPSM moves to the READWAIT state.\n              Interrupt flag is cleared by writing corresponding\n              interrupt clear bit in SDMMC_ICR."
        bitOffset: 10
        bitWidth: 1
      - name: DABORT
        description: "Data transfer aborted by CMD12.\n              Interrupt flag is cleared by writing corresponding\n              interrupt clear bit in SDMMC_ICR."
        bitOffset: 11
        bitWidth: 1
      - name: DPSMACT
        description: "Data path state machine active, i.e. not\n              in Idle state. This is a hardware status flag only,\n              does not generate an interrupt."
        bitOffset: 12
        bitWidth: 1
      - name: CPSMACT
        description: "Command path state machine active, i.e.\n              not in Idle state. This is a hardware status flag\n              only, does not generate an interrupt."
        bitOffset: 13
        bitWidth: 1
      - name: TXFIFOHE
        description: "Transmit FIFO half empty At least half\n              the number of words can be written into the FIFO.\n              This bit is cleared when the FIFO becomes half+1\n              full."
        bitOffset: 14
        bitWidth: 1
      - name: RXFIFOHF
        description: "Receive FIFO half full There are at\n              least half the number of words in the FIFO. This bit\n              is cleared when the FIFO becomes half+1\n              empty."
        bitOffset: 15
        bitWidth: 1
      - name: TXFIFOF
        description: "Transmit FIFO full This is a hardware\n              status flag only, does not generate an interrupt.\n              This bit is cleared when one FIFO location becomes\n              empty."
        bitOffset: 16
        bitWidth: 1
      - name: RXFIFOF
        description: "Receive FIFO full This bit is cleared\n              when one FIFO location becomes empty."
        bitOffset: 17
        bitWidth: 1
      - name: TXFIFOE
        description: "Transmit FIFO empty This bit is cleared\n              when one FIFO location becomes full."
        bitOffset: 18
        bitWidth: 1
      - name: RXFIFOE
        description: "Receive FIFO empty This is a hardware\n              status flag only, does not generate an interrupt.\n              This bit is cleared when one FIFO location becomes\n              full."
        bitOffset: 19
        bitWidth: 1
      - name: BUSYD0
        description: "Inverted value of SDMMC_D0 line (Busy),\n              sampled at the end of a CMD response and a second\n              time 2 SDMMC_CK cycles after the CMD response. This\n              bit is reset to not busy when the SDMMCD0 line\n              changes from busy to not busy. This bit does not\n              signal busy due to data transfer. This is a hardware\n              status flag only, it does not generate an\n              interrupt."
        bitOffset: 20
        bitWidth: 1
      - name: BUSYD0END
        description: "end of SDMMC_D0 Busy following a CMD\n              response detected. This indicates only end of busy\n              following a CMD response. This bit does not signal\n              busy due to data transfer. Interrupt flag is cleared\n              by writing corresponding interrupt clear bit in\n              SDMMC_ICR."
        bitOffset: 21
        bitWidth: 1
      - name: SDIOIT
        description: "SDIO interrupt received. Interrupt flag\n              is cleared by writing corresponding interrupt clear\n              bit in SDMMC_ICR."
        bitOffset: 22
        bitWidth: 1
      - name: ACKFAIL
        description: "Boot acknowledgment received (boot\n              acknowledgment check fail). Interrupt flag is cleared\n              by writing corresponding interrupt clear bit in\n              SDMMC_ICR."
        bitOffset: 23
        bitWidth: 1
      - name: ACKTIMEOUT
        description: "Boot acknowledgment timeout. Interrupt\n              flag is cleared by writing corresponding interrupt\n              clear bit in SDMMC_ICR."
        bitOffset: 24
        bitWidth: 1
      - name: VSWEND
        description: "Voltage switch critical timing section\n              completion. Interrupt flag is cleared by writing\n              corresponding interrupt clear bit in\n              SDMMC_ICR."
        bitOffset: 25
        bitWidth: 1
      - name: CKSTOP
        description: "SDMMC_CK stopped in Voltage switch\n              procedure. Interrupt flag is cleared by writing\n              corresponding interrupt clear bit in\n              SDMMC_ICR."
        bitOffset: 26
        bitWidth: 1
      - name: IDMATE
        description: "IDMA transfer error. Interrupt flag is\n              cleared by writing corresponding interrupt clear bit\n              in SDMMC_ICR."
        bitOffset: 27
        bitWidth: 1
      - name: IDMABTC
        description: "IDMA buffer transfer complete. interrupt\n              flag is cleared by writing corresponding interrupt\n              clear bit in SDMMC_ICR."
        bitOffset: 28
        bitWidth: 1
  - name: ICR
    displayName: ICR
    description: "The SDMMC_ICR register is a write-only\n          register. Writing a bit with 1 clears the corresponding\n          bit in the SDMMC_STAR status register."
    addressOffset: 56
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: CCRCFAILC
        description: "CCRCFAIL flag clear bit Set by software\n              to clear the CCRCFAIL flag."
        bitOffset: 0
        bitWidth: 1
      - name: DCRCFAILC
        description: "DCRCFAIL flag clear bit Set by software\n              to clear the DCRCFAIL flag."
        bitOffset: 1
        bitWidth: 1
      - name: CTIMEOUTC
        description: "CTIMEOUT flag clear bit Set by software\n              to clear the CTIMEOUT flag."
        bitOffset: 2
        bitWidth: 1
      - name: DTIMEOUTC
        description: "DTIMEOUT flag clear bit Set by software\n              to clear the DTIMEOUT flag."
        bitOffset: 3
        bitWidth: 1
      - name: TXUNDERRC
        description: "TXUNDERR flag clear bit Set by software\n              to clear TXUNDERR flag."
        bitOffset: 4
        bitWidth: 1
      - name: RXOVERRC
        description: "RXOVERR flag clear bit Set by software\n              to clear the RXOVERR flag."
        bitOffset: 5
        bitWidth: 1
      - name: CMDRENDC
        description: "CMDREND flag clear bit Set by software\n              to clear the CMDREND flag."
        bitOffset: 6
        bitWidth: 1
      - name: CMDSENTC
        description: "CMDSENT flag clear bit Set by software\n              to clear the CMDSENT flag."
        bitOffset: 7
        bitWidth: 1
      - name: DATAENDC
        description: "DATAEND flag clear bit Set by software\n              to clear the DATAEND flag."
        bitOffset: 8
        bitWidth: 1
      - name: DHOLDC
        description: "DHOLD flag clear bit Set by software to\n              clear the DHOLD flag."
        bitOffset: 9
        bitWidth: 1
      - name: DBCKENDC
        description: "DBCKEND flag clear bit Set by software\n              to clear the DBCKEND flag."
        bitOffset: 10
        bitWidth: 1
      - name: DABORTC
        description: "DABORT flag clear bit Set by software to\n              clear the DABORT flag."
        bitOffset: 11
        bitWidth: 1
      - name: BUSYD0ENDC
        description: "BUSYD0END flag clear bit Set by software\n              to clear the BUSYD0END flag."
        bitOffset: 21
        bitWidth: 1
      - name: SDIOITC
        description: "SDIOIT flag clear bit Set by software to\n              clear the SDIOIT flag."
        bitOffset: 22
        bitWidth: 1
      - name: ACKFAILC
        description: "ACKFAIL flag clear bit Set by software\n              to clear the ACKFAIL flag."
        bitOffset: 23
        bitWidth: 1
      - name: ACKTIMEOUTC
        description: "ACKTIMEOUT flag clear bit Set by\n              software to clear the ACKTIMEOUT flag."
        bitOffset: 24
        bitWidth: 1
      - name: VSWENDC
        description: "VSWEND flag clear bit Set by software to\n              clear the VSWEND flag."
        bitOffset: 25
        bitWidth: 1
      - name: CKSTOPC
        description: "CKSTOP flag clear bit Set by software to\n              clear the CKSTOP flag."
        bitOffset: 26
        bitWidth: 1
      - name: IDMATEC
        description: "IDMA transfer error clear bit Set by\n              software to clear the IDMATE flag."
        bitOffset: 27
        bitWidth: 1
      - name: IDMABTCC
        description: "IDMA buffer transfer complete clear bit\n              Set by software to clear the IDMABTC\n              flag."
        bitOffset: 28
        bitWidth: 1
  - name: MASKR
    displayName: MASKR
    description: "The interrupt mask register determines which\n          status flags generate an interrupt request by setting the\n          corresponding bit to 1."
    addressOffset: 60
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: CCRCFAILIE
        description: "Command CRC fail interrupt enable Set\n              and cleared by software to enable/disable interrupt\n              caused by command CRC failure."
        bitOffset: 0
        bitWidth: 1
      - name: DCRCFAILIE
        description: "Data CRC fail interrupt enable Set and\n              cleared by software to enable/disable interrupt\n              caused by data CRC failure."
        bitOffset: 1
        bitWidth: 1
      - name: CTIMEOUTIE
        description: "Command timeout interrupt enable Set and\n              cleared by software to enable/disable interrupt\n              caused by command timeout."
        bitOffset: 2
        bitWidth: 1
      - name: DTIMEOUTIE
        description: "Data timeout interrupt enable Set and\n              cleared by software to enable/disable interrupt\n              caused by data timeout."
        bitOffset: 3
        bitWidth: 1
      - name: TXUNDERRIE
        description: "Tx FIFO underrun error interrupt enable\n              Set and cleared by software to enable/disable\n              interrupt caused by Tx FIFO underrun\n              error."
        bitOffset: 4
        bitWidth: 1
      - name: RXOVERRIE
        description: "Rx FIFO overrun error interrupt enable\n              Set and cleared by software to enable/disable\n              interrupt caused by Rx FIFO overrun\n              error."
        bitOffset: 5
        bitWidth: 1
      - name: CMDRENDIE
        description: "Command response received interrupt\n              enable Set and cleared by software to enable/disable\n              interrupt caused by receiving command\n              response."
        bitOffset: 6
        bitWidth: 1
      - name: CMDSENTIE
        description: "Command sent interrupt enable Set and\n              cleared by software to enable/disable interrupt\n              caused by sending command."
        bitOffset: 7
        bitWidth: 1
      - name: DATAENDIE
        description: "Data end interrupt enable Set and\n              cleared by software to enable/disable interrupt\n              caused by data end."
        bitOffset: 8
        bitWidth: 1
      - name: DHOLDIE
        description: "Data hold interrupt enable Set and\n              cleared by software to enable/disable the interrupt\n              generated when sending new data is hold in the DPSM\n              Wait_S state."
        bitOffset: 9
        bitWidth: 1
      - name: DBCKENDIE
        description: "Data block end interrupt enable Set and\n              cleared by software to enable/disable interrupt\n              caused by data block end."
        bitOffset: 10
        bitWidth: 1
      - name: DABORTIE
        description: "Data transfer aborted interrupt enable\n              Set and cleared by software to enable/disable\n              interrupt caused by a data transfer being\n              aborted."
        bitOffset: 11
        bitWidth: 1
      - name: TXFIFOHEIE
        description: "Tx FIFO half empty interrupt enable Set\n              and cleared by software to enable/disable interrupt\n              caused by Tx FIFO half empty."
        bitOffset: 14
        bitWidth: 1
      - name: RXFIFOHFIE
        description: "Rx FIFO half full interrupt enable Set\n              and cleared by software to enable/disable interrupt\n              caused by Rx FIFO half full."
        bitOffset: 15
        bitWidth: 1
      - name: RXFIFOFIE
        description: "Rx FIFO full interrupt enable Set and\n              cleared by software to enable/disable interrupt\n              caused by Rx FIFO full."
        bitOffset: 17
        bitWidth: 1
      - name: TXFIFOEIE
        description: "Tx FIFO empty interrupt enable Set and\n              cleared by software to enable/disable interrupt\n              caused by Tx FIFO empty."
        bitOffset: 18
        bitWidth: 1
      - name: BUSYD0ENDIE
        description: "BUSYD0END interrupt enable Set and\n              cleared by software to enable/disable the interrupt\n              generated when SDMMC_D0 signal changes from busy to\n              NOT busy following a CMD response."
        bitOffset: 21
        bitWidth: 1
      - name: SDIOITIE
        description: "SDIO mode interrupt received interrupt\n              enable Set and cleared by software to enable/disable\n              the interrupt generated when receiving the SDIO mode\n              interrupt."
        bitOffset: 22
        bitWidth: 1
      - name: ACKFAILIE
        description: "Acknowledgment Fail interrupt enable Set\n              and cleared by software to enable/disable interrupt\n              caused by acknowledgment Fail."
        bitOffset: 23
        bitWidth: 1
      - name: ACKTIMEOUTIE
        description: "Acknowledgment timeout interrupt enable\n              Set and cleared by software to enable/disable\n              interrupt caused by acknowledgment\n              timeout."
        bitOffset: 24
        bitWidth: 1
      - name: VSWENDIE
        description: "Voltage switch critical timing section\n              completion interrupt enable Set and cleared by\n              software to enable/disable the interrupt generated\n              when voltage switch critical timing section\n              completion."
        bitOffset: 25
        bitWidth: 1
      - name: CKSTOPIE
        description: "Voltage Switch clock stopped interrupt\n              enable Set and cleared by software to enable/disable\n              interrupt caused by Voltage Switch clock\n              stopped."
        bitOffset: 26
        bitWidth: 1
      - name: IDMABTCIE
        description: "IDMA buffer transfer complete interrupt\n              enable Set and cleared by software to enable/disable\n              the interrupt generated when the IDMA has transferred\n              all data belonging to a memory buffer."
        bitOffset: 28
        bitWidth: 1
  - name: ACKTIMER
    displayName: ACKTIMER
    description: "The SDMMC_ACKTIMER register contains the\n          acknowledgment timeout period, in SDMMC_CK bus clock\n          periods. A counter loads the value from the\n          SDMMC_ACKTIMER register, and starts decrementing when the\n          data path state machine (DPSM) enters the Wait_Ack state.\n          If the timer reaches 0 while the DPSM is in this states,\n          the acknowledgment timeout status flag is\n          set."
    addressOffset: 64
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: ACKTIME
        description: "Boot acknowledgment timeout period This\n              bit can only be written by firmware when CPSM is\n              disabled (CPSMEN = 0). Boot acknowledgment timeout\n              period expressed in card bus clock\n              periods."
        bitOffset: 0
        bitWidth: 25
  - name: IDMACTRLR
    displayName: IDMACTRLR
    description: "The receive and transmit FIFOs can be read\n          or written as 32-bit wide registers. The FIFOs contain 32\n          entries on 32 sequential addresses. This allows the CPU\n          to use its load and store multiple operands to read\n          from/write to the FIFO."
    addressOffset: 80
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: IDMAEN
        description: "IDMA enable This bit can only be written\n              by firmware when DPSM is inactive (DPSMACT =\n              0)."
        bitOffset: 0
        bitWidth: 1
      - name: IDMABMODE
        description: "Buffer mode selection. This bit can only\n              be written by firmware when DPSM is inactive (DPSMACT\n              = 0)."
        bitOffset: 1
        bitWidth: 1
      - name: IDMABACT
        description: "Double buffer mode active buffer\n              indication This bit can only be written by firmware\n              when DPSM is inactive (DPSMACT = 0). When IDMA is\n              enabled this bit is toggled by\n              hardware."
        bitOffset: 2
        bitWidth: 1
  - name: IDMABSIZER
    displayName: IDMABSIZER
    description: "The SDMMC_IDMABSIZER register contains the\n          buffers size when in double buffer\n          configuration."
    addressOffset: 84
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: IDMABNDT
        description: "Number of transfers per buffer. This\n              8-bit value shall be multiplied by 8 to get the size\n              of the buffer in 32-bit words and by 32 to get the\n              size of the buffer in bytes. Example: IDMABNDT =\n              0x01: buffer size = 8 words = 32 bytes. These bits\n              can only be written by firmware when DPSM is inactive\n              (DPSMACT = 0)."
        bitOffset: 5
        bitWidth: 8
  - name: IDMABASE0R
    displayName: IDMABASE0R
    description: "The SDMMC_IDMABASE0R register contains the\n          memory buffer base address in single buffer configuration\n          and the buffer 0 base address in double buffer\n          configuration."
    addressOffset: 88
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: IDMABASE0
        description: "Buffer 0 memory base address bits\n              [31:2], shall be word aligned (bit [1:0] are always 0\n              and read only). This register can be written by\n              firmware when DPSM is inactive (DPSMACT = 0), and can\n              dynamically be written by firmware when DPSM active\n              (DPSMACT = 1) and memory buffer 0 is inactive\n              (IDMABACT = 1)."
        bitOffset: 0
        bitWidth: 32
  - name: IDMABASE1R
    displayName: IDMABASE1R
    description: "The SDMMC_IDMABASE1R register contains the\n          double buffer configuration second buffer memory base\n          address."
    addressOffset: 92
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: IDMABASE1
        description: "Buffer 1 memory base address, shall be\n              word aligned (bit [1:0] are always 0 and read only).\n              This register can be written by firmware when DPSM is\n              inactive (DPSMACT = 0), and can dynamically be\n              written by firmware when DPSM active (DPSMACT = 1)\n              and memory buffer 1 is inactive (IDMABACT =\n              0)."
        bitOffset: 0
        bitWidth: 32
  - name: FIFOR
    displayName: FIFOR
    description: "The receive and transmit FIFOs can be only\n          read or written as word (32-bit) wide registers. The\n          FIFOs contain 16 entries on sequential addresses. This\n          allows the CPU to use its load and store multiple\n          operands to read from/write to the FIFO.When accessing\n          SDMMC_FIFOR with half word or byte access an AHB bus\n          fault is generated."
    addressOffset: 128
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: FIFODATA
        description: "Receive and transmit FIFO data This\n              register can only be read or written by firmware when\n              the DPSM is active (DPSMACT=1). The FIFO data\n              occupies 16 entries of 32-bit words."
        bitOffset: 0
        bitWidth: 32
  - name: VER
    displayName: VER
    description: SDMMC IP version register
    addressOffset: 1012
    size: 32
    access: read-only
    resetValue: 16
    fields:
      - name: MINREV
        description: IP minor revision number.
        bitOffset: 0
        bitWidth: 4
      - name: MAJREV
        description: IP major revision number.
        bitOffset: 4
        bitWidth: 4
  - name: ID
    displayName: ID
    description: "SDMMC IP identification\n          register"
    addressOffset: 1016
    size: 32
    access: read-only
    resetValue: 1310754
    fields:
      - name: IP_ID
        description: SDMMC IP identification.
        bitOffset: 0
        bitWidth: 32
interrupts:
  - name: INTR
    description: SDMMC global interrupt
addressBlocks:
  - offset: 0
    size: 1021
    usage: registers
