// Seed: 1988293090
`default_nettype wire `timescale 1 ps / 1ps `timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2
);
  output id_2;
  inout id_1;
  initial id_1 = id_1;
  logic id_2 = 1;
  assign id_2 = id_1 | id_1;
  assign id_2 = id_2;
  assign id_1 = id_2;
  initial begin
    id_2 = id_1;
  end
  logic id_3;
endmodule
