ets Jul 29 2019 12:21:46

rst:0x1 (POWERON_RESET),boot:0x13 (SBOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:7112
load:0x40078000,len:15624
loaï¿½ets Jul 29 2019 12:21:46

rst:0x1 (POWERON_RESET),boot:0x13 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:7112
load:0x40078000,len:15624
load:0x40080400,len:4
load:0x40080404,len:3876
entry 0x4008064c
[0;32mI (29) boot: ESP-IDF v5.1.5 2nd stage bootloader[0m
[0;32mI (29) boot: compile time Nov  9 2024 17:18:17[0m
[0;32mI (29) boot: Multicore bootloader[0m
[0;32mI (34) boot: chip revision: v3.1[0m
[0;32mI (37) boot.esp32: SPI Speed      : 40MHz[0m
[0;32mI (42) boot.esp32: SPI Mode       : DIO[0m
[0;32mI (47) boot.esp32: SPI Flash Size : 4MB[0m
[0;32mI (51) boot: Enabling RNG early entropy source...[0m
[0;32mI (57) boot: Partition Table:[0m
[0;32mI (60) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (67) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (75) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (82) boot:  2 factory          factory app      00 00 00010000 00100000[0m
[0;32mI (90) boot: End of partition table[0m
[0;32mI (94) esp_image: segment 0: paddr=00010020 vaddr=3f400020 size=0ae38h ( 44600) map[0m
[0;32mI (119) esp_image: segment 1: paddr=0001ae60 vaddr=3ffb0000 size=02284h (  8836) load[0m
[0;32mI (122) esp_image: segment 2: paddr=0001d0ec vaddr=40080000 size=02f2ch ( 12076) load[0m
[0;32mI (129) esp_image: segment 3: paddr=00020020 vaddr=400d0020 size=163ach ( 91052) map[0m
[0;32mI (166) esp_image: segment 4: paddr=000363d4 vaddr=40082f2c size=0a1a0h ( 41376) load[0m
[0;32mI (190) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (190) boot: Disabling RNG early entropy source...[0m
[0;32mI (201) cpu_start: Multicore app[0m
[0;32mI (202) cpu_start: Pro cpu up.[0m
[0;32mI (202) cpu_start: Starting app cpu, entry point is 0x40081164[0m
[0;32mI (0) cpu_start: App cpu up.[0m
[0;32mI (220) cpu_start: Pro cpu start user code[0m
[0;32mI (220) cpu_start: cpu freq: 160000000 Hz[0m
[0;32mI (220) cpu_start: Application information:[0m
[0;32mI (224) cpu_start: Project name:     EPDTEST2[0m
[0;32mI (229) cpu_start: App version:      1[0m
[0;32mI (234) cpu_start: Compile time:     Nov 12 2024 18:12:21[0m
[0;32mI (240) cpu_start: ELF file SHA256:  fcd6b1d6523f63f8...[0m
[0;32mI (246) cpu_start: ESP-IDF:          v5.1.5[0m
[0;32mI (251) cpu_start: Min chip rev:     v0.0[0m
[0;32mI (256) cpu_start: Max chip rev:     v3.99 [0m
[0;32mI (260) cpu_start: Chip rev:         v3.1[0m
[0;32mI (265) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (272) heap_init: At 3FFAE6E0 len 00001920 (6 KiB): DRAM[0m
[0;32mI (278) heap_init: At 3FFB2B48 len 0002D4B8 (181 KiB): DRAM[0m
[0;32mI (285) heap_init: At 3FFE0440 len 00003AE0 (14 KiB): D/IRAM[0m
[0;32mI (291) heap_init: At 3FFE4350 len 0001BCB0 (111 KiB): D/IRAM[0m
[0;32mI (297) heap_init: At 4008D0CC len 00012F34 (75 KiB): IRAM[0m
[0;32mI (305) spi_flash: detected chip: generic[0m
[0;32mI (308) spi_flash: flash io: dio[0m
[0;32mI (313) app_start: Starting scheduler on CPU0[0m
[0;32mI (317) app_start: Starting scheduler on CPU1[0m
[0;32mI (317) main_task: Started on CPU0[0m
[0;32mI (327) main_task: Calling app_main()[0m
[0;33mW (327) DISPLAY: Before EDP Reset[0m
[0;33mW (727) DISPLAY: After EDP Init [0m
[0;32mI (727) DISPLAY: EPD_DC_PIN level Command : 0[0m
[0;32mI (727) DISPLAY: EPD_CS_PIN level Command : 1[0m
[0;32mI (727) DISPLAY: SPI device handle: 0x3ffb4e10[0m
[0;33mW (927) DISPLAY: After Soft Reset[0m
[0;32mI (927) DISPLAY: EPD_DC_PIN level Command : 0[0m
[0;32mI (927) DISPLAY: EPD_CS_PIN level Command : 1[0m
[0;32mI (927) DISPLAY: SPI device handle: 0x3ffb4e10[0m
[0;32mI (927) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (937) DISPLAY: EPD_CS_PIN level Data: 1[0m
[0;32mI (937) DISPLAY: SPI device handle: 0x3ffb4e10[0m
[0;32mI (947) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (947) DISPLAY: EPD_CS_PIN level Data: 1[0m
[0;32mI (957) DISPLAY: SPI device handle: 0x3ffb4e10[0m
[0;32mI (957) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (967) DISPLAY: EPD_CS_PIN level Data: 1[0m
[0;32mI (967) DISPLAY: SPI device handle: 0x3ffb4e10[0m
[0;33mW (977) DISPLAY: After Drivrer Control Output[0m
[0;32mI (977) DISPLAY: EPD_DC_PIN level Command : 0[0m
[0;32mI (987) DISPLAY: EPD_CS_PIN level Command : 1[0m
[0;32mI (987) DISPLAY: SPI device handle: 0x3ffb4e10[0m
[0;32mI (997) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (997) DISPLAY: EPD_CS_PIN level Data: 1[0m
[0;32mI (1007) DISPLAY: SPI device handle: 0x3ffb4e10[0m
[0;33mW (1007) DISPLAY: After Data Entry Mode[0m
[0;32mI (1017) DISPLAY: EPD_DC_PIN level Command : 0[0m
[0;32mI (1017) DISPLAY: EPD_CS_PIN level Command : 1[0m
[0;32mI (1027) DISPLAY: SPI device handle: 0x3ffb4e10[0m
[0;32mI (1027) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1037) DISPLAY: EPD_CS_PIN level Data: 1[0m
[0;32mI (1037) DISPLAY: SPI device handle: 0x3ffb4e10[0m
[0;32mI (1047) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1047) DISPLAY: EPD_CS_PIN level Data: 1[0m
[0;32mI (1057) DISPLAY: SPI device handle: 0x3ffb4e10[0m
[0;33mW (1057) DISPLAY: After RAM X Start[0m
[0;32mI (1067) DISPLAY: EPD_DC_PIN level Command : 0[0m
[0;32mI (1067) DISPLAY: EPD_CS_PIN level Command : 1[0m
[0;32mI (1077) DISPLAY: SPI device handle: 0x3ffb4e10[0m
[0;32mI (1077) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1087) DISPLAY: EPD_CS_PIN level Data: 1[0m
[0;32mI (1087) DISPLAY: SPI device handle: 0x3ffb4e10[0m
[0;32mI (1097) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1097) DISPLAY: EPD_CS_PIN level Data: 1[0m
[0;32mI (1107) DISPLAY: SPI device handle: 0x3ffb4e10[0m
[0;32mI (1107) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1117) DISPLAY: EPD_CS_PIN level Data: 1[0m
[0;32mI (1117) DISPLAY: SPI device handle: 0x3ffb4e10[0m
[0;32mI (1127) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1127) DISPLAY: EPD_CS_PIN level Data: 1[0m
[0;32mI (1137) DISPLAY: SPI device handle: 0x3ffb4e10[0m
[0;33mW (1137) DISPLAY: After RAM Y Start[0m
[0;32mI (1137) DISPLAY: EPD_DC_PIN level Command : 0[0m
[0;32mI (1147) DISPLAY: EPD_CS_PIN level Command : 1[0m
[0;32mI (1147) DISPLAY: SPI device handle: 0x3ffb4e10[0m
[0;32mI (1157) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1157) DISPLAY: EPD_CS_PIN level Data: 1[0m
[0;32mI (1167) DISPLAY: SPI device handle: 0x3ffb4e10[0m
[0;33mW (1167) DISPLAY: Border Waveform[0m
[0;32mI (1177) DISPLAY: EPD_DC_PIN level Command : 0[0m
[0;32mI (1177) DISPLAY: EPD_CS_PIN level Command : 1[0m
[0;32mI (1187) DISPLAY: SPI device handle: 0x3ffb4e10[0m
[0;32mI (1187) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1197) DISPLAY: EPD_CS_PIN level Data: 1[0m
[0;32mI (1197) DISPLAY: SPI device handle: 0x3ffb4e10[0m
[0;33mW (1207) DISPLAY: Temp. Sensor[0m
[0;32mI (1207) DISPLAY: EPD_DC_PIN level Command : 0[0m
[0;32mI (1217) DISPLAY: EPD_CS_PIN level Command : 1[0m
[0;32mI (1217) DISPLAY: SPI device handle: 0x3ffb4e10[0m
[0;32mI (1227) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1227) DISPLAY: EPD_CS_PIN level Data: 1[0m
[0;32mI (1237) DISPLAY: SPI device handle: 0x3ffb4e10[0m
[0;33mW (1237) DISPLAY: After Ram X Counter[0m
[0;32mI (1247) DISPLAY: EPD_DC_PIN level Command : 0[0m
[0;32mI (1247) DISPLAY: EPD_CS_PIN level Command : 1[0m
[0;32mI (1257) DISPLAY: SPI device handle: 0x3ffb4e10[0m
[0;32mI (1257) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1267) DISPLAY: EPD_CS_PIN level Data: 1[0m
[0;32mI (1267) DISPLAY: SPI device handle: 0x3ffb4e10[0m
[0;32mI (1277) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1277) DISPLAY: EPD_CS_PIN level Data: 1[0m
[0;32mI (1287) DISPLAY: SPI device handle: 0x3ffb4e10[0m
[0;33mW (1287) DISPLAY: After RAM Y Counter[0m
[0;33mW (1497) DISPLAY: After WaitUntilIdle[0m
[0;32mI (1497) DISPLAY: Display initialized[0m
[0;32mI (1497) DISPLAY: SPI device handle: 0x3ffb4e10[0m
[0;32mI (1497) DISPLAY: EPD_DC_PIN level Command : 0[0m
[0;32mI (1497) DISPLAY: EPD_CS_PIN level Command : 1[0m
[0;32mI (1507) DISPLAY: SPI device handle: 0x3ffb4e10[0m
[0;32mI (1607) DISPLAY: Display cleared[0m
[0;32mI (6607) main_task: Returned from app_main()[0m
ets Jul 29 2019 12:21:46

rst:0x1 (POWERON_RESET),boot:0x13 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:7112
load:0x40078000,len:15624
load:0x40080400,len:4
load:0x40080404,len:3876
entry 0x4008064c
[0;32mI (29) boot: ESP-IDF v5.1.5 2nd stage bootloader[0m
[0;32mI (29) boot: compile time Nov  9 2024 17:18:17[0m
[0;32mI (29) boot: Multicore bootloader[0m
[0;32mI (34) boot: chip revision: v3.1[0m
[0;32mI (37) boot.esp32: SPI Speed      : 40MHz[0m
[0;32mI (42) boot.esp32: SPI Mode       : DIO[0m
[0;32mI (47) boot.esp32: SPI Flash Size : 4MB[0m
[0;32mI (51) boot: Enabling RNG early entropy source...[0m
[0;32mI (57) boot: Partition Table:[0m
[0;32mI (60) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (67) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (75) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (82) boot:  2 factory          factory app      00 00 00010000 00100000[0m
[0;32mI (90) boot: End of partition table[0m
[0;32mI (94) esp_image: segment 0: paddr=00010020 vaddr=3f400020 size=0ae38h ( 44600) map[0m
[0;32mI (119) esp_image: segment 1: paddr=0001ae60 vaddr=3ffb0000 size=02284h (  8836) load[0m
[0;32mI (122) esp_image: segment 2: paddr=0001d0ec vaddr=40080000 size=02f2ch ( 12076) load[0m
[0;32mI (129) esp_image: segment 3: paddr=00020020 vaddr=400d0020 size=163ach ( 91052) map[0m
[0;32mI (166) esp_image: segment 4: paddr=000363d4 vaddr=40082f2c size=0a1a0h ( 41376) load[0m
[0;32mI (190) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (190) boot: Disabling RNG early entropy source...[0m
[0;32mI (201) cpu_start: Multicore app[0m
[0;32mI (202) cpu_start: Pro cpu up.[0m
[0;32mI (202) cpu_start: Starting app cpu, entry point is 0x40081164[0m
[0;32mI (0) cpu_start: App cpu up.[0m
[0;32mI (220) cpu_start: Pro cpu start user code[0m
[0;32mI (220) cpu_start: cpu freq: 160000000 Hz[0m
[0;32mI (220) cpu_start: Application information:[0m
[0;32mI (224) cpu_start: Project name:     EPDTEST2[0m
[0;32mI (229) cpu_start: App version:      1[0m
[0;32mI (234) cpu_start: Compile time:     Nov 12 2024 18:12:21[0m
[0;32mI (240) cpu_start: ELF file SHA256:  fcd6b1d6523f63f8...[0m
[0;32mI (246) cpu_start: ESP-IDF:          v5.1.5[0m
[0;32mI (251) cpu_start: Min chip rev:     v0.0[0m
[0;32mI (256) cpu_start: Max chip rev:     v3.99 [0m
[0;32mI (260) cpu_start: Chip rev:         v3.1[0m
[0;32mI (265) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (272) heap_init: At 3FFAE6E0 len 00001920 (6 KiB): DRAM[0m
[0;32mI (278) heap_init: At 3FFB2B48 len 0002D4B8 (181 KiB): DRAM[0m
[0;32mI (285) heap_init: At 3FFE0440 len 00003AE0 (14 KiB): D/IRAM[0m
[0;32mI (291) heap_init: At 3FFE4350 len 0001BCB0 (111 KiB): D/IRAM[0m
[0;32mI (297) heap_init: At 4008D0CC len 00012F34 (75 KiB): IRAM[0m
[0;32mI (305) spi_flash: detected chip: generic[0m
[0;32mI (308) spi_flash: flash io: dio[0m
[0;32mI (313) app_start: Starting scheduler on CPU0[0m
[0;32mI (317) app_start: Starting scheduler on CPU1[0m
[0;32mI (317) main_task: Started on CPU0[0m
[0;32mI (327) main_task: Calling app_main()[0m
[0;33mW (327) DISPLAY: Before EDP Reset[0m
[0;33mW (727) DISPLAY: After EDP Init [0m
[0;32mI (727) DISPLAY: EPD_DC_PIN level Command : 0[0m
[0;32mI (727) DISPLAY: EPD_CS_PIN level Command : 1[0m
[0;32mI (727) DISPLAY: SPI device handle: 0x3ffb4e10[0m
[0;33mW (927) DISPLAY: After Soft Reset[0m
[0;32mI (927) DISPLAY: EPD_DC_PIN level Command : 0[0m
[0;32mI (927) DISPLAY: EPD_CS_PIN level Command : 1[0m
[0;32mI (927) DISPLAY: SPI device handle: 0x3ffb4e10[0m
[0;32mI (927) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (937) DISPLAY: EPD_CS_PIN level Data: 1[0m
[0;32mI (937) DISPLAY: SPI device handle: 0x3ffb4e10[0m
[0;32mI (947) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (947) DISPLAY: EPD_CS_PIN level Data: 1[0m
[0;32mI (957) DISPLAY: SPI device handle: 0x3ffb4e10[0m
[0;32mI (957) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (967) DISPLAY: EPD_CS_PIN level Data: 1[0m
[0;32mI (967) DISPLAY: SPI device handle: 0x3ffb4e10[0m
[0;33mW (977) DISPLAY: After Drivrer Control Output[0m
[0;32mI (977) DISPLAY: EPD_DC_PIN level Command : 0[0m
[0;32mI (987) DISPLAY: EPD_CS_PIN level Command : 1[0m
[0;32mI (987) DISPLAY: SPI device handle: 0x3ffb4e10[0m
[0;32mI (997) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (997) DISPLAY: EPD_CS_PIN level Data: 1[0m
[0;32mI (1007) DISPLAY: SPI device handle: 0x3ffb4e10[0m
[0;33mW (1007) DISPLAY: After Data Entry Mode[0m
[0;32mI (1017) DISPLAY: EPD_DC_PIN level Command : 0[0m
[0;32mI (1017) DISPLAY: EPD_CS_PIN level Command : 1[0m
[0;32mI (1027) DISPLAY: SPI device handle: 0x3ffb4e10[0m
[0;32mI (1027) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1037) DISPLAY: EPD_CS_PIN level Data: 1[0m
[0;32mI (1037) DISPLAY: SPI device handle: 0x3ffb4e10[0m
[0;32mI (1047) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1047) DISPLAY: EPD_CS_PIN level Data: 1[0m
[0;32mI (1057) DISPLAY: SPI device handle: 0x3ffb4e10[0m
[0;33mW (1057) DISPLAY: After RAM X Start[0m
[0;32mI (1067) DISPLAY: EPD_DC_PIN level Command : 0[0m
[0;32mI (1067) DISPLAY: EPD_CS_PIN level Command : 1[0m
[0;32mI (1077) DISPLAY: SPI device handle: 0x3ffb4e10[0m
[0;32mI (1077) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1087) DISPLAY: EPD_CS_PIN level Data: 1[0m
[0;32mI (1087) DISPLAY: SPI device handle: 0x3ffb4e10[0m
[0;32mI (1097) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1097) DISPLAY: EPD_CS_PIN level Data: 1[0m
[0;32mI (1107) DISPLAY: SPI device handle: 0x3ffb4e10[0m
[0;32mI (1107) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1117) DISPLAY: EPD_CS_PIN level Data: 1[0m
[0;32mI (1117) DISPLAY: SPI device handle: 0x3ffb4e10[0m
[0;32mI (1127) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1127) DISPLAY: EPD_CS_PIN level Data: 1[0m
[0;32mI (1137) DISPLAY: SPI device handle: 0x3ffb4e10[0m
[0;33mW (1137) DISPLAY: After RAM Y Start[0m
[0;32mI (1137) DISPLAY: EPD_DC_PIN level Command : 0[0m
[0;32mI (1147) DISPLAY: EPD_CS_PIN level Command : 1[0m
[0;32mI (1147) DISPLAY: SPI device handle: 0x3ffb4e10[0m
[0;32mI (1157) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1157) DISPLAY: EPD_CS_PIN level Data: 1[0m
[0;32mI (1167) DISPLAY: SPI device handle: 0x3ffb4e10[0m
[0;33mW (1167) DISPLAY: Border Waveform[0m
[0;32mI (1177) DISPLAY: EPD_DC_PIN level Command : 0[0m
[0;32mI (1177) DISPLAY: EPD_CS_PIN level Command : 1[0m
[0;32mI (1187) DISPLAY: SPI device handle: 0x3ffb4e10[0m
[0;32mI (1187) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1197) DISPLAY: EPD_CS_PIN level Data: 1[0m
[0;32mI (1197) DISPLAY: SPI device handle: 0x3ffb4e10[0m
[0;33mW (1207) DISPLAY: Temp. Sensor[0m
[0;32mI (1207) DISPLAY: EPD_DC_PIN level Command : 0[0m
[0;32mI (1217) DISPLAY: EPD_CS_PIN level Command : 1[0m
[0;32mI (1217) DISPLAY: SPI device handle: 0x3ffb4e10[0m
[0;32mI (1227) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1227) DISPLAY: EPD_CS_PIN level Data: 1[0m
[0;32mI (1237) DISPLAY: SPI device handle: 0x3ffb4e10[0m
[0;33mW (1237) DISPLAY: After Ram X Counter[0m
[0;32mI (1247) DISPLAY: EPD_DC_PIN level Command : 0[0m
[0;32mI (1247) DISPLAY: EPD_CS_PIN level Command : 1[0m
[0;32mI (1257) DISPLAY: SPI device handle: 0x3ffb4e10[0m
[0;32mI (1257) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1267) DISPLAY: EPD_CS_PIN level Data: 1[0m
[0;32mI (1267) DISPLAY: SPI device handle: 0x3ffb4e10[0m
[0;32mI (1277) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1277) DISPLAY: EPD_CS_PIN level Data: 1[0m
[0;32mI (1287) DISPLAY: SPI device handle: 0x3ffb4e10[0m
[0;33mW (1287) DISPLAY: After RAM Y Counter[0m
[0;33mW (1497) DISPLAY: After WaitUntilIdle[0m
[0;32mI (1497) DISPLAY: Display initialized[0m
[0;32mI (1497) DISPLAY: SPI device handle: 0x3ffb4e10[0m
[0;32mI (1497) DISPLAY: EPD_DC_PIN level Command : 0[0m
[0;32mI (1497) DISPLAY: EPD_CS_PIN level Command : 1[0m
[0;32mI (1507) DISPLAY: SPI device handle: 0x3ffb4e10[0m
[0;32mI (1607) DISPLAY: Display cleared[0m
ets Jul 29 2019 12:21:46

rst:0x1 (POWERON_RESET),boot:0x13 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:7112
load:0x40078000,len:15624
load:0x40080400,len:4
load:0x40080404,len:3876
entry 0x4008064c
[0;32mI (29) boot: ESP-IDF v5.1.5 2nd stage bootloader[0m
[0;32mI (29) boot: compile time Nov  9 2024 17:18:17[0m
[0;32mI (29) boot: Multicore bootloader[0m
[0;32mI (34) boot: chip revision: v3.1[0m
[0;32mI (37) boot.esp32: SPI Speed      : 40MHz[0m
[0;32mI (42) boot.esp32: SPI Mode       : DIO[0m
[0;32mI (47) boot.esp32: SPI Flash Size : 4MB[0m
[0;32mI (51) boot: Enabling RNG early entropy source...[0m
[0;32mI (57) boot: Partition Table:[0m
[0;32mI (60) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (67) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (75) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (82) boot:  2 factory          factory app      00 00 00010000 00100000[0m
[0;32mI (90) boot: End of partition table[0m
[0;32mI (94) esp_image: segment 0: paddr=00010020 vaddr=3f400020 size=0ae38h ( 44600) map[0m
[0;32mI (119) esp_image: segment 1: paddr=0001ae60 vaddr=3ffb0000 size=02284h (  8836) load[0m
[0;32mI (122) esp_image: segment 2: paddr=0001d0ec vaddr=40080000 size=02f2ch ( 12076) load[0m
[0;32mI (129) esp_image: segment 3: paddr=00020020 vaddr=400d0020 size=163ach ( 91052) map[0m
[0;32mI (166) esp_image: segment 4: paddr=000363d4 vaddr=40082f2c size=0a1a0h ( 41376) load[0m
[0;32mI (190) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (190) boot: Disabling RNG early entropy source...[0m
[0;32mI (201) cpu_start: Multicore app[0m
[0;32mI (202) cpu_start: Pro cpu up.[0m
[0;32mI (202) cpu_start: Starting app cpu, entry point is 0x40081164[0m
[0;32mI (0) cpu_start: App cpu up.[0m
[0;32mI (220) cpu_start: Pro cpu start user code[0m
[0;32mI (220) cpu_start: cpu freq: 160000000 Hz[0m
[0;32mI (220) cpu_start: Application information:[0m
[0;32mI (224) cpu_start: Project name:     EPDTEST2[0m
[0;32mI (229) cpu_start: App version:      1[0m
[0;32mI (234) cpu_start: Compile time:     Nov 12 2024 18:12:21[0m
[0;32mI (240) cpu_start: ELF file SHA256:  fcd6b1d6523f63f8...[0m
[0;32mI (246) cpu_start: ESP-IDF:          v5.1.5[0m
[0;32mI (251) cpu_start: Min chip rev:     v0.0[0m
[0;32mI (256) cpu_start: Max chip rev:     v3.99 [0m
[0;32mI (260) cpu_start: Chip rev:         v3.1[0m
[0;32mI (265) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (272) heap_init: At 3FFAE6E0 len 00001920 (6 KiB): DRAM[0m
[0;32mI (278) heap_init: At 3FFB2B48 len 0002D4B8 (181 KiB): DRAM[0m
[0;32mI (285) heap_init: At 3FFE0440 len 00003AE0 (14 KiB): D/IRAM[0m
[0;32mI (291) heap_init: At 3FFE4350 len 0001BCB0 (111 KiB): D/IRAM[0m
[0;32mI (297) heap_init: At 4008D0CC len 00012F34 (75 KiB): IRAM[0m
[0;32mI (305) spi_flash: detected chip: generic[0m
[0;32mI (308) spi_flash: flash io: dio[0m
[0;32mI (313) app_start: Starting scheduler on CPU0[0m
[0;32mI (317) app_start: Starting scheduler on CPU1[0m
[0;32mI (317) main_task: Started on CPU0[0m
[0;32mI (327) main_task: Calling app_main()[0m
[0;33mW (327) DISPLAY: Before EDP Reset[0m
[0;33mW (727) DISPLAY: After EDP Init [0m
[0;32mI (727) DISPLAY: EPD_DC_PIN level Command : 0[0m
[0;32mI (727) DISPLAY: EPD_CS_PIN level Command : 1[0m
[0;32mI (727) DISPLAY: SPI device handle: 0x3ffb4e10[0m
[0;33mW (927) DISPLAY: After Soft Reset[0m
[0;32mI (927) DISPLAY: EPD_DC_PIN level Command : 0[0m
[0;32mI (927) DISPLAY: EPD_CS_PIN level Command : 1[0m
[0;32mI (927) DISPLAY: SPI device handle: 0x3ffb4e10[0m
[0;32mI (927) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (937) DISPLAY: EPD_CS_PIN level Data: 1[0m
[0;32mI (937) DISPLAY: SPI device handle: 0x3ffb4e10[0m
[0;32mI (947) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (947) DISPLAY: EPD_CS_PIN level Data: 1[0m
[0;32mI (957) DISPLAY: SPI device handle: 0x3ffb4e10[0m
[0;32mI (957) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (967) DISPLAY: EPD_CS_PIN level Data: 1[0m
[0;32mI (967) DISPLAY: SPI device handle: 0x3ffb4e10[0m
[0;33mW (977) DISPLAY: After Drivrer Control Output[0m
[0;32mI (977) DISPLAY: EPD_DC_PIN level Command : 0[0m
[0;32mI (987) DISPLAY: EPD_CS_PIN level Command : 1[0m
[0;32mI (987) DISPLAY: SPI device handle: 0x3ffb4e10[0m
[0;32mI (997) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (997) DISPLAY: EPD_CS_PIN level Data: 1[0m
[0;32mI (1007) DISPLAY: SPI device handle: 0x3ffb4e10[0m
[0;33mW (1007) DISPLAY: After Data Entry Mode[0m
[0;32mI (1017) DISPLAY: EPD_DC_PIN level Command : 0[0m
[0;32mI (1017) DISPLAY: EPD_CS_PIN level Command : 1[0m
[0;32mI (1027) DISPLAY: SPI device handle: 0x3ffb4e10[0m
[0;32mI (1027) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1037) DISPLAY: EPD_CS_PIN level Data: 1[0m
[0;32mI (1037) DISPLAY: SPI device handle: 0x3ffb4e10[0m
[0;32mI (1047) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1047) DISPLAY: EPD_CS_PIN level Data: 1[0m
[0;32mI (1057) DISPLAY: SPI device handle: 0x3ffb4e10[0m
[0;33mW (1057) DISPLAY: After RAM X Start[0m
[0;32mI (1067) DISPLAY: EPD_DC_PIN level Command : 0[0m
[0;32mI (1067) DISPLAY: EPD_CS_PIN level Command : 1[0m
[0;32mI (1077) DISPLAY: SPI device handle: 0x3ffb4e10[0m
[0;32mI (1077) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1087) DISPLAY: EPD_CS_PIN level Data: 1[0m
[0;32mI (1087) DISPLAY: SPI device handle: 0x3ffb4e10[0m
[0;32mI (1097) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1097) DISPLAY: EPD_CS_PIN level Data: 1[0m
[0;32mI (1107) DISPLAY: SPI device handle: 0x3ffb4e10[0m
[0;32mI (1107) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1117) DISPLAY: EPD_CS_PIN level Data: 1[0m
[0;32mI (1117) DISPLAY: SPI device handle: 0x3ffb4e10[0m
[0;32mI (1127) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1127) DISPLAY: EPD_CS_PIN level Data: 1[0m
[0;32mI (1137) DISPLAY: SPI device handle: 0x3ffb4e10[0m
[0;33mW (1137) DISPLAY: After RAM Y Start[0m
[0;32mI (1137) DISPLAY: EPD_DC_PIN level Command : 0[0m
[0;32mI (1147) DISPLAY: EPD_CS_PIN level Command : 1[0m
[0;32mI (1147) DISPLAY: SPI device handle: 0x3ffb4e10[0m
[0;32mI (1157) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1157) DISPLAY: EPD_CS_PIN level Data: 1[0m
[0;32mI (1167) DISPLAY: SPI device handle: 0x3ffb4e10[0m
[0;33mW (1167) DISPLAY: Border Waveform[0m
[0;32mI (1177) DISPLAY: EPD_DC_PIN level Command : 0[0m
[0;32mI (1177) DISPLAY: EPD_CS_PIN level Command : 1[0m
[0;32mI (1187) DISPLAY: SPI device handle: 0x3ffb4e10[0m
[0;32mI (1187) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1197) DISPLAY: EPD_CS_PIN level Data: 1[0m
[0;32mI (1197) DISPLAY: SPI device handle: 0x3ffb4e10[0m
[0;33mW (1207) DISPLAY: Temp. Sensor[0m
[0;32mI (1207) DISPLAY: EPD_DC_PIN level Command : 0[0m
[0;32mI (1217) DISPLAY: EPD_CS_PIN level Command : 1[0m
[0;32mI (1217) DISPLAY: SPI device handle: 0x3ffb4e10[0m
[0;32mI (1227) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1227) DISPLAY: EPD_CS_PIN level Data: 1[0m
[0;32mI (1237) DISPLAY: SPI device handle: 0x3ffb4e10[0m
[0;33mW (1237) DISPLAY: After Ram X Counter[0m
[0;32mI (1247) DISPLAY: EPD_DC_PIN level Command : 0[0m
[0;32mI (1247) DISPLAY: EPD_CS_PIN level Command : 1[0m
[0;32mI (1257) DISPLAY: SPI device handle: 0x3ffb4e10[0m
[0;32mI (1257) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1267) DISPLAY: EPD_CS_PIN level Data: 1[0m
[0;32mI (1267) DISPLAY: SPI device handle: 0x3ffb4e10[0m
[0;32mI (1277) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1277) DISPLAY: EPD_CS_PIN level Data: 1[0m
[0;32mI (1287) DISPLAY: SPI device handle: 0x3ffb4e10[0m
[0;33mW (1287) DISPLAY: After RAM Y Counter[0m
[0;33mW (1497) DISPLAY: After WaitUntilIdle[0m
[0;32mI (1497) DISPLAY: Display initialized[0m
[0;32mI (1497) DISPLAY: SPI device handle: 0x3ffb4e10[0m
[0;32mI (1497) DISPLAY: EPD_DC_PIN level Command : 0[0m
[0;32mI (1497) DISPLAY: EPD_CS_PIN level Command : 1[0m
[0;32mI (1507) DISPLAY: SPI device handle: 0x3ffb4e10[0m
[0;32mI (1607) DISPLAY: Display cleared[0m
[0;32mI (6607) main_task: Returned from app_main()[0m
