{"id": "scq_0", "question": "How to control skew within limits when routing high-speed SerDes interfaces like PCIe Gen3?", "options": [["A", "Isometric traces should be used with delay compensation structures such as serpentine traces or hollow techniques, and Skew compensation for via delay introduction should be considered"], ["B", "Compensate for differential path inconsistencies by increasing the number of reference layers and high-speed bypass capacitors"], ["C", "Multi-segment impedance matching network is used and dynamic Skew correction logic is introduced at the receiver end"], ["D", "Introduce independent impedance adjustment modules at both ends of the differential pair to improve the adjustability of the trace"], ["E", "None of the above options are correct"]], "correct_answer": "A"}
{"id": "scq_1", "question": "How to prevent impedance discontinuity and broken return paths during reference layer switching in high-speed routing?", "options": [["A", "Crosstalk protection structure is introduced at each layer cutting, and the reference ground is bridged by coupling capacitors"], ["B", "Utilize the power layer to bridge the signal layer as a reference plane to achieve dynamic reflow"], ["C", "Reflow vias should be added at the layer switching and a continuous ground layer should be laid out to ensure that the signal return path is intact and impedance continuity is maintained"], ["D", "Introduce a passive filter structure in the critical path for reflected signal absorption and reduce the backflow of interference sources"], ["E", "None of the above options are correct"]], "correct_answer": "C"}