`timescale 1ns / 1ps
//And


module And(
    input a,b,
    output out
    );
    assign out = a&b;
    
endmodule
