$date
	Mon May 29 17:06:08 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux8X1_tb $end
$var wire 1 ! out $end
$var reg 8 " in [7:0] $end
$var reg 3 # sel [2:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 #
b1 "
1!
$end
#10
0!
b0 "
#20
1!
b1 #
b10 "
#30
0!
b0 "
#40
1!
b10 #
b100 "
#50
0!
b0 "
#60
1!
b11 #
b1000 "
#70
0!
b0 "
#80
1!
b100 #
b10000 "
#90
0!
b0 "
#100
1!
b101 #
b100000 "
#110
0!
b0 "
#120
1!
b110 #
b1000000 "
#130
0!
b0 "
#140
1!
b111 #
b10000000 "
#150
0!
b0 "
#160
