//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_6 // -- Begin function triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_6
.extern .shared .align 16 .b8 global_smem[];
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
                                        // @triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_6
.visible .entry triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_6(
	.param .u64 .ptr .global .align 1 triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_6_param_0,
	.param .u64 .ptr .global .align 1 triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_6_param_1,
	.param .u64 .ptr .global .align 1 triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_6_param_2,
	.param .u64 .ptr .global .align 1 triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_6_param_3,
	.param .u64 .ptr .global .align 1 triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_6_param_4,
	.param .u32 triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_6_param_5,
	.param .u32 triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_6_param_6,
	.param .u64 .ptr .global .align 1 triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_6_param_7
)
.reqntid 512, 1, 1
{
	.reg .pred 	%p<18>;
	.reg .b16 	%rs<19>;
	.reg .b32 	%r<78>;
	.reg .f32 	%f<83>;
	.reg .b64 	%rd<25>;
	.loc	1 18 0                          // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:18:0
$L__func_begin0:
	.loc	1 18 0                          // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:18:0

// %bb.0:
	ld.param.u32 	%r12, [triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_6_param_5];
	ld.param.u64 	%rd10, [triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_6_param_4];
	ld.param.u64 	%rd9, [triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_6_param_3];
	ld.param.u64 	%rd8, [triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_6_param_2];
	ld.param.u64 	%rd7, [triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_6_param_1];
	ld.param.u64 	%rd6, [triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_6_param_0];
$L__tmp0:
	.loc	1 22 28                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:22:28
	mov.u32 	%r14, %ctaid.x;
	.loc	1 22 33                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:22:33
	shl.b32 	%r1, %r14, 2;
	.loc	1 23 44                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:23:44
	mov.u32 	%r2, %tid.x;
	bfe.u32 	%r3, %r2, 7, 2;
	and.b32  	%r4, %r2, 31;
	.loc	1 23 23                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:23:23
	or.b32  	%r5, %r3, %r1;
	.loc	1 25 37                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:25:37
	shl.b32 	%r15, %r2, 2;
	and.b32  	%r6, %r15, 508;
	.loc	1 35 46                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:35:46
	shl.b32 	%r16, %r5, 12;
	or.b32  	%r7, %r16, %r6;
	mov.f32 	%f79, 0f00000000;
	mov.b32 	%r77, -512;
	setp.lt.s32 	%p1, %r5, %r12;
	mov.f32 	%f80, %f79;
	mov.f32 	%f81, %f79;
	mov.f32 	%f82, %f79;
$L__BB0_1:                              // =>This Inner Loop Header: Depth=1
	.loc	1 35 41                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:35:41
	add.s32 	%r77, %r77, 512;
	or.b32  	%r25, %r7, %r77;
	.loc	1 35 34                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:35:34
	mul.wide.s32 	%rd13, %r25, 2;
	add.s64 	%rd11, %rd7, %rd13;
	mov.b32 	%r19, 0;
	.loc	1 35 51                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:35:51
	// begin inline asm
	mov.u32 %r17, %r19;
	mov.u32 %r18, %r19;
	@%p1 ld.global.L1::evict_last.v2.b32 { %r17, %r18 }, [ %rd11 + 0 ];
	// end inline asm
	mov.b32 	{%rs1, %rs2}, %r17;
	mov.b32 	{%rs3, %rs4}, %r18;
	.loc	1 35 112                        // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:35:112
	cvt.f32.f16 	%f12, %rs1;
	cvt.f32.f16 	%f13, %rs2;
	cvt.f32.f16 	%f14, %rs3;
	cvt.f32.f16 	%f15, %rs4;
	.loc	1 36 34                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:36:34
	add.s64 	%rd12, %rd8, %rd13;
	.loc	1 36 51                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:36:51
	// begin inline asm
	mov.u32 %r21, %r19;
	mov.u32 %r22, %r19;
	@%p1 ld.global.L1::evict_last.v2.b32 { %r21, %r22 }, [ %rd12 + 0 ];
	// end inline asm
	mov.b32 	{%rs5, %rs6}, %r21;
	mov.b32 	{%rs7, %rs8}, %r22;
	.loc	1 36 112                        // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:36:112
	cvt.f32.f16 	%f16, %rs5;
	cvt.f32.f16 	%f17, %rs6;
	cvt.f32.f16 	%f18, %rs7;
	cvt.f32.f16 	%f19, %rs8;
	.loc	1 37 22                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:37:22
	add.f32 	%f20, %f12, %f16;
	add.f32 	%f21, %f13, %f17;
	add.f32 	%f22, %f14, %f18;
	add.f32 	%f23, %f15, %f19;
	.loc	1 41 23                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:41:23
	fma.rn.f32 	%f24, %f20, %f20, %f79;
	fma.rn.f32 	%f25, %f21, %f21, %f80;
	fma.rn.f32 	%f26, %f22, %f22, %f81;
	fma.rn.f32 	%f27, %f23, %f23, %f82;
	.loc	1 42 48                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:42:48
	selp.f32 	%f79, %f24, %f79, %p1;
	selp.f32 	%f80, %f25, %f80, %p1;
	selp.f32 	%f81, %f26, %f81, %p1;
	selp.f32 	%f82, %f27, %f82, %p1;
	.loc	1 29 40                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:29:40
	setp.lt.u32 	%p3, %r77, 3584;
	@%p3 bra 	$L__BB0_1;
// %bb.2:                               // %__nv_rsqrtf.exit
	.loc	1 23 44                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:23:44
	and.b32  	%r35, %r2, 3;
	.loc	1 23 23                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:23:23
	or.b32  	%r36, %r1, %r35;
	.loc	1 24 21                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:24:21
	setp.lt.s32 	%p9, %r36, %r12;
	.loc	1 25 37                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:25:37
	and.b32  	%r37, %r2, 511;
$L__tmp1:
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f28, %f79, %f80;
	add.f32 	%f29, %f81, %f28;
	add.f32 	%f30, %f82, %f29;
	.loc	2 286 36                        // standard.py:286:36
	mov.b32 	%r38, %f30;
	shfl.sync.bfly.b32	%r39, %r38, 16, 31, -1;
	mov.b32 	%f31, %r39;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f32, %f30, %f31;
	.loc	2 286 36                        // standard.py:286:36
	mov.b32 	%r40, %f32;
	shfl.sync.bfly.b32	%r41, %r40, 8, 31, -1;
	mov.b32 	%f33, %r41;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f34, %f32, %f33;
	.loc	2 286 36                        // standard.py:286:36
	mov.b32 	%r42, %f34;
	shfl.sync.bfly.b32	%r43, %r42, 4, 31, -1;
	mov.b32 	%f35, %r43;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f36, %f34, %f35;
	.loc	2 286 36                        // standard.py:286:36
	mov.b32 	%r44, %f36;
	shfl.sync.bfly.b32	%r45, %r44, 2, 31, -1;
	mov.b32 	%f37, %r45;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f38, %f36, %f37;
	.loc	2 286 36                        // standard.py:286:36
	mov.b32 	%r46, %f38;
	shfl.sync.bfly.b32	%r47, %r46, 1, 31, -1;
	mov.b32 	%f39, %r47;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f40, %f38, %f39;
	.loc	2 286 36                        // standard.py:286:36
	setp.eq.s32 	%p4, %r4, 0;
	shr.u32 	%r48, %r2, 3;
	and.b32  	%r49, %r48, 12;
	shl.b32 	%r50, %r3, 4;
	or.b32  	%r51, %r50, %r49;
	mov.u32 	%r52, global_smem;
	add.s32 	%r26, %r52, %r51;
	mov.b32 	%r27, %f40;
	// begin inline asm
	@%p4 st.shared.b32 [ %r26 + 0 ], %r27;
	// end inline asm
	bar.sync 	0;
	setp.lt.s32 	%p5, %r2, 16;
	add.s32 	%r29, %r52, %r15;
	// begin inline asm
	@%p5 ld.shared.b32 %r28, [ %r29 + 0 ];
	// end inline asm
	mov.b32 	%f41, %r28;
	shfl.sync.bfly.b32	%r54, %r28, 2, 31, -1;
	mov.b32 	%f42, %r54;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f43, %f41, %f42;
	.loc	2 286 36                        // standard.py:286:36
	mov.b32 	%r55, %f43;
	shfl.sync.bfly.b32	%r56, %r55, 1, 31, -1;
	mov.b32 	%f44, %r56;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f45, %f43, %f44;
	.loc	2 286 36                        // standard.py:286:36
	setp.eq.s32 	%p10, %r35, 0;
	and.pred  	%p6, %p5, %p10;
	mov.b32 	%r31, %f45;
	// begin inline asm
	@%p6 st.shared.b32 [ %r29 + 0 ], %r31;
	// end inline asm
	bar.sync 	0;
	add.s32 	%r57, %r52, %r50;
	ld.shared.f32 	%f46, [%r57];
$L__tmp2:
	.loc	1 48 28                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:48:28
	bar.sync 	0;
	mad.lo.s32 	%r32, %r3, -12, %r57;
	mov.b32 	%r33, %f46;
	mov.pred 	%p12, -1;
	// begin inline asm
	@%p12 st.shared.b32 [ %r32 + 0 ], %r33;
	// end inline asm
	bar.sync 	0;
	shl.b32 	%r58, %r35, 2;
	add.s32 	%r59, %r52, %r58;
	ld.shared.f32 	%f47, [%r59];
	mov.f32 	%f48, 0f45800000;
	.loc	1 45 19                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:45:19
	div.full.f32 	%f49, %f47, %f48;
	div.full.f32 	%f50, %f46, %f48;
	.loc	1 47 19                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:47:19
	add.f32 	%f51, %f49, 0f3727C5AC;
	add.f32 	%f52, %f50, 0f3727C5AC;
	.loc	1 48 28                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:48:28
	rsqrt.approx.ftz.f32 	%f53, %f51;
	rsqrt.approx.ftz.f32 	%f9, %f52;
	.loc	1 49 4                          // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:49:4
	bar.sync 	0;
	.loc	1 50 28                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:50:28
	mul.wide.s32 	%rd16, %r36, 4;
	add.s64 	%rd14, %rd6, %rd16;
	.loc	1 50 40                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:50:40
	and.b32  	%r60, %r2, 508;
	setp.eq.s32 	%p11, %r60, 0;
	mov.b32 	%r34, %f53;
	and.pred  	%p8, %p11, %p9;
	// begin inline asm
	@%p8 st.global.b32 [ %rd14 + 0 ], { %r34 };
	// end inline asm
	shl.b32 	%r61, %r37, 2;
	add.s32 	%r71, %r52, %r61;
	shl.b32 	%r62, %r6, 2;
	add.s32 	%r11, %r52, %r62;
	.loc	1 51 40                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:51:40
	mul.wide.u32 	%rd17, %r37, 2;
	add.s64 	%rd23, %rd9, %rd17;
	mov.b64 	%rd24, -512;
$L__BB0_3:                              // =>This Inner Loop Header: Depth=1
	.loc	1 0 40                          // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:0:40
	mov.b16 	%rs10, 0;
	.loc	1 57 42                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:57:42
	// begin inline asm
	mov.u16 %rs9, %rs10;
	@%p12 ld.global.L1::evict_last.b16 { %rs9 }, [ %rd23 + 0 ];
	// end inline asm
	.loc	1 57 95                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:57:95
	cvt.f32.f16 	%f54, %rs9;
	.loc	1 58 42                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:58:42
	add.s64 	%rd24, %rd24, 512;
	cvt.u32.u64 	%r75, %rd24;
	or.b32  	%r76, %r7, %r75;
	.loc	1 58 35                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:58:35
	mul.wide.s32 	%rd22, %r76, 2;
	add.s64 	%rd19, %rd7, %rd22;
	mov.b32 	%r65, 0;
	.loc	1 58 52                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:58:52
	// begin inline asm
	mov.u32 %r63, %r65;
	mov.u32 %r64, %r65;
	@%p1 ld.global.L1::evict_first.v2.b32 { %r63, %r64 }, [ %rd19 + 0 ];
	// end inline asm
	.loc	1 59 35                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:59:35
	add.s64 	%rd20, %rd8, %rd22;
	.loc	1 59 52                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:59:52
	// begin inline asm
	mov.u32 %r67, %r65;
	mov.u32 %r68, %r65;
	@%p1 ld.global.L1::evict_first.v2.b32 { %r67, %r68 }, [ %rd20 + 0 ];
	// end inline asm
	.loc	1 64 24                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:64:24
	bar.sync 	0;
	mov.b32 	%r72, %f54;
	// begin inline asm
	@%p12 st.shared.b32 [ %r71 + 0 ], %r72;
	// end inline asm
	bar.sync 	0;
	.loc	1 65 29                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:65:29
	add.s64 	%rd21, %rd10, %rd22;
	.loc	1 58 114                        // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:58:114
	mov.b32 	{%rs11, %rs12}, %r63;
	cvt.f32.f16 	%f55, %rs12;
	cvt.f32.f16 	%f56, %rs11;
	.loc	1 59 114                        // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:59:114
	mov.b32 	{%rs13, %rs14}, %r67;
	cvt.f32.f16 	%f57, %rs14;
	cvt.f32.f16 	%f58, %rs13;
	.loc	1 60 24                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:60:24
	add.f32 	%f59, %f56, %f58;
	add.f32 	%f60, %f55, %f57;
	.loc	1 62 24                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:62:24
	mul.f32 	%f61, %f9, %f60;
	mul.f32 	%f62, %f9, %f59;
	.loc	1 64 24                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:64:24
	ld.shared.v4.f32 	{%f63, %f64, %f65, %f66}, [%r11];
	mul.f32 	%f67, %f63, %f62;
	mul.f32 	%f68, %f64, %f61;
	.loc	1 65 53                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:65:53
	cvt.rn.f16x2.f32 	%r73, %f68, %f67;
	.loc	1 58 114                        // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:58:114
	mov.b32 	{%rs15, %rs16}, %r64;
	cvt.f32.f16 	%f69, %rs16;
	cvt.f32.f16 	%f70, %rs15;
	.loc	1 59 114                        // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:59:114
	mov.b32 	{%rs17, %rs18}, %r68;
	cvt.f32.f16 	%f71, %rs18;
	cvt.f32.f16 	%f72, %rs17;
	.loc	1 60 24                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:60:24
	add.f32 	%f73, %f70, %f72;
	add.f32 	%f74, %f69, %f71;
	.loc	1 62 24                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:62:24
	mul.f32 	%f75, %f9, %f74;
	mul.f32 	%f76, %f9, %f73;
	.loc	1 64 24                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:64:24
	mul.f32 	%f77, %f65, %f76;
	mul.f32 	%f78, %f66, %f75;
	.loc	1 65 53                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:65:53
	cvt.rn.f16x2.f32 	%r74, %f78, %f77;
	// begin inline asm
	@%p1 st.global.v2.b32 [ %rd21 + 0 ], { %r73, %r74 };
	// end inline asm
	.loc	1 51 40                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:51:40
	add.s64 	%rd23, %rd23, 1024;
	setp.lt.u64 	%p17, %rd24, 3584;
	@%p17 bra 	$L__BB0_3;
// %bb.4:
	.loc	1 51 4                          // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:51:4
	ret;
$L__tmp3:
$L__func_end0:
                                        // -- End function
}
	.file	1 "./local_cache/xd/cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py"
	.file	2 "/workspace/torch-compile-caching/.venv/lib/python3.11/site-packages/triton/language/standard.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 1                                   // DW_CHILDREN_yes
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 2                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 0                                   // DW_CHILDREN_no
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 32                                  // DW_AT_inline
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 3                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 1                                   // DW_CHILDREN_yes
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 4                                   // Abbreviation Code
.b8 29                                  // DW_TAG_inlined_subroutine
.b8 0                                   // DW_CHILDREN_no
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 88                                  // DW_AT_call_file
.b8 11                                  // DW_FORM_data1
.b8 89                                  // DW_AT_call_line
.b8 11                                  // DW_FORM_data1
.b8 87                                  // DW_AT_call_column
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 194                                // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0xbb DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 120
.b8 100
.b8 110
.b8 97
.b8 51
.b8 105
.b8 117
.b8 105
.b8 97
.b8 114
.b8 103
.b8 53
.b8 100
.b8 102
.b8 53
.b8 122
.b8 108
.b8 116
.b8 110
.b8 53
.b8 106
.b8 105
.b8 107
.b8 53
.b8 98
.b8 118
.b8 117
.b8 117
.b8 121
.b8 118
.b8 112
.b8 110
.b8 50
.b8 114
.b8 121
.b8 103
.b8 105
.b8 122
.b8 50
.b8 113
.b8 52
.b8 110
.b8 105
.b8 110
.b8 99
.b8 122
.b8 115
.b8 103
.b8 55
.b8 116
.b8 55
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 46                                  // DW_AT_comp_dir
.b8 47
.b8 108
.b8 111
.b8 99
.b8 97
.b8 108
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 120
.b8 100
.b8 0
.b8 2                                   // Abbrev [2] 0x62:0x35 DW_TAG_subprogram
.b8 116                                 // DW_AT_name
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 95
.b8 114
.b8 101
.b8 100
.b8 95
.b8 102
.b8 117
.b8 115
.b8 101
.b8 100
.b8 95
.b8 95
.b8 116
.b8 111
.b8 95
.b8 99
.b8 111
.b8 112
.b8 121
.b8 95
.b8 97
.b8 100
.b8 100
.b8 95
.b8 109
.b8 101
.b8 97
.b8 110
.b8 95
.b8 109
.b8 117
.b8 108
.b8 95
.b8 112
.b8 111
.b8 119
.b8 95
.b8 114
.b8 115
.b8 113
.b8 114
.b8 116
.b8 95
.b8 54
.b8 0
.b8 1                                   // DW_AT_inline
.b8 3                                   // Abbrev [3] 0x97:0x2e DW_TAG_subprogram
.b64 $L__func_begin0                    // DW_AT_low_pc
.b64 $L__func_end0                      // DW_AT_high_pc
.b32 98                                 // DW_AT_abstract_origin
.b8 4                                   // Abbrev [4] 0xac:0x18 DW_TAG_inlined_subroutine
.b32 98                                 // DW_AT_abstract_origin
.b64 $L__tmp1                           // DW_AT_low_pc
.b64 $L__tmp2                           // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 43                                  // DW_AT_call_line
.b8 25                                  // DW_AT_call_column
.b8 0                                   // End Of Children Mark
.b8 0                                   // End Of Children Mark
	}
	.section	.debug_macinfo	{	}
