###############################################################
#  Generated by:      Cadence Encounter 14.14-s028_1
#  OS:                Linux x86_64(Host ID tlab-01.ece.northwestern.edu)
#  Generated on:      Tue May 30 14:43:15 2017
#  Design:            alu_conv
#  Command:           optDesign -preCTS -numPaths 200
###############################################################
Path 1: MET Setup Check with Pin C_int_reg[15]/CK 
Endpoint:   C_int_reg[15]/D (v) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[0]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.909
- Arrival Time                  0.807
= Slack Time                    0.102
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                         |       |                 |           |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | clk                     |   ^   | clk             |           |       |   0.000 |    0.102 | 
     | A_int_reg[0]/CK         |   ^   | clk             | DFF_X1    | 0.000 |   0.000 |    0.102 | 
     | A_int_reg[0]/Q          |   ^   | A_int[0]        | DFF_X1    | 0.104 |   0.104 |    0.206 | 
     | add_28_48/g1078/B       |   ^   | A_int[0]        | HA_X1     | 0.000 |   0.104 |    0.207 | 
     | add_28_48/g1078/CO      |   ^   | add_28_48/n_52  | HA_X1     | 0.048 |   0.152 |    0.254 | 
     | add_28_48/g1131/CI      |   ^   | add_28_48/n_52  | FA_X1     | 0.000 |   0.152 |    0.254 | 
     | add_28_48/g1131/CO      |   ^   | add_28_48/n_131 | FA_X1     | 0.046 |   0.198 |    0.301 | 
     | add_28_48/g1130/A       |   ^   | add_28_48/n_131 | INV_X1    | 0.000 |   0.198 |    0.301 | 
     | add_28_48/g1130/ZN      |   v   | add_28_48/n_132 | INV_X1    | 0.015 |   0.213 |    0.316 | 
     | add_28_48/g1072/B1      |   v   | add_28_48/n_132 | OAI21_X2  | 0.000 |   0.213 |    0.316 | 
     | add_28_48/g1072/ZN      |   ^   | add_28_48/n_58  | OAI21_X2  | 0.029 |   0.243 |    0.345 | 
     | add_28_48/g1069/A1      |   ^   | add_28_48/n_58  | NAND2_X1  | 0.000 |   0.243 |    0.345 | 
     | add_28_48/g1069/ZN      |   v   | add_28_48/n_60  | NAND2_X1  | 0.014 |   0.257 |    0.360 | 
     | add_28_48/g1128/A1      |   v   | add_28_48/n_60  | AND2_X1   | 0.000 |   0.257 |    0.360 | 
     | add_28_48/g1128/ZN      |   v   | add_28_48/n_0   | AND2_X1   | 0.033 |   0.290 |    0.392 | 
     | add_28_48/g1147/A1      |   v   | add_28_48/n_0   | NOR2_X1   | 0.000 |   0.290 |    0.393 | 
     | add_28_48/g1147/ZN      |   ^   | add_28_48/n_147 | NOR2_X1   | 0.033 |   0.323 |    0.426 | 
     | add_28_48/FE_RC_10_0/A1 |   ^   | add_28_48/n_147 | NOR2_X2   | 0.000 |   0.323 |    0.426 | 
     | add_28_48/FE_RC_10_0/ZN |   v   | add_28_48/n_148 | NOR2_X2   | 0.012 |   0.335 |    0.438 | 
     | add_28_48/g1145/A1      |   v   | add_28_48/n_148 | NOR2_X1   | 0.000 |   0.335 |    0.438 | 
     | add_28_48/g1145/ZN      |   ^   | add_28_48/n_145 | NOR2_X1   | 0.032 |   0.367 |    0.469 | 
     | add_28_48/FE_RC_6_0/A1  |   ^   | add_28_48/n_145 | NOR2_X2   | 0.000 |   0.367 |    0.469 | 
     | add_28_48/FE_RC_6_0/ZN  |   v   | add_28_48/n_146 | NOR2_X2   | 0.012 |   0.379 |    0.482 | 
     | add_28_48/g1143/A1      |   v   | add_28_48/n_146 | NOR2_X1   | 0.000 |   0.379 |    0.482 | 
     | add_28_48/g1143/ZN      |   ^   | add_28_48/n_143 | NOR2_X1   | 0.033 |   0.412 |    0.514 | 
     | add_28_48/FE_RC_2_0/A1  |   ^   | add_28_48/n_143 | NOR2_X2   | 0.000 |   0.412 |    0.515 | 
     | add_28_48/FE_RC_2_0/ZN  |   v   | add_28_48/n_144 | NOR2_X2   | 0.012 |   0.424 |    0.527 | 
     | add_28_48/g1141/A1      |   v   | add_28_48/n_144 | NOR2_X1   | 0.000 |   0.424 |    0.527 | 
     | add_28_48/g1141/ZN      |   ^   | add_28_48/n_141 | NOR2_X1   | 0.034 |   0.458 |    0.560 | 
     | add_28_48/FE_RC_0_0/A1  |   ^   | add_28_48/n_141 | NOR2_X2   | 0.000 |   0.458 |    0.560 | 
     | add_28_48/FE_RC_0_0/ZN  |   v   | add_28_48/n_142 | NOR2_X2   | 0.012 |   0.470 |    0.572 | 
     | add_28_48/g1048/A1      |   v   | add_28_48/n_142 | NOR2_X1   | 0.000 |   0.470 |    0.573 | 
     | add_28_48/g1048/ZN      |   ^   | add_28_48/n_77  | NOR2_X1   | 0.031 |   0.501 |    0.604 | 
     | add_28_48/g3/B1         |   ^   | add_28_48/n_77  | OAI21_X1  | 0.000 |   0.502 |    0.604 | 
     | add_28_48/g3/ZN         |   v   | add_28_48/n_129 | OAI21_X1  | 0.019 |   0.520 |    0.623 | 
     | add_28_48/g1129/A1      |   v   | add_28_48/n_129 | AND2_X2   | 0.000 |   0.520 |    0.623 | 
     | add_28_48/g1129/ZN      |   v   | add_28_48/n_130 | AND2_X2   | 0.031 |   0.551 |    0.653 | 
     | add_28_48/g1042/B1      |   v   | add_28_48/n_130 | OAI21_X2  | 0.000 |   0.551 |    0.654 | 
     | add_28_48/g1042/ZN      |   ^   | add_28_48/n_83  | OAI21_X2  | 0.029 |   0.580 |    0.682 | 
     | add_28_48/g1039/A1      |   ^   | add_28_48/n_83  | NAND2_X1  | 0.000 |   0.580 |    0.682 | 
     | add_28_48/g1039/ZN      |   v   | add_28_48/n_85  | NAND2_X1  | 0.017 |   0.597 |    0.699 | 
     | add_28_48/g1037/A1      |   v   | add_28_48/n_85  | NAND2_X1  | 0.000 |   0.597 |    0.699 | 
     | add_28_48/g1037/ZN      |   ^   | add_28_48/n_86  | NAND2_X1  | 0.021 |   0.618 |    0.721 | 
     | add_28_48/g1034/A1      |   ^   | add_28_48/n_86  | NAND2_X1  | 0.000 |   0.618 |    0.721 | 
     | add_28_48/g1034/ZN      |   v   | add_28_48/n_87  | NAND2_X1  | 0.016 |   0.634 |    0.736 | 
     | add_28_48/g1032/A1      |   v   | add_28_48/n_87  | NAND2_X1  | 0.000 |   0.634 |    0.736 | 
     | add_28_48/g1032/ZN      |   ^   | add_28_48/n_88  | NAND2_X1  | 0.021 |   0.655 |    0.757 | 
     | add_28_48/g1029/A1      |   ^   | add_28_48/n_88  | NAND2_X1  | 0.000 |   0.655 |    0.757 | 
     | add_28_48/g1029/ZN      |   v   | add_28_48/n_89  | NAND2_X1  | 0.015 |   0.670 |    0.772 | 
     | add_28_48/g1027/A1      |   v   | add_28_48/n_89  | NAND2_X1  | 0.000 |   0.670 |    0.772 | 
     | add_28_48/g1027/ZN      |   ^   | add_28_48/n_90  | NAND2_X1  | 0.021 |   0.691 |    0.793 | 
     | add_28_48/g1025/A1      |   ^   | add_28_48/n_90  | NAND2_X1  | 0.000 |   0.691 |    0.793 | 
     | add_28_48/g1025/ZN      |   v   | add_28_48/n_91  | NAND2_X1  | 0.015 |   0.706 |    0.808 | 
     | add_28_48/g1023/A1      |   v   | add_28_48/n_91  | NAND2_X1  | 0.000 |   0.706 |    0.808 | 
     | add_28_48/g1023/ZN      |   ^   | add_28_48/n_93  | NAND2_X1  | 0.023 |   0.729 |    0.831 | 
     | add_28_48/g1021/A       |   ^   | add_28_48/n_93  | XNOR2_X1  | 0.000 |   0.729 |    0.831 | 
     | add_28_48/g1021/ZN      |   v   | n_173           | XNOR2_X1  | 0.020 |   0.749 |    0.851 | 
     | FE_RC_4_0/A1            |   v   | n_173           | AOI222_X2 | 0.000 |   0.749 |    0.851 | 
     | FE_RC_4_0/ZN            |   ^   | n_133           | AOI222_X2 | 0.049 |   0.798 |    0.900 | 
     | g994/A                  |   ^   | n_133           | INV_X1    | 0.000 |   0.798 |    0.900 | 
     | g994/ZN                 |   v   | n_141           | INV_X1    | 0.009 |   0.807 |    0.909 | 
     | C_int_reg[15]/D         |   v   | n_141           | DFF_X1    | 0.000 |   0.807 |    0.909 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                  |       |       |        |       |  Time   |   Time   | 
     |------------------+-------+-------+--------+-------+---------+----------| 
     | clk              |   ^   | clk   |        |       |   0.000 |   -0.102 | 
     | C_int_reg[15]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -0.102 | 
     +------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin C_int_reg[16]/CK 
Endpoint:   C_int_reg[16]/D (v) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.909
- Arrival Time                  0.807
= Slack Time                    0.103
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                         |       |                 |           |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | clk                     |   ^   | clk             |           |       |   0.000 |    0.103 | 
     | A_int_reg[0]/CK         |   ^   | clk             | DFF_X1    | 0.000 |   0.000 |    0.103 | 
     | A_int_reg[0]/Q          |   v   | A_int[0]        | DFF_X1    | 0.093 |   0.093 |    0.195 | 
     | add_28_48/g1078/B       |   v   | A_int[0]        | HA_X1     | 0.000 |   0.093 |    0.195 | 
     | add_28_48/g1078/CO      |   v   | add_28_48/n_52  | HA_X1     | 0.041 |   0.134 |    0.236 | 
     | add_28_48/g1131/CI      |   v   | add_28_48/n_52  | FA_X1     | 0.000 |   0.134 |    0.236 | 
     | add_28_48/g1131/CO      |   v   | add_28_48/n_131 | FA_X1     | 0.067 |   0.201 |    0.303 | 
     | add_28_48/g1130/A       |   v   | add_28_48/n_131 | INV_X1    | 0.000 |   0.201 |    0.303 | 
     | add_28_48/g1130/ZN      |   ^   | add_28_48/n_132 | INV_X1    | 0.027 |   0.228 |    0.330 | 
     | add_28_48/g1072/B1      |   ^   | add_28_48/n_132 | OAI21_X2  | 0.000 |   0.228 |    0.330 | 
     | add_28_48/g1072/ZN      |   v   | add_28_48/n_58  | OAI21_X2  | 0.018 |   0.246 |    0.348 | 
     | add_28_48/g1069/A1      |   v   | add_28_48/n_58  | NAND2_X1  | 0.000 |   0.246 |    0.349 | 
     | add_28_48/g1069/ZN      |   ^   | add_28_48/n_60  | NAND2_X1  | 0.015 |   0.261 |    0.363 | 
     | add_28_48/g1128/A1      |   ^   | add_28_48/n_60  | AND2_X1   | 0.000 |   0.261 |    0.363 | 
     | add_28_48/g1128/ZN      |   ^   | add_28_48/n_0   | AND2_X1   | 0.038 |   0.299 |    0.401 | 
     | add_28_48/g1147/A1      |   ^   | add_28_48/n_0   | NOR2_X1   | 0.000 |   0.299 |    0.401 | 
     | add_28_48/g1147/ZN      |   v   | add_28_48/n_147 | NOR2_X1   | 0.012 |   0.311 |    0.414 | 
     | add_28_48/FE_RC_10_0/A1 |   v   | add_28_48/n_147 | NOR2_X2   | 0.000 |   0.311 |    0.414 | 
     | add_28_48/FE_RC_10_0/ZN |   ^   | add_28_48/n_148 | NOR2_X2   | 0.025 |   0.337 |    0.439 | 
     | add_28_48/g1145/A1      |   ^   | add_28_48/n_148 | NOR2_X1   | 0.000 |   0.337 |    0.439 | 
     | add_28_48/g1145/ZN      |   v   | add_28_48/n_145 | NOR2_X1   | 0.013 |   0.349 |    0.452 | 
     | add_28_48/FE_RC_6_0/A1  |   v   | add_28_48/n_145 | NOR2_X2   | 0.000 |   0.350 |    0.452 | 
     | add_28_48/FE_RC_6_0/ZN  |   ^   | add_28_48/n_146 | NOR2_X2   | 0.026 |   0.375 |    0.478 | 
     | add_28_48/g1143/A1      |   ^   | add_28_48/n_146 | NOR2_X1   | 0.000 |   0.375 |    0.478 | 
     | add_28_48/g1143/ZN      |   v   | add_28_48/n_143 | NOR2_X1   | 0.013 |   0.388 |    0.491 | 
     | add_28_48/FE_RC_2_0/A1  |   v   | add_28_48/n_143 | NOR2_X2   | 0.000 |   0.389 |    0.491 | 
     | add_28_48/FE_RC_2_0/ZN  |   ^   | add_28_48/n_144 | NOR2_X2   | 0.025 |   0.414 |    0.517 | 
     | add_28_48/g1141/A1      |   ^   | add_28_48/n_144 | NOR2_X1   | 0.000 |   0.414 |    0.517 | 
     | add_28_48/g1141/ZN      |   v   | add_28_48/n_141 | NOR2_X1   | 0.014 |   0.428 |    0.530 | 
     | add_28_48/FE_RC_0_0/A1  |   v   | add_28_48/n_141 | NOR2_X2   | 0.000 |   0.428 |    0.530 | 
     | add_28_48/FE_RC_0_0/ZN  |   ^   | add_28_48/n_142 | NOR2_X2   | 0.026 |   0.453 |    0.556 | 
     | add_28_48/g1048/A1      |   ^   | add_28_48/n_142 | NOR2_X1   | 0.000 |   0.453 |    0.556 | 
     | add_28_48/g1048/ZN      |   v   | add_28_48/n_77  | NOR2_X1   | 0.013 |   0.467 |    0.569 | 
     | add_28_48/g3/B1         |   v   | add_28_48/n_77  | OAI21_X1  | 0.000 |   0.467 |    0.569 | 
     | add_28_48/g3/ZN         |   ^   | add_28_48/n_129 | OAI21_X1  | 0.029 |   0.495 |    0.598 | 
     | add_28_48/g1129/A1      |   ^   | add_28_48/n_129 | AND2_X2   | 0.000 |   0.495 |    0.598 | 
     | add_28_48/g1129/ZN      |   ^   | add_28_48/n_130 | AND2_X2   | 0.038 |   0.534 |    0.636 | 
     | add_28_48/g1042/B1      |   ^   | add_28_48/n_130 | OAI21_X2  | 0.000 |   0.534 |    0.637 | 
     | add_28_48/g1042/ZN      |   v   | add_28_48/n_83  | OAI21_X2  | 0.016 |   0.550 |    0.653 | 
     | add_28_48/g1039/A1      |   v   | add_28_48/n_83  | NAND2_X1  | 0.000 |   0.550 |    0.653 | 
     | add_28_48/g1039/ZN      |   ^   | add_28_48/n_85  | NAND2_X1  | 0.017 |   0.567 |    0.670 | 
     | add_28_48/g1037/A1      |   ^   | add_28_48/n_85  | NAND2_X1  | 0.000 |   0.567 |    0.670 | 
     | add_28_48/g1037/ZN      |   v   | add_28_48/n_86  | NAND2_X1  | 0.018 |   0.585 |    0.688 | 
     | add_28_48/g1034/A1      |   v   | add_28_48/n_86  | NAND2_X1  | 0.000 |   0.586 |    0.688 | 
     | add_28_48/g1034/ZN      |   ^   | add_28_48/n_87  | NAND2_X1  | 0.016 |   0.602 |    0.705 | 
     | add_28_48/g1032/A1      |   ^   | add_28_48/n_87  | NAND2_X1  | 0.000 |   0.602 |    0.705 | 
     | add_28_48/g1032/ZN      |   v   | add_28_48/n_88  | NAND2_X1  | 0.018 |   0.621 |    0.723 | 
     | add_28_48/g1029/A1      |   v   | add_28_48/n_88  | NAND2_X1  | 0.000 |   0.621 |    0.723 | 
     | add_28_48/g1029/ZN      |   ^   | add_28_48/n_89  | NAND2_X1  | 0.016 |   0.637 |    0.739 | 
     | add_28_48/g1027/A1      |   ^   | add_28_48/n_89  | NAND2_X1  | 0.000 |   0.637 |    0.739 | 
     | add_28_48/g1027/ZN      |   v   | add_28_48/n_90  | NAND2_X1  | 0.019 |   0.656 |    0.758 | 
     | add_28_48/g1025/A1      |   v   | add_28_48/n_90  | NAND2_X1  | 0.000 |   0.656 |    0.758 | 
     | add_28_48/g1025/ZN      |   ^   | add_28_48/n_91  | NAND2_X1  | 0.016 |   0.672 |    0.775 | 
     | add_28_48/g1023/A1      |   ^   | add_28_48/n_91  | NAND2_X1  | 0.000 |   0.672 |    0.775 | 
     | add_28_48/g1023/ZN      |   v   | add_28_48/n_93  | NAND2_X1  | 0.020 |   0.692 |    0.795 | 
     | add_28_48/g1022/A1      |   v   | add_28_48/n_93  | NAND2_X1  | 0.000 |   0.692 |    0.795 | 
     | add_28_48/g1022/ZN      |   ^   | add_28_48/n_94  | NAND2_X1  | 0.017 |   0.709 |    0.812 | 
     | add_28_48/g1020/A1      |   ^   | add_28_48/n_94  | NAND2_X1  | 0.000 |   0.709 |    0.812 | 
     | add_28_48/g1020/ZN      |   v   | n_171           | NAND2_X1  | 0.017 |   0.726 |    0.829 | 
     | FE_RC_5_0/B1            |   v   | n_171           | AOI222_X2 | 0.000 |   0.727 |    0.829 | 
     | FE_RC_5_0/ZN            |   ^   | n_132           | AOI222_X2 | 0.071 |   0.798 |    0.900 | 
     | g995/A                  |   ^   | n_132           | INV_X1    | 0.000 |   0.798 |    0.900 | 
     | g995/ZN                 |   v   | n_140           | INV_X1    | 0.009 |   0.807 |    0.909 | 
     | C_int_reg[16]/D         |   v   | n_140           | DFF_X1    | 0.000 |   0.807 |    0.909 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                  |       |       |        |       |  Time   |   Time   | 
     |------------------+-------+-------+--------+-------+---------+----------| 
     | clk              |   ^   | clk   |        |       |   0.000 |   -0.103 | 
     | C_int_reg[16]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -0.103 | 
     +------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin C_int_reg[14]/CK 
Endpoint:   C_int_reg[14]/D (v) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[0]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.909
- Arrival Time                  0.804
= Slack Time                    0.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                         |       |                 |           |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | clk                     |   ^   | clk             |           |       |   0.000 |    0.105 | 
     | A_int_reg[0]/CK         |   ^   | clk             | DFF_X1    | 0.000 |   0.000 |    0.105 | 
     | A_int_reg[0]/Q          |   ^   | A_int[0]        | DFF_X1    | 0.104 |   0.104 |    0.209 | 
     | add_28_48/g1078/B       |   ^   | A_int[0]        | HA_X1     | 0.000 |   0.104 |    0.209 | 
     | add_28_48/g1078/CO      |   ^   | add_28_48/n_52  | HA_X1     | 0.048 |   0.152 |    0.257 | 
     | add_28_48/g1131/CI      |   ^   | add_28_48/n_52  | FA_X1     | 0.000 |   0.152 |    0.257 | 
     | add_28_48/g1131/CO      |   ^   | add_28_48/n_131 | FA_X1     | 0.046 |   0.198 |    0.303 | 
     | add_28_48/g1130/A       |   ^   | add_28_48/n_131 | INV_X1    | 0.000 |   0.198 |    0.303 | 
     | add_28_48/g1130/ZN      |   v   | add_28_48/n_132 | INV_X1    | 0.015 |   0.213 |    0.318 | 
     | add_28_48/g1072/B1      |   v   | add_28_48/n_132 | OAI21_X2  | 0.000 |   0.213 |    0.318 | 
     | add_28_48/g1072/ZN      |   ^   | add_28_48/n_58  | OAI21_X2  | 0.029 |   0.243 |    0.348 | 
     | add_28_48/g1069/A1      |   ^   | add_28_48/n_58  | NAND2_X1  | 0.000 |   0.243 |    0.348 | 
     | add_28_48/g1069/ZN      |   v   | add_28_48/n_60  | NAND2_X1  | 0.014 |   0.257 |    0.362 | 
     | add_28_48/g1128/A1      |   v   | add_28_48/n_60  | AND2_X1   | 0.000 |   0.257 |    0.362 | 
     | add_28_48/g1128/ZN      |   v   | add_28_48/n_0   | AND2_X1   | 0.033 |   0.290 |    0.395 | 
     | add_28_48/g1147/A1      |   v   | add_28_48/n_0   | NOR2_X1   | 0.000 |   0.290 |    0.395 | 
     | add_28_48/g1147/ZN      |   ^   | add_28_48/n_147 | NOR2_X1   | 0.033 |   0.323 |    0.428 | 
     | add_28_48/FE_RC_10_0/A1 |   ^   | add_28_48/n_147 | NOR2_X2   | 0.000 |   0.323 |    0.428 | 
     | add_28_48/FE_RC_10_0/ZN |   v   | add_28_48/n_148 | NOR2_X2   | 0.012 |   0.335 |    0.440 | 
     | add_28_48/g1145/A1      |   v   | add_28_48/n_148 | NOR2_X1   | 0.000 |   0.335 |    0.440 | 
     | add_28_48/g1145/ZN      |   ^   | add_28_48/n_145 | NOR2_X1   | 0.032 |   0.367 |    0.472 | 
     | add_28_48/FE_RC_6_0/A1  |   ^   | add_28_48/n_145 | NOR2_X2   | 0.000 |   0.367 |    0.472 | 
     | add_28_48/FE_RC_6_0/ZN  |   v   | add_28_48/n_146 | NOR2_X2   | 0.012 |   0.379 |    0.484 | 
     | add_28_48/g1143/A1      |   v   | add_28_48/n_146 | NOR2_X1   | 0.000 |   0.379 |    0.484 | 
     | add_28_48/g1143/ZN      |   ^   | add_28_48/n_143 | NOR2_X1   | 0.033 |   0.412 |    0.517 | 
     | add_28_48/FE_RC_2_0/A1  |   ^   | add_28_48/n_143 | NOR2_X2   | 0.000 |   0.412 |    0.517 | 
     | add_28_48/FE_RC_2_0/ZN  |   v   | add_28_48/n_144 | NOR2_X2   | 0.012 |   0.424 |    0.529 | 
     | add_28_48/g1141/A1      |   v   | add_28_48/n_144 | NOR2_X1   | 0.000 |   0.424 |    0.529 | 
     | add_28_48/g1141/ZN      |   ^   | add_28_48/n_141 | NOR2_X1   | 0.034 |   0.458 |    0.563 | 
     | add_28_48/FE_RC_0_0/A1  |   ^   | add_28_48/n_141 | NOR2_X2   | 0.000 |   0.458 |    0.563 | 
     | add_28_48/FE_RC_0_0/ZN  |   v   | add_28_48/n_142 | NOR2_X2   | 0.012 |   0.470 |    0.575 | 
     | add_28_48/g1048/A1      |   v   | add_28_48/n_142 | NOR2_X1   | 0.000 |   0.470 |    0.575 | 
     | add_28_48/g1048/ZN      |   ^   | add_28_48/n_77  | NOR2_X1   | 0.031 |   0.501 |    0.606 | 
     | add_28_48/g3/B1         |   ^   | add_28_48/n_77  | OAI21_X1  | 0.000 |   0.502 |    0.606 | 
     | add_28_48/g3/ZN         |   v   | add_28_48/n_129 | OAI21_X1  | 0.019 |   0.520 |    0.625 | 
     | add_28_48/g1129/A1      |   v   | add_28_48/n_129 | AND2_X2   | 0.000 |   0.520 |    0.625 | 
     | add_28_48/g1129/ZN      |   v   | add_28_48/n_130 | AND2_X2   | 0.031 |   0.551 |    0.656 | 
     | add_28_48/g1042/B1      |   v   | add_28_48/n_130 | OAI21_X2  | 0.000 |   0.551 |    0.656 | 
     | add_28_48/g1042/ZN      |   ^   | add_28_48/n_83  | OAI21_X2  | 0.029 |   0.580 |    0.685 | 
     | add_28_48/g1039/A1      |   ^   | add_28_48/n_83  | NAND2_X1  | 0.000 |   0.580 |    0.685 | 
     | add_28_48/g1039/ZN      |   v   | add_28_48/n_85  | NAND2_X1  | 0.017 |   0.597 |    0.702 | 
     | add_28_48/g1037/A1      |   v   | add_28_48/n_85  | NAND2_X1  | 0.000 |   0.597 |    0.702 | 
     | add_28_48/g1037/ZN      |   ^   | add_28_48/n_86  | NAND2_X1  | 0.021 |   0.618 |    0.723 | 
     | add_28_48/g1034/A1      |   ^   | add_28_48/n_86  | NAND2_X1  | 0.000 |   0.618 |    0.723 | 
     | add_28_48/g1034/ZN      |   v   | add_28_48/n_87  | NAND2_X1  | 0.016 |   0.634 |    0.739 | 
     | add_28_48/g1032/A1      |   v   | add_28_48/n_87  | NAND2_X1  | 0.000 |   0.634 |    0.739 | 
     | add_28_48/g1032/ZN      |   ^   | add_28_48/n_88  | NAND2_X1  | 0.021 |   0.655 |    0.760 | 
     | add_28_48/g1029/A1      |   ^   | add_28_48/n_88  | NAND2_X1  | 0.000 |   0.655 |    0.760 | 
     | add_28_48/g1029/ZN      |   v   | add_28_48/n_89  | NAND2_X1  | 0.015 |   0.670 |    0.775 | 
     | add_28_48/g1027/A1      |   v   | add_28_48/n_89  | NAND2_X1  | 0.000 |   0.670 |    0.775 | 
     | add_28_48/g1027/ZN      |   ^   | add_28_48/n_90  | NAND2_X1  | 0.021 |   0.691 |    0.796 | 
     | add_28_48/g1024/A       |   ^   | add_28_48/n_90  | XNOR2_X1  | 0.000 |   0.691 |    0.796 | 
     | add_28_48/g1024/ZN      |   v   | n_175           | XNOR2_X1  | 0.018 |   0.709 |    0.814 | 
     | g1002/C1                |   v   | n_175           | AOI222_X1 | 0.000 |   0.709 |    0.814 | 
     | g1002/ZN                |   ^   | n_134           | AOI222_X1 | 0.086 |   0.795 |    0.900 | 
     | g993/A                  |   ^   | n_134           | INV_X1    | 0.000 |   0.795 |    0.900 | 
     | g993/ZN                 |   v   | n_142           | INV_X1    | 0.009 |   0.804 |    0.909 | 
     | C_int_reg[14]/D         |   v   | n_142           | DFF_X1    | 0.000 |   0.804 |    0.909 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                  |       |       |        |       |  Time   |   Time   | 
     |------------------+-------+-------+--------+-------+---------+----------| 
     | clk              |   ^   | clk   |        |       |   0.000 |   -0.105 | 
     | C_int_reg[14]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -0.105 | 
     +------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin C_int_reg[17]/CK 
Endpoint:   C_int_reg[17]/D (v) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[0]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.040
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.910
- Arrival Time                  0.780
= Slack Time                    0.130
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                         |       |                 |          |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+----------+-------+---------+----------| 
     | clk                     |   ^   | clk             |          |       |   0.000 |    0.130 | 
     | A_int_reg[0]/CK         |   ^   | clk             | DFF_X1   | 0.000 |   0.000 |    0.130 | 
     | A_int_reg[0]/Q          |   ^   | A_int[0]        | DFF_X1   | 0.104 |   0.104 |    0.234 | 
     | add_33_48/g1197/B       |   ^   | A_int[0]        | HA_X1    | 0.000 |   0.104 |    0.235 | 
     | add_33_48/g1197/CO      |   ^   | add_33_48/n_54  | HA_X1    | 0.047 |   0.151 |    0.282 | 
     | add_33_48/g1251/CI      |   ^   | add_33_48/n_54  | FA_X1    | 0.000 |   0.152 |    0.282 | 
     | add_33_48/g1251/CO      |   ^   | add_33_48/n_136 | FA_X1    | 0.046 |   0.198 |    0.328 | 
     | add_33_48/g3/A          |   ^   | add_33_48/n_136 | INV_X1   | 0.000 |   0.198 |    0.328 | 
     | add_33_48/g3/ZN         |   v   | add_33_48/n_137 | INV_X1   | 0.013 |   0.211 |    0.341 | 
     | add_33_48/g1261/A1      |   v   | add_33_48/n_137 | NOR2_X1  | 0.000 |   0.211 |    0.341 | 
     | add_33_48/g1261/ZN      |   ^   | add_33_48/n_146 | NOR2_X1  | 0.024 |   0.235 |    0.365 | 
     | add_33_48/FE_RC_8_0/A1  |   ^   | add_33_48/n_146 | NOR2_X1  | 0.000 |   0.235 |    0.365 | 
     | add_33_48/FE_RC_8_0/ZN  |   v   | add_33_48/n_147 | NOR2_X1  | 0.015 |   0.250 |    0.380 | 
     | add_33_48/g1259/A1      |   v   | add_33_48/n_147 | NOR2_X1  | 0.000 |   0.250 |    0.380 | 
     | add_33_48/g1259/ZN      |   ^   | add_33_48/n_144 | NOR2_X1  | 0.024 |   0.275 |    0.405 | 
     | add_33_48/FE_RC_12_0/A1 |   ^   | add_33_48/n_144 | NOR2_X1  | 0.000 |   0.275 |    0.405 | 
     | add_33_48/FE_RC_12_0/ZN |   v   | add_33_48/n_145 | NOR2_X1  | 0.015 |   0.290 |    0.420 | 
     | add_33_48/g1180/B1      |   v   | add_33_48/n_145 | OAI21_X1 | 0.000 |   0.290 |    0.420 | 
     | add_33_48/g1180/ZN      |   ^   | add_33_48/n_71  | OAI21_X1 | 0.041 |   0.331 |    0.461 | 
     | add_33_48/g1177/A1      |   ^   | add_33_48/n_71  | NAND2_X1 | 0.000 |   0.331 |    0.461 | 
     | add_33_48/g1177/ZN      |   v   | add_33_48/n_73  | NAND2_X1 | 0.018 |   0.349 |    0.479 | 
     | add_33_48/g1175/A1      |   v   | add_33_48/n_73  | NAND2_X1 | 0.000 |   0.349 |    0.479 | 
     | add_33_48/g1175/ZN      |   ^   | add_33_48/n_74  | NAND2_X1 | 0.022 |   0.371 |    0.501 | 
     | add_33_48/g1172/A1      |   ^   | add_33_48/n_74  | NAND2_X1 | 0.000 |   0.371 |    0.501 | 
     | add_33_48/g1172/ZN      |   v   | add_33_48/n_75  | NAND2_X1 | 0.015 |   0.387 |    0.517 | 
     | add_33_48/g1170/A1      |   v   | add_33_48/n_75  | NAND2_X1 | 0.000 |   0.387 |    0.517 | 
     | add_33_48/g1170/ZN      |   ^   | add_33_48/n_76  | NAND2_X1 | 0.021 |   0.408 |    0.538 | 
     | add_33_48/g1167/A1      |   ^   | add_33_48/n_76  | NAND2_X1 | 0.000 |   0.408 |    0.538 | 
     | add_33_48/g1167/ZN      |   v   | add_33_48/n_77  | NAND2_X1 | 0.015 |   0.423 |    0.553 | 
     | add_33_48/g1165/A1      |   v   | add_33_48/n_77  | NAND2_X1 | 0.000 |   0.423 |    0.553 | 
     | add_33_48/g1165/ZN      |   ^   | add_33_48/n_78  | NAND2_X1 | 0.028 |   0.451 |    0.581 | 
     | add_33_48/g1161/A1      |   ^   | add_33_48/n_78  | NAND3_X2 | 0.000 |   0.451 |    0.581 | 
     | add_33_48/g1161/ZN      |   v   | add_33_48/n_81  | NAND3_X2 | 0.027 |   0.479 |    0.609 | 
     | add_33_48/g1156/B1      |   v   | add_33_48/n_81  | OAI21_X2 | 0.000 |   0.479 |    0.609 | 
     | add_33_48/g1156/ZN      |   ^   | add_33_48/n_86  | OAI21_X2 | 0.032 |   0.511 |    0.641 | 
     | add_33_48/g1152/A1      |   ^   | add_33_48/n_86  | NAND2_X1 | 0.000 |   0.511 |    0.641 | 
     | add_33_48/g1152/ZN      |   v   | add_33_48/n_89  | NAND2_X1 | 0.018 |   0.529 |    0.659 | 
     | add_33_48/g1150/A1      |   v   | add_33_48/n_89  | NAND2_X1 | 0.000 |   0.529 |    0.659 | 
     | add_33_48/g1150/ZN      |   ^   | add_33_48/n_90  | NAND2_X1 | 0.022 |   0.551 |    0.681 | 
     | add_33_48/g1146/A1      |   ^   | add_33_48/n_90  | NAND2_X1 | 0.000 |   0.551 |    0.682 | 
     | add_33_48/g1146/ZN      |   v   | add_33_48/n_92  | NAND2_X1 | 0.015 |   0.567 |    0.697 | 
     | add_33_48/g1144/A1      |   v   | add_33_48/n_92  | NAND2_X1 | 0.000 |   0.567 |    0.697 | 
     | add_33_48/g1144/ZN      |   ^   | add_33_48/n_93  | NAND2_X1 | 0.021 |   0.588 |    0.718 | 
     | add_33_48/g1142/A1      |   ^   | add_33_48/n_93  | NAND2_X1 | 0.000 |   0.588 |    0.718 | 
     | add_33_48/g1142/ZN      |   v   | add_33_48/n_94  | NAND2_X1 | 0.015 |   0.603 |    0.733 | 
     | add_33_48/g1140/A1      |   v   | add_33_48/n_94  | NAND2_X1 | 0.000 |   0.603 |    0.733 | 
     | add_33_48/g1140/ZN      |   ^   | add_33_48/n_96  | NAND2_X1 | 0.020 |   0.622 |    0.752 | 
     | add_33_48/g1139/CI      |   ^   | add_33_48/n_96  | FA_X1    | 0.000 |   0.622 |    0.752 | 
     | add_33_48/g1139/CO      |   ^   | add_33_48/n_98  | FA_X1    | 0.051 |   0.674 |    0.804 | 
     | add_33_48/g1138/A1      |   ^   | add_33_48/n_98  | NAND2_X1 | 0.000 |   0.674 |    0.804 | 
     | add_33_48/g1138/ZN      |   v   | add_33_48/n_99  | NAND2_X1 | 0.016 |   0.690 |    0.820 | 
     | add_33_48/g1252/A       |   v   | add_33_48/n_99  | XNOR2_X1 | 0.000 |   0.690 |    0.820 | 
     | add_33_48/g1252/ZN      |   v   | n_169           | XNOR2_X1 | 0.038 |   0.728 |    0.858 | 
     | g1074/B1                |   v   | n_169           | AOI22_X1 | 0.000 |   0.728 |    0.858 | 
     | g1074/ZN                |   ^   | n_112           | AOI22_X1 | 0.043 |   0.771 |    0.901 | 
     | g1048/A                 |   ^   | n_112           | INV_X1   | 0.000 |   0.771 |    0.901 | 
     | g1048/ZN                |   v   | n_113           | INV_X1   | 0.009 |   0.780 |    0.910 | 
     | C_int_reg[17]/D         |   v   | n_113           | DFF_X1   | 0.000 |   0.780 |    0.910 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                  |       |       |        |       |  Time   |   Time   | 
     |------------------+-------+-------+--------+-------+---------+----------| 
     | clk              |   ^   | clk   |        |       |   0.000 |   -0.130 | 
     | C_int_reg[17]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -0.130 | 
     +------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin C_int_reg[13]/CK 
Endpoint:   C_int_reg[13]/D (v) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[0]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.909
- Arrival Time                  0.768
= Slack Time                    0.141
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                         |       |                 |           |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | clk                     |   ^   | clk             |           |       |   0.000 |    0.141 | 
     | A_int_reg[0]/CK         |   ^   | clk             | DFF_X1    | 0.000 |   0.000 |    0.141 | 
     | A_int_reg[0]/Q          |   ^   | A_int[0]        | DFF_X1    | 0.104 |   0.104 |    0.245 | 
     | add_28_48/g1078/B       |   ^   | A_int[0]        | HA_X1     | 0.000 |   0.104 |    0.245 | 
     | add_28_48/g1078/CO      |   ^   | add_28_48/n_52  | HA_X1     | 0.048 |   0.152 |    0.293 | 
     | add_28_48/g1131/CI      |   ^   | add_28_48/n_52  | FA_X1     | 0.000 |   0.152 |    0.293 | 
     | add_28_48/g1131/CO      |   ^   | add_28_48/n_131 | FA_X1     | 0.046 |   0.198 |    0.339 | 
     | add_28_48/g1130/A       |   ^   | add_28_48/n_131 | INV_X1    | 0.000 |   0.198 |    0.339 | 
     | add_28_48/g1130/ZN      |   v   | add_28_48/n_132 | INV_X1    | 0.015 |   0.213 |    0.354 | 
     | add_28_48/g1072/B1      |   v   | add_28_48/n_132 | OAI21_X2  | 0.000 |   0.213 |    0.354 | 
     | add_28_48/g1072/ZN      |   ^   | add_28_48/n_58  | OAI21_X2  | 0.029 |   0.243 |    0.383 | 
     | add_28_48/g1069/A1      |   ^   | add_28_48/n_58  | NAND2_X1  | 0.000 |   0.243 |    0.384 | 
     | add_28_48/g1069/ZN      |   v   | add_28_48/n_60  | NAND2_X1  | 0.014 |   0.257 |    0.398 | 
     | add_28_48/g1128/A1      |   v   | add_28_48/n_60  | AND2_X1   | 0.000 |   0.257 |    0.398 | 
     | add_28_48/g1128/ZN      |   v   | add_28_48/n_0   | AND2_X1   | 0.033 |   0.290 |    0.431 | 
     | add_28_48/g1147/A1      |   v   | add_28_48/n_0   | NOR2_X1   | 0.000 |   0.290 |    0.431 | 
     | add_28_48/g1147/ZN      |   ^   | add_28_48/n_147 | NOR2_X1   | 0.033 |   0.323 |    0.464 | 
     | add_28_48/FE_RC_10_0/A1 |   ^   | add_28_48/n_147 | NOR2_X2   | 0.000 |   0.323 |    0.464 | 
     | add_28_48/FE_RC_10_0/ZN |   v   | add_28_48/n_148 | NOR2_X2   | 0.012 |   0.335 |    0.476 | 
     | add_28_48/g1145/A1      |   v   | add_28_48/n_148 | NOR2_X1   | 0.000 |   0.335 |    0.476 | 
     | add_28_48/g1145/ZN      |   ^   | add_28_48/n_145 | NOR2_X1   | 0.032 |   0.367 |    0.508 | 
     | add_28_48/FE_RC_6_0/A1  |   ^   | add_28_48/n_145 | NOR2_X2   | 0.000 |   0.367 |    0.508 | 
     | add_28_48/FE_RC_6_0/ZN  |   v   | add_28_48/n_146 | NOR2_X2   | 0.012 |   0.379 |    0.520 | 
     | add_28_48/g1143/A1      |   v   | add_28_48/n_146 | NOR2_X1   | 0.000 |   0.379 |    0.520 | 
     | add_28_48/g1143/ZN      |   ^   | add_28_48/n_143 | NOR2_X1   | 0.033 |   0.412 |    0.553 | 
     | add_28_48/FE_RC_2_0/A1  |   ^   | add_28_48/n_143 | NOR2_X2   | 0.000 |   0.412 |    0.553 | 
     | add_28_48/FE_RC_2_0/ZN  |   v   | add_28_48/n_144 | NOR2_X2   | 0.012 |   0.424 |    0.565 | 
     | add_28_48/g1141/A1      |   v   | add_28_48/n_144 | NOR2_X1   | 0.000 |   0.424 |    0.565 | 
     | add_28_48/g1141/ZN      |   ^   | add_28_48/n_141 | NOR2_X1   | 0.034 |   0.458 |    0.598 | 
     | add_28_48/FE_RC_0_0/A1  |   ^   | add_28_48/n_141 | NOR2_X2   | 0.000 |   0.458 |    0.599 | 
     | add_28_48/FE_RC_0_0/ZN  |   v   | add_28_48/n_142 | NOR2_X2   | 0.012 |   0.470 |    0.611 | 
     | add_28_48/g1048/A1      |   v   | add_28_48/n_142 | NOR2_X1   | 0.000 |   0.470 |    0.611 | 
     | add_28_48/g1048/ZN      |   ^   | add_28_48/n_77  | NOR2_X1   | 0.031 |   0.501 |    0.642 | 
     | add_28_48/g3/B1         |   ^   | add_28_48/n_77  | OAI21_X1  | 0.000 |   0.502 |    0.642 | 
     | add_28_48/g3/ZN         |   v   | add_28_48/n_129 | OAI21_X1  | 0.019 |   0.520 |    0.661 | 
     | add_28_48/g1129/A1      |   v   | add_28_48/n_129 | AND2_X2   | 0.000 |   0.520 |    0.661 | 
     | add_28_48/g1129/ZN      |   v   | add_28_48/n_130 | AND2_X2   | 0.031 |   0.551 |    0.692 | 
     | add_28_48/g1042/B1      |   v   | add_28_48/n_130 | OAI21_X2  | 0.000 |   0.551 |    0.692 | 
     | add_28_48/g1042/ZN      |   ^   | add_28_48/n_83  | OAI21_X2  | 0.029 |   0.580 |    0.721 | 
     | add_28_48/g1039/A1      |   ^   | add_28_48/n_83  | NAND2_X1  | 0.000 |   0.580 |    0.721 | 
     | add_28_48/g1039/ZN      |   v   | add_28_48/n_85  | NAND2_X1  | 0.017 |   0.597 |    0.737 | 
     | add_28_48/g1037/A1      |   v   | add_28_48/n_85  | NAND2_X1  | 0.000 |   0.597 |    0.737 | 
     | add_28_48/g1037/ZN      |   ^   | add_28_48/n_86  | NAND2_X1  | 0.021 |   0.618 |    0.759 | 
     | add_28_48/g1034/A1      |   ^   | add_28_48/n_86  | NAND2_X1  | 0.000 |   0.618 |    0.759 | 
     | add_28_48/g1034/ZN      |   v   | add_28_48/n_87  | NAND2_X1  | 0.016 |   0.634 |    0.775 | 
     | add_28_48/g1032/A1      |   v   | add_28_48/n_87  | NAND2_X1  | 0.000 |   0.634 |    0.775 | 
     | add_28_48/g1032/ZN      |   ^   | add_28_48/n_88  | NAND2_X1  | 0.021 |   0.655 |    0.795 | 
     | add_28_48/g2/A          |   ^   | add_28_48/n_88  | XNOR2_X1  | 0.000 |   0.655 |    0.796 | 
     | add_28_48/g2/ZN         |   v   | n_177           | XNOR2_X1  | 0.018 |   0.672 |    0.813 | 
     | g1001/C1                |   v   | n_177           | AOI222_X1 | 0.000 |   0.672 |    0.813 | 
     | g1001/ZN                |   ^   | n_135           | AOI222_X1 | 0.086 |   0.759 |    0.899 | 
     | g992/A                  |   ^   | n_135           | INV_X1    | 0.000 |   0.759 |    0.899 | 
     | g992/ZN                 |   v   | n_143           | INV_X1    | 0.009 |   0.768 |    0.909 | 
     | C_int_reg[13]/D         |   v   | n_143           | DFF_X1    | 0.000 |   0.768 |    0.909 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                  |       |       |        |       |  Time   |   Time   | 
     |------------------+-------+-------+--------+-------+---------+----------| 
     | clk              |   ^   | clk   |        |       |   0.000 |   -0.141 | 
     | C_int_reg[13]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -0.141 | 
     +------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin C_int_reg[12]/CK 
Endpoint:   C_int_reg[12]/D (v) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[0]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.909
- Arrival Time                  0.734
= Slack Time                    0.175
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                         |       |                 |           |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | clk                     |   ^   | clk             |           |       |   0.000 |    0.175 | 
     | A_int_reg[0]/CK         |   ^   | clk             | DFF_X1    | 0.000 |   0.000 |    0.175 | 
     | A_int_reg[0]/Q          |   ^   | A_int[0]        | DFF_X1    | 0.104 |   0.104 |    0.279 | 
     | add_28_48/g1078/B       |   ^   | A_int[0]        | HA_X1     | 0.000 |   0.104 |    0.280 | 
     | add_28_48/g1078/CO      |   ^   | add_28_48/n_52  | HA_X1     | 0.048 |   0.152 |    0.327 | 
     | add_28_48/g1131/CI      |   ^   | add_28_48/n_52  | FA_X1     | 0.000 |   0.152 |    0.327 | 
     | add_28_48/g1131/CO      |   ^   | add_28_48/n_131 | FA_X1     | 0.046 |   0.198 |    0.373 | 
     | add_28_48/g1130/A       |   ^   | add_28_48/n_131 | INV_X1    | 0.000 |   0.198 |    0.373 | 
     | add_28_48/g1130/ZN      |   v   | add_28_48/n_132 | INV_X1    | 0.015 |   0.213 |    0.388 | 
     | add_28_48/g1072/B1      |   v   | add_28_48/n_132 | OAI21_X2  | 0.000 |   0.213 |    0.389 | 
     | add_28_48/g1072/ZN      |   ^   | add_28_48/n_58  | OAI21_X2  | 0.029 |   0.243 |    0.418 | 
     | add_28_48/g1069/A1      |   ^   | add_28_48/n_58  | NAND2_X1  | 0.000 |   0.243 |    0.418 | 
     | add_28_48/g1069/ZN      |   v   | add_28_48/n_60  | NAND2_X1  | 0.014 |   0.257 |    0.432 | 
     | add_28_48/g1128/A1      |   v   | add_28_48/n_60  | AND2_X1   | 0.000 |   0.257 |    0.432 | 
     | add_28_48/g1128/ZN      |   v   | add_28_48/n_0   | AND2_X1   | 0.033 |   0.290 |    0.465 | 
     | add_28_48/g1147/A1      |   v   | add_28_48/n_0   | NOR2_X1   | 0.000 |   0.290 |    0.465 | 
     | add_28_48/g1147/ZN      |   ^   | add_28_48/n_147 | NOR2_X1   | 0.033 |   0.323 |    0.498 | 
     | add_28_48/FE_RC_10_0/A1 |   ^   | add_28_48/n_147 | NOR2_X2   | 0.000 |   0.323 |    0.498 | 
     | add_28_48/FE_RC_10_0/ZN |   v   | add_28_48/n_148 | NOR2_X2   | 0.012 |   0.335 |    0.511 | 
     | add_28_48/g1145/A1      |   v   | add_28_48/n_148 | NOR2_X1   | 0.000 |   0.336 |    0.511 | 
     | add_28_48/g1145/ZN      |   ^   | add_28_48/n_145 | NOR2_X1   | 0.032 |   0.367 |    0.542 | 
     | add_28_48/FE_RC_6_0/A1  |   ^   | add_28_48/n_145 | NOR2_X2   | 0.000 |   0.367 |    0.542 | 
     | add_28_48/FE_RC_6_0/ZN  |   v   | add_28_48/n_146 | NOR2_X2   | 0.012 |   0.379 |    0.554 | 
     | add_28_48/g1143/A1      |   v   | add_28_48/n_146 | NOR2_X1   | 0.000 |   0.379 |    0.554 | 
     | add_28_48/g1143/ZN      |   ^   | add_28_48/n_143 | NOR2_X1   | 0.033 |   0.412 |    0.587 | 
     | add_28_48/FE_RC_2_0/A1  |   ^   | add_28_48/n_143 | NOR2_X2   | 0.000 |   0.412 |    0.587 | 
     | add_28_48/FE_RC_2_0/ZN  |   v   | add_28_48/n_144 | NOR2_X2   | 0.012 |   0.424 |    0.599 | 
     | add_28_48/g1141/A1      |   v   | add_28_48/n_144 | NOR2_X1   | 0.000 |   0.424 |    0.599 | 
     | add_28_48/g1141/ZN      |   ^   | add_28_48/n_141 | NOR2_X1   | 0.034 |   0.458 |    0.633 | 
     | add_28_48/FE_RC_0_0/A1  |   ^   | add_28_48/n_141 | NOR2_X2   | 0.000 |   0.458 |    0.633 | 
     | add_28_48/FE_RC_0_0/ZN  |   v   | add_28_48/n_142 | NOR2_X2   | 0.012 |   0.470 |    0.645 | 
     | add_28_48/g1048/A1      |   v   | add_28_48/n_142 | NOR2_X1   | 0.000 |   0.470 |    0.645 | 
     | add_28_48/g1048/ZN      |   ^   | add_28_48/n_77  | NOR2_X1   | 0.031 |   0.501 |    0.677 | 
     | add_28_48/g3/B1         |   ^   | add_28_48/n_77  | OAI21_X1  | 0.000 |   0.502 |    0.677 | 
     | add_28_48/g3/ZN         |   v   | add_28_48/n_129 | OAI21_X1  | 0.019 |   0.520 |    0.695 | 
     | add_28_48/g1129/A1      |   v   | add_28_48/n_129 | AND2_X2   | 0.000 |   0.520 |    0.695 | 
     | add_28_48/g1129/ZN      |   v   | add_28_48/n_130 | AND2_X2   | 0.031 |   0.551 |    0.726 | 
     | add_28_48/g1042/B1      |   v   | add_28_48/n_130 | OAI21_X2  | 0.000 |   0.551 |    0.726 | 
     | add_28_48/g1042/ZN      |   ^   | add_28_48/n_83  | OAI21_X2  | 0.029 |   0.580 |    0.755 | 
     | add_28_48/g1039/A1      |   ^   | add_28_48/n_83  | NAND2_X1  | 0.000 |   0.580 |    0.755 | 
     | add_28_48/g1039/ZN      |   v   | add_28_48/n_85  | NAND2_X1  | 0.017 |   0.597 |    0.772 | 
     | add_28_48/g1037/A1      |   v   | add_28_48/n_85  | NAND2_X1  | 0.000 |   0.597 |    0.772 | 
     | add_28_48/g1037/ZN      |   ^   | add_28_48/n_86  | NAND2_X1  | 0.021 |   0.618 |    0.793 | 
     | add_28_48/g1125/A       |   ^   | add_28_48/n_86  | XNOR2_X1  | 0.000 |   0.618 |    0.793 | 
     | add_28_48/g1125/ZN      |   v   | n_179           | XNOR2_X1  | 0.019 |   0.637 |    0.812 | 
     | g999/C1                 |   v   | n_179           | AOI222_X1 | 0.000 |   0.637 |    0.813 | 
     | g999/ZN                 |   ^   | n_137           | AOI222_X1 | 0.088 |   0.726 |    0.901 | 
     | g990/A                  |   ^   | n_137           | INV_X1    | 0.000 |   0.726 |    0.901 | 
     | g990/ZN                 |   v   | n_145           | INV_X1    | 0.008 |   0.734 |    0.909 | 
     | C_int_reg[12]/D         |   v   | n_145           | DFF_X1    | 0.000 |   0.734 |    0.909 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                  |       |       |        |       |  Time   |   Time   | 
     |------------------+-------+-------+--------+-------+---------+----------| 
     | clk              |   ^   | clk   |        |       |   0.000 |   -0.175 | 
     | C_int_reg[12]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -0.175 | 
     +------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin C_int_reg[11]/CK 
Endpoint:   C_int_reg[11]/D (v) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[0]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.909
- Arrival Time                  0.702
= Slack Time                    0.206
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                         |       |                 |           |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | clk                     |   ^   | clk             |           |       |   0.000 |    0.206 | 
     | A_int_reg[0]/CK         |   ^   | clk             | DFF_X1    | 0.000 |   0.000 |    0.206 | 
     | A_int_reg[0]/Q          |   ^   | A_int[0]        | DFF_X1    | 0.104 |   0.104 |    0.310 | 
     | add_28_48/g1078/B       |   ^   | A_int[0]        | HA_X1     | 0.000 |   0.104 |    0.311 | 
     | add_28_48/g1078/CO      |   ^   | add_28_48/n_52  | HA_X1     | 0.048 |   0.152 |    0.358 | 
     | add_28_48/g1131/CI      |   ^   | add_28_48/n_52  | FA_X1     | 0.000 |   0.152 |    0.358 | 
     | add_28_48/g1131/CO      |   ^   | add_28_48/n_131 | FA_X1     | 0.046 |   0.198 |    0.404 | 
     | add_28_48/g1130/A       |   ^   | add_28_48/n_131 | INV_X1    | 0.000 |   0.198 |    0.404 | 
     | add_28_48/g1130/ZN      |   v   | add_28_48/n_132 | INV_X1    | 0.015 |   0.213 |    0.419 | 
     | add_28_48/g1072/B1      |   v   | add_28_48/n_132 | OAI21_X2  | 0.000 |   0.213 |    0.420 | 
     | add_28_48/g1072/ZN      |   ^   | add_28_48/n_58  | OAI21_X2  | 0.029 |   0.243 |    0.449 | 
     | add_28_48/g1069/A1      |   ^   | add_28_48/n_58  | NAND2_X1  | 0.000 |   0.243 |    0.449 | 
     | add_28_48/g1069/ZN      |   v   | add_28_48/n_60  | NAND2_X1  | 0.014 |   0.257 |    0.464 | 
     | add_28_48/g1128/A1      |   v   | add_28_48/n_60  | AND2_X1   | 0.000 |   0.257 |    0.464 | 
     | add_28_48/g1128/ZN      |   v   | add_28_48/n_0   | AND2_X1   | 0.033 |   0.290 |    0.496 | 
     | add_28_48/g1147/A1      |   v   | add_28_48/n_0   | NOR2_X1   | 0.000 |   0.290 |    0.496 | 
     | add_28_48/g1147/ZN      |   ^   | add_28_48/n_147 | NOR2_X1   | 0.033 |   0.323 |    0.529 | 
     | add_28_48/FE_RC_10_0/A1 |   ^   | add_28_48/n_147 | NOR2_X2   | 0.000 |   0.323 |    0.530 | 
     | add_28_48/FE_RC_10_0/ZN |   v   | add_28_48/n_148 | NOR2_X2   | 0.012 |   0.335 |    0.542 | 
     | add_28_48/g1145/A1      |   v   | add_28_48/n_148 | NOR2_X1   | 0.000 |   0.336 |    0.542 | 
     | add_28_48/g1145/ZN      |   ^   | add_28_48/n_145 | NOR2_X1   | 0.032 |   0.367 |    0.573 | 
     | add_28_48/FE_RC_6_0/A1  |   ^   | add_28_48/n_145 | NOR2_X2   | 0.000 |   0.367 |    0.573 | 
     | add_28_48/FE_RC_6_0/ZN  |   v   | add_28_48/n_146 | NOR2_X2   | 0.012 |   0.379 |    0.585 | 
     | add_28_48/g1143/A1      |   v   | add_28_48/n_146 | NOR2_X1   | 0.000 |   0.379 |    0.586 | 
     | add_28_48/g1143/ZN      |   ^   | add_28_48/n_143 | NOR2_X1   | 0.033 |   0.412 |    0.618 | 
     | add_28_48/FE_RC_2_0/A1  |   ^   | add_28_48/n_143 | NOR2_X2   | 0.000 |   0.412 |    0.618 | 
     | add_28_48/FE_RC_2_0/ZN  |   v   | add_28_48/n_144 | NOR2_X2   | 0.012 |   0.424 |    0.630 | 
     | add_28_48/g1141/A1      |   v   | add_28_48/n_144 | NOR2_X1   | 0.000 |   0.424 |    0.631 | 
     | add_28_48/g1141/ZN      |   ^   | add_28_48/n_141 | NOR2_X1   | 0.034 |   0.458 |    0.664 | 
     | add_28_48/FE_RC_0_0/A1  |   ^   | add_28_48/n_141 | NOR2_X2   | 0.000 |   0.458 |    0.664 | 
     | add_28_48/FE_RC_0_0/ZN  |   v   | add_28_48/n_142 | NOR2_X2   | 0.012 |   0.470 |    0.676 | 
     | add_28_48/g1048/A1      |   v   | add_28_48/n_142 | NOR2_X1   | 0.000 |   0.470 |    0.676 | 
     | add_28_48/g1048/ZN      |   ^   | add_28_48/n_77  | NOR2_X1   | 0.031 |   0.501 |    0.708 | 
     | add_28_48/g3/B1         |   ^   | add_28_48/n_77  | OAI21_X1  | 0.000 |   0.502 |    0.708 | 
     | add_28_48/g3/ZN         |   v   | add_28_48/n_129 | OAI21_X1  | 0.019 |   0.520 |    0.726 | 
     | add_28_48/g1129/A1      |   v   | add_28_48/n_129 | AND2_X2   | 0.000 |   0.520 |    0.726 | 
     | add_28_48/g1129/ZN      |   v   | add_28_48/n_130 | AND2_X2   | 0.031 |   0.551 |    0.757 | 
     | add_28_48/g1042/B1      |   v   | add_28_48/n_130 | OAI21_X2  | 0.000 |   0.551 |    0.757 | 
     | add_28_48/g1042/ZN      |   ^   | add_28_48/n_83  | OAI21_X2  | 0.029 |   0.580 |    0.786 | 
     | add_28_48/g1126/A       |   ^   | add_28_48/n_83  | XNOR2_X1  | 0.000 |   0.580 |    0.786 | 
     | add_28_48/g1126/ZN      |   v   | n_181           | XNOR2_X1  | 0.023 |   0.603 |    0.809 | 
     | g1000/C1                |   v   | n_181           | AOI222_X1 | 0.000 |   0.604 |    0.810 | 
     | g1000/ZN                |   ^   | n_136           | AOI222_X1 | 0.090 |   0.693 |    0.900 | 
     | g991/A                  |   ^   | n_136           | INV_X1    | 0.000 |   0.694 |    0.900 | 
     | g991/ZN                 |   v   | n_144           | INV_X1    | 0.009 |   0.702 |    0.909 | 
     | C_int_reg[11]/D         |   v   | n_144           | DFF_X1    | 0.000 |   0.702 |    0.909 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                  |       |       |        |       |  Time   |   Time   | 
     |------------------+-------+-------+--------+-------+---------+----------| 
     | clk              |   ^   | clk   |        |       |   0.000 |   -0.206 | 
     | C_int_reg[11]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -0.206 | 
     +------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin C_int_reg[10]/CK 
Endpoint:   C_int_reg[10]/D (v) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[0]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.909
- Arrival Time                  0.702
= Slack Time                    0.207
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                         |       |                 |           |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | clk                     |   ^   | clk             |           |       |   0.000 |    0.207 | 
     | A_int_reg[0]/CK         |   ^   | clk             | DFF_X1    | 0.000 |   0.000 |    0.207 | 
     | A_int_reg[0]/Q          |   ^   | A_int[0]        | DFF_X1    | 0.104 |   0.104 |    0.311 | 
     | add_28_48/g1078/B       |   ^   | A_int[0]        | HA_X1     | 0.000 |   0.104 |    0.312 | 
     | add_28_48/g1078/CO      |   ^   | add_28_48/n_52  | HA_X1     | 0.048 |   0.152 |    0.359 | 
     | add_28_48/g1131/CI      |   ^   | add_28_48/n_52  | FA_X1     | 0.000 |   0.152 |    0.359 | 
     | add_28_48/g1131/CO      |   ^   | add_28_48/n_131 | FA_X1     | 0.046 |   0.198 |    0.405 | 
     | add_28_48/g1130/A       |   ^   | add_28_48/n_131 | INV_X1    | 0.000 |   0.198 |    0.405 | 
     | add_28_48/g1130/ZN      |   v   | add_28_48/n_132 | INV_X1    | 0.015 |   0.213 |    0.420 | 
     | add_28_48/g1072/B1      |   v   | add_28_48/n_132 | OAI21_X2  | 0.000 |   0.213 |    0.421 | 
     | add_28_48/g1072/ZN      |   ^   | add_28_48/n_58  | OAI21_X2  | 0.029 |   0.243 |    0.450 | 
     | add_28_48/g1069/A1      |   ^   | add_28_48/n_58  | NAND2_X1  | 0.000 |   0.243 |    0.450 | 
     | add_28_48/g1069/ZN      |   v   | add_28_48/n_60  | NAND2_X1  | 0.014 |   0.257 |    0.464 | 
     | add_28_48/g1128/A1      |   v   | add_28_48/n_60  | AND2_X1   | 0.000 |   0.257 |    0.464 | 
     | add_28_48/g1128/ZN      |   v   | add_28_48/n_0   | AND2_X1   | 0.033 |   0.290 |    0.497 | 
     | add_28_48/g1147/A1      |   v   | add_28_48/n_0   | NOR2_X1   | 0.000 |   0.290 |    0.497 | 
     | add_28_48/g1147/ZN      |   ^   | add_28_48/n_147 | NOR2_X1   | 0.033 |   0.323 |    0.530 | 
     | add_28_48/FE_RC_10_0/A1 |   ^   | add_28_48/n_147 | NOR2_X2   | 0.000 |   0.323 |    0.530 | 
     | add_28_48/FE_RC_10_0/ZN |   v   | add_28_48/n_148 | NOR2_X2   | 0.012 |   0.335 |    0.543 | 
     | add_28_48/g1145/A1      |   v   | add_28_48/n_148 | NOR2_X1   | 0.000 |   0.335 |    0.543 | 
     | add_28_48/g1145/ZN      |   ^   | add_28_48/n_145 | NOR2_X1   | 0.032 |   0.367 |    0.574 | 
     | add_28_48/FE_RC_6_0/A1  |   ^   | add_28_48/n_145 | NOR2_X2   | 0.000 |   0.367 |    0.574 | 
     | add_28_48/FE_RC_6_0/ZN  |   v   | add_28_48/n_146 | NOR2_X2   | 0.012 |   0.379 |    0.586 | 
     | add_28_48/g1143/A1      |   v   | add_28_48/n_146 | NOR2_X1   | 0.000 |   0.379 |    0.586 | 
     | add_28_48/g1143/ZN      |   ^   | add_28_48/n_143 | NOR2_X1   | 0.033 |   0.412 |    0.619 | 
     | add_28_48/FE_RC_2_0/A1  |   ^   | add_28_48/n_143 | NOR2_X2   | 0.000 |   0.412 |    0.619 | 
     | add_28_48/FE_RC_2_0/ZN  |   v   | add_28_48/n_144 | NOR2_X2   | 0.012 |   0.424 |    0.631 | 
     | add_28_48/g1141/A1      |   v   | add_28_48/n_144 | NOR2_X1   | 0.000 |   0.424 |    0.631 | 
     | add_28_48/g1141/ZN      |   ^   | add_28_48/n_141 | NOR2_X1   | 0.034 |   0.458 |    0.665 | 
     | add_28_48/FE_RC_0_0/A1  |   ^   | add_28_48/n_141 | NOR2_X2   | 0.000 |   0.458 |    0.665 | 
     | add_28_48/FE_RC_0_0/ZN  |   v   | add_28_48/n_142 | NOR2_X2   | 0.012 |   0.470 |    0.677 | 
     | add_28_48/g1048/A1      |   v   | add_28_48/n_142 | NOR2_X1   | 0.000 |   0.470 |    0.677 | 
     | add_28_48/g1048/ZN      |   ^   | add_28_48/n_77  | NOR2_X1   | 0.031 |   0.501 |    0.709 | 
     | add_28_48/g3/B1         |   ^   | add_28_48/n_77  | OAI21_X1  | 0.000 |   0.502 |    0.709 | 
     | add_28_48/g3/ZN         |   v   | add_28_48/n_129 | OAI21_X1  | 0.019 |   0.520 |    0.727 | 
     | add_28_48/g1129/A1      |   v   | add_28_48/n_129 | AND2_X2   | 0.000 |   0.520 |    0.727 | 
     | add_28_48/g1129/ZN      |   v   | add_28_48/n_130 | AND2_X2   | 0.031 |   0.551 |    0.758 | 
     | add_28_48/g1132/A       |   v   | add_28_48/n_130 | XOR2_X1   | 0.000 |   0.551 |    0.758 | 
     | add_28_48/g1132/Z       |   v   | n_183           | XOR2_X1   | 0.053 |   0.605 |    0.812 | 
     | g997/C1                 |   v   | n_183           | AOI222_X1 | 0.000 |   0.605 |    0.812 | 
     | g997/ZN                 |   ^   | n_139           | AOI222_X1 | 0.089 |   0.693 |    0.901 | 
     | g988/A                  |   ^   | n_139           | INV_X1    | 0.000 |   0.693 |    0.901 | 
     | g988/ZN                 |   v   | n_147           | INV_X1    | 0.008 |   0.702 |    0.909 | 
     | C_int_reg[10]/D         |   v   | n_147           | DFF_X1    | 0.000 |   0.702 |    0.909 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                  |       |       |        |       |  Time   |   Time   | 
     |------------------+-------+-------+--------+-------+---------+----------| 
     | clk              |   ^   | clk   |        |       |   0.000 |   -0.207 | 
     | C_int_reg[10]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -0.207 | 
     +------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin C_int_reg[9]/CK 
Endpoint:   C_int_reg[9]/D (v) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.909
- Arrival Time                  0.652
= Slack Time                    0.256
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                         |       |                 |           |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | clk                     |   ^   | clk             |           |       |   0.000 |    0.256 | 
     | A_int_reg[0]/CK         |   ^   | clk             | DFF_X1    | 0.000 |   0.000 |    0.256 | 
     | A_int_reg[0]/Q          |   v   | A_int[0]        | DFF_X1    | 0.093 |   0.093 |    0.349 | 
     | add_28_48/g1078/B       |   v   | A_int[0]        | HA_X1     | 0.000 |   0.093 |    0.349 | 
     | add_28_48/g1078/CO      |   v   | add_28_48/n_52  | HA_X1     | 0.041 |   0.134 |    0.390 | 
     | add_28_48/g1131/CI      |   v   | add_28_48/n_52  | FA_X1     | 0.000 |   0.134 |    0.390 | 
     | add_28_48/g1131/CO      |   v   | add_28_48/n_131 | FA_X1     | 0.067 |   0.201 |    0.457 | 
     | add_28_48/g1130/A       |   v   | add_28_48/n_131 | INV_X1    | 0.000 |   0.201 |    0.457 | 
     | add_28_48/g1130/ZN      |   ^   | add_28_48/n_132 | INV_X1    | 0.027 |   0.228 |    0.484 | 
     | add_28_48/g1072/B1      |   ^   | add_28_48/n_132 | OAI21_X2  | 0.000 |   0.228 |    0.484 | 
     | add_28_48/g1072/ZN      |   v   | add_28_48/n_58  | OAI21_X2  | 0.018 |   0.246 |    0.502 | 
     | add_28_48/g1069/A1      |   v   | add_28_48/n_58  | NAND2_X1  | 0.000 |   0.246 |    0.502 | 
     | add_28_48/g1069/ZN      |   ^   | add_28_48/n_60  | NAND2_X1  | 0.015 |   0.261 |    0.517 | 
     | add_28_48/g1128/A1      |   ^   | add_28_48/n_60  | AND2_X1   | 0.000 |   0.261 |    0.517 | 
     | add_28_48/g1128/ZN      |   ^   | add_28_48/n_0   | AND2_X1   | 0.038 |   0.299 |    0.555 | 
     | add_28_48/g1147/A1      |   ^   | add_28_48/n_0   | NOR2_X1   | 0.000 |   0.299 |    0.555 | 
     | add_28_48/g1147/ZN      |   v   | add_28_48/n_147 | NOR2_X1   | 0.012 |   0.311 |    0.567 | 
     | add_28_48/FE_RC_10_0/A1 |   v   | add_28_48/n_147 | NOR2_X2   | 0.000 |   0.311 |    0.567 | 
     | add_28_48/FE_RC_10_0/ZN |   ^   | add_28_48/n_148 | NOR2_X2   | 0.025 |   0.337 |    0.593 | 
     | add_28_48/g1145/A1      |   ^   | add_28_48/n_148 | NOR2_X1   | 0.000 |   0.337 |    0.593 | 
     | add_28_48/g1145/ZN      |   v   | add_28_48/n_145 | NOR2_X1   | 0.013 |   0.349 |    0.606 | 
     | add_28_48/FE_RC_6_0/A1  |   v   | add_28_48/n_145 | NOR2_X2   | 0.000 |   0.350 |    0.606 | 
     | add_28_48/FE_RC_6_0/ZN  |   ^   | add_28_48/n_146 | NOR2_X2   | 0.026 |   0.375 |    0.631 | 
     | add_28_48/g1143/A1      |   ^   | add_28_48/n_146 | NOR2_X1   | 0.000 |   0.375 |    0.632 | 
     | add_28_48/g1143/ZN      |   v   | add_28_48/n_143 | NOR2_X1   | 0.013 |   0.388 |    0.645 | 
     | add_28_48/FE_RC_2_0/A1  |   v   | add_28_48/n_143 | NOR2_X2   | 0.000 |   0.389 |    0.645 | 
     | add_28_48/FE_RC_2_0/ZN  |   ^   | add_28_48/n_144 | NOR2_X2   | 0.025 |   0.414 |    0.670 | 
     | add_28_48/g1141/A1      |   ^   | add_28_48/n_144 | NOR2_X1   | 0.000 |   0.414 |    0.670 | 
     | add_28_48/g1141/ZN      |   v   | add_28_48/n_141 | NOR2_X1   | 0.014 |   0.428 |    0.684 | 
     | add_28_48/FE_RC_0_0/A1  |   v   | add_28_48/n_141 | NOR2_X2   | 0.000 |   0.428 |    0.684 | 
     | add_28_48/FE_RC_0_0/ZN  |   ^   | add_28_48/n_142 | NOR2_X2   | 0.026 |   0.453 |    0.710 | 
     | add_28_48/g1048/A1      |   ^   | add_28_48/n_142 | NOR2_X1   | 0.000 |   0.453 |    0.710 | 
     | add_28_48/g1048/ZN      |   v   | add_28_48/n_77  | NOR2_X1   | 0.013 |   0.467 |    0.723 | 
     | add_28_48/g1046/A1      |   v   | add_28_48/n_77  | OR2_X1    | 0.000 |   0.467 |    0.723 | 
     | add_28_48/g1046/ZN      |   v   | add_28_48/n_79  | OR2_X1    | 0.047 |   0.513 |    0.770 | 
     | add_28_48/g1044/A       |   v   | add_28_48/n_79  | XNOR2_X1  | 0.000 |   0.513 |    0.770 | 
     | add_28_48/g1044/ZN      |   v   | n_185           | XNOR2_X1  | 0.042 |   0.555 |    0.811 | 
     | g1022/C1                |   v   | n_185           | AOI222_X1 | 0.000 |   0.555 |    0.812 | 
     | g1022/ZN                |   ^   | n_114           | AOI222_X1 | 0.088 |   0.643 |    0.899 | 
     | g1013/A                 |   ^   | n_114           | INV_X1    | 0.000 |   0.643 |    0.899 | 
     | g1013/ZN                |   v   | n_123           | INV_X1    | 0.010 |   0.652 |    0.909 | 
     | C_int_reg[9]/D          |   v   | n_123           | DFF_X1    | 0.000 |   0.652 |    0.909 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                 |       |       |        |       |  Time   |   Time   | 
     |-----------------+-------+-------+--------+-------+---------+----------| 
     | clk             |   ^   | clk   |        |       |   0.000 |   -0.256 | 
     | C_int_reg[9]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -0.256 | 
     +-----------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin C_int_reg[8]/CK 
Endpoint:   C_int_reg[8]/D (v) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.909
- Arrival Time                  0.607
= Slack Time                    0.301
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                         |       |                 |           |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | clk                     |   ^   | clk             |           |       |   0.000 |    0.301 | 
     | A_int_reg[0]/CK         |   ^   | clk             | DFF_X1    | 0.000 |   0.000 |    0.301 | 
     | A_int_reg[0]/Q          |   ^   | A_int[0]        | DFF_X1    | 0.104 |   0.104 |    0.405 | 
     | add_28_48/g1078/B       |   ^   | A_int[0]        | HA_X1     | 0.000 |   0.104 |    0.406 | 
     | add_28_48/g1078/CO      |   ^   | add_28_48/n_52  | HA_X1     | 0.048 |   0.152 |    0.453 | 
     | add_28_48/g1131/CI      |   ^   | add_28_48/n_52  | FA_X1     | 0.000 |   0.152 |    0.453 | 
     | add_28_48/g1131/CO      |   ^   | add_28_48/n_131 | FA_X1     | 0.046 |   0.198 |    0.500 | 
     | add_28_48/g1130/A       |   ^   | add_28_48/n_131 | INV_X1    | 0.000 |   0.198 |    0.500 | 
     | add_28_48/g1130/ZN      |   v   | add_28_48/n_132 | INV_X1    | 0.015 |   0.213 |    0.515 | 
     | add_28_48/g1072/B1      |   v   | add_28_48/n_132 | OAI21_X2  | 0.000 |   0.213 |    0.515 | 
     | add_28_48/g1072/ZN      |   ^   | add_28_48/n_58  | OAI21_X2  | 0.029 |   0.243 |    0.544 | 
     | add_28_48/g1069/A1      |   ^   | add_28_48/n_58  | NAND2_X1  | 0.000 |   0.243 |    0.544 | 
     | add_28_48/g1069/ZN      |   v   | add_28_48/n_60  | NAND2_X1  | 0.014 |   0.257 |    0.559 | 
     | add_28_48/g1128/A1      |   v   | add_28_48/n_60  | AND2_X1   | 0.000 |   0.257 |    0.559 | 
     | add_28_48/g1128/ZN      |   v   | add_28_48/n_0   | AND2_X1   | 0.033 |   0.290 |    0.591 | 
     | add_28_48/g1147/A1      |   v   | add_28_48/n_0   | NOR2_X1   | 0.000 |   0.290 |    0.592 | 
     | add_28_48/g1147/ZN      |   ^   | add_28_48/n_147 | NOR2_X1   | 0.033 |   0.323 |    0.625 | 
     | add_28_48/FE_RC_10_0/A1 |   ^   | add_28_48/n_147 | NOR2_X2   | 0.000 |   0.323 |    0.625 | 
     | add_28_48/FE_RC_10_0/ZN |   v   | add_28_48/n_148 | NOR2_X2   | 0.012 |   0.335 |    0.637 | 
     | add_28_48/g1145/A1      |   v   | add_28_48/n_148 | NOR2_X1   | 0.000 |   0.336 |    0.637 | 
     | add_28_48/g1145/ZN      |   ^   | add_28_48/n_145 | NOR2_X1   | 0.032 |   0.367 |    0.668 | 
     | add_28_48/FE_RC_6_0/A1  |   ^   | add_28_48/n_145 | NOR2_X2   | 0.000 |   0.367 |    0.668 | 
     | add_28_48/FE_RC_6_0/ZN  |   v   | add_28_48/n_146 | NOR2_X2   | 0.012 |   0.379 |    0.681 | 
     | add_28_48/g1143/A1      |   v   | add_28_48/n_146 | NOR2_X1   | 0.000 |   0.379 |    0.681 | 
     | add_28_48/g1143/ZN      |   ^   | add_28_48/n_143 | NOR2_X1   | 0.033 |   0.412 |    0.713 | 
     | add_28_48/FE_RC_2_0/A1  |   ^   | add_28_48/n_143 | NOR2_X2   | 0.000 |   0.412 |    0.714 | 
     | add_28_48/FE_RC_2_0/ZN  |   v   | add_28_48/n_144 | NOR2_X2   | 0.012 |   0.424 |    0.726 | 
     | add_28_48/g1141/A1      |   v   | add_28_48/n_144 | NOR2_X1   | 0.000 |   0.424 |    0.726 | 
     | add_28_48/g1141/ZN      |   ^   | add_28_48/n_141 | NOR2_X1   | 0.034 |   0.458 |    0.759 | 
     | add_28_48/FE_RC_0_0/A1  |   ^   | add_28_48/n_141 | NOR2_X2   | 0.000 |   0.458 |    0.759 | 
     | add_28_48/FE_RC_0_0/ZN  |   v   | add_28_48/n_142 | NOR2_X2   | 0.012 |   0.470 |    0.771 | 
     | add_28_48/g1047/A       |   v   | add_28_48/n_142 | XNOR2_X1  | 0.000 |   0.470 |    0.772 | 
     | add_28_48/g1047/ZN      |   v   | n_187           | XNOR2_X1  | 0.041 |   0.511 |    0.812 | 
     | g1021/C1                |   v   | n_187           | AOI222_X1 | 0.000 |   0.511 |    0.812 | 
     | g1021/ZN                |   ^   | n_115           | AOI222_X1 | 0.088 |   0.599 |    0.900 | 
     | g1012/A                 |   ^   | n_115           | INV_X1    | 0.000 |   0.599 |    0.900 | 
     | g1012/ZN                |   v   | n_124           | INV_X1    | 0.009 |   0.607 |    0.909 | 
     | C_int_reg[8]/D          |   v   | n_124           | DFF_X1    | 0.000 |   0.607 |    0.909 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                 |       |       |        |       |  Time   |   Time   | 
     |-----------------+-------+-------+--------+-------+---------+----------| 
     | clk             |   ^   | clk   |        |       |   0.000 |   -0.301 | 
     | C_int_reg[8]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -0.301 | 
     +-----------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin C_int_reg[7]/CK 
Endpoint:   C_int_reg[7]/D (v) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.909
- Arrival Time                  0.575
= Slack Time                    0.333
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                         |       |                 |           |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | clk                     |   ^   | clk             |           |       |   0.000 |    0.333 | 
     | A_int_reg[0]/CK         |   ^   | clk             | DFF_X1    | 0.000 |   0.000 |    0.333 | 
     | A_int_reg[0]/Q          |   ^   | A_int[0]        | DFF_X1    | 0.104 |   0.104 |    0.437 | 
     | add_28_48/g1078/B       |   ^   | A_int[0]        | HA_X1     | 0.000 |   0.104 |    0.438 | 
     | add_28_48/g1078/CO      |   ^   | add_28_48/n_52  | HA_X1     | 0.048 |   0.152 |    0.485 | 
     | add_28_48/g1131/CI      |   ^   | add_28_48/n_52  | FA_X1     | 0.000 |   0.152 |    0.485 | 
     | add_28_48/g1131/CO      |   ^   | add_28_48/n_131 | FA_X1     | 0.046 |   0.198 |    0.532 | 
     | add_28_48/g1130/A       |   ^   | add_28_48/n_131 | INV_X1    | 0.000 |   0.198 |    0.532 | 
     | add_28_48/g1130/ZN      |   v   | add_28_48/n_132 | INV_X1    | 0.015 |   0.213 |    0.547 | 
     | add_28_48/g1072/B1      |   v   | add_28_48/n_132 | OAI21_X2  | 0.000 |   0.213 |    0.547 | 
     | add_28_48/g1072/ZN      |   ^   | add_28_48/n_58  | OAI21_X2  | 0.029 |   0.243 |    0.576 | 
     | add_28_48/g1069/A1      |   ^   | add_28_48/n_58  | NAND2_X1  | 0.000 |   0.243 |    0.576 | 
     | add_28_48/g1069/ZN      |   v   | add_28_48/n_60  | NAND2_X1  | 0.014 |   0.257 |    0.591 | 
     | add_28_48/g1128/A1      |   v   | add_28_48/n_60  | AND2_X1   | 0.000 |   0.257 |    0.591 | 
     | add_28_48/g1128/ZN      |   v   | add_28_48/n_0   | AND2_X1   | 0.033 |   0.290 |    0.623 | 
     | add_28_48/g1147/A1      |   v   | add_28_48/n_0   | NOR2_X1   | 0.000 |   0.290 |    0.624 | 
     | add_28_48/g1147/ZN      |   ^   | add_28_48/n_147 | NOR2_X1   | 0.033 |   0.323 |    0.657 | 
     | add_28_48/FE_RC_10_0/A1 |   ^   | add_28_48/n_147 | NOR2_X2   | 0.000 |   0.323 |    0.657 | 
     | add_28_48/FE_RC_10_0/ZN |   v   | add_28_48/n_148 | NOR2_X2   | 0.012 |   0.335 |    0.669 | 
     | add_28_48/g1145/A1      |   v   | add_28_48/n_148 | NOR2_X1   | 0.000 |   0.336 |    0.669 | 
     | add_28_48/g1145/ZN      |   ^   | add_28_48/n_145 | NOR2_X1   | 0.032 |   0.367 |    0.700 | 
     | add_28_48/FE_RC_6_0/A1  |   ^   | add_28_48/n_145 | NOR2_X2   | 0.000 |   0.367 |    0.700 | 
     | add_28_48/FE_RC_6_0/ZN  |   v   | add_28_48/n_146 | NOR2_X2   | 0.012 |   0.379 |    0.713 | 
     | add_28_48/g1143/A1      |   v   | add_28_48/n_146 | NOR2_X1   | 0.000 |   0.379 |    0.713 | 
     | add_28_48/g1143/ZN      |   ^   | add_28_48/n_143 | NOR2_X1   | 0.033 |   0.412 |    0.745 | 
     | add_28_48/FE_RC_2_0/A1  |   ^   | add_28_48/n_143 | NOR2_X2   | 0.000 |   0.412 |    0.746 | 
     | add_28_48/FE_RC_2_0/ZN  |   v   | add_28_48/n_144 | NOR2_X2   | 0.012 |   0.424 |    0.758 | 
     | add_28_48/g1133/A       |   v   | add_28_48/n_144 | XOR2_X1   | 0.000 |   0.424 |    0.758 | 
     | add_28_48/g1133/Z       |   v   | n_189           | XOR2_X1   | 0.052 |   0.476 |    0.810 | 
     | g1020/C1                |   v   | n_189           | AOI222_X1 | 0.000 |   0.476 |    0.810 | 
     | g1020/ZN                |   ^   | n_116           | AOI222_X1 | 0.090 |   0.566 |    0.900 | 
     | g1011/A                 |   ^   | n_116           | INV_X1    | 0.000 |   0.566 |    0.900 | 
     | g1011/ZN                |   v   | n_125           | INV_X1    | 0.009 |   0.575 |    0.909 | 
     | C_int_reg[7]/D          |   v   | n_125           | DFF_X1    | 0.000 |   0.575 |    0.909 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                 |       |       |        |       |  Time   |   Time   | 
     |-----------------+-------+-------+--------+-------+---------+----------| 
     | clk             |   ^   | clk   |        |       |   0.000 |   -0.333 | 
     | C_int_reg[7]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -0.333 | 
     +-----------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin C_int_reg[6]/CK 
Endpoint:   C_int_reg[6]/D (v) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.909
- Arrival Time                  0.529
= Slack Time                    0.379
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                         |       |                 |           |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | clk                     |   ^   | clk             |           |       |   0.000 |    0.380 | 
     | A_int_reg[0]/CK         |   ^   | clk             | DFF_X1    | 0.000 |   0.000 |    0.380 | 
     | A_int_reg[0]/Q          |   ^   | A_int[0]        | DFF_X1    | 0.104 |   0.104 |    0.484 | 
     | add_28_48/g1078/B       |   ^   | A_int[0]        | HA_X1     | 0.000 |   0.104 |    0.484 | 
     | add_28_48/g1078/CO      |   ^   | add_28_48/n_52  | HA_X1     | 0.048 |   0.152 |    0.531 | 
     | add_28_48/g1131/CI      |   ^   | add_28_48/n_52  | FA_X1     | 0.000 |   0.152 |    0.532 | 
     | add_28_48/g1131/CO      |   ^   | add_28_48/n_131 | FA_X1     | 0.046 |   0.198 |    0.578 | 
     | add_28_48/g1130/A       |   ^   | add_28_48/n_131 | INV_X1    | 0.000 |   0.198 |    0.578 | 
     | add_28_48/g1130/ZN      |   v   | add_28_48/n_132 | INV_X1    | 0.015 |   0.213 |    0.593 | 
     | add_28_48/g1072/B1      |   v   | add_28_48/n_132 | OAI21_X2  | 0.000 |   0.213 |    0.593 | 
     | add_28_48/g1072/ZN      |   ^   | add_28_48/n_58  | OAI21_X2  | 0.029 |   0.243 |    0.622 | 
     | add_28_48/g1069/A1      |   ^   | add_28_48/n_58  | NAND2_X1  | 0.000 |   0.243 |    0.622 | 
     | add_28_48/g1069/ZN      |   v   | add_28_48/n_60  | NAND2_X1  | 0.014 |   0.257 |    0.637 | 
     | add_28_48/g1128/A1      |   v   | add_28_48/n_60  | AND2_X1   | 0.000 |   0.257 |    0.637 | 
     | add_28_48/g1128/ZN      |   v   | add_28_48/n_0   | AND2_X1   | 0.033 |   0.290 |    0.670 | 
     | add_28_48/g1147/A1      |   v   | add_28_48/n_0   | NOR2_X1   | 0.000 |   0.290 |    0.670 | 
     | add_28_48/g1147/ZN      |   ^   | add_28_48/n_147 | NOR2_X1   | 0.033 |   0.323 |    0.703 | 
     | add_28_48/FE_RC_10_0/A1 |   ^   | add_28_48/n_147 | NOR2_X2   | 0.000 |   0.323 |    0.703 | 
     | add_28_48/FE_RC_10_0/ZN |   v   | add_28_48/n_148 | NOR2_X2   | 0.012 |   0.335 |    0.715 | 
     | add_28_48/g1145/A1      |   v   | add_28_48/n_148 | NOR2_X1   | 0.000 |   0.336 |    0.715 | 
     | add_28_48/g1145/ZN      |   ^   | add_28_48/n_145 | NOR2_X1   | 0.032 |   0.367 |    0.747 | 
     | add_28_48/FE_RC_6_0/A1  |   ^   | add_28_48/n_145 | NOR2_X2   | 0.000 |   0.367 |    0.747 | 
     | add_28_48/FE_RC_6_0/ZN  |   v   | add_28_48/n_146 | NOR2_X2   | 0.012 |   0.379 |    0.759 | 
     | add_28_48/g1134/A       |   v   | add_28_48/n_146 | XOR2_X1   | 0.000 |   0.379 |    0.759 | 
     | add_28_48/g1134/Z       |   v   | n_191           | XOR2_X1   | 0.052 |   0.431 |    0.811 | 
     | g1019/C1                |   v   | n_191           | AOI222_X1 | 0.000 |   0.432 |    0.811 | 
     | g1019/ZN                |   ^   | n_117           | AOI222_X1 | 0.090 |   0.521 |    0.901 | 
     | g1010/A                 |   ^   | n_117           | INV_X1    | 0.000 |   0.521 |    0.901 | 
     | g1010/ZN                |   v   | n_126           | INV_X1    | 0.008 |   0.529 |    0.909 | 
     | C_int_reg[6]/D          |   v   | n_126           | DFF_X1    | 0.000 |   0.529 |    0.909 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                 |       |       |        |       |  Time   |   Time   | 
     |-----------------+-------+-------+--------+-------+---------+----------| 
     | clk             |   ^   | clk   |        |       |   0.000 |   -0.379 | 
     | C_int_reg[6]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -0.379 | 
     +-----------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin C_int_reg[5]/CK 
Endpoint:   C_int_reg[5]/D (v) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.909
- Arrival Time                  0.484
= Slack Time                    0.425
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                         |       |                 |           |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | clk                     |   ^   | clk             |           |       |   0.000 |    0.425 | 
     | A_int_reg[0]/CK         |   ^   | clk             | DFF_X1    | 0.000 |   0.000 |    0.425 | 
     | A_int_reg[0]/Q          |   ^   | A_int[0]        | DFF_X1    | 0.104 |   0.104 |    0.529 | 
     | add_28_48/g1078/B       |   ^   | A_int[0]        | HA_X1     | 0.000 |   0.104 |    0.529 | 
     | add_28_48/g1078/CO      |   ^   | add_28_48/n_52  | HA_X1     | 0.048 |   0.152 |    0.577 | 
     | add_28_48/g1131/CI      |   ^   | add_28_48/n_52  | FA_X1     | 0.000 |   0.152 |    0.577 | 
     | add_28_48/g1131/CO      |   ^   | add_28_48/n_131 | FA_X1     | 0.046 |   0.198 |    0.623 | 
     | add_28_48/g1130/A       |   ^   | add_28_48/n_131 | INV_X1    | 0.000 |   0.198 |    0.623 | 
     | add_28_48/g1130/ZN      |   v   | add_28_48/n_132 | INV_X1    | 0.015 |   0.213 |    0.638 | 
     | add_28_48/g1072/B1      |   v   | add_28_48/n_132 | OAI21_X2  | 0.000 |   0.213 |    0.638 | 
     | add_28_48/g1072/ZN      |   ^   | add_28_48/n_58  | OAI21_X2  | 0.029 |   0.243 |    0.667 | 
     | add_28_48/g1069/A1      |   ^   | add_28_48/n_58  | NAND2_X1  | 0.000 |   0.243 |    0.667 | 
     | add_28_48/g1069/ZN      |   v   | add_28_48/n_60  | NAND2_X1  | 0.014 |   0.257 |    0.682 | 
     | add_28_48/g1128/A1      |   v   | add_28_48/n_60  | AND2_X1   | 0.000 |   0.257 |    0.682 | 
     | add_28_48/g1128/ZN      |   v   | add_28_48/n_0   | AND2_X1   | 0.033 |   0.290 |    0.715 | 
     | add_28_48/g1147/A1      |   v   | add_28_48/n_0   | NOR2_X1   | 0.000 |   0.290 |    0.715 | 
     | add_28_48/g1147/ZN      |   ^   | add_28_48/n_147 | NOR2_X1   | 0.033 |   0.323 |    0.748 | 
     | add_28_48/FE_RC_10_0/A1 |   ^   | add_28_48/n_147 | NOR2_X2   | 0.000 |   0.323 |    0.748 | 
     | add_28_48/FE_RC_10_0/ZN |   v   | add_28_48/n_148 | NOR2_X2   | 0.012 |   0.335 |    0.760 | 
     | add_28_48/g1135/A       |   v   | add_28_48/n_148 | XOR2_X1   | 0.000 |   0.336 |    0.760 | 
     | add_28_48/g1135/Z       |   v   | n_193           | XOR2_X1   | 0.052 |   0.388 |    0.812 | 
     | g1018/C1                |   v   | n_193           | AOI222_X1 | 0.000 |   0.388 |    0.813 | 
     | g1018/ZN                |   ^   | n_118           | AOI222_X1 | 0.088 |   0.476 |    0.901 | 
     | g1009/A                 |   ^   | n_118           | INV_X1    | 0.000 |   0.476 |    0.901 | 
     | g1009/ZN                |   v   | n_127           | INV_X1    | 0.008 |   0.484 |    0.909 | 
     | C_int_reg[5]/D          |   v   | n_127           | DFF_X1    | 0.000 |   0.484 |    0.909 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                 |       |       |        |       |  Time   |   Time   | 
     |-----------------+-------+-------+--------+-------+---------+----------| 
     | clk             |   ^   | clk   |        |       |   0.000 |   -0.425 | 
     | C_int_reg[5]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -0.425 | 
     +-----------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin C_int_reg[4]/CK 
Endpoint:   C_int_reg[4]/D (v) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.909
- Arrival Time                  0.442
= Slack Time                    0.467
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                    |       |                 |           |       |  Time   |   Time   | 
     |--------------------+-------+-----------------+-----------+-------+---------+----------| 
     | clk                |   ^   | clk             |           |       |   0.000 |    0.467 | 
     | A_int_reg[0]/CK    |   ^   | clk             | DFF_X1    | 0.000 |   0.000 |    0.467 | 
     | A_int_reg[0]/Q     |   ^   | A_int[0]        | DFF_X1    | 0.104 |   0.104 |    0.571 | 
     | add_28_48/g1078/B  |   ^   | A_int[0]        | HA_X1     | 0.000 |   0.104 |    0.571 | 
     | add_28_48/g1078/CO |   ^   | add_28_48/n_52  | HA_X1     | 0.048 |   0.152 |    0.619 | 
     | add_28_48/g1131/CI |   ^   | add_28_48/n_52  | FA_X1     | 0.000 |   0.152 |    0.619 | 
     | add_28_48/g1131/CO |   ^   | add_28_48/n_131 | FA_X1     | 0.046 |   0.198 |    0.665 | 
     | add_28_48/g1130/A  |   ^   | add_28_48/n_131 | INV_X1    | 0.000 |   0.198 |    0.665 | 
     | add_28_48/g1130/ZN |   v   | add_28_48/n_132 | INV_X1    | 0.015 |   0.213 |    0.680 | 
     | add_28_48/g1072/B1 |   v   | add_28_48/n_132 | OAI21_X2  | 0.000 |   0.213 |    0.680 | 
     | add_28_48/g1072/ZN |   ^   | add_28_48/n_58  | OAI21_X2  | 0.029 |   0.243 |    0.710 | 
     | add_28_48/g1069/A1 |   ^   | add_28_48/n_58  | NAND2_X1  | 0.000 |   0.243 |    0.710 | 
     | add_28_48/g1069/ZN |   v   | add_28_48/n_60  | NAND2_X1  | 0.014 |   0.257 |    0.724 | 
     | add_28_48/g1128/A1 |   v   | add_28_48/n_60  | AND2_X1   | 0.000 |   0.257 |    0.724 | 
     | add_28_48/g1128/ZN |   v   | add_28_48/n_0   | AND2_X1   | 0.033 |   0.290 |    0.757 | 
     | add_28_48/g1136/A  |   v   | add_28_48/n_0   | XOR2_X1   | 0.000 |   0.290 |    0.757 | 
     | add_28_48/g1136/Z  |   v   | n_195           | XOR2_X1   | 0.053 |   0.343 |    0.810 | 
     | g1017/C1           |   v   | n_195           | AOI222_X1 | 0.000 |   0.343 |    0.810 | 
     | g1017/ZN           |   ^   | n_119           | AOI222_X1 | 0.089 |   0.432 |    0.900 | 
     | g1008/A            |   ^   | n_119           | INV_X1    | 0.000 |   0.433 |    0.900 | 
     | g1008/ZN           |   v   | n_128           | INV_X1    | 0.009 |   0.442 |    0.909 | 
     | C_int_reg[4]/D     |   v   | n_128           | DFF_X1    | 0.000 |   0.442 |    0.909 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                 |       |       |        |       |  Time   |   Time   | 
     |-----------------+-------+-------+--------+-------+---------+----------| 
     | clk             |   ^   | clk   |        |       |   0.000 |   -0.467 | 
     | C_int_reg[4]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -0.467 | 
     +-----------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin C_int_reg[3]/CK 
Endpoint:   C_int_reg[3]/D (v) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.909
- Arrival Time                  0.390
= Slack Time                    0.518
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                    |       |                 |           |       |  Time   |   Time   | 
     |--------------------+-------+-----------------+-----------+-------+---------+----------| 
     | clk                |   ^   | clk             |           |       |   0.000 |    0.518 | 
     | A_int_reg[0]/CK    |   ^   | clk             | DFF_X1    | 0.000 |   0.000 |    0.518 | 
     | A_int_reg[0]/Q     |   v   | A_int[0]        | DFF_X1    | 0.093 |   0.093 |    0.611 | 
     | add_28_48/g1078/B  |   v   | A_int[0]        | HA_X1     | 0.000 |   0.093 |    0.611 | 
     | add_28_48/g1078/CO |   v   | add_28_48/n_52  | HA_X1     | 0.041 |   0.134 |    0.652 | 
     | add_28_48/g1131/CI |   v   | add_28_48/n_52  | FA_X1     | 0.000 |   0.134 |    0.652 | 
     | add_28_48/g1131/CO |   v   | add_28_48/n_131 | FA_X1     | 0.067 |   0.201 |    0.719 | 
     | add_28_48/g1130/A  |   v   | add_28_48/n_131 | INV_X1    | 0.000 |   0.201 |    0.719 | 
     | add_28_48/g1130/ZN |   ^   | add_28_48/n_132 | INV_X1    | 0.027 |   0.228 |    0.746 | 
     | add_28_48/g1072/B1 |   ^   | add_28_48/n_132 | OAI21_X2  | 0.000 |   0.228 |    0.746 | 
     | add_28_48/g1072/ZN |   v   | add_28_48/n_58  | OAI21_X2  | 0.018 |   0.246 |    0.764 | 
     | add_28_48/g1127/A  |   v   | add_28_48/n_58  | XNOR2_X1  | 0.000 |   0.246 |    0.764 | 
     | add_28_48/g1127/ZN |   v   | n_197           | XNOR2_X1  | 0.041 |   0.287 |    0.806 | 
     | g1016/C2           |   v   | n_197           | AOI222_X1 | 0.000 |   0.287 |    0.806 | 
     | g1016/ZN           |   ^   | n_120           | AOI222_X1 | 0.094 |   0.381 |    0.900 | 
     | g1007/A            |   ^   | n_120           | INV_X1    | 0.000 |   0.381 |    0.900 | 
     | g1007/ZN           |   v   | n_129           | INV_X1    | 0.009 |   0.390 |    0.909 | 
     | C_int_reg[3]/D     |   v   | n_129           | DFF_X1    | 0.000 |   0.390 |    0.909 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                 |       |       |        |       |  Time   |   Time   | 
     |-----------------+-------+-------+--------+-------+---------+----------| 
     | clk             |   ^   | clk   |        |       |   0.000 |   -0.518 | 
     | C_int_reg[3]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -0.518 | 
     +-----------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin C_int_reg[2]/CK 
Endpoint:   C_int_reg[2]/D (v) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.908
- Arrival Time                  0.365
= Slack Time                    0.544
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                    |       |                 |           |       |  Time   |   Time   | 
     |--------------------+-------+-----------------+-----------+-------+---------+----------| 
     | clk                |   ^   | clk             |           |       |   0.000 |    0.544 | 
     | A_int_reg[0]/CK    |   ^   | clk             | DFF_X1    | 0.000 |   0.000 |    0.544 | 
     | A_int_reg[0]/Q     |   ^   | A_int[0]        | DFF_X1    | 0.104 |   0.104 |    0.648 | 
     | add_28_48/g1078/B  |   ^   | A_int[0]        | HA_X1     | 0.000 |   0.104 |    0.648 | 
     | add_28_48/g1078/CO |   ^   | add_28_48/n_52  | HA_X1     | 0.048 |   0.152 |    0.696 | 
     | add_28_48/g1131/CI |   ^   | add_28_48/n_52  | FA_X1     | 0.000 |   0.152 |    0.696 | 
     | add_28_48/g1131/CO |   ^   | add_28_48/n_131 | FA_X1     | 0.046 |   0.198 |    0.742 | 
     | add_28_48/g1130/A  |   ^   | add_28_48/n_131 | INV_X1    | 0.000 |   0.198 |    0.742 | 
     | add_28_48/g1130/ZN |   v   | add_28_48/n_132 | INV_X1    | 0.015 |   0.213 |    0.757 | 
     | add_28_48/g1137/A  |   v   | add_28_48/n_132 | XOR2_X1   | 0.000 |   0.213 |    0.757 | 
     | add_28_48/g1137/Z  |   v   | n_199           | XOR2_X1   | 0.052 |   0.266 |    0.809 | 
     | g1015/B2           |   v   | n_199           | AOI222_X1 | 0.000 |   0.266 |    0.809 | 
     | g1015/ZN           |   ^   | n_121           | AOI222_X1 | 0.088 |   0.354 |    0.898 | 
     | g1006/A            |   ^   | n_121           | INV_X1    | 0.000 |   0.354 |    0.898 | 
     | g1006/ZN           |   v   | n_130           | INV_X1    | 0.011 |   0.365 |    0.908 | 
     | C_int_reg[2]/D     |   v   | n_130           | DFF_X1    | 0.000 |   0.365 |    0.908 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                 |       |       |        |       |  Time   |   Time   | 
     |-----------------+-------+-------+--------+-------+---------+----------| 
     | clk             |   ^   | clk   |        |       |   0.000 |   -0.544 | 
     | C_int_reg[2]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -0.544 | 
     +-----------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin C_int_reg[1]/CK 
Endpoint:   C_int_reg[1]/D (v) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.909
- Arrival Time                  0.349
= Slack Time                    0.559
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                    |       |                |           |       |  Time   |   Time   | 
     |--------------------+-------+----------------+-----------+-------+---------+----------| 
     | clk                |   ^   | clk            |           |       |   0.000 |    0.559 | 
     | A_int_reg[0]/CK    |   ^   | clk            | DFF_X1    | 0.000 |   0.000 |    0.559 | 
     | A_int_reg[0]/Q     |   ^   | A_int[0]       | DFF_X1    | 0.104 |   0.104 |    0.663 | 
     | add_33_48/g1197/B  |   ^   | A_int[0]       | HA_X1     | 0.000 |   0.104 |    0.664 | 
     | add_33_48/g1197/CO |   ^   | add_33_48/n_54 | HA_X1     | 0.047 |   0.151 |    0.711 | 
     | add_33_48/g1257/CI |   ^   | add_33_48/n_54 | FA_X1     | 0.000 |   0.151 |    0.711 | 
     | add_33_48/g1257/S  |   v   | n_200          | FA_X1     | 0.092 |   0.243 |    0.803 | 
     | g1014/C2           |   v   | n_200          | AOI222_X1 | 0.000 |   0.243 |    0.803 | 
     | g1014/ZN           |   ^   | n_122          | AOI222_X1 | 0.097 |   0.340 |    0.900 | 
     | g1005/A            |   ^   | n_122          | INV_X1    | 0.000 |   0.341 |    0.900 | 
     | g1005/ZN           |   v   | n_131          | INV_X1    | 0.009 |   0.349 |    0.909 | 
     | C_int_reg[1]/D     |   v   | n_131          | DFF_X1    | 0.000 |   0.349 |    0.909 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                 |       |       |        |       |  Time   |   Time   | 
     |-----------------+-------+-------+--------+-------+---------+----------| 
     | clk             |   ^   | clk   |        |       |   0.000 |   -0.559 | 
     | C_int_reg[1]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -0.559 | 
     +-----------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin B_int_reg[3]/CK 
Endpoint:   B_int_reg[3]/D (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.911
- Arrival Time                  0.313
= Slack Time                    0.597
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |  Cell   | Delay | Arrival | Required | 
     |                 |       |          |         |       |  Time   |   Time   | 
     |-----------------+-------+----------+---------+-------+---------+----------| 
     | clk             |   ^   | clk      |         |       |   0.000 |    0.597 | 
     | state_reg[1]/CK |   ^   | clk      | DFF_X1  | 0.000 |   0.000 |    0.597 | 
     | state_reg[1]/Q  |   v   | state[1] | DFF_X1  | 0.098 |   0.098 |    0.695 | 
     | g1184/A1        |   v   | state[1] | OR2_X4  | 0.000 |   0.098 |    0.696 | 
     | g1184/ZN        |   v   | n_5      | OR2_X4  | 0.067 |   0.165 |    0.763 | 
     | g1183/A         |   v   | n_5      | INV_X1  | 0.004 |   0.170 |    0.767 | 
     | g1183/ZN        |   ^   | n_4      | INV_X1  | 0.053 |   0.223 |    0.821 | 
     | g1148/S         |   ^   | n_4      | MUX2_X1 | 0.001 |   0.224 |    0.821 | 
     | g1148/Z         |   v   | n_40     | MUX2_X1 | 0.061 |   0.284 |    0.882 | 
     | g1077/A1        |   v   | n_40     | AND2_X1 | 0.000 |   0.284 |    0.882 | 
     | g1077/ZN        |   v   | n_109    | AND2_X1 | 0.029 |   0.313 |    0.911 | 
     | B_int_reg[3]/D  |   v   | n_109    | DFF_X1  | 0.000 |   0.313 |    0.911 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                 |       |       |        |       |  Time   |   Time   | 
     |-----------------+-------+-------+--------+-------+---------+----------| 
     | clk             |   ^   | clk   |        |       |   0.000 |   -0.597 | 
     | B_int_reg[3]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -0.597 | 
     +-----------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin B_int_reg[1]/CK 
Endpoint:   B_int_reg[1]/D (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.911
- Arrival Time                  0.313
= Slack Time                    0.598
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |  Cell   | Delay | Arrival | Required | 
     |                 |       |          |         |       |  Time   |   Time   | 
     |-----------------+-------+----------+---------+-------+---------+----------| 
     | clk             |   ^   | clk      |         |       |   0.000 |    0.598 | 
     | state_reg[1]/CK |   ^   | clk      | DFF_X1  | 0.000 |   0.000 |    0.598 | 
     | state_reg[1]/Q  |   v   | state[1] | DFF_X1  | 0.098 |   0.098 |    0.695 | 
     | g1184/A1        |   v   | state[1] | OR2_X4  | 0.000 |   0.098 |    0.696 | 
     | g1184/ZN        |   v   | n_5      | OR2_X4  | 0.067 |   0.165 |    0.763 | 
     | g1183/A         |   v   | n_5      | INV_X1  | 0.004 |   0.170 |    0.767 | 
     | g1183/ZN        |   ^   | n_4      | INV_X1  | 0.053 |   0.223 |    0.821 | 
     | g1146/S         |   ^   | n_4      | MUX2_X1 | 0.000 |   0.224 |    0.821 | 
     | g1146/Z         |   v   | n_42     | MUX2_X1 | 0.061 |   0.285 |    0.882 | 
     | g1075/A1        |   v   | n_42     | AND2_X1 | 0.000 |   0.285 |    0.882 | 
     | g1075/ZN        |   v   | n_111    | AND2_X1 | 0.028 |   0.313 |    0.911 | 
     | B_int_reg[1]/D  |   v   | n_111    | DFF_X1  | 0.000 |   0.313 |    0.911 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                 |       |       |        |       |  Time   |   Time   | 
     |-----------------+-------+-------+--------+-------+---------+----------| 
     | clk             |   ^   | clk   |        |       |   0.000 |   -0.598 | 
     | B_int_reg[1]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -0.598 | 
     +-----------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin B_int_reg[2]/CK 
Endpoint:   B_int_reg[2]/D (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.911
- Arrival Time                  0.313
= Slack Time                    0.598
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |  Cell   | Delay | Arrival | Required | 
     |                 |       |          |         |       |  Time   |   Time   | 
     |-----------------+-------+----------+---------+-------+---------+----------| 
     | clk             |   ^   | clk      |         |       |   0.000 |    0.598 | 
     | state_reg[1]/CK |   ^   | clk      | DFF_X1  | 0.000 |   0.000 |    0.598 | 
     | state_reg[1]/Q  |   v   | state[1] | DFF_X1  | 0.098 |   0.098 |    0.696 | 
     | g1184/A1        |   v   | state[1] | OR2_X4  | 0.000 |   0.098 |    0.696 | 
     | g1184/ZN        |   v   | n_5      | OR2_X4  | 0.067 |   0.165 |    0.763 | 
     | g1183/A         |   v   | n_5      | INV_X1  | 0.004 |   0.170 |    0.768 | 
     | g1183/ZN        |   ^   | n_4      | INV_X1  | 0.053 |   0.223 |    0.821 | 
     | g1147/S         |   ^   | n_4      | MUX2_X1 | 0.001 |   0.224 |    0.822 | 
     | g1147/Z         |   v   | n_41     | MUX2_X1 | 0.060 |   0.284 |    0.882 | 
     | g1076/A1        |   v   | n_41     | AND2_X1 | 0.000 |   0.284 |    0.882 | 
     | g1076/ZN        |   v   | n_110    | AND2_X1 | 0.029 |   0.313 |    0.911 | 
     | B_int_reg[2]/D  |   v   | n_110    | DFF_X1  | 0.000 |   0.313 |    0.911 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                 |       |       |        |       |  Time   |   Time   | 
     |-----------------+-------+-------+--------+-------+---------+----------| 
     | clk             |   ^   | clk   |        |       |   0.000 |   -0.598 | 
     | B_int_reg[2]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -0.598 | 
     +-----------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin B_int_reg[4]/CK 
Endpoint:   B_int_reg[4]/D (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.911
- Arrival Time                  0.312
= Slack Time                    0.599
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |  Cell   | Delay | Arrival | Required | 
     |                 |       |          |         |       |  Time   |   Time   | 
     |-----------------+-------+----------+---------+-------+---------+----------| 
     | clk             |   ^   | clk      |         |       |   0.000 |    0.599 | 
     | state_reg[1]/CK |   ^   | clk      | DFF_X1  | 0.000 |   0.000 |    0.599 | 
     | state_reg[1]/Q  |   v   | state[1] | DFF_X1  | 0.098 |   0.098 |    0.696 | 
     | g1184/A1        |   v   | state[1] | OR2_X4  | 0.000 |   0.098 |    0.697 | 
     | g1184/ZN        |   v   | n_5      | OR2_X4  | 0.067 |   0.165 |    0.764 | 
     | g1183/A         |   v   | n_5      | INV_X1  | 0.004 |   0.170 |    0.768 | 
     | g1183/ZN        |   ^   | n_4      | INV_X1  | 0.053 |   0.223 |    0.822 | 
     | g1149/S         |   ^   | n_4      | MUX2_X1 | 0.001 |   0.224 |    0.822 | 
     | g1149/Z         |   v   | n_39     | MUX2_X1 | 0.061 |   0.285 |    0.883 | 
     | g1078/A1        |   v   | n_39     | AND2_X1 | 0.000 |   0.285 |    0.883 | 
     | g1078/ZN        |   v   | n_108    | AND2_X1 | 0.028 |   0.312 |    0.911 | 
     | B_int_reg[4]/D  |   v   | n_108    | DFF_X1  | 0.000 |   0.312 |    0.911 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                 |       |       |        |       |  Time   |   Time   | 
     |-----------------+-------+-------+--------+-------+---------+----------| 
     | clk             |   ^   | clk   |        |       |   0.000 |   -0.599 | 
     | B_int_reg[4]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -0.599 | 
     +-----------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin B_int_reg[5]/CK 
Endpoint:   B_int_reg[5]/D (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.911
- Arrival Time                  0.312
= Slack Time                    0.599
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |  Cell   | Delay | Arrival | Required | 
     |                 |       |          |         |       |  Time   |   Time   | 
     |-----------------+-------+----------+---------+-------+---------+----------| 
     | clk             |   ^   | clk      |         |       |   0.000 |    0.599 | 
     | state_reg[1]/CK |   ^   | clk      | DFF_X1  | 0.000 |   0.000 |    0.599 | 
     | state_reg[1]/Q  |   v   | state[1] | DFF_X1  | 0.098 |   0.098 |    0.697 | 
     | g1184/A1        |   v   | state[1] | OR2_X4  | 0.000 |   0.098 |    0.697 | 
     | g1184/ZN        |   v   | n_5      | OR2_X4  | 0.067 |   0.165 |    0.764 | 
     | g1183/A         |   v   | n_5      | INV_X1  | 0.004 |   0.170 |    0.768 | 
     | g1183/ZN        |   ^   | n_4      | INV_X1  | 0.053 |   0.223 |    0.822 | 
     | g1150/S         |   ^   | n_4      | MUX2_X1 | 0.000 |   0.224 |    0.822 | 
     | g1150/Z         |   v   | n_38     | MUX2_X1 | 0.061 |   0.284 |    0.883 | 
     | g1079/A1        |   v   | n_38     | AND2_X1 | 0.000 |   0.284 |    0.883 | 
     | g1079/ZN        |   v   | n_107    | AND2_X1 | 0.028 |   0.312 |    0.911 | 
     | B_int_reg[5]/D  |   v   | n_107    | DFF_X1  | 0.000 |   0.312 |    0.911 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                 |       |       |        |       |  Time   |   Time   | 
     |-----------------+-------+-------+--------+-------+---------+----------| 
     | clk             |   ^   | clk   |        |       |   0.000 |   -0.599 | 
     | B_int_reg[5]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -0.599 | 
     +-----------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin C_int_reg[0]/CK 
Endpoint:   C_int_reg[0]/D (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.909
- Arrival Time                  0.289
= Slack Time                    0.620
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk      |           |       |   0.000 |    0.619 | 
     | state_reg[1]/CK |   ^   | clk      | DFF_X1    | 0.000 |   0.000 |    0.619 | 
     | state_reg[1]/Q  |   ^   | state[1] | DFF_X1    | 0.116 |   0.116 |    0.736 | 
     | g1184/A1        |   ^   | state[1] | OR2_X4    | 0.000 |   0.117 |    0.736 | 
     | g1184/ZN        |   ^   | n_5      | OR2_X4    | 0.066 |   0.183 |    0.803 | 
     | g1127/B1        |   ^   | n_5      | AOI21_X4  | 0.003 |   0.186 |    0.806 | 
     | g1127/ZN        |   v   | n_61     | AOI21_X4  | 0.035 |   0.221 |    0.841 | 
     | g998/A1         |   v   | n_61     | AOI222_X1 | 0.000 |   0.221 |    0.841 | 
     | g998/ZN         |   ^   | n_138    | AOI222_X1 | 0.059 |   0.280 |    0.900 | 
     | g989/A          |   ^   | n_138    | INV_X1    | 0.000 |   0.280 |    0.900 | 
     | g989/ZN         |   v   | n_146    | INV_X1    | 0.009 |   0.289 |    0.909 | 
     | C_int_reg[0]/D  |   v   | n_146    | DFF_X1    | 0.000 |   0.289 |    0.909 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                 |       |       |        |       |  Time   |   Time   | 
     |-----------------+-------+-------+--------+-------+---------+----------| 
     | clk             |   ^   | clk   |        |       |   0.000 |   -0.620 | 
     | C_int_reg[0]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -0.620 | 
     +-----------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin B_int_reg[13]/CK 
Endpoint:   B_int_reg[13]/D (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.911
- Arrival Time                  0.283
= Slack Time                    0.628
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |  Cell   | Delay | Arrival | Required | 
     |                 |       |          |         |       |  Time   |   Time   | 
     |-----------------+-------+----------+---------+-------+---------+----------| 
     | clk             |   ^   | clk      |         |       |   0.000 |    0.628 | 
     | state_reg[1]/CK |   ^   | clk      | DFF_X1  | 0.000 |   0.000 |    0.628 | 
     | state_reg[1]/Q  |   ^   | state[1] | DFF_X1  | 0.116 |   0.117 |    0.745 | 
     | g1184/A1        |   ^   | state[1] | OR2_X4  | 0.000 |   0.117 |    0.745 | 
     | g1184/ZN        |   ^   | n_5      | OR2_X4  | 0.066 |   0.183 |    0.811 | 
     | g1175/S         |   ^   | n_5      | MUX2_X1 | 0.010 |   0.193 |    0.821 | 
     | g1175/Z         |   v   | n_13     | MUX2_X1 | 0.062 |   0.254 |    0.882 | 
     | g1120/A1        |   v   | n_13     | AND2_X1 | 0.000 |   0.254 |    0.882 | 
     | g1120/ZN        |   v   | n_66     | AND2_X1 | 0.028 |   0.283 |    0.911 | 
     | B_int_reg[13]/D |   v   | n_66     | DFF_X1  | 0.000 |   0.283 |    0.911 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                  |       |       |        |       |  Time   |   Time   | 
     |------------------+-------+-------+--------+-------+---------+----------| 
     | clk              |   ^   | clk   |        |       |   0.000 |   -0.628 | 
     | B_int_reg[13]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -0.628 | 
     +------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin B_int_reg[10]/CK 
Endpoint:   B_int_reg[10]/D (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.911
- Arrival Time                  0.283
= Slack Time                    0.628
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |  Cell   | Delay | Arrival | Required | 
     |                 |       |          |         |       |  Time   |   Time   | 
     |-----------------+-------+----------+---------+-------+---------+----------| 
     | clk             |   ^   | clk      |         |       |   0.000 |    0.628 | 
     | state_reg[1]/CK |   ^   | clk      | DFF_X1  | 0.000 |   0.000 |    0.628 | 
     | state_reg[1]/Q  |   ^   | state[1] | DFF_X1  | 0.116 |   0.117 |    0.745 | 
     | g1184/A1        |   ^   | state[1] | OR2_X4  | 0.000 |   0.117 |    0.745 | 
     | g1184/ZN        |   ^   | n_5      | OR2_X4  | 0.066 |   0.183 |    0.812 | 
     | g1172/S         |   ^   | n_5      | MUX2_X1 | 0.009 |   0.192 |    0.821 | 
     | g1172/Z         |   v   | n_16     | MUX2_X1 | 0.062 |   0.254 |    0.882 | 
     | g1111/A1        |   v   | n_16     | AND2_X1 | 0.000 |   0.254 |    0.882 | 
     | g1111/ZN        |   v   | n_75     | AND2_X1 | 0.028 |   0.283 |    0.911 | 
     | B_int_reg[10]/D |   v   | n_75     | DFF_X1  | 0.000 |   0.283 |    0.911 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                  |       |       |        |       |  Time   |   Time   | 
     |------------------+-------+-------+--------+-------+---------+----------| 
     | clk              |   ^   | clk   |        |       |   0.000 |   -0.628 | 
     | B_int_reg[10]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -0.628 | 
     +------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin A_int_reg[14]/CK 
Endpoint:   A_int_reg[14]/D (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.911
- Arrival Time                  0.283
= Slack Time                    0.628
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |  Cell   | Delay | Arrival | Required | 
     |                 |       |          |         |       |  Time   |   Time   | 
     |-----------------+-------+----------+---------+-------+---------+----------| 
     | clk             |   ^   | clk      |         |       |   0.000 |    0.628 | 
     | state_reg[1]/CK |   ^   | clk      | DFF_X1  | 0.000 |   0.000 |    0.628 | 
     | state_reg[1]/Q  |   ^   | state[1] | DFF_X1  | 0.116 |   0.117 |    0.745 | 
     | g1184/A1        |   ^   | state[1] | OR2_X4  | 0.000 |   0.117 |    0.745 | 
     | g1184/ZN        |   ^   | n_5      | OR2_X4  | 0.066 |   0.183 |    0.812 | 
     | g1162/S         |   ^   | n_5      | MUX2_X1 | 0.010 |   0.193 |    0.821 | 
     | g1162/Z         |   v   | n_26     | MUX2_X1 | 0.062 |   0.255 |    0.883 | 
     | g1089/A1        |   v   | n_26     | AND2_X1 | 0.000 |   0.255 |    0.883 | 
     | g1089/ZN        |   v   | n_97     | AND2_X1 | 0.028 |   0.283 |    0.911 | 
     | A_int_reg[14]/D |   v   | n_97     | DFF_X1  | 0.000 |   0.283 |    0.911 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                  |       |       |        |       |  Time   |   Time   | 
     |------------------+-------+-------+--------+-------+---------+----------| 
     | clk              |   ^   | clk   |        |       |   0.000 |   -0.628 | 
     | A_int_reg[14]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -0.628 | 
     +------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin A_int_reg[12]/CK 
Endpoint:   A_int_reg[12]/D (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.911
- Arrival Time                  0.282
= Slack Time                    0.628
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |  Cell   | Delay | Arrival | Required | 
     |                 |       |          |         |       |  Time   |   Time   | 
     |-----------------+-------+----------+---------+-------+---------+----------| 
     | clk             |   ^   | clk      |         |       |   0.000 |    0.628 | 
     | state_reg[1]/CK |   ^   | clk      | DFF_X1  | 0.000 |   0.000 |    0.628 | 
     | state_reg[1]/Q  |   ^   | state[1] | DFF_X1  | 0.116 |   0.116 |    0.745 | 
     | g1184/A1        |   ^   | state[1] | OR2_X4  | 0.000 |   0.117 |    0.745 | 
     | g1184/ZN        |   ^   | n_5      | OR2_X4  | 0.066 |   0.183 |    0.812 | 
     | g1159/S         |   ^   | n_5      | MUX2_X1 | 0.009 |   0.193 |    0.821 | 
     | g1159/Z         |   v   | n_29     | MUX2_X1 | 0.062 |   0.254 |    0.883 | 
     | g1087/A1        |   v   | n_29     | AND2_X1 | 0.000 |   0.254 |    0.883 | 
     | g1087/ZN        |   v   | n_99     | AND2_X1 | 0.028 |   0.282 |    0.911 | 
     | A_int_reg[12]/D |   v   | n_99     | DFF_X1  | 0.000 |   0.282 |    0.911 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                  |       |       |        |       |  Time   |   Time   | 
     |------------------+-------+-------+--------+-------+---------+----------| 
     | clk              |   ^   | clk   |        |       |   0.000 |   -0.628 | 
     | A_int_reg[12]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -0.628 | 
     +------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin A_int_reg[11]/CK 
Endpoint:   A_int_reg[11]/D (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.911
- Arrival Time                  0.282
= Slack Time                    0.628
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |  Cell   | Delay | Arrival | Required | 
     |                 |       |          |         |       |  Time   |   Time   | 
     |-----------------+-------+----------+---------+-------+---------+----------| 
     | clk             |   ^   | clk      |         |       |   0.000 |    0.629 | 
     | state_reg[1]/CK |   ^   | clk      | DFF_X1  | 0.000 |   0.000 |    0.629 | 
     | state_reg[1]/Q  |   ^   | state[1] | DFF_X1  | 0.116 |   0.117 |    0.745 | 
     | g1184/A1        |   ^   | state[1] | OR2_X4  | 0.000 |   0.117 |    0.745 | 
     | g1184/ZN        |   ^   | n_5      | OR2_X4  | 0.066 |   0.183 |    0.812 | 
     | g1157/S         |   ^   | n_5      | MUX2_X1 | 0.010 |   0.193 |    0.821 | 
     | g1157/Z         |   v   | n_31     | MUX2_X1 | 0.061 |   0.254 |    0.883 | 
     | g1086/A1        |   v   | n_31     | AND2_X1 | 0.000 |   0.254 |    0.883 | 
     | g1086/ZN        |   v   | n_100    | AND2_X1 | 0.028 |   0.282 |    0.911 | 
     | A_int_reg[11]/D |   v   | n_100    | DFF_X1  | 0.000 |   0.282 |    0.911 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                  |       |       |        |       |  Time   |   Time   | 
     |------------------+-------+-------+--------+-------+---------+----------| 
     | clk              |   ^   | clk   |        |       |   0.000 |   -0.628 | 
     | A_int_reg[11]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -0.628 | 
     +------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin A_int_reg[10]/CK 
Endpoint:   A_int_reg[10]/D (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.911
- Arrival Time                  0.282
= Slack Time                    0.628
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |  Cell   | Delay | Arrival | Required | 
     |                 |       |          |         |       |  Time   |   Time   | 
     |-----------------+-------+----------+---------+-------+---------+----------| 
     | clk             |   ^   | clk      |         |       |   0.000 |    0.628 | 
     | state_reg[1]/CK |   ^   | clk      | DFF_X1  | 0.000 |   0.000 |    0.628 | 
     | state_reg[1]/Q  |   ^   | state[1] | DFF_X1  | 0.116 |   0.117 |    0.745 | 
     | g1184/A1        |   ^   | state[1] | OR2_X4  | 0.000 |   0.117 |    0.745 | 
     | g1184/ZN        |   ^   | n_5      | OR2_X4  | 0.066 |   0.183 |    0.812 | 
     | g1155/S         |   ^   | n_5      | MUX2_X1 | 0.009 |   0.193 |    0.821 | 
     | g1155/Z         |   v   | n_33     | MUX2_X1 | 0.061 |   0.254 |    0.882 | 
     | g1085/A1        |   v   | n_33     | AND2_X1 | 0.000 |   0.254 |    0.882 | 
     | g1085/ZN        |   v   | n_101    | AND2_X1 | 0.029 |   0.282 |    0.911 | 
     | A_int_reg[10]/D |   v   | n_101    | DFF_X1  | 0.000 |   0.282 |    0.911 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                  |       |       |        |       |  Time   |   Time   | 
     |------------------+-------+-------+--------+-------+---------+----------| 
     | clk              |   ^   | clk   |        |       |   0.000 |   -0.628 | 
     | A_int_reg[10]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -0.628 | 
     +------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin A_int_reg[15]/CK 
Endpoint:   A_int_reg[15]/D (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.911
- Arrival Time                  0.282
= Slack Time                    0.629
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |  Cell   | Delay | Arrival | Required | 
     |                 |       |          |         |       |  Time   |   Time   | 
     |-----------------+-------+----------+---------+-------+---------+----------| 
     | clk             |   ^   | clk      |         |       |   0.000 |    0.629 | 
     | state_reg[1]/CK |   ^   | clk      | DFF_X1  | 0.000 |   0.000 |    0.629 | 
     | state_reg[1]/Q  |   ^   | state[1] | DFF_X1  | 0.116 |   0.116 |    0.745 | 
     | g1184/A1        |   ^   | state[1] | OR2_X4  | 0.000 |   0.117 |    0.745 | 
     | g1184/ZN        |   ^   | n_5      | OR2_X4  | 0.066 |   0.183 |    0.812 | 
     | g1163/S         |   ^   | n_5      | MUX2_X1 | 0.010 |   0.193 |    0.822 | 
     | g1163/Z         |   v   | n_25     | MUX2_X1 | 0.062 |   0.255 |    0.883 | 
     | g1090/A1        |   v   | n_25     | AND2_X1 | 0.000 |   0.255 |    0.883 | 
     | g1090/ZN        |   v   | n_96     | AND2_X1 | 0.028 |   0.282 |    0.911 | 
     | A_int_reg[15]/D |   v   | n_96     | DFF_X1  | 0.000 |   0.282 |    0.911 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                  |       |       |        |       |  Time   |   Time   | 
     |------------------+-------+-------+--------+-------+---------+----------| 
     | clk              |   ^   | clk   |        |       |   0.000 |   -0.629 | 
     | A_int_reg[15]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -0.629 | 
     +------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin B_int_reg[15]/CK 
Endpoint:   B_int_reg[15]/D (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.911
- Arrival Time                  0.282
= Slack Time                    0.629
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |  Cell   | Delay | Arrival | Required | 
     |                 |       |          |         |       |  Time   |   Time   | 
     |-----------------+-------+----------+---------+-------+---------+----------| 
     | clk             |   ^   | clk      |         |       |   0.000 |    0.629 | 
     | state_reg[1]/CK |   ^   | clk      | DFF_X1  | 0.000 |   0.000 |    0.629 | 
     | state_reg[1]/Q  |   ^   | state[1] | DFF_X1  | 0.116 |   0.117 |    0.745 | 
     | g1184/A1        |   ^   | state[1] | OR2_X4  | 0.000 |   0.117 |    0.746 | 
     | g1184/ZN        |   ^   | n_5      | OR2_X4  | 0.066 |   0.183 |    0.812 | 
     | g1177/S         |   ^   | n_5      | MUX2_X1 | 0.010 |   0.193 |    0.822 | 
     | g1177/Z         |   v   | n_11     | MUX2_X1 | 0.062 |   0.254 |    0.883 | 
     | g1124/A1        |   v   | n_11     | AND2_X1 | 0.000 |   0.254 |    0.883 | 
     | g1124/ZN        |   v   | n_62     | AND2_X1 | 0.028 |   0.282 |    0.911 | 
     | B_int_reg[15]/D |   v   | n_62     | DFF_X1  | 0.000 |   0.282 |    0.911 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                  |       |       |        |       |  Time   |   Time   | 
     |------------------+-------+-------+--------+-------+---------+----------| 
     | clk              |   ^   | clk   |        |       |   0.000 |   -0.629 | 
     | B_int_reg[15]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -0.629 | 
     +------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin A_int_reg[13]/CK 
Endpoint:   A_int_reg[13]/D (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.911
- Arrival Time                  0.282
= Slack Time                    0.629
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |  Cell   | Delay | Arrival | Required | 
     |                 |       |          |         |       |  Time   |   Time   | 
     |-----------------+-------+----------+---------+-------+---------+----------| 
     | clk             |   ^   | clk      |         |       |   0.000 |    0.629 | 
     | state_reg[1]/CK |   ^   | clk      | DFF_X1  | 0.000 |   0.000 |    0.629 | 
     | state_reg[1]/Q  |   ^   | state[1] | DFF_X1  | 0.116 |   0.117 |    0.745 | 
     | g1184/A1        |   ^   | state[1] | OR2_X4  | 0.000 |   0.117 |    0.746 | 
     | g1184/ZN        |   ^   | n_5      | OR2_X4  | 0.066 |   0.183 |    0.812 | 
     | g1160/S         |   ^   | n_5      | MUX2_X1 | 0.010 |   0.193 |    0.822 | 
     | g1160/Z         |   v   | n_28     | MUX2_X1 | 0.061 |   0.254 |    0.883 | 
     | g1088/A1        |   v   | n_28     | AND2_X1 | 0.000 |   0.254 |    0.883 | 
     | g1088/ZN        |   v   | n_98     | AND2_X1 | 0.028 |   0.282 |    0.911 | 
     | A_int_reg[13]/D |   v   | n_98     | DFF_X1  | 0.000 |   0.282 |    0.911 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                  |       |       |        |       |  Time   |   Time   | 
     |------------------+-------+-------+--------+-------+---------+----------| 
     | clk              |   ^   | clk   |        |       |   0.000 |   -0.629 | 
     | A_int_reg[13]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -0.629 | 
     +------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin B_int_reg[14]/CK 
Endpoint:   B_int_reg[14]/D (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.911
- Arrival Time                  0.282
= Slack Time                    0.629
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |  Cell   | Delay | Arrival | Required | 
     |                 |       |          |         |       |  Time   |   Time   | 
     |-----------------+-------+----------+---------+-------+---------+----------| 
     | clk             |   ^   | clk      |         |       |   0.000 |    0.629 | 
     | state_reg[1]/CK |   ^   | clk      | DFF_X1  | 0.000 |   0.000 |    0.629 | 
     | state_reg[1]/Q  |   ^   | state[1] | DFF_X1  | 0.116 |   0.117 |    0.745 | 
     | g1184/A1        |   ^   | state[1] | OR2_X4  | 0.000 |   0.117 |    0.746 | 
     | g1184/ZN        |   ^   | n_5      | OR2_X4  | 0.066 |   0.183 |    0.812 | 
     | g1176/S         |   ^   | n_5      | MUX2_X1 | 0.009 |   0.192 |    0.821 | 
     | g1176/Z         |   v   | n_12     | MUX2_X1 | 0.062 |   0.254 |    0.883 | 
     | g1122/A1        |   v   | n_12     | AND2_X1 | 0.000 |   0.254 |    0.883 | 
     | g1122/ZN        |   v   | n_64     | AND2_X1 | 0.028 |   0.282 |    0.911 | 
     | B_int_reg[14]/D |   v   | n_64     | DFF_X1  | 0.000 |   0.282 |    0.911 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                  |       |       |        |       |  Time   |   Time   | 
     |------------------+-------+-------+--------+-------+---------+----------| 
     | clk              |   ^   | clk   |        |       |   0.000 |   -0.629 | 
     | B_int_reg[14]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -0.629 | 
     +------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin B_int_reg[7]/CK 
Endpoint:   B_int_reg[7]/D (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.911
- Arrival Time                  0.282
= Slack Time                    0.629
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |  Cell   | Delay | Arrival | Required | 
     |                 |       |          |         |       |  Time   |   Time   | 
     |-----------------+-------+----------+---------+-------+---------+----------| 
     | clk             |   ^   | clk      |         |       |   0.000 |    0.629 | 
     | state_reg[1]/CK |   ^   | clk      | DFF_X1  | 0.000 |   0.000 |    0.629 | 
     | state_reg[1]/Q  |   ^   | state[1] | DFF_X1  | 0.116 |   0.117 |    0.745 | 
     | g1184/A1        |   ^   | state[1] | OR2_X4  | 0.000 |   0.117 |    0.746 | 
     | g1184/ZN        |   ^   | n_5      | OR2_X4  | 0.066 |   0.183 |    0.812 | 
     | g1152/S         |   ^   | n_5      | MUX2_X1 | 0.008 |   0.192 |    0.820 | 
     | g1152/Z         |   v   | n_36     | MUX2_X1 | 0.062 |   0.254 |    0.882 | 
     | g1081/A1        |   v   | n_36     | AND2_X1 | 0.000 |   0.254 |    0.882 | 
     | g1081/ZN        |   v   | n_105    | AND2_X1 | 0.028 |   0.282 |    0.911 | 
     | B_int_reg[7]/D  |   v   | n_105    | DFF_X1  | 0.000 |   0.282 |    0.911 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                 |       |       |        |       |  Time   |   Time   | 
     |-----------------+-------+-------+--------+-------+---------+----------| 
     | clk             |   ^   | clk   |        |       |   0.000 |   -0.629 | 
     | B_int_reg[7]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -0.629 | 
     +-----------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin B_int_reg[11]/CK 
Endpoint:   B_int_reg[11]/D (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.911
- Arrival Time                  0.282
= Slack Time                    0.629
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |  Cell   | Delay | Arrival | Required | 
     |                 |       |          |         |       |  Time   |   Time   | 
     |-----------------+-------+----------+---------+-------+---------+----------| 
     | clk             |   ^   | clk      |         |       |   0.000 |    0.629 | 
     | state_reg[1]/CK |   ^   | clk      | DFF_X1  | 0.000 |   0.000 |    0.629 | 
     | state_reg[1]/Q  |   ^   | state[1] | DFF_X1  | 0.116 |   0.117 |    0.745 | 
     | g1184/A1        |   ^   | state[1] | OR2_X4  | 0.000 |   0.117 |    0.746 | 
     | g1184/ZN        |   ^   | n_5      | OR2_X4  | 0.066 |   0.183 |    0.812 | 
     | g1173/S         |   ^   | n_5      | MUX2_X1 | 0.010 |   0.193 |    0.822 | 
     | g1173/Z         |   v   | n_15     | MUX2_X1 | 0.061 |   0.254 |    0.883 | 
     | g1116/A1        |   v   | n_15     | AND2_X1 | 0.000 |   0.254 |    0.883 | 
     | g1116/ZN        |   v   | n_70     | AND2_X1 | 0.028 |   0.282 |    0.911 | 
     | B_int_reg[11]/D |   v   | n_70     | DFF_X1  | 0.000 |   0.282 |    0.911 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                  |       |       |        |       |  Time   |   Time   | 
     |------------------+-------+-------+--------+-------+---------+----------| 
     | clk              |   ^   | clk   |        |       |   0.000 |   -0.629 | 
     | B_int_reg[11]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -0.629 | 
     +------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin A_int_reg[7]/CK 
Endpoint:   A_int_reg[7]/D (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.911
- Arrival Time                  0.282
= Slack Time                    0.629
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |  Cell   | Delay | Arrival | Required | 
     |                 |       |          |         |       |  Time   |   Time   | 
     |-----------------+-------+----------+---------+-------+---------+----------| 
     | clk             |   ^   | clk      |         |       |   0.000 |    0.629 | 
     | state_reg[1]/CK |   ^   | clk      | DFF_X1  | 0.000 |   0.000 |    0.629 | 
     | state_reg[1]/Q  |   ^   | state[1] | DFF_X1  | 0.116 |   0.117 |    0.746 | 
     | g1184/A1        |   ^   | state[1] | OR2_X4  | 0.000 |   0.117 |    0.746 | 
     | g1184/ZN        |   ^   | n_5      | OR2_X4  | 0.066 |   0.183 |    0.812 | 
     | g1169/S         |   ^   | n_5      | MUX2_X1 | 0.008 |   0.191 |    0.820 | 
     | g1169/Z         |   v   | n_19     | MUX2_X1 | 0.062 |   0.253 |    0.882 | 
     | g1099/A1        |   v   | n_19     | AND2_X1 | 0.000 |   0.253 |    0.882 | 
     | g1099/ZN        |   v   | n_87     | AND2_X1 | 0.029 |   0.282 |    0.911 | 
     | A_int_reg[7]/D  |   v   | n_87     | DFF_X1  | 0.000 |   0.282 |    0.911 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                 |       |       |        |       |  Time   |   Time   | 
     |-----------------+-------+-------+--------+-------+---------+----------| 
     | clk             |   ^   | clk   |        |       |   0.000 |   -0.629 | 
     | A_int_reg[7]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -0.629 | 
     +-----------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin B_int_reg[8]/CK 
Endpoint:   B_int_reg[8]/D (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.911
- Arrival Time                  0.282
= Slack Time                    0.629
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |  Cell   | Delay | Arrival | Required | 
     |                 |       |          |         |       |  Time   |   Time   | 
     |-----------------+-------+----------+---------+-------+---------+----------| 
     | clk             |   ^   | clk      |         |       |   0.000 |    0.629 | 
     | state_reg[1]/CK |   ^   | clk      | DFF_X1  | 0.000 |   0.000 |    0.629 | 
     | state_reg[1]/Q  |   ^   | state[1] | DFF_X1  | 0.116 |   0.117 |    0.746 | 
     | g1184/A1        |   ^   | state[1] | OR2_X4  | 0.000 |   0.117 |    0.746 | 
     | g1184/ZN        |   ^   | n_5      | OR2_X4  | 0.066 |   0.183 |    0.812 | 
     | g1154/S         |   ^   | n_5      | MUX2_X1 | 0.008 |   0.192 |    0.821 | 
     | g1154/Z         |   v   | n_34     | MUX2_X1 | 0.062 |   0.253 |    0.882 | 
     | g1082/A1        |   v   | n_34     | AND2_X1 | 0.000 |   0.253 |    0.882 | 
     | g1082/ZN        |   v   | n_104    | AND2_X1 | 0.028 |   0.282 |    0.911 | 
     | B_int_reg[8]/D  |   v   | n_104    | DFF_X1  | 0.000 |   0.282 |    0.911 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                 |       |       |        |       |  Time   |   Time   | 
     |-----------------+-------+-------+--------+-------+---------+----------| 
     | clk             |   ^   | clk   |        |       |   0.000 |   -0.629 | 
     | B_int_reg[8]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -0.629 | 
     +-----------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin B_int_reg[12]/CK 
Endpoint:   B_int_reg[12]/D (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.911
- Arrival Time                  0.282
= Slack Time                    0.629
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |  Cell   | Delay | Arrival | Required | 
     |                 |       |          |         |       |  Time   |   Time   | 
     |-----------------+-------+----------+---------+-------+---------+----------| 
     | clk             |   ^   | clk      |         |       |   0.000 |    0.629 | 
     | state_reg[1]/CK |   ^   | clk      | DFF_X1  | 0.000 |   0.000 |    0.629 | 
     | state_reg[1]/Q  |   ^   | state[1] | DFF_X1  | 0.116 |   0.117 |    0.746 | 
     | g1184/A1        |   ^   | state[1] | OR2_X4  | 0.000 |   0.117 |    0.746 | 
     | g1184/ZN        |   ^   | n_5      | OR2_X4  | 0.066 |   0.183 |    0.812 | 
     | g1174/S         |   ^   | n_5      | MUX2_X1 | 0.009 |   0.193 |    0.822 | 
     | g1174/Z         |   v   | n_14     | MUX2_X1 | 0.061 |   0.254 |    0.883 | 
     | g1117/A1        |   v   | n_14     | AND2_X1 | 0.000 |   0.254 |    0.883 | 
     | g1117/ZN        |   v   | n_69     | AND2_X1 | 0.028 |   0.282 |    0.911 | 
     | B_int_reg[12]/D |   v   | n_69     | DFF_X1  | 0.000 |   0.282 |    0.911 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                  |       |       |        |       |  Time   |   Time   | 
     |------------------+-------+-------+--------+-------+---------+----------| 
     | clk              |   ^   | clk   |        |       |   0.000 |   -0.629 | 
     | B_int_reg[12]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -0.629 | 
     +------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin B_int_reg[9]/CK 
Endpoint:   B_int_reg[9]/D (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.911
- Arrival Time                  0.282
= Slack Time                    0.629
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |  Cell   | Delay | Arrival | Required | 
     |                 |       |          |         |       |  Time   |   Time   | 
     |-----------------+-------+----------+---------+-------+---------+----------| 
     | clk             |   ^   | clk      |         |       |   0.000 |    0.629 | 
     | state_reg[1]/CK |   ^   | clk      | DFF_X1  | 0.000 |   0.000 |    0.629 | 
     | state_reg[1]/Q  |   ^   | state[1] | DFF_X1  | 0.116 |   0.117 |    0.746 | 
     | g1184/A1        |   ^   | state[1] | OR2_X4  | 0.000 |   0.117 |    0.746 | 
     | g1184/ZN        |   ^   | n_5      | OR2_X4  | 0.066 |   0.183 |    0.812 | 
     | g1156/S         |   ^   | n_5      | MUX2_X1 | 0.009 |   0.192 |    0.821 | 
     | g1156/Z         |   v   | n_32     | MUX2_X1 | 0.062 |   0.254 |    0.883 | 
     | g1083/A1        |   v   | n_32     | AND2_X1 | 0.000 |   0.254 |    0.883 | 
     | g1083/ZN        |   v   | n_103    | AND2_X1 | 0.028 |   0.282 |    0.911 | 
     | B_int_reg[9]/D  |   v   | n_103    | DFF_X1  | 0.000 |   0.282 |    0.911 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                 |       |       |        |       |  Time   |   Time   | 
     |-----------------+-------+-------+--------+-------+---------+----------| 
     | clk             |   ^   | clk   |        |       |   0.000 |   -0.629 | 
     | B_int_reg[9]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -0.629 | 
     +-----------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin A_int_reg[5]/CK 
Endpoint:   A_int_reg[5]/D (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.911
- Arrival Time                  0.281
= Slack Time                    0.630
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |  Cell   | Delay | Arrival | Required | 
     |                 |       |          |         |       |  Time   |   Time   | 
     |-----------------+-------+----------+---------+-------+---------+----------| 
     | clk             |   ^   | clk      |         |       |   0.000 |    0.630 | 
     | state_reg[1]/CK |   ^   | clk      | DFF_X1  | 0.000 |   0.000 |    0.630 | 
     | state_reg[1]/Q  |   ^   | state[1] | DFF_X1  | 0.116 |   0.117 |    0.746 | 
     | g1184/A1        |   ^   | state[1] | OR2_X4  | 0.000 |   0.117 |    0.746 | 
     | g1184/ZN        |   ^   | n_5      | OR2_X4  | 0.066 |   0.183 |    0.813 | 
     | g1168/S         |   ^   | n_5      | MUX2_X1 | 0.008 |   0.191 |    0.820 | 
     | g1168/Z         |   v   | n_20     | MUX2_X1 | 0.062 |   0.253 |    0.882 | 
     | g1098/A1        |   v   | n_20     | AND2_X1 | 0.000 |   0.253 |    0.882 | 
     | g1098/ZN        |   v   | n_88     | AND2_X1 | 0.029 |   0.281 |    0.911 | 
     | A_int_reg[5]/D  |   v   | n_88     | DFF_X1  | 0.000 |   0.281 |    0.911 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                 |       |       |        |       |  Time   |   Time   | 
     |-----------------+-------+-------+--------+-------+---------+----------| 
     | clk             |   ^   | clk   |        |       |   0.000 |   -0.630 | 
     | A_int_reg[5]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -0.630 | 
     +-----------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin A_int_reg[3]/CK 
Endpoint:   A_int_reg[3]/D (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.911
- Arrival Time                  0.281
= Slack Time                    0.630
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |  Cell   | Delay | Arrival | Required | 
     |                 |       |          |         |       |  Time   |   Time   | 
     |-----------------+-------+----------+---------+-------+---------+----------| 
     | clk             |   ^   | clk      |         |       |   0.000 |    0.630 | 
     | state_reg[1]/CK |   ^   | clk      | DFF_X1  | 0.000 |   0.000 |    0.630 | 
     | state_reg[1]/Q  |   ^   | state[1] | DFF_X1  | 0.116 |   0.117 |    0.746 | 
     | g1184/A1        |   ^   | state[1] | OR2_X4  | 0.000 |   0.117 |    0.747 | 
     | g1184/ZN        |   ^   | n_5      | OR2_X4  | 0.066 |   0.183 |    0.813 | 
     | g1158/S         |   ^   | n_5      | MUX2_X1 | 0.008 |   0.191 |    0.821 | 
     | g1158/Z         |   v   | n_30     | MUX2_X1 | 0.062 |   0.253 |    0.882 | 
     | g1093/A1        |   v   | n_30     | AND2_X1 | 0.000 |   0.253 |    0.882 | 
     | g1093/ZN        |   v   | n_93     | AND2_X1 | 0.028 |   0.281 |    0.911 | 
     | A_int_reg[3]/D  |   v   | n_93     | DFF_X1  | 0.000 |   0.281 |    0.911 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                 |       |       |        |       |  Time   |   Time   | 
     |-----------------+-------+-------+--------+-------+---------+----------| 
     | clk             |   ^   | clk   |        |       |   0.000 |   -0.630 | 
     | A_int_reg[3]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -0.630 | 
     +-----------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin A_int_reg[4]/CK 
Endpoint:   A_int_reg[4]/D (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.911
- Arrival Time                  0.281
= Slack Time                    0.630
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |  Cell   | Delay | Arrival | Required | 
     |                 |       |          |         |       |  Time   |   Time   | 
     |-----------------+-------+----------+---------+-------+---------+----------| 
     | clk             |   ^   | clk      |         |       |   0.000 |    0.630 | 
     | state_reg[1]/CK |   ^   | clk      | DFF_X1  | 0.000 |   0.000 |    0.630 | 
     | state_reg[1]/Q  |   ^   | state[1] | DFF_X1  | 0.116 |   0.117 |    0.747 | 
     | g1184/A1        |   ^   | state[1] | OR2_X4  | 0.000 |   0.117 |    0.747 | 
     | g1184/ZN        |   ^   | n_5      | OR2_X4  | 0.066 |   0.183 |    0.813 | 
     | g1166/S         |   ^   | n_5      | MUX2_X1 | 0.008 |   0.191 |    0.821 | 
     | g1166/Z         |   v   | n_22     | MUX2_X1 | 0.062 |   0.253 |    0.883 | 
     | g1096/A1        |   v   | n_22     | AND2_X1 | 0.000 |   0.253 |    0.883 | 
     | g1096/ZN        |   v   | n_90     | AND2_X1 | 0.028 |   0.281 |    0.911 | 
     | A_int_reg[4]/D  |   v   | n_90     | DFF_X1  | 0.000 |   0.281 |    0.911 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                 |       |       |        |       |  Time   |   Time   | 
     |-----------------+-------+-------+--------+-------+---------+----------| 
     | clk             |   ^   | clk   |        |       |   0.000 |   -0.630 | 
     | A_int_reg[4]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -0.630 | 
     +-----------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin A_int_reg[2]/CK 
Endpoint:   A_int_reg[2]/D (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.911
- Arrival Time                  0.280
= Slack Time                    0.631
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |  Cell   | Delay | Arrival | Required | 
     |                 |       |          |         |       |  Time   |   Time   | 
     |-----------------+-------+----------+---------+-------+---------+----------| 
     | clk             |   ^   | clk      |         |       |   0.000 |    0.631 | 
     | state_reg[1]/CK |   ^   | clk      | DFF_X1  | 0.000 |   0.000 |    0.631 | 
     | state_reg[1]/Q  |   ^   | state[1] | DFF_X1  | 0.116 |   0.117 |    0.747 | 
     | g1184/A1        |   ^   | state[1] | OR2_X4  | 0.000 |   0.117 |    0.747 | 
     | g1184/ZN        |   ^   | n_5      | OR2_X4  | 0.066 |   0.183 |    0.814 | 
     | g1165/S         |   ^   | n_5      | MUX2_X1 | 0.008 |   0.191 |    0.822 | 
     | g1165/Z         |   v   | n_23     | MUX2_X1 | 0.061 |   0.252 |    0.883 | 
     | g1092/A1        |   v   | n_23     | AND2_X1 | 0.000 |   0.252 |    0.883 | 
     | g1092/ZN        |   v   | n_94     | AND2_X1 | 0.028 |   0.280 |    0.911 | 
     | A_int_reg[2]/D  |   v   | n_94     | DFF_X1  | 0.000 |   0.280 |    0.911 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                 |       |       |        |       |  Time   |   Time   | 
     |-----------------+-------+-------+--------+-------+---------+----------| 
     | clk             |   ^   | clk   |        |       |   0.000 |   -0.631 | 
     | A_int_reg[2]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -0.631 | 
     +-----------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin A_int_reg[1]/CK 
Endpoint:   A_int_reg[1]/D (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.911
- Arrival Time                  0.280
= Slack Time                    0.631
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |  Cell   | Delay | Arrival | Required | 
     |                 |       |          |         |       |  Time   |   Time   | 
     |-----------------+-------+----------+---------+-------+---------+----------| 
     | clk             |   ^   | clk      |         |       |   0.000 |    0.631 | 
     | state_reg[1]/CK |   ^   | clk      | DFF_X1  | 0.000 |   0.000 |    0.631 | 
     | state_reg[1]/Q  |   ^   | state[1] | DFF_X1  | 0.116 |   0.117 |    0.747 | 
     | g1184/A1        |   ^   | state[1] | OR2_X4  | 0.000 |   0.117 |    0.748 | 
     | g1184/ZN        |   ^   | n_5      | OR2_X4  | 0.066 |   0.183 |    0.814 | 
     | g1164/S         |   ^   | n_5      | MUX2_X1 | 0.008 |   0.191 |    0.822 | 
     | g1164/Z         |   v   | n_24     | MUX2_X1 | 0.062 |   0.253 |    0.883 | 
     | g1091/A1        |   v   | n_24     | AND2_X1 | 0.000 |   0.253 |    0.883 | 
     | g1091/ZN        |   v   | n_95     | AND2_X1 | 0.028 |   0.280 |    0.911 | 
     | A_int_reg[1]/D  |   v   | n_95     | DFF_X1  | 0.000 |   0.280 |    0.911 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                 |       |       |        |       |  Time   |   Time   | 
     |-----------------+-------+-------+--------+-------+---------+----------| 
     | clk             |   ^   | clk   |        |       |   0.000 |   -0.631 | 
     | A_int_reg[1]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -0.631 | 
     +-----------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin A_int_reg[6]/CK 
Endpoint:   A_int_reg[6]/D (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.911
- Arrival Time                  0.280
= Slack Time                    0.631
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |  Cell   | Delay | Arrival | Required | 
     |                 |       |          |         |       |  Time   |   Time   | 
     |-----------------+-------+----------+---------+-------+---------+----------| 
     | clk             |   ^   | clk      |         |       |   0.000 |    0.631 | 
     | state_reg[1]/CK |   ^   | clk      | DFF_X1  | 0.000 |   0.000 |    0.631 | 
     | state_reg[1]/Q  |   ^   | state[1] | DFF_X1  | 0.116 |   0.117 |    0.747 | 
     | g1184/A1        |   ^   | state[1] | OR2_X4  | 0.000 |   0.117 |    0.748 | 
     | g1184/ZN        |   ^   | n_5      | OR2_X4  | 0.066 |   0.183 |    0.814 | 
     | g1161/S         |   ^   | n_5      | MUX2_X1 | 0.007 |   0.191 |    0.822 | 
     | g1161/Z         |   v   | n_27     | MUX2_X1 | 0.061 |   0.252 |    0.883 | 
     | g1097/A1        |   v   | n_27     | AND2_X1 | 0.000 |   0.252 |    0.883 | 
     | g1097/ZN        |   v   | n_89     | AND2_X1 | 0.028 |   0.280 |    0.911 | 
     | A_int_reg[6]/D  |   v   | n_89     | DFF_X1  | 0.000 |   0.280 |    0.911 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                 |       |       |        |       |  Time   |   Time   | 
     |-----------------+-------+-------+--------+-------+---------+----------| 
     | clk             |   ^   | clk   |        |       |   0.000 |   -0.631 | 
     | A_int_reg[6]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -0.631 | 
     +-----------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin A_int_reg[0]/CK 
Endpoint:   A_int_reg[0]/D (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.911
- Arrival Time                  0.280
= Slack Time                    0.631
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |  Cell   | Delay | Arrival | Required | 
     |                 |       |          |         |       |  Time   |   Time   | 
     |-----------------+-------+----------+---------+-------+---------+----------| 
     | clk             |   ^   | clk      |         |       |   0.000 |    0.631 | 
     | state_reg[1]/CK |   ^   | clk      | DFF_X1  | 0.000 |   0.000 |    0.631 | 
     | state_reg[1]/Q  |   ^   | state[1] | DFF_X1  | 0.116 |   0.117 |    0.748 | 
     | g1184/A1        |   ^   | state[1] | OR2_X4  | 0.000 |   0.117 |    0.748 | 
     | g1184/ZN        |   ^   | n_5      | OR2_X4  | 0.066 |   0.183 |    0.815 | 
     | g1153/S         |   ^   | n_5      | MUX2_X1 | 0.006 |   0.190 |    0.821 | 
     | g1153/Z         |   v   | n_35     | MUX2_X1 | 0.062 |   0.251 |    0.883 | 
     | g1084/A1        |   v   | n_35     | AND2_X1 | 0.000 |   0.251 |    0.883 | 
     | g1084/ZN        |   v   | n_102    | AND2_X1 | 0.028 |   0.280 |    0.911 | 
     | A_int_reg[0]/D  |   v   | n_102    | DFF_X1  | 0.000 |   0.280 |    0.911 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                 |       |       |        |       |  Time   |   Time   | 
     |-----------------+-------+-------+--------+-------+---------+----------| 
     | clk             |   ^   | clk   |        |       |   0.000 |   -0.631 | 
     | A_int_reg[0]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -0.631 | 
     +-----------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin B_int_reg[0]/CK 
Endpoint:   B_int_reg[0]/D (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.911
- Arrival Time                  0.279
= Slack Time                    0.632
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |  Cell   | Delay | Arrival | Required | 
     |                 |       |          |         |       |  Time   |   Time   | 
     |-----------------+-------+----------+---------+-------+---------+----------| 
     | clk             |   ^   | clk      |         |       |   0.000 |    0.632 | 
     | state_reg[1]/CK |   ^   | clk      | DFF_X1  | 0.000 |   0.000 |    0.632 | 
     | state_reg[1]/Q  |   ^   | state[1] | DFF_X1  | 0.116 |   0.117 |    0.748 | 
     | g1184/A1        |   ^   | state[1] | OR2_X4  | 0.000 |   0.117 |    0.749 | 
     | g1184/ZN        |   ^   | n_5      | OR2_X4  | 0.066 |   0.183 |    0.815 | 
     | g1170/S         |   ^   | n_5      | MUX2_X1 | 0.006 |   0.189 |    0.821 | 
     | g1170/Z         |   v   | n_18     | MUX2_X1 | 0.062 |   0.251 |    0.883 | 
     | g1108/A1        |   v   | n_18     | AND2_X1 | 0.000 |   0.251 |    0.883 | 
     | g1108/ZN        |   v   | n_78     | AND2_X1 | 0.028 |   0.279 |    0.911 | 
     | B_int_reg[0]/D  |   v   | n_78     | DFF_X1  | 0.000 |   0.279 |    0.911 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                 |       |       |        |       |  Time   |   Time   | 
     |-----------------+-------+-------+--------+-------+---------+----------| 
     | clk             |   ^   | clk   |        |       |   0.000 |   -0.632 | 
     | B_int_reg[0]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -0.632 | 
     +-----------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin A_int_reg[9]/CK 
Endpoint:   A_int_reg[9]/D (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.911
- Arrival Time                  0.279
= Slack Time                    0.632
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |  Cell   | Delay | Arrival | Required | 
     |                 |       |          |         |       |  Time   |   Time   | 
     |-----------------+-------+----------+---------+-------+---------+----------| 
     | clk             |   ^   | clk      |         |       |   0.000 |    0.632 | 
     | state_reg[1]/CK |   ^   | clk      | DFF_X1  | 0.000 |   0.000 |    0.632 | 
     | state_reg[1]/Q  |   ^   | state[1] | DFF_X1  | 0.116 |   0.117 |    0.748 | 
     | g1184/A1        |   ^   | state[1] | OR2_X4  | 0.000 |   0.117 |    0.749 | 
     | g1184/ZN        |   ^   | n_5      | OR2_X4  | 0.066 |   0.183 |    0.815 | 
     | g1171/S         |   ^   | n_5      | MUX2_X1 | 0.006 |   0.189 |    0.821 | 
     | g1171/Z         |   v   | n_17     | MUX2_X1 | 0.061 |   0.251 |    0.883 | 
     | g1105/A1        |   v   | n_17     | AND2_X1 | 0.000 |   0.251 |    0.883 | 
     | g1105/ZN        |   v   | n_81     | AND2_X1 | 0.028 |   0.279 |    0.911 | 
     | A_int_reg[9]/D  |   v   | n_81     | DFF_X1  | 0.000 |   0.279 |    0.911 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                 |       |       |        |       |  Time   |   Time   | 
     |-----------------+-------+-------+--------+-------+---------+----------| 
     | clk             |   ^   | clk   |        |       |   0.000 |   -0.632 | 
     | A_int_reg[9]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -0.632 | 
     +-----------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin B_int_reg[6]/CK 
Endpoint:   B_int_reg[6]/D (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.911
- Arrival Time                  0.279
= Slack Time                    0.632
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |  Cell   | Delay | Arrival | Required | 
     |                 |       |          |         |       |  Time   |   Time   | 
     |-----------------+-------+----------+---------+-------+---------+----------| 
     | clk             |   ^   | clk      |         |       |   0.000 |    0.632 | 
     | state_reg[1]/CK |   ^   | clk      | DFF_X1  | 0.000 |   0.000 |    0.632 | 
     | state_reg[1]/Q  |   ^   | state[1] | DFF_X1  | 0.116 |   0.117 |    0.749 | 
     | g1184/A1        |   ^   | state[1] | OR2_X4  | 0.000 |   0.117 |    0.749 | 
     | g1184/ZN        |   ^   | n_5      | OR2_X4  | 0.066 |   0.183 |    0.815 | 
     | g1151/S         |   ^   | n_5      | MUX2_X1 | 0.007 |   0.190 |    0.822 | 
     | g1151/Z         |   v   | n_37     | MUX2_X1 | 0.061 |   0.251 |    0.883 | 
     | g1080/A1        |   v   | n_37     | AND2_X1 | 0.000 |   0.251 |    0.883 | 
     | g1080/ZN        |   v   | n_106    | AND2_X1 | 0.028 |   0.279 |    0.911 | 
     | B_int_reg[6]/D  |   v   | n_106    | DFF_X1  | 0.000 |   0.279 |    0.911 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                 |       |       |        |       |  Time   |   Time   | 
     |-----------------+-------+-------+--------+-------+---------+----------| 
     | clk             |   ^   | clk   |        |       |   0.000 |   -0.632 | 
     | B_int_reg[6]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -0.632 | 
     +-----------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin A_int_reg[8]/CK 
Endpoint:   A_int_reg[8]/D (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.911
- Arrival Time                  0.279
= Slack Time                    0.632
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |  Cell   | Delay | Arrival | Required | 
     |                 |       |          |         |       |  Time   |   Time   | 
     |-----------------+-------+----------+---------+-------+---------+----------| 
     | clk             |   ^   | clk      |         |       |   0.000 |    0.632 | 
     | state_reg[1]/CK |   ^   | clk      | DFF_X1  | 0.000 |   0.000 |    0.632 | 
     | state_reg[1]/Q  |   ^   | state[1] | DFF_X1  | 0.116 |   0.117 |    0.749 | 
     | g1184/A1        |   ^   | state[1] | OR2_X4  | 0.000 |   0.117 |    0.749 | 
     | g1184/ZN        |   ^   | n_5      | OR2_X4  | 0.066 |   0.183 |    0.816 | 
     | g1167/S         |   ^   | n_5      | MUX2_X1 | 0.006 |   0.189 |    0.822 | 
     | g1167/Z         |   v   | n_21     | MUX2_X1 | 0.061 |   0.251 |    0.883 | 
     | g1101/A1        |   v   | n_21     | AND2_X1 | 0.000 |   0.251 |    0.883 | 
     | g1101/ZN        |   v   | n_85     | AND2_X1 | 0.028 |   0.279 |    0.911 | 
     | A_int_reg[8]/D  |   v   | n_85     | DFF_X1  | 0.000 |   0.279 |    0.911 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                 |       |       |        |       |  Time   |   Time   | 
     |-----------------+-------+-------+--------+-------+---------+----------| 
     | clk             |   ^   | clk   |        |       |   0.000 |   -0.632 | 
     | A_int_reg[8]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -0.632 | 
     +-----------------------------------------------------------------------+ 
Path 51: MET Setup Check with Pin state_reg[1]/CK 
Endpoint:   state_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.033
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.917
- Arrival Time                  0.255
= Slack Time                    0.662
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |  Cell   | Delay | Arrival | Required | 
     |                 |       |          |         |       |  Time   |   Time   | 
     |-----------------+-------+----------+---------+-------+---------+----------| 
     | clk             |   ^   | clk      |         |       |   0.000 |    0.662 | 
     | state_reg[1]/CK |   ^   | clk      | DFF_X1  | 0.000 |   0.000 |    0.662 | 
     | state_reg[1]/Q  |   ^   | state[1] | DFF_X1  | 0.116 |   0.117 |    0.779 | 
     | g1184/A1        |   ^   | state[1] | OR2_X4  | 0.000 |   0.117 |    0.779 | 
     | g1184/ZN        |   ^   | n_5      | OR2_X4  | 0.066 |   0.183 |    0.845 | 
     | g1183/A         |   ^   | n_5      | INV_X1  | 0.005 |   0.188 |    0.850 | 
     | g1183/ZN        |   v   | n_4      | INV_X1  | 0.038 |   0.226 |    0.888 | 
     | g1180/A1        |   v   | n_4      | NOR2_X1 | 0.000 |   0.226 |    0.888 | 
     | g1180/ZN        |   ^   | n_8      | NOR2_X1 | 0.029 |   0.255 |    0.917 | 
     | state_reg[1]/D  |   ^   | n_8      | DFF_X1  | 0.000 |   0.255 |    0.917 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                 |       |       |        |       |  Time   |   Time   | 
     |-----------------+-------+-------+--------+-------+---------+----------| 
     | clk             |   ^   | clk   |        |       |   0.000 |   -0.662 | 
     | state_reg[1]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -0.662 | 
     +-----------------------------------------------------------------------+ 
Path 52: MET Setup Check with Pin Y_reg[14]/CK 
Endpoint:   Y_reg[14]/D    (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.911
- Arrival Time                  0.249
= Slack Time                    0.662
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell   | Delay | Arrival | Required | 
     |                 |       |          |          |       |  Time   |   Time   | 
     |-----------------+-------+----------+----------+-------+---------+----------| 
     | clk             |   ^   | clk      |          |       |   0.000 |    0.662 | 
     | state_reg[1]/CK |   ^   | clk      | DFF_X1   | 0.000 |   0.000 |    0.662 | 
     | state_reg[1]/Q  |   ^   | state[1] | DFF_X1   | 0.116 |   0.116 |    0.779 | 
     | g1185/A1        |   ^   | state[1] | NAND2_X4 | 0.000 |   0.117 |    0.779 | 
     | g1185/ZN        |   v   | n_3      | NAND2_X4 | 0.045 |   0.161 |    0.823 | 
     | g1135/S         |   v   | n_3      | MUX2_X1  | 0.004 |   0.165 |    0.827 | 
     | g1135/Z         |   v   | n_53     | MUX2_X1  | 0.055 |   0.220 |    0.882 | 
     | g1107/A1        |   v   | n_53     | AND2_X1  | 0.000 |   0.220 |    0.883 | 
     | g1107/ZN        |   v   | n_79     | AND2_X1  | 0.028 |   0.249 |    0.911 | 
     | Y_reg[14]/D     |   v   | n_79     | DFF_X1   | 0.000 |   0.249 |    0.911 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |              |       |       |        |       |  Time   |   Time   | 
     |--------------+-------+-------+--------+-------+---------+----------| 
     | clk          |   ^   | clk   |        |       |   0.000 |   -0.662 | 
     | Y_reg[14]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -0.662 | 
     +--------------------------------------------------------------------+ 
Path 53: MET Setup Check with Pin Y_reg[11]/CK 
Endpoint:   Y_reg[11]/D    (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.911
- Arrival Time                  0.249
= Slack Time                    0.662
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell   | Delay | Arrival | Required | 
     |                 |       |          |          |       |  Time   |   Time   | 
     |-----------------+-------+----------+----------+-------+---------+----------| 
     | clk             |   ^   | clk      |          |       |   0.000 |    0.662 | 
     | state_reg[1]/CK |   ^   | clk      | DFF_X1   | 0.000 |   0.000 |    0.662 | 
     | state_reg[1]/Q  |   ^   | state[1] | DFF_X1   | 0.116 |   0.117 |    0.779 | 
     | g1185/A1        |   ^   | state[1] | NAND2_X4 | 0.000 |   0.117 |    0.779 | 
     | g1185/ZN        |   v   | n_3      | NAND2_X4 | 0.045 |   0.161 |    0.824 | 
     | g1132/S         |   v   | n_3      | MUX2_X1  | 0.004 |   0.165 |    0.828 | 
     | g1132/Z         |   v   | n_56     | MUX2_X1  | 0.055 |   0.221 |    0.883 | 
     | g1103/A1        |   v   | n_56     | AND2_X1  | 0.000 |   0.221 |    0.883 | 
     | g1103/ZN        |   v   | n_83     | AND2_X1  | 0.028 |   0.249 |    0.911 | 
     | Y_reg[11]/D     |   v   | n_83     | DFF_X1   | 0.000 |   0.249 |    0.911 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |              |       |       |        |       |  Time   |   Time   | 
     |--------------+-------+-------+--------+-------+---------+----------| 
     | clk          |   ^   | clk   |        |       |   0.000 |   -0.662 | 
     | Y_reg[11]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -0.662 | 
     +--------------------------------------------------------------------+ 
Path 54: MET Setup Check with Pin Y_reg[12]/CK 
Endpoint:   Y_reg[12]/D    (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.911
- Arrival Time                  0.248
= Slack Time                    0.663
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell   | Delay | Arrival | Required | 
     |                 |       |          |          |       |  Time   |   Time   | 
     |-----------------+-------+----------+----------+-------+---------+----------| 
     | clk             |   ^   | clk      |          |       |   0.000 |    0.663 | 
     | state_reg[1]/CK |   ^   | clk      | DFF_X1   | 0.000 |   0.000 |    0.663 | 
     | state_reg[1]/Q  |   ^   | state[1] | DFF_X1   | 0.116 |   0.117 |    0.780 | 
     | g1185/A1        |   ^   | state[1] | NAND2_X4 | 0.000 |   0.117 |    0.780 | 
     | g1185/ZN        |   v   | n_3      | NAND2_X4 | 0.045 |   0.161 |    0.824 | 
     | g1133/S         |   v   | n_3      | MUX2_X1  | 0.004 |   0.165 |    0.829 | 
     | g1133/Z         |   v   | n_55     | MUX2_X1  | 0.054 |   0.220 |    0.883 | 
     | g1104/A1        |   v   | n_55     | AND2_X1  | 0.000 |   0.220 |    0.883 | 
     | g1104/ZN        |   v   | n_82     | AND2_X1  | 0.028 |   0.248 |    0.911 | 
     | Y_reg[12]/D     |   v   | n_82     | DFF_X1   | 0.000 |   0.248 |    0.911 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |              |       |       |        |       |  Time   |   Time   | 
     |--------------+-------+-------+--------+-------+---------+----------| 
     | clk          |   ^   | clk   |        |       |   0.000 |   -0.663 | 
     | Y_reg[12]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -0.663 | 
     +--------------------------------------------------------------------+ 
Path 55: MET Setup Check with Pin Y_reg[10]/CK 
Endpoint:   Y_reg[10]/D    (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.911
- Arrival Time                  0.248
= Slack Time                    0.663
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell   | Delay | Arrival | Required | 
     |                 |       |          |          |       |  Time   |   Time   | 
     |-----------------+-------+----------+----------+-------+---------+----------| 
     | clk             |   ^   | clk      |          |       |   0.000 |    0.663 | 
     | state_reg[1]/CK |   ^   | clk      | DFF_X1   | 0.000 |   0.000 |    0.663 | 
     | state_reg[1]/Q  |   ^   | state[1] | DFF_X1   | 0.116 |   0.117 |    0.780 | 
     | g1185/A1        |   ^   | state[1] | NAND2_X4 | 0.000 |   0.117 |    0.780 | 
     | g1185/ZN        |   v   | n_3      | NAND2_X4 | 0.045 |   0.161 |    0.824 | 
     | g1131/S         |   v   | n_3      | MUX2_X1  | 0.004 |   0.165 |    0.829 | 
     | g1131/Z         |   v   | n_57     | MUX2_X1  | 0.054 |   0.220 |    0.883 | 
     | g1102/A1        |   v   | n_57     | AND2_X1  | 0.000 |   0.220 |    0.883 | 
     | g1102/ZN        |   v   | n_84     | AND2_X1  | 0.028 |   0.248 |    0.911 | 
     | Y_reg[10]/D     |   v   | n_84     | DFF_X1   | 0.000 |   0.248 |    0.911 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |              |       |       |        |       |  Time   |   Time   | 
     |--------------+-------+-------+--------+-------+---------+----------| 
     | clk          |   ^   | clk   |        |       |   0.000 |   -0.663 | 
     | Y_reg[10]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -0.663 | 
     +--------------------------------------------------------------------+ 
Path 56: MET Setup Check with Pin Y_reg[15]/CK 
Endpoint:   Y_reg[15]/D    (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.911
- Arrival Time                  0.248
= Slack Time                    0.663
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell   | Delay | Arrival | Required | 
     |                 |       |          |          |       |  Time   |   Time   | 
     |-----------------+-------+----------+----------+-------+---------+----------| 
     | clk             |   ^   | clk      |          |       |   0.000 |    0.663 | 
     | state_reg[1]/CK |   ^   | clk      | DFF_X1   | 0.000 |   0.000 |    0.663 | 
     | state_reg[1]/Q  |   ^   | state[1] | DFF_X1   | 0.116 |   0.117 |    0.780 | 
     | g1185/A1        |   ^   | state[1] | NAND2_X4 | 0.000 |   0.117 |    0.780 | 
     | g1185/ZN        |   v   | n_3      | NAND2_X4 | 0.045 |   0.161 |    0.825 | 
     | g1136/S         |   v   | n_3      | MUX2_X1  | 0.004 |   0.165 |    0.829 | 
     | g1136/Z         |   v   | n_52     | MUX2_X1  | 0.054 |   0.220 |    0.883 | 
     | g1109/A1        |   v   | n_52     | AND2_X1  | 0.000 |   0.220 |    0.883 | 
     | g1109/ZN        |   v   | n_77     | AND2_X1  | 0.028 |   0.248 |    0.911 | 
     | Y_reg[15]/D     |   v   | n_77     | DFF_X1   | 0.000 |   0.248 |    0.911 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |              |       |       |        |       |  Time   |   Time   | 
     |--------------+-------+-------+--------+-------+---------+----------| 
     | clk          |   ^   | clk   |        |       |   0.000 |   -0.663 | 
     | Y_reg[15]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -0.663 | 
     +--------------------------------------------------------------------+ 
Path 57: MET Setup Check with Pin Y_reg[16]/CK 
Endpoint:   Y_reg[16]/D    (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.911
- Arrival Time                  0.248
= Slack Time                    0.663
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell   | Delay | Arrival | Required | 
     |                 |       |          |          |       |  Time   |   Time   | 
     |-----------------+-------+----------+----------+-------+---------+----------| 
     | clk             |   ^   | clk      |          |       |   0.000 |    0.663 | 
     | state_reg[1]/CK |   ^   | clk      | DFF_X1   | 0.000 |   0.000 |    0.663 | 
     | state_reg[1]/Q  |   ^   | state[1] | DFF_X1   | 0.116 |   0.117 |    0.780 | 
     | g1185/A1        |   ^   | state[1] | NAND2_X4 | 0.000 |   0.117 |    0.780 | 
     | g1185/ZN        |   v   | n_3      | NAND2_X4 | 0.045 |   0.161 |    0.825 | 
     | g1137/S         |   v   | n_3      | MUX2_X1  | 0.004 |   0.165 |    0.829 | 
     | g1137/Z         |   v   | n_51     | MUX2_X1  | 0.054 |   0.219 |    0.883 | 
     | g1110/A1        |   v   | n_51     | AND2_X1  | 0.000 |   0.219 |    0.883 | 
     | g1110/ZN        |   v   | n_76     | AND2_X1  | 0.028 |   0.248 |    0.911 | 
     | Y_reg[16]/D     |   v   | n_76     | DFF_X1   | 0.000 |   0.248 |    0.911 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |              |       |       |        |       |  Time   |   Time   | 
     |--------------+-------+-------+--------+-------+---------+----------| 
     | clk          |   ^   | clk   |        |       |   0.000 |   -0.663 | 
     | Y_reg[16]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -0.663 | 
     +--------------------------------------------------------------------+ 
Path 58: MET Setup Check with Pin Y_reg[17]/CK 
Endpoint:   Y_reg[17]/D    (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.911
- Arrival Time                  0.247
= Slack Time                    0.664
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell   | Delay | Arrival | Required | 
     |                 |       |          |          |       |  Time   |   Time   | 
     |-----------------+-------+----------+----------+-------+---------+----------| 
     | clk             |   ^   | clk      |          |       |   0.000 |    0.664 | 
     | state_reg[1]/CK |   ^   | clk      | DFF_X1   | 0.000 |   0.000 |    0.664 | 
     | state_reg[1]/Q  |   ^   | state[1] | DFF_X1   | 0.116 |   0.117 |    0.780 | 
     | g1185/A1        |   ^   | state[1] | NAND2_X4 | 0.000 |   0.117 |    0.780 | 
     | g1185/ZN        |   v   | n_3      | NAND2_X4 | 0.045 |   0.161 |    0.825 | 
     | g1138/S         |   v   | n_3      | MUX2_X1  | 0.004 |   0.165 |    0.829 | 
     | g1138/Z         |   v   | n_50     | MUX2_X1  | 0.054 |   0.219 |    0.883 | 
     | g1112/A1        |   v   | n_50     | AND2_X1  | 0.000 |   0.219 |    0.883 | 
     | g1112/ZN        |   v   | n_74     | AND2_X1  | 0.028 |   0.247 |    0.911 | 
     | Y_reg[17]/D     |   v   | n_74     | DFF_X1   | 0.000 |   0.247 |    0.911 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |              |       |       |        |       |  Time   |   Time   | 
     |--------------+-------+-------+--------+-------+---------+----------| 
     | clk          |   ^   | clk   |        |       |   0.000 |   -0.664 | 
     | Y_reg[17]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -0.664 | 
     +--------------------------------------------------------------------+ 
Path 59: MET Setup Check with Pin Y_reg[2]/CK 
Endpoint:   Y_reg[2]/D     (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.911
- Arrival Time                  0.247
= Slack Time                    0.664
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell   | Delay | Arrival | Required | 
     |                 |       |          |          |       |  Time   |   Time   | 
     |-----------------+-------+----------+----------+-------+---------+----------| 
     | clk             |   ^   | clk      |          |       |   0.000 |    0.664 | 
     | state_reg[1]/CK |   ^   | clk      | DFF_X1   | 0.000 |   0.000 |    0.664 | 
     | state_reg[1]/Q  |   ^   | state[1] | DFF_X1   | 0.116 |   0.117 |    0.780 | 
     | g1185/A1        |   ^   | state[1] | NAND2_X4 | 0.000 |   0.117 |    0.780 | 
     | g1185/ZN        |   v   | n_3      | NAND2_X4 | 0.045 |   0.161 |    0.825 | 
     | g1140/S         |   v   | n_3      | MUX2_X1  | 0.004 |   0.165 |    0.829 | 
     | g1140/Z         |   v   | n_48     | MUX2_X1  | 0.054 |   0.219 |    0.883 | 
     | g1114/A1        |   v   | n_48     | AND2_X1  | 0.000 |   0.219 |    0.883 | 
     | g1114/ZN        |   v   | n_72     | AND2_X1  | 0.028 |   0.247 |    0.911 | 
     | Y_reg[2]/D      |   v   | n_72     | DFF_X1   | 0.000 |   0.247 |    0.911 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |             |       |       |        |       |  Time   |   Time   | 
     |-------------+-------+-------+--------+-------+---------+----------| 
     | clk         |   ^   | clk   |        |       |   0.000 |   -0.664 | 
     | Y_reg[2]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -0.664 | 
     +-------------------------------------------------------------------+ 
Path 60: MET Setup Check with Pin Y_reg[3]/CK 
Endpoint:   Y_reg[3]/D     (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.911
- Arrival Time                  0.247
= Slack Time                    0.664
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell   | Delay | Arrival | Required | 
     |                 |       |          |          |       |  Time   |   Time   | 
     |-----------------+-------+----------+----------+-------+---------+----------| 
     | clk             |   ^   | clk      |          |       |   0.000 |    0.664 | 
     | state_reg[1]/CK |   ^   | clk      | DFF_X1   | 0.000 |   0.000 |    0.664 | 
     | state_reg[1]/Q  |   ^   | state[1] | DFF_X1   | 0.116 |   0.117 |    0.780 | 
     | g1185/A1        |   ^   | state[1] | NAND2_X4 | 0.000 |   0.117 |    0.781 | 
     | g1185/ZN        |   v   | n_3      | NAND2_X4 | 0.045 |   0.161 |    0.825 | 
     | g1128/S         |   v   | n_3      | MUX2_X1  | 0.004 |   0.165 |    0.829 | 
     | g1128/Z         |   v   | n_60     | MUX2_X1  | 0.054 |   0.219 |    0.883 | 
     | g1115/A1        |   v   | n_60     | AND2_X1  | 0.000 |   0.219 |    0.883 | 
     | g1115/ZN        |   v   | n_71     | AND2_X1  | 0.028 |   0.247 |    0.911 | 
     | Y_reg[3]/D      |   v   | n_71     | DFF_X1   | 0.000 |   0.247 |    0.911 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |             |       |       |        |       |  Time   |   Time   | 
     |-------------+-------+-------+--------+-------+---------+----------| 
     | clk         |   ^   | clk   |        |       |   0.000 |   -0.664 | 
     | Y_reg[3]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -0.664 | 
     +-------------------------------------------------------------------+ 
Path 61: MET Setup Check with Pin Y_reg[4]/CK 
Endpoint:   Y_reg[4]/D     (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.911
- Arrival Time                  0.247
= Slack Time                    0.664
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell   | Delay | Arrival | Required | 
     |                 |       |          |          |       |  Time   |   Time   | 
     |-----------------+-------+----------+----------+-------+---------+----------| 
     | clk             |   ^   | clk      |          |       |   0.000 |    0.664 | 
     | state_reg[1]/CK |   ^   | clk      | DFF_X1   | 0.000 |   0.000 |    0.664 | 
     | state_reg[1]/Q  |   ^   | state[1] | DFF_X1   | 0.116 |   0.116 |    0.780 | 
     | g1185/A1        |   ^   | state[1] | NAND2_X4 | 0.000 |   0.117 |    0.781 | 
     | g1185/ZN        |   v   | n_3      | NAND2_X4 | 0.045 |   0.161 |    0.825 | 
     | g1141/S         |   v   | n_3      | MUX2_X1  | 0.004 |   0.165 |    0.829 | 
     | g1141/Z         |   v   | n_47     | MUX2_X1  | 0.054 |   0.219 |    0.883 | 
     | g1094/A1        |   v   | n_47     | AND2_X1  | 0.000 |   0.219 |    0.883 | 
     | g1094/ZN        |   v   | n_92     | AND2_X1  | 0.028 |   0.247 |    0.911 | 
     | Y_reg[4]/D      |   v   | n_92     | DFF_X1   | 0.000 |   0.247 |    0.911 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |             |       |       |        |       |  Time   |   Time   | 
     |-------------+-------+-------+--------+-------+---------+----------| 
     | clk         |   ^   | clk   |        |       |   0.000 |   -0.664 | 
     | Y_reg[4]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -0.664 | 
     +-------------------------------------------------------------------+ 
Path 62: MET Setup Check with Pin Y_reg[1]/CK 
Endpoint:   Y_reg[1]/D     (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.911
- Arrival Time                  0.247
= Slack Time                    0.664
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell   | Delay | Arrival | Required | 
     |                 |       |          |          |       |  Time   |   Time   | 
     |-----------------+-------+----------+----------+-------+---------+----------| 
     | clk             |   ^   | clk      |          |       |   0.000 |    0.664 | 
     | state_reg[1]/CK |   ^   | clk      | DFF_X1   | 0.000 |   0.000 |    0.664 | 
     | state_reg[1]/Q  |   ^   | state[1] | DFF_X1   | 0.116 |   0.117 |    0.780 | 
     | g1185/A1        |   ^   | state[1] | NAND2_X4 | 0.000 |   0.117 |    0.781 | 
     | g1185/ZN        |   v   | n_3      | NAND2_X4 | 0.045 |   0.161 |    0.825 | 
     | g1139/S         |   v   | n_3      | MUX2_X1  | 0.004 |   0.165 |    0.829 | 
     | g1139/Z         |   v   | n_49     | MUX2_X1  | 0.054 |   0.219 |    0.883 | 
     | g1113/A1        |   v   | n_49     | AND2_X1  | 0.000 |   0.219 |    0.883 | 
     | g1113/ZN        |   v   | n_73     | AND2_X1  | 0.028 |   0.247 |    0.911 | 
     | Y_reg[1]/D      |   v   | n_73     | DFF_X1   | 0.000 |   0.247 |    0.911 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |             |       |       |        |       |  Time   |   Time   | 
     |-------------+-------+-------+--------+-------+---------+----------| 
     | clk         |   ^   | clk   |        |       |   0.000 |   -0.664 | 
     | Y_reg[1]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -0.664 | 
     +-------------------------------------------------------------------+ 
Path 63: MET Setup Check with Pin Y_reg[0]/CK 
Endpoint:   Y_reg[0]/D     (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.911
- Arrival Time                  0.247
= Slack Time                    0.664
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell   | Delay | Arrival | Required | 
     |                 |       |          |          |       |  Time   |   Time   | 
     |-----------------+-------+----------+----------+-------+---------+----------| 
     | clk             |   ^   | clk      |          |       |   0.000 |    0.664 | 
     | state_reg[1]/CK |   ^   | clk      | DFF_X1   | 0.000 |   0.000 |    0.664 | 
     | state_reg[1]/Q  |   ^   | state[1] | DFF_X1   | 0.116 |   0.117 |    0.780 | 
     | g1185/A1        |   ^   | state[1] | NAND2_X4 | 0.000 |   0.117 |    0.781 | 
     | g1185/ZN        |   v   | n_3      | NAND2_X4 | 0.045 |   0.161 |    0.825 | 
     | g1130/S         |   v   | n_3      | MUX2_X1  | 0.003 |   0.165 |    0.829 | 
     | g1130/Z         |   v   | n_58     | MUX2_X1  | 0.054 |   0.219 |    0.883 | 
     | g1100/A1        |   v   | n_58     | AND2_X1  | 0.000 |   0.219 |    0.883 | 
     | g1100/ZN        |   v   | n_86     | AND2_X1  | 0.028 |   0.247 |    0.911 | 
     | Y_reg[0]/D      |   v   | n_86     | DFF_X1   | 0.000 |   0.247 |    0.911 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |             |       |       |        |       |  Time   |   Time   | 
     |-------------+-------+-------+--------+-------+---------+----------| 
     | clk         |   ^   | clk   |        |       |   0.000 |   -0.664 | 
     | Y_reg[0]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -0.664 | 
     +-------------------------------------------------------------------+ 
Path 64: MET Setup Check with Pin Y_reg[5]/CK 
Endpoint:   Y_reg[5]/D     (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.911
- Arrival Time                  0.247
= Slack Time                    0.664
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell   | Delay | Arrival | Required | 
     |                 |       |          |          |       |  Time   |   Time   | 
     |-----------------+-------+----------+----------+-------+---------+----------| 
     | clk             |   ^   | clk      |          |       |   0.000 |    0.664 | 
     | state_reg[1]/CK |   ^   | clk      | DFF_X1   | 0.000 |   0.000 |    0.664 | 
     | state_reg[1]/Q  |   ^   | state[1] | DFF_X1   | 0.116 |   0.117 |    0.781 | 
     | g1185/A1        |   ^   | state[1] | NAND2_X4 | 0.000 |   0.117 |    0.781 | 
     | g1185/ZN        |   v   | n_3      | NAND2_X4 | 0.045 |   0.161 |    0.825 | 
     | g1142/S         |   v   | n_3      | MUX2_X1  | 0.004 |   0.165 |    0.829 | 
     | g1142/Z         |   v   | n_46     | MUX2_X1  | 0.054 |   0.219 |    0.883 | 
     | g1118/A1        |   v   | n_46     | AND2_X1  | 0.000 |   0.219 |    0.883 | 
     | g1118/ZN        |   v   | n_68     | AND2_X1  | 0.028 |   0.247 |    0.911 | 
     | Y_reg[5]/D      |   v   | n_68     | DFF_X1   | 0.000 |   0.247 |    0.911 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |             |       |       |        |       |  Time   |   Time   | 
     |-------------+-------+-------+--------+-------+---------+----------| 
     | clk         |   ^   | clk   |        |       |   0.000 |   -0.664 | 
     | Y_reg[5]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -0.664 | 
     +-------------------------------------------------------------------+ 
Path 65: MET Setup Check with Pin Y_reg[8]/CK 
Endpoint:   Y_reg[8]/D     (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.911
- Arrival Time                  0.247
= Slack Time                    0.664
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell   | Delay | Arrival | Required | 
     |                 |       |          |          |       |  Time   |   Time   | 
     |-----------------+-------+----------+----------+-------+---------+----------| 
     | clk             |   ^   | clk      |          |       |   0.000 |    0.664 | 
     | state_reg[1]/CK |   ^   | clk      | DFF_X1   | 0.000 |   0.000 |    0.664 | 
     | state_reg[1]/Q  |   ^   | state[1] | DFF_X1   | 0.116 |   0.117 |    0.781 | 
     | g1185/A1        |   ^   | state[1] | NAND2_X4 | 0.000 |   0.117 |    0.781 | 
     | g1185/ZN        |   v   | n_3      | NAND2_X4 | 0.045 |   0.161 |    0.825 | 
     | g1144/S         |   v   | n_3      | MUX2_X1  | 0.003 |   0.165 |    0.829 | 
     | g1144/Z         |   v   | n_44     | MUX2_X1  | 0.054 |   0.219 |    0.883 | 
     | g1095/A1        |   v   | n_44     | AND2_X1  | 0.000 |   0.219 |    0.883 | 
     | g1095/ZN        |   v   | n_91     | AND2_X1  | 0.028 |   0.247 |    0.911 | 
     | Y_reg[8]/D      |   v   | n_91     | DFF_X1   | 0.000 |   0.247 |    0.911 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |             |       |       |        |       |  Time   |   Time   | 
     |-------------+-------+-------+--------+-------+---------+----------| 
     | clk         |   ^   | clk   |        |       |   0.000 |   -0.664 | 
     | Y_reg[8]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -0.664 | 
     +-------------------------------------------------------------------+ 
Path 66: MET Setup Check with Pin Y_reg[6]/CK 
Endpoint:   Y_reg[6]/D     (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.911
- Arrival Time                  0.247
= Slack Time                    0.664
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell   | Delay | Arrival | Required | 
     |                 |       |          |          |       |  Time   |   Time   | 
     |-----------------+-------+----------+----------+-------+---------+----------| 
     | clk             |   ^   | clk      |          |       |   0.000 |    0.664 | 
     | state_reg[1]/CK |   ^   | clk      | DFF_X1   | 0.000 |   0.000 |    0.664 | 
     | state_reg[1]/Q  |   ^   | state[1] | DFF_X1   | 0.116 |   0.117 |    0.781 | 
     | g1185/A1        |   ^   | state[1] | NAND2_X4 | 0.000 |   0.117 |    0.781 | 
     | g1185/ZN        |   v   | n_3      | NAND2_X4 | 0.045 |   0.161 |    0.825 | 
     | g1143/S         |   v   | n_3      | MUX2_X1  | 0.003 |   0.165 |    0.829 | 
     | g1143/Z         |   v   | n_45     | MUX2_X1  | 0.054 |   0.219 |    0.883 | 
     | g1119/A1        |   v   | n_45     | AND2_X1  | 0.000 |   0.219 |    0.883 | 
     | g1119/ZN        |   v   | n_67     | AND2_X1  | 0.028 |   0.247 |    0.911 | 
     | Y_reg[6]/D      |   v   | n_67     | DFF_X1   | 0.000 |   0.247 |    0.911 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |             |       |       |        |       |  Time   |   Time   | 
     |-------------+-------+-------+--------+-------+---------+----------| 
     | clk         |   ^   | clk   |        |       |   0.000 |   -0.664 | 
     | Y_reg[6]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -0.664 | 
     +-------------------------------------------------------------------+ 
Path 67: MET Setup Check with Pin Y_reg[13]/CK 
Endpoint:   Y_reg[13]/D    (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.911
- Arrival Time                  0.247
= Slack Time                    0.664
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell   | Delay | Arrival | Required | 
     |                 |       |          |          |       |  Time   |   Time   | 
     |-----------------+-------+----------+----------+-------+---------+----------| 
     | clk             |   ^   | clk      |          |       |   0.000 |    0.664 | 
     | state_reg[1]/CK |   ^   | clk      | DFF_X1   | 0.000 |   0.000 |    0.664 | 
     | state_reg[1]/Q  |   ^   | state[1] | DFF_X1   | 0.116 |   0.117 |    0.781 | 
     | g1185/A1        |   ^   | state[1] | NAND2_X4 | 0.000 |   0.117 |    0.781 | 
     | g1185/ZN        |   v   | n_3      | NAND2_X4 | 0.045 |   0.161 |    0.826 | 
     | g1134/S         |   v   | n_3      | MUX2_X1  | 0.004 |   0.165 |    0.830 | 
     | g1134/Z         |   v   | n_54     | MUX2_X1  | 0.054 |   0.219 |    0.883 | 
     | g1106/A1        |   v   | n_54     | AND2_X1  | 0.000 |   0.219 |    0.883 | 
     | g1106/ZN        |   v   | n_80     | AND2_X1  | 0.028 |   0.247 |    0.911 | 
     | Y_reg[13]/D     |   v   | n_80     | DFF_X1   | 0.000 |   0.247 |    0.911 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |              |       |       |        |       |  Time   |   Time   | 
     |--------------+-------+-------+--------+-------+---------+----------| 
     | clk          |   ^   | clk   |        |       |   0.000 |   -0.664 | 
     | Y_reg[13]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -0.664 | 
     +--------------------------------------------------------------------+ 
Path 68: MET Setup Check with Pin Y_reg[9]/CK 
Endpoint:   Y_reg[9]/D     (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.911
- Arrival Time                  0.247
= Slack Time                    0.664
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell   | Delay | Arrival | Required | 
     |                 |       |          |          |       |  Time   |   Time   | 
     |-----------------+-------+----------+----------+-------+---------+----------| 
     | clk             |   ^   | clk      |          |       |   0.000 |    0.665 | 
     | state_reg[1]/CK |   ^   | clk      | DFF_X1   | 0.000 |   0.000 |    0.665 | 
     | state_reg[1]/Q  |   ^   | state[1] | DFF_X1   | 0.116 |   0.117 |    0.781 | 
     | g1185/A1        |   ^   | state[1] | NAND2_X4 | 0.000 |   0.117 |    0.781 | 
     | g1185/ZN        |   v   | n_3      | NAND2_X4 | 0.045 |   0.161 |    0.826 | 
     | g1145/S         |   v   | n_3      | MUX2_X1  | 0.004 |   0.165 |    0.829 | 
     | g1145/Z         |   v   | n_43     | MUX2_X1  | 0.054 |   0.219 |    0.883 | 
     | g1123/A1        |   v   | n_43     | AND2_X1  | 0.000 |   0.219 |    0.883 | 
     | g1123/ZN        |   v   | n_63     | AND2_X1  | 0.028 |   0.247 |    0.911 | 
     | Y_reg[9]/D      |   v   | n_63     | DFF_X1   | 0.000 |   0.247 |    0.911 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |             |       |       |        |       |  Time   |   Time   | 
     |-------------+-------+-------+--------+-------+---------+----------| 
     | clk         |   ^   | clk   |        |       |   0.000 |   -0.664 | 
     | Y_reg[9]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -0.664 | 
     +-------------------------------------------------------------------+ 
Path 69: MET Setup Check with Pin Y_reg[7]/CK 
Endpoint:   Y_reg[7]/D     (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.911
- Arrival Time                  0.246
= Slack Time                    0.665
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell   | Delay | Arrival | Required | 
     |                 |       |          |          |       |  Time   |   Time   | 
     |-----------------+-------+----------+----------+-------+---------+----------| 
     | clk             |   ^   | clk      |          |       |   0.000 |    0.665 | 
     | state_reg[1]/CK |   ^   | clk      | DFF_X1   | 0.000 |   0.000 |    0.665 | 
     | state_reg[1]/Q  |   ^   | state[1] | DFF_X1   | 0.116 |   0.117 |    0.781 | 
     | g1185/A1        |   ^   | state[1] | NAND2_X4 | 0.000 |   0.117 |    0.781 | 
     | g1185/ZN        |   v   | n_3      | NAND2_X4 | 0.045 |   0.161 |    0.826 | 
     | g1129/S         |   v   | n_3      | MUX2_X1  | 0.003 |   0.164 |    0.829 | 
     | g1129/Z         |   v   | n_59     | MUX2_X1  | 0.054 |   0.218 |    0.883 | 
     | g1121/A1        |   v   | n_59     | AND2_X1  | 0.000 |   0.218 |    0.883 | 
     | g1121/ZN        |   v   | n_65     | AND2_X1  | 0.028 |   0.246 |    0.911 | 
     | Y_reg[7]/D      |   v   | n_65     | DFF_X1   | 0.000 |   0.246 |    0.911 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |             |       |       |        |       |  Time   |   Time   | 
     |-------------+-------+-------+--------+-------+---------+----------| 
     | clk         |   ^   | clk   |        |       |   0.000 |   -0.665 | 
     | Y_reg[7]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -0.665 | 
     +-------------------------------------------------------------------+ 
Path 70: MET Setup Check with Pin state_reg[0]/CK 
Endpoint:   state_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.033
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.917
- Arrival Time                  0.158
= Slack Time                    0.759
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |  Cell   | Delay | Arrival | Required | 
     |                 |       |          |         |       |  Time   |   Time   | 
     |-----------------+-------+----------+---------+-------+---------+----------| 
     | clk             |   ^   | clk      |         |       |   0.000 |    0.759 | 
     | state_reg[1]/CK |   ^   | clk      | DFF_X1  | 0.000 |   0.000 |    0.759 | 
     | state_reg[1]/Q  |   ^   | state[1] | DFF_X1  | 0.116 |   0.117 |    0.875 | 
     | g1182/A1        |   ^   | state[1] | NOR2_X1 | 0.000 |   0.117 |    0.875 | 
     | g1182/ZN        |   v   | n_6      | NOR2_X1 | 0.017 |   0.134 |    0.892 | 
     | g1179/A1        |   v   | n_6      | NOR2_X1 | 0.000 |   0.134 |    0.892 | 
     | g1179/ZN        |   ^   | n_9      | NOR2_X1 | 0.024 |   0.158 |    0.917 | 
     | state_reg[0]/D  |   ^   | n_9      | DFF_X1  | 0.000 |   0.158 |    0.917 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                 |       |       |        |       |  Time   |   Time   | 
     |-----------------+-------+-------+--------+-------+---------+----------| 
     | clk             |   ^   | clk   |        |       |   0.000 |   -0.759 | 
     | state_reg[0]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -0.759 | 
     +-----------------------------------------------------------------------+ 

