{
  "module_name": "rs690d.h",
  "hash_id": "fcd089a253fb85383086e6e0ce789c81ad7bc63d1584b7675b0a65dc4131da83",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/radeon/rs690d.h",
  "human_readable_source": " \n#ifndef __RS690D_H__\n#define __RS690D_H__\n\n \n#define R_00001E_K8_FB_LOCATION                      0x00001E\n#define R_00005F_MC_MISC_UMA_CNTL                    0x00005F\n#define   G_00005F_K8_ADDR_EXT(x)                      (((x) >> 0) & 0xFF)\n#define R_000078_MC_INDEX                            0x000078\n#define   S_000078_MC_IND_ADDR(x)                      (((x) & 0x1FF) << 0)\n#define   G_000078_MC_IND_ADDR(x)                      (((x) >> 0) & 0x1FF)\n#define   C_000078_MC_IND_ADDR                         0xFFFFFE00\n#define   S_000078_MC_IND_WR_EN(x)                     (((x) & 0x1) << 9)\n#define   G_000078_MC_IND_WR_EN(x)                     (((x) >> 9) & 0x1)\n#define   C_000078_MC_IND_WR_EN                        0xFFFFFDFF\n#define R_00007C_MC_DATA                             0x00007C\n#define   S_00007C_MC_DATA(x)                          (((x) & 0xFFFFFFFF) << 0)\n#define   G_00007C_MC_DATA(x)                          (((x) >> 0) & 0xFFFFFFFF)\n#define   C_00007C_MC_DATA                             0x00000000\n#define R_0000F8_CONFIG_MEMSIZE                      0x0000F8\n#define   S_0000F8_CONFIG_MEMSIZE(x)                   (((x) & 0xFFFFFFFF) << 0)\n#define   G_0000F8_CONFIG_MEMSIZE(x)                   (((x) >> 0) & 0xFFFFFFFF)\n#define   C_0000F8_CONFIG_MEMSIZE                      0x00000000\n#define R_000134_HDP_FB_LOCATION                     0x000134\n#define   S_000134_HDP_FB_START(x)                     (((x) & 0xFFFF) << 0)\n#define   G_000134_HDP_FB_START(x)                     (((x) >> 0) & 0xFFFF)\n#define   C_000134_HDP_FB_START                        0xFFFF0000\n#define R_0007C0_CP_STAT                             0x0007C0\n#define   S_0007C0_MRU_BUSY(x)                         (((x) & 0x1) << 0)\n#define   G_0007C0_MRU_BUSY(x)                         (((x) >> 0) & 0x1)\n#define   C_0007C0_MRU_BUSY                            0xFFFFFFFE\n#define   S_0007C0_MWU_BUSY(x)                         (((x) & 0x1) << 1)\n#define   G_0007C0_MWU_BUSY(x)                         (((x) >> 1) & 0x1)\n#define   C_0007C0_MWU_BUSY                            0xFFFFFFFD\n#define   S_0007C0_RSIU_BUSY(x)                        (((x) & 0x1) << 2)\n#define   G_0007C0_RSIU_BUSY(x)                        (((x) >> 2) & 0x1)\n#define   C_0007C0_RSIU_BUSY                           0xFFFFFFFB\n#define   S_0007C0_RCIU_BUSY(x)                        (((x) & 0x1) << 3)\n#define   G_0007C0_RCIU_BUSY(x)                        (((x) >> 3) & 0x1)\n#define   C_0007C0_RCIU_BUSY                           0xFFFFFFF7\n#define   S_0007C0_CSF_PRIMARY_BUSY(x)                 (((x) & 0x1) << 9)\n#define   G_0007C0_CSF_PRIMARY_BUSY(x)                 (((x) >> 9) & 0x1)\n#define   C_0007C0_CSF_PRIMARY_BUSY                    0xFFFFFDFF\n#define   S_0007C0_CSF_INDIRECT_BUSY(x)                (((x) & 0x1) << 10)\n#define   G_0007C0_CSF_INDIRECT_BUSY(x)                (((x) >> 10) & 0x1)\n#define   C_0007C0_CSF_INDIRECT_BUSY                   0xFFFFFBFF\n#define   S_0007C0_CSQ_PRIMARY_BUSY(x)                 (((x) & 0x1) << 11)\n#define   G_0007C0_CSQ_PRIMARY_BUSY(x)                 (((x) >> 11) & 0x1)\n#define   C_0007C0_CSQ_PRIMARY_BUSY                    0xFFFFF7FF\n#define   S_0007C0_CSQ_INDIRECT_BUSY(x)                (((x) & 0x1) << 12)\n#define   G_0007C0_CSQ_INDIRECT_BUSY(x)                (((x) >> 12) & 0x1)\n#define   C_0007C0_CSQ_INDIRECT_BUSY                   0xFFFFEFFF\n#define   S_0007C0_CSI_BUSY(x)                         (((x) & 0x1) << 13)\n#define   G_0007C0_CSI_BUSY(x)                         (((x) >> 13) & 0x1)\n#define   C_0007C0_CSI_BUSY                            0xFFFFDFFF\n#define   S_0007C0_CSF_INDIRECT2_BUSY(x)               (((x) & 0x1) << 14)\n#define   G_0007C0_CSF_INDIRECT2_BUSY(x)               (((x) >> 14) & 0x1)\n#define   C_0007C0_CSF_INDIRECT2_BUSY                  0xFFFFBFFF\n#define   S_0007C0_CSQ_INDIRECT2_BUSY(x)               (((x) & 0x1) << 15)\n#define   G_0007C0_CSQ_INDIRECT2_BUSY(x)               (((x) >> 15) & 0x1)\n#define   C_0007C0_CSQ_INDIRECT2_BUSY                  0xFFFF7FFF\n#define   S_0007C0_GUIDMA_BUSY(x)                      (((x) & 0x1) << 28)\n#define   G_0007C0_GUIDMA_BUSY(x)                      (((x) >> 28) & 0x1)\n#define   C_0007C0_GUIDMA_BUSY                         0xEFFFFFFF\n#define   S_0007C0_VIDDMA_BUSY(x)                      (((x) & 0x1) << 29)\n#define   G_0007C0_VIDDMA_BUSY(x)                      (((x) >> 29) & 0x1)\n#define   C_0007C0_VIDDMA_BUSY                         0xDFFFFFFF\n#define   S_0007C0_CMDSTRM_BUSY(x)                     (((x) & 0x1) << 30)\n#define   G_0007C0_CMDSTRM_BUSY(x)                     (((x) >> 30) & 0x1)\n#define   C_0007C0_CMDSTRM_BUSY                        0xBFFFFFFF\n#define   S_0007C0_CP_BUSY(x)                          (((x) & 0x1) << 31)\n#define   G_0007C0_CP_BUSY(x)                          (((x) >> 31) & 0x1)\n#define   C_0007C0_CP_BUSY                             0x7FFFFFFF\n#define R_000E40_RBBM_STATUS                         0x000E40\n#define   S_000E40_CMDFIFO_AVAIL(x)                    (((x) & 0x7F) << 0)\n#define   G_000E40_CMDFIFO_AVAIL(x)                    (((x) >> 0) & 0x7F)\n#define   C_000E40_CMDFIFO_AVAIL                       0xFFFFFF80\n#define   S_000E40_HIRQ_ON_RBB(x)                      (((x) & 0x1) << 8)\n#define   G_000E40_HIRQ_ON_RBB(x)                      (((x) >> 8) & 0x1)\n#define   C_000E40_HIRQ_ON_RBB                         0xFFFFFEFF\n#define   S_000E40_CPRQ_ON_RBB(x)                      (((x) & 0x1) << 9)\n#define   G_000E40_CPRQ_ON_RBB(x)                      (((x) >> 9) & 0x1)\n#define   C_000E40_CPRQ_ON_RBB                         0xFFFFFDFF\n#define   S_000E40_CFRQ_ON_RBB(x)                      (((x) & 0x1) << 10)\n#define   G_000E40_CFRQ_ON_RBB(x)                      (((x) >> 10) & 0x1)\n#define   C_000E40_CFRQ_ON_RBB                         0xFFFFFBFF\n#define   S_000E40_HIRQ_IN_RTBUF(x)                    (((x) & 0x1) << 11)\n#define   G_000E40_HIRQ_IN_RTBUF(x)                    (((x) >> 11) & 0x1)\n#define   C_000E40_HIRQ_IN_RTBUF                       0xFFFFF7FF\n#define   S_000E40_CPRQ_IN_RTBUF(x)                    (((x) & 0x1) << 12)\n#define   G_000E40_CPRQ_IN_RTBUF(x)                    (((x) >> 12) & 0x1)\n#define   C_000E40_CPRQ_IN_RTBUF                       0xFFFFEFFF\n#define   S_000E40_CFRQ_IN_RTBUF(x)                    (((x) & 0x1) << 13)\n#define   G_000E40_CFRQ_IN_RTBUF(x)                    (((x) >> 13) & 0x1)\n#define   C_000E40_CFRQ_IN_RTBUF                       0xFFFFDFFF\n#define   S_000E40_CF_PIPE_BUSY(x)                     (((x) & 0x1) << 14)\n#define   G_000E40_CF_PIPE_BUSY(x)                     (((x) >> 14) & 0x1)\n#define   C_000E40_CF_PIPE_BUSY                        0xFFFFBFFF\n#define   S_000E40_ENG_EV_BUSY(x)                      (((x) & 0x1) << 15)\n#define   G_000E40_ENG_EV_BUSY(x)                      (((x) >> 15) & 0x1)\n#define   C_000E40_ENG_EV_BUSY                         0xFFFF7FFF\n#define   S_000E40_CP_CMDSTRM_BUSY(x)                  (((x) & 0x1) << 16)\n#define   G_000E40_CP_CMDSTRM_BUSY(x)                  (((x) >> 16) & 0x1)\n#define   C_000E40_CP_CMDSTRM_BUSY                     0xFFFEFFFF\n#define   S_000E40_E2_BUSY(x)                          (((x) & 0x1) << 17)\n#define   G_000E40_E2_BUSY(x)                          (((x) >> 17) & 0x1)\n#define   C_000E40_E2_BUSY                             0xFFFDFFFF\n#define   S_000E40_RB2D_BUSY(x)                        (((x) & 0x1) << 18)\n#define   G_000E40_RB2D_BUSY(x)                        (((x) >> 18) & 0x1)\n#define   C_000E40_RB2D_BUSY                           0xFFFBFFFF\n#define   S_000E40_RB3D_BUSY(x)                        (((x) & 0x1) << 19)\n#define   G_000E40_RB3D_BUSY(x)                        (((x) >> 19) & 0x1)\n#define   C_000E40_RB3D_BUSY                           0xFFF7FFFF\n#define   S_000E40_VAP_BUSY(x)                         (((x) & 0x1) << 20)\n#define   G_000E40_VAP_BUSY(x)                         (((x) >> 20) & 0x1)\n#define   C_000E40_VAP_BUSY                            0xFFEFFFFF\n#define   S_000E40_RE_BUSY(x)                          (((x) & 0x1) << 21)\n#define   G_000E40_RE_BUSY(x)                          (((x) >> 21) & 0x1)\n#define   C_000E40_RE_BUSY                             0xFFDFFFFF\n#define   S_000E40_TAM_BUSY(x)                         (((x) & 0x1) << 22)\n#define   G_000E40_TAM_BUSY(x)                         (((x) >> 22) & 0x1)\n#define   C_000E40_TAM_BUSY                            0xFFBFFFFF\n#define   S_000E40_TDM_BUSY(x)                         (((x) & 0x1) << 23)\n#define   G_000E40_TDM_BUSY(x)                         (((x) >> 23) & 0x1)\n#define   C_000E40_TDM_BUSY                            0xFF7FFFFF\n#define   S_000E40_PB_BUSY(x)                          (((x) & 0x1) << 24)\n#define   G_000E40_PB_BUSY(x)                          (((x) >> 24) & 0x1)\n#define   C_000E40_PB_BUSY                             0xFEFFFFFF\n#define   S_000E40_TIM_BUSY(x)                         (((x) & 0x1) << 25)\n#define   G_000E40_TIM_BUSY(x)                         (((x) >> 25) & 0x1)\n#define   C_000E40_TIM_BUSY                            0xFDFFFFFF\n#define   S_000E40_GA_BUSY(x)                          (((x) & 0x1) << 26)\n#define   G_000E40_GA_BUSY(x)                          (((x) >> 26) & 0x1)\n#define   C_000E40_GA_BUSY                             0xFBFFFFFF\n#define   S_000E40_CBA2D_BUSY(x)                       (((x) & 0x1) << 27)\n#define   G_000E40_CBA2D_BUSY(x)                       (((x) >> 27) & 0x1)\n#define   C_000E40_CBA2D_BUSY                          0xF7FFFFFF\n#define   S_000E40_GUI_ACTIVE(x)                       (((x) & 0x1) << 31)\n#define   G_000E40_GUI_ACTIVE(x)                       (((x) >> 31) & 0x1)\n#define   C_000E40_GUI_ACTIVE                          0x7FFFFFFF\n#define R_006520_DC_LB_MEMORY_SPLIT                  0x006520\n#define   S_006520_DC_LB_MEMORY_SPLIT(x)               (((x) & 0x3) << 0)\n#define   G_006520_DC_LB_MEMORY_SPLIT(x)               (((x) >> 0) & 0x3)\n#define   C_006520_DC_LB_MEMORY_SPLIT                  0xFFFFFFFC\n#define   S_006520_DC_LB_MEMORY_SPLIT_MODE(x)          (((x) & 0x1) << 2)\n#define   G_006520_DC_LB_MEMORY_SPLIT_MODE(x)          (((x) >> 2) & 0x1)\n#define   C_006520_DC_LB_MEMORY_SPLIT_MODE             0xFFFFFFFB\n#define   V_006520_DC_LB_MEMORY_SPLIT_D1HALF_D2HALF    0\n#define   V_006520_DC_LB_MEMORY_SPLIT_D1_3Q_D2_1Q      1\n#define   V_006520_DC_LB_MEMORY_SPLIT_D1_ONLY          2\n#define   V_006520_DC_LB_MEMORY_SPLIT_D1_1Q_D2_3Q      3\n#define   S_006520_DC_LB_DISP1_END_ADR(x)              (((x) & 0x7FF) << 4)\n#define   G_006520_DC_LB_DISP1_END_ADR(x)              (((x) >> 4) & 0x7FF)\n#define   C_006520_DC_LB_DISP1_END_ADR                 0xFFFF800F\n#define R_006548_D1MODE_PRIORITY_A_CNT               0x006548\n#define   S_006548_D1MODE_PRIORITY_MARK_A(x)           (((x) & 0x7FFF) << 0)\n#define   G_006548_D1MODE_PRIORITY_MARK_A(x)           (((x) >> 0) & 0x7FFF)\n#define   C_006548_D1MODE_PRIORITY_MARK_A              0xFFFF8000\n#define   S_006548_D1MODE_PRIORITY_A_OFF(x)            (((x) & 0x1) << 16)\n#define   G_006548_D1MODE_PRIORITY_A_OFF(x)            (((x) >> 16) & 0x1)\n#define   C_006548_D1MODE_PRIORITY_A_OFF               0xFFFEFFFF\n#define   S_006548_D1MODE_PRIORITY_A_ALWAYS_ON(x)      (((x) & 0x1) << 20)\n#define   G_006548_D1MODE_PRIORITY_A_ALWAYS_ON(x)      (((x) >> 20) & 0x1)\n#define   C_006548_D1MODE_PRIORITY_A_ALWAYS_ON         0xFFEFFFFF\n#define   S_006548_D1MODE_PRIORITY_A_FORCE_MASK(x)     (((x) & 0x1) << 24)\n#define   G_006548_D1MODE_PRIORITY_A_FORCE_MASK(x)     (((x) >> 24) & 0x1)\n#define   C_006548_D1MODE_PRIORITY_A_FORCE_MASK        0xFEFFFFFF\n#define R_00654C_D1MODE_PRIORITY_B_CNT               0x00654C\n#define   S_00654C_D1MODE_PRIORITY_MARK_B(x)           (((x) & 0x7FFF) << 0)\n#define   G_00654C_D1MODE_PRIORITY_MARK_B(x)           (((x) >> 0) & 0x7FFF)\n#define   C_00654C_D1MODE_PRIORITY_MARK_B              0xFFFF8000\n#define   S_00654C_D1MODE_PRIORITY_B_OFF(x)            (((x) & 0x1) << 16)\n#define   G_00654C_D1MODE_PRIORITY_B_OFF(x)            (((x) >> 16) & 0x1)\n#define   C_00654C_D1MODE_PRIORITY_B_OFF               0xFFFEFFFF\n#define   S_00654C_D1MODE_PRIORITY_B_ALWAYS_ON(x)      (((x) & 0x1) << 20)\n#define   G_00654C_D1MODE_PRIORITY_B_ALWAYS_ON(x)      (((x) >> 20) & 0x1)\n#define   C_00654C_D1MODE_PRIORITY_B_ALWAYS_ON         0xFFEFFFFF\n#define   S_00654C_D1MODE_PRIORITY_B_FORCE_MASK(x)     (((x) & 0x1) << 24)\n#define   G_00654C_D1MODE_PRIORITY_B_FORCE_MASK(x)     (((x) >> 24) & 0x1)\n#define   C_00654C_D1MODE_PRIORITY_B_FORCE_MASK        0xFEFFFFFF\n#define R_006C9C_DCP_CONTROL                         0x006C9C\n#define R_006D48_D2MODE_PRIORITY_A_CNT               0x006D48\n#define   S_006D48_D2MODE_PRIORITY_MARK_A(x)           (((x) & 0x7FFF) << 0)\n#define   G_006D48_D2MODE_PRIORITY_MARK_A(x)           (((x) >> 0) & 0x7FFF)\n#define   C_006D48_D2MODE_PRIORITY_MARK_A              0xFFFF8000\n#define   S_006D48_D2MODE_PRIORITY_A_OFF(x)            (((x) & 0x1) << 16)\n#define   G_006D48_D2MODE_PRIORITY_A_OFF(x)            (((x) >> 16) & 0x1)\n#define   C_006D48_D2MODE_PRIORITY_A_OFF               0xFFFEFFFF\n#define   S_006D48_D2MODE_PRIORITY_A_ALWAYS_ON(x)      (((x) & 0x1) << 20)\n#define   G_006D48_D2MODE_PRIORITY_A_ALWAYS_ON(x)      (((x) >> 20) & 0x1)\n#define   C_006D48_D2MODE_PRIORITY_A_ALWAYS_ON         0xFFEFFFFF\n#define   S_006D48_D2MODE_PRIORITY_A_FORCE_MASK(x)     (((x) & 0x1) << 24)\n#define   G_006D48_D2MODE_PRIORITY_A_FORCE_MASK(x)     (((x) >> 24) & 0x1)\n#define   C_006D48_D2MODE_PRIORITY_A_FORCE_MASK        0xFEFFFFFF\n#define R_006D4C_D2MODE_PRIORITY_B_CNT               0x006D4C\n#define   S_006D4C_D2MODE_PRIORITY_MARK_B(x)           (((x) & 0x7FFF) << 0)\n#define   G_006D4C_D2MODE_PRIORITY_MARK_B(x)           (((x) >> 0) & 0x7FFF)\n#define   C_006D4C_D2MODE_PRIORITY_MARK_B              0xFFFF8000\n#define   S_006D4C_D2MODE_PRIORITY_B_OFF(x)            (((x) & 0x1) << 16)\n#define   G_006D4C_D2MODE_PRIORITY_B_OFF(x)            (((x) >> 16) & 0x1)\n#define   C_006D4C_D2MODE_PRIORITY_B_OFF               0xFFFEFFFF\n#define   S_006D4C_D2MODE_PRIORITY_B_ALWAYS_ON(x)      (((x) & 0x1) << 20)\n#define   G_006D4C_D2MODE_PRIORITY_B_ALWAYS_ON(x)      (((x) >> 20) & 0x1)\n#define   C_006D4C_D2MODE_PRIORITY_B_ALWAYS_ON         0xFFEFFFFF\n#define   S_006D4C_D2MODE_PRIORITY_B_FORCE_MASK(x)     (((x) & 0x1) << 24)\n#define   G_006D4C_D2MODE_PRIORITY_B_FORCE_MASK(x)     (((x) >> 24) & 0x1)\n#define   C_006D4C_D2MODE_PRIORITY_B_FORCE_MASK        0xFEFFFFFF\n#define R_006D58_LB_MAX_REQ_OUTSTANDING              0x006D58\n#define   S_006D58_LB_D1_MAX_REQ_OUTSTANDING(x)        (((x) & 0xF) << 0)\n#define   G_006D58_LB_D1_MAX_REQ_OUTSTANDING(x)        (((x) >> 0) & 0xF)\n#define   C_006D58_LB_D1_MAX_REQ_OUTSTANDING           0xFFFFFFF0\n#define   S_006D58_LB_D2_MAX_REQ_OUTSTANDING(x)        (((x) & 0xF) << 16)\n#define   G_006D58_LB_D2_MAX_REQ_OUTSTANDING(x)        (((x) >> 16) & 0xF)\n#define   C_006D58_LB_D2_MAX_REQ_OUTSTANDING           0xFFF0FFFF\n\n\n#define R_000090_MC_SYSTEM_STATUS                    0x000090\n#define   S_000090_MC_SYSTEM_IDLE(x)                   (((x) & 0x1) << 0)\n#define   G_000090_MC_SYSTEM_IDLE(x)                   (((x) >> 0) & 0x1)\n#define   C_000090_MC_SYSTEM_IDLE                      0xFFFFFFFE\n#define   S_000090_MC_SEQUENCER_IDLE(x)                (((x) & 0x1) << 1)\n#define   G_000090_MC_SEQUENCER_IDLE(x)                (((x) >> 1) & 0x1)\n#define   C_000090_MC_SEQUENCER_IDLE                   0xFFFFFFFD\n#define   S_000090_MC_ARBITER_IDLE(x)                  (((x) & 0x1) << 2)\n#define   G_000090_MC_ARBITER_IDLE(x)                  (((x) >> 2) & 0x1)\n#define   C_000090_MC_ARBITER_IDLE                     0xFFFFFFFB\n#define   S_000090_MC_SELECT_PM(x)                     (((x) & 0x1) << 3)\n#define   G_000090_MC_SELECT_PM(x)                     (((x) >> 3) & 0x1)\n#define   C_000090_MC_SELECT_PM                        0xFFFFFFF7\n#define   S_000090_RESERVED4(x)                        (((x) & 0xF) << 4)\n#define   G_000090_RESERVED4(x)                        (((x) >> 4) & 0xF)\n#define   C_000090_RESERVED4                           0xFFFFFF0F\n#define   S_000090_RESERVED8(x)                        (((x) & 0xF) << 8)\n#define   G_000090_RESERVED8(x)                        (((x) >> 8) & 0xF)\n#define   C_000090_RESERVED8                           0xFFFFF0FF\n#define   S_000090_RESERVED12(x)                       (((x) & 0xF) << 12)\n#define   G_000090_RESERVED12(x)                       (((x) >> 12) & 0xF)\n#define   C_000090_RESERVED12                          0xFFFF0FFF\n#define   S_000090_MCA_INIT_EXECUTED(x)                (((x) & 0x1) << 16)\n#define   G_000090_MCA_INIT_EXECUTED(x)                (((x) >> 16) & 0x1)\n#define   C_000090_MCA_INIT_EXECUTED                   0xFFFEFFFF\n#define   S_000090_MCA_IDLE(x)                         (((x) & 0x1) << 17)\n#define   G_000090_MCA_IDLE(x)                         (((x) >> 17) & 0x1)\n#define   C_000090_MCA_IDLE                            0xFFFDFFFF\n#define   S_000090_MCA_SEQ_IDLE(x)                     (((x) & 0x1) << 18)\n#define   G_000090_MCA_SEQ_IDLE(x)                     (((x) >> 18) & 0x1)\n#define   C_000090_MCA_SEQ_IDLE                        0xFFFBFFFF\n#define   S_000090_MCA_ARB_IDLE(x)                     (((x) & 0x1) << 19)\n#define   G_000090_MCA_ARB_IDLE(x)                     (((x) >> 19) & 0x1)\n#define   C_000090_MCA_ARB_IDLE                        0xFFF7FFFF\n#define   S_000090_RESERVED20(x)                       (((x) & 0xFFF) << 20)\n#define   G_000090_RESERVED20(x)                       (((x) >> 20) & 0xFFF)\n#define   C_000090_RESERVED20                          0x000FFFFF\n#define R_000100_MCCFG_FB_LOCATION                   0x000100\n#define   S_000100_MC_FB_START(x)                      (((x) & 0xFFFF) << 0)\n#define   G_000100_MC_FB_START(x)                      (((x) >> 0) & 0xFFFF)\n#define   C_000100_MC_FB_START                         0xFFFF0000\n#define   S_000100_MC_FB_TOP(x)                        (((x) & 0xFFFF) << 16)\n#define   G_000100_MC_FB_TOP(x)                        (((x) >> 16) & 0xFFFF)\n#define   C_000100_MC_FB_TOP                           0x0000FFFF\n#define R_000104_MC_INIT_MISC_LAT_TIMER              0x000104\n#define   S_000104_MC_CPR_INIT_LAT(x)                  (((x) & 0xF) << 0)\n#define   G_000104_MC_CPR_INIT_LAT(x)                  (((x) >> 0) & 0xF)\n#define   C_000104_MC_CPR_INIT_LAT                     0xFFFFFFF0\n#define   S_000104_MC_VF_INIT_LAT(x)                   (((x) & 0xF) << 4)\n#define   G_000104_MC_VF_INIT_LAT(x)                   (((x) >> 4) & 0xF)\n#define   C_000104_MC_VF_INIT_LAT                      0xFFFFFF0F\n#define   S_000104_MC_DISP0R_INIT_LAT(x)               (((x) & 0xF) << 8)\n#define   G_000104_MC_DISP0R_INIT_LAT(x)               (((x) >> 8) & 0xF)\n#define   C_000104_MC_DISP0R_INIT_LAT                  0xFFFFF0FF\n#define   S_000104_MC_DISP1R_INIT_LAT(x)               (((x) & 0xF) << 12)\n#define   G_000104_MC_DISP1R_INIT_LAT(x)               (((x) >> 12) & 0xF)\n#define   C_000104_MC_DISP1R_INIT_LAT                  0xFFFF0FFF\n#define   S_000104_MC_FIXED_INIT_LAT(x)                (((x) & 0xF) << 16)\n#define   G_000104_MC_FIXED_INIT_LAT(x)                (((x) >> 16) & 0xF)\n#define   C_000104_MC_FIXED_INIT_LAT                   0xFFF0FFFF\n#define   S_000104_MC_E2R_INIT_LAT(x)                  (((x) & 0xF) << 20)\n#define   G_000104_MC_E2R_INIT_LAT(x)                  (((x) >> 20) & 0xF)\n#define   C_000104_MC_E2R_INIT_LAT                     0xFF0FFFFF\n#define   S_000104_SAME_PAGE_PRIO(x)                   (((x) & 0xF) << 24)\n#define   G_000104_SAME_PAGE_PRIO(x)                   (((x) >> 24) & 0xF)\n#define   C_000104_SAME_PAGE_PRIO                      0xF0FFFFFF\n#define   S_000104_MC_GLOBW_INIT_LAT(x)                (((x) & 0xF) << 28)\n#define   G_000104_MC_GLOBW_INIT_LAT(x)                (((x) >> 28) & 0xF)\n#define   C_000104_MC_GLOBW_INIT_LAT                   0x0FFFFFFF\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}