$date
	Sat May 16 12:38:03 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module RSLatch_tb $end
$var wire 1 ! qn $end
$var wire 1 " q $end
$var reg 1 # r $end
$var reg 1 $ s $end
$scope module latch $end
$var wire 1 " q $end
$var wire 1 ! qn $end
$var wire 1 # r $end
$var wire 1 $ s $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
1#
0"
1!
$end
#1
0!
1$
#2
nd
#0
$dumpvars
0%
1$
0#
0"
1!
$end
#1
0$
#2
0!
1$
1%
#3
1"
0$
#4
1!
0"
1$
0%
1#
#5
0$
#6
1$
1%
#7
0$
#8
1!
1$
0%
0#
#9
0$
#10
0!
1$
1%
