<?xml version="1.0"?>
<!-- Release file -->

<sip_release>
  <version>8.4 November 13, 2013</version>
  <date>Sat Aug  2 13:56:33 PDT 2014</date>
  <user>esavin</user>
  <sip_name>138</sip_name>
  <sip_variation>528</sip_variation>
  <sip_variation_id>528</sip_variation_id>
  <sip_reldate>2014WW31</sip_reldate>
  <sip_milestone>1p0</sip_milestone>
  <sip_relver>v4</sip_relver>
  <sip_relname>ALL_2014WW31_R1p0_v4</sip_relname>
  <sip_owner>esavin</sip_owner>
  <sip_dist>iah_santaclara@intel.com,iah_chandler@intel.com,eig_proj_all@intel.com</sip_dist>
  <sip_fixed></sip_fixed>
  <sip_open></sip_open>
  <sip_attachment>
  </sip_attachment>
  <sip_customers>
  </sip_customers>
  <sip_base>723</sip_base>
  <sip_features>
    <sip_feature>
<![CDATA[
HTML
   <h2>RTL Updates:</h2>
   <dl>
      <dt>PCRs: <dt>
      <dd><a href="https://hsdes.intel.com/home/default.html#article?id=12042232">12042232</a>:
            Added per-port selection of the input buffer depth.
            The following parameters are now available for this selection: P&lti&gtNPINGRESSQDEPTH (for the NP ingress queue for port &lti&gt), and P&lti&gtPCINGRESSQDEPTH (for the P/C input queue depth for port &lti&gt).
            When used, these parameters override the legacy router setting, INGRESSQDEPTH, for port &lti&gt. Ports that do not specify the new parameters, will be configured to use a default value depth given by INGRESSQDEPTH.</dd>
      <dd><a href="https://hsdes.intel.com/home/default.html#article?id=120949246">120949246</a>:
            The IP supports the new DFx security policies defined in Chassis 2.1. Parameters are also available, to allow the user to optionally change the default values if required: POLICY_&lti&gt_VISA (i=0,...,15), and DFX_EARLYBOOT_FEATURE_ENABLE_VISA. Each of these parameters could assume one of the following 4 symbolic names: DFX_VISA_BLACK, DFX_VISA_GREEN, DFX_VISA_ORANGE, or DFX_VISA_RED. If these parameters are not used, the VISA policy matrix is populated with the default values defined in Chassis 2.1.</dd>
      <dd><a href="https://hsdes.intel.com/home/default.html#article?id=1202422989">1202422989</a>: duplicate to
          <a href="https://hsdes.intel.com/home/default.html#article?id=120949246">120949246</a>.
   </dl>

   <dl>
      <dt>DFx Updates: </dt>
      <dd>Added an STAP interface to be used in future releases, in order to communicate with an STAP module in the router. This interface is exposed at the router level only when a parameter called DFDAccumulatorPresent is set.<dd>
   </dl>

   <h2>Backend Updates:</h2>
   <dl>
      <dt>General Updates: </dt>
      <dd>Added STAP-related Lintra waivers.</dd>
   </dl>

   <h2>Validation Updates:</h2>
   <dl>
      <dt>General Updates: </dt>
      <dd>Test support for the RTL updates.</dd>
   </dl>]]>    </sip_feature>
  </sip_features>
  <sip_knissues>
    <sip_knissue>
<![CDATA[
HTML
<p>None</p>]]>    </sip_knissue>
  </sip_knissues>
  <sip_speccons>
    <sip_speccon>
<![CDATA[
HTML
   <h2>Integration Notes:</h2>
   <p><b>NOTE:</b> CTECH_LIB_NAME must point to a valid synthesisable CTECH library when synthesising the IP.</p>
   <p><b>NOTE:</b> CTECH_LIB_NAME must point to a valid synthesisable/behavior CTECH library when simulating the IP.</p>]]>    </sip_speccon>
  </sip_speccons>
  <sip_specins>
    <sip_specin>
<![CDATA[
HTML
   <p>For support file an <b>HSD</b> at <a href="https://hsdes.intel.com/home/default.html#magazine?id=101846185&contentId=1012194360">https://hsdes.intel.com/home/default.html#magazine?id=101846185&contentId=1012194360</a></p>]]>    </sip_specin>
  </sip_specins>
  <sip_models>
  </sip_models>
</sip_release>
