Protel Design System Design Rule Check
PCB File : C:\Advanced-Sequencer-for-Use-On-HF-VHF-UHF\Seq.PcbDoc
Date     : 22.12.2025
Time     : 19:15:02

Processing Rule : Clearance Constraint (Gap=0.2mm) (All),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.35mm) (InNamedPolygon('GND_L01_P021')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.35mm) (InNamedPolygon('GND_L04_P020')),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Net +12 Between Pad U5-1(33.6mm,19.37mm) on Top Layer And Pad U6-1(33.6mm,51.87mm) on Top Layer 
Rule Violations :1

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.1mm) (Max=5mm) (Preferred=0.3mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
   Violation between Hole Size Constraint: (4.2mm > 2.54mm) Pad Free-2(157.5mm,7.5mm) on Multi-Layer Actual Hole Size = 4.2mm
   Violation between Hole Size Constraint: (4.2mm > 2.54mm) Pad Free-2(159mm,66mm) on Multi-Layer Actual Hole Size = 4.2mm
   Violation between Hole Size Constraint: (4.2mm > 2.54mm) Pad Free-2(5mm,112.5mm) on Multi-Layer Actual Hole Size = 4.2mm
   Violation between Hole Size Constraint: (4.2mm > 2.54mm) Pad Free-2(7.5mm,7.5mm) on Multi-Layer Actual Hole Size = 4.2mm
Rule Violations :4

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad D1-1(70.05mm,16.7mm) on Top Layer And Pad D1-2(71mm,16.7mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad D1-2(71mm,16.7mm) on Top Layer And Pad D1-3(71.95mm,16.7mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad D1-4(71.95mm,19.3mm) on Top Layer And Pad D1-5(71mm,19.3mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad D1-5(71mm,19.3mm) on Top Layer And Pad D1-6(70.05mm,19.3mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.046mm < 0.254mm) Between Pad U5-6(37mm,30.045mm) on Top Layer And Via (35mm,27mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.046mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.046mm < 0.254mm) Between Pad U5-6(37mm,30.045mm) on Top Layer And Via (39mm,27mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.046mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad X8-1(68.7mm,9.25mm) on Top Layer And Pad X8-2(69.5mm,9.25mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad X8-2(69.5mm,9.25mm) on Top Layer And Pad X8-3(70.3mm,9.25mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad X8-3(70.3mm,9.25mm) on Top Layer And Pad X8-4(71.1mm,9.25mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad X8-4(71.1mm,9.25mm) on Top Layer And Pad X8-5(71.9mm,9.25mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.215mm < 0.254mm) Between Via (87mm,46.5mm) from Top Layer to Bottom Layer And Via (88mm,46mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.215mm] / [Bottom Solder] Mask Sliver [0.215mm]
Rule Violations :11

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Arc (5mm,38mm) on Top Overlay And Pad X11-2(5mm,38mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Arc (5mm,41.5mm) on Top Overlay And Pad X11-1(5mm,41.5mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (69.3mm,16.7mm) on Top Overlay And Pad D1-1(70.05mm,16.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Arc (85.695mm,64.8mm) on Top Overlay And Pad U4-1(85.7mm,65.595mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad C10-1(104.5mm,40mm) on Top Layer And Text "C10" (105.596mm,40.238mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C10-1(104.5mm,40mm) on Top Layer And Track (103.5mm,39.3mm)(103.5mm,43.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C10-1(104.5mm,40mm) on Top Layer And Track (103.5mm,39.3mm)(105.5mm,39.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C10-1(104.5mm,40mm) on Top Layer And Track (105.5mm,39.3mm)(105.5mm,43.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C10-2(104.5mm,43mm) on Top Layer And Track (103.5mm,39.3mm)(103.5mm,43.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C10-2(104.5mm,43mm) on Top Layer And Track (103.5mm,43.7mm)(105.5mm,43.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C10-2(104.5mm,43mm) on Top Layer And Track (105.5mm,39.3mm)(105.5mm,43.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C1-1(112mm,31.5mm) on Top Layer And Track (111mm,27.8mm)(111mm,32.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C1-1(112mm,31.5mm) on Top Layer And Track (111mm,32.2mm)(113mm,32.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C1-1(112mm,31.5mm) on Top Layer And Track (113mm,27.8mm)(113mm,32.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C11-1(75.25mm,35mm) on Top Layer And Track (71.55mm,34mm)(75.95mm,34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C11-1(75.25mm,35mm) on Top Layer And Track (71.55mm,36mm)(75.95mm,36mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C11-1(75.25mm,35mm) on Top Layer And Track (75.95mm,34mm)(75.95mm,36mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C11-2(72.25mm,35mm) on Top Layer And Track (71.55mm,34mm)(71.55mm,36mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C11-2(72.25mm,35mm) on Top Layer And Track (71.55mm,34mm)(75.95mm,34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C11-2(72.25mm,35mm) on Top Layer And Track (71.55mm,36mm)(75.95mm,36mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C1-2(112mm,28.5mm) on Top Layer And Track (111mm,27.8mm)(111mm,32.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C1-2(112mm,28.5mm) on Top Layer And Track (111mm,27.8mm)(113mm,27.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C1-2(112mm,28.5mm) on Top Layer And Track (113mm,27.8mm)(113mm,32.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C12-1(94.007mm,31.792mm) on Top Layer And Track (90.307mm,30.792mm)(94.707mm,30.792mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C12-1(94.007mm,31.792mm) on Top Layer And Track (90.307mm,32.792mm)(94.707mm,32.792mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C12-1(94.007mm,31.792mm) on Top Layer And Track (94.707mm,30.792mm)(94.707mm,32.792mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C12-2(91.007mm,31.792mm) on Top Layer And Track (90.307mm,30.792mm)(90.307mm,32.792mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C12-2(91.007mm,31.792mm) on Top Layer And Track (90.307mm,30.792mm)(94.707mm,30.792mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C12-2(91.007mm,31.792mm) on Top Layer And Track (90.307mm,32.792mm)(94.707mm,32.792mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C13-1(76.5mm,58mm) on Top Layer And Track (75.5mm,54.3mm)(75.5mm,58.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C13-1(76.5mm,58mm) on Top Layer And Track (75.5mm,58.7mm)(77.5mm,58.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C13-1(76.5mm,58mm) on Top Layer And Track (77.5mm,54.3mm)(77.5mm,58.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C13-2(76.5mm,55mm) on Top Layer And Track (75.5mm,54.3mm)(75.5mm,58.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C13-2(76.5mm,55mm) on Top Layer And Track (75.5mm,54.3mm)(77.5mm,54.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C13-2(76.5mm,55mm) on Top Layer And Track (77.5mm,54.3mm)(77.5mm,58.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C14-1(93.5mm,55mm) on Top Layer And Track (89.8mm,54mm)(94.2mm,54mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C14-1(93.5mm,55mm) on Top Layer And Track (89.8mm,56mm)(94.2mm,56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C14-1(93.5mm,55mm) on Top Layer And Track (94.2mm,54mm)(94.2mm,56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C14-2(90.5mm,55mm) on Top Layer And Track (89.8mm,54mm)(89.8mm,56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C14-2(90.5mm,55mm) on Top Layer And Track (89.8mm,54mm)(94.2mm,54mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C14-2(90.5mm,55mm) on Top Layer And Track (89.8mm,56mm)(94.2mm,56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C15-1(98mm,49.5mm) on Top Layer And Track (97mm,45.8mm)(97mm,50.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C15-1(98mm,49.5mm) on Top Layer And Track (97mm,50.2mm)(99mm,50.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C15-1(98mm,49.5mm) on Top Layer And Track (99mm,45.8mm)(99mm,50.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C15-2(98mm,46.5mm) on Top Layer And Track (97mm,45.8mm)(97mm,50.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C15-2(98mm,46.5mm) on Top Layer And Track (97mm,45.8mm)(99mm,45.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C15-2(98mm,46.5mm) on Top Layer And Track (99mm,45.8mm)(99mm,50.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C16-1(101mm,49.5mm) on Top Layer And Track (100mm,45.8mm)(100mm,50.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C16-1(101mm,49.5mm) on Top Layer And Track (100mm,50.2mm)(102mm,50.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C16-1(101mm,49.5mm) on Top Layer And Track (102mm,45.8mm)(102mm,50.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C16-2(101mm,46.5mm) on Top Layer And Track (100mm,45.8mm)(100mm,50.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C16-2(101mm,46.5mm) on Top Layer And Track (100mm,45.8mm)(102mm,45.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C16-2(101mm,46.5mm) on Top Layer And Track (102mm,45.8mm)(102mm,50.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C17-1(104mm,49.5mm) on Top Layer And Track (103mm,45.8mm)(103mm,50.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C17-1(104mm,49.5mm) on Top Layer And Track (103mm,50.2mm)(105mm,50.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C17-1(104mm,49.5mm) on Top Layer And Track (105mm,45.8mm)(105mm,50.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C17-2(104mm,46.5mm) on Top Layer And Track (103mm,45.8mm)(103mm,50.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C17-2(104mm,46.5mm) on Top Layer And Track (103mm,45.8mm)(105mm,45.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C17-2(104mm,46.5mm) on Top Layer And Track (105mm,45.8mm)(105mm,50.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C18-1(101.5mm,40mm) on Top Layer And Track (102.2mm,39mm)(102.2mm,41mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C18-1(101.5mm,40mm) on Top Layer And Track (97.8mm,39mm)(102.2mm,39mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C18-1(101.5mm,40mm) on Top Layer And Track (97.8mm,41mm)(102.2mm,41mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C18-2(98.5mm,40mm) on Top Layer And Track (97.8mm,39mm)(102.2mm,39mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C18-2(98.5mm,40mm) on Top Layer And Track (97.8mm,39mm)(97.8mm,41mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C18-2(98.5mm,40mm) on Top Layer And Track (97.8mm,41mm)(102.2mm,41mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C19-1(101.5mm,37mm) on Top Layer And Track (102.2mm,36mm)(102.2mm,38mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C19-1(101.5mm,37mm) on Top Layer And Track (97.8mm,36mm)(102.2mm,36mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C19-1(101.5mm,37mm) on Top Layer And Track (97.8mm,38mm)(102.2mm,38mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C19-2(98.5mm,37mm) on Top Layer And Track (97.8mm,36mm)(102.2mm,36mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C19-2(98.5mm,37mm) on Top Layer And Track (97.8mm,36mm)(97.8mm,38mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C19-2(98.5mm,37mm) on Top Layer And Track (97.8mm,38mm)(102.2mm,38mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C20-1(113mm,58.5mm) on Top Layer And Track (112mm,57.8mm)(112mm,62.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C20-1(113mm,58.5mm) on Top Layer And Track (112mm,57.8mm)(114mm,57.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C20-1(113mm,58.5mm) on Top Layer And Track (114mm,57.8mm)(114mm,62.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C20-2(113mm,61.5mm) on Top Layer And Track (112mm,57.8mm)(112mm,62.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C20-2(113mm,61.5mm) on Top Layer And Track (112mm,62.2mm)(114mm,62.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C20-2(113mm,61.5mm) on Top Layer And Track (114mm,57.8mm)(114mm,62.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C2-1(133mm,31mm) on Top Layer And Track (129.3mm,30mm)(133.7mm,30mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C2-1(133mm,31mm) on Top Layer And Track (129.3mm,32mm)(133.7mm,32mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C2-1(133mm,31mm) on Top Layer And Track (133.7mm,30mm)(133.7mm,32mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C21-1(135mm,58.5mm) on Top Layer And Track (134mm,57.8mm)(134mm,62.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C21-1(135mm,58.5mm) on Top Layer And Track (134mm,57.8mm)(136mm,57.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C21-1(135mm,58.5mm) on Top Layer And Track (136mm,57.8mm)(136mm,62.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C21-2(135mm,61.5mm) on Top Layer And Track (134mm,57.8mm)(134mm,62.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C21-2(135mm,61.5mm) on Top Layer And Track (134mm,62.2mm)(136mm,62.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C21-2(135mm,61.5mm) on Top Layer And Track (136mm,57.8mm)(136mm,62.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C2-2(130mm,31mm) on Top Layer And Track (129.3mm,30mm)(129.3mm,32mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C2-2(130mm,31mm) on Top Layer And Track (129.3mm,30mm)(133.7mm,30mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C2-2(130mm,31mm) on Top Layer And Track (129.3mm,32mm)(133.7mm,32mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C22-1(95.5mm,60mm) on Top Layer And Track (94.8mm,59mm)(94.8mm,61mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C22-1(95.5mm,60mm) on Top Layer And Track (94.8mm,59mm)(99.2mm,59mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C22-1(95.5mm,60mm) on Top Layer And Track (94.8mm,61mm)(99.2mm,61mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C22-2(98.5mm,60mm) on Top Layer And Track (94.8mm,59mm)(99.2mm,59mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C22-2(98.5mm,60mm) on Top Layer And Track (94.8mm,61mm)(99.2mm,61mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C22-2(98.5mm,60mm) on Top Layer And Track (99.2mm,59mm)(99.2mm,61mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C23-2(50mm,15.5mm) on Multi-Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C24-1(57.5mm,14mm) on Top Layer And Track (56.5mm,10.3mm)(56.5mm,14.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C24-1(57.5mm,14mm) on Top Layer And Track (56.5mm,14.7mm)(58.5mm,14.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C24-1(57.5mm,14mm) on Top Layer And Track (58.5mm,10.3mm)(58.5mm,14.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C24-2(57.5mm,11mm) on Top Layer And Track (56.5mm,10.3mm)(56.5mm,14.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C24-2(57.5mm,11mm) on Top Layer And Track (56.5mm,10.3mm)(58.5mm,10.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C24-2(57.5mm,11mm) on Top Layer And Track (58.5mm,10.3mm)(58.5mm,14.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C25-2(25mm,53.5mm) on Multi-Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C26-2(25mm,26.5mm) on Multi-Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C27-2(49.5mm,50mm) on Multi-Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C28-1(56.5mm,48.5mm) on Top Layer And Track (55.5mm,44.8mm)(55.5mm,49.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C28-1(56.5mm,48.5mm) on Top Layer And Track (55.5mm,49.2mm)(57.5mm,49.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C28-1(56.5mm,48.5mm) on Top Layer And Track (57.5mm,44.8mm)(57.5mm,49.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C28-2(56.5mm,45.5mm) on Top Layer And Track (55.5mm,44.8mm)(55.5mm,49.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C28-2(56.5mm,45.5mm) on Top Layer And Track (55.5mm,44.8mm)(57.5mm,44.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C28-2(56.5mm,45.5mm) on Top Layer And Track (57.5mm,44.8mm)(57.5mm,49.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C29-1(124.5mm,70mm) on Top Layer And Track (123.5mm,69.3mm)(123.5mm,73.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C29-1(124.5mm,70mm) on Top Layer And Track (123.5mm,69.3mm)(125.5mm,69.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C29-1(124.5mm,70mm) on Top Layer And Track (125.5mm,69.3mm)(125.5mm,73.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C29-2(124.5mm,73mm) on Top Layer And Track (123.5mm,69.3mm)(123.5mm,73.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C29-2(124.5mm,73mm) on Top Layer And Track (123.5mm,73.7mm)(125.5mm,73.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C29-2(124.5mm,73mm) on Top Layer And Track (125.5mm,69.3mm)(125.5mm,73.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C30-1(138.75mm,82mm) on Top Layer And Track (137.75mm,81.3mm)(137.75mm,85.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C30-1(138.75mm,82mm) on Top Layer And Track (137.75mm,81.3mm)(139.75mm,81.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C30-1(138.75mm,82mm) on Top Layer And Track (139.75mm,81.3mm)(139.75mm,85.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C30-2(138.75mm,85mm) on Top Layer And Track (137.75mm,81.3mm)(137.75mm,85.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C30-2(138.75mm,85mm) on Top Layer And Track (137.75mm,85.7mm)(139.75mm,85.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C30-2(138.75mm,85mm) on Top Layer And Track (139.75mm,81.3mm)(139.75mm,85.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C3-1(133mm,28mm) on Top Layer And Track (129.3mm,27mm)(133.7mm,27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C3-1(133mm,28mm) on Top Layer And Track (129.3mm,29mm)(133.7mm,29mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C3-1(133mm,28mm) on Top Layer And Track (133.7mm,27mm)(133.7mm,29mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C31-1(119.25mm,100mm) on Top Layer And Track (115.55mm,101mm)(119.95mm,101mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C31-1(119.25mm,100mm) on Top Layer And Track (115.55mm,99mm)(119.95mm,99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C31-1(119.25mm,100mm) on Top Layer And Track (119.95mm,99mm)(119.95mm,101mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C31-2(116.25mm,100mm) on Top Layer And Track (115.55mm,101mm)(119.95mm,101mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C31-2(116.25mm,100mm) on Top Layer And Track (115.55mm,99mm)(115.55mm,101mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C31-2(116.25mm,100mm) on Top Layer And Track (115.55mm,99mm)(119.95mm,99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C3-2(130mm,28mm) on Top Layer And Track (129.3mm,27mm)(129.3mm,29mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C3-2(130mm,28mm) on Top Layer And Track (129.3mm,27mm)(133.7mm,27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C3-2(130mm,28mm) on Top Layer And Track (129.3mm,29mm)(133.7mm,29mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C32-1(141.5mm,103.5mm) on Top Layer And Track (137.8mm,102.5mm)(142.2mm,102.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C32-1(141.5mm,103.5mm) on Top Layer And Track (137.8mm,104.5mm)(142.2mm,104.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C32-1(141.5mm,103.5mm) on Top Layer And Track (142.2mm,102.5mm)(142.2mm,104.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C32-2(138.5mm,103.5mm) on Top Layer And Track (137.8mm,102.5mm)(137.8mm,104.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C32-2(138.5mm,103.5mm) on Top Layer And Track (137.8mm,102.5mm)(142.2mm,102.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C32-2(138.5mm,103.5mm) on Top Layer And Track (137.8mm,104.5mm)(142.2mm,104.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C33-1(144.25mm,70mm) on Top Layer And Track (143.25mm,69.3mm)(143.25mm,73.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C33-1(144.25mm,70mm) on Top Layer And Track (143.25mm,69.3mm)(145.25mm,69.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C33-1(144.25mm,70mm) on Top Layer And Track (145.25mm,69.3mm)(145.25mm,73.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C33-2(144.25mm,73mm) on Top Layer And Track (143.25mm,69.3mm)(143.25mm,73.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C33-2(144.25mm,73mm) on Top Layer And Track (143.25mm,73.7mm)(145.25mm,73.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C33-2(144.25mm,73mm) on Top Layer And Track (145.25mm,69.3mm)(145.25mm,73.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C34-1(118.25mm,81.5mm) on Top Layer And Track (117.25mm,80.8mm)(117.25mm,85.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C34-1(118.25mm,81.5mm) on Top Layer And Track (117.25mm,80.8mm)(119.25mm,80.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C34-1(118.25mm,81.5mm) on Top Layer And Track (119.25mm,80.8mm)(119.25mm,85.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C34-2(118.25mm,84.5mm) on Top Layer And Track (117.25mm,80.8mm)(117.25mm,85.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C34-2(118.25mm,84.5mm) on Top Layer And Track (117.25mm,85.2mm)(119.25mm,85.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C34-2(118.25mm,84.5mm) on Top Layer And Track (119.25mm,80.8mm)(119.25mm,85.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C35-1(119.25mm,103.5mm) on Top Layer And Track (115.55mm,102.5mm)(119.95mm,102.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C35-1(119.25mm,103.5mm) on Top Layer And Track (115.55mm,104.5mm)(119.95mm,104.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C35-1(119.25mm,103.5mm) on Top Layer And Track (119.95mm,102.5mm)(119.95mm,104.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C35-2(116.25mm,103.5mm) on Top Layer And Track (115.55mm,102.5mm)(115.55mm,104.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C35-2(116.25mm,103.5mm) on Top Layer And Track (115.55mm,102.5mm)(119.95mm,102.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C35-2(116.25mm,103.5mm) on Top Layer And Track (115.55mm,104.5mm)(119.95mm,104.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C36-1(141.5mm,100.5mm) on Top Layer And Track (137.8mm,101.5mm)(142.2mm,101.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C36-1(141.5mm,100.5mm) on Top Layer And Track (137.8mm,99.5mm)(142.2mm,99.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C36-1(141.5mm,100.5mm) on Top Layer And Track (142.2mm,99.5mm)(142.2mm,101.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C36-2(138.5mm,100.5mm) on Top Layer And Track (137.8mm,101.5mm)(142.2mm,101.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C36-2(138.5mm,100.5mm) on Top Layer And Track (137.8mm,99.5mm)(137.8mm,101.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C36-2(138.5mm,100.5mm) on Top Layer And Track (137.8mm,99.5mm)(142.2mm,99.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C4-1(89mm,71mm) on Top Layer And Track (88.3mm,70mm)(88.3mm,72mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C4-1(89mm,71mm) on Top Layer And Track (88.3mm,70mm)(92.7mm,70mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C4-1(89mm,71mm) on Top Layer And Track (88.3mm,72mm)(92.7mm,72mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C4-2(92mm,71mm) on Top Layer And Track (88.3mm,70mm)(92.7mm,70mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C4-2(92mm,71mm) on Top Layer And Track (88.3mm,72mm)(92.7mm,72mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C4-2(92mm,71mm) on Top Layer And Track (92.7mm,70mm)(92.7mm,72mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C5-1(65mm,17.5mm) on Top Layer And Track (64.3mm,16.5mm)(64.3mm,18.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C5-1(65mm,17.5mm) on Top Layer And Track (64.3mm,16.5mm)(68.7mm,16.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C5-1(65mm,17.5mm) on Top Layer And Track (64.3mm,18.5mm)(68.7mm,18.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C5-2(68mm,17.5mm) on Top Layer And Track (64.3mm,16.5mm)(68.7mm,16.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C5-2(68mm,17.5mm) on Top Layer And Track (64.3mm,18.5mm)(68.7mm,18.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C5-2(68mm,17.5mm) on Top Layer And Track (68.7mm,16.5mm)(68.7mm,18.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C6-1(101mm,40.5mm) on Bottom Layer And Track (100mm,36.8mm)(100mm,41.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C6-1(101mm,40.5mm) on Bottom Layer And Track (100mm,41.2mm)(102mm,41.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C6-1(101mm,40.5mm) on Bottom Layer And Track (102mm,36.8mm)(102mm,41.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C6-2(101mm,37.5mm) on Bottom Layer And Track (100mm,36.8mm)(100mm,41.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C6-2(101mm,37.5mm) on Bottom Layer And Track (100mm,36.8mm)(102mm,36.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C6-2(101mm,37.5mm) on Bottom Layer And Track (102mm,36.8mm)(102mm,41.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C7-1(101mm,46mm) on Bottom Layer And Track (100mm,45.3mm)(100mm,49.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C7-1(101mm,46mm) on Bottom Layer And Track (100mm,45.3mm)(102mm,45.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C7-1(101mm,46mm) on Bottom Layer And Track (102mm,45.3mm)(102mm,49.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C7-2(101mm,49mm) on Bottom Layer And Track (100mm,45.3mm)(100mm,49.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C7-2(101mm,49mm) on Bottom Layer And Track (100mm,49.7mm)(102mm,49.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C7-2(101mm,49mm) on Bottom Layer And Track (102mm,45.3mm)(102mm,49.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C8-1(70.25mm,38mm) on Top Layer And Track (69.55mm,37mm)(69.55mm,39mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C8-1(70.25mm,38mm) on Top Layer And Track (69.55mm,37mm)(73.95mm,37mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C8-1(70.25mm,38mm) on Top Layer And Track (69.55mm,39mm)(73.95mm,39mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C8-2(73.25mm,38mm) on Top Layer And Track (69.55mm,37mm)(73.95mm,37mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C8-2(73.25mm,38mm) on Top Layer And Track (69.55mm,39mm)(73.95mm,39mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C8-2(73.25mm,38mm) on Top Layer And Track (73.95mm,37mm)(73.95mm,39mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C9-1(79.5mm,58mm) on Top Layer And Track (78.5mm,54.3mm)(78.5mm,58.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C9-1(79.5mm,58mm) on Top Layer And Track (78.5mm,58.7mm)(80.5mm,58.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C9-1(79.5mm,58mm) on Top Layer And Track (80.5mm,54.3mm)(80.5mm,58.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C9-2(79.5mm,55mm) on Top Layer And Track (78.5mm,54.3mm)(78.5mm,58.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C9-2(79.5mm,55mm) on Top Layer And Track (78.5mm,54.3mm)(80.5mm,54.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C9-2(79.5mm,55mm) on Top Layer And Track (80.5mm,54.3mm)(80.5mm,58.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad K1-3(15mm,92.5mm) on Multi-Layer And Track (13.25mm,92.5mm)(14.025mm,92.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Pad K1-3(15mm,92.5mm) on Multi-Layer And Track (15.95mm,92.45mm)(21.4mm,92.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad K1-3(22.5mm,92.5mm) on Multi-Layer And Track (15.95mm,92.45mm)(21.4mm,92.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Pad K1-4(15mm,97.5mm) on Multi-Layer And Track (12.75mm,96.25mm)(14.05mm,97.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Pad K1-4(15mm,97.5mm) on Multi-Layer And Track (16mm,97.45mm)(21.5mm,97.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad K1-4(22.5mm,97.5mm) on Multi-Layer And Track (16mm,97.45mm)(21.5mm,97.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad K1-5(15mm,102.5mm) on Multi-Layer And Track (13.25mm,102.45mm)(14.025mm,102.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Pad K1-5(15mm,102.5mm) on Multi-Layer And Track (15.95mm,102.45mm)(21.55mm,102.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad K1-5(22.5mm,102.5mm) on Multi-Layer And Track (15.95mm,102.45mm)(21.55mm,102.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad K2-3(32.5mm,92.5mm) on Multi-Layer And Track (30.75mm,92.5mm)(31.525mm,92.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Pad K2-3(32.5mm,92.5mm) on Multi-Layer And Track (33.45mm,92.45mm)(38.9mm,92.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad K2-3(40mm,92.5mm) on Multi-Layer And Track (33.45mm,92.45mm)(38.9mm,92.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Pad K2-4(32.5mm,97.5mm) on Multi-Layer And Track (30.25mm,96.25mm)(31.55mm,97.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Pad K2-4(32.5mm,97.5mm) on Multi-Layer And Track (33.5mm,97.45mm)(39mm,97.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad K2-4(40mm,97.5mm) on Multi-Layer And Track (33.5mm,97.45mm)(39mm,97.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad K2-5(32.5mm,102.5mm) on Multi-Layer And Track (30.75mm,102.45mm)(31.525mm,102.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Pad K2-5(32.5mm,102.5mm) on Multi-Layer And Track (33.45mm,102.45mm)(39.05mm,102.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad K2-5(40mm,102.5mm) on Multi-Layer And Track (33.45mm,102.45mm)(39.05mm,102.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad K3-3(50mm,92.5mm) on Multi-Layer And Track (48.25mm,92.5mm)(49.025mm,92.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Pad K3-3(50mm,92.5mm) on Multi-Layer And Track (50.95mm,92.45mm)(56.4mm,92.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad K3-3(57.5mm,92.5mm) on Multi-Layer And Track (50.95mm,92.45mm)(56.4mm,92.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Pad K3-4(50mm,97.5mm) on Multi-Layer And Track (47.75mm,96.25mm)(49.05mm,97.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Pad K3-4(50mm,97.5mm) on Multi-Layer And Track (51mm,97.45mm)(56.5mm,97.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad K3-4(57.5mm,97.5mm) on Multi-Layer And Track (51mm,97.45mm)(56.5mm,97.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad K3-5(50mm,102.5mm) on Multi-Layer And Track (48.25mm,102.45mm)(49.025mm,102.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Pad K3-5(50mm,102.5mm) on Multi-Layer And Track (50.95mm,102.45mm)(56.55mm,102.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad K3-5(57.5mm,102.5mm) on Multi-Layer And Track (50.95mm,102.45mm)(56.55mm,102.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad K4-3(67.5mm,92.5mm) on Multi-Layer And Track (65.75mm,92.5mm)(66.525mm,92.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Pad K4-3(67.5mm,92.5mm) on Multi-Layer And Track (68.45mm,92.45mm)(73.9mm,92.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad K4-3(75mm,92.5mm) on Multi-Layer And Track (68.45mm,92.45mm)(73.9mm,92.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Pad K4-4(67.5mm,97.5mm) on Multi-Layer And Track (65.25mm,96.25mm)(66.55mm,97.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Pad K4-4(67.5mm,97.5mm) on Multi-Layer And Track (68.5mm,97.45mm)(74mm,97.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad K4-4(75mm,97.5mm) on Multi-Layer And Track (68.5mm,97.45mm)(74mm,97.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad K4-5(67.5mm,102.5mm) on Multi-Layer And Track (65.75mm,102.45mm)(66.525mm,102.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Pad K4-5(67.5mm,102.5mm) on Multi-Layer And Track (68.45mm,102.45mm)(74.05mm,102.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad K4-5(75mm,102.5mm) on Multi-Layer And Track (68.45mm,102.45mm)(74.05mm,102.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad K5-3(85mm,92.5mm) on Multi-Layer And Track (83.25mm,92.5mm)(84.025mm,92.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Pad K5-3(85mm,92.5mm) on Multi-Layer And Track (85.95mm,92.45mm)(91.4mm,92.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad K5-3(92.5mm,92.5mm) on Multi-Layer And Track (85.95mm,92.45mm)(91.4mm,92.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Pad K5-4(85mm,97.5mm) on Multi-Layer And Track (82.75mm,96.25mm)(84.05mm,97.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Pad K5-4(85mm,97.5mm) on Multi-Layer And Track (86mm,97.45mm)(91.5mm,97.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad K5-4(92.5mm,97.5mm) on Multi-Layer And Track (86mm,97.45mm)(91.5mm,97.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad K5-5(85mm,102.5mm) on Multi-Layer And Track (83.25mm,102.45mm)(84.025mm,102.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Pad K5-5(85mm,102.5mm) on Multi-Layer And Track (85.95mm,102.45mm)(91.55mm,102.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad K5-5(92.5mm,102.5mm) on Multi-Layer And Track (85.95mm,102.45mm)(91.55mm,102.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad K6-3(102.5mm,92.5mm) on Multi-Layer And Track (100.75mm,92.5mm)(101.525mm,92.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Pad K6-3(102.5mm,92.5mm) on Multi-Layer And Track (103.45mm,92.45mm)(108.9mm,92.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad K6-3(110mm,92.5mm) on Multi-Layer And Track (103.45mm,92.45mm)(108.9mm,92.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Pad K6-4(102.5mm,97.5mm) on Multi-Layer And Track (100.25mm,96.25mm)(101.55mm,97.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Pad K6-4(102.5mm,97.5mm) on Multi-Layer And Track (103.5mm,97.45mm)(109mm,97.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad K6-4(110mm,97.5mm) on Multi-Layer And Track (103.5mm,97.45mm)(109mm,97.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad K6-5(102.5mm,102.5mm) on Multi-Layer And Track (100.75mm,102.45mm)(101.525mm,102.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Pad K6-5(102.5mm,102.5mm) on Multi-Layer And Track (103.45mm,102.45mm)(109.05mm,102.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad K6-5(110mm,102.5mm) on Multi-Layer And Track (103.45mm,102.45mm)(109.05mm,102.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad L1-1(42.5mm,9.5mm) on Top Layer And Track (43.9mm,13.3mm)(43.9mm,15.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad L1-1(42.5mm,9.5mm) on Top Layer And Track (43.9mm,3.2mm)(43.9mm,5.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad L1-2(32.5mm,9.5mm) on Top Layer And Track (31.3mm,13.3mm)(31.3mm,15.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad L1-2(32.5mm,9.5mm) on Top Layer And Track (31.3mm,3.2mm)(31.3mm,5.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad L2-1(42mm,42.5mm) on Top Layer And Track (43.4mm,36.2mm)(43.4mm,38.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad L2-1(42mm,42.5mm) on Top Layer And Track (43.4mm,46.3mm)(43.4mm,48.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad L2-2(32mm,42.5mm) on Top Layer And Track (30.8mm,36.2mm)(30.8mm,38.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad L2-2(32mm,42.5mm) on Top Layer And Track (30.8mm,46.3mm)(30.8mm,48.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R10-1(92mm,16.83mm) on Top Layer And Track (91mm,13.13mm)(91mm,17.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R10-1(92mm,16.83mm) on Top Layer And Track (91mm,17.53mm)(93mm,17.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R10-1(92mm,16.83mm) on Top Layer And Track (93mm,13.13mm)(93mm,17.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R10-2(92mm,13.83mm) on Top Layer And Track (91mm,13.13mm)(91mm,17.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R10-2(92mm,13.83mm) on Top Layer And Track (91mm,13.13mm)(93mm,13.13mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R10-2(92mm,13.83mm) on Top Layer And Track (93mm,13.13mm)(93mm,17.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R1-1(89mm,68.5mm) on Top Layer And Track (88mm,64.8mm)(88mm,69.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R1-1(89mm,68.5mm) on Top Layer And Track (88mm,69.2mm)(90mm,69.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R1-1(89mm,68.5mm) on Top Layer And Track (90mm,64.8mm)(90mm,69.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R11-1(89mm,16.83mm) on Top Layer And Track (88mm,13.13mm)(88mm,17.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R11-1(89mm,16.83mm) on Top Layer And Track (88mm,17.53mm)(90mm,17.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R11-1(89mm,16.83mm) on Top Layer And Track (90mm,13.13mm)(90mm,17.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R11-2(89mm,13.83mm) on Top Layer And Track (88mm,13.13mm)(88mm,17.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R11-2(89mm,13.83mm) on Top Layer And Track (88mm,13.13mm)(90mm,13.13mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R11-2(89mm,13.83mm) on Top Layer And Track (90mm,13.13mm)(90mm,17.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R1-2(89mm,65.5mm) on Top Layer And Track (88mm,64.8mm)(88mm,69.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R1-2(89mm,65.5mm) on Top Layer And Track (88mm,64.8mm)(90mm,64.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R1-2(89mm,65.5mm) on Top Layer And Track (90mm,64.8mm)(90mm,69.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R12-1(86mm,16.83mm) on Top Layer And Track (85mm,13.13mm)(85mm,17.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R12-1(86mm,16.83mm) on Top Layer And Track (85mm,17.53mm)(87mm,17.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R12-1(86mm,16.83mm) on Top Layer And Track (87mm,13.13mm)(87mm,17.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R12-2(86mm,13.83mm) on Top Layer And Track (85mm,13.13mm)(85mm,17.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R12-2(86mm,13.83mm) on Top Layer And Track (85mm,13.13mm)(87mm,13.13mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R12-2(86mm,13.83mm) on Top Layer And Track (87mm,13.13mm)(87mm,17.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R13-1(83mm,16.83mm) on Top Layer And Track (82mm,13.13mm)(82mm,17.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R13-1(83mm,16.83mm) on Top Layer And Track (82mm,17.53mm)(84mm,17.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R13-1(83mm,16.83mm) on Top Layer And Track (84mm,13.13mm)(84mm,17.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R13-2(83mm,13.83mm) on Top Layer And Track (82mm,13.13mm)(82mm,17.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R13-2(83mm,13.83mm) on Top Layer And Track (82mm,13.13mm)(84mm,13.13mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R13-2(83mm,13.83mm) on Top Layer And Track (84mm,13.13mm)(84mm,17.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R14-1(146mm,26.5mm) on Top Layer And Track (145mm,25.8mm)(145mm,30.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R14-1(146mm,26.5mm) on Top Layer And Track (145mm,25.8mm)(147mm,25.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R14-1(146mm,26.5mm) on Top Layer And Track (147mm,25.8mm)(147mm,30.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R14-2(146mm,29.5mm) on Top Layer And Track (145mm,25.8mm)(145mm,30.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R14-2(146mm,29.5mm) on Top Layer And Track (145mm,30.2mm)(147mm,30.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R14-2(146mm,29.5mm) on Top Layer And Track (147mm,25.8mm)(147mm,30.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R15-1(146mm,32.5mm) on Top Layer And Track (145mm,31.8mm)(145mm,36.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R15-1(146mm,32.5mm) on Top Layer And Track (145mm,31.8mm)(147mm,31.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R15-1(146mm,32.5mm) on Top Layer And Track (147mm,31.8mm)(147mm,36.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R15-2(146mm,35.5mm) on Top Layer And Track (145mm,31.8mm)(145mm,36.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R15-2(146mm,35.5mm) on Top Layer And Track (145mm,36.2mm)(147mm,36.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R15-2(146mm,35.5mm) on Top Layer And Track (147mm,31.8mm)(147mm,36.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R16-1(146.25mm,38.5mm) on Top Layer And Track (145.25mm,37.8mm)(145.25mm,42.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R16-1(146.25mm,38.5mm) on Top Layer And Track (145.25mm,37.8mm)(147.25mm,37.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R16-1(146.25mm,38.5mm) on Top Layer And Track (147.25mm,37.8mm)(147.25mm,42.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R16-2(146.25mm,41.5mm) on Top Layer And Track (145.25mm,37.8mm)(145.25mm,42.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R16-2(146.25mm,41.5mm) on Top Layer And Track (145.25mm,42.2mm)(147.25mm,42.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R16-2(146.25mm,41.5mm) on Top Layer And Track (147.25mm,37.8mm)(147.25mm,42.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R17-1(146mm,50mm) on Top Layer And Track (145mm,49.3mm)(145mm,53.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R17-1(146mm,50mm) on Top Layer And Track (145mm,49.3mm)(147mm,49.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R17-1(146mm,50mm) on Top Layer And Track (147mm,49.3mm)(147mm,53.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R17-2(146mm,53mm) on Top Layer And Track (145mm,49.3mm)(145mm,53.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R17-2(146mm,53mm) on Top Layer And Track (145mm,53.7mm)(147mm,53.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R17-2(146mm,53mm) on Top Layer And Track (147mm,49.3mm)(147mm,53.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R18-1(146mm,47mm) on Top Layer And Track (145mm,43.3mm)(145mm,47.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R18-1(146mm,47mm) on Top Layer And Track (145mm,47.7mm)(147mm,47.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R18-1(146mm,47mm) on Top Layer And Track (147mm,43.3mm)(147mm,47.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R18-2(146mm,44mm) on Top Layer And Track (145mm,43.3mm)(145mm,47.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R18-2(146mm,44mm) on Top Layer And Track (145mm,43.3mm)(147mm,43.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R18-2(146mm,44mm) on Top Layer And Track (147mm,43.3mm)(147mm,47.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R2-1(121mm,61.5mm) on Top Layer And Track (120mm,57.8mm)(120mm,62.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R2-1(121mm,61.5mm) on Top Layer And Track (120mm,62.2mm)(122mm,62.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R2-1(121mm,61.5mm) on Top Layer And Track (122mm,57.8mm)(122mm,62.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R2-2(121mm,58.5mm) on Top Layer And Track (120mm,57.8mm)(120mm,62.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R2-2(121mm,58.5mm) on Top Layer And Track (120mm,57.8mm)(122mm,57.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R2-2(121mm,58.5mm) on Top Layer And Track (122mm,57.8mm)(122mm,62.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R3-1(117mm,61.5mm) on Top Layer And Track (116mm,57.8mm)(116mm,62.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R3-1(117mm,61.5mm) on Top Layer And Track (116mm,62.2mm)(118mm,62.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R3-1(117mm,61.5mm) on Top Layer And Track (118mm,57.8mm)(118mm,62.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R3-2(117mm,58.5mm) on Top Layer And Track (116mm,57.8mm)(116mm,62.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R3-2(117mm,58.5mm) on Top Layer And Track (116mm,57.8mm)(118mm,57.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R3-2(117mm,58.5mm) on Top Layer And Track (118mm,57.8mm)(118mm,62.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R4-1(127mm,61.5mm) on Top Layer And Track (126mm,57.8mm)(126mm,62.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R4-1(127mm,61.5mm) on Top Layer And Track (126mm,62.2mm)(128mm,62.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R4-1(127mm,61.5mm) on Top Layer And Track (128mm,57.8mm)(128mm,62.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R4-2(127mm,58.5mm) on Top Layer And Track (126mm,57.8mm)(126mm,62.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R4-2(127mm,58.5mm) on Top Layer And Track (126mm,57.8mm)(128mm,57.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R4-2(127mm,58.5mm) on Top Layer And Track (128mm,57.8mm)(128mm,62.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R5-1(131mm,61.5mm) on Top Layer And Track (130mm,57.8mm)(130mm,62.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R5-1(131mm,61.5mm) on Top Layer And Track (130mm,62.2mm)(132mm,62.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R5-1(131mm,61.5mm) on Top Layer And Track (132mm,57.8mm)(132mm,62.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R5-2(131mm,58.5mm) on Top Layer And Track (130mm,57.8mm)(130mm,62.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R5-2(131mm,58.5mm) on Top Layer And Track (130mm,57.8mm)(132mm,57.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R5-2(131mm,58.5mm) on Top Layer And Track (132mm,57.8mm)(132mm,62.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R6-1(104mm,16.83mm) on Top Layer And Track (103mm,13.13mm)(103mm,17.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R6-1(104mm,16.83mm) on Top Layer And Track (103mm,17.53mm)(105mm,17.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R6-1(104mm,16.83mm) on Top Layer And Track (105mm,13.13mm)(105mm,17.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R6-2(104mm,13.83mm) on Top Layer And Track (103mm,13.13mm)(103mm,17.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R6-2(104mm,13.83mm) on Top Layer And Track (103mm,13.13mm)(105mm,13.13mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R6-2(104mm,13.83mm) on Top Layer And Track (105mm,13.13mm)(105mm,17.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R7-1(101mm,16.83mm) on Top Layer And Track (100mm,13.13mm)(100mm,17.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R7-1(101mm,16.83mm) on Top Layer And Track (100mm,17.53mm)(102mm,17.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R7-1(101mm,16.83mm) on Top Layer And Track (102mm,13.13mm)(102mm,17.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R7-2(101mm,13.83mm) on Top Layer And Track (100mm,13.13mm)(100mm,17.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R7-2(101mm,13.83mm) on Top Layer And Track (100mm,13.13mm)(102mm,13.13mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R7-2(101mm,13.83mm) on Top Layer And Track (102mm,13.13mm)(102mm,17.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R8-1(98mm,16.83mm) on Top Layer And Track (97mm,13.13mm)(97mm,17.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R8-1(98mm,16.83mm) on Top Layer And Track (97mm,17.53mm)(99mm,17.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R8-1(98mm,16.83mm) on Top Layer And Track (99mm,13.13mm)(99mm,17.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R8-2(98mm,13.83mm) on Top Layer And Track (97mm,13.13mm)(97mm,17.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R8-2(98mm,13.83mm) on Top Layer And Track (97mm,13.13mm)(99mm,13.13mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R8-2(98mm,13.83mm) on Top Layer And Track (99mm,13.13mm)(99mm,17.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R9-1(95mm,16.83mm) on Top Layer And Track (94mm,13.13mm)(94mm,17.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R9-1(95mm,16.83mm) on Top Layer And Track (94mm,17.53mm)(96mm,17.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R9-1(95mm,16.83mm) on Top Layer And Track (96mm,13.13mm)(96mm,17.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R9-2(95mm,13.83mm) on Top Layer And Track (94mm,13.13mm)(94mm,17.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R9-2(95mm,13.83mm) on Top Layer And Track (94mm,13.13mm)(96mm,13.13mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R9-2(95mm,13.83mm) on Top Layer And Track (96mm,13.13mm)(96mm,17.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-12(116.3mm,15.015mm) on Top Layer And Text "X5" (114.492mm,13.564mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad U4-1(85.7mm,65.595mm) on Top Layer And Track (84.595mm,65.175mm)(84.595mm,69.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad U4-2(85.7mm,66.865mm) on Top Layer And Track (84.595mm,65.175mm)(84.595mm,69.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad U4-3(85.7mm,68.135mm) on Top Layer And Track (84.595mm,65.175mm)(84.595mm,69.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad U4-4(85.7mm,69.405mm) on Top Layer And Track (84.595mm,65.175mm)(84.595mm,69.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad U4-5(80.3mm,69.405mm) on Top Layer And Track (81.395mm,65.175mm)(81.395mm,69.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad U4-6(80.3mm,68.135mm) on Top Layer And Track (81.395mm,65.175mm)(81.395mm,69.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad U4-7(80.3mm,66.865mm) on Top Layer And Track (81.395mm,65.175mm)(81.395mm,69.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad U4-8(80.3mm,65.595mm) on Top Layer And Track (81.395mm,65.175mm)(81.395mm,69.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad VD1-1(121mm,66mm) on Top Layer And Track (117.075mm,65.1mm)(121.65mm,65.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad VD1-1(121mm,66mm) on Top Layer And Track (117.075mm,66.9mm)(121.65mm,66.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad VD1-1(121mm,66mm) on Top Layer And Track (121.65mm,65.1mm)(121.65mm,66.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad VD1-2(117.725mm,66mm) on Top Layer And Track (117.075mm,65.1mm)(117.075mm,66.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad VD1-2(117.725mm,66mm) on Top Layer And Track (117.075mm,65.1mm)(121.65mm,65.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad VD1-2(117.725mm,66mm) on Top Layer And Track (117.075mm,66.9mm)(121.65mm,66.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad VD2-1(128mm,66mm) on Top Layer And Track (127.35mm,65.1mm)(127.35mm,66.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad VD2-1(128mm,66mm) on Top Layer And Track (127.35mm,65.1mm)(131.925mm,65.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad VD2-1(128mm,66mm) on Top Layer And Track (127.35mm,66.9mm)(131.925mm,66.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad VD2-2(131.275mm,66mm) on Top Layer And Track (127.35mm,65.1mm)(131.925mm,65.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad VD2-2(131.275mm,66mm) on Top Layer And Track (127.35mm,66.9mm)(131.925mm,66.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad VD2-2(131.275mm,66mm) on Top Layer And Track (131.925mm,65.1mm)(131.925mm,66.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad VD3-1(24.5mm,15mm) on Top Layer And Track (21.2mm,15.3mm)(22.5mm,15.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad VD3-1(24.5mm,15mm) on Top Layer And Track (26.5mm,15.3mm)(27.8mm,15.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad VD3-2(24.5mm,8.4mm) on Top Layer And Track (21.2mm,8.1mm)(22.5mm,8.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad VD3-2(24.5mm,8.4mm) on Top Layer And Track (26.5mm,8.1mm)(27.8mm,8.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad VD4-1(25mm,48.3mm) on Top Layer And Track (21.7mm,48.6mm)(23mm,48.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad VD4-1(25mm,48.3mm) on Top Layer And Track (27mm,48.6mm)(28.3mm,48.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad VD4-2(25mm,41.7mm) on Top Layer And Track (21.7mm,41.4mm)(23mm,41.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad VD4-2(25mm,41.7mm) on Top Layer And Track (27mm,41.4mm)(28.3mm,41.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad X8-0(65.4mm,4.15mm) on Top Layer And Track (66.3mm,6.45mm)(66.3mm,7.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad X8-0(65.4mm,4.15mm) on Top Layer And Track (66.7mm,2.15mm)(73.9mm,2.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad X8-0(65.4mm,9.25mm) on Top Layer And Track (66.3mm,6.45mm)(66.3mm,7.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad X8-0(75.2mm,4.15mm) on Top Layer And Track (66.7mm,2.15mm)(73.9mm,2.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad X8-0(75.2mm,4.15mm) on Top Layer And Track (74.3mm,6.45mm)(74.3mm,7.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad X8-0(75.2mm,9.25mm) on Top Layer And Track (74.3mm,6.45mm)(74.3mm,7.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
Rule Violations :406

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.181mm < 0.254mm) Between Arc (25mm,24mm) on Top Overlay And Text "VD3" (21.351mm,17.069mm) on Top Overlay Silk Text to Silk Clearance [0.181mm]
   Violation between Silk To Silk Clearance Constraint: (0.117mm < 0.254mm) Between Arc (33.595mm,50.175mm) on Top Overlay And Text "L2" (30.8mm,48.463mm) on Top Overlay Silk Text to Silk Clearance [0.117mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C10" (105.596mm,40.238mm) on Top Overlay And Track (105.5mm,39.3mm)(105.5mm,43.7mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.162mm < 0.254mm) Between Text "C12" (95.096mm,31.238mm) on Top Overlay And Track (94.707mm,30.792mm)(94.707mm,32.792mm) on Top Overlay Silk Text to Silk Clearance [0.162mm]
   Violation between Silk To Silk Clearance Constraint: (0.011mm < 0.254mm) Between Text "C14" (90.096mm,52.238mm) on Top Overlay And Track (89.8mm,54mm)(94.2mm,54mm) on Top Overlay Silk Text to Silk Clearance [0.011mm]
   Violation between Silk To Silk Clearance Constraint: (0.242mm < 0.254mm) Between Text "C30" (140.219mm,83.738mm) on Top Overlay And Track (139.75mm,81.3mm)(139.75mm,85.7mm) on Top Overlay Silk Text to Silk Clearance [0.242mm]
   Violation between Silk To Silk Clearance Constraint: (0.222mm < 0.254mm) Between Text "C4" (88.443mm,72.873mm) on Top Overlay And Track (82.4mm,74.872mm)(95.1mm,74.872mm) on Top Overlay Silk Text to Silk Clearance [0.222mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C6" (101.854mm,42.062mm) on Bottom Overlay And Track (99.415mm,37.45mm)(99.415mm,48.55mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "L1" (31.316mm,15.451mm) on Top Overlay And Track (31.3mm,13.3mm)(31.3mm,15.9mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "L1" (31.316mm,15.451mm) on Top Overlay And Track (31.3mm,15.9mm)(43.9mm,15.9mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "L2" (30.8mm,48.463mm) on Top Overlay And Track (30.8mm,46.3mm)(30.8mm,48.9mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "L2" (30.8mm,48.463mm) on Top Overlay And Track (30.8mm,48.9mm)(43.4mm,48.9mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.011mm < 0.254mm) Between Text "R14" (144.762mm,26.096mm) on Top Overlay And Track (145mm,25.8mm)(145mm,30.2mm) on Top Overlay Silk Text to Silk Clearance [0.011mm]
   Violation between Silk To Silk Clearance Constraint: (0.153mm < 0.254mm) Between Text "R14" (144.762mm,26.096mm) on Top Overlay And Track (145mm,25.8mm)(147mm,25.8mm) on Top Overlay Silk Text to Silk Clearance [0.153mm]
   Violation between Silk To Silk Clearance Constraint: (0.011mm < 0.254mm) Between Text "R15" (144.762mm,32.096mm) on Top Overlay And Track (145mm,31.8mm)(145mm,36.2mm) on Top Overlay Silk Text to Silk Clearance [0.011mm]
   Violation between Silk To Silk Clearance Constraint: (0.153mm < 0.254mm) Between Text "R15" (144.762mm,32.096mm) on Top Overlay And Track (145mm,31.8mm)(147mm,31.8mm) on Top Overlay Silk Text to Silk Clearance [0.153mm]
   Violation between Silk To Silk Clearance Constraint: (0.011mm < 0.254mm) Between Text "R16" (145.012mm,37.596mm) on Top Overlay And Track (145.25mm,37.8mm)(145.25mm,42.2mm) on Top Overlay Silk Text to Silk Clearance [0.011mm]
   Violation between Silk To Silk Clearance Constraint: (0.087mm < 0.254mm) Between Text "R16" (145.012mm,37.596mm) on Top Overlay And Track (145.25mm,37.8mm)(147.25mm,37.8mm) on Top Overlay Silk Text to Silk Clearance [0.087mm]
   Violation between Silk To Silk Clearance Constraint: (0.011mm < 0.254mm) Between Text "R18" (144.762mm,43.596mm) on Top Overlay And Track (145mm,43.3mm)(145mm,47.7mm) on Top Overlay Silk Text to Silk Clearance [0.011mm]
   Violation between Silk To Silk Clearance Constraint: (0.153mm < 0.254mm) Between Text "R18" (144.762mm,43.596mm) on Top Overlay And Track (145mm,43.3mm)(147mm,43.3mm) on Top Overlay Silk Text to Silk Clearance [0.153mm]
   Violation between Silk To Silk Clearance Constraint: (0.006mm < 0.254mm) Between Text "U5" (31.648mm,34.493mm) on Top Overlay And Track (30.8mm,36.2mm)(43.4mm,36.2mm) on Top Overlay Silk Text to Silk Clearance [0.006mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "X5" (114.492mm,13.564mm) on Top Overlay And Track (117.2mm,14.2mm)(117.2mm,14.34mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "X5" (114.492mm,13.564mm) on Top Overlay And Track (117.2mm,14.2mm)(124.8mm,14.2mm) on Top Overlay Silk Text to Silk Clearance [0mm]
Rule Violations :23

Processing Rule : Net Antennae (Tolerance=0mm) (All)
   Violation between Net Antennae: Via (125.75mm,31mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (128.25mm,31mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (53.5mm,40mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (53.5mm,42.5mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (79.5mm,83.5mm) from Top Layer to Bottom Layer 
Rule Violations :5

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 450
Waived Violations : 0
Time Elapsed        : 00:00:01