IP Generator (Version 2022.1 build 99559)
Check out license ...
Start generating at 2023-06-24 13:17
Instance: u_hsst (C:\Users\86152\Desktop\rtl_design_V1.6\pnr\source\u_hsst\u_hsst.idf)
IP: HSST (1.3e)
Part: Logos-PGL50H-FBG484--6
Run file 'cal_ipml_param.tcl' ...
Create directory 'example_design' ...
Create directory 'example_design\bench' ...
Create directory 'example_design\rtl' ...
Create directory 'rtl' ...
Create directory 'pnr' ...
Create directory 'sim' ...
Create directory 'sim_lib\modelsim' ...
Copy 'example_design\bench\ipml_hsst_wrapper_top_tb.v.xml' to 'example_design\bench' ...
Copy 'example_design\rtl\ipml_hsst_wrapper_chk.v.xml' to 'example_design\rtl' ...
Copy 'example_design\rtl\ipml_hsst_wrapper_dut_top.v.xml' to 'example_design\rtl' ...
Copy 'example_design\rtl\ipml_hsst_wrapper_if.v.xml' to 'example_design\rtl' ...
Copy 'example_design\rtl\ipml_hsst_wrapper_if_top.v.xml' to 'example_design\rtl' ...
Copy 'example_design\rtl\ipml_hsst_wrapper_src.v.xml' to 'example_design\rtl' ...
Copy 'example_design\rtl\ipml_hsst_wrapper_top.v.xml' to 'example_design\rtl' ...
Copy 'pnr\core_only' to 'pnr' ...
Copy 'pnr\example_design' to 'pnr' ...
Copy 'rtl\ipml_hsst_rst' to 'rtl' ...
Copy 'rtl\ipml_hsst_v1_3e.v.xml' to 'rtl' ...
Copy 'sim\modelsim' to 'sim' ...
Copy 'ipml_hsst_wrapper_v1_3e.v.xml' ...
Copy 'readme.txt' ...
Compile file 'ipml_hsst_wrapper_v1_3e.v.xml' to 'u_hsst.v' ...
Found top module 'u_hsst' in file 'u_hsst.v'.
Compile file 'example_design\bench\ipml_hsst_wrapper_top_tb.v.xml' to 'example_design\bench\u_hsst_top_tb.v' ...
Compile file 'example_design\rtl\ipml_hsst_wrapper_top.v.xml' to 'example_design\rtl\u_hsst_top.v' ...
Compile file 'example_design\rtl\ipml_hsst_wrapper_if.v.xml' to 'example_design\rtl\u_hsst_if.v' ...
Compile file 'example_design\rtl\ipml_hsst_wrapper_src.v.xml' to 'example_design\rtl\u_hsst_src.v' ...
Compile file 'example_design\rtl\ipml_hsst_wrapper_chk.v.xml' to 'example_design\rtl\u_hsst_chk.v' ...
Compile file 'example_design\rtl\ipml_hsst_wrapper_if_top.v.xml' to 'example_design\rtl\u_hsst_if_top.v' ...
Compile file 'example_design\rtl\ipml_hsst_wrapper_dut_top.v.xml' to 'example_design\rtl\u_hsst_dut_top.v' ...
Compile file 'rtl\ipml_hsst_v1_3e.v.xml' to 'rtl\ipml_hsst_u_hsst_wrapper_v1_3e.v' ...
Run file 'createFiles.tcl' ...
Create template file 'u_hsst_tmpl.v' ...
Create template file 'u_hsst_tmpl.vhdl' ...
There are 14 source files to synthesize.
Synthesis is disabled.
Done: 0 error(s), 0 warning(s)
