<?xml version='1.0' encoding='UTF-8'?>
<efxpt:issue_info xmlns:efxpt="http://www.efinixinc.com/peri_design_db"><efxpt:issue instance_name="clk_24Mr" instance_type="gpio" severity="warning" rule_name="gpio_rule_alt_conn" message="pll_clkin connection to PLL clock source but PLL Clock source on HdmiPLL is set to core" /><efxpt:issue instance_name="hdmi_txc" instance_type="lvds_tx" severity="warning" rule_name="lvds_rule_tx_distance" message="These Tx LVTTL must be placed at least 2 pairs away from LVDS hdmi_txc in order to avoid noise coupling from LVTTL to LVDS: GPIOB_TXN11,GPIOB_TXP11" /></efxpt:issue_info>