@article{journals/et/CardosoAS01,
  title = {A System Level Boundary Scan Controller Board for VME Applications},
  pages = {299-310},
  year = {2001},
  volume = {17},
  journal = {J. Electronic Testing},
  number = {3-4},
  doi = {10.1023/A:1012517714087},
  author = {Nuno Cardoso and Carlos Beltrán Almeida and José Carlos Da Silva}
}
@article{journals/et/LeeH02,
  title = {An Interleaving Technique for Reducing Peak Power in Multiple-Chain Scan Circuits During Test Application},
  pages = {627-636},
  year = {2002},
  volume = {18},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1023/A:1020853107381},
  author = {Kuen-Jong Lee and Tsung-Chu Huang}
}
@article{journals/et/SindiaAS12a,
  title = {Parametric Fault Testing of Non-Linear Analog Circuits Based on Polynomial and V-Transform Coefficients},
  pages = {757-771},
  year = {2012},
  volume = {28},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-012-5326-z},
  author = {Suraj Sindia and Vishwani D. Agrawal and Virendra Singh}
}
@article{journals/et/X12d,
  title = {Test Technology Newsletter},
  pages = {775-776},
  year = {2012},
  volume = {28},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-012-5340-1},
  author = {}
}
@article{journals/et/Thibeault00,
  title = {Diagnosis Method Using DeltaIDDQ Probabilistic Signatures: Theory and Results},
  pages = {339-353},
  year = {2000},
  volume = {16},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1023/A:1008365918776},
  author = {Claude Thibeault}
}
@article{journals/et/Agrawal02,
  title = {Editorial},
  pages = {5},
  year = {2002},
  volume = {18},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1023/A:1013736206948},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/Al-HashimiGSS06,
  title = {New JETTA Editors, 2006},
  pages = {9-10},
  year = {2006},
  volume = {22},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-006-6905-7},
  author = {Bashir M. Al-Hashimi and Dimitris Gizopoulos and Manoj Sachdev and Adit D. Singh}
}
@article{journals/et/Agrawal93,
  title = {Editorial},
  pages = {5},
  year = {1993},
  volume = {4},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/BF00971932},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/ZhangAC08,
  title = {Comparison of NIST and Wavelet Transform Test Point Selection Methods For a Programmable Gain Amplifier},
  pages = {449-460},
  year = {2008},
  volume = {24},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-008-5070-6},
  author = {Xinsong Zhang and Simon S. Ang and Chandra Carter}
}
@article{journals/et/AghaeePE15,
  title = {A Test-Ordering Based Temperature-Cycling Acceleration Technique for 3D Stacked ICs},
  pages = {503-523},
  year = {2015},
  volume = {31},
  journal = {J. Electronic Testing},
  number = {5-6},
  doi = {10.1007/s10836-015-5541-5},
  author = {Nima Aghaee and Zebo Peng and Petru Eles}
}
@article{journals/et/VenutoR07,
  title = {Fast PWM-Based Test for High Resolution SigmaDelta ADCs},
  pages = {539-548},
  year = {2007},
  volume = {23},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-007-5047-x},
  author = {Daniela De Venuto and Leonardo Reyneri}
}
@article{journals/et/Ciciani91,
  title = {Redundancy effect on yield of binary tree RAMs},
  pages = {293-306},
  year = {1991},
  volume = {2},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/BF00135444},
  author = {Bruno Ciciani}
}
@article{journals/et/SuenagaPBRIG07,
  title = {A Module for BiST of CMOS RF Receivers},
  pages = {605-612},
  year = {2007},
  volume = {23},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-007-5051-1},
  author = {Kay Suenaga and Rodrigo Picos and Sebastiàn A. Bota and Miquel Roca and Eugeni Isern and Eugenio García}
}
@article{journals/et/PiuriSS95,
  title = {Testability of artificial neural networks: A behavioral approach},
  pages = {179-190},
  year = {1995},
  volume = {6},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/BF00993085},
  author = {Vincenzo Piuri and Mariagiovanna Sami and Donatella Sciuto}
}
@article{journals/et/X13b,
  title = {Test Technology Newsletter},
  pages = {7-8},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-013-5348-1},
  author = {}
}
@article{journals/et/LaknaurDW06,
  title = {Built-In-Self-Testing Techniques for Programmable Capacitor Arrays},
  pages = {449-462},
  year = {2006},
  volume = {22},
  journal = {J. Electronic Testing},
  number = {4-6},
  doi = {10.1007/s10836-006-9459-9},
  author = {Amit Laknaur and Sai Raghuram Durbha and Haibo Wang}
}
@article{journals/et/MarinissenZ12,
  title = {Guest Editorial: Special Issue on Testing of 3D Stacked Integrated Circuits},
  pages = {13-14},
  year = {2012},
  volume = {28},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-012-5279-2},
  author = {Erik Jan Marinissen and Yervant Zorian}
}
@article{journals/et/AlexanderSE94,
  title = {Cost based surface mount PCB design evaluation},
  pages = {229-238},
  year = {1994},
  volume = {5},
  journal = {J. Electronic Testing},
  number = {2-3},
  doi = {10.1007/BF00972082},
  author = {M. Alexander and K. Sríhari and C. R. Emerson}
}
@article{journals/et/NanWLYM09,
  title = {A Better Method than Tail-fitting Algorithm for Jitter Separation Based on Gaussian Mixture Model},
  pages = {337-342},
  year = {2009},
  volume = {25},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-009-5112-8},
  author = {Fangyuan Nan and Yaonan Wang and Fuhai Li and Weifeng Yang and Xiaoping Ma}
}
@article{journals/et/PulukuriS09,
  title = {On Built-In Self-Test for Adders},
  pages = {343-346},
  year = {2009},
  volume = {25},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-009-5114-6},
  author = {Mary D. Pulukuri and Charles E. Stroud}
}
@article{journals/et/VollrathLH01,
  title = {Compressed Bit Fail Maps for Memory Fail Pattern Classification},
  pages = {291-297},
  year = {2001},
  volume = {17},
  journal = {J. Electronic Testing},
  number = {3-4},
  doi = {10.1023/A:1012271530348},
  author = {Jörg E. Vollrath and Ulf Lederer and Thomas Hladschik}
}
@article{journals/et/StoreyM97,
  title = {A Test Methodology for High Performance MCMs},
  pages = {109-118},
  year = {1997},
  volume = {10},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008230816838},
  author = {Thomas M. Storey and Bruce McWilliam}
}
@article{journals/et/GaoH03,
  title = {On-Line Monitor Design of Finite-State Machines},
  pages = {537-548},
  year = {2003},
  volume = {19},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1023/A:1025173913889},
  author = {Feng Gao and John P. Hayes}
}
@article{journals/et/Sinanoglu08,
  title = {Scan-in and Scan-out Transition Co-optimization Through Modelling Generalized Serial Transformations},
  pages = {335-351},
  year = {2008},
  volume = {24},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-007-5021-7},
  author = {Ozgur Sinanoglu}
}
@article{journals/et/StroudB93,
  title = {Testability and test generation for majority voting fault-tolerant circuits},
  pages = {201-214},
  year = {1993},
  volume = {4},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/BF00971970},
  author = {Charles E. Stroud and Ahmed E. Barbour}
}
@article{journals/et/BoseAA93,
  title = {The optimistic update theorem for path delay testing in sequential circuits},
  pages = {285-290},
  year = {1993},
  volume = {4},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/BF00971977},
  author = {Soumitra Bose and Prathima Agrawal and Vishwani D. Agrawal}
}
@article{journals/et/TsengL10,
  title = {Test Data Compression Using Multi-dimensional Pattern Run-length Codes},
  pages = {393-400},
  year = {2010},
  volume = {26},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-009-5138-y},
  author = {Wang-Dauh Tseng and Lung-Jen Lee}
}
@article{journals/et/XieLBZXX15,
  title = {Analog Circuits Soft Fault Diagnosis Using Rényi's Entropy},
  pages = {217-224},
  year = {2015},
  volume = {31},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-015-5520-x},
  author = {Xuan Xie and Xifeng Li and Dongjie Bi and Qizhong Zhou and Sanshan Xie and Yongle Xie}
}
@article{journals/et/Tarnick05,
  title = {Single- and Double-Output Embedded Checker Architectures for Systematic Unordered Codes},
  pages = {391-404},
  year = {2005},
  volume = {21},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-005-0973-y},
  author = {Steffen Tarnick}
}
@article{journals/et/MiuraNF97,
  title = {Hierarchical VLSI Fault Tracing by Successive Circuit Extraction from CAD Layout Data in the CAD-Linked EB Test System},
  pages = {255-269},
  year = {1997},
  volume = {10},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1008271709747},
  author = {Katsuyoshi Miura and Koji Nakamae and Hiromu Fujioka}
}
@article{journals/et/LubaszewskiC01,
  title = {Guest Editorial},
  pages = {83-84},
  year = {2001},
  volume = {17},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1023/A:1011139200480},
  author = {Marcelo Lubaszewski and Víctor H. Champac}
}
@article{journals/et/YuanMSG14,
  title = {Test Data Compression for System-on-a-Chip using Count Compatible Pattern Run-Length Coding},
  pages = {237-242},
  year = {2014},
  volume = {30},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-014-5441-0},
  author = {Haiying Yuan and Jiaping Mei and Hongying Song and Kun Guo}
}
@article{journals/et/AsianVR10,
  title = {A BIST Solution for Frequency Domain Characterization of Analog Circuits},
  pages = {429-441},
  year = {2010},
  volume = {26},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-010-5158-7},
  author = {Manuel J. Barragan Asian and Diego Vázquez and Adoración Rueda}
}
@article{journals/et/FotovatikhahNTG15,
  title = {A New Approach to Model the Effect of Topology on Testing Using Boundary Scan},
  pages = {301-310},
  year = {2015},
  volume = {31},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-015-5530-8},
  author = {Farnaz Fotovatikhah and Bahareh Naraghi and Fatemeh Tavakoli and Mahdiar Ghadiry}
}
@article{journals/et/Agrawal14d,
  title = {Editorial},
  pages = {637-638},
  year = {2014},
  volume = {30},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-014-5499-8},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/Agrawal02c,
  title = {Editorial},
  pages = {359},
  year = {2002},
  volume = {18},
  journal = {J. Electronic Testing},
  number = {4-5},
  doi = {10.1023/A:1016574307567},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/WuCD12,
  title = {An Accurate and Cost-Effective Jitter Measurement Technique Using a Single Test Frequency},
  pages = {733-743},
  year = {2012},
  volume = {28},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-012-5310-7},
  author = {Minshun Wu and Degang Chen and Jingbo Duan}
}
@article{journals/et/ArguellesB96,
  title = {Signature analysis for fault detection of mixed-signal ICs based on dynamic power-supply current},
  pages = {89-107},
  year = {1996},
  volume = {9},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1007/BF00137567},
  author = {Javier Argüelles and Salvador Bracho}
}
@article{journals/et/BalenAALR05,
  title = {Applying the Oscillation Test Strategy to FPAA's Configurable Analog Blocks},
  pages = {135-146},
  year = {2005},
  volume = {21},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-005-6143-4},
  author = {Tiago R. Balen and Antonio Q. Andrade and Florence Azaïs and Marcelo Lubaszewski and Michel Renovell}
}
@article{journals/et/GirardLP95,
  title = {An advanced diagnostic method for delay faults in combinational faulty circuits},
  pages = {277-294},
  year = {1995},
  volume = {6},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/BF00996437},
  author = {Patrick Girard and Christian Landrault and Serge Pravossoudovitch}
}
@article{journals/et/HaR92,
  title = {On the design of random pattern testable PLA based on weighted random pattern testing},
  pages = {149-157},
  year = {1992},
  volume = {3},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/BF00137252},
  author = {Dong Sam Ha and Sudhakar M. Reddy}
}
@article{journals/et/ZhaoCB12,
  title = {Testing of Low-cost Digital Microfluidic Biochips with Non-Regular Array Layouts},
  pages = {243-255},
  year = {2012},
  volume = {28},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-011-5266-z},
  author = {Yang Zhao and Krishnendu Chakrabarty and Bhargab B. Bhattacharya}
}
@article{journals/et/X14a,
  title = {Test Technology Newsletter},
  pages = {253-254},
  year = {2014},
  volume = {30},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-014-5455-7},
  author = {}
}
@article{journals/et/GomezCIHW14,
  title = {Adaptive Bayesian Diagnosis of Intermittent Faults},
  pages = {527-540},
  year = {2014},
  volume = {30},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-014-5477-1},
  author = {Laura Rodríguez Gómez and Alejandro Cook and Thomas Indlekofer and Sybille Hellebrand and Hans-Joachim Wunderlich}
}
@article{journals/et/MaHML09,
  title = {Detecting Multiple Faults in One-Dimensional Arrays of Reversible QCA Gates},
  pages = {39-54},
  year = {2009},
  volume = {25},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-008-5078-y},
  author = {Xiaojun Ma and Jing Huang and Cecilia Metra and Fabrizio Lombardi}
}
@article{journals/et/Agrawal12,
  title = {Editorial},
  pages = {1},
  year = {2012},
  volume = {28},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-012-5285-4},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/Kim05b,
  title = {The Newsletter of Test Technology Council of the IEEE Computer Society},
  pages = {461-462},
  year = {2005},
  volume = {21},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-005-2782-8},
  author = {Bruce C. Kim}
}
@article{journals/et/ZhangMB96,
  title = {Statistical estimation of delay fault detectabilities and fault grading},
  pages = {47-60},
  year = {1996},
  volume = {8},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/BF00136075},
  author = {Zaifu Zhang and Robert D. McLeod and Gregory E. Bridges}
}
@article{journals/et/WangKFICT05,
  title = {A Realistic Timing Test Model and Its Applications in High-Speed Interconnect Devices},
  pages = {621-630},
  year = {2005},
  volume = {21},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-005-4819-4},
  author = {Baosheng Wang and Andy Kuo and Touraj Farahmand and André Ivanov and Yong B. Cho and Sassan Tabatabaei}
}
@article{journals/et/Agrawal00,
  title = {Editorial},
  pages = {5},
  year = {2000},
  volume = {16},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008316231523},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/Agrawal11b,
  title = {Editorial},
  pages = {219},
  year = {2011},
  volume = {27},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-011-5228-5},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/LiuHCT03,
  title = {Efficient Transition Fault ATPG Algorithms Based on Stuck-At Test Vectors},
  pages = {437-445},
  year = {2003},
  volume = {19},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1023/A:1024696110831},
  author = {Xiao Liu and Michael S. Hsiao and Sreejit Chakravarty and Paul J. Thadikaran}
}
@article{journals/et/SchorBYT13,
  title = {Efficient Worst-Case Temperature Evaluation for Thermal-Aware Assignment of Real-Time Applications on MPSoCs},
  pages = {521-535},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-013-5397-5},
  author = {Lars Schor and Iuliana Bacivarov and Hoeseok Yang and Lothar Thiele}
}
@article{journals/et/CascavalBH04,
  title = {Efficient March Tests for a Reduced 3-Coupling and 4-Coupling Faults in Random-Access Memories},
  pages = {227-243},
  year = {2004},
  volume = {20},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/B:JETT.0000029457.21312.23},
  author = {Petru Cascaval and Stuart Bennett and Corneliu Hutanu}
}
@article{journals/et/PageySV91,
  title = {A methodology for the design of SFS/SCD circuits for a class of unordered codes},
  pages = {261-277},
  year = {1991},
  volume = {2},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/BF00135442},
  author = {Sandeep Pagey and Sunil D. Sherlekar and G. Venkatesh}
}
@article{journals/et/Agrawal94b,
  title = {A tale of two designs: the cheapest and the most economic},
  pages = {131-135},
  year = {1994},
  volume = {5},
  journal = {J. Electronic Testing},
  number = {2-3},
  doi = {10.1007/BF00972074},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/Agrawal05d,
  title = {Editorial},
  pages = {567},
  year = {2005},
  volume = {21},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-005-4828-3},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/ZjajoGG06,
  title = {Structural Fault Modeling and Fault Detection Through Neyman-Pearson Decision Criteria for Analog Integrated Circuits},
  pages = {399-409},
  year = {2006},
  volume = {22},
  journal = {J. Electronic Testing},
  number = {4-6},
  doi = {10.1007/s10836-006-9499-1},
  author = {Amir Zjajo and José Pineda de Gyvez and Guido Gronthoud}
}
@article{journals/et/ParkA92,
  title = {Parity bit calculation and test signal compaction for BIST applications},
  pages = {45-52},
  year = {1992},
  volume = {3},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/BF00159830},
  author = {Sungju Park and Sheldon B. Akers}
}
@article{journals/et/BombieriFGPSGLA15,
  title = {Reusing RTL Assertion Checkers for Verification of SystemC TLM Models},
  pages = {167-180},
  year = {2015},
  volume = {31},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-015-5514-8},
  author = {Nicola Bombieri and Franco Fummi and Valerio Guarnieri and Graziano Pravadelli and Francesco Stefanni and Tara Ghasempouri and Michele Lora and Giovanni Auditore and Mirella Negro Marcigaglia}
}
@article{journals/et/VavousisAP13,
  title = {A Fault Tolerant Approach for FPGA Embedded Processors Based on Runtime Partial Reconfiguration},
  pages = {805-823},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-013-5420-x},
  author = {Alexandros Vavousis and Andreas Apostolakis and Mihalis Psarakis}
}
@article{journals/et/Zorian97,
  title = {Guest Editorial},
  pages = {6},
  year = {1997},
  volume = {10},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008299825351},
  author = {Yervant Zorian}
}
@article{journals/et/SedaghatM10,
  title = {Classification of Activated Faults in the FlexRay-Based Networks},
  pages = {535-547},
  year = {2010},
  volume = {26},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-010-5164-9},
  author = {Yasser Sedaghat and Seyed Ghassem Miremadi}
}
@article{journals/et/SyllaSK01,
  title = {A Unity Gain High Speed Buffer to Improve Signal Integrity in High Frequency Test Interface},
  pages = {53-61},
  year = {2001},
  volume = {17},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1023/A:1011197826733},
  author = {Iboun Taimiya Sylla and Mustapha Slamani and Bozena Kaminska}
}
@article{journals/et/ChengL11,
  title = {An Asynchronous Design for Testability and Implementation in Thin-film Transistor Technology},
  pages = {193-201},
  year = {2011},
  volume = {27},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-011-5195-x},
  author = {Chi-Hsuan Cheng and James Chien-Mo Li}
}
@article{journals/et/BalenCLR07,
  title = {Built-In Self-Test of Field Programmable Analog Arrays based on Transient Response Analysis},
  pages = {497-512},
  year = {2007},
  volume = {23},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-007-5004-8},
  author = {Tiago R. Balen and José Vicente Calvano and Marcelo Lubaszewski and Michel Renovell}
}
@article{journals/et/LeeCL05,
  title = {Concurrent Error Detection in a Bit-Parallel Systolic Multiplier for Dual Basis of GF(2m)},
  pages = {539-549},
  year = {2005},
  volume = {21},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-005-1053-z},
  author = {Chiou-Yng Lee and Che Wun Chiou and Jim-Min Lin}
}
@article{journals/et/PolianF07,
  title = {Functional Constraints vs. Test Compression in Scan-Based Delay Testing},
  pages = {445-455},
  year = {2007},
  volume = {23},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-007-5013-7},
  author = {Ilia Polian and Hideo Fujiwara}
}
@article{journals/et/WangGTL14,
  title = {Estiamtion and Correction of Mismatch Errors in Time-Interleaved ADCs},
  pages = {629-635},
  year = {2014},
  volume = {30},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-014-5475-3},
  author = {Zhigang Wang and Lianping Guo and Shulin Tian and Tao Liu}
}
@article{journals/et/KochteZW10,
  title = {Efficient Concurrent Self-Test with Partially Specified Patterns},
  pages = {581-594},
  year = {2010},
  volume = {26},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-010-5167-6},
  author = {Michael A. Kochte and Christian G. Zoellin and Hans-Joachim Wunderlich}
}
@article{journals/et/LiL05,
  title = {Selection of Crosstalk-Induced Faults in Enhanced Delay Test},
  pages = {181-195},
  year = {2005},
  volume = {21},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-005-6147-0},
  author = {Huawei Li and Xiaowei Li 0001}
}
@article{journals/et/AyadiMM12,
  title = {Self-Calibration of Output Match and Reverse Isolation in LNAs Based Switchable Resistor},
  pages = {167-176},
  year = {2012},
  volume = {28},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-012-5283-6},
  author = {R. M. Ayadi and S. Mahresi and M. Masmoudi}
}
@article{journals/et/ChehabPM06,
  title = {Scaling of iDDT Test Methods for Random Logic Circuits},
  pages = {11-22},
  year = {2006},
  volume = {22},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-006-4835-z},
  author = {Ali Chehab and Saurabh Patel and Rafic Z. Makki}
}
@article{journals/et/MiryalaOPCMP14,
  title = {Modeling of Physical Defects in PN Junction Based Graphene Devices},
  pages = {357-370},
  year = {2014},
  volume = {30},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-014-5458-4},
  author = {Sandeep Miryala and Matheus Oleiro and Letícia Maria Bolzani Pöhls and Andrea Calimera and Enrico Macii and Massimo Poncino}
}
@article{journals/et/Agrawal06,
  title = {Editorial},
  pages = {5},
  year = {2006},
  volume = {22},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-006-6903-9},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/AvedilloQH95,
  title = {Constrained state assignment of easily testable FSMs},
  pages = {133-138},
  year = {1995},
  volume = {6},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/BF00993136},
  author = {Maria J. Avedillo and José M. Quintana and José Luis Huertas}
}
@article{journals/et/GeorgopoulosLBR06,
  title = {Investigation into the Use of Hybrid Solutions for SigmaDelta A/D Converter Testing},
  pages = {359-370},
  year = {2006},
  volume = {22},
  journal = {J. Electronic Testing},
  number = {4-6},
  doi = {10.1007/s10836-006-9460-3},
  author = {Kostas Georgopoulos and A. Lechner and M. Burbidge and Andrew Richardson}
}
@article{journals/et/VenkataramaniSA14,
  title = {A Test Time Theorem and its Applications},
  pages = {229-236},
  year = {2014},
  volume = {30},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-014-5447-7},
  author = {Praveen Venkataramani and Suraj Sindia and Vishwani D. Agrawal}
}
@article{journals/et/KranitisPGPZ01,
  title = {An Effective Deterministic BIST Scheme for Shifter/Accumulator Pairs in Datapaths},
  pages = {97-107},
  year = {2001},
  volume = {17},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1023/A:1011113508662},
  author = {Nektarios Kranitis and Antonis M. Paschalis and Dimitris Gizopoulos and Mihalis Psarakis and Yervant Zorian}
}
@article{journals/et/Agrawal93b,
  title = {Editorial},
  pages = {199},
  year = {1993},
  volume = {4},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/BF00971969},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/RossBM91,
  title = {Exact ordered binary decision diagram size when representing classes of symmetric functions},
  pages = {243-259},
  year = {1991},
  volume = {2},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/BF00135441},
  author = {Don E. Ross and Kenneth M. Butler and M. Ray Mercer}
}
@article{journals/et/VargasC04,
  title = {Guest Editorial},
  pages = {331-332},
  year = {2004},
  volume = {20},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1023/B:JETT.0000039635.12311.3f},
  author = {Fabian Vargas and Víctor H. Champac}
}
@article{journals/et/IyengarCM02,
  title = {Test Wrapper and Test Access Mechanism Co-Optimization for System-on-Chip},
  pages = {213-230},
  year = {2002},
  volume = {18},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1023/A:1014916913577},
  author = {Vikram Iyengar and Krishnendu Chakrabarty and Erik Jan Marinissen}
}
@article{journals/et/SwaminathanC01,
  title = {On Using Twisted-Ring Counters for Test Set Embedding in BIST},
  pages = {529-542},
  year = {2001},
  volume = {17},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1023/A:1012872706123},
  author = {Shivakumar Swaminathan and Krishnendu Chakrabarty}
}
@article{journals/et/Al-AsaadH00,
  title = {Logic Design Validation via Simulation and Automatic Test Pattern Generation},
  pages = {575-589},
  year = {2000},
  volume = {16},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1023/A:1008302118244},
  author = {Hussain Al-Asaad and John P. Hayes}
}
@article{journals/et/Tseng07,
  title = {Generation of Primary Input Blocking Pattern for Power Minimization during Scan Testing},
  pages = {75-84},
  year = {2007},
  volume = {23},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-006-0098-y},
  author = {Wang-Dauh Tseng}
}
@article{journals/et/BennettsO91,
  title = {IEEE standard 1149.1-1990 on boundary scan: History, literature survey, and current status},
  pages = {11-25},
  year = {1991},
  volume = {2},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/BF00134941},
  author = {R. G. Bennetts and A. Osseyran}
}
@article{journals/et/MetraFFR02,
  title = {On-Chip Clock Faults' Detector},
  pages = {555-564},
  year = {2002},
  volume = {18},
  journal = {J. Electronic Testing},
  number = {4-5},
  doi = {10.1023/A:1016570230205},
  author = {Cecilia Metra and Michele Favalli and Stefano Di Francescantonio and Bruno Riccò}
}
@article{journals/et/Agrawal14c,
  title = {Editorial},
  pages = {491-492},
  year = {2014},
  volume = {30},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-014-5483-3},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/EnginKTS99,
  title = {Integrated Design and Test of Mixed-Signal Circuits},
  pages = {75-83},
  year = {1999},
  volume = {14},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008301406467},
  author = {Nur Engin and Hans G. Kerkhoff and Ronald J. W. T. Tangelder and Han Speek}
}
@article{journals/et/AzaisBBR01a,
  title = {Optimizing Sinusoidal Histogram Test for Low Cost ADC BIST},
  pages = {255-266},
  year = {2001},
  volume = {17},
  journal = {J. Electronic Testing},
  number = {3-4},
  doi = {10.1023/A:1012211328531},
  author = {Florence Azaïs and Serge Bernard and Yves Bertrand and Michel Renovell}
}
@article{journals/et/MaunderT91,
  title = {An introduction to the boundary scan standard: ANSI/IEEE Std 1149.1},
  pages = {27-42},
  year = {1991},
  volume = {2},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/BF00134942},
  author = {Colin M. Maunder and Rodham E. Tulloss}
}
@article{journals/et/Eschermann92,
  title = {An implicitly testable boundary scan TAP controller},
  pages = {159-169},
  year = {1992},
  volume = {3},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/BF00137253},
  author = {Bernhard Eschermann}
}
@article{journals/et/Agrawal98,
  title = {Editorial},
  pages = {5},
  year = {1998},
  volume = {12},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008269530718},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/IsmaeelB91,
  title = {The probability of error detection in sequential circuits using random test vectors},
  pages = {245-256},
  year = {1991},
  volume = {1},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/BF00136314},
  author = {Asad A. Ismaeel and Melvin A. Breuer}
}
@article{journals/et/X12b,
  title = {Test Technology Newsletter},
  pages = {391-392},
  year = {2012},
  volume = {28},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-012-5317-0},
  author = {}
}
@article{journals/et/Agrawal97b,
  title = {Editorial},
  pages = {5},
  year = {1997},
  volume = {11},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1023/A:1008287515163},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/SzekelyRKLC98,
  title = {Thermal Monitoring of Self-Checking Systems},
  pages = {81-92},
  year = {1998},
  volume = {12},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008233907036},
  author = {Vladimir Székely and Márta Rencz and Jean-Michel Karam and Marcelo Lubaszewski and Bernard Courtois}
}
@article{journals/et/Agrawal98b,
  title = {Editorial},
  pages = {5},
  year = {1998},
  volume = {13},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1023/A:1008378614619},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/LvFLL06,
  title = {Observability Statement Coverage Based on Dynamic Factored Use-Definition Chains for Functional Verification},
  pages = {273-285},
  year = {2006},
  volume = {22},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-006-8634-3},
  author = {Tao Lv and Jianping Fan 0002 and Xiaowei Li 0001 and Ling-Yi Liu}
}
@article{journals/et/MinL98,
  title = {IDDT Testing versus IDDQ Testing},
  pages = {51-55},
  year = {1998},
  volume = {13},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1023/A:1008337200506},
  author = {Yinghua Min and Zhongcheng Li}
}
@article{journals/et/LuWH96,
  title = {Cell delay fault testing for iterative logic arrays},
  pages = {311-316},
  year = {1996},
  volume = {9},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/BF00134694},
  author = {Shyue-Kung Lu and Cheng-Wen Wu and Ruei-Zong Hwang}
}
@article{journals/et/KieferW99,
  title = {Deterministic BIST with Multiple Scan Chains},
  pages = {85-93},
  year = {1999},
  volume = {14},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008353423305},
  author = {Gundolf Kiefer and Hans-Joachim Wunderlich}
}
@article{journals/et/AboulhamidKC93,
  title = {On the generation of test patterns for multiple faults},
  pages = {237-253},
  year = {1993},
  volume = {4},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/BF00971973},
  author = {El Mostapha Aboulhamid and Younès Karkouri and Eduard Cerny}
}
@article{journals/et/JenihhinRCU09,
  title = {PSL Assertion Checking Using Temporally Extended High-Level Decision Diagrams},
  pages = {289-300},
  year = {2009},
  volume = {25},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-009-5116-4},
  author = {Maksim Jenihhin and Jaan Raik and Anton Chepurov and Raimund Ubar}
}
@article{journals/et/MetraR03,
  title = {Guest Editorial},
  pages = {499},
  year = {2003},
  volume = {19},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1023/A:1025113728001},
  author = {Cecilia Metra and Matteo Sonza Reorda}
}
@article{journals/et/EinspahrS95,
  title = {A switch-level test generation system for synchronous and asynchronous circuits},
  pages = {59-73},
  year = {1995},
  volume = {6},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/BF00993130},
  author = {Kent L. Einspahr and Sharad C. Seth}
}
@article{journals/et/CharlotMPC01,
  title = {Generation of Electrically Induced Stimuli for MEMS Self-Test},
  pages = {459-470},
  year = {2001},
  volume = {17},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1023/A:1012860420235},
  author = {Benoît Charlot and Salvador Mir and Fabien Parrain and Bernard Courtois}
}
@article{journals/et/DrechslerHSHB99,
  title = {Testability of 2-Level AND/EXOR Circuits},
  pages = {219-225},
  year = {1999},
  volume = {14},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1008306002882},
  author = {Rolf Drechsler and Harry Hengster and Horst Schäfer and Joachim Hartmann and Bernd Becker}
}
@article{journals/et/BrzozowskiJ99,
  title = {Erratum to An Algebra of Multiple Faults in RAMs},
  pages = {305-306},
  year = {1999},
  volume = {14},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1008326623354},
  author = {Janusz A. Brzozowski and Helmut Jürgensen}
}
@article{journals/et/LinLSC01,
  title = {Fault Diagnosis for Linear Analog Circuits},
  pages = {483-494},
  year = {2001},
  volume = {17},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1023/A:1012816621144},
  author = {Jun-Weir Lin and Chung-Len Lee and Chauchin Su and Jwu E. Chen}
}
@article{journals/et/WangKK10,
  title = {Design of Memories with Concurrent Error Detection and Correction by Nonlinear SEC-DED Codes},
  pages = {559-580},
  year = {2010},
  volume = {26},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-010-5168-5},
  author = {Zhen Wang and Mark G. Karpovsky and Konrad J. Kulikowski}
}
@article{journals/et/PsarakisGP98,
  title = {Test Generation and Fault Simulation for Cell Fault Model using Stuck-at Fault Model based Test Tools},
  pages = {315-319},
  year = {1998},
  volume = {13},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1008389920806},
  author = {Mihalis Psarakis and Dimitris Gizopoulos and Antonis M. Paschalis}
}
@article{journals/et/ParkerO91,
  title = {A language for describing boundary scan devices},
  pages = {43-75},
  year = {1991},
  volume = {2},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/BF00134943},
  author = {Kenneth P. Parker and Stig Oresjo}
}
@article{journals/et/MetraR04,
  title = {Guest Editorial},
  pages = {463},
  year = {2004},
  volume = {20},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1023/B:JETT.0000042510.66618.83},
  author = {Cecilia Metra and Matteo Sonza Reorda}
}
@article{journals/et/ZhangMP93,
  title = {A neural network algorithm for testing stuck-open faults in CMOS combinational circuits},
  pages = {225-235},
  year = {1993},
  volume = {4},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/BF00971972},
  author = {Zaifu Zhang and Robert D. McLeod and Witold Pedrycz}
}
@article{journals/et/BhuniaRR05,
  title = {Defect Oriented Testing of Analog Circuits Using Wavelet Analysis of Dynamic Supply Current},
  pages = {147-159},
  year = {2005},
  volume = {21},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-005-6144-3},
  author = {Swarup Bhunia and Arijit Raychowdhury and Kaushik Roy}
}
@article{journals/et/ShaoRPK03,
  title = {On Selecting Testable Paths in Scan Designs},
  pages = {447-456},
  year = {2003},
  volume = {19},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1023/A:1024648227669},
  author = {Yun Shao 0002 and Sudhakar M. Reddy and Irith Pomeranz and Seiji Kajihara}
}
@article{journals/et/EdirisooriyaR93,
  title = {Aliasing properties of circular MISRs},
  pages = {151-158},
  year = {1993},
  volume = {4},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/BF00971644},
  author = {Geetani Edirisooriya and John P. Robinson}
}
@article{journals/et/RossiM03,
  title = {Error Correcting Strategy for High Speed and High Density Reliable Flash Memories},
  pages = {511-521},
  year = {2003},
  volume = {19},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1023/A:1025117828910},
  author = {Daniele Rossi and Cecilia Metra}
}
@article{journals/et/ArastehMR14,
  title = {Developing Inherently Resilient Software Against Soft-Errors Based on Algorithm Level Inherent Features},
  pages = {193-212},
  year = {2014},
  volume = {30},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-014-5438-8},
  author = {Bahman Arasteh and Seyed Ghassem Miremadi and Amir Masoud Rahmani}
}
@article{journals/et/SikdarRD05,
  title = {A Degree-of-Freedom Based Synthesis Scheme for Sequential Machines with Enhanced BIST Quality and Reduced Area},
  pages = {83-93},
  year = {2005},
  volume = {21},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-005-5289-4},
  author = {Biplab K. Sikdar and Samir Roy and Debesh K. Das}
}
@article{journals/et/X13f,
  title = {Test Technology Newsletter},
  pages = {619-620},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-013-5412-x},
  author = {}
}
@article{journals/et/GunasekarA15,
  title = {A Maximum Power Algorithm to Find Frequencies for Aperiodic Clock Testing},
  pages = {403-410},
  year = {2015},
  volume = {31},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-015-5536-2},
  author = {Sindhu Gunasekar and Vishwani D. Agrawal}
}
@article{journals/et/Agrawal11c,
  title = {Editorial},
  pages = {425-426},
  year = {2011},
  volume = {27},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-011-5247-2},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/ChakradharBA95,
  title = {An exact algorithm for selecting partial scan flip-flops},
  pages = {83-93},
  year = {1995},
  volume = {7},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1007/BF00993316},
  author = {Srimat T. Chakradhar and Arun Balakrishnan and Vishwani D. Agrawal}
}
@article{journals/et/YangKCK08,
  title = {An Effective Power Reduction Methodology for Deterministic BIST Using Auxiliary LFSR},
  pages = {591-595},
  year = {2008},
  volume = {24},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-008-5077-z},
  author = {Myung-Hoon Yang and YongJoon Kim and Sunghoon Chun and Sungho Kang}
}
@article{journals/et/OnabajoGAAMS11,
  title = {Survey of Robustness Enhancement Techniques for Wireless Systems-on-a-Chip and Study of Temperature as Observable for Process Variations},
  pages = {225-240},
  year = {2011},
  volume = {27},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-011-5199-6},
  author = {Marvin Onabajo and Didac Gómez and Eduardo Aldrete-Vidrio and Josep Altet and Diego Mateo and José Silva-Martínez}
}
@article{journals/et/Ivanov03f,
  title = {Test Technology Technical Council Newsletter},
  pages = {609-610},
  year = {2003},
  volume = {19},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1023/A:1027414604033},
  author = {A. Ivanov}
}
@article{journals/et/ChowdhurySC94,
  title = {A class of two-dimensional cellular automata and their applications in random pattern testing},
  pages = {67-82},
  year = {1994},
  volume = {5},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/BF00971964},
  author = {Dipanwita Roy Chowdhury and Indranil Sengupta and Parimal Pal Chaudhuri}
}
@article{journals/et/WangLCBLL15,
  title = {A Novel Built-in Current Sensor for N-WELL SET Detection},
  pages = {395-401},
  year = {2015},
  volume = {31},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-015-5538-0},
  author = {H.-B. Wang and Rui Liu and Li Chen and J.-S. Bi and M.-L. Li and Y.-Q. Li}
}
@article{journals/et/Agrawal11e,
  title = {Editorial},
  pages = {681-682},
  year = {2011},
  volume = {27},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-011-5267-y},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/Hsu04,
  title = {Control and Observation Structure for Analog Circuits with Current Test Data},
  pages = {39-44},
  year = {2004},
  volume = {20},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1023/B:JETT.0000009312.02003.04},
  author = {Chun-Lung Hsu}
}
@article{journals/et/ShenA00,
  title = {An RTL Abstraction Technique for Processor Microarchitecture Validation and Test Generation},
  pages = {67-81},
  year = {2000},
  volume = {16},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008388623771},
  author = {Jian Shen and Jacob A. Abraham}
}
@article{journals/et/Al-AssadiK09,
  title = {Design for Test of Asynchronous NULL Convention Logic (NCL) Circuits},
  pages = {117-126},
  year = {2009},
  volume = {25},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-008-5083-1},
  author = {Waleed K. Al-Assadi and Sindhu Kakarla}
}
@article{journals/et/XieH14,
  title = {Fault Diagnosis of Analog Circuit Based on High-Order Cumulants and Information Fusion},
  pages = {505-514},
  year = {2014},
  volume = {30},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-014-5478-0},
  author = {Tao Xie and Yigang He}
}
@article{journals/et/FangCF10,
  title = {RTL DFT Techniques to Enhance Defect Coverage for Functional Test Sequences},
  pages = {151-164},
  year = {2010},
  volume = {26},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-009-5135-1},
  author = {Hongxia Fang and Krishnendu Chakrabarty and Hideo Fujiwara}
}
@article{journals/et/X15g,
  title = {2014 JETTA-TTTC Best Paper Award},
  pages = {425},
  year = {2015},
  volume = {31},
  journal = {J. Electronic Testing},
  number = {5-6},
  doi = {10.1007/s10836-015-5552-2},
  author = {}
}
@article{journals/et/Miura06,
  title = {Proposal of Fault Diagnosis of Analog Circuits by Combining Operation-Region Model and X-Y Zoning Method: Case Study},
  pages = {411-423},
  year = {2006},
  volume = {22},
  journal = {J. Electronic Testing},
  number = {4-6},
  doi = {10.1007/s10836-006-9456-z},
  author = {Yukiya Miura}
}
@article{journals/et/GuoK14,
  title = {Low-Cost Concurrent Error Detection for GCM and CCM},
  pages = {725-737},
  year = {2014},
  volume = {30},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-014-5494-0},
  author = {Xiaofei Guo and Ramesh Karri}
}
@article{journals/et/AlderighiCDGLMMPSS13,
  title = {A Preliminary Study about SEU Effects on Programmable Interconnections of SRAM-based FPGAs},
  pages = {341-350},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-013-5387-7},
  author = {Monica Alderighi and Fabio Casini and Sergio D'Angelo and A. Gravina and V. Liberali and Marcello Mancini and P. Musazzi and Sandro Pastore and M. Sassi and G. Sorrenti}
}
@article{journals/et/Agrawal92,
  title = {Editorial},
  pages = {105},
  year = {1992},
  volume = {3},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/BF00137247},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/FavalliM00,
  title = {Bridging Faults in Pipelined Circuits},
  pages = {617-629},
  year = {2000},
  volume = {16},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1023/A:1008321304131},
  author = {Michele Favalli and Cecilia Metra}
}
@article{journals/et/ChandraC04,
  title = {Analysis of Test Application Time for Test Data Compression Methods Based on Compression Codes},
  pages = {199-212},
  year = {2004},
  volume = {20},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1023/B:JETT.0000023682.41142.44},
  author = {Anshuman Chandra and Krishnendu Chakrabarty}
}
@article{journals/et/ReppenA91,
  title = {Combined probabilistic testability calculation and compact test generation for PLAs},
  pages = {215-227},
  year = {1991},
  volume = {2},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/BF00135439},
  author = {Bjørg Reppen and Einar J. Aas}
}
@article{journals/et/Posse97,
  title = {A Formalization of the IEEE 1149.1-1990 Diagnostic Methodology as Applied to Multichip Modules},
  pages = {119-125},
  year = {1997},
  volume = {10},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008282800908},
  author = {Ken Posse}
}
@article{journals/et/X12a,
  title = {Test Technology Newsletter},
  pages = {265-266},
  year = {2012},
  volume = {28},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-012-5300-9},
  author = {}
}
@article{journals/et/UllahS14,
  title = {Recovery Time and Fault Tolerance Improvement for Circuits mapped on SRAM-based FPGAs},
  pages = {425-442},
  year = {2014},
  volume = {30},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-014-5463-7},
  author = {Anees Ullah and Luca Sterpone}
}
@article{journals/et/SenBNDCC12,
  title = {BIST/Digital-Compatible Testing of RF Devices Using Distortion Model Fitting},
  pages = {405-419},
  year = {2012},
  volume = {28},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-012-5304-5},
  author = {Shreyas Sen and Aritra Banerjee and Vishwanath Natarajan and Shyam Kumar Devarakond and Hyun Woo Choi and Abhijit Chatterjee}
}
@article{journals/et/TaniTFM99,
  title = {Efficient Path Selection for Delay Testing Based on Path Clustering},
  pages = {75-85},
  year = {1999},
  volume = {15},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008307516109},
  author = {Seiichiro Tani and Mitsuo Teramoto and Tomoo Fukazawa and Kazuyoshi Matsuhiro}
}
@article{journals/et/BiswasMP05,
  title = {A Formal Approach to On-Line Monitoring of Digital VLSI Circuits: Theory, Design and Implementation},
  pages = {503-537},
  year = {2005},
  volume = {21},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-005-1139-7},
  author = {Santosh Biswas and Siddhartha Mukhopadhyay and Amit Patra}
}
@article{journals/et/Agrawal13d,
  title = {Editorial},
  pages = {617},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-013-5413-9},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/Agrawal04c,
  title = {Editorial},
  pages = {327},
  year = {2004},
  volume = {20},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1023/B:JETT.0000039633.15677.89},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/SinanogluA13,
  title = {Eliminating the Timing Penalty of Scan},
  pages = {103-114},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-013-5352-5},
  author = {Ozgur Sinanoglu and Vishwani D. Agrawal}
}
@article{journals/et/TadeusiewiczKH15,
  title = {Spot Defect Diagnosis in Analog Nonlinear Circuits with Possible Multiple Operating Points},
  pages = {491-502},
  year = {2015},
  volume = {31},
  journal = {J. Electronic Testing},
  number = {5-6},
  doi = {10.1007/s10836-015-5547-z},
  author = {Michal Tadeusiewicz and Andrzej Kuczynski and Stanislaw Halgas}
}
@article{journals/et/YiH05,
  title = {The Coupling Model for Function and Delay Faults},
  pages = {631-649},
  year = {2005},
  volume = {21},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-005-3476-y},
  author = {Joonhwan Yi and John P. Hayes}
}
@article{journals/et/SunZLLS11,
  title = {An Optimized Seed-based Pseudo-random Test Pattern Generator: Theory and Implementation},
  pages = {477-484},
  year = {2011},
  volume = {27},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-011-5232-9},
  author = {Haijun Sun and Yongjia Zeng and Pu Li and Shaochong Lei and Zhibiao Shao}
}
@article{journals/et/VargasFBBR04,
  title = {Merging a DSP-Oriented Signal Integrity Technique and SW-Based Fault Handling Mechanisms to Ensure Reliable DSP Systems},
  pages = {397-411},
  year = {2004},
  volume = {20},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1023/B:JETT.0000039607.60600.67},
  author = {Fabian Vargas and Rubem Dutra Ribeiro Fagundes and Daniel Barros Jr. and Diogo B. Brum and Eduardo Luis Rhod}
}
@article{journals/et/KoL04,
  title = {Efficient Realization of Parity Prediction Functions in FPGAs},
  pages = {489-499},
  year = {2004},
  volume = {20},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1023/B:JETT.0000042513.15382.e7},
  author = {Seok-Bum Ko and Jien-Chung Lo}
}
@article{journals/et/MaestroRAP11,
  title = {Fault Tolerant Single Error Correction Encoders},
  pages = {215-218},
  year = {2011},
  volume = {27},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-011-5208-9},
  author = {Juan Antonio Maestro and Pedro Reviriego and Costas Argyrides and Dhiraj K. Pradhan}
}
@article{journals/et/ZhangZA14,
  title = {Diagnostic Test Generation for Transition Delay Faults Using Stuck-At Fault Detection Tools},
  pages = {763-780},
  year = {2014},
  volume = {30},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-014-5490-4},
  author = {Yu Zhang and Bei Zhang and Vishwani D. Agrawal}
}
@article{journals/et/HolstW09,
  title = {Adaptive Debug and Diagnosis Without Fault Dictionaries},
  pages = {259-268},
  year = {2009},
  volume = {25},
  journal = {J. Electronic Testing},
  number = {4-5},
  doi = {10.1007/s10836-009-5109-3},
  author = {Stefan Holst and Hans-Joachim Wunderlich}
}
@article{journals/et/BergRMGG10,
  title = {Bandwidth Analysis of Functional Interconnects Used as Test Access Mechanism},
  pages = {453-464},
  year = {2010},
  volume = {26},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-010-5163-x},
  author = {Ardy van den Berg and Pengwei Ren and Erik Jan Marinissen and Georgi Gaydadjiev and Kees Goossens}
}
@article{journals/et/FonsecaDBGPVB12,
  title = {Impact of Resistive-Bridging Defects in SRAM at Different Technology Nodes},
  pages = {317-329},
  year = {2012},
  volume = {28},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-012-5291-6},
  author = {Renan Alves Fonseca and Luigi Dilillo and Alberto Bosio and Patrick Girard and Serge Pravossoudovitch and Arnaud Virazel and Nabil Badereddine}
}
@article{journals/et/CiveraMRRV02,
  title = {An FPGA-Based Approach for Speeding-Up Fault Injection Campaigns on Safety-Critical Circuits},
  pages = {261-271},
  year = {2002},
  volume = {18},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1015079004512},
  author = {Pierluigi Civera and Luca Macchiarulo and Maurizio Rebaudengo and Matteo Sonza Reorda and Massimo Violante}
}
@article{journals/et/BehrendLGRKR15,
  title = {Scalable and Optimized Hybrid Verification of Embedded Software},
  pages = {151-166},
  year = {2015},
  volume = {31},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-015-5518-4},
  author = {Jörg Behrend and Djones Lettnin and Alexander Grünhage and Jürgen Ruf and Thomas Kropf and Wolfgang Rosenstiel}
}
@article{journals/et/SasNPCVM94,
  title = {Design of a C-testable booth multiplier using a realistic fault model},
  pages = {29-41},
  year = {1994},
  volume = {5},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/BF00971961},
  author = {Jos van Sas and Chay Nowé and Didier Pollet and Francky Catthoor and Paul Vanoostende and Hugo De Man}
}
@article{journals/et/GizopoulosPPZ03,
  title = {Easily Testable Cellular Carry Lookahead Adders},
  pages = {285-298},
  year = {2003},
  volume = {19},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1023749030268},
  author = {Dimitris Gizopoulos and Mihalis Psarakis and Antonis M. Paschalis and Yervant Zorian}
}
@article{journals/et/GizopoulosNPH96,
  title = {C-Testable modified-Booth multipliers},
  pages = {241-260},
  year = {1996},
  volume = {8},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/BF00133387},
  author = {Dimitris Gizopoulos and Dimitris Nikolos and Antonis M. Paschalis and Constantin Halatsis}
}
@article{journals/et/StopjakovaMMMM04,
  title = {Classification of Defective Analog Integrated Circuits Using Artificial Neural Networks},
  pages = {25-37},
  year = {2004},
  volume = {20},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1023/B:JETT.0000009311.63472.d6},
  author = {Viera Stopjaková and P. Malosek and D. Micusík and M. Matej and Martin Margala}
}
@article{journals/et/CalvanoFAL01,
  title = {Fault Models and Test Generation for OpAmp Circuits - The FFM},
  pages = {121-138},
  year = {2001},
  volume = {17},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1023/A:1011169626409},
  author = {José Vicente Calvano and Antonio Carneiro de Mesquita Filho and Vladimir Castro Alves and Marcelo Lubaszewski}
}
@article{journals/et/DumasAMN10,
  title = {Study of an Electrical Setup for Capacitive MEMS Accelerometers Test and Calibration},
  pages = {111-125},
  year = {2010},
  volume = {26},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-009-5122-6},
  author = {Norbert Dumas and Florence Azaïs and Frédérick Mailly and Pascal Nouet}
}
@article{journals/et/RenovellPFZ00,
  title = {An Approach to Minimize the Test Configuration for the Logic Cells of the Xilinx XC4000 FPGAs Family},
  pages = {289-299},
  year = {2000},
  volume = {16},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1008355701933},
  author = {Michel Renovell and Jean Michel Portal and Joan Figueras and Yervant Zorian}
}
@article{journals/et/DevadasKM93,
  title = {A synthesis-based test generation and compaction algorithm for multifaults},
  pages = {91-104},
  year = {1993},
  volume = {4},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/BF00971942},
  author = {Srinivas Devadas and Kurt Keutzer and Sharad Malik}
}
@article{journals/et/KimA12,
  title = {A Built-in Self-Test Scheme for Memory Interfaces Timing Test and Measurement},
  pages = {585-597},
  year = {2012},
  volume = {28},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-012-5324-1},
  author = {Hyunjin Kim and Jacob A. Abraham}
}
@article{journals/et/Zarrinfar94,
  title = {Economics of "design for test" to remain competitive in the 90s},
  pages = {171-177},
  year = {1994},
  volume = {5},
  journal = {J. Electronic Testing},
  number = {2-3},
  doi = {10.1007/BF00972077},
  author = {Farzad Zarrinfar}
}
@article{journals/et/Ko04,
  title = {Area Minimization of Exclusive-OR Intensive Circuits in FPGAs},
  pages = {661-665},
  year = {2004},
  volume = {20},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10677-004-4253-1},
  author = {Seok-Bum Ko}
}
@article{journals/et/McEuen92,
  title = {Reliability benefits of IDDQ},
  pages = {327-335},
  year = {1992},
  volume = {3},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/BF00135336},
  author = {Steven D. McEuen}
}
@article{journals/et/KehlR13,
  title = {Circuit Level Concurrent Error Detection in FSMs},
  pages = {185-192},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-013-5375-y},
  author = {Natalja Kehl and Wolfgang Rosenstiel}
}
@article{journals/et/KieferW00,
  title = {Deterministic BIST with Partial Scan},
  pages = {169-177},
  year = {2000},
  volume = {16},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1008374811502},
  author = {Gundolf Kiefer and Hans-Joachim Wunderlich}
}
@article{journals/et/Agrawal12c,
  title = {Editorial},
  pages = {389-390},
  year = {2012},
  volume = {28},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-012-5319-y},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/KerzerhoCACBR11,
  title = {Digital Test Method for Embedded Converters with Unknown-Phase Harmonics},
  pages = {335-350},
  year = {2011},
  volume = {27},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-011-5194-y},
  author = {Vincent Kerzerho and Mariane Comte and Florence Azaïs and Philippe Cauvet and Serge Bernard and Michel Renovell}
}
@article{journals/et/Agrawal12d,
  title = {Editorial},
  pages = {551-552},
  year = {2012},
  volume = {28},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-012-5331-2},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/KavithamaniMD11,
  title = {Analog Circuit Fault Detection Using Location of Poles},
  pages = {673-678},
  year = {2011},
  volume = {27},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-011-5240-9},
  author = {Ashok Kavithamani and Venugopal Manikandan and Nanjundappan Devarajan}
}
@article{journals/et/Agrawal97d,
  title = {Editorial},
  pages = {195},
  year = {1997},
  volume = {11},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1008214104633},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/ShiS06,
  title = {Optimization of Test/Diagnosis/Rework Location(s) and Characteristics in Electronic System Assembly},
  pages = {49-60},
  year = {2006},
  volume = {22},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-006-6593-3},
  author = {Zhen Shi and Peter Sandborn}
}
@article{journals/et/CuiSM03,
  title = {Modeling Fault Coverage of Random Test Patterns},
  pages = {271-284},
  year = {2003},
  volume = {19},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1023796929359},
  author = {Hailong Cui and Sharad C. Seth and Shashank K. Mehta}
}
@article{journals/et/AlordaCS04,
  title = {A Two-Level Power-Grid Model for Transient Current Testing Evaluation},
  pages = {543-552},
  year = {2004},
  volume = {20},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1023/B:JETT.0000042518.15795.f0},
  author = {Bartomeu Alorda and Vincent Canals and Jaume Segura}
}
@article{journals/et/Agrawal14,
  title = {Editorial},
  pages = {155-156},
  year = {2014},
  volume = {30},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-014-5446-8},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/Liu07,
  title = {Improve the Quality of Per-Test Fault Diagnosis Using Output Information},
  pages = {11-24},
  year = {2007},
  volume = {23},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-006-9442-5},
  author = {Chunsheng Liu}
}
@article{journals/et/MaSRBD07,
  title = {A Design-Based Structural Test Method for a Switched-Resistor DAC},
  pages = {559-567},
  year = {2007},
  volume = {23},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-007-5011-9},
  author = {Lei Ma and Geert Seuren and Robert Van Rijsinge and Corné Bastiaansen and Leon van der Dussen}
}
@article{journals/et/FloresNCSCB05,
  title = {Low Cost BIST for Static and Dynamic Testing of ADCs},
  pages = {283-290},
  year = {2005},
  volume = {21},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-005-6357-5},
  author = {Maria Da Gloria Flores and Marcelo Negreiros and Luigi Carro and Altamiro Amadeu Susin and Felipe R. Clayton and Cristiano Benevento}
}
@article{journals/et/WangLCLBWWFB14,
  title = {Single Event Resilient Dynamic Logic Designs},
  pages = {751-761},
  year = {2014},
  volume = {30},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-014-5492-2},
  author = {H.-B. Wang and M.-L. Li and Li Chen and Rui Liu and Sanghyeon Baeg and Shi-Jie Wen and Richard Wong and R. Fung and J.-S. Bi}
}
@article{journals/et/GammelM10,
  title = {On the Duality of Probing and Fault Attacks},
  pages = {483-493},
  year = {2010},
  volume = {26},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-010-5160-0},
  author = {Berndt M. Gammel and Stefan Mangard}
}
@article{journals/et/HaiderK93,
  title = {Efficient board interconnect testing using the split boundary scan register},
  pages = {181-189},
  year = {1993},
  volume = {4},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/BF00971646},
  author = {Nazar S. Haider and Nick Kanopoulos}
}
@article{journals/et/ChiangG00,
  title = {BIST TPG for Combinational Cluster Interconnect Testing at Board Level},
  pages = {427-442},
  year = {2000},
  volume = {16},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1023/A:1008308430051},
  author = {Chen-Huan Chiang and Sandeep K. Gupta}
}
@article{journals/et/SomhaY14,
  title = {An RTN Variation Tolerant SRAM Screening Test Design with Gaussian Mixtures Approximations of Long-Tail Distributions},
  pages = {171-181},
  year = {2014},
  volume = {30},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-014-5439-7},
  author = {Worawit Somha and Hiroyuki Yamauchi}
}
@article{journals/et/MrozekY12,
  title = {Iterative Antirandom Testing},
  pages = {301-315},
  year = {2012},
  volume = {28},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-011-5272-1},
  author = {Ireneusz Mrozek and Vyacheslav N. Yarmolik}
}
@article{journals/et/Yoon95,
  title = {Some observations from interrupted lifetest of GaInAsP/InP inverted-rib laser diodes},
  pages = {117-125},
  year = {1995},
  volume = {6},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/BF00993134},
  author = {Soon Fatt Yoon}
}
@article{journals/et/ChandrasekarRH10,
  title = {Search State Compatibility Based Incremental Learning Framework and Output Deviation Based X-filling for Diagnostic Test Generation},
  pages = {165-176},
  year = {2010},
  volume = {26},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-010-5142-2},
  author = {Maheshwar Chandrasekar and Nikhil P. Rahagude and Michael S. Hsiao}
}
@article{journals/et/Gilg97,
  title = {Known Good Die},
  pages = {15-25},
  year = {1997},
  volume = {10},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008262229133},
  author = {Larry Gilg}
}
@article{journals/et/DililloGPVB07,
  title = {Analysis and Test of Resistive-Open Defects in SRAM Pre-Charge Circuits},
  pages = {435-444},
  year = {2007},
  volume = {23},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-007-5003-9},
  author = {Luigi Dilillo and Patrick Girard and Serge Pravossoudovitch and Arnaud Virazel and Magali Bastian}
}
@article{journals/et/LeeP93,
  title = {An architectural level test generator based on nonlinear equation solving},
  pages = {137-150},
  year = {1993},
  volume = {4},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/BF00971643},
  author = {Jaushin Lee and Janak H. Patel}
}
@article{journals/et/HengsterDB95,
  title = {On local transformations and path delay fault testability},
  pages = {173-191},
  year = {1995},
  volume = {7},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/BF00995312},
  author = {Harry Hengster and Rolf Drechsler and Bernd Becker}
}
@article{journals/et/ToubaSC08,
  title = {Guest Editorial},
  pages = {9-10},
  year = {2008},
  volume = {24},
  journal = {J. Electronic Testing},
  number = {1-3},
  doi = {10.1007/s10836-008-5067-1},
  author = {Nur A. Touba and Adelio Salsano and Minsu Choi}
}
@article{journals/et/Bose00,
  title = {Testing for Function and Performance: Towards an Integrated Processor Validation Methodology},
  pages = {29-48},
  year = {2000},
  volume = {16},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008363921045},
  author = {Pradip Bose}
}
@article{journals/et/RekikADMN11,
  title = {A Behavioral Model of MEMS Convective Accelerometers for the Evaluation of Design and Calibration Strategies at System Level},
  pages = {411-423},
  year = {2011},
  volume = {27},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-011-5207-x},
  author = {Ahmed Amine Rekik and Florence Azaïs and Norbert Dumas and Frédérick Mailly and Pascal Nouet}
}
@article{journals/et/FlottesLP03,
  title = {A Unified DFT Approach for BIST and External Test},
  pages = {49-60},
  year = {2003},
  volume = {19},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1023/A:1021943912494},
  author = {Marie-Lise Flottes and Christian Landrault and A. Petitqueux}
}
@article{journals/et/Saluja94,
  title = {On-chip testing of random access memories},
  pages = {367-376},
  year = {1994},
  volume = {5},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/BF00972520},
  author = {Kewal K. Saluja}
}
@article{journals/et/BhattacharyaH90,
  title = {A hierarchical test generation methodology for digital circuits},
  pages = {103-123},
  year = {1990},
  volume = {1},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/BF00137388},
  author = {Debashis Bhattacharya and John P. Hayes}
}
@article{journals/et/SterbaHM91,
  title = {ATPG and diagnostics for boards implementing boundary scan},
  pages = {89-98},
  year = {1991},
  volume = {2},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/BF00134945},
  author = {Don Sterba and Andy Halliday and Don McClean}
}
@article{journals/et/WangA99,
  title = {Experience in Validation of PowerPCTM Microprocessor Embedded Arrays},
  pages = {191-205},
  year = {1999},
  volume = {15},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008352805631},
  author = {Li-C. Wang and Magdy S. Abadir}
}
@article{journals/et/RaikU00,
  title = {Fast Test Pattern Generation for Sequential Circuits Using Decision Diagram Representations},
  pages = {213-226},
  year = {2000},
  volume = {16},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1008335130158},
  author = {Jaan Raik and Raimund Ubar}
}
@article{journals/et/DattaADCN08,
  title = {Performance-Optimized Design for Parametric Reliability},
  pages = {129-141},
  year = {2008},
  volume = {24},
  journal = {J. Electronic Testing},
  number = {1-3},
  doi = {10.1007/s10836-007-5001-y},
  author = {Ramyanshu Datta and Jacob A. Abraham and Abdulkadir Utku Diril and Abhijit Chatterjee and Kevin J. Nowka}
}
@article{journals/et/X13c,
  title = {Test Technology Newsletter},
  pages = {123-124},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-013-5366-z},
  author = {}
}
@article{journals/et/AbdullaRK98,
  title = {Optimization of Mutual and Signature Testing Schemes for Highly Concurrent Systems},
  pages = {199-216},
  year = {1998},
  volume = {12},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1008272532719},
  author = {Mohammed Fadle Abdulla and C. P. Ravikumar and Anshul Kumar}
}
@article{journals/et/YotsuyanagiKNHK05,
  title = {Reducing Scan Shifts Using Configurations of Compatible and Folding Scan Trees},
  pages = {613-620},
  year = {2005},
  volume = {21},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-005-2719-2},
  author = {Hiroyuki Yotsuyanagi and Toshimasa Kuchii and Shigeki Nishikawa and Masaki Hashizume and Kozo Kinoshita}
}
@article{journals/et/IyerB99,
  title = {Effect of Noise on Analog Circuit Testing},
  pages = {11-22},
  year = {1999},
  volume = {15},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008343108840},
  author = {Madhu K. Iyer and Michael L. Bushnell}
}
@article{journals/et/Rodriguez-MontanesMBF04,
  title = {Analog Switches in Programmable Analog Devices: Quiescent Defective Behaviours},
  pages = {143-153},
  year = {2004},
  volume = {20},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1023/B:JETT.0000023678.30564.66},
  author = {Rosa Rodríguez-Montañés and D. Muñoz and L. Balado and Joan Figueras}
}
@article{journals/et/CerattiCPVF14,
  title = {An On-Chip Sensor to Monitor NBTI Effects in SRAMs},
  pages = {159-169},
  year = {2014},
  volume = {30},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-014-5444-x},
  author = {Arthur Ceratti and Thiago Copetti and Letícia Maria Bolzani Poehls and F. Vargas and R. Fagundes}
}
@article{journals/et/SousaC97,
  title = {Diagnosis of Boards for Realistic Interconnect Shorts},
  pages = {157-171},
  year = {1997},
  volume = {11},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1023/A:1008270406603},
  author = {José T. de Sousa and Peter Y. K. Cheung}
}
@article{journals/et/KannanKSTAF11,
  title = {Embedded RF Circuit Diagnostic Technique with Multi-Tone Dither Scheme},
  pages = {241-252},
  year = {2011},
  volume = {27},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-011-5212-0},
  author = {Sukeshwar Kannan and Bruce C. Kim and Ganesh Srinivasan and Friedrich Taenzler and Richard Antley and Craig Force}
}
@article{journals/et/Prinetto04b,
  title = {Test Technology Technical Council Newsletter},
  pages = {329},
  year = {2004},
  volume = {20},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1023/B:JETT.0000039634.08740.1d},
  author = {Paolo Prinetto}
}
@article{journals/et/Agrawal02b,
  title = {Editorial},
  pages = {255},
  year = {2002},
  volume = {18},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1015099515863},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/MiuraS02,
  title = {Behavior Analysis of Internal Feedback Bridging Faults in CMOS Circuits},
  pages = {109-120},
  year = {2002},
  volume = {18},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1023/A:1014985307989},
  author = {Yukiya Miura and Shuichi Seno}
}
@article{journals/et/Aitken92,
  title = {Diagnosis of leakage faults with IDDQ},
  pages = {367-375},
  year = {1992},
  volume = {3},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/BF00135340},
  author = {Robert C. Aitken}
}
@article{journals/et/MaheswariS14,
  title = {Enhanced Low Complex Double Error Correction Coding with Crosstalk Avoidance for Reliable On-Chip Interconnection Link},
  pages = {387-400},
  year = {2014},
  volume = {30},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-014-5465-5},
  author = {M. Maheswari and G. Seetharaman}
}
@article{journals/et/YotsuyanagiKK97,
  title = {Synthesis of Sequential Circuits by Redundancy Removal and Retiming},
  pages = {81-92},
  year = {1997},
  volume = {11},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1023/A:1008251901959},
  author = {Hiroyuki Yotsuyanagi and Seiji Kajihara and Kozo Kinoshita}
}
@article{journals/et/BasuSCB02,
  title = {An Integrated Approach to Testing Embedded Cores and Interconnects Using Test Access Mechanism (TAM) Switch},
  pages = {475-485},
  year = {2002},
  volume = {18},
  journal = {J. Electronic Testing},
  number = {4-5},
  doi = {10.1023/A:1016549725661},
  author = {Subhayu Basu and Indranil Sengupta and Dipanwita Roy Chowdhury and Sudipta Bhawmik}
}
@article{journals/et/GilbertB07,
  title = {The Effectiveness of Test in Controlling Quality Costs: A Conformability Analysis Based Approach},
  pages = {293-307},
  year = {2007},
  volume = {23},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-006-0711-0},
  author = {J. M. Gilbert and Ian M. Bell}
}
@article{journals/et/Sanada01,
  title = {Defect Detection from Visual Abnormalities in Manufacturing Process Using IDDQ},
  pages = {275-281},
  year = {2001},
  volume = {17},
  journal = {J. Electronic Testing},
  number = {3-4},
  doi = {10.1023/A:1012267429440},
  author = {Masaru Sanada}
}
@article{journals/et/PierceL96,
  title = {Modular implementation of efficient self-checking checkers for the Berger code},
  pages = {279-294},
  year = {1996},
  volume = {9},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/BF00134692},
  author = {D. A. Pierce and Parag K. Lala}
}
@article{journals/et/TingCH11,
  title = {A Design of Linearity Built-in Self-Test for Current-Steering DAC},
  pages = {85-94},
  year = {2011},
  volume = {27},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-010-5187-2},
  author = {Hsin-Wen Ting and Soon-Jyh Chang and Su-Ling Huang}
}
@article{journals/et/WuM94,
  title = {Measurement selection for parametric IC fault diagnosis},
  pages = {9-18},
  year = {1994},
  volume = {5},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/BF00971959},
  author = {Angus Wu and Jack L. Meador}
}
@article{journals/et/XiaFBHM13,
  title = {Survey and Evaluation of Automated Model Generation Techniques for High Level Modeling and High Level Fault Modeling},
  pages = {861-877},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-013-5401-0},
  author = {Likun Xia and Muhammad Umer Farooq and Ian M. Bell and Fawnizu Azmadi Hussin and Aamir Saeed Malik}
}
@article{journals/et/GuinDT14,
  title = {Counterfeit Integrated Circuits: Detection, Avoidance, and the Challenges Ahead},
  pages = {9-23},
  year = {2014},
  volume = {30},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-013-5430-8},
  author = {Ujjwal Guin and Daniel DiMase and Mohammad Tehranipoor}
}
@article{journals/et/ZhangHYD14,
  title = {A Novel Approach for Analog Circuit Fault Prognostics Based on Improved RVM},
  pages = {343-356},
  year = {2014},
  volume = {30},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-014-5454-8},
  author = {Chaolong Zhang and Yigang He and Lifen Yuan and Fangming Deng}
}
@article{journals/et/EmmertB00,
  title = {A Fault Tolerant Technique for FPGAs},
  pages = {591-606},
  year = {2000},
  volume = {16},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1023/A:1008365019152},
  author = {John M. Emmert and Dinesh K. Bhatia}
}
@article{journals/et/Tahoori04,
  title = {Application-Specific Bridging Fault Testing of FPGAs},
  pages = {279-289},
  year = {2004},
  volume = {20},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/B:JETT.0000029461.92122.e0},
  author = {Mehdi Baradaran Tahoori}
}
@article{journals/et/RajskiT03,
  title = {Primitive Polynomials Over GF(2) of Degree up to 660 with Uniformly Distributed Coefficients},
  pages = {645-657},
  year = {2003},
  volume = {19},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1023/A:1027422805851},
  author = {Janusz Rajski and Jerzy Tyszer}
}
@article{journals/et/DamarlaSS95,
  title = {Multiple error detection and identification via signature analysis},
  pages = {193-207},
  year = {1995},
  volume = {7},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/BF00995313},
  author = {T. Raju Damarla and Charles E. Stroud and Avinash Sathaye}
}
@article{journals/et/Davis94,
  title = {Economic modeling of board test strategies},
  pages = {157-169},
  year = {1994},
  volume = {5},
  journal = {J. Electronic Testing},
  number = {2-3},
  doi = {10.1007/BF00972076},
  author = {Brendan Davis}
}
@article{journals/et/VenerisCAS05,
  title = {Functional Fault Equivalence and Diagnostic Test Generation in Combinational Logic Circuits Using Conventional ATPG},
  pages = {495-502},
  year = {2005},
  volume = {21},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-005-1543-z},
  author = {Andreas G. Veneris and Robert Chang and Magdy S. Abadir and Sep Seyedi}
}
@article{journals/et/X15e,
  title = {Test Technology Newsletter},
  pages = {337-338},
  year = {2015},
  volume = {31},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-015-5539-z},
  author = {}
}
@article{journals/et/KerkhoffSSS01,
  title = {Design for Delay Testability in High-Speed Digital ICs},
  pages = {225-231},
  year = {2001},
  volume = {17},
  journal = {J. Electronic Testing},
  number = {3-4},
  doi = {10.1023/A:1012207210784},
  author = {Hans G. Kerkhoff and Han Speek and M. Shashani and Manoj Sachdev}
}
@article{journals/et/Hong07,
  title = {A Fully-Settled Linear Behavior Plus Noise Model for Evaluating the Digital Stimuli of the Design-for-Digital-Testability Sigma-Delta Modulators},
  pages = {527-538},
  year = {2007},
  volume = {23},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-007-5005-7},
  author = {Hao-Chiao Hong}
}
@article{journals/et/X11,
  title = {Test Technology Newsletter},
  pages = {427-428},
  year = {2011},
  volume = {27},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-011-5236-5},
  author = {}
}
@article{journals/et/WahbaB96,
  title = {A method for automatic design error location and correction in combinational logic circuits},
  pages = {113-127},
  year = {1996},
  volume = {8},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/BF02341818},
  author = {Ayman M. Wahba and Dominique Borrione}
}
@article{journals/et/RaoOK07,
  title = {Towards Nanoelectronics Processor Architectures},
  pages = {235-254},
  year = {2007},
  volume = {23},
  journal = {J. Electronic Testing},
  number = {2-3},
  doi = {10.1007/s10836-006-0555-7},
  author = {Wenjing Rao and Alex Orailoglu and Ramesh Karri}
}
@article{journals/et/LongWTHL10,
  title = {Test Generation Algorithm for Linear Systems Based on Genetic Algorithm},
  pages = {419-428},
  year = {2010},
  volume = {26},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-010-5162-y},
  author = {Ting Long and Houjun Wang and Shulin Tian and Jianguo Huang and Bing Long}
}
@article{journals/et/RafeequeV04,
  title = {A Built-in-Self-Test Scheme for Segmented and Binary Weighted DACs},
  pages = {623-638},
  year = {2004},
  volume = {20},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10677-004-4250-4},
  author = {Sunil Rafeeque and Vinita Vasudevan}
}
@article{journals/et/HellebrandLW01,
  title = {A Mixed Mode BIST Scheme Based on Reseeding of Folding Counters},
  pages = {341-349},
  year = {2001},
  volume = {17},
  journal = {J. Electronic Testing},
  number = {3-4},
  doi = {10.1023/A:1012279716236},
  author = {Sybille Hellebrand and Huaguo Liang and Hans-Joachim Wunderlich}
}
@article{journals/et/LeeS02,
  title = {Guest Editorial},
  pages = {15-16},
  year = {2002},
  volume = {18},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1023/A:1013719704988},
  author = {Kuen-Jong Lee and Chau-chin Su}
}
@article{journals/et/ZhouXYW11,
  title = {Optimization of Test Power and Data Volume in BIST Scheme Based on Scan Slice Overlapping},
  pages = {43-56},
  year = {2011},
  volume = {27},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-010-5185-4},
  author = {Bin Zhou and Liyi Xiao and Yizheng Ye and Xin-chun Wu}
}
@article{journals/et/SekarD03,
  title = {LI-BIST: A Low-Cost Self-Test Scheme for SoC Logic Cores and Interconnects},
  pages = {113-123},
  year = {2003},
  volume = {19},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1023/A:1022877204378},
  author = {Krishna Sekar and Sujit Dey}
}
@article{journals/et/SuHMC07,
  title = {Testing and Diagnosis of Realistic Defects in Digital Microfluidic Biochips},
  pages = {219-233},
  year = {2007},
  volume = {23},
  journal = {J. Electronic Testing},
  number = {2-3},
  doi = {10.1007/s10836-006-0554-8},
  author = {Fei Su and William L. Hwang and Arindam Mukherjee and Krishnendu Chakrabarty}
}
@article{journals/et/LiWYYGX15,
  title = {Double Node Upsets Hardened Latch Circuits},
  pages = {537-548},
  year = {2015},
  volume = {31},
  journal = {J. Electronic Testing},
  number = {5-6},
  doi = {10.1007/s10836-015-5551-3},
  author = {Yuanqing Li and Haibin Wang and Suying Yao and Xi Yan and Zhiyuan Gao and Jiangtao Xu}
}
@article{journals/et/BrosaF01,
  title = {Digital Signature Proposal for Mixed-Signal Circuits},
  pages = {385-393},
  year = {2001},
  volume = {17},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1023/A:1012799001908},
  author = {Anna Maria Brosa and Joan Figueras}
}
@article{journals/et/SmithXS06,
  title = {An Automated BIST Architecture for Testing and Diagnosing FPGA Interconnect Faults},
  pages = {239-253},
  year = {2006},
  volume = {22},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-006-9319-7},
  author = {Jack R. Smith and Tian Xia and Charles E. Stroud}
}
@article{journals/et/SuM92,
  title = {Testing of static random access memories by monitoring dynamic power supply current},
  pages = {265-278},
  year = {1992},
  volume = {3},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/BF00134735},
  author = {Shyang-Tai Su and Rafic Z. Makki}
}
@article{journals/et/RaviGRD98,
  title = {Controller Resynthesis for Testability Enhancement of RTL Controller/Data Path Circuits},
  pages = {201-212},
  year = {1998},
  volume = {13},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1023/A:1008314022796},
  author = {Srivaths Ravi and Indradeep Ghosh and Rabindra K. Roy and Sujit Dey}
}
@article{journals/et/PramanickR95,
  title = {Efficient multiple path propagating tests for delay faults},
  pages = {157-172},
  year = {1995},
  volume = {7},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/BF00995311},
  author = {Ankan K. Pramanick and Sudhakar M. Reddy}
}
@article{journals/et/StarzykD92,
  title = {A decomposition approach for testing large analog networks},
  pages = {181-195},
  year = {1992},
  volume = {3},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/BF00134729},
  author = {Janusz A. Starzyk and Hong Dai}
}
@article{journals/et/WakabayashiKYKKAN12,
  title = {Low-Distortion Sinewave Generation Method Using Arbitrary Waveform Generator},
  pages = {641-651},
  year = {2012},
  volume = {28},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-012-5293-4},
  author = {Kazuyuki Wakabayashi and Keisuke Kato and Takafumi Yamada and Osamu Kobayashi and Haruo Kobayashi and Fumitaka Abe and Kiichi Niitsu}
}
@article{journals/et/YangTLC10,
  title = {A Novel Test Point Selection Method for Analog Fault Dictionary Techniques},
  pages = {523-534},
  year = {2010},
  volume = {26},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-010-5169-4},
  author = {Chenglin Yang and Shulin Tian and Bing Long and Fang Chen}
}
@article{journals/et/X15d,
  title = {Test Technology Newsletter},
  pages = {227-228},
  year = {2015},
  volume = {31},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-015-5532-6},
  author = {}
}
@article{journals/et/BolchiniCM13,
  title = {Self-Adaptive Fault Tolerance in Multi-/Many-Core Systems},
  pages = {159-175},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-013-5367-y},
  author = {Cristiana Bolchini and Matteo Carminati and Antonio Miele}
}
@article{journals/et/LeeWSHH92,
  title = {MT-SIM a mixed-level transition fault simulator based on parallel patterns},
  pages = {67-78},
  year = {1992},
  volume = {3},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/BF00159832},
  author = {Chung-Len Lee and Ching Ping Wu and Wen-Zen Shen and Tyh-Song Hwang and Shueng Dar Hwang}
}
@article{journals/et/DasDGSDNFRV13,
  title = {Secure JTAG Implementation Using Schnorr Protocol},
  pages = {193-209},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-013-5369-9},
  author = {Amitabh Das and Jean DaRolt and Santosh Ghosh and Stefaan Seys and Sophie Dupuis and Giorgio Di Natale and Marie-Lise Flottes and Bruno Rouzeyre and Ingrid Verbauwhede}
}
@article{journals/et/ThibeaultHH12,
  title = {Tester Memory Requirements and Test Application Time Reduction for Delay Faults with Digital Captureless Test Sensors},
  pages = {229-242},
  year = {2012},
  volume = {28},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-011-5271-2},
  author = {Claude Thibeault and Yassine Hariri and Christelle Hobeika}
}
@article{journals/et/KebichiYN94,
  title = {Zero aliasing ROM BIST},
  pages = {377-388},
  year = {1994},
  volume = {5},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/BF00972521},
  author = {O. Kebichi and Vyacheslav N. Yarmolik and Michael Nicolaidis}
}
@article{journals/et/LeS98,
  title = {A Heuristic Measure to Maximize Detected Faults per Test},
  pages = {57-60},
  year = {1998},
  volume = {13},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1023/A:1008389217344},
  author = {Kim T. Le and Kewal K. Saluja}
}
@article{journals/et/Bardell92a,
  title = {Primitive polynomials of degree 301 through 500},
  pages = {175-176},
  year = {1992},
  volume = {3},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/BF00137255},
  author = {Paul H. Bardell}
}
@article{journals/et/GreeneM02,
  title = {Partial Scan Testing on the Register-Transfer Level},
  pages = {613-626},
  year = {2002},
  volume = {18},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1023/A:1020801123311},
  author = {Bruce S. Greene and Samiha Mourad}
}
@article{journals/et/Agrawal08a,
  title = {Editorial},
  pages = {321},
  year = {2008},
  volume = {24},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-008-5076-0},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/Rudolph90,
  title = {Feedback-testing by using multiple input signature registers},
  pages = {213-219},
  year = {1990},
  volume = {1},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/BF00153858},
  author = {Martin Rudolph}
}
@article{journals/et/ParekhjiVS96,
  title = {Monitoring machine based synthesis technique for concurrent error detection in finite state machines},
  pages = {179-201},
  year = {1996},
  volume = {8},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/BF02341823},
  author = {Rubin A. Parekhji and G. Venkatesh and Sunil D. Sherlekar}
}
@article{journals/et/SouzaAF10,
  title = {A New Built-in TPG Based on Berlekamp-Massey Algorithm},
  pages = {443-451},
  year = {2010},
  volume = {26},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-010-5155-x},
  author = {Cleonilson Protásio de Souza and Francisco Marcos de Assis and Raimundo Carlos Silvério Freire}
}
@article{journals/et/BhanjaOLP07,
  title = {QCA Circuits for Robust Coplanar Crossing},
  pages = {193-210},
  year = {2007},
  volume = {23},
  journal = {J. Electronic Testing},
  number = {2-3},
  doi = {10.1007/s10836-006-0551-y},
  author = {Sanjukta Bhanja and Marco Ottavi and Fabrizio Lombardi and Salvatore Pontarelli}
}
@article{journals/et/GizopoulosHM13,
  title = {Guest Editorial - Special Issue on Manufacturable and Dependable Multicore Architectures at Nanoscale (MEDIAN)},
  pages = {125-126},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-013-5376-x},
  author = {Dimitris Gizopoulos and Said Hamdioui and Hans A. R. Manhaeve}
}
@article{journals/et/SeguraCRFR92,
  title = {Quiescent current analysis and experimentation of defective CMOS circuits},
  pages = {337-348},
  year = {1992},
  volume = {3},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/BF00135337},
  author = {Jaume A. Segura and Víctor H. Champac and Rosa Rodríguez-Montañés and Joan Figueras and J. A. Rubio}
}
@article{journals/et/VelazcoRZ03,
  title = {Assessing the Soft Error Rate of Digital Architectures Devoted to Operate in Radiation Environment: A Case Studied},
  pages = {83-90},
  year = {2003},
  volume = {19},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1023/A:1021900130241},
  author = {Raoul Velazco and Sana Rezgui and Haissam Ziade}
}
@article{journals/et/Agrawal07c,
  title = {Editorial},
  pages = {465},
  year = {2007},
  volume = {23},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-007-5060-0},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/AsianVR11,
  title = {Analog Sinewave Signal Generators for Mixed-Signal Built-in Test Applications},
  pages = {305-320},
  year = {2011},
  volume = {27},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-010-5192-5},
  author = {Manuel J. Barragan Asian and Diego Vázquez and Adoración Rueda}
}
@article{journals/et/KungL96,
  title = {Parallel sequence fault simulation for synchronous sequential circuits},
  pages = {267-277},
  year = {1996},
  volume = {9},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/BF00134691},
  author = {Chen-Pin Kung and Chen-Shang Lin}
}
@article{journals/et/GaoZPCW15,
  title = {Pseudo Functional Path Delay Test through Embedded Memories},
  pages = {35-42},
  year = {2015},
  volume = {31},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-014-5497-x},
  author = {Yukun Gao and Tengteng Zhang and Punj Pokharel and Swati Chakraborty and D. M. H. Walker}
}
@article{journals/et/Agrawal01,
  title = {Editorial},
  pages = {79},
  year = {2001},
  volume = {17},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1023/A:1011176816409},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/XieLXXZ14,
  title = {Soft Fault Diagnosis of Analog Circuits via Frequency Response Function Measurements},
  pages = {243-249},
  year = {2014},
  volume = {30},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-014-5445-9},
  author = {Yongle Xie and Xifeng Li and Sanshan Xie and Xuan Xie and Qizhong Zhou}
}
@article{journals/et/PolianERB05,
  title = {Modeling Feedback Bridging Faults with Non-Zero Resistance},
  pages = {57-69},
  year = {2005},
  volume = {21},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-005-5287-6},
  author = {Ilia Polian and Piet Engelke and Michel Renovell and Bernd Becker}
}
@article{journals/et/GandiniRSST10,
  title = {A Framework for Automated Detection of Power-related Software Errors in Industrial Verification Processes},
  pages = {689-697},
  year = {2010},
  volume = {26},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-010-5184-5},
  author = {Stefano Gandini and Walter Ruzzarin and Ernesto Sánchez and Giovanni Squillero and Alberto Paolo Tonda}
}
@article{journals/et/AmmariHL05,
  title = {Combined Fault Classification and Error Propagation Analysis to Refine RT-Level Dependability Evaluation},
  pages = {365-376},
  year = {2005},
  volume = {21},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-005-0974-x},
  author = {Abdelaziz Ammari and K. Hadjiat and Régis Leveugle}
}
@article{journals/et/PaschalisGGK98,
  title = {A Totally Self-Checking 1-out-of-3 Code Error Indicator},
  pages = {61-66},
  year = {1998},
  volume = {13},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1023/A:1008341301415},
  author = {Antonis M. Paschalis and Nikolaos Gaitanis and Dimitris Gizopoulos and Panagiotis Kostarakis}
}
@article{journals/et/BerthelotFR01,
  title = {A Method for Trading off Test Time, Area and Fault Coverage in Datapath BIST Synthesis},
  pages = {331-339},
  year = {2001},
  volume = {17},
  journal = {J. Electronic Testing},
  number = {3-4},
  doi = {10.1023/A:1012227715327},
  author = {David Berthelot and Marie-Lise Flottes and Bruno Rouzeyre}
}
@article{journals/et/GoelM03,
  title = {A Test Time Reduction Algorithm for Test Architecture Design for Core-Based System Chips},
  pages = {425-435},
  year = {2003},
  volume = {19},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1023/A:1024644026761},
  author = {Sandeep Kumar Goel and Erik Jan Marinissen}
}
@article{journals/et/Gizdarski00,
  title = {Detection of Delay Faults in Memory Address Decoders},
  pages = {381-387},
  year = {2000},
  volume = {16},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1023/A:1008322103755},
  author = {Emil Gizdarski}
}
@article{journals/et/Koranne04,
  title = {A Note on System-on-Chip Test Scheduling Formulation},
  pages = {309-313},
  year = {2004},
  volume = {20},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/B:JETT.0000029463.01808.5e},
  author = {Sandeep Koranne}
}
@article{journals/et/RhodLCRV08,
  title = {Hardware and Software Transparency in the Protection of Programs Against SEUs and SETs},
  pages = {45-56},
  year = {2008},
  volume = {24},
  journal = {J. Electronic Testing},
  number = {1-3},
  doi = {10.1007/s10836-007-5018-2},
  author = {Eduardo Luis Rhod and Carlos Arthur Lang Lisbôa and Luigi Carro and Matteo Sonza Reorda and Massimo Violante}
}
@article{journals/et/WehbehS98,
  title = {Initialization of Sequential Circuits and its Application to ATPG},
  pages = {259-271},
  year = {1998},
  volume = {13},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1008333803059},
  author = {Jalal A. Wehbeh and Daniel G. Saab}
}
@article{journals/et/NieuwlandK04,
  title = {IC Cost Reduction by Applying Embedded Fault Tolerance for Soft Errors},
  pages = {533-542},
  year = {2004},
  volume = {20},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1023/B:JETT.0000042517.30698.ad},
  author = {André K. Nieuwland and Richard P. Kleihorst}
}
@article{journals/et/ChenLS91,
  title = {Checkpoints in irredundant two-level combinational circuits},
  pages = {395-397},
  year = {1991},
  volume = {2},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/BF00135233},
  author = {Jwu E. Chen and Chung-Len Lee and Wen-Zen Shen}
}
@article{journals/et/X15a,
  title = {2014 JETTA Reviewers},
  pages = {7-8},
  year = {2015},
  volume = {31},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-015-5510-z},
  author = {}
}
@article{journals/et/ZhangA14,
  title = {A Novel Wafer Manipulation Method for Yield Improvement and Cost Reduction of 3D Wafer-on-Wafer Stacked ICs},
  pages = {57-75},
  year = {2014},
  volume = {30},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-013-5429-1},
  author = {Bei Zhang and Vishwani D. Agrawal}
}
@article{journals/et/RaoHY94,
  title = {Trade-off analysis on cost and manufacturing technology of an electronic product: Case study},
  pages = {219-228},
  year = {1994},
  volume = {5},
  journal = {J. Electronic Testing},
  number = {2-3},
  doi = {10.1007/BF00972081},
  author = {Shekar Rao and Bert Haskell and Ian Yee}
}
@article{journals/et/ChristouMT08,
  title = {On the Use of ZBDDs for Implicit and Compact Critical Path Delay Fault Test Generation},
  pages = {203-222},
  year = {2008},
  volume = {24},
  journal = {J. Electronic Testing},
  number = {1-3},
  doi = {10.1007/s10836-007-5020-8},
  author = {Kyriakos Christou and Maria K. Michael and Spyros Tragoudas}
}
@article{journals/et/AoSZL13,
  title = {An Approximate Calculation of Ratio of Normal Variables and Its Application in Analog Circuit Fault Diagnosis},
  pages = {555-565},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-013-5382-z},
  author = {Yongcai Ao and Yibing Shi and Wei Zhang and Yanjun Li}
}
@article{journals/et/ZhuHWP11,
  title = {A cost-efficient self-configurable BIST technique for testing multiplexer-based FPGA interconnect},
  pages = {647-655},
  year = {2011},
  volume = {27},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-011-5238-3},
  author = {Jianfeng Zhu and Hu He and Dong Wu and Liyang Pan}
}
@article{journals/et/Agrawal05c,
  title = {Editorial},
  pages = {459},
  year = {2005},
  volume = {21},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-005-2781-9},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/RomeroSC13,
  title = {Manipulation of Training Sets for Improving Data Mining Coverage-Driven Verification},
  pages = {223-236},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-013-5372-1},
  author = {Edgar Leonardo Romero and Marius Strum and Wang Jiang Chau}
}
@article{journals/et/PendurkarCZ04,
  title = {Distributed Diagnosis of Interconnections in SoC and MCM Designs},
  pages = {291-307},
  year = {2004},
  volume = {20},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/B:JETT.0000029462.95693.9e},
  author = {Rajesh Pendurkar and Abhijit Chatterjee and Yervant Zorian}
}
@article{journals/et/NovakB06,
  title = {Security Extension for IEEE Std 1149.1},
  pages = {301-303},
  year = {2006},
  volume = {22},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-006-7720-x},
  author = {Franc Novak and Anton Biasizzo}
}
@article{journals/et/Castellani-CoulieAMP12,
  title = {Optimization of SEU Simulations for SRAM Cells Reliability under Radiation},
  pages = {331-338},
  year = {2012},
  volume = {28},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-012-5281-8},
  author = {K. Castellani-Coulié and Hassen Aziza and Gilles Micolau and Jean Michel Portal}
}
@article{journals/et/WangCGSP04,
  title = {Datapath BIST Insertion Using Pre-Characterized Area and Testability Data},
  pages = {333-344},
  year = {2004},
  volume = {20},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1023/B:JETT.0000039602.34708.b2},
  author = {J. C. Wang and Paulo Sérgio Cardoso and Jose Artur Quilici Gonzalez and Marius Strum and Ricardo Pires}
}
@article{journals/et/BonnoitNZ13,
  title = {Using Error Correcting Codes Without Speed Penalty in Embedded Memories: Algorithm, Implementation and Case Study},
  pages = {383-400},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-013-5386-8},
  author = {Thierry Bonnoit and Michael Nicolaidis and Nacer-Eddine Zergainoh}
}
@article{journals/et/RosingKTS99,
  title = {Off-Chip Diagnosis of Aperture Jitter in Full-Flash Analog-to-Digital Converters},
  pages = {67-74},
  year = {1999},
  volume = {14},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008349322397},
  author = {Richard Rosing and Hans G. Kerkhoff and Ronald J. W. T. Tangelder and Manoj Sachdev}
}
@article{journals/et/FlottesHR97,
  title = {Improving Testability of Non-Scan Designs during Behavioral Synthesis},
  pages = {29-42},
  year = {1997},
  volume = {11},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1023/A:1008243700142},
  author = {Marie-Lise Flottes and D. Hammad and Bruno Rouzeyre}
}
@article{journals/et/LiangHW02,
  title = {Two-Dimensional Test Data Compression for Scan-Based Deterministic BIST},
  pages = {159-170},
  year = {2002},
  volume = {18},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1023/A:1014993509806},
  author = {Huaguo Liang and Sybille Hellebrand and Hans-Joachim Wunderlich}
}
@article{journals/et/HannuHVJM12,
  title = {Current State of the Mixed-Signal Test Bus 1149.4},
  pages = {857-863},
  year = {2012},
  volume = {28},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-012-5339-7},
  author = {Jari Hannu and Juha Häkkinen and Juha-Veikko Voutilainen and Heli Jantunen and Markku Moilanen}
}
@article{journals/et/MohammadT07,
  title = {Techniques for Disturb Fault Collapsing},
  pages = {363-368},
  year = {2007},
  volume = {23},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-006-0629-6},
  author = {Mohammad Gh. Mohammad and Laila Terkawi}
}
@article{journals/et/Quiros-OlozabalC09,
  title = {A New Algorithm for the Selection of Control Cells in Boundary-Scan Interconnect Test},
  pages = {187-195},
  year = {2009},
  volume = {25},
  journal = {J. Electronic Testing},
  number = {2-3},
  doi = {10.1007/s10836-008-5091-1},
  author = {Angel Quiros-Olozabal and Ma de los Angeles Cifredo Chacon}
}
@article{journals/et/HungH12,
  title = {Experimental Results of Testing a BIST Σ-Δ ADC on the HOY Wireless Test Platform},
  pages = {571-584},
  year = {2012},
  volume = {28},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-012-5302-7},
  author = {Shao-Feng Hung and Hao-Chiao Hong}
}
@article{journals/et/PilarskiIK94,
  title = {On minimizing aliasing in scan-based compaction},
  pages = {83-90},
  year = {1994},
  volume = {5},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/BF00971965},
  author = {Slawomir Pilarski and André Ivanov and Tiko Kameda}
}
@article{journals/et/Landrault99,
  title = {Guest Editorial},
  pages = {11},
  year = {1999},
  volume = {14},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008384802833},
  author = {Christian Landrault}
}
@article{journals/et/GoelV03,
  title = {Data Invalidation Analysis for Scan-Based Debug on Multiple-Clock System Chips},
  pages = {407-416},
  year = {2003},
  volume = {19},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1023/A:1024639925852},
  author = {Sandeep Kumar Goel and Bart Vermeulen}
}
@article{journals/et/JoneHD97,
  title = {Delay Fault Coverage Enhancement Using Variable Observation Times},
  pages = {131-146},
  year = {1997},
  volume = {11},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1023/A:1008266305694},
  author = {Wen-Ben Jone and Yun-Pan Ho and Sunil R. Das}
}
@article{journals/et/Ivanov03b,
  title = {Guest Editorial},
  pages = {101-102},
  year = {2003},
  volume = {19},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1023/A:1022821119399},
  author = {André Ivanov}
}
@article{journals/et/ParkSA11,
  title = {Pseudorandom Test of Nonlinear Analog and Mixed-Signal Circuits Based on a Volterra Series Model},
  pages = {321-334},
  year = {2011},
  volume = {27},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-011-5227-6},
  author = {Joonsung Park and Hongjoong Shin and Jacob A. Abraham}
}
@article{journals/et/CotaCLO04,
  title = {Searching for Global Test Costs Optimization in Core-Based Systems},
  pages = {357-373},
  year = {2004},
  volume = {20},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1023/B:JETT.0000039604.64927.0f},
  author = {Érika F. Cota and Luigi Carro and Marcelo Lubaszewski and Alex Orailoglu}
}
@article{journals/et/NegreirosCS05,
  title = {Low Cost On-Line Testing Strategy for RF Circuits},
  pages = {417-427},
  year = {2005},
  volume = {21},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-005-1151-y},
  author = {Marcelo Negreiros and Luigi Carro and Altamiro Amadeu Susin}
}
@article{journals/et/Lee13,
  title = {Observation-Oriented ATPG and Scan Chain Disabling for Capture Power Reduction},
  pages = {625-634},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-013-5404-x},
  author = {Lung-Jen Lee}
}
@article{journals/et/YaoSR11,
  title = {Calibrating On-chip Thermal Sensors in Integrated Circuits: A Design-for-Calibration Approach},
  pages = {711-721},
  year = {2011},
  volume = {27},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-011-5253-4},
  author = {Chunhua Yao and Kewal K. Saluja and Parmesh Ramanathan}
}
@article{journals/et/Heap93,
  title = {On the exact ordered binary decision diagram size of totally symmetric functions},
  pages = {191-195},
  year = {1993},
  volume = {4},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/BF00971647},
  author = {Mark A. Heap}
}
@article{journals/et/PolianB03,
  title = {Multiple Scan Chain Design for Two-Pattern Testing},
  pages = {37-48},
  year = {2003},
  volume = {19},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1023/A:1021991828423},
  author = {Ilia Polian and Bernd Becker}
}
@article{journals/et/Agrawal94,
  title = {Editorial},
  pages = {5},
  year = {1994},
  volume = {5},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/BF00971956},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/MatakiasTAH04,
  title = {A Circuit for Concurrent Detection of Soft and Timing Errors in Digital CMOS ICs},
  pages = {523-531},
  year = {2004},
  volume = {20},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1023/B:JETT.0000042516.12841.36},
  author = {Sotirios Matakias and Y. Tsiatouhas and Angela Arapoyanni and Themistoklis Haniotakis}
}
@article{journals/et/PaulR06,
  title = {Impact of Body Bias on Delay Fault Testing of Sub-100 nm CMOS Circuits},
  pages = {115-124},
  year = {2006},
  volume = {22},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-006-7427-z},
  author = {Bipul C. Paul and Kaushik Roy}
}
@article{journals/et/Agrawal04e,
  title = {Editorial},
  pages = {571},
  year = {2004},
  volume = {20},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10677-004-4245-1},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/NouraniA02,
  title = {Signal Integrity: Fault Modeling and Testing in High-Speed SoCs},
  pages = {539-554},
  year = {2002},
  volume = {18},
  journal = {J. Electronic Testing},
  number = {4-5},
  doi = {10.1023/A:1016514129296},
  author = {Mehrdad Nourani and Amir Attarha}
}
@article{journals/et/YuH15,
  title = {Analog Circuit Fault Diagnosis via Sensitivity Computation},
  pages = {119-122},
  year = {2015},
  volume = {31},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-015-5509-5},
  author = {Wenxin Yu and Yigang He}
}
@article{journals/et/ZhouCB95,
  title = {Parallel pseudorandom number generation in GaAs cellular automata for high speed circuit testing},
  pages = {325-330},
  year = {1995},
  volume = {6},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/BF00996440},
  author = {H. Zhou and Howard C. Card and Gregory E. Bridges}
}
@article{journals/et/KatohKCWLLK15,
  title = {Erratum to: A Small Chip Area Stochastic Calibration for TDC Using Ring Oscillator},
  pages = {419},
  year = {2015},
  volume = {31},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-014-5500-6},
  author = {Kentaroh Katoh and Yutaro Kobayashi and Takeshi Chujo and Junshan Wang and Ensi Li and Congbing Li and Haruo Kobayashi}
}
@article{journals/et/Latypov91,
  title = {Comments on "optimizing error masking in BIST by output data modification"},
  pages = {307-308},
  year = {1991},
  volume = {2},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/BF00135445},
  author = {R. Kh. Latypov}
}
@article{journals/et/VenutoOR02,
  title = {Digital Window Comparator DfT Scheme for Mixed-Signal ICs},
  pages = {121-128},
  year = {2002},
  volume = {18},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1023/A:1014937424827},
  author = {Daniela De Venuto and Michael J. Ohletz and Bruno Riccò}
}
@article{journals/et/BusabaL94,
  title = {Self-checking combinational circuit design for single and unidirectional multibit error},
  pages = {19-28},
  year = {1994},
  volume = {5},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/BF00971960},
  author = {Fadi Y. Busaba and Parag K. Lala}
}
@article{journals/et/Agrawal13c,
  title = {Editorial},
  pages = {453},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-013-5402-z},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/DeyRW98,
  title = {Design for Testability Techniques at the Behavioral and Register-Transfer Levels},
  pages = {79-91},
  year = {1998},
  volume = {13},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1023/A:1008397519162},
  author = {Sujit Dey and Anand Raghunathan and Kenneth D. Wagner}
}
@article{journals/et/Prinetto04a,
  title = {Test Technology Technical Council Newsletter},
  pages = {221-225},
  year = {2004},
  volume = {20},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/B:JETT.0000029483.41919.aa},
  author = {Paolo Prinetto}
}
@article{journals/et/El-GamalHI14,
  title = {Analog Fault Diagnosis Using Conic Optimization and Ellipsoidal Classifiers},
  pages = {443-455},
  year = {2014},
  volume = {30},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-014-5466-4},
  author = {Mohamed A. El-Gamal and Abdel-Karim S. O. Hassan and Ahmad A. I. Ibrahim}
}
@article{journals/et/ChenA92,
  title = {Generation and evaluation of current and logic tests for switch-level sequential circuits},
  pages = {359-366},
  year = {1992},
  volume = {3},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/BF00135339},
  author = {Chun-Hung Chen and Jacob A. Abraham}
}
@article{journals/et/HashempourAL09,
  title = {Healing DNA Self-Assemblies Using Punctures},
  pages = {25-37},
  year = {2009},
  volume = {25},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-008-5082-2},
  author = {Masoud Hashempour and Zahra Mashreghian Arani and Fabrizio Lombardi}
}
@article{journals/et/LouYZF12,
  title = {Comparing Through-Silicon-Via (TSV) Void/Pinhole Defect Self-Test Methods},
  pages = {27-38},
  year = {2012},
  volume = {28},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-011-5261-4},
  author = {Yi Lou and Zhuo Yan and Fan Zhang and Paul D. Franzon}
}
@article{journals/et/Agrawal03e,
  title = {Editorial},
  pages = {607},
  year = {2003},
  volume = {19},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1023/A:1027481219963},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/GaoL13,
  title = {A Semantics-based Translation Method for Automated Verification of SystemC TLM Designs},
  pages = {685-695},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-013-5406-8},
  author = {Yanyan Gao and Xi Li}
}
@article{journals/et/Savir99,
  title = {Random Pattern Testability of Control and Address Circuitry of an Embedded Memory with Feed-Forward Data-Path Connections},
  pages = {279-296},
  year = {1999},
  volume = {15},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1008345026085},
  author = {Jacob Savir}
}
@article{journals/et/EdirisooriyaR95,
  title = {Authors' reply to comments on "Aliasing Properties of Circular MISRs"},
  pages = {141-142},
  year = {1995},
  volume = {6},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/BF00993138},
  author = {Geetani Edirisooriya and John P. Robinson}
}
@article{journals/et/ArabiK98,
  title = {Integrated Temperature Sensors for On-Line Thermal Monitoring of Microelectronic Structures},
  pages = {93-99},
  year = {1998},
  volume = {12},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008285907945},
  author = {Karim Arabi and Bozena Kaminska}
}
@article{journals/et/BrosaF99,
  title = {Characterization of Floating Gate Defects in Analog Cells},
  pages = {23-31},
  year = {1999},
  volume = {14},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008388903741},
  author = {Anna Maria Brosa and Joan Figueras}
}
@article{journals/et/Rodriguez-MontanesBF96,
  title = {Bridging defects resistance in the metal layer of a CMOS process},
  pages = {35-46},
  year = {1996},
  volume = {8},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/BF00136074},
  author = {Rosa Rodríguez-Montañés and E. M. J. G. Bruls and Joan Figueras}
}
@article{journals/et/BhattaBDTC14,
  title = {Low Cost Signal Reconstruction Based Testing of RF Components using Incoherent Undersampling},
  pages = {213-228},
  year = {2014},
  volume = {30},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-014-5442-z},
  author = {Debesh Bhatta and Aritra Banerjee and Sabyasachi Deyati and Nicholas Tzou and Abhijit Chatterjee}
}
@article{journals/et/Agrawal06b,
  title = {Editorial},
  pages = {307},
  year = {2006},
  volume = {22},
  journal = {J. Electronic Testing},
  number = {4-6},
  doi = {10.1007/s10836-006-0422-6},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/MarinissenCKV12,
  title = {A DfT Architecture for 3D-SICs Based on a Standardizable Die Wrapper},
  pages = {73-92},
  year = {2012},
  volume = {28},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-011-5269-9},
  author = {Erik Jan Marinissen and Chun-Chuan Chi and Mario H. Konijnenburg and Jouke Verbree}
}
@article{journals/et/Flint97,
  title = {MCM Test Strategy Synthesis from Chip Test and Board Test Approaches},
  pages = {65-76},
  year = {1997},
  volume = {10},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008222615021},
  author = {Andrew Flint}
}
@article{journals/et/AristizabalOLVCPKM11,
  title = {Tungsten Lamps as an Affordable Light Source for Testing of Photovoltaic Cells},
  pages = {403-410},
  year = {2011},
  volume = {27},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-011-5226-7},
  author = {Jeydmer Aristizabal and Badr Omrane and Clinton K. Landrock and Sasan Vosoogh-Grayli and Yindar Chuo and Jasbir N. Patel and Bozena Kaminska and Carlo Menon}
}
@article{journals/et/DasK97,
  title = {Exhaustive and Near-Exhaustive Memory Testing Techniques and their BIST Implementations},
  pages = {215-229},
  year = {1997},
  volume = {10},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1008215624768},
  author = {Debaleena Das and Mark G. Karpovsky}
}
@article{journals/et/CaunegreA96,
  title = {Fault simulation for mixed-signal systems},
  pages = {143-152},
  year = {1996},
  volume = {8},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/BF02341820},
  author = {Pascal Caunegre and Claude Abraham}
}
@article{journals/et/MiuraK08,
  title = {Adaptive Fault Diagnosis of Analog Circuits by Operation-Region Model and X - Y Zoning Method},
  pages = {223-233},
  year = {2008},
  volume = {24},
  journal = {J. Electronic Testing},
  number = {1-3},
  doi = {10.1007/s10836-007-5022-6},
  author = {Yukiya Miura and Jiro Kato}
}
@article{journals/et/GuptaB95,
  title = {Partial scan design of register-transfer level circuits},
  pages = {25-46},
  year = {1995},
  volume = {7},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1007/BF00993312},
  author = {Rajesh Gupta and Melvin A. Breuer}
}
@article{journals/et/VirazelDGLP01,
  title = {Delay Fault Testing: Choosing Between Random SIC and Random MIC Test Sequences},
  pages = {233-241},
  year = {2001},
  volume = {17},
  journal = {J. Electronic Testing},
  number = {3-4},
  doi = {10.1023/A:1012259227622},
  author = {Arnaud Virazel and René David and Patrick Girard and Christian Landrault and Serge Pravossoudovitch}
}
@article{journals/et/AghaeePE13,
  title = {Process-Variation and Temperature Aware SoC Test Scheduling Technique},
  pages = {499-520},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-013-5374-z},
  author = {Nima Aghaee and Zebo Peng and Petru Eles}
}
@article{journals/et/NetoWK08,
  title = {Mitigating Soft Errors in SRAM Address Decoders Using Built-in Current Sensors},
  pages = {425-437},
  year = {2008},
  volume = {24},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-007-5056-9},
  author = {Egas Henes Neto and Gilson I. Wirth and Fernanda Lima Kastensmidt}
}
@article{journals/et/RyuKS06,
  title = {A Novel RF Test Scheme Based on a DFT Method},
  pages = {229-237},
  year = {2006},
  volume = {22},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-006-7823-4},
  author = {Jee-Youl Ryu and Bruce C. Kim and Iboun Taimiya Sylla}
}
@article{journals/et/ParikhA95,
  title = {Testability-based partial scan analysis},
  pages = {61-70},
  year = {1995},
  volume = {7},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1007/BF00993314},
  author = {Prashant S. Parikh and Miron Abramovici}
}
@article{journals/et/IvanovD00,
  title = {Catastrophic Short and Open Fault Detection in Bipolar CML Circuits: A Case Study},
  pages = {631-634},
  year = {2000},
  volume = {16},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1023/A:1008325420970},
  author = {André Ivanov and Vikram Devdas}
}
@article{journals/et/CockburnB92,
  title = {Near-optimal tests for classes of write-triggered coupling faults in RAMs},
  pages = {251-264},
  year = {1992},
  volume = {3},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/BF00134734},
  author = {Bruce F. Cockburn and Janusz A. Brzozowski}
}
@article{journals/et/ReddyAP10,
  title = {False Error Vulnerability Study of On-line Soft Error Detection Mechanisms},
  pages = {323-335},
  year = {2010},
  volume = {26},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-010-5153-z},
  author = {M. Kiran Kumar Reddy and Bharadwaj S. Amrutur and Rubin A. Parekhji}
}
@article{journals/et/FukushimaFY13,
  title = {A Region-based Fault-Tolerant Routing Algorithmfor 2D Irregular Mesh Network-on-Chip},
  pages = {415-429},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-013-5377-9},
  author = {Yusuke Fukushima and Masaru Fukushi and Ikuko Eguchi Yairi}
}
@article{journals/et/PontarelliOVCLS08,
  title = {Analysis and Evaluations of Reliability of Reconfigurable FPGAs},
  pages = {105-116},
  year = {2008},
  volume = {24},
  journal = {J. Electronic Testing},
  number = {1-3},
  doi = {10.1007/s10836-007-5040-4},
  author = {Salvatore Pontarelli and Marco Ottavi and Vamsi Vankamamidi and Gian-Carlo Cardarilli and Fabrizio Lombardi and Adelio Salsano}
}
@article{journals/et/Agrawal93c,
  title = {Editorial},
  pages = {295},
  year = {1993},
  volume = {4},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/BF00972154},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/CornoSRS04,
  title = {Code Generation for Functional Validation of Pipelined Microprocessors},
  pages = {269-278},
  year = {2004},
  volume = {20},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/B:JETT.0000029460.80721.4d},
  author = {Fulvio Corno and Ernesto Sánchez and Matteo Sonza Reorda and Giovanni Squillero}
}
@article{journals/et/AzaisLNR05,
  title = {A Strategy for Optimal Test Point Insertion in Analog Cascaded Filters},
  pages = {9-16},
  year = {2005},
  volume = {21},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-005-5283-x},
  author = {Florence Azaïs and Marcelo Lubaszewski and Pascal Nouet and Michel Renovell}
}
@article{journals/et/ChengSW97,
  title = {Guest Editorial},
  pages = {7-8},
  year = {1997},
  volume = {11},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1023/A:1008239632001},
  author = {Kwang-Ting Cheng and Kewal K. Saluja and Hans-Joachim Wunderlich}
}
@article{journals/et/DufazaI96,
  title = {A BIST-DFT technique for DC test of analog modules},
  pages = {117-133},
  year = {1996},
  volume = {9},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1007/BF00137569},
  author = {Christian Dufaza and Hassan Ihs}
}
@article{journals/et/CarvalhoBSRB14,
  title = {Increasing the Fault Coverage of Processor Devices during the Operational Phase Functional Test},
  pages = {317-328},
  year = {2014},
  volume = {30},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-014-5457-5},
  author = {Mauricio de Carvalho and Paolo Bernardi and Ernesto Sánchez and Matteo Sonza Reorda and Oscar Ballan}
}
@article{journals/et/FummiP07,
  title = {Too Few or Too Many Properties? Measure it by ATPG!},
  pages = {373-388},
  year = {2007},
  volume = {23},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-007-5015-5},
  author = {Franco Fummi and Graziano Pravadelli}
}
@article{journals/et/CruzFMSV15,
  title = {Automated Functional Test Generation for Digital Systems Through a Compact Binary Differential Evolution Algorithm},
  pages = {361-380},
  year = {2015},
  volume = {31},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-015-5540-6},
  author = {Alfonso Martinez Cruz and Ricardo Barrón Fernández and Herón Molina-Lozano and Marco Antonio Ramírez Salinas and Luis Alfonso Villa Vargas}
}
@article{journals/et/NaingWBHPBGL12,
  title = {Maximizing Parallel Testing in an FM Receiver},
  pages = {723-731},
  year = {2012},
  volume = {28},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-012-5323-2},
  author = {Mozar Naing and Dallas Webster and Nolan Blue and Rick Hudgens and Zahir Parkar and Sumeer Bhatara and Pankaj Gupta and Donald Y. C. Lie}
}
@article{journals/et/VockET15,
  title = {Improving Semiconductor Reliability with Advanced Engineering Methods in Test Program Development},
  pages = {107-117},
  year = {2015},
  volume = {31},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-014-5495-z},
  author = {Stefan R. Vock and Omar Escalona and Colin Turner}
}
@article{journals/et/HeronBSVM13,
  title = {On the Simulation of HCI-Induced Variations of IC Timings at High Level},
  pages = {127-141},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-013-5368-x},
  author = {Olivier Héron and Clement Bertolini and Chiara Sandionigi and Nicolas Ventroux and François Marc}
}
@article{journals/et/NegreirosCS07,
  title = {Reducing Test Time Using an Enhanced RF Loopback},
  pages = {613-623},
  year = {2007},
  volume = {23},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-007-5026-2},
  author = {Marcelo Negreiros and Luigi Carro and Altamiro Amadeu Susin}
}
@article{journals/et/Agrawal15,
  title = {Editorial},
  pages = {1-2},
  year = {2015},
  volume = {31},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-015-5511-y},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/GangulyPBG08,
  title = {Design of Low Power & Reliable Networks on Chip Through Joint Crosstalk Avoidance and Multiple Error Correction Coding},
  pages = {67-81},
  year = {2008},
  volume = {24},
  journal = {J. Electronic Testing},
  number = {1-3},
  doi = {10.1007/s10836-007-5035-1},
  author = {Amlan Ganguly and Partha Pratim Pande and Benjamin Belzer and Cristian Grecu}
}
@article{journals/et/FengO14,
  title = {Wide Dynamic Range CMOS Amplifier Design for RF Signal Power Detection via Electro-Thermal Coupling},
  pages = {101-109},
  year = {2014},
  volume = {30},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-013-5427-3},
  author = {Junpeng Feng and Marvin Onabajo}
}
@article{journals/et/PatelSP05,
  title = {Defect Detection Using Quiescent Signal Analysis},
  pages = {463-483},
  year = {2005},
  volume = {21},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-005-2783-7},
  author = {Chintan Patel and Abhishek Singh and Jim Plusquellic}
}
@article{journals/et/ManhaeveVSC00,
  title = {Application of Supply Current Testing to Analogue Circuits, Towards a Structural Analogue Test Methodology},
  pages = {227-234},
  year = {2000},
  volume = {16},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1008387214228},
  author = {Hans A. R. Manhaeve and Johan Verfaillie and B. Straka and J. P. Cornil}
}
@article{journals/et/DililloGPVBH05,
  title = {Efficient March Test Procedure for Dynamic Read Destructive Fault Detection in SRAM Memories},
  pages = {551-561},
  year = {2005},
  volume = {21},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-005-1169-1},
  author = {Luigi Dilillo and Patrick Girard and Serge Pravossoudovitch and Arnaud Virazel and Simone Borri and Magali Bastian Hage-Hassan}
}
@article{journals/et/DavidGY95,
  title = {Self-timed is self-checking},
  pages = {219-228},
  year = {1995},
  volume = {6},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/BF00993088},
  author = {Ilana David and Ran Ginosar and Michael Yoeli}
}
@article{journals/et/BhuniaRR05a,
  title = {Frequency Specification Testing of Analog Filters Using Wavelet Transform of Dynamic Supply Current},
  pages = {243-255},
  year = {2005},
  volume = {21},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-005-6354-8},
  author = {Swarup Bhunia and Arijit Raychowdhury and Kaushik Roy}
}
@article{journals/et/GianiSHA02,
  title = {State and Fault Information for Compaction-Based Test Generation},
  pages = {63-72},
  year = {2002},
  volume = {18},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1023/A:1013780023643},
  author = {Ashish Giani and Shuo Sheng and Michael S. Hsiao and Vishwani D. Agrawal}
}
@article{journals/et/ZhaoH15,
  title = {A New Test Point Selection Method for Analog Circuit},
  pages = {53-66},
  year = {2015},
  volume = {31},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-015-5506-8},
  author = {Dongsheng Zhao and Yuzhu He}
}
@article{journals/et/Marzouki91,
  title = {Model-based reasoning for electron-beam debugging of VLSI circuits},
  pages = {385-394},
  year = {1991},
  volume = {2},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/BF00135232},
  author = {Meryem Marzouki}
}
@article{journals/et/CostenaroABN13,
  title = {A Practical Approach to Single Event Transient Analysis for Highly Complex Design},
  pages = {301-315},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-013-5385-9},
  author = {Enrico Costenaro and Dan Alexandrescu and Kader Belhaddad and Michael Nicolaidis}
}
@article{journals/et/StroudBE00,
  title = {A New Method for Testing Re-Programmable PLAs},
  pages = {635-640},
  year = {2000},
  volume = {16},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1023/A:1008377405040},
  author = {Charles E. Stroud and James R. Bailey and Johan R. Emmert}
}
@article{journals/et/AltetIW03,
  title = {Thermal Testing of Analogue Integrated Circuits: A Case Study},
  pages = {353-357},
  year = {2003},
  volume = {19},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1023717617973},
  author = {Josep Altet and André Ivanov and A. Wong}
}
@article{journals/et/KraussGA97,
  title = {Distributed Test Pattern Generation for Stuck-At Faults in Sequential Circuits},
  pages = {227-245},
  year = {1997},
  volume = {11},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1008266422380},
  author = {Peter A. Krauss and Andreas Ganz and Kurt Antreich}
}
@article{journals/et/DSouzaH05,
  title = {Error Diagnosis of Sequential Circuits Using Region-Based Model},
  pages = {115-126},
  year = {2005},
  volume = {21},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-005-6141-6},
  author = {Anand L. D'Souza and Michael S. Hsiao}
}
@article{journals/et/MalandruccoloCRF11,
  title = {A New Built-In Defect-Based Testing Technique to Achieve Zero Defects in the Automotive Environment},
  pages = {19-30},
  year = {2011},
  volume = {27},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-010-5178-3},
  author = {Vezio Malandruccolo and Mauro Ciappa and Hubert Rothleitner and Wolfgang Fichtner}
}
@article{journals/et/NeophytouCM12,
  title = {A Non-Enumerative Technique for Measuring Path Correlation in Digital Circuits},
  pages = {843-856},
  year = {2012},
  volume = {28},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-012-5333-0},
  author = {Stelios Neophytou and Kyriakos Christou and Maria K. Michael}
}
@article{journals/et/DominguezADT06,
  title = {A 1-MHz Area-Efficient On-Chip Spectrum Analyzer for Analog Testing},
  pages = {437-448},
  year = {2006},
  volume = {22},
  journal = {J. Electronic Testing},
  number = {4-6},
  doi = {10.1007/s10836-006-9503-9},
  author = {Miguel Angel Domínguez and José L. Ausín and J. Francisco Duque-Carrillo and Guido Torelli}
}
@article{journals/et/Portela-GarciaLEGLMPPV12,
  title = {Evaluating the Effectiveness of a Software-Based Technique Under SEEs Using FPGA-Based Fault Injection Approach},
  pages = {777-789},
  year = {2012},
  volume = {28},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-012-5321-4},
  author = {Marta Portela-García and Almudena Lindoso and Luis Entrena and Mario García-Valderas and Celia López-Ongil and N. Marroni and Bernardo Pianta and Letícia Maria Bolzani Poehls and Fabian Vargas}
}
@article{journals/et/ChatterjeeA91,
  title = {Test generation, design-for-testability and built-in self-test for arithmetic units based on graph labeling},
  pages = {351-372},
  year = {1991},
  volume = {2},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/BF00135230},
  author = {Abhijit Chatterjee and Jacob A. Abraham}
}
@article{journals/et/ZhangRCGWHBWS13,
  title = {A Bulk Built-In Voltage Sensor to Detect Physical Location of Single-Event Transients},
  pages = {249-253},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-013-5364-1},
  author = {Zhichao Zhang and Yi Ren and Li Chen and Nelson J. Gaspard and Arthur F. Witulski and W. Timothy Holman and Bharat L. Bhuva and Shi-Jie Wen and Ramaswami Sammynaiken}
}
@article{journals/et/AndjelkovicPSRJ15,
  title = {Circuit-Level Simulation of the Single Event Transients in an On-Chip Single Event Latchup Protection Switch},
  pages = {275-289},
  year = {2015},
  volume = {31},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-015-5529-1},
  author = {Marko S. Andjelkovic and Vladimir Petrovic and Zoran Stamenkovic and Goran S. Ristic and Goran S. Jovanovic}
}
@article{journals/et/Cockburn94a,
  title = {Tutorial on semiconductor memory testing},
  pages = {321-336},
  year = {1994},
  volume = {5},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/BF00972517},
  author = {Bruce F. Cockburn}
}
@article{journals/et/TakamatsuK90,
  title = {Extended selection of switching target faults in CONT algorithm for test generation},
  pages = {183-189},
  year = {1990},
  volume = {1},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/BF00153855},
  author = {Yuzo Takamatsu and Kozo Kinoshita}
}
@article{journals/et/FavalliD14,
  title = {Applications of Boolean Satisfiability to Verification and Testing of Switch-Level Circuits},
  pages = {41-55},
  year = {2014},
  volume = {30},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-014-5433-0},
  author = {Michele Favalli and Marcello Dalpasso}
}
@article{journals/et/TaouilH12,
  title = {Yield Improvement for 3D Wafer-to-Wafer Stacked Memories},
  pages = {523-534},
  year = {2012},
  volume = {28},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-012-5314-3},
  author = {Mottaqiallah Taouil and Said Hamdioui}
}
@article{journals/et/LambidonisAIX95,
  title = {A quasi-optimal scheduling of intermediate signatures for multiple signature analysis compaction testing schemes},
  pages = {75-84},
  year = {1995},
  volume = {6},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/BF00993131},
  author = {D. Lambidonis and Vinod K. Agarwal and André Ivanov and Dhiren Xavier}
}
@article{journals/et/Thibeault03,
  title = {Replacing IDDQ Testing: With Variance Reduction},
  pages = {325-340},
  year = {2003},
  volume = {19},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1023761416156},
  author = {Claude Thibeault}
}
@article{journals/et/KimWWJ13,
  title = {Testing of Synchronizers in Asynchronous FIFO},
  pages = {49-72},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-013-5349-0},
  author = {Hyoung-Kook Kim and Laung-Terng Wang and Yu-Liang Wu and Wen-Ben Jone}
}
@article{journals/et/HamdiouiWRG04,
  title = {Memory Fault Modeling Trends: A Case Study},
  pages = {245-255},
  year = {2004},
  volume = {20},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/B:JETT.0000029458.57095.bb},
  author = {Said Hamdioui and Rob Wadsworth and John Delos Reyes and A. J. van de Goor}
}
@article{journals/et/SoaresV04,
  title = {Mutation Analysis and Constraint-Based Criteria: Results from an Empirical Evaluation in the Context of Software Testing},
  pages = {439-445},
  year = {2004},
  volume = {20},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1023/B:JETT.0000039611.63828.bf},
  author = {Inali Wisniewski Soares and Silvia Regina Vergilio}
}
@article{journals/et/HamdiouiG00,
  title = {Testing Address Decoder Faults in Two-Port Memories: Fault Models, Tests, Consequences of Port Restrictions, and Test Strategy},
  pages = {487-498},
  year = {2000},
  volume = {16},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1023/A:1008320716847},
  author = {Said Hamdioui and A. J. van de Goor}
}
@article{journals/et/NegreirosCS03,
  title = {A Statistical Sampler for a New On-Line Analog Test Method},
  pages = {585-595},
  year = {2003},
  volume = {19},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1023/A:1025182115706},
  author = {Marcelo Negreiros and Luigi Carro and Altamiro Amadeu Susin}
}
@article{journals/et/Pilarski95,
  title = {Comments on "Aliasing Properties of Circular MISRs"},
  pages = {139-140},
  year = {1995},
  volume = {6},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/BF00993137},
  author = {Slawomir Pilarski}
}
@article{journals/et/ChenET13,
  title = {CEP: Correlated Error Propagation for Hierarchical Soft Error Analysis},
  pages = {143-158},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-013-5365-0},
  author = {Liang Chen and Mojtaba Ebrahimi and Mehdi Baradaran Tahoori}
}
@article{journals/et/ThibeaultSH92,
  title = {Test quality of hierarchical defect-tolerant integrated circuits},
  pages = {93-102},
  year = {1992},
  volume = {3},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/BF00159834},
  author = {Claude Thibeault and Yvon Savaria and Jean-Louis Houle}
}
@article{journals/et/DililloGPVBH06,
  title = {ADOFs and Resistive-ADOFs in SRAM Address Decoders: Test Conditions and March Solutions},
  pages = {287-296},
  year = {2006},
  volume = {22},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-006-7761-1},
  author = {Luigi Dilillo and Patrick Girard and Serge Pravossoudovitch and Arnaud Virazel and Simone Borri and Magali Bastian Hage-Hassan}
}
@article{journals/et/AzambujaPRK11,
  title = {Exploring the Limitations of Software-based Techniques in SEE Fault Coverage},
  pages = {541-550},
  year = {2011},
  volume = {27},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-011-5218-7},
  author = {José Rodrigo Azambuja and Samuel Pagliarini and Lucas Rosa and Fernanda Lima Kastensmidt}
}
@article{journals/et/ViilukasKRJUF12,
  title = {Identifying Untestable Faults in Sequential Circuits Using Test Path Constraints},
  pages = {511-521},
  year = {2012},
  volume = {28},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-012-5312-5},
  author = {Taavi Viilukas and Anton Karputkin and Jaan Raik and Maksim Jenihhin and Raimund Ubar and Hideo Fujiwara}
}
@article{journals/et/Agrawal96a,
  title = {Editorial},
  pages = {5},
  year = {1996},
  volume = {9},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1007/BF00137559},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/Kinoshita02,
  title = {Foreword},
  pages = {13},
  year = {2002},
  volume = {18},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1023/A:1013738820917},
  author = {Kozo Kinoshita}
}
@article{journals/et/DevadasMN90,
  title = {Redundancies and don't cares in sequential logic synthesis},
  pages = {15-30},
  year = {1990},
  volume = {1},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/BF00134012},
  author = {Srinivas Devadas and Hi-Keung Tony Ma and A. Richard Newton}
}
@article{journals/et/HanWTZ13,
  title = {A New Analog Circuit Fault Diagnosis Method Based on Improved Mahalanobis Distance},
  pages = {95-102},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-012-5342-z},
  author = {Han Han and Houjun Wang and Shulin Tian and Na Zhang}
}
@article{journals/et/BeckerKK99,
  title = {Hybrid Fault Simulation for Synchronous Sequential Circuits},
  pages = {219-238},
  year = {1999},
  volume = {15},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1008376522451},
  author = {Bernd Becker and Martin Keim and Rolf Krieger}
}
@article{journals/et/FummiBYR01,
  title = {Sequential Circuit Test Generation Using a Symbolic/Genetic Hybrid Approach},
  pages = {321-330},
  year = {2001},
  volume = {17},
  journal = {J. Electronic Testing},
  number = {3-4},
  doi = {10.1023/A:1012275631257},
  author = {Franco Fummi and Marco Boschini and Xiaoming Yu and Elizabeth M. Rudnick}
}
@article{journals/et/Eggersgluss14,
  title = {Dynamic X-filling for Peak Capture Power Reduction for Compact Test Sets},
  pages = {557-567},
  year = {2014},
  volume = {30},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-014-5472-6},
  author = {Stephan Eggersglüß}
}
@article{journals/et/CabodiDMN10,
  title = {Finding Multiple Equivalence-Preserving Transformations in Combinational Circuits through Incremental-SAT},
  pages = {261-278},
  year = {2010},
  volume = {26},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-010-5144-0},
  author = {Gianpiero Cabodi and Leandro Dipietro and Marco Murciano and Sergio Nocco}
}
@article{journals/et/ZhangBMM95,
  title = {Quantitative analysis for linear hybrid cellular automata and LFSR as built-in self-test generators for sequential faults},
  pages = {209-221},
  year = {1995},
  volume = {7},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/BF00995314},
  author = {Shujian Zhang and Rod Byrne and Jon C. Muzio and D. Michael Miller}
}
@article{journals/et/DorschW02,
  title = {Reusing Scan Chains for Test Pattern Decompression},
  pages = {231-240},
  year = {2002},
  volume = {18},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1023/A:1014968930415},
  author = {Rainer Dorsch and Hans-Joachim Wunderlich}
}
@article{journals/et/UlrichLAGAM92,
  title = {The Comparative and Concurrent Simulation of discrete-event experiments},
  pages = {107-118},
  year = {1992},
  volume = {3},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/BF00137248},
  author = {Ernst G. Ulrich and Karen Lentz and Jack H. Arabian and Michael Gustin and Vishwani D. Agrawal and Pier Luca Montessoro}
}
@article{journals/et/ChuoK10,
  title = {Testing Multilayer Flexible Wireless Multisensor Platforms},
  pages = {127-138},
  year = {2010},
  volume = {26},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-009-5127-1},
  author = {Yindar Chuo and Bozena Kaminska}
}
@article{journals/et/YeandelTJ98,
  title = {The Design and Implementation of an On-Line Testable UART},
  pages = {187-198},
  year = {1998},
  volume = {12},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1008220515881},
  author = {J. Yeandel and D. Thulborn and S. Jones}
}
@article{journals/et/OzevO03,
  title = {Statistical Tolerance Analysis for Assured Analog Test Coverage},
  pages = {173-182},
  year = {2003},
  volume = {19},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1023/A:1022893724851},
  author = {Sule Ozev and Alex Orailoglu}
}
@article{journals/et/Vaaje06,
  title = {Theorems for Fault Collapsing in Combinational Circuits},
  pages = {23-36},
  year = {2006},
  volume = {22},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-006-6222-1},
  author = {Audhild Vaaje}
}
@article{journals/et/UemoriIKHADKMNYGYT13,
  title = {Multi-bit Sigma-Delta TDC Architecture with Improved Linearity},
  pages = {879-892},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-013-5408-6},
  author = {Satoshi Uemori and Masamichi Ishii and Haruo Kobayashi and Daiki Hirabayashi and Yuta Arakawa and Yuta Doi and Osamu Kobayashi and Tatsuji Matsuura and Kiichi Niitsu and Yuji Yano and Tatsuhiro Gake and Takahiro J. Yamaguchi and Nobukazu Takai}
}
@article{journals/et/ChoudhuryZM09,
  title = {Soft Error Rate Reduction Using Circuit Optimization and Transient Filter Insertion},
  pages = {197-207},
  year = {2009},
  volume = {25},
  journal = {J. Electronic Testing},
  number = {2-3},
  doi = {10.1007/s10836-009-5103-9},
  author = {Mihir R. Choudhury and Quming Zhou and Kartik Mohanram}
}
@article{journals/et/LongTW12a,
  title = {Feature Vector Selection Method Using Mahalanobis Distance for Diagnostics of Analog Circuits Based on LS-SVM},
  pages = {745-755},
  year = {2012},
  volume = {28},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-012-5301-8},
  author = {Bing Long and Shulin Tian and Houjun Wang}
}
@article{journals/et/RenovellAB99,
  title = {Detection of Defects Using Fault Model Oriented Test Sequences},
  pages = {13-22},
  year = {1999},
  volume = {14},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008336919671},
  author = {Michel Renovell and Florence Azaïs and Yves Bertrand}
}
@article{journals/et/ChunKK07,
  title = {MDSI: Signal Integrity Interconnect Fault Modeling and Testing for SoCs},
  pages = {357-362},
  year = {2007},
  volume = {23},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-006-0630-0},
  author = {Sunghoon Chun and YongJoon Kim and Sungho Kang}
}
@article{journals/et/EvainSG14,
  title = {Error Correction Schemes with Erasure Information for Fast Memories},
  pages = {183-192},
  year = {2014},
  volume = {30},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-014-5440-1},
  author = {Samuel Evain and Valentin Savin and Valentin Gherman}
}
@article{journals/et/HuangHW15,
  title = {A Determinate Radiation Hardened Technique for Safety-Critical CMOS Designs},
  pages = {181-192},
  year = {2015},
  volume = {31},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-015-5517-5},
  author = {Ryan H.-M. Huang and Dennis K.-H. Hsu and Charles H.-P. Wen}
}
@article{journals/et/ParulkarGB98a,
  title = {Estimation of BIST Resources During High-Level Synthesis},
  pages = {221-237},
  year = {1998},
  volume = {13},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1008329702151},
  author = {Ishwar Parulkar and Sandeep K. Gupta and Melvin A. Breuer}
}
@article{journals/et/Soma93,
  title = {Guest editor's introduction},
  pages = {297-298},
  year = {1993},
  volume = {4},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/BF00972155},
  author = {Mani Soma}
}
@article{journals/et/KagarisT95,
  title = {Avoiding linear dependencies in LFSR test pattern generators},
  pages = {229-241},
  year = {1995},
  volume = {6},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/BF00993089},
  author = {Dimitrios Kagaris and Spyros Tragoudas}
}
@article{journals/et/MasonM99,
  title = {Mixed Signal DFT at GHz Frequencies},
  pages = {31-39},
  year = {1999},
  volume = {15},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008347226587},
  author = {Ralph Mason and Shing Ma}
}
@article{journals/et/FritzBANH11,
  title = {RFID System On-line Testing Based on the Evaluation of the Tags Read-Error-Rate},
  pages = {267-276},
  year = {2011},
  volume = {27},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-010-5191-6},
  author = {Gilles Fritz and Vincent Beroulle and Oum-El-Kheir Aktouf and Minh Duc Nguyen and David Hély}
}
@article{journals/et/BrawermanD01,
  title = {An Isochronous Testing Strategy for Hierarchical Adaptive Distributed System-Level Diagnosis},
  pages = {185-195},
  year = {2001},
  volume = {17},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1023/A:1011182029135},
  author = {Alessandro Brawerman and Elias Procópio Duarte Jr.}
}
@article{journals/et/WilkinsS93,
  title = {A structure for interconnect testing on mixed-signal boards},
  pages = {369-374},
  year = {1993},
  volume = {4},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/BF00972161},
  author = {Brian R. Wilkins and B. S. Suparjo}
}
@article{journals/et/HouL14,
  title = {Testing Disturbance Faults in Various NAND Flash Memories},
  pages = {643-652},
  year = {2014},
  volume = {30},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-014-5487-z},
  author = {Chih-Sheng Hou and Jin-Fu Li}
}
@article{journals/et/DevadasM93,
  title = {Guest editorial},
  pages = {7},
  year = {1993},
  volume = {4},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/BF00971933},
  author = {Srinivas Devadas and Petra Michel}
}
@article{journals/et/KuppDSM09,
  title = {On Boosting the Accuracy of Non-RF to RF Correlation-Based Specification Test Compaction},
  pages = {309-321},
  year = {2009},
  volume = {25},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-009-5113-7},
  author = {Nathan Kupp and Petros Drineas and Mustapha Slamani and Yiorgos Makris}
}
@article{journals/et/Agrawal11,
  title = {Editorial},
  pages = {1-2},
  year = {2011},
  volume = {27},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-011-5200-4},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/LarssonPP05,
  title = {Abort-on-Fail Based Test Scheduling},
  pages = {651-658},
  year = {2005},
  volume = {21},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-005-4597-z},
  author = {Erik Larsson and Julien Pouget and Zebo Peng}
}
@article{journals/et/Fan10,
  title = {General Design for Test Guidelines for RF IC},
  pages = {7-12},
  year = {2010},
  volume = {26},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-009-5121-7},
  author = {Qi Fan}
}
@article{journals/et/SwaminathanKC97,
  title = {A Survey of Test Techniques for MCM Substrates},
  pages = {27-38},
  year = {1997},
  volume = {10},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008214330042},
  author = {Madhavan Swaminathan and Bruce C. Kim and Abhijit Chatterjee}
}
@article{journals/et/GrazianoR08,
  title = {An Automotive CD-Player Electro-Mechanics Fault Simulation Using VHDL-AMS},
  pages = {539-553},
  year = {2008},
  volume = {24},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-008-5064-4},
  author = {Mariagrazia Graziano and Massimo Ruo Roch}
}
@article{journals/et/PoehlA99,
  title = {Quality Determination for Gate Delay Fault Tests Considering Three-State Elements},
  pages = {49-55},
  year = {1999},
  volume = {14},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008345221488},
  author = {Frank Poehl and Walter Anheier}
}
@article{journals/et/NourivandAS11,
  title = {Analysis of Resistive Open Defects in Drowsy SRAM Cells},
  pages = {203-213},
  year = {2011},
  volume = {27},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-011-5206-y},
  author = {Afshin Nourivand and Asim J. Al-Khalili and Yvon Savaria}
}
@article{journals/et/GongCLDW08,
  title = {A New Approach to Single Event Effect Tolerance Based on Asynchronous Circuit Technique},
  pages = {57-65},
  year = {2008},
  volume = {24},
  journal = {J. Electronic Testing},
  number = {1-3},
  doi = {10.1007/s10836-007-5029-z},
  author = {Rui Gong and Wei Chen 0009 and Fang Liu and Kui Dai and Zhiying Wang}
}
@article{journals/et/Agrawal12a,
  title = {Editorial},
  pages = {151-152},
  year = {2012},
  volume = {28},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-012-5296-1},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/AbdullaRK99,
  title = {Built-in Self Test Based on Multiple On-Chip Signature Checking},
  pages = {227-244},
  year = {1999},
  volume = {14},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1008310203790},
  author = {Mohammed Fadle Abdulla and C. P. Ravikumar and Anshul Kumar}
}
@article{journals/et/Agrawal00b,
  title = {Editorial},
  pages = {315},
  year = {2000},
  volume = {16},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1023/A:1008359801029},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/WuLWCA00,
  title = {Oscillation Ring Delay Test for High Performance Microprocessors},
  pages = {147-155},
  year = {2000},
  volume = {16},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008365428314},
  author = {Wen Ching Wu and Chung-Len Lee and Ming Shae Wu and Jwu E. Chen and Magdy S. Abadir}
}
@article{journals/et/Savir98,
  title = {On-Chip Weighted Random Patterns},
  pages = {41-50},
  year = {1998},
  volume = {13},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1023/A:1008385116436},
  author = {Jacob Savir}
}
@article{journals/et/NayeemR13,
  title = {Online Testable Approaches in Reversible Logic},
  pages = {763-778},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-013-5399-3},
  author = {Noor M. Nayeem and Jacqueline E. Rice}
}
@article{journals/et/KunzmannW90,
  title = {An analytical approach to the partial scan problem},
  pages = {163-174},
  year = {1990},
  volume = {1},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/BF00137392},
  author = {Arno Kunzmann and Hans-Joachim Wunderlich}
}
@article{journals/et/Agrawal00c,
  title = {Editorial},
  pages = {403-404},
  year = {2000},
  volume = {16},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1023/A:1008326311395},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/MazumderP92,
  title = {An efficient design of embedded memories and their testability analysis using Markov chains},
  pages = {235-250},
  year = {1992},
  volume = {3},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/BF00134733},
  author = {Pinaki Mazumder and Janak H. Patel}
}
@article{journals/et/KimK95,
  title = {Partial scan flip-flop selection by use of empirical testability},
  pages = {47-59},
  year = {1995},
  volume = {7},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1007/BF00993313},
  author = {Kee Sup Kim and Charles R. Kime}
}
@article{journals/et/TadesseBG11,
  title = {Test Vector Generation for Post-Silicon Delay Testing Using SAT-Based Decision Problems},
  pages = {123-136},
  year = {2011},
  volume = {27},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-011-5205-z},
  author = {Desta Tadesse and R. Iris Bahar and Joel Grodstein}
}
@article{journals/et/SodenHGM92,
  title = {IDDQ testing: A review},
  pages = {291-303},
  year = {1992},
  volume = {3},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/BF00135333},
  author = {Jerry M. Soden and Charles F. Hawkins and Ravi K. Gulati and Weiwei Mao}
}
@article{journals/et/El-GamalE99,
  title = {A Combined Clustering and Neural Network Approach for Analog Multiple Hard Fault Classification},
  pages = {207-217},
  year = {1999},
  volume = {14},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1008353901973},
  author = {M. A. El-Gamal and M. F. Abu El-Yazeed}
}
@article{journals/et/LuLSC02,
  title = {Analysis of Application of the IDDQ Technique to the Deep Sub-Micron VLSI Testing},
  pages = {89-97},
  year = {2002},
  volume = {18},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1023/A:1013784124552},
  author = {Chih-Wen Lu and Chung-Len Lee and Chauchin Su and Jwu-E Chen}
}
@article{journals/et/LiS99,
  title = {Tree-Structured Linear Cellular Automata and Their Applications in BIST},
  pages = {297-300},
  year = {1999},
  volume = {15},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1008349210156},
  author = {Jin Li and Xiaoling Sun}
}
@article{journals/et/LentzMCH97,
  title = {Multiple Experiment Environments for Testing},
  pages = {247-262},
  year = {1997},
  volume = {11},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1008218506450},
  author = {Karen Panetta Lentz and Elias S. Manolakos and Edward C. Czeck and Jamie A. Heller}
}
@article{journals/et/YiH12,
  title = {Robust Coupling Delay Test Sets},
  pages = {375-388},
  year = {2012},
  volume = {28},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-012-5292-5},
  author = {Joonhwan Yi and John P. Hayes}
}
@article{journals/et/Hsiao99,
  title = {On Non-Statistical Techniques for Fast Fault Coverage Estimation},
  pages = {239-254},
  year = {1999},
  volume = {15},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1008332723359},
  author = {Michael S. Hsiao}
}
@article{journals/et/Orailoglu98,
  title = {On-Line Fault Resilience Through Gracefully Degradable ASICs},
  pages = {145-151},
  year = {1998},
  volume = {12},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008298226600},
  author = {Alex Orailoglu}
}
@article{journals/et/SuJ99,
  title = {Decentralized BIST Methodology for System Level Interconnects},
  pages = {255-265},
  year = {1999},
  volume = {15},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1008336824268},
  author = {Chauchin Su and Shyh-Jye Jou}
}
@article{journals/et/CarloGSR14,
  title = {A Functional Approach for Testing the Reorder Buffer Memory},
  pages = {469-481},
  year = {2014},
  volume = {30},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-014-5461-9},
  author = {Stefano Di Carlo and Marco Gaudesi and Edgar E. Sánchez and Matteo Sonza Reorda}
}
@article{journals/et/KaramS93,
  title = {Functional versus random test generation for sequential circuits},
  pages = {33-41},
  year = {1993},
  volume = {4},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/BF00971938},
  author = {Margot Karam and Gabriele Saucier}
}
@article{journals/et/SimionovskiVGW15,
  title = {Impact of Total Ionizing Dose on Bulk Built-In Current Sensors with Dynamic Storage Cell},
  pages = {411-417},
  year = {2015},
  volume = {31},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-015-5537-1},
  author = {Alexandre Simionovski and Rafael Galhardo Vaz and Odair Lelis Goncalez and Gilson I. Wirth}
}
@article{journals/et/Jarwala97,
  title = {Designing "Dual Personality" IEEE 1149.1 Compliant Multi-Chip Modules},
  pages = {77-86},
  year = {1997},
  volume = {10},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008274631859},
  author = {Najmi T. Jarwala}
}
@article{journals/et/DasnurkarA12,
  title = {Calibration Enabled Scalable Current Sensor Module for Quiescent Current Testing},
  pages = {697-704},
  year = {2012},
  volume = {28},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-012-5327-y},
  author = {Sachin Dileep Dasnurkar and Jacob A. Abraham}
}
@article{journals/et/LarssonP02,
  title = {An Integrated Framework for the Design and Optimization of SOC Test Solutions},
  pages = {385-400},
  year = {2002},
  volume = {18},
  journal = {J. Electronic Testing},
  number = {4-5},
  doi = {10.1023/A:1016589322936},
  author = {Erik Larsson and Zebo Peng}
}
@article{journals/et/X12,
  title = {Test Technology Newsletter},
  pages = {153-154},
  year = {2012},
  volume = {28},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-012-5288-1},
  author = {}
}
@article{journals/et/HuangKYH11,
  title = {Histogram-Based Calibration of Capacitor Mismatch and Comparator Offset for 1-Bit/Stage Pipelined ADCs},
  pages = {441-453},
  year = {2011},
  volume = {27},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-011-5231-x},
  author = {Xuan-Lun Huang and Ping-Ying Kang and Yuan-Chi Yu and Jiun-Lang Huang}
}
@article{journals/et/XiaSPS13,
  title = {Low Cost Time Efficient Multi-tone Test Signal Generation Using OFDM Technique},
  pages = {893-901},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-013-5414-8},
  author = {Tian Xia and Rohit Shetty and Timothy Platt and Mustapha Slamani}
}
@article{journals/et/JacobA92,
  title = {Multiple fault detection in two-level multi-output circuits},
  pages = {171-173},
  year = {1992},
  volume = {3},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/BF00137254},
  author = {James Jacob and Vishwani D. Agrawal}
}
@article{journals/et/Agrawal15a,
  title = {Editorial},
  pages = {123},
  year = {2015},
  volume = {31},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-015-5522-8},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/FoucardPV11,
  title = {Reliability Limits of TMR Implemented in a SRAM-based FPGA: Heavy Ion Measures vs. Fault Injection Predictions},
  pages = {627-633},
  year = {2011},
  volume = {27},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-011-5245-4},
  author = {Gilles Foucard and Paul Peronnard and Raoul Velazco}
}
@article{journals/et/Nikolos98,
  title = {Self-Testing Embedded Two-Rail Checkers},
  pages = {69-79},
  year = {1998},
  volume = {12},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008281822966},
  author = {Dimitris Nikolos}
}
@article{journals/et/GranhaugA08,
  title = {Improving Yield and Defect Tolerance in Subthreshold CMOS Through Output-Wired Redundancy},
  pages = {157-163},
  year = {2008},
  volume = {24},
  journal = {J. Electronic Testing},
  number = {1-3},
  doi = {10.1007/s10836-007-5027-1},
  author = {Kristian Granhaug and Snorre Aunet}
}
@article{journals/et/Agrawal08c,
  title = {Editorial},
  pages = {505-506},
  year = {2008},
  volume = {24},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-008-5093-z},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/RayBAW13,
  title = {Guest Editorial: Test and Verification Challenges for Future Microprocessors and SoC Designs},
  pages = {621-623},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-013-5411-y},
  author = {Sandip Ray and Jay Bhadra and Magdy S. Abadir and Li-C. Wang}
}
@article{journals/et/ChoJSP93,
  title = {Synchronizing sequences and symbolic traversal techniques in test generation},
  pages = {19-31},
  year = {1993},
  volume = {4},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/BF00971937},
  author = {Hyunwoo Cho and Seh-Woong Jeong and Fabio Somenzi and Carl Pixley}
}
@article{journals/et/HaberlK95,
  title = {HIST: A hierarchical self test methodology for chips, boards, and systems},
  pages = {85-106},
  year = {1995},
  volume = {6},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/BF00993132},
  author = {Oliver F. Haberl and Thomas Kropf}
}
@article{journals/et/DuanVZCG12,
  title = {On Chip Signal Generators for Low Overhead ADC BIST},
  pages = {615-623},
  year = {2012},
  volume = {28},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-012-5320-5},
  author = {Jingbo Duan and Bharath K. Vasan and Chen Zhao and Degang Chen and Randall L. Geiger}
}
@article{journals/et/YuTXS15,
  title = {A New On-chip Signal Generator for Charge-Based Capacitance Measurement Circuit},
  pages = {329-333},
  year = {2015},
  volume = {31},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-015-5526-4},
  author = {Xiao Peng Yu and Rong Qian Tian and Wen Lin Xu and Zheng Shi}
}
@article{journals/et/Lee93,
  title = {A hierarchical analog test bus framework for testing mixed-signal integrated circuits and printed circuit boards},
  pages = {361-368},
  year = {1993},
  volume = {4},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/BF00972160},
  author = {Nai-Chi Lee}
}
@article{journals/et/HoraSEL03,
  title = {On a Statistical Fault Diagnosis Approach Enabling Fast Yield Ramp-Up},
  pages = {369-376},
  year = {2003},
  volume = {19},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1023/A:1024636424035},
  author = {Camelia Hora and Rene Segers and Stefan Eichenberger and Maurice Lousberg}
}
@article{journals/et/TehranipourFNM04,
  title = {A Low-Cost At-Speed BIST Architecture for Embedded Processor and SRAM Cores},
  pages = {155-168},
  year = {2004},
  volume = {20},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1023/B:JETT.0000023679.08518.bf},
  author = {Mohammad H. Tehranipour and Seid Mehdi Fakhraie and Zainalabedin Navabi and M. R. Movahedin}
}
@article{journals/et/NavabiMLL04,
  title = {Using RT Level Component Descriptions for Single Stuck-at Hierarchical Fault Simulation},
  pages = {575-589},
  year = {2004},
  volume = {20},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10677-004-4247-z},
  author = {Zainalabedin Navabi and Shahrzad Mirkhani and Meisam Lavasani and Fabrizio Lombardi}
}
@article{journals/et/Agrawal09a,
  title = {Editorial},
  pages = {209},
  year = {2009},
  volume = {25},
  journal = {J. Electronic Testing},
  number = {4-5},
  doi = {10.1007/s10836-009-5111-9},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/SterponeRVKC07,
  title = {Evaluating Different Solutions to Design Fault Tolerant Systems with SRAM-based FPGAs},
  pages = {47-54},
  year = {2007},
  volume = {23},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-006-0403-9},
  author = {Luca Sterpone and Matteo Sonza Reorda and Massimo Violante and Fernanda Lima Kastensmidt and Luigi Carro}
}
@article{journals/et/OckunzziP98,
  title = {Testability Enhancement for Control-Flow Intensive Behaviors},
  pages = {239-257},
  year = {1998},
  volume = {13},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1008381718989},
  author = {Kelly A. Ockunzzi and Christos A. Papachristou}
}
@article{journals/et/Chakrabarty02,
  title = {Guest Editorial},
  pages = {363},
  year = {2002},
  volume = {18},
  journal = {J. Electronic Testing},
  number = {4-5},
  doi = {10.1023/A:1016588005189},
  author = {Krishnendu Chakrabarty}
}
@article{journals/et/OmanaRM04,
  title = {Model for Transient Fault Susceptibility of Combinational Circuits},
  pages = {501-509},
  year = {2004},
  volume = {20},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1023/B:JETT.0000042514.37566.6d},
  author = {Martin Omaña and Daniele Rossi and Cecilia Metra}
}
@article{journals/et/Mendez-RiveraVSS05,
  title = {An On-Chip Spectrum Analyzer for Analog Built-In Testing},
  pages = {205-219},
  year = {2005},
  volume = {21},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-005-6351-y},
  author = {Marcia G. Méndez-Rivera and Alberto Valdes-Garcia and José Silva-Martínez and Edgar Sánchez-Sinencio}
}
@article{journals/et/KavithamaniMD12,
  title = {Fault Detection of Analog Circuits Using Network Parameters},
  pages = {257-261},
  year = {2012},
  volume = {28},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-012-5284-5},
  author = {Ashok Kavithamani and Venugopal Manikandan and Nanjundappan Devarajan}
}
@article{journals/et/KimTH91,
  title = {BIDES: A BIST design expert system},
  pages = {165-179},
  year = {1991},
  volume = {2},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/BF00133501},
  author = {Kwanghyun Kim and Joseph G. Tront and Dong Sam Ha}
}
@article{journals/et/Agrawal09b,
  title = {Editorial},
  pages = {285},
  year = {2009},
  volume = {25},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-009-5120-8},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/FalconerGMKNG10,
  title = {Using Evolutionary Algorithms for Signal Integrity Assessment of High-Speed Data Buses},
  pages = {297-305},
  year = {2010},
  volume = {26},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-010-5141-3},
  author = {Maynard Falconer and Garrison W. Greenwood and Kristina Morgan and Kiran Kumar Kamisetty and Adam Norman and Konika Ganguly}
}
@article{journals/et/X13,
  title = {New Editors, 2013},
  pages = {3},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-013-5354-3},
  author = {}
}
@article{journals/et/IzosimovGLPFPF12,
  title = {Time-Constraint-Aware Optimization of Assertions in Embedded Software},
  pages = {469-486},
  year = {2012},
  volume = {28},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-012-5316-1},
  author = {Viacheslav Izosimov and Giuseppe Di Guglielmo and Michele Lora and Graziano Pravadelli and Franco Fummi and Zebo Peng and Masahiro Fujita}
}
@article{journals/et/NoiaCM12,
  title = {Optimization Methods for Post-Bond Testing of 3D Stacked ICs},
  pages = {103-120},
  year = {2012},
  volume = {28},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-011-5233-8},
  author = {Brandon Noia and Krishnendu Chakrabarty and Erik Jan Marinissen}
}
@article{journals/et/Agrawal01a,
  title = {Editorial},
  pages = {203},
  year = {2001},
  volume = {17},
  journal = {J. Electronic Testing},
  number = {3-4},
  doi = {10.1023/A:1012287223988},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/Savir00,
  title = {Distributed BIST Architecture to Combat Delay Faults},
  pages = {369-380},
  year = {2000},
  volume = {16},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1023/A:1008370019685},
  author = {Jacob Savir}
}
@article{journals/et/RahmanPWXW15,
  title = {On-Wafer Calibration Technique for High Frequency Measurement with Simultaneous Voltage and Current Tuning},
  pages = {67-73},
  year = {2015},
  volume = {31},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-014-5496-y},
  author = {B. M. Farid Rahman and Yujia Peng and TengXing Wang and Tian Xia and Guoan Wang}
}
@article{journals/et/GoncalvesBBLSH11,
  title = {Fault Detection, Diagnosis and Prediction in Electrical Valves Using Self-Organizing Maps},
  pages = {551-564},
  year = {2011},
  volume = {27},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-011-5220-0},
  author = {Luiz Fernando Gonçalves and Jefferson Luiz Bosa and Tiago Roberto Balen and Marcelo Lubaszewski and Eduardo Luis Schneider and Renato V. B. Henriques}
}
@article{journals/et/VedulaABT03,
  title = {A Hierarchical Test Generation Approach Using Program Slicing Techniques on Hardware Description Languages},
  pages = {149-160},
  year = {2003},
  volume = {19},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1023/A:1022885523034},
  author = {Vivekananda M. Vedula and Jacob A. Abraham and Jayanta Bhadra and Raghuram S. Tupuri}
}
@article{journals/et/Bardell90,
  title = {Design considerations for Parallel pseudoRandom Pattern Generators},
  pages = {73-87},
  year = {1990},
  volume = {1},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/BF00134016},
  author = {Paul H. Bardell}
}
@article{journals/et/WangC07,
  title = {Built-in Self-test and Defect Tolerance in Molecular Electronics-based Nanofabrics},
  pages = {145-161},
  year = {2007},
  volume = {23},
  journal = {J. Electronic Testing},
  number = {2-3},
  doi = {10.1007/s10836-006-0550-z},
  author = {Zhanglei Wang and Krishnendu Chakrabarty}
}
@article{journals/et/KerkhoffH01,
  title = {Fault Modeling and Fault Simulation in Mixed Micro-Fluidic Microelectronic Systems},
  pages = {427-437},
  year = {2001},
  volume = {17},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1023/A:1012707303725},
  author = {Hans G. Kerkhoff and Hans P. A. Hendriks}
}
@article{journals/et/FazeliFM08,
  title = {Error Detection Enhancement in PowerPC Architecture-based Embedded Processors},
  pages = {21-33},
  year = {2008},
  volume = {24},
  journal = {J. Electronic Testing},
  number = {1-3},
  doi = {10.1007/s10836-007-5017-3},
  author = {Mahdi Fazeli and Reza Farivar and Seyed Ghassem Miremadi}
}
@article{journals/et/UtamaphethaiBS00,
  title = {A Buffer-Oriented Methodology for Microarchitecture Validation},
  pages = {49-65},
  year = {2000},
  volume = {16},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008384521954},
  author = {Noppanunt Utamaphethai and R. D. (Shawn) Blanton and John Paul Shen}
}
@article{journals/et/ChakrabortyA12,
  title = {Data-Driven DPPM Estimation and Adaptive Fault Coverage Calibration Using MATLAB®},
  pages = {869-875},
  year = {2012},
  volume = {28},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-012-5332-1},
  author = {Kanad Chakraborty and Vishwani D. Agrawal}
}
@article{journals/et/MaciiM94,
  title = {A test generation program for sequential circuits},
  pages = {115-119},
  year = {1994},
  volume = {5},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/BF00971967},
  author = {Enrico Macii and Angelo Raffaele Meo}
}
@article{journals/et/Agrawal95a,
  title = {Editorial},
  pages = {147},
  year = {1995},
  volume = {6},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/BF00993081},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/Kim07c,
  title = {Test Technology Newsletter - December 2007},
  pages = {467-468},
  year = {2007},
  volume = {23},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-007-5058-7},
  author = {Bruce C. Kim}
}
@article{journals/et/SyalLIA02,
  title = {CMOS Differential and Absolute Thermal Sensors},
  pages = {295-304},
  year = {2002},
  volume = {18},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1015035222259},
  author = {Ashish Syal and Victor Lee and André Ivanov and Josep Altet}
}
@article{journals/et/MinC00,
  title = {Verification Simulation Acceleration Using Code-Perturbation},
  pages = {83-90},
  year = {2000},
  volume = {16},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008396907842},
  author = {Byeong Min and Gwan Choi}
}
@article{journals/et/LiTW02,
  title = {Diagnostic Data Compression Techniques for Embedded Memories with Built-In Self-Test},
  pages = {515-527},
  year = {2002},
  volume = {18},
  journal = {J. Electronic Testing},
  number = {4-5},
  doi = {10.1023/A:1016557927479},
  author = {Jin-Fu Li and Ruey-Shing Tzeng and Cheng-Wen Wu}
}
@article{journals/et/RaikNU05,
  title = {A New Testability Calculation Method to Guide RTL Test Generation},
  pages = {71-82},
  year = {2005},
  volume = {21},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-005-5288-5},
  author = {Jaan Raik and Tanel Nõmmeots and Raimund Ubar}
}
@article{journals/et/JalonP10,
  title = {ADC Non-Linearity Low-Cost Test Through a Simplified Double-Histogram Method},
  pages = {47-58},
  year = {2010},
  volume = {26},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-009-5130-6},
  author = {Maria Angeles Jalón and Eduardo J. Peralías}
}
@article{journals/et/KunduR90,
  title = {Robust tests for parity trees},
  pages = {191-200},
  year = {1990},
  volume = {1},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/BF00938682},
  author = {Sandip Kundu and Sudhakar M. Reddy}
}
@article{journals/et/LinNB93,
  title = {Generating a family of testable designs using the BILBO methodology},
  pages = {71-89},
  year = {1993},
  volume = {4},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/BF00971941},
  author = {Sen-Pin Lin and Charles Njinda and Melvin A. Breuer}
}
@article{journals/et/KavithamaniMD13,
  title = {Soft Fault Classification of Analog Circuits Using Network Parameters and Neural Networks},
  pages = {237-240},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-013-5370-3},
  author = {Ashok Kavithamani and Venugopal Manikandan and Nanjundappan Devarajan}
}
@article{journals/et/BlantonH97,
  title = {Testability Properties of Divergent Trees},
  pages = {197-209},
  year = {1997},
  volume = {11},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1008262321471},
  author = {R. D. (Shawn) Blanton and John P. Hayes}
}
@article{journals/et/RadP09,
  title = {A Novel Fault Localization Technique Based on Deconvolution and Calibration of Power Pad Transients Signals},
  pages = {169-185},
  year = {2009},
  volume = {25},
  journal = {J. Electronic Testing},
  number = {2-3},
  doi = {10.1007/s10836-008-5092-0},
  author = {Reza M. Rad and Jim Plusquellic}
}
@article{journals/et/FukushiHDL09,
  title = {An Efficient Framework for Scalable Defect Isolation in Large Scale Networks of DNA Self-Assembly},
  pages = {11-23},
  year = {2009},
  volume = {25},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-008-5086-y},
  author = {Masaru Fukushi and Susumu Horiguchi and Luke Demoracski and Fabrizio Lombardi}
}
@article{journals/et/PrasadB95,
  title = {On minimal set of test nodes for fault dictionary of analog circuit fault diagnosis},
  pages = {255-258},
  year = {1995},
  volume = {7},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/BF00995317},
  author = {V. C. Prasad and N. Sarat Chandra Babu}
}
@article{journals/et/Bardell92,
  title = {Discrete logarithms a parallel pseudorandom pattern generator analysis method},
  pages = {17-31},
  year = {1992},
  volume = {3},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/BF00159828},
  author = {Paul H. Bardell}
}
@article{journals/et/ZhangGA12,
  title = {Built-in Self Test of RF Subsystems with Integrated Detectors},
  pages = {557-569},
  year = {2012},
  volume = {28},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-012-5315-2},
  author = {Chaoming Zhang and Ranjit Gharpurey and Jacob A. Abraham}
}
@article{journals/et/MaL08,
  title = {Substrate Testing on a Multi-Site/Multi-Probe ATE},
  pages = {193-201},
  year = {2008},
  volume = {24},
  journal = {J. Electronic Testing},
  number = {1-3},
  doi = {10.1007/s10836-007-5038-y},
  author = {Xiaojun Ma and Fabrizio Lombardi}
}
@article{journals/et/HuangT08,
  title = {Reverse Breakdown Voltage Measurement for Power P+NN+ Rectifier},
  pages = {473-479},
  year = {2008},
  volume = {24},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-007-5054-y},
  author = {Guangyu Huang and Cher Ming Tan}
}
@article{journals/et/ZhaoML99,
  title = {Adaptive Fault Detection and Diagnosis of RAM Interconnects},
  pages = {157-171},
  year = {1999},
  volume = {15},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008396604722},
  author = {Jun Zhao 0005 and Fred J. Meyer and Fabrizio Lombardi}
}
@article{journals/et/BushnellG97,
  title = {A Functional Decomposition Method for Redundancy Identification and Test Generation},
  pages = {175-195},
  year = {1997},
  volume = {10},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1008207423859},
  author = {Michael L. Bushnell and John Giraldi}
}
@article{journals/et/BolchiniPSS02,
  title = {Reliability Properties Assessment at System Level: A Co-Design Framework},
  pages = {351-356},
  year = {2002},
  volume = {18},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1015047524985},
  author = {Cristiana Bolchini and Luigi Pomante and Fabio Salice and Donatella Sciuto}
}
@article{journals/et/Agrawal08b,
  title = {Editorial},
  pages = {421},
  year = {2008},
  volume = {24},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-008-5089-8},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/ChenL95,
  title = {Universal test set generation for CMOS circuits},
  pages = {313-323},
  year = {1995},
  volume = {6},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/BF00996439},
  author = {Beyin Chen and Chung-Len Lee}
}
@article{journals/et/HuangHL06,
  title = {A Low-Cost Jitter Measurement Technique for BIST Applications},
  pages = {219-228},
  year = {2006},
  volume = {22},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-006-8600-0},
  author = {Jiun-Lang Huang and Jui-Jer Huang and Yuan-Shuang Liu}
}
@article{journals/et/BiamonteAP10,
  title = {Fault Models for Quantum Mechanical Switching Networks},
  pages = {499-511},
  year = {2010},
  volume = {26},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-010-5171-x},
  author = {Jacob D. Biamonte and Jeff S. Allen and Marek A. Perkowski}
}
@article{journals/et/CabodiCCPR93,
  title = {An approach to sequential circuit diagnosis based on formal verification techniques},
  pages = {11-17},
  year = {1993},
  volume = {4},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/BF00971936},
  author = {Gianpiero Cabodi and Paolo Camurati and Fulvio Corno and Paolo Prinetto and Matteo Sonza Reorda}
}
@article{journals/et/AsianFLRH11,
  title = {Alternate Test of LNAs Through Ensemble Learning of On-Chip Digital Envelope Signatures},
  pages = {277-288},
  year = {2011},
  volume = {27},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-010-5193-4},
  author = {Manuel J. Barragan Asian and Rafaella Fiorelli and Gildas Leger and Adoración Rueda and José L. Huertas}
}
@article{journals/et/RadhakrishnanO11,
  title = {Adaptive Modeling of Analog/RF Circuits for Efficient Fault Response Evaluation},
  pages = {465-476},
  year = {2011},
  volume = {27},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-011-5221-z},
  author = {Gurusubrahmaniyan Subrahmaniyan Radhakrishnan and Sule Ozev}
}
@article{journals/et/HannuM07,
  title = {Methods of Testing Discrete Semiconductors in the 1149.4 Environment},
  pages = {581-592},
  year = {2007},
  volume = {23},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-007-5007-5},
  author = {Jari Hannu and Markku Moilanen}
}
@article{journals/et/SantosGTT02,
  title = {RTL Design Validation, DFT and Test Pattern Generation for High Defects Coverage},
  pages = {179-187},
  year = {2002},
  volume = {18},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1023/A:1014997610714},
  author = {Marcelino B. Santos and Fernando M. Gonçalves and Isabel C. Teixeira and João Paulo Teixeira}
}
@article{journals/et/SunterR08,
  title = {Noise-Insensitive Digital BIST for any PLL or DLL},
  pages = {461-472},
  year = {2008},
  volume = {24},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-007-5061-z},
  author = {Stephen K. Sunter and Aubin Roy}
}
@article{journals/et/Keren10,
  title = {One-to-Many: Context-Oriented Code for Concurrent Error Detection},
  pages = {337-353},
  year = {2010},
  volume = {26},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-009-5139-x},
  author = {Osnat Keren}
}
@article{journals/et/TranVBDGPW14,
  title = {A New Hybrid Fault-Tolerant Architecture for Digital CMOS Circuits and Systems},
  pages = {401-413},
  year = {2014},
  volume = {30},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-014-5459-3},
  author = {D. A. Tran and Arnaud Virazel and Alberto Bosio and Luigi Dilillo and Patrick Girard and Serge Pravossoudovitch and Hans-Joachim Wunderlich}
}
@article{journals/et/Dervisoglu91,
  title = {Features of a Scan and Clock Resource chip for providing access to board-level test functions},
  pages = {107-115},
  year = {1991},
  volume = {2},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/BF00134947},
  author = {Bulent I. Dervisoglu}
}
@article{journals/et/ChangLC10,
  title = {Calibration and Test Time Reduction Techniques for Digitally-Calibrated Designs: an ADC Case Study},
  pages = {59-71},
  year = {2010},
  volume = {26},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-009-5123-5},
  author = {Hsiu-Ming Chang 0001 and Kuan-Yu Lin and Kwang-Ting (Tim) Cheng}
}
@article{journals/et/Marinissen02,
  title = {The Role of Test Protocols in Automated Test Generation for Embedded-Core-Based System ICs},
  pages = {435-454},
  year = {2002},
  volume = {18},
  journal = {J. Electronic Testing},
  number = {4-5},
  doi = {10.1023/A:1016545607915},
  author = {Erik Jan Marinissen}
}
@article{journals/et/TaiB95,
  title = {A three-stage partial scan design method to ease ATPG},
  pages = {95-104},
  year = {1995},
  volume = {7},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1007/BF00993317},
  author = {Shang-E Tai and Debashis Bhattacharya}
}
@article{journals/et/Tehranipoor07,
  title = {Guest Editorial},
  pages = {115-116},
  year = {2007},
  volume = {23},
  journal = {J. Electronic Testing},
  number = {2-3},
  doi = {10.1007/s10836-006-0641-x},
  author = {Mohammad Tehranipoor}
}
@article{journals/et/LombardiS92,
  title = {Constant testability of combinational cellular tree structures},
  pages = {139-148},
  year = {1992},
  volume = {3},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/BF00137251},
  author = {Fabrizio Lombardi and Donatella Sciuto}
}
@article{journals/et/ChiusanoCP99,
  title = {Exploiting Behavioral Information in Gate-Level ATPG},
  pages = {141-148},
  year = {1999},
  volume = {14},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008322011010},
  author = {Silvia Chiusano and Fulvio Corno and Paolo Prinetto}
}
@article{journals/et/KatohKCWLLK14,
  title = {A Small Chip Area Stochastic Calibration for TDC Using Ring Oscillator},
  pages = {653-663},
  year = {2014},
  volume = {30},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-014-5486-0},
  author = {Kentaroh Katoh and Yutaro Kobayashi and Takeshi Chujo and Junshan Wang and Ensi Li and Congbing Li and Haruo Kobayashi}
}
@article{journals/et/BolchiniMRSSSV08,
  title = {Software and Hardware Techniques for SEU Detection in IP Processors},
  pages = {35-44},
  year = {2008},
  volume = {24},
  journal = {J. Electronic Testing},
  number = {1-3},
  doi = {10.1007/s10836-007-5028-0},
  author = {Cristiana Bolchini and Antonio Miele and Fabio Rebaudengo and Fabio Salice and Donatella Sciuto and Luca Sterpone and Massimo Violante}
}
@article{journals/et/PeraliasRH01,
  title = {New BIST Schemes for Structural Testing of Pipelined Analog to Digital Converters},
  pages = {373-383},
  year = {2001},
  volume = {17},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1023/A:1012747017838},
  author = {Eduardo J. Peralías and Adoración Rueda and José Luis Huertas}
}
@article{journals/et/BrzozowskiJ92,
  title = {A model for sequential machine testing and diagnosis},
  pages = {219-234},
  year = {1992},
  volume = {3},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/BF00134732},
  author = {Janusz A. Brzozowski and Helmut Jürgensen}
}
@article{journals/et/ValderasECOG09,
  title = {SET Emulation Under a Quantized Delay Model},
  pages = {107-116},
  year = {2009},
  volume = {25},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-008-5081-3},
  author = {Mario García-Valderas and Luis Entrena and Raúl Fernández Cardenal and Celia López-Ongil and Marta Portela-García}
}
@article{journals/et/ChenGB02,
  title = {Test Generation for Crosstalk-Induced Faults: Framework and Computational Results},
  pages = {17-28},
  year = {2002},
  volume = {18},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1023/A:1013771821826},
  author = {Wei-Yu Chen and Sandeep K. Gupta and Melvin A. Breuer}
}
@article{journals/et/Hirabayashi96,
  title = {Hazard simulation of sequential circuits},
  pages = {215-217},
  year = {1996},
  volume = {8},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/BF02341825},
  author = {Kanji Hirabayashi}
}
@article{journals/et/RahamanDB06,
  title = {Implementing Symmetric Functions with Hierarchical Modules for Stuck-At and Path-Delay Fault Testability},
  pages = {125-142},
  year = {2006},
  volume = {22},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-006-6674-3},
  author = {Hafizur Rahaman and Debesh K. Das and Bhargab B. Bhattacharya}
}
@article{journals/et/AgrawalC90,
  title = {Finite state machine synthesis with embedded test function},
  pages = {221-228},
  year = {1990},
  volume = {1},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/BF00153859},
  author = {Vishwani D. Agrawal and Kwang-Ting Cheng}
}
@article{journals/et/LiX13,
  title = {Analog Circuits Fault Detection Using Cross-Entropy Approach},
  pages = {115-120},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-012-5344-x},
  author = {Xifeng Li and Yongle Xie}
}
@article{journals/et/X13a,
  title = {2012 JETTA Reviewers},
  pages = {5-6},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-013-5350-7},
  author = {}
}
@article{journals/et/LiCF00,
  title = {LFSR-Based Deterministic TPG for Two-Pattern Testing},
  pages = {419-426},
  year = {2000},
  volume = {16},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1023/A:1008356313212},
  author = {Xiaowei Li 0001 and Paul Y. S. Cheung and Hideo Fujiwara}
}
@article{journals/et/ButtrickK12,
  title = {On Testing Prebond Dies with Incomplete Clock Networks in a 3D IC Using DLLs},
  pages = {93-101},
  year = {2012},
  volume = {28},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-011-5262-3},
  author = {Michael Buttrick and Sandip Kundu}
}
@article{journals/et/Al-GayemLRB11,
  title = {Test Strategies for Electrode Degradation in Bio-Fluidic Microsystems},
  pages = {57-68},
  year = {2011},
  volume = {27},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-010-5180-9},
  author = {Qais Al-Gayem and Hongyuan Liu and Andrew Richardson and Nick Burd}
}
@article{journals/et/MarinissenKLMRZ02,
  title = {On IEEE P1500's Standard for Embedded Core Test},
  pages = {365-383},
  year = {2002},
  volume = {18},
  journal = {J. Electronic Testing},
  number = {4-5},
  doi = {10.1023/A:1016585206097},
  author = {Erik Jan Marinissen and Rohit Kapur and Maurice Lousberg and Teresa L. McLaurin and Mike Ricchetti and Yervant Zorian}
}
@article{journals/et/Ivanov03d,
  title = {Test Technology Technical Council Newsletter},
  pages = {365-366},
  year = {2003},
  volume = {19},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1023/A:1024668122044},
  author = {André Ivanov}
}
@article{journals/et/AyariV00,
  title = {Test Cycle Count Reduction in a Parallel Scan BIST Environment},
  pages = {409-418},
  year = {2000},
  volume = {16},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1023/A:1008304329142},
  author = {Bechir Ayari and Prab Varma}
}
@article{journals/et/LienB93,
  title = {Test program synthesis for modules and chips having boundary scan},
  pages = {159-180},
  year = {1993},
  volume = {4},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/BF00971645},
  author = {Jung-Cheun Lien and Melvin A. Breuer}
}
@article{journals/et/LongTW12,
  title = {Diagnostics of Filtered Analog Circuits with Tolerance Based on LS-SVM Using Frequency Features},
  pages = {291-300},
  year = {2012},
  volume = {28},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-011-5275-y},
  author = {Bing Long and Shulin Tian and Houjun Wang}
}
@article{journals/et/Agrawal07,
  title = {Editorial},
  pages = {5},
  year = {2007},
  volume = {23},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-007-0750-1},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/WenMSKWSK08,
  title = {Low Capture Switching Activity Test Generation for Reducing IR-Drop in At-Speed Scan Testing},
  pages = {379-391},
  year = {2008},
  volume = {24},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-007-5033-3},
  author = {Xiaoqing Wen and Kohei Miyase and Tatsuya Suzuki and Seiji Kajihara and Laung-Terng Wang and Kewal K. Saluja and Kozo Kinoshita}
}
@article{journals/et/JoneD90,
  title = {Multiple-output parity bit signature for exhaustive testing},
  pages = {175-178},
  year = {1990},
  volume = {1},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/BF00137393},
  author = {Wen-Ben Jone and Sunil R. Das}
}
@article{journals/et/UpadhyayaVSGKBM08,
  title = {Design Considerations for High Performance RF Cores Based on Process Variation Study},
  pages = {143-155},
  year = {2008},
  volume = {24},
  journal = {J. Electronic Testing},
  number = {1-3},
  doi = {10.1007/s10836-007-5019-1},
  author = {Shambhu J. Upadhyaya and Nandakumar P. Venugopal and Nihal Shastry and Srinivasan Gopalakrishnan and Bharath V. Kuppuswamy and Rana Bhowmick and Prerna Mayor}
}
@article{journals/et/HamdiouiAGR03,
  title = {Dynamic Faults in Random-Access-Memories: Concept, Fault Models and Tests},
  pages = {195-205},
  year = {2003},
  volume = {19},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1023/A:1022802010738},
  author = {Said Hamdioui and Zaid Al-Ars and A. J. van de Goor and Mike Rodgers}
}
@article{journals/et/Vranken00,
  title = {Debug Facilities in the TriMedia CPU64 Architecture},
  pages = {301-308},
  year = {2000},
  volume = {16},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1008307818771},
  author = {Harald P. E. Vranken}
}
@article{journals/et/SpinksCBZ04,
  title = {Generation and Verification of Tests for Analog Circuits Subject to Process Parameter Deviations},
  pages = {11-23},
  year = {2004},
  volume = {20},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1023/B:JETT.0000009310.48706.b7},
  author = {Stephen J. Spinks and Chris D. Chalk and Ian M. Bell and Mark Zwolinski}
}
@article{journals/et/Agrawal03a,
  title = {Editorial},
  pages = {95},
  year = {2003},
  volume = {19},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1023/A:1022817018490},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/JoshiV13,
  title = {Guest Editorial},
  pages = {259-260},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-013-5390-z},
  author = {Prashant D. Joshi and Massimo Violante}
}
@article{journals/et/VrankenWFL02,
  title = {Enhanced Reduced Pin-Count Test for Full-Scan Design},
  pages = {129-143},
  year = {2002},
  volume = {18},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1023/A:1014989408897},
  author = {Harald P. E. Vranken and Tom Waayers and Hérvé Fleury and David Lelouvier}
}
@article{journals/et/ChunKKK06,
  title = {An Efficient Dictionary Organization for Maximum Diagnosis},
  pages = {37-48},
  year = {2006},
  volume = {22},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-006-5854-x},
  author = {Sunghoon Chun and Sangwook Kim and Hong-Sik Kim and Sungho Kang}
}
@article{journals/et/BolchiniMS13,
  title = {Autonomous Fault-Tolerant Systems onto SRAM-based FPGA Platforms},
  pages = {779-793},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-013-5418-4},
  author = {Cristiana Bolchini and Antonio Miele and Chiara Sandionigi}
}
@article{journals/et/GattikerM97,
  title = {Smart Substrate MCMs},
  pages = {39-53},
  year = {1997},
  volume = {10},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008218414112},
  author = {Anne E. Gattiker and Wojciech Maly}
}
@article{journals/et/FerriPBC12,
  title = {NBTI-Aware Data Allocation Strategies for Scratchpad Based Embedded Systems},
  pages = {349-363},
  year = {2012},
  volume = {28},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-012-5295-2},
  author = {Cesare Ferri and Dimitra Papagiannopoulou and R. Iris Bahar and Andrea Calimera}
}
@article{journals/et/AbderrahmanKC96,
  title = {Optimization-based multifrequency test generation for analog circuits},
  pages = {59-73},
  year = {1996},
  volume = {9},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1007/BF00137565},
  author = {Abdessatar Abderrahman and Bozena Kaminska and Eduard Cerny}
}
@article{journals/et/X13e,
  title = {Test Technology Newsletter},
  pages = {455-456},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-013-5395-7},
  author = {}
}
@article{journals/et/SuW04,
  title = {A Graph-Based Approach to Power-Constrained SOC Test Scheduling},
  pages = {45-60},
  year = {2004},
  volume = {20},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1023/B:JETT.0000009313.23362.fd},
  author = {Chih-Pin Su and Cheng-Wen Wu}
}
@article{journals/et/PascaANB12,
  title = {CSL: Configurable Fault Tolerant Serial Links for Inter-die Communication in 3D Systems},
  pages = {137-150},
  year = {2012},
  volume = {28},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-011-5260-5},
  author = {Vladimir Pasca and Lorena Anghel and Michael Nicolaidis and Mounir Benabdenbi}
}
@article{journals/et/CattellZ95,
  title = {Minimal cost one-dimensional linear hybrid cellular automata of degree through 500},
  pages = {255-258},
  year = {1995},
  volume = {6},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/BF00993091},
  author = {Kevin Cattell and Shujian Zhang}
}
@article{journals/et/JiangP03,
  title = {Performance Comparison of VLV, ULV, and ECR Tests},
  pages = {137-147},
  year = {2003},
  volume = {19},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1023/A:1022881322125},
  author = {Wanli Jiang and Eric Peterson}
}
@article{journals/et/KeezerGMD10,
  title = {Low-Cost 20 Gbps Digital Test Signal Synthesis Using SiGe and InP Logic},
  pages = {87-96},
  year = {2010},
  volume = {26},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-009-5124-4},
  author = {David C. Keezer and Carl Gray and Dany Minier and Patrice Ducharme}
}
@article{journals/et/WangA98,
  title = {Test Generation Based on High-Level Assertion Specification for PowerPCTM Microprocessor Embedded Arrays},
  pages = {121-135},
  year = {1998},
  volume = {13},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1023/A:1008353704141},
  author = {Li-C. Wang and Magdy S. Abadir}
}
@article{journals/et/Ubar03,
  title = {Design Error Diagnosis with Re-Synthesis in Combinational Circuits},
  pages = {73-82},
  year = {2003},
  volume = {19},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1023/A:1021948013402},
  author = {Raimund Ubar}
}
@article{journals/et/JeffreyCRPLR05,
  title = {The Integration of On-Line Monitoring and Reconfiguration Functions into a Safety Critical Automotive Electronic Control Unit},
  pages = {405-416},
  year = {2005},
  volume = {21},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-005-1272-3},
  author = {Carl Jeffrey and Reuben Cutajar and Andrew Richardson and Stephen Prosser and M. Lickess and Stephen Riches}
}
@article{journals/et/RossiOGMJG13,
  title = {Low Cost Concurrent Error Detection Strategy for the Control Logic of High Performance Microprocessors and Its Application to the Instruction Decoder},
  pages = {401-413},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-013-5355-2},
  author = {Daniele Rossi and Martin Omaña and G. Garrammone and Cecilia Metra and Abhijit Jas and Rajesh Galivanche}
}
@article{journals/et/Piestrak98,
  title = {Design of Self-Testing Checkers for m-out-of-n Codes Using Parallel Counters},
  pages = {63-68},
  year = {1998},
  volume = {12},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008273606127},
  author = {Stanislaw J. Piestrak}
}
@article{journals/et/LazzariRA07,
  title = {A Case Study on Phase-Locked Loop Automatic Layout Generation and Transient Fault Injection Analysis},
  pages = {625-633},
  year = {2007},
  volume = {23},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-007-5055-x},
  author = {Cristiano Lazzari and Ricardo A. L. Reis and Lorena Anghel}
}
@article{journals/et/MoonH10,
  title = {Learning from Constraints for Formal Property Checking},
  pages = {243-259},
  year = {2010},
  volume = {26},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-010-5143-1},
  author = {In-Ho Moon and Kevin Harer}
}
@article{journals/et/GiassaKGPKR10,
  title = {Applications for Low Frequency Impedance Analysis Systems},
  pages = {139-144},
  year = {2010},
  volume = {26},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-009-5125-3},
  author = {Matthew Giassa and Ajit Khosla and Bonnie L. Gray and Ash Parameswaran and Kirpal Kohli and Ramani Ramaseshan}
}
@article{journals/et/VockETO14,
  title = {The Use of Software Engineering Methods for Efficacious Test Program Creation: A Supportive Evidence Based Case Study},
  pages = {457-467},
  year = {2014},
  volume = {30},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-014-5462-8},
  author = {Stefan R. Vock and Omar Escalona and Colin Turner and Frank J. Owens}
}
@article{journals/et/MoundanosA99,
  title = {On Design Validation Using Verification Technology},
  pages = {173-189},
  year = {1999},
  volume = {15},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008300821561},
  author = {Dinos Moundanos and Jacob A. Abraham}
}
@article{journals/et/DattaGSAd08,
  title = {Controllability of Static CMOS Circuits for Timing Characterization},
  pages = {481-496},
  year = {2008},
  volume = {24},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-007-5059-6},
  author = {Ramyanshu Datta and Ravi Gupta and Antony Sebastine and Jacob A. Abraham and Manuel A. d'Abreu}
}
@article{journals/et/MarzoccaC02,
  title = {Mixed-Signal Circuit Classification in a Pseudo-Random Testing Scheme},
  pages = {333-342},
  year = {2002},
  volume = {18},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1015091324076},
  author = {Cristoforo Marzocca and Francesco Corsi}
}
@article{journals/et/CiminoLMTDB07,
  title = {A Robust 130 nm-CMOS Built-In Current Sensor Dedicated to RF Applications},
  pages = {593-603},
  year = {2007},
  volume = {23},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-007-5025-3},
  author = {Mikael Cimino and Hervé Lapuyade and M. De Matos and Thierry Taris and Yann Deval and Jean-Baptiste Begueret}
}
@article{journals/et/Agrawal10,
  title = {Editorial},
  pages = {1-2},
  year = {2010},
  volume = {26},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-009-5132-4},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/RajabzadehMM04,
  title = {Error Detection Enhancement in COTS Superscalar Processors with Performance Monitoring Features},
  pages = {553-567},
  year = {2004},
  volume = {20},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1023/B:JETT.0000042519.31454.1b},
  author = {Amir Rajabzadeh and Seyed Ghassem Miremadi and Mirzad Mohandespour}
}
@article{journals/et/ZhaoC11,
  title = {Fault Diagnosis in Lab-on-Chip Using Digital Microfluidic Logic Gates},
  pages = {69-83},
  year = {2011},
  volume = {27},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-010-5190-7},
  author = {Yang Zhao and Krishnendu Chakrabarty}
}
@article{journals/et/BonhommeGGLPV06,
  title = {A Gated Clock Scheme for Low Power Testing of Logic Cores},
  pages = {89-99},
  year = {2006},
  volume = {22},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-006-6259-1},
  author = {Yannick Bonhomme and Patrick Girard and Loïs Guiller and Christian Landrault and Serge Pravossoudovitch and Arnaud Virazel}
}
@article{journals/et/HaehnK97,
  title = {Failure Analysis of VLSI by IDDQ Testing},
  pages = {273-283},
  year = {1997},
  volume = {11},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1008222607359},
  author = {Steven Haehn and T. S. Kalkur}
}
@article{journals/et/Kagaris05,
  title = {Phase Shifter Merging},
  pages = {161-168},
  year = {2005},
  volume = {21},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-005-6145-2},
  author = {Dimitri Kagaris}
}
@article{journals/et/GrossoHSRTM12,
  title = {Software-Based Testing for System Peripherals},
  pages = {189-200},
  year = {2012},
  volume = {28},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-012-5287-2},
  author = {Michelangelo Grosso and Wilson Javier Perez Holguin and Ernesto Sánchez and Matteo Sonza Reorda and Alberto Paolo Tonda and J. Velasco Medina}
}
@article{journals/et/SasakiNI08,
  title = {Circuit and Latch Capable of Masking Soft Errors with Schmitt Trigger},
  pages = {11-19},
  year = {2008},
  volume = {24},
  journal = {J. Electronic Testing},
  number = {1-3},
  doi = {10.1007/s10836-007-5034-2},
  author = {Yoichi Sasaki 0001 and Kazuteru Namba and Hideo Ito}
}
@article{journals/et/NarayananZT10,
  title = {Using Stochastic Differential Equation for Verification of Noise in Analog/RF Circuits},
  pages = {97-109},
  year = {2010},
  volume = {26},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-009-5137-z},
  author = {Rajeev Narayanan and Mohamed H. Zaki and Sofiène Tahar}
}
@article{journals/et/ChenET15,
  title = {Formal Quantification of the Register Vulnerabilities to Soft Error in RTL Control Paths},
  pages = {193-206},
  year = {2015},
  volume = {31},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-015-5519-3},
  author = {Liang Chen and Mojtaba Ebrahimi and Mehdi Baradaran Tahoori}
}
@article{journals/et/Agrawal97c,
  title = {Editorial},
  pages = {107},
  year = {1997},
  volume = {11},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1023/A:1008281020716},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/MukherjeeK98,
  title = {Versatile BIST: An Integrated Approach to On-line/Off-line BIST for Data-Dominated Architectures},
  pages = {189-200},
  year = {1998},
  volume = {13},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1023/A:1008361905958},
  author = {Nilanjan Mukherjee and Ramesh Karri}
}
@article{journals/et/PapachristouBL98,
  title = {High-Level Test Synthesis for Behavioral and Structural Designs},
  pages = {167-188},
  year = {1998},
  volume = {13},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1023/A:1008309921888},
  author = {Christos A. Papachristou and Mikhail Baklashov and Kowen Lai}
}
@article{journals/et/Gizdarski11,
  title = {Construction and Analysis of Augmented Time Compactors},
  pages = {109-122},
  year = {2011},
  volume = {27},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-011-5211-1},
  author = {Emil Gizdarski}
}
@article{journals/et/SaposhnikovMSG99,
  title = {Experimental Results for Self-Dual Multi-Output Combinational Circuits},
  pages = {295-300},
  year = {1999},
  volume = {14},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1008370405607},
  author = {Vl. V. Saposhnikov and V. Moshanin and V. V. Saposhnikov and Michael Gössel}
}
@article{journals/et/AzaisBBR01,
  title = {A Low-Cost BIST Architecture for Linear Histogram Testing of ADCs},
  pages = {139-147},
  year = {2001},
  volume = {17},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1023/A:1011173710479},
  author = {Florence Azaïs and Serge Bernard and Yves Bertrand and Michel Renovell}
}
@article{journals/et/MrugalskiRWPT07,
  title = {Isolation of Failing Scan Cells through Convolutional Test Response Compaction},
  pages = {35-45},
  year = {2007},
  volume = {23},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-006-9524-4},
  author = {Grzegorz Mrugalski and Janusz Rajski and Chen Wang and Artur Pogiel and Jerzy Tyszer}
}
@article{journals/et/ChakrabortyM94,
  title = {Technology and layout-related testing of static random-access memories},
  pages = {347-365},
  year = {1994},
  volume = {5},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/BF00972519},
  author = {Kanad Chakraborty and Pinaki Mazumder}
}
@article{journals/et/ChakravartyGV96,
  title = {Diagnostic simulation of stuck-at faults in combinational circuits},
  pages = {87-97},
  year = {1996},
  volume = {8},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/BF00136078},
  author = {Sreejit Chakravarty and Yiming Gong and Srikanth Venkataraman}
}
@article{journals/et/LubaszewskiRS07,
  title = {Guest Editorial},
  pages = {469},
  year = {2007},
  volume = {23},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-007-5057-8},
  author = {Marcelo Lubaszewski and Andrew Richardson and C. C. Su}
}
@article{journals/et/CoorayC96,
  title = {Guaranteed fault detection sequences for single transition faults in finite state machine models using concurrent fault simulation},
  pages = {261-273},
  year = {1996},
  volume = {8},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/BF00133388},
  author = {Niranjan L. Cooray and Edward W. Czeck}
}
@article{journals/et/DasGWM06,
  title = {Towards Fault-Tolerant RF Front Ends},
  pages = {371-386},
  year = {2006},
  volume = {22},
  journal = {J. Electronic Testing},
  number = {4-6},
  doi = {10.1007/s10836-006-9443-4},
  author = {Tejasvi Das and Anand Gopalan and Clyde Washburn and P. R. Mukund}
}
@article{journals/et/Stiffler98,
  title = {On-Line Fault Monitoring},
  pages = {21-27},
  year = {1998},
  volume = {12},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008201032535},
  author = {Jack J. Stiffler}
}
@article{journals/et/Agrawal04b,
  title = {Editorial},
  pages = {219},
  year = {2004},
  volume = {20},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/B:JETT.0000029482.15751.cd},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/PaschalisGG98,
  title = {Concurrent Delay Testing in Totally Self-Checking Systems},
  pages = {55-61},
  year = {1998},
  volume = {12},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008213304310},
  author = {Antonis M. Paschalis and Dimitris Gizopoulos and Nikolaos Gaitanis}
}
@article{journals/et/MarquezTSC11,
  title = {A Functional Verification Methodology Based on Parameter Domains for Efficient Input Stimuli Generation and Coverage Modeling},
  pages = {485-503},
  year = {2011},
  volume = {27},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-011-5225-8},
  author = {Carlos Ivan Castro Marquez and Edgar Leonardo Romero Tobar and Marius Strum and Wang Jiang Chau}
}
@article{journals/et/TanR14,
  title = {Verilog HDL Simulator Technology: A Survey},
  pages = {255-269},
  year = {2014},
  volume = {30},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-014-5449-5},
  author = {Tze Sin Tan and Bakhtiar Affendi Rosdi}
}
@article{journals/et/KalligerosKBN02,
  title = {On-the-Fly Reseeding: A New Reseeding Technique for Test-Per-Clock BIST},
  pages = {315-332},
  year = {2002},
  volume = {18},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1015039323168},
  author = {Emmanouil Kalligeros and Xrysovalantis Kavousianos and Dimitris Bakalis and Dimitris Nikolos}
}
@article{journals/et/AminianA01a,
  title = {Fault Diagnosis of Nonlinear Analog Circuits Using Neural Networks with Wavelet and Fourier Transforms as Preprocessors},
  pages = {471-481},
  year = {2001},
  volume = {17},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1023/A:1012864504306},
  author = {Farzan Aminian and Mehran Aminian}
}
@article{journals/et/KacN07,
  title = {Oscillation Test Scheme of SC Biquad Filters Based on Internal Reconfiguration},
  pages = {485-495},
  year = {2007},
  volume = {23},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-007-5012-8},
  author = {Uros Kac and Franc Novak}
}
@article{journals/et/SeguraBRH96,
  title = {A detailed analysis and electrical modeling of gate oxide shorts in MOS transistors},
  pages = {229-239},
  year = {1996},
  volume = {8},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/BF00133386},
  author = {Jaume Segura and Carol de Benito and Antonio Rubio and Charles F. Hawkins}
}
@article{journals/et/SousaS13,
  title = {LLVMVF: A Generic Approach for Verification of Multicore Software},
  pages = {635-646},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-013-5405-9},
  author = {Marcelo Sousa and Alper Sen 0001}
}
@article{journals/et/SpaandonkK96,
  title = {Selecting measurements to test the functional behavior of analog circuits},
  pages = {9-18},
  year = {1996},
  volume = {9},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1007/BF00137561},
  author = {J. van Spaandonk and Tom A. M. Kevenaar}
}
@article{journals/et/MozuelosLMB11,
  title = {Structural Test Approach for Embedded Analog Circuits Based on a Built-in Current Sensor},
  pages = {177-192},
  year = {2011},
  volume = {27},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-011-5214-y},
  author = {Román Mozuelos and Yolanda Lechuga and Mar Martínez and Salvador Bracho}
}
@article{journals/et/NicolaidisKA94,
  title = {Trade-offs in scan path and BIST implementations for RAMs},
  pages = {273-283},
  year = {1994},
  volume = {5},
  journal = {J. Electronic Testing},
  number = {2-3},
  doi = {10.1007/BF00972087},
  author = {Michael Nicolaidis and O. Kebichi and Vladimir Castro Alves}
}
@article{journals/et/DavidBJ97,
  title = {Testing for Bounded Faults in RAMs},
  pages = {197-214},
  year = {1997},
  volume = {10},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1008263507929},
  author = {R. David and Janusz A. Brzozowski and Helmut Jürgensen}
}
@article{journals/et/TaouilHBM12,
  title = {Test Impact on the Overall Die-to-Wafer 3D Stacked IC Cost},
  pages = {15-25},
  year = {2012},
  volume = {28},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-011-5270-3},
  author = {Mottaqiallah Taouil and Said Hamdioui and Kees Beenakker and Erik Jan Marinissen}
}
@article{journals/et/HanPLCBWOA11,
  title = {Off-Chip Skew Measurement and Compensation Module (SMCM) Design for Built-Off Test Chip},
  pages = {429-439},
  year = {2011},
  volume = {27},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-011-5213-z},
  author = {Kihyuk Han and Joonsung Park and Jae Wook Lee and Jaeyong Chung and Eonjo Byun and Cheol-Jong Woo and Sejang Oh and Jacob A. Abraham}
}
@article{journals/et/Agrawal11d,
  title = {Editorial},
  pages = {579},
  year = {2011},
  volume = {27},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-011-5254-3},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/MirCC00,
  title = {Extending Fault-Based Testing to Microelectromechanical Systems},
  pages = {279-288},
  year = {2000},
  volume = {16},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1008303717862},
  author = {Salvador Mir and Benoît Charlot and Bernard Courtois}
}
@article{journals/et/KunzmannB94,
  title = {Self-test of sequential circuits with deterministic test pattern sequences},
  pages = {307-312},
  year = {1994},
  volume = {5},
  journal = {J. Electronic Testing},
  number = {2-3},
  doi = {10.1007/BF00972090},
  author = {Arno Kunzmann and Frank Böhland}
}
@article{journals/et/X15f,
  title = {Test Technology Newsletter},
  pages = {423-424},
  year = {2015},
  volume = {31},
  journal = {J. Electronic Testing},
  number = {5-6},
  doi = {10.1007/s10836-015-5550-4},
  author = {}
}
@article{journals/et/LinH06,
  title = {Accurate Whole-Chip Diagnostic Strategy for Scan Designs with Multiple Faults},
  pages = {151-159},
  year = {2006},
  volume = {22},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-006-7143-8},
  author = {Yu-Chiun Lin and Shi-Yu Huang}
}
@article{journals/et/Agrawal97a,
  title = {Editorial},
  pages = {171},
  year = {1997},
  volume = {10},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1008278506112},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/HsiaoC00,
  title = {Test Set Compaction Using Relaxed Subsequence Removal},
  pages = {319-327},
  year = {2000},
  volume = {16},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1023/A:1008361817867},
  author = {Michael S. Hsiao and Srimat T. Chakradhar}
}
@article{journals/et/Agrawal95,
  title = {Editorial},
  pages = {5-6},
  year = {1995},
  volume = {6},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/BF00993126},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/Agrawal13b,
  title = {Editorial},
  pages = {255},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-013-5391-y},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/GoyalSC10,
  title = {Low-Cost Specification Based Testing of RF Amplifier Circuits using Oscillation Principles},
  pages = {13-24},
  year = {2010},
  volume = {26},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-009-5126-2},
  author = {Abhilash Goyal and Madhavan Swaminathan and Abhijit Chatterjee}
}
@article{journals/et/HarutunyanVZ07,
  title = {Minimal March Tests for Detection of Dynamic Faults in Random Access Memories},
  pages = {55-74},
  year = {2007},
  volume = {23},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-006-9504-8},
  author = {Gurgen Harutunyan and Valery A. Vardanian and Yervant Zorian}
}
@article{journals/et/BonaD04,
  title = {A Flexible Approach for Defining Distributed Dependable Tests in SNMP-Based Network Management Systems},
  pages = {447-454},
  year = {2004},
  volume = {20},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1023/B:JETT.0000039612.92712.53},
  author = {Luis Carlos Erpen De Bona and Elias Procópio Duarte Jr.}
}
@article{journals/et/GerstendorferW00,
  title = {Minimized Power Consumption for Scan-Based BIST},
  pages = {203-212},
  year = {2000},
  volume = {16},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1008383013319},
  author = {Stefan Gerstendörfer and Hans-Joachim Wunderlich}
}
@article{journals/et/JuniorRSTVT05,
  title = {Fault Modeling and Simulation of Power Supply Voltage Transients in Digital Systems on a Chip},
  pages = {349-363},
  year = {2005},
  volume = {21},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-005-0972-z},
  author = {D. Barros Júnior and Marcial Jesús Rodríguez-Irago and Marcelino B. Santos and Isabel C. Teixeira and Fabian Vargas and João Paulo Teixeira}
}
@article{journals/et/X14,
  title = {Test Technology Newsletter},
  pages = {157-158},
  year = {2014},
  volume = {30},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-014-5443-y},
  author = {}
}
@article{journals/et/GoyalC08,
  title = {Linearity Testing of A/D Converters Using Selective Code Measurement},
  pages = {567-576},
  year = {2008},
  volume = {24},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-008-5071-5},
  author = {Shalabh Goyal and Abhijit Chatterjee}
}
@article{journals/et/MaurouxVBDGPGFV12,
  title = {Analysis and Fault Modeling of Actual Resistive Defects in ATMEL TSTACTM eFlash Memories},
  pages = {215-228},
  year = {2012},
  volume = {28},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-012-5277-4},
  author = {Pierre-Didier Mauroux and Arnaud Virazel and Alberto Bosio and Luigi Dilillo and Patrick Girard and Serge Pravossoudovitch and Benoît Godard and Gilles Festes and Laurent Vachez}
}
@article{journals/et/AhmedWUA12,
  title = {A Novel TOPSIS-Based Test Vector Compaction Technique for Analog Fault Detection},
  pages = {535-540},
  year = {2012},
  volume = {28},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-012-5311-6},
  author = {Badar-ud-din Ahmed and Youren Wang and Rizwan Ullah and Najam-ud-din Ahmed}
}
@article{journals/et/Nicolaidis91,
  title = {Shorts in self-checking circuits},
  pages = {257-273},
  year = {1991},
  volume = {1},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/BF00136315},
  author = {Michael Nicolaidis}
}
@article{journals/et/GodambeS98,
  title = {Behavioral Level Noise Modeling and Jitter Simulation of Phase-Locked Loops with Faults Using VHDL-AMS},
  pages = {7-17},
  year = {1998},
  volume = {13},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1023/A:1008329031457},
  author = {Nihal J. Godambe and C.-J. Richard Shi}
}
@article{journals/et/Agrawal05,
  title = {Editorial},
  pages = {5},
  year = {2005},
  volume = {21},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-005-5280-0},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/WangZ98,
  title = {Combinatorial Analysis of Check Set Construction for Algorithm-Based Fault Tolerance Systems},
  pages = {255-260},
  year = {1998},
  volume = {12},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1008280801768},
  author = {De-Qiang Wang and Lian-Chang Zhao}
}
@article{journals/et/EdirisooriyaR91,
  title = {Cyclic code weight spectra and BIST aliasing},
  pages = {153-163},
  year = {1991},
  volume = {2},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/BF00133500},
  author = {Geetani Edirisooriya and John P. Robinson}
}
@article{journals/et/MorneauK06,
  title = {TBSA: Threshold-Based Simulation Accuracy Method for Fast Analog DC Fault Simulation},
  pages = {425-436},
  year = {2006},
  volume = {22},
  journal = {J. Electronic Testing},
  number = {4-6},
  doi = {10.1007/s10836-006-9502-x},
  author = {Michel Morneau and Abdelhakim Khouas}
}
@article{journals/et/ShiD13,
  title = {A Simulated Annealing Inspired Test Optimization Method for Enhanced Detection of Highly Critical Faults and Defects},
  pages = {275-288},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-013-5357-0},
  author = {Yiwen Shi and Jennifer Dworak}
}
@article{journals/et/ZorianB97,
  title = {An Effective Multi-Chip BIST Scheme},
  pages = {87-95},
  year = {1997},
  volume = {10},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008226715929},
  author = {Yervant Zorian and Hakim Bederr}
}
@article{journals/et/SunBDGPVA14,
  title = {Intra-Cell Defects Diagnosis},
  pages = {541-555},
  year = {2014},
  volume = {30},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-014-5481-5},
  author = {Zhenzhou Sun and Alberto Bosio and Luigi Dilillo and Patrick Girard and S. Pravossoudovich and Arnaud Virazel and Etienne Auvray}
}
@article{journals/et/Agrawal07b,
  title = {Editorial},
  pages = {369},
  year = {2007},
  volume = {23},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-007-5045-z},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/BanerjeeRC96,
  title = {Initialization issues in asynchronous circuit synthesis},
  pages = {237-250},
  year = {1996},
  volume = {9},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/BF00134689},
  author = {Savita Banerjee and Rabindra K. Roy and Srimat T. Chakradhar}
}
@article{journals/et/ZhangKY11,
  title = {Test Data Compression Using Selective Sparse Storage},
  pages = {565-577},
  year = {2011},
  volume = {27},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-011-5234-7},
  author = {Ling Zhang and Jishun Kuang and Zhiqiang You}
}
@article{journals/et/SahraouiCSM98,
  title = {Techniques for Reducing the Number of Decisions and Backtracks in Combinational Test Generation},
  pages = {217-238},
  year = {1998},
  volume = {12},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1008224716789},
  author = {Zohair Sahraoui and Francky Catthoor and Paul Six and Hugo De Man}
}
@article{journals/et/ChakrabartyH96,
  title = {Balance testing and balance-testable design of logic circuits},
  pages = {71-86},
  year = {1996},
  volume = {8},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/BF00136077},
  author = {Krishnendu Chakrabarty and John P. Hayes}
}
@article{journals/et/KranitisPGZ03,
  title = {Instruction-Based Self-Testing of Processor Cores},
  pages = {103-112},
  year = {2003},
  volume = {19},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1023/A:1022873120308},
  author = {Nektarios Kranitis and Antonis M. Paschalis and Dimitris Gizopoulos and Yervant Zorian}
}
@article{journals/et/SchubertA00,
  title = {On Random Pattern Testability of Cryptographic VLSI Cores},
  pages = {185-192},
  year = {2000},
  volume = {16},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1008378912411},
  author = {A. Schubert and Walter Anheier}
}
@article{journals/et/VenerisL05,
  title = {Incremental Design Debugging in a Logic Synthesis Environment},
  pages = {485-494},
  year = {2005},
  volume = {21},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-005-0335-9},
  author = {Andreas G. Veneris and Jiang Brandon Liu}
}
@article{journals/et/FavalliD09,
  title = {How Many Test Vectors We Need to Detect a Bridging Fault?},
  pages = {79-95},
  year = {2009},
  volume = {25},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-008-5084-0},
  author = {Michele Favalli and Marcello Dalpasso}
}
@article{journals/et/ZivkovicTK02,
  title = {An Implementation for Test-Time Reduction in VLIW Transport-Triggered Architectures},
  pages = {203-212},
  year = {2002},
  volume = {18},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1023/A:1014901829507},
  author = {V. A. Zivkovic and Ronald J. W. T. Tangelder and Hans G. Kerkhoff}
}
@article{journals/et/NeishaburiZ13,
  title = {A Fault Tolerant Hierarchical Network on Chip Router Architecture},
  pages = {485-497},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-013-5398-4},
  author = {Mohammad Hossein Neishaburi and Zeljko Zilic}
}
@article{journals/et/FavalliOR92,
  title = {Dynamic effects in the detection of bridging faults in CMOS ICs},
  pages = {197-205},
  year = {1992},
  volume = {3},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/BF00134730},
  author = {Michele Favalli and Piero Olivo and Bruno Riccò}
}
@article{journals/et/LinT11,
  title = {Digital Design-for-Diagnosis Method for Error Identification of Pipelined ADCs},
  pages = {697-709},
  year = {2011},
  volume = {27},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-011-5252-5},
  author = {Jin-Fu Lin and Hsin-Wen Ting}
}
@article{journals/et/AkturkO13,
  title = {Reliability-Aware Heterogeneous 3D Chip Multiprocessor Design},
  pages = {177-184},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-013-5373-0},
  author = {Ismail Akturk and Ozcan Ozturk}
}
@article{journals/et/SindiaA13,
  title = {Neural Network Guided Spatial Fault Resilience in Array Processors},
  pages = {473-483},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-013-5394-8},
  author = {Suraj Sindia and Vishwani D. Agrawal}
}
@article{journals/et/InoueGF02,
  title = {Sequential Circuits with Combinational Test Generation Complexity under Single-Fault Assumption},
  pages = {55-62},
  year = {2002},
  volume = {18},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1023/A:1013728006805},
  author = {Michiko Inoue and Emil Gizdarski and Hideo Fujiwara}
}
@article{journals/et/Agrawal15b,
  title = {Editorial},
  pages = {225},
  year = {2015},
  volume = {31},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-015-5531-7},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/WanDPY11,
  title = {An Efficient Compatibility-Based Test Data Compression and Its Decoder Architecture},
  pages = {787-796},
  year = {2011},
  volume = {27},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-011-5258-z},
  author = {Min-yong Wan and Yong Ding and Yun Pan and Xiaolang Yan}
}
@article{journals/et/Chakraborty04,
  title = {Testing and Reliability Techniques for High-Bandwidth Embedded RAMs},
  pages = {89-108},
  year = {2004},
  volume = {20},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1023/B:JETT.0000009316.94309.66},
  author = {Kanad Chakraborty}
}
@article{journals/et/KannanKKTAMBM13,
  title = {Physics-Based Low-Cost Test Technique for High Voltage LDMOS},
  pages = {745-762},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-013-5417-5},
  author = {Sukeshwar Kannan and Kaushal Kannan and Bruce C. Kim and Friedrich Taenzler and Richard Antley and Ken Moushegian and Kenneth M. Butler and Doug Mirizzi}
}
@article{journals/et/FanZ10,
  title = {Qualifying Serial Interface Jitter Rapidly and Cost-effectively},
  pages = {177-193},
  year = {2010},
  volume = {26},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-009-5131-5},
  author = {Yongquan Fan and Zeljko Zilic}
}
@article{journals/et/Agrawal98c,
  title = {Editorial},
  pages = {75},
  year = {1998},
  volume = {13},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1023/A:1008393418253},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/BhuniaMRR08,
  title = {Arbitrary Two-Pattern Delay Testing Using a Low-Overhead Supply Gating Technique},
  pages = {577-590},
  year = {2008},
  volume = {24},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-008-5072-4},
  author = {Swarup Bhunia and Hamid Mahmoodi and Arijit Raychowdhury and Kaushik Roy}
}
@article{journals/et/NambaMI09,
  title = {Test Compression for IP Core Testing with Reconfigurable Network and Fixing-Flipping Coding},
  pages = {97-105},
  year = {2009},
  volume = {25},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-008-5080-4},
  author = {Kazuteru Namba and Yoshikazu Matsui and Hideo Ito}
}
@article{journals/et/BombieriFG12,
  title = {FAST: An RTL Fault Simulation Framework based on RTL-to-TLM Abstraction},
  pages = {495-510},
  year = {2012},
  volume = {28},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-012-5318-z},
  author = {Nicola Bombieri and Franco Fummi and Valerio Guarnieri}
}
@article{journals/et/Agrawal10c,
  title = {Editorial},
  pages = {401},
  year = {2010},
  volume = {26},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-010-5166-7},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/YangTL09,
  title = {Test Points Selection for Analog Fault Dictionary Techniques},
  pages = {157-168},
  year = {2009},
  volume = {25},
  journal = {J. Electronic Testing},
  number = {2-3},
  doi = {10.1007/s10836-008-5097-8},
  author = {Chenglin Yang and Shulin Tian and Bing Long}
}
@article{journals/et/MohammadSY01,
  title = {Fault Models and Test Procedures for Flash Memory Disturbances},
  pages = {495-508},
  year = {2001},
  volume = {17},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1023/A:1012868605214},
  author = {Mohammad Gh. Mohammad and Kewal K. Saluja and Alex S. Yap}
}
@article{journals/et/Ivanov03,
  title = {Test Technology Technical Council Newsletter},
  pages = {7-8},
  year = {2003},
  volume = {19},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1023/A:1021973925698},
  author = {André Ivanov}
}
@article{journals/et/LechugaMAMB05,
  title = {Fault Detection in Switched Current Circuits Using Built-in Transient Current Sensors},
  pages = {583-598},
  year = {2005},
  volume = {21},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-005-2543-8},
  author = {Yolanda Lechuga and Román Mozuelos and Miguel Angel Allende and Mar Martínez and Salvador Bracho}
}
@article{journals/et/HsiehPL14,
  title = {Efficient Error-Tolerability Testing on Image Processing Circuits Based on Equivalent Error Rate Transformation},
  pages = {687-699},
  year = {2014},
  volume = {30},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-014-5488-y},
  author = {Tong-Yu Hsieh and Yi-Han Peng and Kuan-Hsien Li}
}
@article{journals/et/RuizFGM12,
  title = {Current Consumption and Power Integrity of CMOS Digital Circuits Under NBTI Wearout},
  pages = {865-868},
  year = {2012},
  volume = {28},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-012-5337-9},
  author = {J. M. Ruiz and Raúl Fernández-García and Ignacio Gil and M. Morata}
}
@article{journals/et/ChenBHAA02,
  title = {Fast Anti-Random (FAR) Test Generation to Improve the Quality of Behavioral Model Verification},
  pages = {583-594},
  year = {2002},
  volume = {18},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1023/A:1020844805564},
  author = {Tom Chen and Andre Bai and Amjad Hajjar and Anneliese Amschler Andrews and Charles Anderson}
}
@article{journals/et/HilscherBRLG09,
  title = {X-tolerant Test Data Compaction with Accelerated Shift Registers},
  pages = {247-258},
  year = {2009},
  volume = {25},
  journal = {J. Electronic Testing},
  number = {4-5},
  doi = {10.1007/s10836-009-5107-5},
  author = {Martin Hilscher and Michael Braun and Michael Richter and Andreas Leininger and Michael Gössel}
}
@article{journals/et/MohamedM96,
  title = {Test and diagnosis of analog circuits: When fuzziness can lead to accuracy},
  pages = {203-216},
  year = {1996},
  volume = {9},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1007/BF00137575},
  author = {Firas Mohamed and Meryem Marzouki}
}
@article{journals/et/BackesMSWG12,
  title = {Effects of Copper Plasticity on the Induction of Stress in Silicon from Copper Through-Silicon Vias (TSVs) for 3D Integrated Circuits},
  pages = {53-62},
  year = {2012},
  volume = {28},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-011-5242-7},
  author = {Benjamin Backes and Colin McDonough and Larry Smith 0004 and Wei Wang 0003 and Robert E. Geer}
}
@article{journals/et/SinanogluBO03,
  title = {Reducing Average and Peak Test Power Through Scan Chain Modification},
  pages = {457-467},
  year = {2003},
  volume = {19},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1023/A:1024600311740},
  author = {Ozgur Sinanoglu and Ismet Bayraktaroglu and Alex Orailoglu}
}
@article{journals/et/FavalliM02,
  title = {Single Output Distributed Two-Rail Checker with Diagnosing Capabilities for Bus Based Self-Checking Architectures},
  pages = {273-283},
  year = {2002},
  volume = {18},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1015031121350},
  author = {Michele Favalli and Cecilia Metra}
}
@article{journals/et/ManichGLFGGLPTS00,
  title = {Low Power BIST by Filtering Non-Detecting Vectors},
  pages = {193-202},
  year = {2000},
  volume = {16},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1008331029249},
  author = {Salvador Manich and A. Gabarró and M. Lopez and Joan Figueras and Patrick Girard and Loïs Guiller and Christian Landrault and Serge Pravossoudovitch and Paulo J. Teixeira and Marcelino B. Santos}
}
@article{journals/et/Prinetto04,
  title = {Test Technology Technical Council Newsletter},
  pages = {131-132},
  year = {2004},
  volume = {20},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1023/B:JETT.0000023709.42168.84},
  author = {Paolo Prinetto}
}
@article{journals/et/RebaudengoRV04,
  title = {A New Approach to Software-Implemented Fault Tolerance},
  pages = {433-437},
  year = {2004},
  volume = {20},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1023/B:JETT.0000039610.30724.b2},
  author = {Maurizio Rebaudengo and Matteo Sonza Reorda and Massimo Violante}
}
@article{journals/et/Seuring06,
  title = {Combining Scan Test and Built-in Self Test},
  pages = {297-299},
  year = {2006},
  volume = {22},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-006-8950-7},
  author = {Markus Seuring}
}
@article{journals/et/Agrawal01c,
  title = {Editorial},
  pages = {455},
  year = {2001},
  volume = {17},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1023/A:1012849619327},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/SlamaniA01,
  title = {Reducing Test Time in the High-Volume Production of Analog Circuits using Efficient Test-Vector Generation and Interpolation Techniques},
  pages = {417-425},
  year = {2001},
  volume = {17},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1023/A:1012755219655},
  author = {Mustapha Slamani and Karim Arabi}
}
@article{journals/et/HigamiKK95,
  title = {Partial scan design and test sequence generation based on reduced scan shift method},
  pages = {115-124},
  year = {1995},
  volume = {7},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1007/BF00993319},
  author = {Yoshinobu Higami and Seiji Kajihara and Kozo Kinoshita}
}
@article{journals/et/MaedaK00,
  title = {Compaction of IDDQ Test Sequence Using Reassignment Method},
  pages = {243-249},
  year = {2000},
  volume = {16},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1008343431975},
  author = {Toshiyuki Maeda and Kozo Kinoshita}
}
@article{journals/et/MaTG12,
  title = {A Layout-Aware Pattern Grading Procedure for Critical Paths Considering Power Supply Noise and Crosstalk},
  pages = {201-214},
  year = {2012},
  volume = {28},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-011-5268-x},
  author = {Junxia Ma and Mohammad Tehranipoor and Patrick Girard}
}
@article{journals/et/BrownFWLBS07,
  title = {RF Testing on a Mixed Signal Tester},
  pages = {85-94},
  year = {2007},
  volume = {23},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-006-9947-y},
  author = {Dana Brown and John Ferrario and Randy Wolf and Jing Li and Jayendra Bhagat and Mustapha Slamani}
}
@article{journals/et/BaoPYCWT13,
  title = {Efficient Pattern Generation for Small-Delay Defects Using Selection of Critical Faults},
  pages = {35-48},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-012-5345-9},
  author = {Fang Bao and Ke Peng and Mahmut Yilmaz and Krishnendu Chakrabarty and LeRoy Winemberg and Mohammad Tehranipoor}
}
@article{journals/et/RossiOCMM14,
  title = {Clock Faults Induced Min and Max Delay Violations},
  pages = {111-123},
  year = {2014},
  volume = {30},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-013-5426-4},
  author = {Daniele Rossi and Martin Omaña and José Manuel Cazeaux and Cecilia Metra and T. M. Mak}
}
@article{journals/et/MarquezSC15,
  title = {A Unified Sequential Equivalence Checking Methodology to Verify RTL Designs with High-Level Functional and Protocol Specification Models},
  pages = {255-273},
  year = {2015},
  volume = {31},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-015-5528-2},
  author = {Carlos Ivan Castro Marquez and Marius Strum and Wang Jiang Chau}
}
@article{journals/et/Agrawal13,
  title = {Editorial},
  pages = {1-2},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-013-5353-4},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/ValadimasTAX13,
  title = {Effective Timing Error Tolerance in Flip-Flop Based Core Designs},
  pages = {795-804},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-013-5419-3},
  author = {Stefanos Valadimas and Yiorgos Tsiatouhas and Angela Arapoyanni and Petros Xarchakos}
}
@article{journals/et/Agrawal12e,
  title = {Editorial},
  pages = {773-774},
  year = {2012},
  volume = {28},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-012-5341-0},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/Agrawal99a,
  title = {Editorial},
  pages = {187-188},
  year = {1999},
  volume = {14},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1008330216994},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/Sachdev95,
  title = {Reducing the CMOS RAM test complexity withIDDQ and voltage testing},
  pages = {191-202},
  year = {1995},
  volume = {6},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/BF00993086},
  author = {Manoj Sachdev}
}
@article{journals/et/X14c,
  title = {Test Technology Newsletter},
  pages = {493-494},
  year = {2014},
  volume = {30},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-014-5480-6},
  author = {}
}
@article{journals/et/BhattacharyaHSC05,
  title = {Alternate Testing of RF Transceivers Using Optimized Test Stimulus for Accurate Prediction of System Specifications},
  pages = {323-339},
  year = {2005},
  volume = {21},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-005-6361-9},
  author = {Soumendu Bhattacharya and Achintya Halder and Ganesh Srinivasan and Abhijit Chatterjee}
}
@article{journals/et/MiettinenHRV14,
  title = {Benefits of Partitioning in a Projection-based and Realizable Model-order Reduction Flow},
  pages = {271-285},
  year = {2014},
  volume = {30},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-014-5451-y},
  author = {Pekka Miettinen and Mikko Honkala and Janne Roos and Martti Valtonen}
}
@article{journals/et/HarutunyanHSVZ11,
  title = {Symmetry Measure for Memory Test and Its Application in BIST Optimization},
  pages = {753-766},
  year = {2011},
  volume = {27},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-011-5251-6},
  author = {Gurgen Harutunyan and Aram Hakhumyan and Samvel K. Shoukourian and Valery A. Vardanian and Yervant Zorian}
}
@article{journals/et/ChenGB02a,
  title = {TA-PSV - Timing Analysis for Partially Specified Vectors},
  pages = {73-88},
  year = {2002},
  volume = {18},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1023/A:1013732107714},
  author = {Liang-Chi Chen and Sandeep K. Gupta and Melvin A. Breuer}
}
@article{journals/et/LiuNUS08,
  title = {Defect Analysis and Defect Tolerant Design of Multi-port SRAMs},
  pages = {165-179},
  year = {2008},
  volume = {24},
  journal = {J. Electronic Testing},
  number = {1-3},
  doi = {10.1007/s10836-007-5023-5},
  author = {Lushan Liu and Pradeep Nagaraj and Shambhu J. Upadhyaya and Ramalingam Sridhar}
}
@article{journals/et/VenutoO01,
  title = {On-Chip Test for Mixed-Signal ASICs using Two-Mode Comparators with Bias-Programmable Reference Voltages},
  pages = {243-253},
  year = {2001},
  volume = {17},
  journal = {J. Electronic Testing},
  number = {3-4},
  doi = {10.1023/A:1013377811693},
  author = {Daniela De Venuto and Michael J. Ohletz}
}
@article{journals/et/WeberS97,
  title = {Incorporating IDDQ Testing with BIST for Improved Coverage: An Experimental Study},
  pages = {147-156},
  year = {1997},
  volume = {11},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1023/A:1008218422533},
  author = {Walter W. Weber and Adit D. Singh}
}
@article{journals/et/LuoWLJ12,
  title = {A New Optimal Test Node Selection Method for Analog Circuit},
  pages = {279-290},
  year = {2012},
  volume = {28},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-011-5274-z},
  author = {Hui Luo and Youren Wang and Hua Lin and Yuanyuan Jiang}
}
@article{journals/et/AlexandrescuAN04,
  title = {Simulating Single Event Transients in VDSM ICs for Ground Level Radiation},
  pages = {413-421},
  year = {2004},
  volume = {20},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1023/B:JETT.0000039608.48856.33},
  author = {Dan Alexandrescu and Lorena Anghel and Michael Nicolaidis}
}
@article{journals/et/PetreK04,
  title = {Scan Test Strategy for Asynchronous-Synchronous Interfaces},
  pages = {639-645},
  year = {2004},
  volume = {20},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10677-004-4251-3},
  author = {Octavian Petre and Hans G. Kerkhoff}
}
@article{journals/et/Litikov91,
  title = {Ring-like testing of digital circuits},
  pages = {301-304},
  year = {1991},
  volume = {1},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/BF00136318},
  author = {I. P. Litikov}
}
@article{journals/et/Ivanov02b,
  title = {Test Technology Technical Council Newsletter},
  pages = {361-362},
  year = {2002},
  volume = {18},
  journal = {J. Electronic Testing},
  number = {4-5},
  doi = {10.1023/A:1016586924405},
  author = {André Ivanov}
}
@article{journals/et/RamadossB99,
  title = {Test Generation for Mixed-Signal Devices Using Signal Flow Graphs},
  pages = {189-205},
  year = {1999},
  volume = {14},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1008349817903},
  author = {Rajesh Ramadoss and Michael L. Bushnell}
}
@article{journals/et/Al-KhaliliRS92,
  title = {Testability analysis and fault modeling of BiCMOS circuits},
  pages = {207-217},
  year = {1992},
  volume = {3},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/BF00134731},
  author = {Dhamin Al-Khalili and Come Rozon and B. Stewart}
}
@article{journals/et/AidemarkFK02,
  title = {Path-Based Error Coverage Prediction},
  pages = {343-349},
  year = {2002},
  volume = {18},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1015095408146},
  author = {Joakim Aidemark and Peter Folkesson and Johan Karlsson}
}
@article{journals/et/Agrawal09,
  title = {Editorial},
  pages = {1},
  year = {2009},
  volume = {25},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-009-5102-x},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/MakrisCO02,
  title = {Fast Hierarchical Test Path Construction for Circuits with DFT-Free Controller-Datapath Interface},
  pages = {29-42},
  year = {2002},
  volume = {18},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1023/A:1013723905896},
  author = {Yiorgos Makris and Jamison Collins and Alex Orailoglu}
}
@article{journals/et/ChichkovMC01,
  title = {Current Testing Procedure for Deep Submicron Devices},
  pages = {219-224},
  year = {2001},
  volume = {17},
  journal = {J. Electronic Testing},
  number = {3-4},
  doi = {10.1023/A:1012255026714},
  author = {Anton Chichkov and Dirk Merlier and Peter Cox}
}
@article{journals/et/Agrawal11a,
  title = {Editorial},
  pages = {95},
  year = {2011},
  volume = {27},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-011-5224-9},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/GuarnieriGBPFHRJU12,
  title = {On the Reuse of TLM Mutation Analysis at RTL},
  pages = {435-448},
  year = {2012},
  volume = {28},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-012-5303-6},
  author = {Valerio Guarnieri and Giuseppe Di Guglielmo and Nicola Bombieri and Graziano Pravadelli and Franco Fummi and Hanno Hantson and Jaan Raik and Maksim Jenihhin and Raimund Ubar}
}
@article{journals/et/GirardHPR06,
  title = {An Efficient BIST Architecture for Delay Faults in the Logic Cells of Symmetrical SRAM-Based FPGAs},
  pages = {161-172},
  year = {2006},
  volume = {22},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-005-4631-1},
  author = {Patrick Girard and Olivier Héron and Serge Pravossoudovitch and Michel Renovell}
}
@article{journals/et/Agrawal10d,
  title = {Editorial},
  pages = {495},
  year = {2010},
  volume = {26},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-010-5174-7},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/ZorianA90,
  title = {Optimizing error masking in BIST by output data modification},
  pages = {59-71},
  year = {1990},
  volume = {1},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/BF00134015},
  author = {Yervant Zorian and Vinod K. Agarwal}
}
@article{journals/et/ChangIR00,
  title = {A Biased Random Instruction Generation Environment for Architectural Verification of Pipelined Processors},
  pages = {13-27},
  year = {2000},
  volume = {16},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008311916502},
  author = {Ta-Chung Chang and Vikram Iyengar and Elizabeth M. Rudnick}
}
@article{journals/et/GharaybehABP00,
  title = {False-Path Removal Using Delay Fault Simulation},
  pages = {463-476},
  year = {2000},
  volume = {16},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1023/A:1008316631868},
  author = {Marwan A. Gharaybeh and Vishwani D. Agrawal and Michael L. Bushnell and Carlos G. Parodi}
}
@article{journals/et/BenficaPVLLGH12,
  title = {A Test Platform for Dependability Analysis of SoCs Exposed to EMI and Radiation},
  pages = {803-816},
  year = {2012},
  volume = {28},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-012-5334-z},
  author = {Juliano Benfica and Letícia Maria Bolzani Poehls and Fabian Vargas and José Lipovetzky and Ariel Lutenberg and Edmundo Gatti and Fernando Hernandez}
}
@article{journals/et/WegenerK06,
  title = {Test Development Through Defect and Test Escape Level Estimation for Data Converters},
  pages = {313-324},
  year = {2006},
  volume = {22},
  journal = {J. Electronic Testing},
  number = {4-6},
  doi = {10.1007/s10836-006-9457-y},
  author = {Carsten Wegener and Michael Peter Kennedy}
}
@article{journals/et/Agrawal02a,
  title = {Editorial},
  pages = {103-104},
  year = {2002},
  volume = {18},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1023/A:1014973010782},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/NambaKI13,
  title = {Timing-Error-Detecting Dual-Edge-Triggered Flip-Flop},
  pages = {545-554},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-013-5392-x},
  author = {Kazuteru Namba and Takashi Katagiri and Hideo Ito}
}
@article{journals/et/DasOF04,
  title = {New Non-Scan DFT Techniques to Achieve 100% Fault Efficiency},
  pages = {315-323},
  year = {2004},
  volume = {20},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/B:JETT.0000029464.22206.0c},
  author = {Debesh Kumar Das and Satoshi Ohtake and Hideo Fujiwara}
}
@article{journals/et/RiusF96,
  title = {Dynamic characterization of Built-In Current Sensors based on PN junctions: Analysis and experiments},
  pages = {295-310},
  year = {1996},
  volume = {9},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/BF00134693},
  author = {Josep Rius and Joan Figueras}
}
@article{journals/et/Agrawal00a,
  title = {Editorial},
  pages = {163},
  year = {2000},
  volume = {16},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1011108510593},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/JongMF91,
  title = {Boundary scan test, test methodology, and fault modeling},
  pages = {77-88},
  year = {1991},
  volume = {2},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/BF00134944},
  author = {Frans Jong and José S. Matos and José M. Ferreira}
}
@article{journals/et/Abadir00,
  title = {Guest Editorial},
  pages = {9-10},
  year = {2000},
  volume = {16},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008307832432},
  author = {Magdy S. Abadir}
}
@article{journals/et/GarciaAMRH99,
  title = {Self-Timed Boundary-Scan Cells for Multi-Chip Module Test},
  pages = {115-127},
  year = {1999},
  volume = {15},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008388318835},
  author = {T. A. García and Antonio J. Acosta and J. M. Mora and J. Ramos and José Luis Huertas}
}
@article{journals/et/TingLLC07,
  title = {Oscillator-Based Reconfigurable Sinusoidal Signal Generator for ADC BIST},
  pages = {549-558},
  year = {2007},
  volume = {23},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-007-5010-x},
  author = {Hsin-Wen Ting and Cheng-Wu Lin and Bin-Da Liu and Soon-Jyh Chang}
}
@article{journals/et/OlivoD98,
  title = {A Bist Scheme for Non-Volatile Memories},
  pages = {139-144},
  year = {1998},
  volume = {12},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008246209762},
  author = {Piero Olivo and Marcello Dalpasso}
}
@article{journals/et/DearDAD94,
  title = {Test strategy planning using economic analysis},
  pages = {137-155},
  year = {1994},
  volume = {5},
  journal = {J. Electronic Testing},
  number = {2-3},
  doi = {10.1007/BF00972075},
  author = {I. D. Dear and Chryssa Dislis and Anthony P. Ambler and J. Dick}
}
@article{journals/et/RenbiD15,
  title = {Contactless Testing of Circuit Interconnects},
  pages = {229-253},
  year = {2015},
  volume = {31},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-015-5524-6},
  author = {Abdelghani Renbi and Jerker Delsing}
}
@article{journals/et/WegenerMKDS09,
  title = {Utilizing On-chip Resources for Testing Embedded Mixed-signal Cores},
  pages = {301-308},
  year = {2009},
  volume = {25},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-009-5118-2},
  author = {Carsten Wegener and Heinz Mattes and Stéphane Kirmser and Frank Demmerle and Sebastian Sattler}
}
@article{journals/et/PousALR11,
  title = {A Level-Crossing Approach for the Analysis of RF Modulated Signals Using Only Digital Test Resources},
  pages = {289-303},
  year = {2011},
  volume = {27},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-011-5222-y},
  author = {Nicolas Pous and Florence Azaïs and Laurent Latorre and Jochen Rivoir}
}
@article{journals/et/Agrawal14b,
  title = {Editorial},
  pages = {383-384},
  year = {2014},
  volume = {30},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-014-5470-8},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/MaidonZI05,
  title = {An Analog Circuit Fault Characterization Methodology},
  pages = {127-134},
  year = {2005},
  volume = {21},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-005-6142-5},
  author = {Yvan Maidon and Thomas Zimmer and André Ivanov}
}
@article{journals/et/AktoufRMM98,
  title = {An Implementation Approach of the IEEE 1149.1 for the Routing Test of a VLSI Massively Parallel Architecture},
  pages = {171-185},
  year = {1998},
  volume = {12},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1008216431810},
  author = {Chouki Aktouf and Chantal Robach and A. Marinescu and Guy Mazaré}
}
@article{journals/et/Hirabayashi91,
  title = {Self-checking CMOS circuits using pass-transistor logic},
  pages = {205-208},
  year = {1991},
  volume = {2},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/BF00133504},
  author = {Kanji Hirabayashi}
}
@article{journals/et/JorgensonW97,
  title = {Design-For-Test in a Multiple Substrate Multichip Module},
  pages = {97-107},
  year = {1997},
  volume = {10},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008278700000},
  author = {Joel A. Jorgenson and Russell J. Wagner}
}
@article{journals/et/LataR13,
  title = {Formal Verification of Analog and Mixed Signal Designs Using SPICE Circuit Simulation Traces},
  pages = {715-740},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-013-5407-7},
  author = {Kusum Lata and Subir K. Roy}
}
@article{journals/et/SenGuptaIL12,
  title = {Scheduling Tests for 3D Stacked Chips under Power Constraints},
  pages = {121-135},
  year = {2012},
  volume = {28},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-011-5244-5},
  author = {Breeta SenGupta and Urban Ingelsson and Erik Larsson}
}
@article{journals/et/X11a,
  title = {Test Technology Newsletter},
  pages = {581-582},
  year = {2011},
  volume = {27},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-011-5250-7},
  author = {}
}
@article{journals/et/DasKSC05,
  title = {Design of Nonlinear CA Based TPG Without Prohibited Pattern Set In Linear Time},
  pages = {95-107},
  year = {2005},
  volume = {21},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-005-5290-y},
  author = {Sukanta Das and Anirban Kundu and Biplab K. Sikdar and Parimal Pal Chaudhuri}
}
@article{journals/et/BezerraVG01,
  title = {Improving Reconfigurable Systems Reliability by Combining Periodical Test and Redundancy Techniques: A Case Study},
  pages = {163-174},
  year = {2001},
  volume = {17},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1023/A:1011177911388},
  author = {Eduardo Augusto Bezerra and Fabian Vargas and Michael Paul Gough}
}
@article{journals/et/GinezDGLPV09,
  title = {A SPICE-Like 2T-FLOTOX Core-Cell Model for Defect Injection and Faulty Behavior Prediction in eFlash},
  pages = {127-144},
  year = {2009},
  volume = {25},
  journal = {J. Electronic Testing},
  number = {2-3},
  doi = {10.1007/s10836-008-5096-9},
  author = {Olivier Ginez and Jean Michel Daga and Patrick Girard and Christian Landrault and Serge Pravossoudovitch and Arnaud Virazel}
}
@article{journals/et/HuangCTMSZR02,
  title = {On Concurrent Test of Core-Based SOC Design},
  pages = {401-414},
  year = {2002},
  volume = {18},
  journal = {J. Electronic Testing},
  number = {4-5},
  doi = {10.1023/A:1016541407006},
  author = {Yu Huang 0005 and Wu-Tung Cheng and Chien-Chung Tsai and Nilanjan Mukherjee and Omer Samman and Yahya Zaidan and Sudhakar M. Reddy}
}
@article{journals/et/ShengKZG12,
  title = {ADC Multi-Site Test Based on a Pre-test with Digital Input Stimulus},
  pages = {393-404},
  year = {2012},
  volume = {28},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-012-5309-0},
  author = {Xiaoqin Sheng and Hans G. Kerkhoff and Amir Zjajo and Guido Gronthoud}
}
@article{journals/et/GrayK11,
  title = {Extending a DWDM Optical Network Test System to 12 Gbps x4 Channels},
  pages = {351-361},
  year = {2011},
  volume = {27},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-011-5216-9},
  author = {Carl Edward Gray and David C. Keezer}
}
@article{journals/et/NagvajaraLNW97,
  title = {Multichip Module Diagnosis by Product-Code Signatures},
  pages = {127-136},
  year = {1997},
  volume = {10},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008234917747},
  author = {Prawat Nagvajara and J. Lin and P. Nilagupta and C. Wang}
}
@article{journals/et/SaabMBRA90,
  title = {Hierarchical multi-level fault simulation of large systems},
  pages = {139-149},
  year = {1990},
  volume = {1},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/BF00137390},
  author = {Daniel G. Saab and Robert B. Mueller-Thuns and David Blaauw and Joseph T. Rahmeh and Jacob A. Abraham}
}
@article{journals/et/MarnaneM95,
  title = {Testing VLSI regular arrays},
  pages = {153-177},
  year = {1995},
  volume = {6},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/BF00993084},
  author = {William P. Marnane and W. R. Moore}
}
@article{journals/et/SchulerEC07,
  title = {Functionally Fault-tolerant DSP Microprocessor using Sigma-delta Modulated Signals},
  pages = {275-292},
  year = {2007},
  volume = {23},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-007-0760-z},
  author = {Erik Schüler and Marcelo Ienczczak Erigson and Luigi Carro}
}
@article{journals/et/GuinDT14a,
  title = {A Comprehensive Framework for Counterfeit Defect Coverage Analysis and Detection Assessment},
  pages = {25-40},
  year = {2014},
  volume = {30},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-013-5428-2},
  author = {Ujjwal Guin and Daniel DiMase and Mohammad Tehranipoor}
}
@article{journals/et/Daehn91,
  title = {Fault simulation using small fault samples},
  pages = {191-203},
  year = {1991},
  volume = {2},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/BF00133503},
  author = {Wilfried Daehn}
}
@article{journals/et/MaS99,
  title = {Intelligent Analysis and Off-Line Debugging of VLSI Device Test Programs},
  pages = {273-293},
  year = {1999},
  volume = {14},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1008318421537},
  author = {Yuhai Ma and Wanchun Shi}
}
@article{journals/et/ChoiC08,
  title = {Scalability of Globally Asynchronous QCA (Quantum-Dot Cellular Automata) Adder Design},
  pages = {313-320},
  year = {2008},
  volume = {24},
  journal = {J. Electronic Testing},
  number = {1-3},
  doi = {10.1007/s10836-007-5052-0},
  author = {Myungsu Choi and Minsu Choi}
}
@article{journals/et/Agrawal06a,
  title = {Editorial},
  pages = {111},
  year = {2006},
  volume = {22},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-006-7687-7},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/Agrawal15d,
  title = {Editorial},
  pages = {421-422},
  year = {2015},
  volume = {31},
  journal = {J. Electronic Testing},
  number = {5-6},
  doi = {10.1007/s10836-015-5557-x},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/BensoCCPZ00,
  title = {A High-Level EDA Environment for the Automatic Insertion of HD-BIST Structures},
  pages = {179-184},
  year = {2000},
  volume = {16},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1008326928340},
  author = {Alfredo Benso and Silvia Cataldo and Silvia Chiusano and Paolo Prinetto and Yervant Zorian}
}
@article{journals/et/PatelSPAP03,
  title = {Defect Diagnosis Using a Current Ratio Based Quiescent Signal Analysis Model for Commercial Power Grids},
  pages = {611-623},
  year = {2003},
  volume = {19},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1023/A:1027466620872},
  author = {Chintan Patel and Ernesto Staroswiecki and Smita Pawar and Dhruva Acharyya and Jim Plusquellic}
}
@article{journals/et/DhiaBVD12,
  title = {IC Immunity Modeling Process Validation Using On-Chip Measurements},
  pages = {339-348},
  year = {2012},
  volume = {28},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-012-5294-3},
  author = {Sonia Ben Dhia and Alexandre Boyer and Bertrand Vrignon and Mikaël Deobarro}
}
@article{journals/et/GorenGY15,
  title = {Speeding Up Logic Locking via Fault Emulation and Dynamic Multiple Fault Injection},
  pages = {525-536},
  year = {2015},
  volume = {31},
  journal = {J. Electronic Testing},
  number = {5-6},
  doi = {10.1007/s10836-015-5544-2},
  author = {Sezer Gören and Cemil Cem Gürsoy and Abdullah Yildiz}
}
@article{journals/et/Savir97a,
  title = {Module Level Weighted Random Patterns},
  pages = {283-287},
  year = {1997},
  volume = {10},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1008227927494},
  author = {Jacob Savir}
}
@article{journals/et/Loukusa06,
  title = {Embedded System Level Self-Test for Mixed-Signal IO Verification},
  pages = {463-470},
  year = {2006},
  volume = {22},
  journal = {J. Electronic Testing},
  number = {4-6},
  doi = {10.1007/s10836-006-9458-x},
  author = {V. Loukusa}
}
@article{journals/et/Prinetto04c,
  title = {Test Technology Technical Council Newsletter},
  pages = {461-462},
  year = {2004},
  volume = {20},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1023/B:JETT.0000042585.35808.1a},
  author = {Paolo Prinetto}
}
@article{journals/et/MannathCMHdKA11,
  title = {Methodology to Replace Sensitivity BER and Transmit Power Production Tests in Bluetooth Devices with BiSTs},
  pages = {253-266},
  year = {2011},
  volume = {27},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-011-5215-x},
  author = {Deepa Mannath and David Cohen and Victor Montaño-Martinez and Rick Hudgens and Elida de-Obaldia and Shai Kush and Simon S. Ang}
}
@article{journals/et/Lu03,
  title = {A Novel Built-In Self-Repair Approach for Embedded RAMs},
  pages = {315-324},
  year = {2003},
  volume = {19},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1023757332085},
  author = {Shyue-Kung Lu}
}
@article{journals/et/Agrawal95b,
  title = {Editorial},
  pages = {263},
  year = {1995},
  volume = {6},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/BF00996435},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/Agrawal95c,
  title = {Editorial - Special issue on partial scan design},
  pages = {5-6},
  year = {1995},
  volume = {7},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1007/BF00993310},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/StratigopoulosM04,
  title = {An Analog Checker with Input-Relative Tolerance for Duplicate Signals},
  pages = {479-488},
  year = {2004},
  volume = {20},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1023/B:JETT.0000042512.77744.d5},
  author = {Haralampos-G. D. Stratigopoulos and Yiorgos Makris}
}
@article{journals/et/CarlettaP97,
  title = {Behavioral Testability Insertion for Datapath/Controller Circuits},
  pages = {9-28},
  year = {1997},
  volume = {11},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1023/A:1008291616071},
  author = {Joan Carletta and Christos A. Papachristou}
}
@article{journals/et/0002RNSRT13,
  title = {Partial Virtual Channel Sharing: A Generic Methodology to Enhance Resource Management and Fault Tolerance in Networks-on-Chip},
  pages = {431-452},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-013-5389-5},
  author = {Khalid Latif 0002 and Amir-Mohammad Rahmani and Ethiopia Nigussie and Tiberiu Seceleanu and Martin Radetzki and Hannu Tenhunen}
}
@article{journals/et/BommuDC00,
  title = {A Practical Vector Restoration Technique for Large Sequential Circuits},
  pages = {521-539},
  year = {2000},
  volume = {16},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1023/A:1008329018664},
  author = {Surendra Bommu and Kiran B. Doreswamy and Srimat T. Chakradhar}
}
@article{journals/et/CotaLRCVLR01,
  title = {Synthesis of an 8051-Like Micro-Controller Tolerant to Transient Faults},
  pages = {149-161},
  year = {2001},
  volume = {17},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1023/A:1011125927317},
  author = {Érika F. Cota and Fernanda Lima and Sana Rezgui and Luigi Carro and Raoul Velazco and Marcelo Lubaszewski and Ricardo Reis}
}
@article{journals/et/ZiajaS94,
  title = {Boundary scan in board manufacturing},
  pages = {263-268},
  year = {1994},
  volume = {5},
  journal = {J. Electronic Testing},
  number = {2-3},
  doi = {10.1007/BF00972085},
  author = {Thomas A. Ziaja and Earl E. Swartzlander Jr.}
}
@article{journals/et/RenovellABB00,
  title = {Combining Functional and Structural Approaches for Switched-Current Circuit Testing},
  pages = {259-267},
  year = {2000},
  volume = {16},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1008347516954},
  author = {Michel Renovell and Florence Azaïs and J.-C. Bodin and Yves Bertrand}
}
@article{journals/et/Agrawal05a,
  title = {Editorial},
  pages = {111},
  year = {2005},
  volume = {21},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-005-6134-5},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/NummerS03,
  title = {A DFT Technique for Testing High-Speed Circuits with Arbitrarily Slow Testers},
  pages = {299-314},
  year = {2003},
  volume = {19},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1023753231177},
  author = {Muhammad Nummer and Manoj Sachdev}
}
@article{journals/et/BrownB07,
  title = {A Built-in Self-test and Diagnosis Strategy for Chemically Assembled Electronic Nanotechnology},
  pages = {131-144},
  year = {2007},
  volume = {23},
  journal = {J. Electronic Testing},
  number = {2-3},
  doi = {10.1007/s10836-006-0552-x},
  author = {Jason G. Brown and R. D. (Shawn) Blanton}
}
@article{journals/et/Fernandez09,
  title = {A Modified Charge Pumping Method for Measuring Interface States Up to the Ghz Range},
  pages = {279-283},
  year = {2009},
  volume = {25},
  journal = {J. Electronic Testing},
  number = {4-5},
  doi = {10.1007/s10836-009-5104-8},
  author = {R. Fernández}
}
@article{journals/et/BukovjanDM01,
  title = {Cost/Quality Trade-off in Synthesis for BIST},
  pages = {109-119},
  year = {2001},
  volume = {17},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1023/A:1011117625500},
  author = {P. Bukovjan and L. Ducerf-Bourbon and Meryem Marzouki}
}
@article{journals/et/DimakosSSMF15,
  title = {Parametric Built-In Test for 65nm RF LNA Using Non-Intrusive Variation-Aware Sensors},
  pages = {381-394},
  year = {2015},
  volume = {31},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-015-5534-4},
  author = {Athanasios Dimakos and Haralampos-G. D. Stratigopoulos and Alexandre Siligaris and Salvador Mir and Emeric de Foucauld}
}
@article{journals/et/Chakravarty91,
  title = {A characterization of robust test-pairs for stuck-open faults},
  pages = {275-286},
  year = {1991},
  volume = {1},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/BF00136316},
  author = {Sreejit Chakravarty}
}
@article{journals/et/ChenBD02,
  title = {Testing for Interconnect Crosstalk Defects Using On-Chip Embedded Processor Cores},
  pages = {529-538},
  year = {2002},
  volume = {18},
  journal = {J. Electronic Testing},
  number = {4-5},
  doi = {10.1023/A:1016562011549},
  author = {Li Chen and Xiaoliang Bai and Sujit Dey}
}
@article{journals/et/MorenoIRSI98,
  title = {Clocked Dosimeter Compatible with Digital CMOS Technology},
  pages = {101-110},
  year = {1998},
  volume = {12},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008290024783},
  author = {Eugeni García-Moreno and Benjamín Iñíguez and Miquel Roca and Jaume Segura and Eugeni Isern}
}
@article{journals/et/NovakPNHGG04,
  title = {Test-Per-Clock Logic BIST with Semi-Deterministic Test Patterns and Zero-Aliasing Compactor},
  pages = {109-122},
  year = {2004},
  volume = {20},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1023/B:JETT.0000009317.31947.c8},
  author = {Ondrej Novák and Zdenek Plíva and Jiri Nosek and Andrzej Hlawiczka and Tomasz Garbolino and Krzysztof Gucwa}
}
@article{journals/et/NicolaidisR99,
  title = {Guest Editorial},
  pages = {9},
  year = {1999},
  volume = {15},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008386924770},
  author = {Michael Nicolaidis and Rob Roy}
}
@article{journals/et/Agrawal03d,
  title = {Editorial},
  pages = {495},
  year = {2003},
  volume = {19},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1023/A:1025108727093},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/NicoliciA04,
  title = {Testability Trade-Offs for BIST Data Paths},
  pages = {169-179},
  year = {2004},
  volume = {20},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1023/B:JETT.0000023680.46155.65},
  author = {Nicola Nicolici and Bashir M. Al-Hashimi}
}
@article{journals/et/Agrawal04a,
  title = {Editorial},
  pages = {127},
  year = {2004},
  volume = {20},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1023/B:JETT.0000023707.71672.ae},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/ChampacCF99,
  title = {IDDQ Testing of Opens in CMOS SRAMs},
  pages = {53-62},
  year = {1999},
  volume = {15},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008303427496},
  author = {Víctor H. Champac and José Castillejos and Joan Figueras}
}
@article{journals/et/DasF15,
  title = {One More Class of Sequential Circuits having Combinational Test Generation Complexity},
  pages = {321-327},
  year = {2015},
  volume = {31},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-015-5527-3},
  author = {Debesh Kumar Das and Hideo Fujiwara}
}
@article{journals/et/NicolaidisAA05,
  title = {Memory Defect Tolerance Architectures for Nanotechnologies},
  pages = {445-455},
  year = {2005},
  volume = {21},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-005-0971-0},
  author = {Michael Nicolaidis and Lorena Anghel and Nadir Achouri}
}
@article{journals/et/SteensmaGCM93,
  title = {Testability analysis in high level data path synthesis},
  pages = {43-56},
  year = {1993},
  volume = {4},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/BF00971939},
  author = {Johannes Steensma and Werner Geurts and Francky Catthoor and Hugo De Man}
}
@article{journals/et/Agrawal02d,
  title = {Editorial},
  pages = {567-568},
  year = {2002},
  volume = {18},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1023/A:1020884519676},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/NicolaidisZ98,
  title = {On-Line Testing for VLSI - A Compendium of Approaches},
  pages = {7-20},
  year = {1998},
  volume = {12},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008244815697},
  author = {Michael Nicolaidis and Yervant Zorian}
}
@article{journals/et/SemenovVS03,
  title = {Leakage Current in Sub-Quarter Micron MOSFET: A Perspective on Stressed Delta IDDQ Testing},
  pages = {341-352},
  year = {2003},
  volume = {19},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1023713517064},
  author = {Oleg Semenov and Arman Vassighi and Manoj Sachdev}
}
@article{journals/et/PetroliLKC08,
  title = {Majority Logic Mapping for Soft Error Dependability},
  pages = {83-92},
  year = {2008},
  volume = {24},
  journal = {J. Electronic Testing},
  number = {1-3},
  doi = {10.1007/s10836-007-5044-0},
  author = {Lorenzo Petroli and Carlos Arthur Lang Lisbôa and Fernanda Lima Kastensmidt and Luigi Carro}
}
@article{journals/et/Agrawal12b,
  title = {Editorial},
  pages = {263-264},
  year = {2012},
  volume = {28},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-012-5307-2},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/Agrawal99,
  title = {Editorial},
  pages = {7},
  year = {1999},
  volume = {14},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008301318762},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/VazquezCSTST13,
  title = {Process Variations-Aware Statistical Analysis Framework for Aging Sensors Insertion},
  pages = {289-299},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-013-5358-z},
  author = {Julio César Vázquez and Víctor H. Champac and Jorge Semião and Isabel C. Teixeira and Marcelino B. Santos and João Paulo Teixeira}
}
@article{journals/et/HoggS07,
  title = {Defect-tolerant Logic with Nanoscale Crossbar Circuits},
  pages = {117-129},
  year = {2007},
  volume = {23},
  journal = {J. Electronic Testing},
  number = {2-3},
  doi = {10.1007/s10836-006-0547-7},
  author = {Tad Hogg and Greg Snider}
}
@article{journals/et/MyersB11,
  title = {Assessment of Microfluidic System Testability using Fault Simulation and Test Metrics},
  pages = {363-373},
  year = {2011},
  volume = {27},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-011-5202-2},
  author = {Thomas O. Myers and Ian M. Bell}
}
@article{journals/et/MirLC96,
  title = {Fault-based ATPG for linear analog circuits with minimal size multifrequency test sets},
  pages = {43-57},
  year = {1996},
  volume = {9},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1007/BF00137564},
  author = {Salvador Mir and Marcelo Lubaszewski and Bernard Courtois}
}
@article{journals/et/ChakrabortyKE13,
  title = {Novel Self-Timed, Pipelined Clock Scan Architecture},
  pages = {241-247},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-013-5363-2},
  author = {Kanad Chakraborty and James E. Kelly and Brian P. Evans}
}
@article{journals/et/SunGC90,
  title = {Fault-tolerance in balanced sorting networks},
  pages = {31-41},
  year = {1990},
  volume = {1},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/BF00134013},
  author = {Jianli Sun and Jan Gecsei and Eduard Cerny}
}
@article{journals/et/SogomonyanG93,
  title = {Design of self-testing and on-line fault detection combinational circuits with weakly independent outputs},
  pages = {267-281},
  year = {1993},
  volume = {4},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/BF00971975},
  author = {Egor S. Sogomonyan and Michael Gössel}
}
@article{journals/et/SchmidSBGS97,
  title = {Electron Beam Probing - A Solution for MCM Test and Failure Analysis},
  pages = {55-63},
  year = {1997},
  volume = {10},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008270430950},
  author = {R. Schmid and R. Schmitt and M. Brunner and O. Gessner and M. Sturm}
}
@article{journals/et/HuangLH15,
  title = {A High Performance SEU Tolerant Latch},
  pages = {349-359},
  year = {2015},
  volume = {31},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-015-5533-5},
  author = {Zhengfeng Huang and Huaguo Liang and Sybille Hellebrand}
}
@article{journals/et/MujumdarJS94,
  title = {Incorporating testability considerations in high-level synthesis},
  pages = {43-55},
  year = {1994},
  volume = {5},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/BF00971962},
  author = {Ashutosh Mujumdar and Rajiv Jain and Kewal K. Saluja}
}
@article{journals/et/PomeranzK91,
  title = {The minimum test set problem for circuits with nonreconvergent fanout},
  pages = {339-349},
  year = {1991},
  volume = {2},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/BF00135229},
  author = {Irith Pomeranz and Zvi Kohavi}
}
@article{journals/et/SaposhnikovMSG98,
  title = {A New Design Method for Self-Checking Unidirectional Combinational Circuits},
  pages = {41-53},
  year = {1998},
  volume = {12},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008257118423},
  author = {V. V. Saposhnikov and A. A. Morosov and Vl. V. Saposhnikov and Michael Gössel}
}
@article{journals/et/X12c,
  title = {Test Technology Newsletter},
  pages = {553-554},
  year = {2012},
  volume = {28},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-012-5328-x},
  author = {}
}
@article{journals/et/Agrawal96,
  title = {Editorial},
  pages = {111},
  year = {1996},
  volume = {8},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/BF02341817},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/DumasALN06,
  title = {Electro-thermal Stimuli for MEMS Testing in FSBM Technology},
  pages = {189-198},
  year = {2006},
  volume = {22},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-005-6132-7},
  author = {Norbert Dumas and Florence Azaïs and Laurent Latorre and Pascal Nouet}
}
@article{journals/et/ChampacJ03,
  title = {Guest Editorial},
  pages = {11},
  year = {2003},
  volume = {19},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1023/A:1021931609768},
  author = {Víctor H. Champac and Ingrid Jansch-Pôrto}
}
@article{journals/et/KarpovskyY96,
  title = {Transparent random access memory testing for pattern sensitive faults},
  pages = {251-266},
  year = {1996},
  volume = {9},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/BF00134690},
  author = {Mark G. Karpovsky and Vyacheslav N. Yarmolik}
}
@article{journals/et/WangGJQ15,
  title = {A Hilbert-Transform-Based Method to Estimate and Correct Timing Error in Time-Interleaved ADCs},
  pages = {291-299},
  year = {2015},
  volume = {31},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-015-5523-7},
  author = {Li Wang and Lianping Guo and Jun Jiang and Duyu Qiu}
}
@article{journals/et/HePERA08,
  title = {Thermal-Aware SoC Test Scheduling with Test Set Partitioning and Interleaving},
  pages = {247-257},
  year = {2008},
  volume = {24},
  journal = {J. Electronic Testing},
  number = {1-3},
  doi = {10.1007/s10836-007-5030-6},
  author = {Zhiyuan He and Zebo Peng and Petru Eles and Paul M. Rosinger and Bashir M. Al-Hashimi}
}
@article{journals/et/PengRWWLW14,
  title = {Characterization of a Passive Telemetric System for ISM Band Pressure Sensors},
  pages = {665-671},
  year = {2014},
  volume = {30},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-014-5485-1},
  author = {Yujia Peng and B. M. Farid Rahman and TengXing Wang and Guoan Wang and Xinchuan Liu and Xuejun Wen}
}
@article{journals/et/Tarnick08,
  title = {Self-Testing Embedded Borden t -UED Code Checkers for t = 2 k  q - 1 with q = 2 m  - 1},
  pages = {509-527},
  year = {2008},
  volume = {24},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-008-5073-3},
  author = {Steffen Tarnick}
}
@article{journals/et/VriesJ99,
  title = {Decreasing the Sensitivity of ADC Test Parameters by Means of Wobbling},
  pages = {23-29},
  year = {1999},
  volume = {15},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008395125678},
  author = {R. de Vries and Augustus J. E. M. Janssen}
}
@article{journals/et/DavidGLPV02,
  title = {Hardware Generation of Random Single Input Change Test Sequences},
  pages = {145-157},
  year = {2002},
  volume = {18},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1023/A:1014941525735},
  author = {René David and Patrick Girard and Christian Landrault and Serge Pravossoudovitch and Arnaud Virazel}
}
@article{journals/et/ChenMW12,
  title = {A Modified Simulation-Based Multi-Signal Modeling for Electronic System},
  pages = {155-165},
  year = {2012},
  volume = {28},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-011-5273-0},
  author = {Xiaomei Chen and Xiaofeng Meng and Guohua Wang}
}
@article{journals/et/DumasXGBR08,
  title = {Online Testing of MEMS Based on Encoded Stimulus Superposition},
  pages = {555-566},
  year = {2008},
  volume = {24},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-008-5090-2},
  author = {Norbert Dumas and Zhou Xu and Kostas Georgopoulos and R. John T. Bunyan and Andrew Richardson}
}
@article{journals/et/NicoliciG08,
  title = {Guest Editorial},
  pages = {325-326},
  year = {2008},
  volume = {24},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-008-5063-5},
  author = {Nicola Nicolici and Patrick Girard}
}
@article{journals/et/KeM95,
  title = {Multifault and delay-fault testability of multilevel circuits},
  pages = {333-336},
  year = {1995},
  volume = {6},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/BF00996442},
  author = {Wuudiann Ke and Premachandran R. Menon}
}
@article{journals/et/MarcynukM92,
  title = {The OR-k method for on-line checking of programmable logic arrays},
  pages = {53-65},
  year = {1992},
  volume = {3},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/BF00159831},
  author = {D. M. Marcynuk and D. M. Miller}
}
@article{journals/et/LienB91,
  title = {An optimal scheduling algorithm for testing interconnect using boundary scan},
  pages = {117-130},
  year = {1991},
  volume = {2},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/BF00134948},
  author = {Jung-Cheun Lien and Melvin A. Breuer}
}
@article{journals/et/SuOC06,
  title = {Test Planning and Test Resource Optimization for Droplet-Based Microfluidic Systems},
  pages = {199-210},
  year = {2006},
  volume = {22},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-005-1256-3},
  author = {Fei Su and Sule Ozev and Krishnendu Chakrabarty}
}
@article{journals/et/HuangHCCKHCK12,
  title = {An MCT-Based Bit-Weight Extraction Technique for Embedded SAR ADC Testing and Calibration},
  pages = {705-722},
  year = {2012},
  volume = {28},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-012-5325-0},
  author = {Xuan-Lun Huang and Jiun-Lang Huang and Hung-I Chen and Chang-Yu Chen and Tseng Kuo-Tsai and Ming-Feng Huang and Yung-Fa Chou and Ding-Ming Kwai}
}
@article{journals/et/CostiSS95,
  title = {A new DFT methodology for sequential circuits},
  pages = {223-240},
  year = {1995},
  volume = {7},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/BF00995315},
  author = {Claudio Costi and Micaela Serra and Donatella Sciuto}
}
@article{journals/et/KhalilRN02,
  title = {Diagnosis Strategies for Hardware or Software Systems},
  pages = {241-251},
  year = {2002},
  volume = {18},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1023/A:1014921014486},
  author = {Maisaa Khalil and Chantal Robach and Franc Novak}
}
@article{journals/et/HsiaoC00a,
  title = {Test Set and Fault Partitioning Techniques for Static Test Sequence Compaction for Sequential Circuits},
  pages = {329-338},
  year = {2000},
  volume = {16},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1023/A:1008313901938},
  author = {Michael S. Hsiao and Srimat T. Chakradhar}
}
@article{journals/et/VazquezHLALRH05,
  title = {Sine-Wave Signal Characterization Using Square-Wave and SigmaDelta-Modulation: Application to Mixed-Signal BIST},
  pages = {221-232},
  year = {2005},
  volume = {21},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-005-6352-x},
  author = {Diego Vázquez and Gloria Huertas and África Luque and Manuel J. Barragan Asian and Gildas Leger and Adoración Rueda and José Luis Huertas}
}
@article{journals/et/Ivanov03e,
  title = {Test Technology Technical Council Newsletter},
  pages = {497-498},
  year = {2003},
  volume = {19},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1023/A:1025161611163},
  author = {André Ivanov}
}
@article{journals/et/LalaK03,
  title = {An Architecture for Self-Healing Digital Systems},
  pages = {523-535},
  year = {2003},
  volume = {19},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1023/A:1025169829818},
  author = {Parag K. Lala and B. Kiran Kumar}
}
@article{journals/et/Landrault02,
  title = {Guest Editorial},
  pages = {107},
  year = {2002},
  volume = {18},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1023/A:1014979623918},
  author = {Christian Landrault}
}
@article{journals/et/Koranne02,
  title = {A Novel Reconfigurable Wrapper for Testing of Embedded Core-Based SOCs and its Associated Scheduling Algorithm},
  pages = {415-434},
  year = {2002},
  volume = {18},
  journal = {J. Electronic Testing},
  number = {4-5},
  doi = {10.1023/A:1016593423844},
  author = {Sandeep Koranne}
}
@article{journals/et/TadeusiewiczH12,
  title = {Multiple Soft Fault Diagnosis of Nonlinear Circuits Using the Continuation Method},
  pages = {487-493},
  year = {2012},
  volume = {28},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-012-5306-3},
  author = {Michal Tadeusiewicz and Stanislaw Halgas}
}
@article{journals/et/MansourV13,
  title = {SEU Fault-Injection in VHDL-Based Processors: A Case Study},
  pages = {87-94},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-013-5351-6},
  author = {Wassim Mansour and Raoul Velazco}
}
@article{journals/et/RenHSGCWWVB14,
  title = {Single-Event Transient Measurements on a DC/DC Pulse Width Modulator Using Heavy Ion, Proton, and Pulsed Laser},
  pages = {149-154},
  year = {2014},
  volume = {30},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-013-5431-7},
  author = {Yi Ren and A.-L. He and S.-T. Shi and G. Guo and Li Chen and Shi-Jie Wen and Richard Wong and N. W. van Vonno and Bharat L. Bhuva}
}
@article{journals/et/ShenA98,
  title = {Synthesis of Native Mode Self-Test Programs},
  pages = {137-148},
  year = {1998},
  volume = {13},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1023/A:1008305820979},
  author = {Jian Shen and Jacob A. Abraham}
}
@article{journals/et/MetraL00,
  title = {Intermediacy Prediction for High Speed Berger Code Checkers},
  pages = {607-615},
  year = {2000},
  volume = {16},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1023/A:1008369203223},
  author = {Cecilia Metra and Jien-Chung Lo}
}
@article{journals/et/ChangLC02,
  title = {Structural Fault Based Specification Reduction for Testing Analog Circuits},
  pages = {571-581},
  year = {2002},
  volume = {18},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1023/A:1020892721493},
  author = {Soon-Jyh Chang and Chung-Len Lee and Jwu E. Chen}
}
@article{journals/et/ChenHKH15,
  title = {Design and Implementation of an FPGA-Based Data/Timing Formatter},
  pages = {549-559},
  year = {2015},
  volume = {31},
  journal = {J. Electronic Testing},
  number = {5-6},
  doi = {10.1007/s10836-015-5554-0},
  author = {Yu-Yi Chen and Jiun-Lang Huang and Terry Kuo and Xuan-Lun Huang}
}
@article{journals/et/McNamerN96,
  title = {ITA: An algorithm for IDDQ testability analysis},
  pages = {287-298},
  year = {1996},
  volume = {8},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/BF00133390},
  author = {Michael G. McNamer and H. Troy Nagle}
}
@article{journals/et/ChakravartyT96,
  title = {Algorithms to select IDDQ measurement points to detect bridging faults},
  pages = {275-285},
  year = {1996},
  volume = {8},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/BF00133389},
  author = {Sreejit Chakravarty and Paul J. Thadikaran}
}
@article{journals/et/AyadiM10,
  title = {Fault Coverage Analysis of Peak-Detector Based BIST for RF LNAs},
  pages = {37-45},
  year = {2010},
  volume = {26},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-009-5129-z},
  author = {R. M. Ayadi and M. Masmoudi}
}
@article{journals/et/DubeyGM10,
  title = {Study of Read Recovery Dynamic Faults in 6T SRAMS and Method to Improve Test Time},
  pages = {659-666},
  year = {2010},
  volume = {26},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-010-5176-5},
  author = {Prashant Dubey and Akhil Garg and Shashank Mahajan}
}
@article{journals/et/FontGPISRG03,
  title = {A BICS for CMOS OpAmps by Monitoring the Supply Current Peak},
  pages = {597-603},
  year = {2003},
  volume = {19},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1023/A:1025134232544},
  author = {Joan Font and J. Ginard and Rodrigo Picos and Eugeni Isern and Jaume Segura and Miquel Roca and Eugenio García}
}
@article{journals/et/Jin11,
  title = {Application of the Kalman Filter in Linearity Testing of Analog-to-Digital Converters},
  pages = {163-175},
  year = {2011},
  volume = {27},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-011-5196-9},
  author = {Le Jin}
}
@article{journals/et/BenabdenbiMM02,
  title = {CAS-BUS: A Test Access Mechanism and a Toolbox Environment for Core-Based System Chip Testing},
  pages = {455-473},
  year = {2002},
  volume = {18},
  journal = {J. Electronic Testing},
  number = {4-5},
  doi = {10.1023/A:1016597624753},
  author = {Mounir Benabdenbi and Walid Maroufi and Meryem Marzouki}
}
@article{journals/et/RuedaRH05,
  title = {Guest Editorial},
  pages = {203},
  year = {2005},
  volume = {21},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-005-6350-z},
  author = {Adoración Rueda and Michel Renovell and José Luis Huertas}
}
@article{journals/et/LiLWLWNMC15,
  title = {Simulation and Experimental Evaluation of a Soft Error Tolerant Layout for SRAM 6T Bitcell in 65nm Technology},
  pages = {561-568},
  year = {2015},
  volume = {31},
  journal = {J. Electronic Testing},
  number = {5-6},
  doi = {10.1007/s10836-015-5549-x},
  author = {Lixiang Li and Yuanqing Li and Haibin Wang and Rui Liu and Qiong Wu and Michael Newton and Yuan Ma and Li Chen}
}
@article{journals/et/BelhaouaneSKM96,
  title = {Reconstruction method for jitter tolerant data acquisition system},
  pages = {177-185},
  year = {1996},
  volume = {9},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1007/BF00137573},
  author = {Adel Belhaouane and Yvon Savaria and Bozena Kaminska and Daniel Massicotte}
}
@article{journals/et/Kim05,
  title = {Test Technology Technical Council Newsletter},
  pages = {113-114},
  year = {2005},
  volume = {21},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-005-6140-7},
  author = {Bruce C. Kim}
}
@article{journals/et/BonhommeGGLP04,
  title = {Power-Driven Routing-Constrained Scan Chain Design},
  pages = {647-660},
  year = {2004},
  volume = {20},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10677-004-4252-2},
  author = {Yannick Bonhomme and Patrick Girard and Loïs Guiller and Christian Landrault and Serge Pravossoudovitch}
}
@article{journals/et/AltetRCDST99,
  title = {Differential Thermal Testing: An Approach to its Feasibility},
  pages = {57-66},
  year = {1999},
  volume = {14},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008397205559},
  author = {Josep Altet and Antonio Rubio and Wilfrid Claeys and Stefan Dilhaire and Emmanuel Schaub and Hideo Tamamoto}
}
@article{journals/et/BuonannoFS95,
  title = {TIES: A testability increase expert system for VLSI design},
  pages = {203-217},
  year = {1995},
  volume = {6},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/BF00993087},
  author = {Giacomo Buonanno and Franco Fummi and Donatella Sciuto}
}
@article{journals/et/BoniCFOM95,
  title = {Short test procedures for R-2R D/A converters by electrical modeling and application of the ambiguity algorithm},
  pages = {145-155},
  year = {1995},
  volume = {7},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/BF00995310},
  author = {Andrea Boni and Giovanni Chiorboli and G. Franco and M. Ostacoli and S. Mazzoleni}
}
@article{journals/et/MirLC96a,
  title = {Unified built-in self-test for fully differential analog circuits},
  pages = {135-151},
  year = {1996},
  volume = {9},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1007/BF00137570},
  author = {Salvador Mir and Marcelo Lubaszewski and Bernard Courtois}
}
@article{journals/et/ChakravartyL92,
  title = {Algorithms for IDDQ measurement based diagnosis of bridging faults},
  pages = {377-385},
  year = {1992},
  volume = {3},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/BF00135341},
  author = {Sreejit Chakravarty and Minsheng Liu}
}
@article{journals/et/Agrawal13e,
  title = {Editorial},
  pages = {741-742},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-013-5424-6},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/KaoLW11,
  title = {Diagnosing Multiple Byzantine Open-Segment Defects Using Integer Linear Programming},
  pages = {723-739},
  year = {2011},
  volume = {27},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-011-5265-0},
  author = {Chen-Yuan Kao and Chien-Hui Liao and Charles H.-P. Wen}
}
@article{journals/et/SteensmaCM95,
  title = {Partial scan and symbolic test at the register-transfer level},
  pages = {7-23},
  year = {1995},
  volume = {7},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1007/BF00993311},
  author = {Johannes Steensma and Francky Catthoor and Hugo De Man}
}
@article{journals/et/Vinnakota97,
  title = {Monitoring Power Dissipation for Fault Detection},
  pages = {173-181},
  year = {1997},
  volume = {11},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1023/A:1008222623441},
  author = {Bapiraju Vinnakota}
}
@article{journals/et/Al-YamaniM10,
  title = {Test Set Compression Through Alternation Between Deterministic and Pseudorandom Test Patterns},
  pages = {513-521},
  year = {2010},
  volume = {26},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-010-5172-9},
  author = {Ahmad A. Al-Yamani and Edward J. McCluskey}
}
@article{journals/et/KoN08,
  title = {Scan Division Algorithm for Shift and Capture Power Reduction for At-Speed Test Using Skewed-Load Test Application Strategy},
  pages = {393-403},
  year = {2008},
  volume = {24},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-007-5036-0},
  author = {Ho Fai Ko and Nicola Nicolici}
}
@article{journals/et/HamzaogluP99,
  title = {New Techniques for Deterministic Test Pattern Generation},
  pages = {63-73},
  year = {1999},
  volume = {15},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008355411566},
  author = {Ilker Hamzaoglu and Janak H. Patel}
}
@article{journals/et/KarimOHVWIL09,
  title = {Modeling and Evaluating Errors Due to Random Clock Shifts in Quantum-Dot Cellular Automata Circuits},
  pages = {55-66},
  year = {2009},
  volume = {25},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-008-5088-9},
  author = {Faizal Karim and Marco Ottavi and Hamidreza Hashempour and Vamsi Vankamamidi and Konrad Walus and André Ivanov and Fabrizio Lombardi}
}
@article{journals/et/HuertasRV93,
  title = {Improving the testability of switched-capacitor filters},
  pages = {299-313},
  year = {1993},
  volume = {4},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/BF00972156},
  author = {José Luis Huertas and Adoración Rueda and Diego Vázquez}
}
@article{journals/et/DuarteNBZ98,
  title = {Efficient Totally Self-Checking Shifter Design},
  pages = {29-39},
  year = {1998},
  volume = {12},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008253000676},
  author = {Ricardo de Oliveira Duarte and Michael Nicolaidis and Hakim Bederr and Yervant Zorian}
}
@article{journals/et/Sinanoglu08a,
  title = {Improving the Effectiveness of Combinational Decompressors Through Judicious Partitioning of Scan Cells},
  pages = {439-448},
  year = {2008},
  volume = {24},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-007-5039-x},
  author = {Ozgur Sinanoglu}
}
@article{journals/et/LiuV13,
  title = {Automatic Generation of System Level Assertions from Transaction Level Models},
  pages = {669-684},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-013-5403-y},
  author = {Lingyi Liu and Shobha Vasudevan}
}
@article{journals/et/Rusznyak99,
  title = {Testing of Oscillators},
  pages = {301-304},
  year = {1999},
  volume = {14},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1008322506516},
  author = {Andreas Rusznyak}
}
@article{journals/et/VergilioMJ01,
  title = {Constraint Based Criteria: An Approach for Test Case Selection in the Structural Testing},
  pages = {175-183},
  year = {2001},
  volume = {17},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1023/A:1011130028226},
  author = {Silvia Regina Vergilio and José Carlos Maldonado and Mario Jino}
}
@article{journals/et/GangadharT13,
  title = {A Probabilistic Approach to Diagnose SETs in Sequential Circuits},
  pages = {317-330},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-013-5361-4},
  author = {Sreenivas Gangadhar and Spyros Tragoudas}
}
@article{journals/et/Hirabayashi01,
  title = {An Algebraic Approach to Formal Verification of Microprocessors},
  pages = {543-544},
  year = {2001},
  volume = {17},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1023/A:1012824822961},
  author = {Kanji Hirabayashi}
}
@article{journals/et/Agrawal94c,
  title = {Editorial},
  pages = {317},
  year = {1994},
  volume = {5},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/BF00972515},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/GharaybehBA97,
  title = {Classification and Test Generation for Path-Delay Faults Using Single Struck-at Fault Tests},
  pages = {55-67},
  year = {1997},
  volume = {11},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1023/A:1008247801050},
  author = {Marwan A. Gharaybeh and Michael L. Bushnell and Vishwani D. Agrawal}
}
@article{journals/et/PolianB04,
  title = {Scalable Delay Fault BIST for Use with Low-Cost ATE},
  pages = {181-197},
  year = {2004},
  volume = {20},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1023/B:JETT.0000023681.25483.59},
  author = {Ilia Polian and Bernd Becker}
}
@article{journals/et/Agrawal03,
  title = {Editorial},
  pages = {5},
  year = {2003},
  volume = {19},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1023/A:1021983626606},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/Huang06,
  title = {On-Chip Random Jitter Testing Using Low Tap-Count Coarse Delay Lines},
  pages = {387-398},
  year = {2006},
  volume = {22},
  journal = {J. Electronic Testing},
  number = {4-6},
  doi = {10.1007/s10836-006-9444-3},
  author = {Jiun-Lang Huang}
}
@article{journals/et/BounceurMSR07,
  title = {Estimation of Test Metrics for the Optimisation of Analogue Circuit Testing},
  pages = {471-484},
  year = {2007},
  volume = {23},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-007-5006-6},
  author = {Ahcène Bounceur and Salvador Mir and Emmanuel Simeu and Luís Rolíndez}
}
@article{journals/et/RabenaltGL11,
  title = {Masking of X-Values by Use of a Hierarchically Configurable Register},
  pages = {31-41},
  year = {2011},
  volume = {27},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-010-5179-2},
  author = {Thomas Rabenalt and Michael Gössel and Andreas Leininger}
}
@article{journals/et/DeyC95,
  title = {Design of testable sequential circuits by repositioning flip-flops},
  pages = {105-114},
  year = {1995},
  volume = {7},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1007/BF00993318},
  author = {Sujit Dey and Srimat T. Chakradhar}
}
@article{journals/et/Arabi10,
  title = {Guest Editorial},
  pages = {5},
  year = {2010},
  volume = {26},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-009-5133-3},
  author = {Karim Arabi}
}
@article{journals/et/Bose04,
  title = {Modeling Custom Digital Circuits for Test},
  pages = {591-609},
  year = {2004},
  volume = {20},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10677-004-4248-y},
  author = {Soumitra Bose}
}
@article{journals/et/SheppardB07,
  title = {A Formal Analysis of Fault Diagnosis with D-matrices},
  pages = {309-322},
  year = {2007},
  volume = {23},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-006-0628-7},
  author = {John W. Sheppard and Stephyn G. W. Butcher}
}
@article{journals/et/ZordanBDGVB14,
  title = {On the Test and Mitigation of Malfunctions in Low-Power SRAMs},
  pages = {611-627},
  year = {2014},
  volume = {30},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-014-5479-z},
  author = {Leonardo Bonet Zordan and Alberto Bosio and Luigi Dilillo and Patrick Girard and Arnaud Virazel and Nabil Badereddine}
}
@article{journals/et/SavirB92,
  title = {AC strength of a pattern generator},
  pages = {119-125},
  year = {1992},
  volume = {3},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/BF00137249},
  author = {Jacob Savir and Robert F. Berry}
}
@article{journals/et/ShinPA10,
  title = {Spectral Prediction for Specification-Based Loopback Test of Embedded Mixed-Signal Circuits},
  pages = {73-86},
  year = {2010},
  volume = {26},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-009-5136-0},
  author = {Hongjoong Shin and Joonsung Park and Jacob A. Abraham}
}
@article{journals/et/FennGBT98,
  title = {On-Line Error Detection for Bit-Serial Multipliers in GF(2m)},
  pages = {29-40},
  year = {1998},
  volume = {13},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1023/A:1008333132366},
  author = {Sebastian T. J. Fenn and Michael Gössel and Mohammed Benaissa and David Taylor}
}
@article{journals/et/ZhouWM96,
  title = {Hardware reduction in continuous checksum-based analog checkers: Algorithm and its analysis},
  pages = {153-163},
  year = {1996},
  volume = {9},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1007/BF00137571},
  author = {Yingquan Zhou and Mike W. T. Wong and Yinghua Min}
}
@article{journals/et/VoyiatzisPNH99,
  title = {An Accumulator-Based BIST Approach for Two-Pattern Testing},
  pages = {267-278},
  year = {1999},
  volume = {15},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1008340925177},
  author = {Ioannis Voyiatzis and Antonis M. Paschalis and Dimitris Nikolos and Constantin Halatsis}
}
@article{journals/et/TanY01,
  title = {A Reliability Statistics Perspective on the Pitfalls of Standard Wafer-Level Electromigration Accelerated Test (SWEAT)},
  pages = {63-68},
  year = {2001},
  volume = {17},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1023/A:1011102127642},
  author = {Cher Ming Tan and Kelvin Ngan Chong Yeo}
}
@article{journals/et/YuanSPMA00,
  title = {Automatic Vector Generation Using Constraints and Biasing},
  pages = {107-120},
  year = {2000},
  volume = {16},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008301108750},
  author = {Jun Yuan and Kurt Shultz and Carl Pixley and Hillel Miller and Adnan Aziz}
}
@article{journals/et/Agrawal10e,
  title = {Editorial},
  pages = {595-596},
  year = {2010},
  volume = {26},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-010-5189-0},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/RenovellGAB03,
  title = {Modeling the Random Parameters Effects in a Non-Split Model of Gate Oxide Short},
  pages = {377-386},
  year = {2003},
  volume = {19},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1023/A:1024683708105},
  author = {Michel Renovell and Jean Marc Gallière and Florence Azaïs and Yves Bertrand}
}
@article{journals/et/NouraniP99,
  title = {Structural Fault Testing of Embedded Cores Using Pipelining},
  pages = {129-144},
  year = {1999},
  volume = {15},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008340519743},
  author = {Mehrdad Nourani and Christos A. Papachristou}
}
@article{journals/et/ChakradharKA93,
  title = {Finite state machine synthesis with fault tolerant test function},
  pages = {57-69},
  year = {1993},
  volume = {4},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/BF00971940},
  author = {Srimat T. Chakradhar and Suman Kanjilal and Vishwani D. Agrawal}
}
@article{journals/et/LeveugleH03,
  title = {Multi-Level Fault Injections in VHDL Descriptions: Alternative Approaches and Experiments},
  pages = {559-575},
  year = {2003},
  volume = {19},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1023/A:1025178014797},
  author = {Régis Leveugle and K. Hadjiat}
}
@article{journals/et/EngelkePRB06,
  title = {Automatic Test Pattern Generation for Resistive Bridging Faults},
  pages = {61-69},
  year = {2006},
  volume = {22},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-006-6392-x},
  author = {Piet Engelke and Ilia Polian and Michel Renovell and Bernd Becker}
}
@article{journals/et/SoK93,
  title = {A fault simulation method: Parallel pattern critical path tracing},
  pages = {255-265},
  year = {1993},
  volume = {4},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/BF00971974},
  author = {Byung S. So and Charles R. Kime}
}
@article{journals/et/Markowsky91,
  title = {Bounding fault detection probabilities in combinational circuits},
  pages = {315-323},
  year = {1991},
  volume = {2},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/BF00135227},
  author = {George Markowsky}
}
@article{journals/et/HsuP98,
  title = {High-Level Controllability and Observability Analysis for Test Synthesis},
  pages = {93-103},
  year = {1998},
  volume = {13},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1023/A:1008349603232},
  author = {Frank F. Hsu and Janak H. Patel}
}
@article{journals/et/Agrawal08,
  title = {Editorial},
  pages = {1},
  year = {2008},
  volume = {24},
  journal = {J. Electronic Testing},
  number = {1-3},
  doi = {10.1007/s10836-008-5069-z},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/SanahujaBBF05,
  title = {Testing Biquad Filters under Parametric Shifts Using X-Y Zoning},
  pages = {257-265},
  year = {2005},
  volume = {21},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-005-6355-7},
  author = {R. Sanahuja and V. Barcons and L. Balado and Joan Figueras}
}
@article{journals/et/AzaisBBCR04,
  title = {Correlation Between Static and Dynamic Parameters of A-to-D Converters: In the View of a Unique Test Procedure},
  pages = {375-387},
  year = {2004},
  volume = {20},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1023/B:JETT.0000039605.02565.ef},
  author = {Florence Azaïs and Serge Bernard and Yves Bertrand and Mariane Comte and Michel Renovell}
}
@article{journals/et/SogomonyanSG99,
  title = {A Multi-Mode Scannable Memory Element for High Test Application Efficiency and Delay Testing},
  pages = {87-96},
  year = {1999},
  volume = {15},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008328101088},
  author = {Egor S. Sogomonyan and Adit D. Singh and Michael Gössel}
}
@article{journals/et/Landrault00,
  title = {Guest Editorial},
  pages = {167},
  year = {2000},
  volume = {16},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1008317527432},
  author = {Christian Landrault}
}
@article{journals/et/Ivanov02,
  title = {Test Technology Technical Council Newsletter},
  pages = {105-106},
  year = {2002},
  volume = {18},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1023/A:1014963213790},
  author = {André Ivanov}
}
@article{journals/et/LiuL07,
  title = {Reliability and Defect Tolerance in Metallic Quantum-dot Cellular Automata},
  pages = {211-218},
  year = {2007},
  volume = {23},
  journal = {J. Electronic Testing},
  number = {2-3},
  doi = {10.1007/s10836-006-0627-8},
  author = {Mo Liu and Craig S. Lent}
}
@article{journals/et/GirardHPR05,
  title = {Delay Fault Testing of Look-Up Tables in SRAM-Based FPGAs},
  pages = {43-55},
  year = {2005},
  volume = {21},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-005-5286-7},
  author = {Patrick Girard and Olivier Héron and Serge Pravossoudovitch and Michel Renovell}
}
@article{journals/et/Demidenko00,
  title = {Guest Editorial},
  pages = {407-408},
  year = {2000},
  volume = {16},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1023/A:1008300212304},
  author = {Serge N. Demidenko}
}
@article{journals/et/MiuraY99,
  title = {A Low-Loss Built-In Current Sensor},
  pages = {39-48},
  year = {1999},
  volume = {14},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008393104650},
  author = {Yukiya Miura and Hiroshi Yamazaki}
}
@article{journals/et/ShethS04,
  title = {Scan Latch Design for Test Applications},
  pages = {213-216},
  year = {2004},
  volume = {20},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1023/B:JETT.0000023683.62501.ed},
  author = {Amit M. Sheth and Jacob Savir}
}
@article{journals/et/AminV97,
  title = {Workload Distribution in Fault Simulation},
  pages = {277-282},
  year = {1997},
  volume = {10},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1008275810655},
  author = {Minesh B. Amin and Bapiraju Vinnakota}
}
@article{journals/et/LiC04,
  title = {On Using Exponential-Golomb Codes and Subexponential Codes for System-on-a-Chip Test Data Compression},
  pages = {667-670},
  year = {2004},
  volume = {20},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10677-004-4254-0},
  author = {Lei Li and Krishnendu Chakrabarty}
}
@article{journals/et/GoncalvesSTT02,
  title = {Design and Test of a Certifiable ASIC for a Safety-Critical Gas Burner Control System},
  pages = {285-294},
  year = {2002},
  volume = {18},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1015083105421},
  author = {Fernando M. Gonçalves and Marcelino B. Santos and Isabel C. Teixeira and João Paulo Teixeira}
}
@article{journals/et/Kim07b,
  title = {Test Technology Newsletter - October 2007},
  pages = {371-372},
  year = {2007},
  volume = {23},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-007-5046-y},
  author = {Bruce C. Kim}
}
@article{journals/et/KoppeDB13,
  title = {MoDiVHA: A Hierarchical Strategy for Distributed Test Assignment},
  pages = {839-847},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-013-5400-1},
  author = {Jefferson P. Koppe and Elias Procópio Duarte Jr. and Luis C. E. Bona}
}
@article{journals/et/Hernandez-MartinezS03,
  title = {Topological Considerations for the Diagnosability Conditions of Analogue Circuits Using a Pair of Conjugate Trees},
  pages = {29-36},
  year = {2003},
  volume = {19},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1023/A:1021939811585},
  author = {Luis Hernández-Martínez and Arturo Sarmiento-Reyes}
}
@article{journals/et/GhoshC91,
  title = {On behavior fault modeling for digital designs},
  pages = {135-151},
  year = {1991},
  volume = {2},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/BF00133499},
  author = {Sumit Ghosh and Tapan J. Chakraborty}
}
@article{journals/et/BurbidgePTR03,
  title = {Investigations for Minimum Invasion Digital Only Built-In "Ramp" Based Test Techniques for Charge Pump PLL's},
  pages = {481-490},
  year = {2003},
  volume = {19},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1023/A:1024604412648},
  author = {Martin John Burbidge and Frederic Poullet and Jim Tijou and Andrew Richardson}
}
@article{journals/et/AminianA01,
  title = {Fault Diagnosis of Analog Circuits Using Bayesian Neural Networks with Wavelet Transform as Preprocessor},
  pages = {29-36},
  year = {2001},
  volume = {17},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1023/A:1011141724916},
  author = {Farzan Aminian and Mehran Aminian}
}
@article{journals/et/ParulkarGB98,
  title = {Allocation Techniques for Reducing BIST Area Overhead of Data Paths},
  pages = {149-166},
  year = {1998},
  volume = {13},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1023/A:1008357805049},
  author = {Ishwar Parulkar and Sandeep K. Gupta and Melvin A. Breuer}
}
@article{journals/et/FaresK94,
  title = {Fuzzy optimization models for analog test decisions},
  pages = {299-305},
  year = {1994},
  volume = {5},
  journal = {J. Electronic Testing},
  number = {2-3},
  doi = {10.1007/BF00972089},
  author = {Mounir Fares and Bozena Kaminska}
}
@article{journals/et/HelyBFR07,
  title = {Securing Scan Control in Crypto Chips},
  pages = {457-464},
  year = {2007},
  volume = {23},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-007-5000-z},
  author = {David Hély and Frédéric Bancel and Marie-Lise Flottes and Bruno Rouzeyre}
}
@article{journals/et/WangWLWTCL02,
  title = {A Built-in Self-Test Scheme with Diagnostics Support for Embedded SRAM},
  pages = {637-647},
  year = {2002},
  volume = {18},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1023/A:1020805224219},
  author = {Chih-Wea Wang and Chi-Feng Wu and Jin-Fu Li and Cheng-Wen Wu and Tony Teng and Kevin Chiu and Hsiao-Ping Lin}
}
@article{journals/et/Renovell01,
  title = {Guest Editorial},
  pages = {371},
  year = {2001},
  volume = {17},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1023/A:1012794900999},
  author = {Michel Renovell}
}
@article{journals/et/Agrawal03b,
  title = {Editorial},
  pages = {219},
  year = {2003},
  volume = {19},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1023763726634},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/MinR90,
  title = {Search strategy switching: A cost model and an analysis of backtracking},
  pages = {125-137},
  year = {1990},
  volume = {1},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/BF00137389},
  author = {Hyoung B. Min and William A. Rogers}
}
@article{journals/et/X14d,
  title = {2013 JETTA-TTTC Best Paper Award},
  pages = {639-640},
  year = {2014},
  volume = {30},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-014-5498-9},
  author = {}
}
@article{journals/et/LiTW03,
  title = {Testing and Diagnosis Methodologies for Embedded Content Addressable Memories},
  pages = {207-215},
  year = {2003},
  volume = {19},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1023/A:1022858128485},
  author = {Jin-Fu Li and Ruey-Shing Tzeng and Cheng-Wen Wu}
}
@article{journals/et/SaikkonenM07,
  title = {Component Value Calculations and Characterizations for Measurements in the IEEE 1149.4 Environment},
  pages = {569-579},
  year = {2007},
  volume = {23},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-007-5008-4},
  author = {Teuvo Saikkonen and Markku Moilanen}
}
@article{journals/et/FavalliORS91,
  title = {Fault simulation for general FCMOS ICs},
  pages = {181-190},
  year = {1991},
  volume = {2},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/BF00133502},
  author = {Michele Favalli and Piero Olivo and Bruno Riccò and Fabio Somenzi}
}
@article{journals/et/Robinson92,
  title = {Aliasing probability transients},
  pages = {9-16},
  year = {1992},
  volume = {3},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/BF00159827},
  author = {John P. Robinson}
}
@article{journals/et/GulatiK10,
  title = {Fault Table Computation on GPUs},
  pages = {195-209},
  year = {2010},
  volume = {26},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-010-5147-x},
  author = {Kanupriya Gulati and Sunil P. Khatri}
}
@article{journals/et/El-GamalM07,
  title = {Ensembles of Neural Networks for Fault Diagnosis in Analog Circuits},
  pages = {323-339},
  year = {2007},
  volume = {23},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-006-0710-1},
  author = {M. A. El-Gamal and M. D. A. Mohamed}
}
@article{journals/et/LopezMB99,
  title = {A Method for Designing a Deterministic Test Pattern Generator Based on Cellular Automata},
  pages = {245-258},
  year = {1999},
  volume = {14},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1008314320628},
  author = {María José López and Mar Martínez and Salvador Bracho}
}
@article{journals/et/Agrawal10b,
  title = {Editorial},
  pages = {293},
  year = {2010},
  volume = {26},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-010-5156-9},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/MaHML08,
  title = {Reversible Gates and Testability of One Dimensional Arrays of Molecular QCA},
  pages = {297-311},
  year = {2008},
  volume = {24},
  journal = {J. Electronic Testing},
  number = {1-3},
  doi = {10.1007/s10836-007-5042-2},
  author = {Xiaojun Ma and Jing Huang and Cecilia Metra and Fabrizio Lombardi}
}
@article{journals/et/PortalAN05,
  title = {EEPROM Diagnosis Based on Threshold Voltage Embedded Measurement},
  pages = {33-42},
  year = {2005},
  volume = {21},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-005-5285-8},
  author = {Jean Michel Portal and Hassen Aziza and Didier Née}
}
@article{journals/et/ZhangM95,
  title = {Evaluating the safety of self-checking circuits},
  pages = {243-253},
  year = {1995},
  volume = {6},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/BF00993090},
  author = {Shujian Zhang and Jon C. Muzio}
}
@article{journals/et/AlmukhaizimBS13,
  title = {Reconfigurable Concurrent Error Detection Adaptive to Dynamicity of Power Constraints},
  pages = {73-86},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-012-5347-7},
  author = {Sobeeh Almukhaizim and Sara Bunian and Ozgur Sinanoglu}
}
@article{journals/et/SindiaA15,
  title = {Defect Level Constrained Optimization of Analog and Radio Frequency Specification Tests},
  pages = {479-489},
  year = {2015},
  volume = {31},
  journal = {J. Electronic Testing},
  number = {5-6},
  doi = {10.1007/s10836-015-5545-1},
  author = {Suraj Sindia and Vishwani D. Agrawal}
}
@article{journals/et/BrzozowskiC90,
  title = {Detection of coupling faults in RAMs},
  pages = {151-162},
  year = {1990},
  volume = {1},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/BF00137391},
  author = {Janusz A. Brzozowski and Bruce F. Cockburn}
}
@article{journals/et/Agrawal15c,
  title = {Editorial},
  pages = {335},
  year = {2015},
  volume = {31},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-015-5542-4},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/ChangLH08,
  title = {A Built-In Redundancy-Analysis Scheme for Random Access Memories with Two-Level Redundancy},
  pages = {181-192},
  year = {2008},
  volume = {24},
  journal = {J. Electronic Testing},
  number = {1-3},
  doi = {10.1007/s10836-007-5032-4},
  author = {Da-Ming Chang and Jin-Fu Li and Yu-Jen Huang}
}
@article{journals/et/TsaiAR12,
  title = {High Speed On-Chip Signal Generation for Debug and Diagnosis},
  pages = {625-640},
  year = {2012},
  volume = {28},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-012-5289-0},
  author = {Tsung-Yen Tsai and Sadok Aouini and Gordon W. Roberts}
}
@article{journals/et/WuHH09,
  title = {LPTest: a Flexible Low-Power Test Pattern Generator},
  pages = {323-335},
  year = {2009},
  volume = {25},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-009-5115-5},
  author = {Meng-Fan Wu and Kai-Shun Hu and Jiun-Lang Huang}
}
@article{journals/et/HuangML07,
  title = {On the Tolerance to Manufacturing Defects in Molecular QCA Tiles for Processing-by-wire},
  pages = {163-174},
  year = {2007},
  volume = {23},
  journal = {J. Electronic Testing},
  number = {2-3},
  doi = {10.1007/s10836-006-0548-6},
  author = {Jing Huang and Mariam Momenzadeh and Fabrizio Lombardi}
}
@article{journals/et/WuLLGS13,
  title = {A Cost-efficient Input Vector Monitoring Concurrent On-line BIST Scheme Based on Multilevel Decoding Logic},
  pages = {585-600},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-013-5380-1},
  author = {Tie-Bin Wu and Heng-Zhu Liu and Peng-Xia Liu and Dong-Sheng Guo and Hai-Ming Sun}
}
@article{journals/et/DickTDA94,
  title = {Sensitivity analysis in economics based test strategy planning},
  pages = {239-251},
  year = {1994},
  volume = {5},
  journal = {J. Electronic Testing},
  number = {2-3},
  doi = {10.1007/BF00972083},
  author = {J. H. Dick and Erwin Trischler and Chryssa Dislis and Anthony P. Ambler}
}
@article{journals/et/Wolf97,
  title = {Redundancy Removal during High-Level Synthesis Using Scheduling Don't-Cares},
  pages = {211-225},
  year = {1997},
  volume = {11},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1008214405542},
  author = {Wayne Wolf}
}
@article{journals/et/MaxwellA92,
  title = {IDDQ testing as a component of a test suite: The need for several fault coverage metrics},
  pages = {305-316},
  year = {1992},
  volume = {3},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/BF00135334},
  author = {Peter C. Maxwell and Robert C. Aitken}
}
@article{journals/et/GoorZ94,
  title = {Effective march algorithms for testing single-order addressed memories},
  pages = {337-345},
  year = {1994},
  volume = {5},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/BF00972518},
  author = {A. J. van de Goor and Yervant Zorian}
}
@article{journals/et/MitraGRCB11,
  title = {Test Planning in Digital Microfluidic Biochips Using Efficient Eulerization Techniques},
  pages = {657-671},
  year = {2011},
  volume = {27},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-011-5239-2},
  author = {Debasis Mitra and Sarmishtha Ghoshal and Hafizur Rahaman and Krishnendu Chakrabarty and Bhargab B. Bhattacharya}
}
@article{journals/et/TegethoffC97,
  title = {Simulation Techniques for the Manufacturing Test of MCMs},
  pages = {137-149},
  year = {1997},
  volume = {10},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008286901817},
  author = {Mick Tegethoff and Tom Chen}
}
@article{journals/et/NovakMZB93,
  title = {Enhancing design-for-test for active analog filters by using CLP},
  pages = {315-329},
  year = {1993},
  volume = {4},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/BF00972157},
  author = {Franc Novak and Igor Mozetic and Marina Santo Zarnik and Anton Biasizzo}
}
@article{journals/et/Garcia-GervacioC11,
  title = {Computing the Detection Probability for Small Delay Defects of Nanometer ICs},
  pages = {741-752},
  year = {2011},
  volume = {27},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-011-5256-1},
  author = {Jose Luis Garcia-Gervacio and Víctor H. Champac}
}
@article{journals/et/MashkovBS13,
  title = {Applying Petri Nets to Modeling of Many-Core Processor Self-Testing when Tests are Performed Randomly},
  pages = {25-34},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-012-5346-8},
  author = {Viktor Mashkov and Jiri Barilla and Pavel Simr}
}
@article{journals/et/EckersandFF02,
  title = {Using At-Speed BIST to Test LVDS Serializer/Deserializer Function},
  pages = {171-177},
  year = {2002},
  volume = {18},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1023/A:1014945626644},
  author = {Magnus Eckersand and Fredrik Franzon and Ken Filliter}
}
@article{journals/et/LienLHC14,
  title = {Efficient LFSR Reseeding Based on Internal-Response Feedback},
  pages = {673-685},
  year = {2014},
  volume = {30},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-014-5482-4},
  author = {Wei-Cheng Lien and Kuen-Jong Lee and Tong-Yu Hsieh and Krishnendu Chakrabarty}
}
@article{journals/et/Ivanov03a,
  title = {Test Technology Technical Council Newsletter},
  pages = {99-100},
  year = {2003},
  volume = {19},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1023/A:1022869002561},
  author = {André Ivanov}
}
@article{journals/et/Restrepo-CalleC15,
  title = {Application-Based Analysis of Register File Criticality for Reliability Assessment in Embedded Microprocessors},
  pages = {139-150},
  year = {2015},
  volume = {31},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-015-5513-9},
  author = {Felipe Restrepo-Calle and Sergio Cuenca-Asensi and Antonio Martínez-Álvarez and Eduardo Chielle and Fernanda Lima Kastensmidt}
}
@article{journals/et/SandbornGDABP94,
  title = {Multichip systems trade-off analysis tool},
  pages = {207-218},
  year = {1994},
  volume = {5},
  journal = {J. Electronic Testing},
  number = {2-3},
  doi = {10.1007/BF00972080},
  author = {Peter Sandborn and Rajarshi Ghosh and Ken Drake and Magdy S. Abadir and Linda Bal and Ashish Parikh}
}
@article{journals/et/RebaudengoRV03,
  title = {Accurate Analysis of Single Event Upsets in a Pipelined Microprocessor},
  pages = {577-584},
  year = {2003},
  volume = {19},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1023/A:1025130131636},
  author = {Maurizio Rebaudengo and Matteo Sonza Reorda and Massimo Violante}
}
@article{journals/et/BhatnagarG14,
  title = {Dynamic Threshold Delay Characterization Model for Improved Static Timing Analysis},
  pages = {495-504},
  year = {2014},
  volume = {30},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-014-5469-1},
  author = {Pulkit Bhatnagar and Sachin Garg}
}
@article{journals/et/MaterkaS96,
  title = {Parametric testing of mixed-signal circuits by ANN processing of transient responses},
  pages = {187-202},
  year = {1996},
  volume = {9},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1007/BF00137574},
  author = {Andrzej Materka and Michal Strzelecki}
}
@article{journals/et/X15,
  title = {New Editors - 2015},
  pages = {3-6},
  year = {2015},
  volume = {31},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-015-5512-x},
  author = {}
}
@article{journals/et/Agrawal99b,
  title = {Editorial},
  pages = {5},
  year = {1999},
  volume = {15},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008331507023},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/MajumdarV94,
  title = {Techniques for estimating test length under random test},
  pages = {285-297},
  year = {1994},
  volume = {5},
  journal = {J. Electronic Testing},
  number = {2-3},
  doi = {10.1007/BF00972088},
  author = {Amitava Majumdar and Sarma B. K. Vrudhula}
}
@article{journals/et/SeshadriH02,
  title = {Behavioral-Level DFT via Formal Operator Testability Measures},
  pages = {595-611},
  year = {2002},
  volume = {18},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1023/A:1020849006472},
  author = {Sandhya Seshadri and Michael S. Hsiao}
}
@article{journals/et/HsiaoWC14,
  title = {Low Cost Built-in Sensor Testing of Phase-Locked Loop Dynamic Parameters},
  pages = {515-526},
  year = {2014},
  volume = {30},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-014-5474-4},
  author = {Sen-Wen Hsiao and Xian Wang and Abhijit Chatterjee}
}
@article{journals/et/ChengY90,
  title = {Differential fault simulation for sequential circuits},
  pages = {7-13},
  year = {1990},
  volume = {1},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/BF00134011},
  author = {Wu-Tung Cheng and Meng-Lin Yu}
}
@article{journals/et/RenFCWWVWB12,
  title = {Single-Event Effects Analysis of a Pulse Width Modulator IC in a DC/DC Converter},
  pages = {877-883},
  year = {2012},
  volume = {28},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-012-5338-8},
  author = {Yi Ren and L. Fan and Li Chen and Shi-Jie Wen and Richard Wong and N. W. van Vonno and Arthur F. Witulski and Bharat L. Bhuva}
}
@article{journals/et/LinH08,
  title = {Scan Shift Power Reduction by Freezing Power Sensitive Scan Cells},
  pages = {327-334},
  year = {2008},
  volume = {24},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-007-5048-9},
  author = {Xijiang Lin and Yu Huang 0005}
}
@article{journals/et/XuanSC06,
  title = {Lifetime Prediction and Design-for-Reliability of IC Interconnections with Electromigration Induced Degradation in the Presence of Manufacturing Defects},
  pages = {471-482},
  year = {2006},
  volume = {22},
  journal = {J. Electronic Testing},
  number = {4-6},
  doi = {10.1007/s10836-006-9498-2},
  author = {Xiangdong Xuan and Adit D. Singh and Abhijit Chatterjee}
}
@article{journals/et/KulovicM12,
  title = {Time-Based Embedded Test Instrument with Concurrent Voltage Measurement Capability},
  pages = {653-671},
  year = {2012},
  volume = {28},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-012-5299-y},
  author = {Kemal Kulovic and Martin Margala}
}
@article{journals/et/SinghPPP06,
  title = {Defect Simulation Methodology for iDDT Testing},
  pages = {255-272},
  year = {2006},
  volume = {22},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-006-9318-8},
  author = {Abhishek Singh and Jim Plusquellic and Dhananjay S. Phatak and Chintan Patel}
}
@article{journals/et/SilvaMBT96,
  title = {Mixed current/voltage observation towards effective testing of analog and mixed-signal circuits},
  pages = {75-88},
  year = {1996},
  volume = {9},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1007/BF00137566},
  author = {José Machado da Silva and José Silva Matos and Ian M. Bell and Gaynor E. Taylor}
}
@article{journals/et/RossiOM08,
  title = {Checkers' No-Harm Alarms and Design Approaches to Tolerate Them},
  pages = {93-103},
  year = {2008},
  volume = {24},
  journal = {J. Electronic Testing},
  number = {1-3},
  doi = {10.1007/s10836-007-5031-5},
  author = {Daniele Rossi and Martin Omaña and Cecilia Metra}
}
@article{journals/et/MotaSV10,
  title = {Estimation of RF PA Nonlinearities after Cross-correlating Current and Output Voltage},
  pages = {25-35},
  year = {2010},
  volume = {26},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-009-5128-0},
  author = {Pedro Fonseca da Mota and José Machado da Silva and Ricardo A. Veiga}
}
@article{journals/et/RekikAMN14,
  title = {Study of Low-Cost Electrical Test Strategies for Post-Silicon Yield Improvement of MEMS Convective Accelerometers},
  pages = {87-100},
  year = {2014},
  volume = {30},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-013-5423-7},
  author = {Ahmed Amine Rekik and Florence Azaïs and Frédérick Mailly and Pascal Nouet}
}
@article{journals/et/MalyP92,
  title = {Design of ICs applying built-in current testing},
  pages = {397-406},
  year = {1992},
  volume = {3},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/BF00135343},
  author = {Wojciech Maly and Marek J. Patyra}
}
@article{journals/et/ParkPBC00,
  title = {An Efficient Logic Equivalence Checker for Industrial Circuits},
  pages = {91-106},
  year = {2000},
  volume = {16},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008349024680},
  author = {Jaehong Park and Carl Pixley and Michael Burns and Hyunwoo Cho}
}
@article{journals/et/CortezRHN14,
  title = {Testing Methods for PUF-Based Secure Key Storage Circuits},
  pages = {581-594},
  year = {2014},
  volume = {30},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-014-5471-7},
  author = {Mafalda Cortez and Gijs Roelofs and Said Hamdioui and Giorgio Di Natale}
}
@article{journals/et/FengML93,
  title = {On the testability of array structures for FFT computation},
  pages = {215-224},
  year = {1993},
  volume = {4},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/BF00971971},
  author = {Chao Feng and Jon C. Muzio and Fabrizio Lombardi}
}
@article{journals/et/Savir97b,
  title = {Reduced Latch Count Shift Registers},
  pages = {183-185},
  year = {1997},
  volume = {11},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1023/A:1008274607512},
  author = {Jacob Savir}
}
@article{journals/et/ShombertS98,
  title = {A Behavior Model for Next Generation Test Systems},
  pages = {299-314},
  year = {1998},
  volume = {13},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1008337903968},
  author = {Lee A. Shombert and John W. Sheppard}
}
@article{journals/et/BenwareMPRST11,
  title = {Fault Diagnosis with Orthogonal Compactors in Scan-Based Designs},
  pages = {599-609},
  year = {2011},
  volume = {27},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-011-5243-6},
  author = {Brady Benware and Grzegorz Mrugalski and Artur Pogiel and Janusz Rajski and Jedrzej Solecki and Jerzy Tyszer}
}
@article{journals/et/BaranowskiKW14,
  title = {Access Port Protection for Reconfigurable Scan Networks},
  pages = {711-723},
  year = {2014},
  volume = {30},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-014-5484-2},
  author = {Rafal Baranowski and Michael A. Kochte and Hans-Joachim Wunderlich}
}
@article{journals/et/GhaidaZ09,
  title = {A Layout Sensitivity Model for Estimating Electromigration-vulnerable Narrow Interconnects},
  pages = {67-77},
  year = {2009},
  volume = {25},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-008-5079-x},
  author = {Rani S. Ghaida and Payman Zarkesh-Ha}
}
@article{journals/et/VerdoolaegePBJC10,
  title = {Experience with Widening Based Equivalence Checking in Realistic Multimedia Systems},
  pages = {279-292},
  year = {2010},
  volume = {26},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-009-5140-4},
  author = {Sven Verdoolaege and Martin Palkovic and Maurice Bruynooghe and Gerda Janssens and Francky Catthoor}
}
@article{journals/et/MukherjeeS15,
  title = {Distributed Scan Like Fault Detection and Test Optimization for Digital Microfluidic Biochips},
  pages = {311-319},
  year = {2015},
  volume = {31},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-015-5525-5},
  author = {Subhamita Mukherjee and Tuhina Samanta}
}
@article{journals/et/Cilingiroglu07,
  title = {Magnetic In-circuit Testing of Multiple Power and Ground Pins for Open Faults},
  pages = {25-34},
  year = {2007},
  volume = {23},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-006-0508-1},
  author = {Ugur Çilingiroglu}
}
@article{journals/et/Stroele97,
  title = {BIST Pattern Generators Using Addition and Subtraction Operations},
  pages = {69-80},
  year = {1997},
  volume = {11},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1023/A:1008299817888},
  author = {Albrecht P. Stroele}
}
@article{journals/et/Al-GayemRLB11,
  title = {An Oscillation-Based Technique for Degradation Monitoring of Sensing and Actuation Electrodes Within Microfluidic Systems},
  pages = {375-387},
  year = {2011},
  volume = {27},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-011-5203-1},
  author = {Qais Al-Gayem and Andrew Richardson and Hongyuan Liu and Nick Burd}
}
@article{journals/et/DermentzoglouTA04,
  title = {A Design for Testability Scheme for CMOS LC-Tank Voltage Controlled Oscillators},
  pages = {133-142},
  year = {2004},
  volume = {20},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1023/B:JETT.0000023677.58861.81},
  author = {Lampros Dermentzoglou and Y. Tsiatouhas and Angela Arapoyanni}
}
@article{journals/et/LeeCL06,
  title = {Concurrent Error Detection in a Polynomial Basis Multiplier over GF(2m)},
  pages = {143-150},
  year = {2006},
  volume = {22},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-006-7446-9},
  author = {Chiou-Yng Lee and Che Wun Chiou and Jim-Min Lin}
}
@article{journals/et/RiusF92,
  title = {Proportional BIC sensor for current testing},
  pages = {387-396},
  year = {1992},
  volume = {3},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/BF00135342},
  author = {Josep Rius and Joan Figueras}
}
@article{journals/et/HayekR99,
  title = {From Design Validation to Hardware Testing: A Unified Approach},
  pages = {133-140},
  year = {1999},
  volume = {14},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008317826940},
  author = {Ghassan Al Hayek and Chantal Robach}
}
@article{journals/et/BradfordDPB03,
  title = {Simulating Realistic Bridging and Crosstalk Faults in an Industrial Setting},
  pages = {387-395},
  year = {2003},
  volume = {19},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1023/A:1024635824944},
  author = {Jonathan Bradford and Hartmut Delong and Ilia Polian and Bernd Becker}
}
@article{journals/et/YamaguchiISMM03,
  title = {Timing Jitter Measurement of Intrinsic Random Jitter and Sinusoidal Jitter Using Frequency Division},
  pages = {183-193},
  year = {2003},
  volume = {19},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1023/A:1022897825759},
  author = {Takahiro J. Yamaguchi and Masahiro Ishida and Mani Soma and Louis Malarsie and Hirobumi Musha}
}
@article{journals/et/Eschermann93,
  title = {Enhancing on-line testability during synthesis},
  pages = {105-116},
  year = {1993},
  volume = {4},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/BF00971943},
  author = {Bernhard Eschermann}
}
@article{journals/et/LiXLW13,
  title = {Prognostics of Analog Filters Based on Particle Filters Using Frequency Features},
  pages = {567-584},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-013-5383-y},
  author = {Min Li and Weiming Xian and Bing Long and Houjun Wang}
}
@article{journals/et/WangL02,
  title = {An Efficient Deterministic Test Pattern Generator for Scan-Based BIST Environment},
  pages = {43-53},
  year = {2002},
  volume = {18},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1023/A:1013775922735},
  author = {Wei-Lun Wang and Kuen-Jong Lee}
}
@article{journals/et/GoncalvesT99,
  title = {Defect-Oriented Sampling of Non-Equally Probable Faults in VLSI Systems},
  pages = {41-52},
  year = {1999},
  volume = {15},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008351310657},
  author = {Fernando M. Gonçalves and João Paulo Teixeira}
}
@article{journals/et/Agrawal95d,
  title = {Editorial},
  pages = {143},
  year = {1995},
  volume = {7},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/BF00995309},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/FerreF01,
  title = {LEAP: An Accurate Defect-Free IDDQ Estimator},
  pages = {267-274},
  year = {2001},
  volume = {17},
  journal = {J. Electronic Testing},
  number = {3-4},
  doi = {10.1023/A:1012215412601},
  author = {Antoni Ferré and Joan Figueras}
}
@article{journals/et/SoucarrosCCE13,
  title = {Fault Analysis and Evaluation of a True Random Number Generator Embedded in a Processor},
  pages = {367-381},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-013-5356-1},
  author = {Mathilde Soucarros and Jessy Clédière and Cécile Canovas-Dumas and Philippe Elbaz-Vincent}
}
@article{journals/et/GosselCOL04,
  title = {A Signature Analysis Technique for the Identification of Failing Vectors with Application to Scan-BIST},
  pages = {611-622},
  year = {2004},
  volume = {20},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10677-004-4249-x},
  author = {Michael Gössel and Krishnendu Chakrabarty and Vitalij Ocheretnij and Andreas Leininger}
}
@article{journals/et/X11b,
  title = {Test Technology Newsletter},
  pages = {683-684},
  year = {2011},
  volume = {27},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-011-5264-1},
  author = {}
}
@article{journals/et/BasturkmenRP03,
  title = {A Low Power Pseudo-Random BIST Technique},
  pages = {637-644},
  year = {2003},
  volume = {19},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1023/A:1027470721780},
  author = {Nadir Z. Basturkmen and Sudhakar M. Reddy and Irith Pomeranz}
}
@article{journals/et/ZhangGW15,
  title = {Pattern Generation for Understanding Timing Sensitivity to Power Supply Noise},
  pages = {99-106},
  year = {2015},
  volume = {31},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-014-5502-4},
  author = {Tengteng Zhang and Yukun Gao and D. M. H. Walker}
}
@article{journals/et/Hirabayashi95,
  title = {A parametric yield model},
  pages = {331-332},
  year = {1995},
  volume = {6},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/BF00996441},
  author = {Kanji Hirabayashi}
}
@article{journals/et/Agrawal98a,
  title = {Editorial},
  pages = {167},
  year = {1998},
  volume = {12},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1008240830902},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/MunarettiWCF11,
  title = {A Java Framework to Specify Faultloads for Fault Injection Campaigns},
  pages = {531-539},
  year = {2011},
  volume = {27},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-011-5217-8},
  author = {Ruthiano Simioni Munaretti and Taisy Silva Weber and Sérgio Luis Cechin and Bruno Coswig Fiss}
}
@article{journals/et/CardarilliLOPRS05,
  title = {A Comparative Evaluation of Designs for Reliable Memory Systems},
  pages = {429-444},
  year = {2005},
  volume = {21},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-005-0975-9},
  author = {Gian-Carlo Cardarilli and Fabrizio Lombardi and Marco Ottavi and Salvatore Pontarelli and Marco Re and Adelio Salsano}
}
@article{journals/et/IyengarCM99,
  title = {Deterministic Built-in Pattern Generation for Sequential Circuits},
  pages = {97-114},
  year = {1999},
  volume = {15},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008384201996},
  author = {Vikram Iyengar and Krishnendu Chakrabarty and Brian T. Murray}
}
@article{journals/et/X15b,
  title = {Test Technology Newsletter},
  pages = {9-10},
  year = {2015},
  volume = {31},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-015-5508-6},
  author = {}
}
@article{journals/et/KrishnaS14,
  title = {Low Power Memory Built in Self Test Address Generator Using Clock Controlled Linear Feedback Shift Registers},
  pages = {77-85},
  year = {2014},
  volume = {30},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-014-5432-1},
  author = {K. Murali Krishna and M. Sailaja}
}
@article{journals/et/MaltabasKM12,
  title = {Novel Practical Built-in Current Sensors},
  pages = {673-683},
  year = {2012},
  volume = {28},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-012-5313-4},
  author = {Samed Maltabas and Kemal Kulovic and Martin Margala}
}
@article{journals/et/PomeranzR00,
  title = {Static Test Compaction for Scan-Based Designs to Reduce Test Application Time},
  pages = {541-552},
  year = {2000},
  volume = {16},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1023/A:1008385125818},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@article{journals/et/Jha98,
  title = {Guest Editorial},
  pages = {77},
  year = {1998},
  volume = {13},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1023/A:1008345502323},
  author = {Niraj K. Jha}
}
@article{journals/et/DiL07,
  title = {Cellular Array-based Delay-insensitive Asynchronous Circuits Design and Test for Nanocomputing Systems},
  pages = {175-192},
  year = {2007},
  volume = {23},
  journal = {J. Electronic Testing},
  number = {2-3},
  doi = {10.1007/s10836-006-0549-5},
  author = {Jia Di and Parag K. Lala}
}
@article{journals/et/PanCG96,
  title = {Fault macromodeling and a testing strategy for opamps},
  pages = {225-235},
  year = {1996},
  volume = {9},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/BF00134688},
  author = {Chen-Yang Pan and Kwang-Ting Cheng and Sandeep Gupta}
}
@article{journals/et/ChakrabortyB11,
  title = {Security Against Hardware Trojan Attacks Using Key-Based Design Obfuscation},
  pages = {767-785},
  year = {2011},
  volume = {27},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-011-5255-2},
  author = {Rajat Subhra Chakraborty and Swarup Bhunia}
}
@article{journals/et/Stolov93,
  title = {Testing of multi-output circuits by means of signature analyzer},
  pages = {283},
  year = {1993},
  volume = {4},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/BF00971976},
  author = {Ye. L. Stolov}
}
@article{journals/et/RenC14,
  title = {The Effect of Temperature-Induced Quiescent Operating Point Shift on Single-Event Transient Sensitivity in Analog/Mixed-Signal Circuits},
  pages = {377-382},
  year = {2014},
  volume = {30},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-014-5448-6},
  author = {Yi Ren and Li Chen}
}
@article{journals/et/WangA00,
  title = {On Efficiently Producing Quality Tests for Custom Circuits in PowerPCTM Microprocessors},
  pages = {121-130},
  year = {2000},
  volume = {16},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008353109659},
  author = {Li-C. Wang and Magdy S. Abadir}
}
@article{journals/et/BergaouiWL13,
  title = {Detailed Analysis of Compilation Options for Robust Software-based Embedded Systems},
  pages = {211-222},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-013-5371-2},
  author = {Salma Bergaoui and A. Wecxsteen and Régis Leveugle}
}
@article{journals/et/GonsalesLCR04,
  title = {A New FPGA for DSP Applications Integrating BIST Capabilities},
  pages = {423-431},
  year = {2004},
  volume = {20},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1023/B:JETT.0000039609.00711.20},
  author = {Alex Gonsales and Marcelo Lubaszewski and Luigi Carro and Michel Renovell}
}
@article{journals/et/KhanIKA14,
  title = {On-line Condition Monitoring and Maintenance of Power Electronic Converters},
  pages = {701-709},
  year = {2014},
  volume = {30},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-014-5491-3},
  author = {Shakeb Ahmad Khan and Tariqul Islam and Neeraj Khera and A. K. Agarwala}
}
@article{journals/et/XueS10,
  title = {Analysis of Scheduled Latency Insensitive Systems with Periodic Clock Calculus},
  pages = {227-242},
  year = {2010},
  volume = {26},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-010-5145-z},
  author = {Bin Xue and Sandeep K. Shukla}
}
@article{journals/et/BernardiGRR07,
  title = {A System-layer Infrastructure for SoC Diagnosis},
  pages = {389-404},
  year = {2007},
  volume = {23},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-007-5014-6},
  author = {Paolo Bernardi and Michelangelo Grosso and Maurizio Rebaudengo and Matteo Sonza Reorda}
}
@article{journals/et/FavalliD97,
  title = {Symbolic Handling of Bridging Fault Effects},
  pages = {271-276},
  year = {1997},
  volume = {10},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1008223826585},
  author = {Michele Favalli and Marcello Dalpasso}
}
@article{journals/et/WuLL13,
  title = {Efficient Test Compression Technique for SoC Based on Block Merging and Eight Coding},
  pages = {849-859},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-013-5415-7},
  author = {Tie-Bin Wu and Heng-Zhu Liu and Peng-Xia Liu}
}
@article{journals/et/RaoRP14,
  title = {Simulation Based Framework for Accurately Estimating Dynamic Power-Supply Noise and Path Delay},
  pages = {125-147},
  year = {2014},
  volume = {30},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-013-5425-5},
  author = {Sushmita Kadiyala Rao and Ryan Robucci and Chintan Patel}
}
@article{journals/et/Agrawal01b,
  title = {Editorial},
  pages = {367},
  year = {2001},
  volume = {17},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1023/A:1012793000091},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/BoubezariK96,
  title = {A new reconfigurable Test Vector Generator for built-in self-test applications},
  pages = {153-164},
  year = {1996},
  volume = {8},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/BF02341821},
  author = {Samir Boubezari and Bozena Kaminska}
}
@article{journals/et/ShenL90,
  title = {Yield enhancement and manufacturing throughput of redundant memories by repairability/unrepairability detection},
  pages = {43-57},
  year = {1990},
  volume = {1},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/BF00134014},
  author = {Yinan N. Shen and Fabrizio Lombardi}
}
@article{journals/et/BeroulleBLN01,
  title = {Test and Testability of a Monolithic MEMS for Magnetic Field Sensing},
  pages = {439-450},
  year = {2001},
  volume = {17},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1023/A:1012759320563},
  author = {Vincent Beroulle and Yves Bertrand and Laurent Latorre and Pascal Nouet}
}
@article{journals/et/FagotGGL03,
  title = {A Ring Architecture Strategy for BIST Test Pattern Generation},
  pages = {223-231},
  year = {2003},
  volume = {19},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1023788727542},
  author = {Christophe Fagot and Olivier Gascuel and Patrick Girard and Christian Landrault}
}
@article{journals/et/StroeleT00,
  title = {Embedded Checker Architectures for Cyclic and Low-Cost Arithmetic Codes},
  pages = {355-367},
  year = {2000},
  volume = {16},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1023/A:1008318002846},
  author = {Albrecht P. Stroele and Steffen Tarnick}
}
@article{journals/et/Kim07,
  title = {Test Technology Newsletter},
  pages = {9-10},
  year = {2007},
  volume = {23},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-006-0752-4},
  author = {Bruce C. Kim}
}
@article{journals/et/Agrawal04,
  title = {Editorial},
  pages = {5-6},
  year = {2004},
  volume = {20},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1023/B:JETT.0000009350.06854.e2},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/BolchiniK09,
  title = {Guest Editorial},
  pages = {9-10},
  year = {2009},
  volume = {25},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-009-5098-2},
  author = {Cristiana Bolchini and Yong-Bin Kim}
}
@article{journals/et/DolevFTS13,
  title = {Preserving Hamming Distance in Arithmetic and Logical Operations},
  pages = {903-907},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-013-5421-9},
  author = {Shlomi Dolev and Sergey Frenkel and Dan E. Tamir and Vladimir Sinelnikov}
}
@article{journals/et/LeeA15,
  title = {Digital Calibration for 8-bit Delay Line ADC Using Harmonic Distortion Correction},
  pages = {127-138},
  year = {2015},
  volume = {31},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-015-5516-6},
  author = {Hsun-Cheng Lee and Jacob A. Abraham}
}
@article{journals/et/Agrawal90,
  title = {Editorial},
  pages = {101},
  year = {1990},
  volume = {1},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/BF00137387},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/SrinivasanCCV10,
  title = {Production Realization of MTPR Test on Low-Cost ATE for OFDM Based Communication Devices},
  pages = {405-417},
  year = {2010},
  volume = {26},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-010-5161-z},
  author = {Ganesh Srinivasan and Abhijit Chatterjee and Sasikumar Cherubal and Pramodchandran N. Variyam}
}
@article{journals/et/Huang03,
  title = {A Symbolic Inject-and-Evaluate Paradigm for Byzantine Fault Diagnosis},
  pages = {161-172},
  year = {2003},
  volume = {19},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1023/A:1022889623942},
  author = {Shi-Yu Huang}
}
@article{journals/et/Agrawal00d,
  title = {Editorial},
  pages = {571},
  year = {2000},
  volume = {16},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1023/A:1008329507317},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/BalivadaZNCA96,
  title = {A unified approach for fault simulation of linear mixed-signal circuits},
  pages = {29-41},
  year = {1996},
  volume = {9},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1007/BF00137563},
  author = {Ashok Balivada and Hong Zheng and Naveena Nagi and Abhijit Chatterjee and Jacob A. Abraham}
}
@article{journals/et/ReordaV04,
  title = {A New Approach to the Analysis of Single Event Transients in VLSI Circuits},
  pages = {511-521},
  year = {2004},
  volume = {20},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1023/B:JETT.0000042515.67579.c1},
  author = {Matteo Sonza Reorda and Massimo Violante}
}
@article{journals/et/YuanGSMS15,
  title = {A Power Efficient BIST TPG Method on Don't Care Bit Based 2-D Adjusting and Hamming Distance Based 2-D Reordering},
  pages = {43-52},
  year = {2015},
  volume = {31},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-015-5507-7},
  author = {Haiying Yuan and Kun Guo and Xun Sun and Jiaping Mei and Hongying Song}
}
@article{journals/et/X14b,
  title = {Test Technology Newsletter},
  pages = {385-386},
  year = {2014},
  volume = {30},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-014-5467-3},
  author = {}
}
@article{journals/et/MattesKS06,
  title = {Next Generation ADC Massive Parallel Testing with Real Time Parameter Evaluation},
  pages = {337-350},
  year = {2006},
  volume = {22},
  journal = {J. Electronic Testing},
  number = {4-6},
  doi = {10.1007/s10836-006-9501-y},
  author = {Heinz Mattes and Stéphane Kirmser and Sebastian Sattler}
}
@article{journals/et/LuiM91,
  title = {Constrained parity testing},
  pages = {279-291},
  year = {1991},
  volume = {2},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/BF00135443},
  author = {P. K. Lui and Jon C. Muzio}
}
@article{journals/et/VarmaG94,
  title = {The economics of scan-path design for testability},
  pages = {179-193},
  year = {1994},
  volume = {5},
  journal = {J. Electronic Testing},
  number = {2-3},
  doi = {10.1007/BF00972078},
  author = {Prab Varma and Tushar Gheewala}
}
@article{journals/et/KimKH08,
  title = {A New Scan Architecture for Both Low Power Testing and Test Volume Compression Under SOC Test Environment},
  pages = {365-378},
  year = {2008},
  volume = {24},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-008-5062-6},
  author = {Hong-Sik Kim and Sungho Kang and Michael S. Hsiao}
}
@article{journals/et/X13d,
  title = {Test Technology Newsletter},
  pages = {257},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-013-5381-0},
  author = {}
}
@article{journals/et/RuferMSD05,
  title = {On-Chip Pseudorandom MEMS Testing},
  pages = {233-241},
  year = {2005},
  volume = {21},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-005-6353-9},
  author = {Libor Rufer and Salvador Mir and Emmanuel Simeu and C. Domingues}
}
@article{journals/et/Ting12,
  title = {Digital-Compatible Testing Scheme for Operational Amplifier},
  pages = {267-277},
  year = {2012},
  volume = {28},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-012-5290-7},
  author = {Hsin-Wen Ting}
}
@article{journals/et/DucoudrayR03,
  title = {Innovative Built-In Self-Test Schemes for On-Chip Diagnosis, Compliant with the IEEE 1149.4 Mixed-Signal Test Bus Standard},
  pages = {21-28},
  year = {2003},
  volume = {19},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1023/A:1021987727515},
  author = {Gladys Omayra Ducoudray and Jaime Ramírez-Angulo}
}
@article{journals/et/Landrault03,
  title = {Guest Editorial},
  pages = {367},
  year = {2003},
  volume = {19},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1023/A:1024620206114},
  author = {Christian Landrault}
}
@article{journals/et/MaoG92,
  title = {Quietest: A methodology for selecting IDDQ test vectors},
  pages = {349-357},
  year = {1992},
  volume = {3},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/BF00135338},
  author = {Weiwei Mao and Ravi K. Gulati}
}
@article{journals/et/Kim05a,
  title = {Test Technology Technical Council Newsletter},
  pages = {201},
  year = {2005},
  volume = {21},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-005-6349-5},
  author = {Bruce C. Kim}
}
@article{journals/et/RolindezMBC06,
  title = {A BIST Scheme for SNDR Testing of SigmaDelta ADCs Using Sine-Wave Fitting},
  pages = {325-335},
  year = {2006},
  volume = {22},
  journal = {J. Electronic Testing},
  number = {4-6},
  doi = {10.1007/s10836-006-9500-z},
  author = {Luís Rolíndez and Salvador Mir and Ahcène Bounceur and Jean-Louis Carbonéro}
}
@article{journals/et/NikolosHNM02,
  title = {Guest Editorial},
  pages = {259-260},
  year = {2002},
  volume = {18},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1015084620442},
  author = {Dimitris Nikolos and John P. Hayes and Michael Nicolaidis and Cecilia Metra}
}
@article{journals/et/PrasadCK01,
  title = {Why is Combinational ATPG Efficiently Solvable for Practical VLSI Circuits?},
  pages = {509-527},
  year = {2001},
  volume = {17},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1023/A:1012820722053},
  author = {Mukul R. Prasad and Philip Chong and Kurt Keutzer}
}
@article{journals/et/KaminskaC96,
  title = {Guest editorial},
  pages = {7-8},
  year = {1996},
  volume = {9},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1007/BF00137560},
  author = {Bozena Kaminska and Bernard Courtois}
}
@article{journals/et/NambaI10,
  title = {Chiba Scan Delay Fault Testing with Short Test Application Time},
  pages = {667-677},
  year = {2010},
  volume = {26},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-010-5177-4},
  author = {Kazuteru Namba and Hideo Ito}
}
@article{journals/et/KellyZTF15,
  title = {Detecting Hardware Trojans using On-chip Sensors in an ASIC Design},
  pages = {11-26},
  year = {2015},
  volume = {31},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-015-5504-x},
  author = {Shane Kelly and Xuehui Zhang and Mohammad Tehranipoor and Andrew Ferraiuolo}
}
@article{journals/et/GhermanEB13,
  title = {Memory Reliability Improvement Based on Maximized Error-Correcting Codes},
  pages = {601-608},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-013-5396-6},
  author = {Valentin Gherman and Samuel Evain and Yannick Bonhomme}
}
@article{journals/et/TeixeiraTAGG91,
  title = {A methodology for testability enhancement at layout level},
  pages = {287-299},
  year = {1991},
  volume = {1},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/BF00136317},
  author = {João Paulo Teixeira and Isabel C. Teixeira and C. F. Beltrá Almeida and Fernando M. Gonçalves and J. Gonçalves}
}
@article{journals/et/NagiCA93,
  title = {Fault simulation of linear analog circuits},
  pages = {345-360},
  year = {1993},
  volume = {4},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/BF00972159},
  author = {Naveena Nagi and Abhijit Chatterjee and Jacob A. Abraham}
}
@article{journals/et/LiuMK00,
  title = {Dynamic Power Supply Current Testing of CMOS SRAMs},
  pages = {499-511},
  year = {2000},
  volume = {16},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1023/A:1008324900917},
  author = {Jian Liu and Rafic Z. Makki and Ayman I. Kayssi}
}
@article{journals/et/Zorian97a,
  title = {Fundamentals of MCM Testing and Design-for-Testability},
  pages = {7-14},
  year = {1997},
  volume = {10},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008204009421},
  author = {Yervant Zorian}
}
@article{journals/et/VermeulenWB03,
  title = {Multi-TAP Controller Architecture for Digital System Chips},
  pages = {417-424},
  year = {2003},
  volume = {19},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1023/A:1024691909923},
  author = {Bart Vermeulen and Tom Waayers and Sjaak Bakker}
}
@article{journals/et/FreijedoSRVTT12,
  title = {Modeling the Effect of Process, Power-Supply Voltage and Temperature Variations on the Timing Response of Nanometer Digital Circuits},
  pages = {421-434},
  year = {2012},
  volume = {28},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-012-5297-0},
  author = {Judit Freijedo and Jorge Semião and Juan J. Rodríguez-Andina and Fabian Vargas and Isabel C. Teixeira and João Paulo Teixeira}
}
@article{journals/et/RenovellPFZ99,
  title = {SRAM-Based FPGAs: Testing the Embedded RAM Modules},
  pages = {159-167},
  year = {1999},
  volume = {14},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008326111919},
  author = {Michel Renovell and Jean Michel Portal and Joan Figueras and Yervant Zorian}
}
@article{journals/et/NakazawaNH90,
  title = {Probabilistic fault grading based on activation checking and observability analysis},
  pages = {235-238},
  year = {1990},
  volume = {1},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/BF00153861},
  author = {Masahisa Nakazawa and Susumu Nitta and Kanji Hirabayashi}
}
@article{journals/et/GuglielmoGFP11,
  title = {Efficient Generation of Stimuli for Functional Verification by Backjumping Across Extended FSMs},
  pages = {137-162},
  year = {2011},
  volume = {27},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-011-5209-8},
  author = {Giuseppe Di Guglielmo and Luigi Di Guglielmo and Franco Fummi and Graziano Pravadelli}
}
@article{journals/et/FiguerasR95,
  title = {Current testing in dynamic CMOS circuits},
  pages = {127-131},
  year = {1995},
  volume = {6},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/BF00993135},
  author = {Joan Figueras and Michel Renovell}
}
@article{journals/et/Agrawal03c,
  title = {Editorial},
  pages = {363},
  year = {2003},
  volume = {19},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1023/A:1024618805206},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/Agrawal98d,
  title = {Editorial},
  pages = {219},
  year = {1998},
  volume = {13},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1008366018081},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/Agrawal14a,
  title = {Editorial},
  pages = {251-252},
  year = {2014},
  volume = {30},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-014-5460-x},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/DebanyH91,
  title = {Bounds on the sizes of irredundant test sets and sequences for combinational logic networks},
  pages = {325-338},
  year = {1991},
  volume = {2},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/BF00135228},
  author = {Warren H. Debany Jr. and Carlos R. P. Hartmann}
}
@article{journals/et/RavikumarAA97,
  title = {Hierarchical Delay Test Generation},
  pages = {231-244},
  year = {1997},
  volume = {10},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1008267608838},
  author = {C. P. Ravikumar and Nitin Agrawal and Parul Agarwal}
}
@article{journals/et/KagarisT02,
  title = {Using a WLFSR to Embed Test Pattern Pairs in Minimum Time},
  pages = {305-313},
  year = {2002},
  volume = {18},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1015087206329},
  author = {Dimitrios Kagaris and Spyros Tragoudas}
}
@article{journals/et/RenbiD15a,
  title = {Application of Contactless Testing to PCBs with BGAs and Open Sockets},
  pages = {339-347},
  year = {2015},
  volume = {31},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-015-5535-3},
  author = {Abdelghani Renbi and Jerker Delsing}
}
@article{journals/et/Restrepo-CalleMCJ13,
  title = {Selective SWIFT-R - A Flexible Software-Based Technique for Soft Error Mitigation in Low-Cost Embedded Systems},
  pages = {825-838},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-013-5416-6},
  author = {Felipe Restrepo-Calle and Antonio Martínez-Álvarez and Sergio Cuenca-Asensi and Antonio Jimeno-Morenilla}
}
@article{journals/et/OcheretnijGSM06,
  title = {Modulo p=3 Checking for a Carry Select Adder},
  pages = {101-107},
  year = {2006},
  volume = {22},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-006-6260-8},
  author = {Vitalij Ocheretnij and Michael Gössel and Egor S. Sogomonyan and Daniel Marienfeld}
}
@article{journals/et/PrinettoF01,
  title = {Guest Editorial},
  pages = {207},
  year = {2001},
  volume = {17},
  journal = {J. Electronic Testing},
  number = {3-4},
  doi = {10.1023/A:1012294725805},
  author = {Paolo Prinetto and Joan Figueras}
}
@article{journals/et/Reventlow94,
  title = {Comparing quality assurance methods and the resulting design strategies: Experiences from complex designs},
  pages = {269-272},
  year = {1994},
  volume = {5},
  journal = {J. Electronic Testing},
  number = {2-3},
  doi = {10.1007/BF00972086},
  author = {C. V. Reventlow}
}
@article{journals/et/VargasFB03,
  title = {A New On-Line Robust Approach to Design Noise-Immune Speech Recognition Systems},
  pages = {61-72},
  year = {2003},
  volume = {19},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1023/A:1021995929332},
  author = {Fabian Vargas and Rubem Dutra Ribeiro Fagundes and Daniel Barros Jr.}
}
@article{journals/et/OhtakeMF00,
  title = {A Non-Scan Approach to DFT for Controllers Achieving 100% Fault Efficiency},
  pages = {553-566},
  year = {2000},
  volume = {16},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1023/A:1008333102734},
  author = {Satoshi Ohtake and Toshimitsu Masuzawa and Hideo Fujiwara}
}
@article{journals/et/Agrawal93a,
  title = {Editorial},
  pages = {123},
  year = {1993},
  volume = {4},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/BF00971640},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/BernardABR03,
  title = {On-Chip Generation of Ramp and Triangle-Wave Stimuli for ADC BIST},
  pages = {469-479},
  year = {2003},
  volume = {19},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1023/A:1024652328578},
  author = {Serge Bernard and Florence Azaïs and Yves Bertrand and Michel Renovell}
}
@article{journals/et/GomezAM12,
  title = {On the Use of Static Temperature Measurements as Process Variation Observable},
  pages = {685-695},
  year = {2012},
  volume = {28},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-012-5298-z},
  author = {Didac Gómez and Josep Altet and Diego Mateo}
}
@article{journals/et/HuangTMSCR02,
  title = {Synthesis of Scan Chains for Netlist Descriptions at RT-Level},
  pages = {189-201},
  year = {2002},
  volume = {18},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1023/A:1014949727553},
  author = {Yu Huang 0005 and Chien-Chung Tsai and Nilanjan Mukherjee and Omer Samman and Wu-Tung Cheng and Sudhakar M. Reddy}
}
@article{journals/et/Agrawal05b,
  title = {Editorial},
  pages = {199},
  year = {2005},
  volume = {21},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-005-6348-6},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/Ivanov03c,
  title = {Test Technology Technical Council Newsletter},
  pages = {221-222},
  year = {2003},
  volume = {19},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1023736710704},
  author = {André Ivanov}
}
@article{journals/et/HigamiTSK00,
  title = {Algorithms to Select IDDQ Measurement Vectors for Bridging Faults in Sequential Circuits},
  pages = {443-451},
  year = {2000},
  volume = {16},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1023/A:1008360430959},
  author = {Yoshinobu Higami and Yuzo Takamatsu and Kewal K. Saluja and Kozo Kinoshita}
}
@article{journals/et/GosheblaghM14,
  title = {Three-Level Management Algorithm to Increase the SEU Emulation Rate in DPR Based Emulators},
  pages = {739-749},
  year = {2014},
  volume = {30},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-014-5489-x},
  author = {Reza Omidi Gosheblagh and Karim Mohammadi}
}
@article{journals/et/GirardLMPV99,
  title = {A Scan-BIST Structure to Test Delay Faults in Sequential Circuits},
  pages = {95-102},
  year = {1999},
  volume = {14},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008305507376},
  author = {Patrick Girard and Christian Landrault and V. Moreda and Serge Pravossoudovitch and Arnaud Virazel}
}
@article{journals/et/ArvanitiT14,
  title = {Low-Power Scan Testing: A Scan Chain Partitioning and Scan Hold Based Technique},
  pages = {329-341},
  year = {2014},
  volume = {30},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-014-5453-9},
  author = {Efi Arvaniti and Yiorgos Tsiatouhas}
}
@article{journals/et/YonedaF02,
  title = {Design for Consecutive Testability of System-on-a-Chip with Built-In Self Testable Cores},
  pages = {487-501},
  year = {2002},
  volume = {18},
  journal = {J. Electronic Testing},
  number = {4-5},
  doi = {10.1023/A:1016553809732},
  author = {Tomokazu Yoneda and Hideo Fujiwara}
}
@article{journals/et/KocanS07,
  title = {Dynamic Fault Diagnosis of Combinational and Sequential Circuits on Reconfigurable Hardware},
  pages = {405-420},
  year = {2007},
  volume = {23},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-007-5009-3},
  author = {Fatih Kocan and Daniel G. Saab}
}
@article{journals/et/PicosRISG00,
  title = {Experimental Results on BIC Sensors for Transient Current Testing},
  pages = {235-241},
  year = {2000},
  volume = {16},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1008339315137},
  author = {Rodrigo Picos and Miquel Roca and Eugeni Isern and Jaume Segura and Eugeni García-Moreno}
}
@article{journals/et/Burbidge05,
  title = {Detection and Evaluation of Deterministic Jitter Causes in CP-PLL's Due to Macro Level Faults and Pre-Detection Using Simple Methods},
  pages = {267-281},
  year = {2005},
  volume = {21},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-005-6356-6},
  author = {Martin John Burbidge}
}
@article{journals/et/PahlevanzadehY14,
  title = {A New Analytical Model of SET Latching Probability for Circuits Experiencing Single- or Multiple-Cycle Single-Event Transients},
  pages = {595-609},
  year = {2014},
  volume = {30},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-014-5476-2},
  author = {Hoda Pahlevanzadeh and Qiaoyan Yu}
}
@article{journals/et/TahanoutTDBGN14,
  title = {An Accurate Combination of on-the-fly Interface Trap and Threshold Voltage Methods for NBTI Degradation Extraction},
  pages = {415-423},
  year = {2014},
  volume = {30},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-014-5464-6},
  author = {Cherifa Tahanout and Hakim Tahi and Boualem Djezzar and Abdelmadjid Benabdelmoumene and Mohamed Goudjil and Bécharia Nadji}
}
@article{journals/et/ChenH98,
  title = {Layout Driven Selection and Chaining of Partial Scan Flip-Flops},
  pages = {19-27},
  year = {1998},
  volume = {13},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1023/A:1008381015527},
  author = {Chau-Shen Chen and TingTing Hwang}
}
@article{journals/et/GuoHL11,
  title = {Wavelet Neural Network Approach for Testing of Switched-Current Circuits},
  pages = {611-625},
  year = {2011},
  volume = {27},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-011-5248-1},
  author = {Jierong Guo and Yigang He and Meirong Liu}
}
@article{journals/et/DasT99,
  title = {Synthesis of Circuits with Low-Cost Concurrent Error Detection Based on Bose-Lin Codes},
  pages = {145-155},
  year = {1999},
  volume = {15},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008344603814},
  author = {Debaleena Das and Nur A. Touba}
}
@article{journals/et/KermaniR09,
  title = {Fault Detection Structures of the S-boxes and the Inverse S-boxes for the Advanced Encryption Standard},
  pages = {225-245},
  year = {2009},
  volume = {25},
  journal = {J. Electronic Testing},
  number = {4-5},
  doi = {10.1007/s10836-009-5108-4},
  author = {Mehran Mozaffari Kermani and Arash Reyhani-Masoleh}
}
@article{journals/et/VockETO12,
  title = {Challenges for Semiconductor Test Engineering: A Review Paper},
  pages = {365-374},
  year = {2012},
  volume = {28},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-011-5276-x},
  author = {Stefan R. Vock and Omar Escalona and Colin Turner and Frank J. Owens}
}
@article{journals/et/Ivanov02a,
  title = {Test Technology Technical Council Newsletter},
  pages = {257-258},
  year = {2002},
  volume = {18},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1015049532701},
  author = {André Ivanov}
}
@article{journals/et/AsliS13,
  title = {High Efficiency Time Redundant Hardened Latch for Reliable Circuit Design},
  pages = {537-544},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-013-5384-x},
  author = {Rahebeh Niaraki Asli and Saeideh Shirinzadeh}
}
@article{journals/et/EggersglussFGHSD10,
  title = {MONSOON: SAT-Based ATPG for Path Delay Faults Using Multiple-Valued Logics},
  pages = {307-322},
  year = {2010},
  volume = {26},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-010-5146-y},
  author = {Stephan Eggersglüß and Görschwin Fey and Andreas Glowatz and Friedrich Hapke and Jürgen Schlöffel and Rolf Drechsler}
}
@article{journals/et/ChangK12,
  title = {Guest Editorial: Special Issue on Analog, Mixed-Signal, RF, and MEMS Testing},
  pages = {555-556},
  year = {2012},
  volume = {28},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-012-5330-3},
  author = {Hsiu-Ming (Sherman) Chang and David C. Keezer}
}
@article{journals/et/RastogiGSK08,
  title = {On Composite Leakage Current Maximization},
  pages = {405-420},
  year = {2008},
  volume = {24},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-007-5049-8},
  author = {Ashesh Rastogi and Kunal P. Ganeshpure and Alodeep Sanyal and Sandip Kundu}
}
@article{journals/et/TzouBMMWCC15,
  title = {Low Cost Sparse Multiband Signal Characterization Using Asynchronous Multi-Rate Sampling: Algorithms and Hardware},
  pages = {85-98},
  year = {2015},
  volume = {31},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-015-5505-9},
  author = {Nicholas Tzou and Debesh Bhatta and Barry J. Muldrey Jr. and Thomas Moon and Xian Wang and Hyun Woo Choi and Abhijit Chatterjee}
}
@article{journals/et/RenczSTTC00,
  title = {IDDQ Testing of Submicron CMOS - by Cooling?},
  pages = {453-461},
  year = {2000},
  volume = {16},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1023/A:1008364515030},
  author = {Márta Rencz and Vladimir Székely and S. Török and Kholdoun Torki and Bernard Courtois}
}
@article{journals/et/MetraFOR95,
  title = {Design of CMOS checkers with improved testability of bridging and transistor stuck-on faults},
  pages = {7-22},
  year = {1995},
  volume = {6},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/BF00993127},
  author = {Cecilia Metra and Michele Favalli and Piero Olivo and Bruno Riccò}
}
@article{journals/et/KieferVMW01,
  title = {Application of Deterministic Logic BIST on Industrial Circuits},
  pages = {351-362},
  year = {2001},
  volume = {17},
  journal = {J. Electronic Testing},
  number = {3-4},
  doi = {10.1023/A:1012283800306},
  author = {Gundolf Kiefer and Harald P. E. Vranken and Erik Jan Marinissen and Hans-Joachim Wunderlich}
}
@article{journals/et/KeimDDB01,
  title = {Combining GAs and Symbolic Methods for High Quality Tests of Sequential Circuits},
  pages = {37-51},
  year = {2001},
  volume = {17},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1023/A:1011193725824},
  author = {Martin Keim and Nicole Drechsler and Rolf Drechsler and Bernd Becker}
}
@article{journals/et/KagarisT03,
  title = {LFSR Characteristic Polynomials for Pseudo-Exhaustive TPG with Low Number of Seeds},
  pages = {233-244},
  year = {2003},
  volume = {19},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1023740811613},
  author = {Dimitri Kagaris and Spyros Tragoudas}
}
@article{journals/et/MocanuO99,
  title = {Fault-Tolerant Memory Architecture Against Radiation-Dependent Errors: A Mixed Error Control Approach},
  pages = {169-180},
  year = {1999},
  volume = {14},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008378128757},
  author = {Octavian-Dumitru Mocanu and Joan Oliver}
}
@article{journals/et/BoyerDLLV12,
  title = {Prediction of Long-term Immunity of a Phase-Locked Loop},
  pages = {791-802},
  year = {2012},
  volume = {28},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-012-5335-y},
  author = {Alexandre Boyer and Sonia Ben Dhia and B. Li and C. Lemoine and Bertrand Vrignon}
}
@article{journals/et/KarimiMTM13,
  title = {On the Impact of Performance Faults in Modern Microprocessors},
  pages = {351-366},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-013-5360-5},
  author = {Naghmeh Karimi and Michail Maniatakos and Chandrasekharan Tirumurti and Yiorgos Makris}
}
@article{journals/et/MurphyAS97,
  title = {Economic Analysis of Test Process Flows for Multichip Modules Using Known Good Die},
  pages = {151-166},
  year = {1997},
  volume = {10},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008239018655},
  author = {Cynthia F. Murphy and Magdy S. Abadir and Peter Sandborn}
}
@article{journals/et/BrascaBRBBLMS11,
  title = {A Parallel Tester Architecture for Accelerometer and Gyroscope MEMS Calibration and Test},
  pages = {389-402},
  year = {2011},
  volume = {27},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-011-5210-2},
  author = {Lyl M. Ciganda Brasca and Paolo Bernardi and Matteo Sonza Reorda and Dimitri Barbieri and Luciano Bonaria and Roberto Losco and Luciano Marcigot and Maurizio Straiotto}
}
@article{journals/et/ColanziATZV13,
  title = {Evaluating Different Strategies for Testing Software Product Lines},
  pages = {9-24},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-012-5343-y},
  author = {Thelma Elita Colanzi and Wesley Klewerton Guez Assunção and Daniela de Freitas Guilhermino Trindade and Carlos Alberto Zorzo and Silvia Regina Vergilio}
}
@article{journals/et/OrensteinKP95,
  title = {An optimal algorithm for cycle breaking in directed graphs},
  pages = {71-81},
  year = {1995},
  volume = {7},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1007/BF00993315},
  author = {Tatiana Orenstein and Zvi Kohavi and Irith Pomeranz}
}
@article{journals/et/RaczkowyczAP96,
  title = {A data optimization test technique for characterizing embedded ADCs},
  pages = {165-175},
  year = {1996},
  volume = {9},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1007/BF00137572},
  author = {J. Raczkowycz and S. Allott and T. I. Pritchard}
}
@article{journals/et/HuXZSY15,
  title = {Incipient Fault Diagnostics and Remaining Useful Life Prediction of Analog Filters},
  pages = {461-477},
  year = {2015},
  volume = {31},
  journal = {J. Electronic Testing},
  number = {5-6},
  doi = {10.1007/s10836-015-5543-3},
  author = {Zewen Hu and Mingqing Xiao and Lei Zhang and Haifang Song and Zhao Yang}
}
@article{journals/et/BeestPBK03,
  title = {Synchronous Full-Scan for Asynchronous Handshake Circuits},
  pages = {397-406},
  year = {2003},
  volume = {19},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1023/A:1024687809014},
  author = {Frank te Beest and Ad M. G. Peeters and Kees van Berkel and Hans G. Kerkhoff}
}
@article{journals/et/Savir97,
  title = {Delay Test Generation: A Hardware Perspective},
  pages = {245-254},
  year = {1997},
  volume = {10},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1008219725676},
  author = {Jacob Savir}
}
@article{journals/et/FlottesLP91,
  title = {Fault modeling and fault equivalence in CMOS technology},
  pages = {229-241},
  year = {1991},
  volume = {2},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/BF00135440},
  author = {Marie-Lise Flottes and Christian Landrault and Serge Pravossoudovitch}
}
@article{journals/et/Cockburn94,
  title = {Deterministic tests for detecting singleV-coupling faults in RAMs},
  pages = {91-113},
  year = {1994},
  volume = {5},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/BF00971966},
  author = {Bruce F. Cockburn}
}
@article{journals/et/ChoL13,
  title = {On the Delay of a CNTFET with Undeposited CNTs by Gate Width Adjustment},
  pages = {261-273},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-013-5388-6},
  author = {Geunho Cho and Fabrizio Lombardi}
}
@article{journals/et/RenovellPFFZ01,
  title = {A Discussion on Test Pattern Generation for FPGA - Implemented Circuits},
  pages = {283-290},
  year = {2001},
  volume = {17},
  journal = {J. Electronic Testing},
  number = {3-4},
  doi = {10.1023/A:1012219513510},
  author = {Michel Renovell and Jean Michel Portal and Penelope Faure and Joan Figueras and Yervant Zorian}
}
@article{journals/et/SantosTTMBF04,
  title = {On High-Quality, Low Energy Built-In Self Test Preparation at RT-Level},
  pages = {345-355},
  year = {2004},
  volume = {20},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1023/B:JETT.0000039603.89172.2e},
  author = {Marcelino B. Santos and Isabel C. Teixeira and João Paulo Teixeira and Salvador Manich and L. Balado and Joan Figueras}
}
@article{journals/et/Millman94,
  title = {Improving quality: Yield versus test coverage},
  pages = {253-261},
  year = {1994},
  volume = {5},
  journal = {J. Electronic Testing},
  number = {2-3},
  doi = {10.1007/BF00972084},
  author = {Steven D. Millman}
}
@article{journals/et/PilarskiW92,
  title = {Counter-based compaction: An analysis for BIST},
  pages = {33-43},
  year = {1992},
  volume = {3},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/BF00159829},
  author = {Slawomir Pilarski and Kevin James Wiebe}
}
@article{journals/et/WegenerK05,
  title = {Overcoming Test Setup Limitations by Applying Model-Based Testing to High-Precision ADCs},
  pages = {299-310},
  year = {2005},
  volume = {21},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-005-6359-3},
  author = {Carsten Wegener and Michael Peter Kennedy}
}
@article{journals/et/Ting11,
  title = {An Output Response Analyzer Circuit for ADC Built-in Self-Test},
  pages = {455-464},
  year = {2011},
  volume = {27},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-011-5235-6},
  author = {Hsin-Wen Ting}
}
@article{journals/et/AbadirA94,
  title = {Introduction},
  pages = {129-130},
  year = {1994},
  volume = {5},
  journal = {J. Electronic Testing},
  number = {2-3},
  doi = {10.1007/BF00972073},
  author = {Magdy S. Abadir and Tony Ambler}
}
@article{journals/et/HsiehWKHC15,
  title = {Performance Degradation Tolerance Analysis and Design for Effective Yield Enhancement},
  pages = {427-441},
  year = {2015},
  volume = {31},
  journal = {J. Electronic Testing},
  number = {5-6},
  doi = {10.1007/s10836-015-5546-0},
  author = {Tong-Yu Hsieh and Chih-Hao Wang and Chun-Wei Kuo and Shu-Yu Huang and Tsung-Liang Chih}
}
@article{journals/et/NguyenRC99,
  title = {Partial Reset Methodology and Experiments for Improving Random-Pattern Testability and BIST of Sequential Circuits},
  pages = {259-272},
  year = {1999},
  volume = {14},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1008366304699},
  author = {Huy Nguyen and Rabindra K. Roy and Abhijit Chatterjee}
}
@article{journals/et/LiuZLC15,
  title = {Harzard-Based ATPG for Improving Delay Test Quality},
  pages = {27-34},
  year = {2015},
  volume = {31},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-014-5503-3},
  author = {Tieqiao Liu and Yingbo Zhou and Yi Liu and Shuo Cai}
}
@article{journals/et/AzaisBBCR05,
  title = {Efficiency of Optimized Dynamic Test Flows for ADCs: Sensitivity to Specifications},
  pages = {291-298},
  year = {2005},
  volume = {21},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-005-6358-4},
  author = {Florence Azaïs and Serge Bernard and Yves Bertrand and Mariane Comte and Michel Renovell}
}
@article{journals/et/HsuP97,
  title = {Design for Testability Using State Distances},
  pages = {93-100},
  year = {1997},
  volume = {11},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1023/A:1008204118797},
  author = {Frank F. Hsu and Janak H. Patel}
}
@article{journals/et/ChakrabortyDB93,
  title = {Logical redundancies in irredundant combinational circuits},
  pages = {125-130},
  year = {1993},
  volume = {4},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/BF00971641},
  author = {Susanta Chakraborty and Debesh Kumar Das and Bhargab B. Bhattacharya}
}
@article{journals/et/ShukoorA12,
  title = {Diagnostic Test Set Minimization and Full-Response Fault Dictionary},
  pages = {177-187},
  year = {2012},
  volume = {28},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-012-5286-3},
  author = {Mohammed Ashfaq Shukoor and Vishwani D. Agrawal}
}
@article{journals/et/CattellM97,
  title = {Partial Symmetry in Cellular Automata Rule Vectors},
  pages = {187-190},
  year = {1997},
  volume = {11},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1023/A:1008226724350},
  author = {Kevin Cattell and Jon C. Muzio}
}
@article{journals/et/Thibeault03a,
  title = {On Faster IDDQ Measurements},
  pages = {625-635},
  year = {2003},
  volume = {19},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1023/A:1027418704942},
  author = {Claude Thibeault}
}
@article{journals/et/Perry92,
  title = {IDDQ testing in CMOS digital ASICs},
  pages = {317-325},
  year = {1992},
  volume = {3},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/BF00135335},
  author = {Roger Perry}
}
@article{journals/et/David-GrignotAL15,
  title = {Phase Noise Testing of Analog/IF Signals Using Digital ATE: A New Post-Processing Algorithm for Extended Measurement Range},
  pages = {443-459},
  year = {2015},
  volume = {31},
  journal = {J. Electronic Testing},
  number = {5-6},
  doi = {10.1007/s10836-015-5548-y},
  author = {Stephane David-Grignot and Florence Azaïs and Laurent Latorre and Francois Lefevre}
}
@article{journals/et/StratigopoulosC11,
  title = {Guest Editorial},
  pages = {223},
  year = {2011},
  volume = {27},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-011-5229-4},
  author = {Haralampos-G. D. Stratigopoulos and K. Chakrabarty}
}
@article{journals/et/AlmukhaizimAS10,
  title = {On the Application of Dynamic Scan Chain Partitioning for Reducing Peak Shift Power},
  pages = {465-481},
  year = {2010},
  volume = {26},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-010-5159-6},
  author = {Sobeeh Almukhaizim and Shouq Alsubaihi and Ozgur Sinanoglu}
}
@article{journals/et/LarssonP08,
  title = {A Reconfigurable Power Conscious Core Wrapper and its Application to System-on-Chip Test Scheduling},
  pages = {497-504},
  year = {2008},
  volume = {24},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-008-5074-2},
  author = {Erik Larsson and Zebo Peng}
}
@article{journals/et/Levendel98,
  title = {Delivering Dependable Telecommunication Services Using Off-the-Shelf System Components},
  pages = {153-159},
  year = {1998},
  volume = {12},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008250310670},
  author = {Ytzhak H. Levendel}
}
@article{journals/et/Agrawal94a,
  title = {Editorial},
  pages = {127},
  year = {1994},
  volume = {5},
  journal = {J. Electronic Testing},
  number = {2-3},
  doi = {10.1007/BF00972072},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/Huisman95,
  title = {Yield fluctuations and defect models},
  pages = {241-254},
  year = {1995},
  volume = {7},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/BF00995316},
  author = {Leendert M. Huisman}
}
@article{journals/et/JasT02,
  title = {Deterministic Test Vector Compression/Decompression for Systems-on-a-Chip Using an Embedded Processor},
  pages = {503-514},
  year = {2002},
  volume = {18},
  journal = {J. Electronic Testing},
  number = {4-5},
  doi = {10.1023/A:1016505926570},
  author = {Abhijit Jas and Nur A. Touba}
}
@article{journals/et/Mishra10,
  title = {Guest Editorial},
  pages = {149-150},
  year = {2010},
  volume = {26},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-010-5149-8},
  author = {Prabhat Mishra}
}
@article{journals/et/BombieriEFL13,
  title = {On the Reuse of Heterogeneous IPs into SysML Models for Integration Validation},
  pages = {647-667},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-013-5409-5},
  author = {Nicola Bombieri and Emad Samuel Malki Ebeid and Franco Fummi and Michele Lora}
}
@article{journals/et/Nicolaidis95,
  title = {Efficient UBIST implementation for microprocessor sequencing parts},
  pages = {295-312},
  year = {1995},
  volume = {6},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/BF00996438},
  author = {Michael Nicolaidis}
}
@article{journals/et/TongBZ10,
  title = {Defining and Providing Coverage for Assertion-Based Dynamic Verification},
  pages = {211-225},
  year = {2010},
  volume = {26},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-010-5148-9},
  author = {Jason G. Tong and Marc Boule and Zeljko Zilic}
}
@article{journals/et/GanaiYAKS01,
  title = {SIVA: A System for Coverage-Directed State Space Search},
  pages = {11-27},
  year = {2001},
  volume = {17},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1023/A:1011189608077},
  author = {Malay K. Ganai and Praveen Yalagandula and Adnan Aziz and Andreas Kuehlmann and Vigyan Singhal}
}
@article{journals/et/SukharevKCHMZH12,
  title = {Multi-scale Simulation Methodology for Stress Assessment in 3D IC: Effect of Die Stacking on Device Performance},
  pages = {63-72},
  year = {2012},
  volume = {28},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-011-5259-y},
  author = {Valeriy Sukharev and Armen Kteyan and Jun-Ho Choy and Henrik Hovsepyan and Ara Markosian and Ehrenfried Zschech and Rene Huebner}
}
@article{journals/et/RizkPW06,
  title = {A Self Test Program Design Technique for Embedded DSP Cores},
  pages = {71-87},
  year = {2006},
  volume = {22},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-006-5549-y},
  author = {Hani Rizk and Christos A. Papachristou and Francis G. Wolff}
}
@article{journals/et/HollmannMV05,
  title = {Optimal Interconnect ATPG Under a Ground-Bounce Constraint},
  pages = {17-31},
  year = {2005},
  volume = {21},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-005-5284-9},
  author = {Henk D. L. Hollmann and Erik Jan Marinissen and Bart Vermeulen}
}
@article{journals/et/BahramaliJR11,
  title = {A Fault Detection Scheme for the FPGA Implementation of SHA-1 and SHA-512 Round Computations},
  pages = {517-530},
  year = {2011},
  volume = {27},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-011-5237-4},
  author = {Mohsen Bahramali and Jin Jiang and Arash Reyhani-Masoleh}
}
@article{journals/et/MehtaDD10,
  title = {Modified Selective Huffman Coding for Optimization of Test Data Compression, Test Application Time and Area Overhead},
  pages = {679-688},
  year = {2010},
  volume = {26},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-010-5183-6},
  author = {Usha Sandeep Mehta and Kankar S. Dasgupta and Nirnjan M. Devashrayee}
}
@article{journals/et/HannuSHKM10,
  title = {Enabling Remote Testing: Embedded Test Controller and Mixed-signal Test Architecture},
  pages = {641-658},
  year = {2010},
  volume = {26},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-010-5175-6},
  author = {Jari Hannu and Teuvo Saikkonen and Juha Häkkinen and Juha Karttunen and Markku Moilanen}
}
@article{journals/et/NataleDFR09,
  title = {A Reliable Architecture for Parallel Implementations of the Advanced Encryption Standard},
  pages = {269-278},
  year = {2009},
  volume = {25},
  journal = {J. Electronic Testing},
  number = {4-5},
  doi = {10.1007/s10836-009-5106-6},
  author = {Giorgio Di Natale and M. Doulcier and Marie-Lise Flottes and Bruno Rouzeyre}
}
@article{journals/et/PflanzWGV03,
  title = {On-Line Techniques for Error Detection and Correction in Processor Registers with Cross-Parity Check},
  pages = {501-510},
  year = {2003},
  volume = {19},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1023/A:1025165712071},
  author = {Matthias Pflanz and K. Walther and Christian Galke and Heinrich Theodor Vierhaus}
}
@article{journals/et/MukherjeeB98,
  title = {An IEEE 1149.1 Compliant Test Control Architecture},
  pages = {273-297},
  year = {1998},
  volume = {13},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1008385819898},
  author = {Debaditya Mukherjee and Melvin A. Breuer}
}
@article{journals/et/Al-AsaadHM98,
  title = {Scalable Test Generators for High-Speed Datapath Circuits},
  pages = {111-125},
  year = {1998},
  volume = {12},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008242108853},
  author = {Hussain Al-Asaad and John P. Hayes and Brian T. Murray}
}
@article{journals/et/SindiaAS12,
  title = {Defect Level and Fault Coverage in Coefficient Based Analog Circuit Testing},
  pages = {541-549},
  year = {2012},
  volume = {28},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-012-5305-4},
  author = {Suraj Sindia and Vishwani D. Agrawal and Virendra Singh}
}
@article{journals/et/Tarnick04,
  title = {Design of Embedded Self-Testing Checkers for t-UED and BUED Codes},
  pages = {465-477},
  year = {2004},
  volume = {20},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1023/B:JETT.0000042511.45945.81},
  author = {Steffen Tarnick}
}
@article{journals/et/VoyiatzisPNH96,
  title = {An efficient built-in self test method for robust path delay fault testing},
  pages = {219-222},
  year = {1996},
  volume = {8},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/BF02341826},
  author = {Ioannis Voyiatzis and Antonis M. Paschalis and Dimitris Nikolos and Constantin Halatsis}
}
@article{journals/et/KimJW10,
  title = {Fault Modeling and Analysis for Resistive Bridging Defects in a Synchronizer},
  pages = {367-392},
  year = {2010},
  volume = {26},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-010-5150-2},
  author = {Hyoung-Kook Kim and Wen-Ben Jone and Laung-Terng Wang}
}
@article{journals/et/X14e,
  title = {Test Technology Newsletter},
  pages = {641-642},
  year = {2014},
  volume = {30},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-014-5493-1},
  author = {}
}
@article{journals/et/YangP99,
  title = {Incremental Testability Analysis for Partial Scan Selection and Design Transformations},
  pages = {103-113},
  year = {1999},
  volume = {14},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008357524214},
  author = {Laurence Tianruo Yang and Zebo Peng}
}
@article{journals/et/LoLCLL03,
  title = {Built-in Test with Modified-Booth High-Speed Pipelined Multipliers and Dividers},
  pages = {245-269},
  year = {2003},
  volume = {19},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1023792812521},
  author = {Hao-Yung Lo and Hsiu-Feng Lin and Chichyang Chen and Jenshiuh Liu and Chia-Cheng Liu}
}
@article{journals/et/CassolBCL03,
  title = {The SigmaDelta-BIST Method Applied to Analog Filters},
  pages = {13-20},
  year = {2003},
  volume = {19},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1023/A:1021935710677},
  author = {L. Cassol and O. Betat and Luigi Carro and Marcelo Lubaszewski}
}
@article{journals/et/Agrawal99c,
  title = {Editorial},
  pages = {215},
  year = {1999},
  volume = {15},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1008304904704},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/VerfaillieH96,
  title = {A general purpose design-for-test methodology at the analog-digital boundary of mixed-signal VLSI},
  pages = {109-115},
  year = {1996},
  volume = {9},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1007/BF00137568},
  author = {Johan Verfaillie and Didier Haspeslagh}
}
@article{journals/et/AbadirPBSM94,
  title = {High Level Test Economics Advisor (Hi-TEA)},
  pages = {195-206},
  year = {1994},
  volume = {5},
  journal = {J. Electronic Testing},
  number = {2-3},
  doi = {10.1007/BF00972079},
  author = {Magdy S. Abadir and Ashish Parikh and Linda Bal and Peter Sandborn and Cynthia F. Murphy}
}
@article{journals/et/PougetLP05,
  title = {Multiple-Constraint Driven System-on-Chip Test Time Optimization},
  pages = {599-611},
  year = {2005},
  volume = {21},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-005-2911-4},
  author = {Julien Pouget and Erik Larsson and Zebo Peng}
}
@article{journals/et/Hirabayashi98,
  title = {A Method of Formal Verification of Cryptographic Circuits},
  pages = {321-322},
  year = {1998},
  volume = {13},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1008342004877},
  author = {Kanji Hirabayashi}
}
@article{journals/et/ZarnikNM97,
  title = {Design for Test of Crystal Oscillators: A Case Study},
  pages = {109-117},
  year = {1997},
  volume = {11},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1023/A:1008262204786},
  author = {Marina Santo Zarnik and Franc Novak and Srecko Macek}
}
@article{journals/et/CamuratiPR90,
  title = {Exact probabilistic testability measures for multi-output circuits},
  pages = {229-234},
  year = {1990},
  volume = {1},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/BF00153860},
  author = {Paolo Camurati and Paolo Prinetto and Matteo Sonza Reorda}
}
@article{journals/et/LinZB95,
  title = {Integration of partial scan and built-in self-test},
  pages = {125-137},
  year = {1995},
  volume = {7},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1007/BF00993320},
  author = {Chih-Jen Lin and Yervant Zorian and Sudipta Bhawmik}
}
@article{journals/et/DiasTT99,
  title = {Metrics and Criteria for Quality Assessment of Testable Hw/Sw Systems Architectures},
  pages = {149-158},
  year = {1999},
  volume = {14},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008374027849},
  author = {Octávio Páscoa Dias and Isabel C. Teixeira and João Paulo Teixeira}
}
@article{journals/et/Agrawal13a,
  title = {Editorial},
  pages = {121},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-013-5378-8},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/Agrawal97,
  title = {Editorial},
  pages = {5},
  year = {1997},
  volume = {10},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008281312295},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/Lammeren99,
  title = {ICCQ: A Test Method for Analogue VLSI Using Local Current Sensors},
  pages = {33-38},
  year = {1999},
  volume = {14},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008341120580},
  author = {Joop P. M. Van Lammeren}
}
@article{journals/et/GyvezGA05,
  title = {Multi-VDD Testing for Analog Circuits},
  pages = {311-322},
  year = {2005},
  volume = {21},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-005-6360-x},
  author = {José Pineda de Gyvez and Guido Gronthoud and Rashid Amine}
}
@article{journals/et/RomeroPM04,
  title = {Oscillation Test Strategy: A Case Study},
  pages = {389-396},
  year = {2004},
  volume = {20},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1023/B:JETT.0000039606.61081.52},
  author = {Eduardo Romero and Gabriela Peretti and Carlos A. Marqués}
}
@article{journals/et/MuresanWMV04,
  title = {Greedy Tree Growing Heuristics on Block-Test Scheduling Under Power Constraints},
  pages = {61-78},
  year = {2004},
  volume = {20},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1023/B:JETT.0000009314.39022.78},
  author = {Valentin Muresan and Xiaojun Wang and Valentina Muresan and Mircea Vladutiu}
}
@article{journals/et/FangH08,
  title = {Bilateral Testing of Nano-scale Fault-Tolerant Circuits},
  pages = {285-296},
  year = {2008},
  volume = {24},
  journal = {J. Electronic Testing},
  number = {1-3},
  doi = {10.1007/s10836-007-5041-3},
  author = {Lei Fang and Michael S. Hsiao}
}
@article{journals/et/Ivanov01,
  title = {Test Technology Newsletter},
  pages = {369-370},
  year = {2001},
  volume = {17},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1023/A:1012742916929},
  author = {André Ivanov}
}
@article{journals/et/YooF08,
  title = {Hierarchical Verification for Increasing Performance in Reliable Processors},
  pages = {117-128},
  year = {2008},
  volume = {24},
  journal = {J. Electronic Testing},
  number = {1-3},
  doi = {10.1007/s10836-007-5037-z},
  author = {Joonhyuk Yoo and Manoj Franklin}
}
@article{journals/et/Kim07a,
  title = {Test Technology Newsletter April 2007},
  pages = {113-114},
  year = {2007},
  volume = {23},
  journal = {J. Electronic Testing},
  number = {2-3},
  doi = {10.1007/s10836-007-0774-6},
  author = {Bruce C. Kim}
}
@article{journals/et/ChenQM14,
  title = {Learning-oriented Property Decomposition for Automated Generation of Directed Tests},
  pages = {287-306},
  year = {2014},
  volume = {30},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-014-5452-x},
  author = {Mingsong Chen and Xiaoke Qin and Prabhat Mishra}
}
@article{journals/et/SeshadriA01,
  title = {Frequency Response Verification of Analog Circuits Using Global Optimization Techniques},
  pages = {395-408},
  year = {2001},
  volume = {17},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1023/A:1012751118746},
  author = {Suresh Seshadri and Jacob A. Abraham}
}
@article{journals/et/RechFC14,
  title = {GPUs Neutron Sensitivity Dependence on Data Type},
  pages = {307-316},
  year = {2014},
  volume = {30},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-014-5456-6},
  author = {Paolo Rech and Christopher Frost and Luigi Carro}
}
@article{journals/et/JangKL08,
  title = {Monomer Control for Error Tolerance in DNA Self-Assembly},
  pages = {271-284},
  year = {2008},
  volume = {24},
  journal = {J. Electronic Testing},
  number = {1-3},
  doi = {10.1007/s10836-007-5016-4},
  author = {Byunghyun Jang and Yong-Bin Kim and Fabrizio Lombardi}
}
@article{journals/et/Choi90,
  title = {Distributed diagnosis for homogeneous systems},
  pages = {201-211},
  year = {1990},
  volume = {1},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/BF00153857},
  author = {Yoon-Hwa Choi}
}
@article{journals/et/RenSCWGGWWV13,
  title = {Correlation of Heavy-Ion and Laser Testing on a DC/DC PWM Controller},
  pages = {609-616},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-013-5379-7},
  author = {Yi Ren and S.-T. Shi and Li Chen and H.-B. Wang and L.-J. Gao and G. Guo and Shi-Jie Wen and Richard Wong and N. W. van Vonno}
}
@article{journals/et/WegenerK07,
  title = {Hard-Fault Detection and Diagnosis During the Application of Model-Based Data Converter Testing},
  pages = {513-525},
  year = {2007},
  volume = {23},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-007-5050-2},
  author = {Carsten Wegener and Michael Peter Kennedy}
}
@article{journals/et/KhouasD00,
  title = {Fault Simulation for Analog Circuits Under Parameter Variations},
  pages = {269-278},
  year = {2000},
  volume = {16},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1008351601024},
  author = {Abdelhakim Khouas and Anne Derieux}
}
@article{journals/et/GoyalCP07,
  title = {A Low-Cost Test Methodology for Dynamic Specification Testing of High-Speed Data Converters},
  pages = {95-106},
  year = {2007},
  volume = {23},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-006-9523-5},
  author = {Shalabh Goyal and Abhijit Chatterjee and Michael Purtell}
}
@article{journals/et/UygurS13,
  title = {A Novel Formalism for Partially Defined Asynchronous Feedback Digital Circuits},
  pages = {697-714},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-013-5410-z},
  author = {Gürkan Uygur and Sebastian Sattler}
}
@article{journals/et/LadharM10,
  title = {An Effective and Accurate Methodology for the Cell Internal Defect Diagnosis},
  pages = {621-639},
  year = {2010},
  volume = {26},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-010-5181-8},
  author = {Aymen Ladhar and Mohamed Masmoudi}
}
@article{journals/et/YangM06,
  title = {Crosstalk Induced Fault Analysis and Test in DRAMs},
  pages = {173-187},
  year = {2006},
  volume = {22},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-006-7486-1},
  author = {Zemo Yang and Samiha Mourad}
}
@article{journals/et/Ivanov04,
  title = {Test Technology Technical Council Newsletter},
  pages = {7-8},
  year = {2004},
  volume = {20},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1023/B:JETT.0000009351.19875.e1},
  author = {A. Ivanov}
}
@article{journals/et/ParkYKK10,
  title = {JTAG Security System Based on Credentials},
  pages = {549-557},
  year = {2010},
  volume = {26},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-010-5170-y},
  author = {Keunyoung Park and Sang Guun Yoo and Taejun Kim and Juho Kim}
}
@article{journals/et/Sachdev95a,
  title = {A realistic defect oriented testability methodology for analog circuits},
  pages = {265-276},
  year = {1995},
  volume = {6},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/BF00996436},
  author = {Manoj Sachdev}
}
@article{journals/et/ChakradharAB94,
  title = {Energy minimization and design for testability},
  pages = {57-66},
  year = {1994},
  volume = {5},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/BF00971963},
  author = {Srimat T. Chakradhar and Vishwani D. Agrawal and Michael L. Bushnell}
}
@article{journals/et/GosselS96,
  title = {A parity-preserving multi-input signature analyzer and its application for concurrent checking and BIST},
  pages = {165-177},
  year = {1996},
  volume = {8},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/BF02341822},
  author = {Michael Gössel and Egor S. Sogomonyan}
}
@article{journals/et/BerthelotFR99,
  title = {BISTing Datapaths under Heterogeneous Test Schemes},
  pages = {115-123},
  year = {1999},
  volume = {14},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008309625123},
  author = {David Berthelot and Marie-Lise Flottes and Bruno Rouzeyre}
}
@article{journals/et/DattaSRCNA10,
  title = {On-Chip Delay Measurement Based Response Analysis for Timing Characterization},
  pages = {599-619},
  year = {2010},
  volume = {26},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-010-5188-1},
  author = {Ramyanshu Datta and Antony Sebastine and Ashwin Raghunathan and Gary D. Carpenter and Kevin J. Nowka and Jacob A. Abraham}
}
@article{journals/et/KrsticC97,
  title = {Resynthesis of Combinational Circuits for Path Count Reduction and for Path Delay Fault Testability},
  pages = {43-54},
  year = {1997},
  volume = {11},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1023/A:1008295716980},
  author = {Angela Krstic and Kwang-Ting Cheng}
}
@article{journals/et/OoiF11,
  title = {A New Design-for-Testability Method Based on Thru-Testability},
  pages = {583-598},
  year = {2011},
  volume = {27},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-011-5241-8},
  author = {Chia Yee Ooi and Hideo Fujiwara}
}
@article{journals/et/NarayananP92,
  title = {Fault simulation on massively parallel SIMD machines algorithms, implementations and results},
  pages = {79-92},
  year = {1992},
  volume = {3},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/BF00159833},
  author = {Vinod Narayanan and Vijay Pitchumani}
}
@article{journals/et/MinR92,
  title = {A test methodology for finite state machines using partial scan design},
  pages = {127-137},
  year = {1992},
  volume = {3},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/BF00137250},
  author = {Hyoung B. Min and William A. Rogers}
}
@article{journals/et/GertnersZS96,
  title = {Behavior model of mixed ADC systems},
  pages = {19-27},
  year = {1996},
  volume = {9},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1007/BF00137562},
  author = {A. Gertners and V. Zagursky and D. Z. Saldava}
}
@article{journals/et/Mazumder94,
  title = {Guest editor's introduction},
  pages = {319-320},
  year = {1994},
  volume = {5},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/BF00972516},
  author = {Pinaki Mazumder}
}
@article{journals/et/BrosaF00,
  title = {On Maximizing the Coverage of Catastrophic and Parametric Faults},
  pages = {251-258},
  year = {2000},
  volume = {16},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1008395416045},
  author = {Anna Maria Brosa and Joan Figueras}
}
@article{journals/et/BorriHDGPV05,
  title = {Analysis of Dynamic Faults in Embedded-SRAMs: Implications for Memory Test},
  pages = {169-179},
  year = {2005},
  volume = {21},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-005-6146-1},
  author = {Simone Borri and Magali Bastian Hage-Hassan and Luigi Dilillo and Patrick Girard and Serge Pravossoudovitch and Arnaud Virazel}
}
@article{journals/et/MirCR06,
  title = {Guest Editorial},
  pages = {311},
  year = {2006},
  volume = {22},
  journal = {J. Electronic Testing},
  number = {4-6},
  doi = {10.1007/s10836-006-9946-z},
  author = {Salvador Mir and Kwang-Ting (Tim) Cheng and Andrew Richardson}
}
@article{journals/et/HerveMALKC11,
  title = {Functional Test of Mesh-Based NoCs with Deterministic Routing: Integrating the Test of Interconnects and Routers},
  pages = {635-646},
  year = {2011},
  volume = {27},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-011-5246-3},
  author = {Marcos Barcellos Hervé and Marcelo de Souza Moraes and Pedro Almeida and Marcelo Lubaszewski and Fernanda Lima Kastensmidt and Érika F. Cota}
}
@article{journals/et/HazraGDC12,
  title = {Cohesive Coverage Management: Simulation Meets Formal Methods},
  pages = {449-468},
  year = {2012},
  volume = {28},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-012-5308-1},
  author = {Aritra Hazra and Priyankar Ghosh and Pallab Dasgupta and Partha Pratim Chakrabarti}
}
@article{journals/et/ZhuHWP11a,
  title = {Erratum to: A Cost-Efficient Self-Configurable BIST Technique for Testing Multiplexer-Based FPGA Interconnect},
  pages = {679},
  year = {2011},
  volume = {27},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-011-5249-0},
  author = {Jianfeng Zhu and Hu He and Dong Wu and Liyang Pan}
}
@article{journals/et/KerzerhoBCJ06,
  title = {A First Step for an INL Spectral-Based BIST: The Memory Optimization},
  pages = {351-357},
  year = {2006},
  volume = {22},
  journal = {J. Electronic Testing},
  number = {4-6},
  doi = {10.1007/s10836-006-0186-z},
  author = {Vincent Kerzerho and Serge Bernard and Philippe Cauvet and Jean-Marie Janik}
}
@article{journals/et/MetwallyLX15,
  title = {Compressive Sampling Coupled OFDM Technique for Testing Continuous Wave Radar},
  pages = {75-83},
  year = {2015},
  volume = {31},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-014-5501-5},
  author = {Mohamed Metwally and Nicholai L'Esperance and Tian Xia}
}
@article{journals/et/BastosNFLR13,
  title = {A New Recovery Scheme Against Short-to-Long Duration Transient Faults in Combinational Logic},
  pages = {331-340},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-013-5359-y},
  author = {Rodrigo Possamai Bastos and Giorgio Di Natale and Marie-Lise Flottes and Feng Lu and Bruno Rouzeyre}
}
@article{journals/et/Byrne97,
  title = {Determining Aliasing Probabilities in BIST by Counting Strings},
  pages = {263-272},
  year = {1997},
  volume = {11},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1008270523289},
  author = {Rodrigue Byrne}
}
@article{journals/et/LiLM00,
  title = {Reduction of Number of Paths to be Tested in Delay Testing},
  pages = {477-485},
  year = {2000},
  volume = {16},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1023/A:1008368615938},
  author = {Huawei Li and Zhongcheng Li and Yinghua Min}
}
@article{journals/et/TayadeA09,
  title = {Critical Path Selection for Delay Testing Considering Coupling Noise},
  pages = {213-223},
  year = {2009},
  volume = {25},
  journal = {J. Electronic Testing},
  number = {4-5},
  doi = {10.1007/s10836-009-5105-7},
  author = {Rajeshwary Tayade and Jacob A. Abraham}
}
@article{journals/et/JoneG91,
  title = {Analysis of Hamming count compaction scheme},
  pages = {373-384},
  year = {1991},
  volume = {2},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/BF00135231},
  author = {Wen-Ben Jone and Anita Gleason}
}
@article{journals/et/Sachdev96,
  title = {SeparateIDDQ testing of signal and bias paths in CMOS ICs for defect diagnosis},
  pages = {203-214},
  year = {1996},
  volume = {8},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/BF02341824},
  author = {Manoj Sachdev}
}
@article{journals/et/Font-RosselloIRPFG11,
  title = {Band-Pass Filter Design with Diagnosis Facilities Based on Predictive Techniques},
  pages = {685-696},
  year = {2011},
  volume = {27},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-011-5257-0},
  author = {Joan Font-Rosselló and Eugeni Isern and Miquel Roca and Rodrigo Picos and Miquel Font-Rosselló and Eugeni García-Moreno}
}
@article{journals/et/PereiraDS15,
  title = {A Shift-Register Based BIST Architecture for FPGA Global Interconnect Testing and Diagnosis},
  pages = {207-215},
  year = {2015},
  volume = {31},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-015-5515-7},
  author = {Igor Gadelha Pereira and Leonardo Alves Dias and Cleonilson Protásio de Souza}
}
@article{journals/et/MakrisO98,
  title = {RTL Test Justification and Propagation Analysis for Modular Designs},
  pages = {105-120},
  year = {1998},
  volume = {13},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1023/A:1008301720070},
  author = {Yiorgos Makris and Alex Orailoglu}
}
@article{journals/et/BrzozowskiJ96,
  title = {An algebra of multiple faults in RAMs},
  pages = {129-142},
  year = {1996},
  volume = {8},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/BF02341819},
  author = {Janusz A. Brzozowski and Helmut Jürgensen}
}
@article{journals/et/ChenB96,
  title = {Sequential circuit test generation using dynamic justification equivalence},
  pages = {9-33},
  year = {1996},
  volume = {8},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/BF00136073},
  author = {Xinghao Chen and Michael L. Bushnell}
}
@article{journals/et/WangLCM14,
  title = {Research on the Efficiency Improvement of Design for Testability Using Test Point Allocation},
  pages = {371-376},
  year = {2014},
  volume = {30},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-014-5450-z},
  author = {Guohua Wang and Qiang Li and Xiaomei Chen and Xiaofeng Meng}
}
@article{journals/et/HellebrandWH98,
  title = {Mixed-Mode BIST Using Embedded Processors},
  pages = {127-138},
  year = {1998},
  volume = {12},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008294125692},
  author = {Sybille Hellebrand and Hans-Joachim Wunderlich and Andre Hertwig}
}
@article{journals/et/GomezGC08,
  title = {A Test Generation Methodology for Interconnection Opens Considering Signals at the Coupled Lines},
  pages = {529-538},
  year = {2008},
  volume = {24},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-008-5085-z},
  author = {Roberto Gómez and Alejandro Girón and Víctor H. Champac}
}
@article{journals/et/ChakrabortyM00,
  title = {New March Tests for Multiport RAM Devices},
  pages = {389-395},
  year = {2000},
  volume = {16},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1023/A:1008374220593},
  author = {Kanad Chakraborty and Pinaki Mazumder}
}
@article{journals/et/NummerS11,
  title = {Experimental Results for Slow-speed Timing Characterization of High-speed Pipelined Datapaths},
  pages = {9-17},
  year = {2011},
  volume = {27},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-010-5186-3},
  author = {Muhammad Nummer and Manoj Sachdev}
}
@article{journals/et/QuintanaAH01,
  title = {Efficient Realization of a Threshold Voter for Self-Purging Redundancy},
  pages = {69-73},
  year = {2001},
  volume = {17},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1023/A:1011106228550},
  author = {José M. Quintana and Maria J. Avedillo and José Luis Huertas}
}
@article{journals/et/ZentenoCF01,
  title = {Detectability Conditions of Full Opens in the Interconnections},
  pages = {85-95},
  year = {2001},
  volume = {17},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1023/A:1011179007753},
  author = {Antonio Zenteno and Víctor H. Champac and Joan Figueras}
}
@article{journals/et/WegenerKS01,
  title = {Process Deviations and Spot Defects: Two Aspects of Test and Test Development for Mixed-Signal Circuits},
  pages = {409-416},
  year = {2001},
  volume = {17},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1023/A:1012703202816},
  author = {Carsten Wegener and Michael Peter Kennedy and Bernd Straube}
}
@article{journals/et/SuMN95,
  title = {Transient power supply current monitoring - A new test method for CMOS VLSI circuits},
  pages = {23-43},
  year = {1995},
  volume = {6},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/BF00993128},
  author = {Shyang-Tai Su and Rafic Z. Makki and Troy Nagle}
}
@article{journals/et/ChangA97,
  title = {An Efficient Critical Path Tracing Algorithm for Designing High Performance Vlsi Systems},
  pages = {119-129},
  year = {1997},
  volume = {11},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1023/A:1008214321624},
  author = {Hoon Chang and Jacob A. Abraham}
}
@article{journals/et/WichlundBA08,
  title = {Scan Test Response Compaction Combined with Diagnosis Capabilities},
  pages = {235-246},
  year = {2008},
  volume = {24},
  journal = {J. Electronic Testing},
  number = {1-3},
  doi = {10.1007/s10836-007-5043-1},
  author = {Sverre Wichlund and Frank Berntsen and Einar J. Aas}
}
@article{journals/et/PappuBAM98,
  title = {Statistical Delay Fault Coverage Estimation for Synchronous Sequential Circuits},
  pages = {239-254},
  year = {1998},
  volume = {12},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/A:1008228817698},
  author = {Lakshminarayana Pappu and Michael L. Bushnell and Vishwani D. Agrawal and Mandyam-Komar Srinivas}
}
@article{journals/et/PascaAB12,
  title = {Kth-Aggressor Fault (KAF)-based Thru-Silicon-Via Interconnect Built-In Self-Test and Diagnosis},
  pages = {817-829},
  year = {2012},
  volume = {28},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-012-5322-3},
  author = {Vladimir Pasca and Lorena Anghel and Mounir Benabdenbi}
}
@article{journals/et/TestaLDCB10,
  title = {Fault Coverage on RF VCOs and BIST for Wafer Sort Using Peak-to-Peak Voltage Detectors},
  pages = {355-365},
  year = {2010},
  volume = {26},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1007/s10836-010-5154-y},
  author = {Luca Testa and Hervé Lapuyade and Yann Deval and Jean-Louis Carbonéro and Jean-Baptiste Begueret}
}
@article{journals/et/SantosGTT01,
  title = {RTL-Based Functional Test Generation for High Defects Coverage in Digital Systems},
  pages = {311-319},
  year = {2001},
  volume = {17},
  journal = {J. Electronic Testing},
  number = {3-4},
  doi = {10.1023/A:1012223614418},
  author = {Marcelino B. Santos and Fernando M. Gonçalves and Isabel C. Teixeira and João Paulo Teixeira}
}
@article{journals/et/SeshadriH00,
  title = {Formal Value-Range and Variable Testability Techniques for High-Level Design-For-Testability},
  pages = {131-145},
  year = {2000},
  volume = {16},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008357211476},
  author = {Sandhya Seshadri and Michael S. Hsiao}
}
@article{journals/et/MuradaliNS95,
  title = {A structure and technique for pseudorandom-based testing of sequential circuits},
  pages = {107-115},
  year = {1995},
  volume = {6},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/BF00993133},
  author = {Fidel Muradali and Takao Nishida and Tsuguo Shimizu}
}
@article{journals/et/GulatiH92,
  title = {Introduction},
  pages = {289},
  year = {1992},
  volume = {3},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/BF00135332},
  author = {Ravi K. Gulati and Charles F. Hawkins}
}
@article{journals/et/InoueYHF11,
  title = {Balanced Secure Scan: Partial Scan Approach for Secret Information Protection},
  pages = {99-108},
  year = {2011},
  volume = {27},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-011-5204-0},
  author = {Michiko Inoue and Tomokazu Yoneda and Muneo Hasegawa and Hideo Fujiwara}
}
@article{journals/et/CazeauxRM05,
  title = {Self-Checking Voter for High Speed TMR Systems},
  pages = {377-389},
  year = {2005},
  volume = {21},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-005-0838-4},
  author = {José Manuel Cazeaux and Daniele Rossi and Cecilia Metra}
}
@article{journals/et/KeutnerT95,
  title = {Efficient sensitization of multi-bit-paths for testing embedded modules in synchronous sequential circuits},
  pages = {45-58},
  year = {1995},
  volume = {6},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/BF00993129},
  author = {Konstantin Keutner and Erwin Trischler}
}
@article{journals/et/HongLS09,
  title = {A Built-in-Self-Test Sigma-Delta ADC Prototype},
  pages = {145-156},
  year = {2009},
  volume = {25},
  journal = {J. Electronic Testing},
  number = {2-3},
  doi = {10.1007/s10836-008-5095-x},
  author = {Hao-Chiao Hong and Sheng-Chuan Liang and Hong-Chin Song}
}
@article{journals/et/Ibrahim07,
  title = {A Novel EDA Tool for VLSI Test Vectors Management},
  pages = {421-434},
  year = {2007},
  volume = {23},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-007-5002-x},
  author = {Walid Ibrahim}
}
@article{journals/et/NepalBMPZ07,
  title = {Designing Nanoscale Logic Circuits Based on Markov Random Fields},
  pages = {255-266},
  year = {2007},
  volume = {23},
  journal = {J. Electronic Testing},
  number = {2-3},
  doi = {10.1007/s10836-006-0553-9},
  author = {Kundan Nepal and R. Iris Bahar and Joseph L. Mundy and William R. Patterson and Alexander Zaslavsky}
}
@article{journals/et/MillicanS14,
  title = {Optimal Test Scheduling Formulation under Power Constraints with Dynamic Voltage and Frequency Scaling},
  pages = {569-580},
  year = {2014},
  volume = {30},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-014-5473-5},
  author = {Spencer K. Millican and Kewal K. Saluja}
}
@article{journals/et/SarrafKSC12,
  title = {FPGA-based Novel Adaptive Scheme Using PN Sequences for Self-Calibration and Self-Testing of MEMS-based Inertial Sensors},
  pages = {599-614},
  year = {2012},
  volume = {28},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1007/s10836-012-5336-x},
  author = {Elie H. Sarraf and Ankit Kansal and Mrigank Sharma and Edmond Cretu}
}
@article{journals/et/Agrawal10a,
  title = {Editorial},
  pages = {145},
  year = {2010},
  volume = {26},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-010-5152-0},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/KunduZSG01,
  title = {Test Challenges in Nanometer Technologies},
  pages = {209-218},
  year = {2001},
  volume = {17},
  journal = {J. Electronic Testing},
  number = {3-4},
  doi = {10.1023/A:1012203009875},
  author = {Sandip Kundu and Sujit T. Zachariah and Sanjay Sengupta and Rajesh Galivanche}
}
@article{journals/et/GrossoHRSRTV11,
  title = {Functional Verification of DMA Controllers},
  pages = {505-516},
  year = {2011},
  volume = {27},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-011-5219-6},
  author = {Michelangelo Grosso and Wilson Javier Perez Holguin and Danilo Ravotto and Ernesto Sánchez and Matteo Sonza Reorda and Alberto Paolo Tonda and Jaime Velasco-Medina}
}
@article{journals/et/RenovellPFZ00a,
  title = {Testing the Local Interconnect Resources of SRAM-Based FPGA's},
  pages = {513-520},
  year = {2000},
  volume = {16},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1023/A:1008376917755},
  author = {Michel Renovell and Jean Michel Portal and Joan Figueras and Yervant Zorian}
}
@article{journals/et/RyuK05,
  title = {Low-Cost Testing of 5 GHz Low Noise Amplifiers Using New RF BIST Circuit},
  pages = {571-581},
  year = {2005},
  volume = {21},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-005-3735-y},
  author = {Jee-Youl Ryu and Bruce C. Kim}
}
@article{journals/et/BadereddineWGCVPL08,
  title = {A Selective Scan Slice Encoding Technique for Test Data Volume and Test Power Reduction},
  pages = {353-364},
  year = {2008},
  volume = {24},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-007-5053-z},
  author = {Nabil Badereddine and Zhanglei Wang and Patrick Girard and Krishnendu Chakrabarty and Arnaud Virazel and Serge Pravossoudovitch and Christian Landrault}
}
@article{journals/et/BernardCABR04,
  title = {Efficiency of Spectral-Based ADC Test Flows to Detect Static Errors},
  pages = {257-267},
  year = {2004},
  volume = {20},
  journal = {J. Electronic Testing},
  number = {3},
  doi = {10.1023/B:JETT.0000029459.74815.56},
  author = {Serge Bernard and Mariane Comte and Florence Azaïs and Yves Bertrand and Michel Renovell}
}
@article{journals/et/X15c,
  title = {Test Technology Newsletter},
  pages = {125-126},
  year = {2015},
  volume = {31},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/s10836-015-5521-9},
  author = {}
}
@article{journals/et/LiHW14,
  title = {Fault Detection of Linear Analog Integrated Circuit in Network},
  pages = {483-489},
  year = {2014},
  volume = {30},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-014-5468-2},
  author = {Deliang Li and Kaoli Huang and Changlong Wang}
}
@article{journals/et/KimS09,
  title = {Low-Area Wrapper Cell Design for Hierarchical SoC Testing},
  pages = {347-352},
  year = {2009},
  volume = {25},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-009-5117-3},
  author = {Kyuchull Kim and Kewal K. Saluja}
}
@article{journals/et/Agrawal07a,
  title = {Editorial},
  pages = {111},
  year = {2007},
  volume = {23},
  journal = {J. Electronic Testing},
  number = {2-3},
  doi = {10.1007/s10836-007-0773-7},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/FeigePWTK99,
  title = {Integration of the Scan-Test Method into an Architecture Specific Core-Test Approach},
  pages = {125-131},
  year = {1999},
  volume = {14},
  journal = {J. Electronic Testing},
  number = {1-2},
  doi = {10.1023/A:1008313726031},
  author = {Chris Feige and Jan Ten Pierick and Clemens Wouters and Ronald J. W. T. Tangelder and Hans G. Kerkhoff}
}
@article{journals/et/ThibeaultHHHSAT13,
  title = {A Library-Based Early Soft Error Sensitivity Analysis Technique for SRAM-Based FPGA Design},
  pages = {457-471},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-013-5393-9},
  author = {Claude Thibeault and Yassine Hariri and Syed Rafay Hasan and Christelle Hobeika and Yvon Savaria and Yves Audet and Fatima Zahra Tazi}
}
@article{journals/et/VolkerinkKRH03,
  title = {Modern Test Techniques: Tradeoffs, Synergies, and Scalable Benefits},
  pages = {125-135},
  year = {2003},
  volume = {19},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1023/A:1022829321216},
  author = {Erik H. Volkerink and Ajay Khoche and Jochen Rivoir and Klaus D. Hilliges}
}
@article{journals/et/LiLSEC07,
  title = {IEEE Standard 1500 Compatible Oscillation Ring Test Methodology for Interconnect Delay and Crosstalk Detection},
  pages = {341-355},
  year = {2007},
  volume = {23},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/s10836-007-0759-5},
  author = {Katherine Shu-Min Li and Chung-Len Lee and Chauchin Su and Jwu E. Chen}
}
@article{journals/et/DalirsaniHEW12,
  title = {Structural Test and Diagnosis for Graceful Degradation of NoC Switches},
  pages = {831-841},
  year = {2012},
  volume = {28},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-012-5329-9},
  author = {Atefe Dalirsani and Stefan Holst and Melanie Elm and Hans-Joachim Wunderlich}
}
@article{journals/et/KannanKA12,
  title = {Fault Modeling and Multi-Tone Dither Scheme for Testing 3D TSV Defects},
  pages = {39-51},
  year = {2012},
  volume = {28},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/s10836-011-5263-2},
  author = {Sukeshwar Kannan and Bruce C. Kim and Byoungchul Ahn}
}
@article{journals/et/AppelloFTBCRR04,
  title = {A BIST-based Solution for the Diagnosis of Embedded Memories Adopting Image Processing Techniques},
  pages = {79-87},
  year = {2004},
  volume = {20},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1023/B:JETT.0000009315.57771.94},
  author = {Davide Appello and Alessandra Fudoli and Vincenzo Tancorre and Paolo Bernardi and Fulvio Corno and Maurizio Rebaudengo and Matteo Sonza Reorda}
}
@article{journals/et/Agrawal04d,
  title = {Editorial},
  pages = {459},
  year = {2004},
  volume = {20},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1023/B:JETT.0000042509.09888.f2},
  author = {Vishwani D. Agrawal}
}
@article{journals/et/WesselsM96,
  title = {The dangers of simplistic delay models},
  pages = {61-69},
  year = {1996},
  volume = {8},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/BF00136076},
  author = {David Wessels and Jon C. Muzio}
}
@article{journals/et/Hirabayashi93,
  title = {Delay fault simulation of sequential circuits},
  pages = {131-135},
  year = {1993},
  volume = {4},
  journal = {J. Electronic Testing},
  number = {2},
  doi = {10.1007/BF00971642},
  author = {Kanji Hirabayashi}
}
@article{journals/et/HamidaK93,
  title = {Multiple fault analog circuit testing by sensitivity analysis},
  pages = {331-343},
  year = {1993},
  volume = {4},
  journal = {J. Electronic Testing},
  number = {4},
  doi = {10.1007/BF00972158},
  author = {Naim Ben Hamida and Bozena Kaminska}
}
@article{journals/et/AbramoviciS03,
  title = {BIST-Based Delay-Fault Testing in FPGAs},
  pages = {549-558},
  year = {2003},
  volume = {19},
  journal = {J. Electronic Testing},
  number = {5},
  doi = {10.1023/A:1025126030727},
  author = {Miron Abramovici and Charles E. Stroud}
}
@article{journals/et/X13g,
  title = {Test Technology Newsletter},
  pages = {743-744},
  year = {2013},
  volume = {29},
  journal = {J. Electronic Testing},
  number = {6},
  doi = {10.1007/s10836-013-5422-8},
  author = {}
}
@article{journals/et/JasCC08,
  title = {A Methodology for Handling Complex Functional Constraints for Large Industrial Designs},
  pages = {259-269},
  year = {2008},
  volume = {24},
  journal = {J. Electronic Testing},
  number = {1-3},
  doi = {10.1007/s10836-007-5024-4},
  author = {Abhijit Jas and Yi-Shing Chang and Sreejit Chakravarty}
}
@article{journals/et/FichtenbaumR91,
  title = {Scan test architectures for digital board testers},
  pages = {99-105},
  year = {1991},
  volume = {2},
  journal = {J. Electronic Testing},
  number = {1},
  doi = {10.1007/BF00134946},
  author = {Matthew L. Fichtenbaum and Gordon D. Robinson}
}
