{
  "module_name": "clk-mt8188-topckgen.c",
  "hash_id": "db27a165d585ce728e2d3e216ed18ec1773983c442e99c1baa7d32a2ab99d9c8",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/mediatek/clk-mt8188-topckgen.c",
  "human_readable_source": "\n \n\n#include <dt-bindings/clock/mediatek,mt8188-clk.h>\n#include <linux/mod_devicetable.h>\n#include <linux/platform_device.h>\n\n#include \"clk-gate.h\"\n#include \"clk-mtk.h\"\n#include \"clk-mux.h\"\n\nstatic DEFINE_SPINLOCK(mt8188_clk_lock);\n\nstatic const struct mtk_fixed_clk top_fixed_clks[] = {\n\tFIXED_CLK(CLK_TOP_ULPOSC1, \"ulposc_ck1\", NULL, 260000000),\n\tFIXED_CLK(CLK_TOP_MPHONE_SLAVE_BCK, \"mphone_slave_bck\", NULL, 49152000),\n\tFIXED_CLK(CLK_TOP_PAD_FPC, \"pad_fpc_ck\", NULL, 50000000),\n\tFIXED_CLK(CLK_TOP_466M_FMEM, \"hd_466m_fmem_ck\", NULL, 533000000),\n\tFIXED_CLK(CLK_TOP_PEXTP_PIPE, \"pextp_pipe\", NULL, 250000000),\n\tFIXED_CLK(CLK_TOP_DSI_PHY, \"dsi_phy\", NULL, 500000000),\n};\n\nstatic const struct mtk_fixed_factor top_divs[] = {\n\tFACTOR(CLK_TOP_MAINPLL_D3, \"mainpll_d3\", \"mainpll\", 1, 3),\n\tFACTOR(CLK_TOP_MAINPLL_D4, \"mainpll_d4\", \"mainpll\", 1, 4),\n\tFACTOR(CLK_TOP_MAINPLL_D4_D2, \"mainpll_d4_d2\", \"mainpll_d4\", 1, 2),\n\tFACTOR(CLK_TOP_MAINPLL_D4_D4, \"mainpll_d4_d4\", \"mainpll_d4\", 1, 4),\n\tFACTOR(CLK_TOP_MAINPLL_D4_D8, \"mainpll_d4_d8\", \"mainpll_d4\", 1, 8),\n\tFACTOR(CLK_TOP_MAINPLL_D5, \"mainpll_d5\", \"mainpll\", 1, 5),\n\tFACTOR(CLK_TOP_MAINPLL_D5_D2, \"mainpll_d5_d2\", \"mainpll_d5\", 1, 2),\n\tFACTOR(CLK_TOP_MAINPLL_D5_D4, \"mainpll_d5_d4\", \"mainpll_d5\", 1, 4),\n\tFACTOR(CLK_TOP_MAINPLL_D5_D8, \"mainpll_d5_d8\", \"mainpll_d5\", 1, 8),\n\tFACTOR(CLK_TOP_MAINPLL_D6, \"mainpll_d6\", \"mainpll\", 1, 6),\n\tFACTOR(CLK_TOP_MAINPLL_D6_D2, \"mainpll_d6_d2\", \"mainpll_d6\", 1, 2),\n\tFACTOR(CLK_TOP_MAINPLL_D6_D4, \"mainpll_d6_d4\", \"mainpll_d6\", 1, 4),\n\tFACTOR(CLK_TOP_MAINPLL_D6_D8, \"mainpll_d6_d8\", \"mainpll_d6\", 1, 8),\n\tFACTOR(CLK_TOP_MAINPLL_D7, \"mainpll_d7\", \"mainpll\", 1, 7),\n\tFACTOR(CLK_TOP_MAINPLL_D7_D2, \"mainpll_d7_d2\", \"mainpll_d7\", 1, 2),\n\tFACTOR(CLK_TOP_MAINPLL_D7_D4, \"mainpll_d7_d4\", \"mainpll_d7\", 1, 4),\n\tFACTOR(CLK_TOP_MAINPLL_D7_D8, \"mainpll_d7_d8\", \"mainpll_d7\", 1, 8),\n\tFACTOR(CLK_TOP_MAINPLL_D9, \"mainpll_d9\", \"mainpll\", 1, 9),\n\tFACTOR(CLK_TOP_UNIVPLL_D2, \"univpll_d2\", \"univpll\", 1, 2),\n\tFACTOR(CLK_TOP_UNIVPLL_D3, \"univpll_d3\", \"univpll\", 1, 3),\n\tFACTOR(CLK_TOP_UNIVPLL_D4, \"univpll_d4\", \"univpll\", 1, 4),\n\tFACTOR(CLK_TOP_UNIVPLL_D4_D2, \"univpll_d4_d2\", \"univpll_d4\", 1, 2),\n\tFACTOR(CLK_TOP_UNIVPLL_D4_D4, \"univpll_d4_d4\", \"univpll_d4\", 1, 4),\n\tFACTOR(CLK_TOP_UNIVPLL_D4_D8, \"univpll_d4_d8\", \"univpll_d4\", 1, 8),\n\tFACTOR(CLK_TOP_UNIVPLL_D5, \"univpll_d5\", \"univpll\", 1, 5),\n\tFACTOR(CLK_TOP_UNIVPLL_D5_D2, \"univpll_d5_d2\", \"univpll_d5\", 1, 2),\n\tFACTOR(CLK_TOP_UNIVPLL_D5_D4, \"univpll_d5_d4\", \"univpll_d5\", 1, 4),\n\tFACTOR(CLK_TOP_UNIVPLL_D5_D8, \"univpll_d5_d8\", \"univpll_d5\", 1, 8),\n\tFACTOR(CLK_TOP_UNIVPLL_D6, \"univpll_d6\", \"univpll\", 1, 6),\n\tFACTOR(CLK_TOP_UNIVPLL_D6_D2, \"univpll_d6_d2\", \"univpll_d6\", 1, 2),\n\tFACTOR(CLK_TOP_UNIVPLL_D6_D4, \"univpll_d6_d4\", \"univpll_d6\", 1, 4),\n\tFACTOR(CLK_TOP_UNIVPLL_D6_D8, \"univpll_d6_d8\", \"univpll_d6\", 1, 8),\n\tFACTOR(CLK_TOP_UNIVPLL_D7, \"univpll_d7\", \"univpll\", 1, 7),\n\tFACTOR(CLK_TOP_UNIVPLL_192M, \"univpll_192m\", \"univpll\", 1, 13),\n\tFACTOR(CLK_TOP_UNIVPLL_192M_D4, \"univpll_192m_d4\", \"univpll_192m\", 1, 4),\n\tFACTOR(CLK_TOP_UNIVPLL_192M_D8, \"univpll_192m_d8\", \"univpll_192m\", 1, 8),\n\tFACTOR(CLK_TOP_UNIVPLL_192M_D10, \"univpll_192m_d10\", \"univpll_192m\", 1, 10),\n\tFACTOR(CLK_TOP_UNIVPLL_192M_D16, \"univpll_192m_d16\", \"univpll_192m\", 1, 16),\n\tFACTOR(CLK_TOP_UNIVPLL_192M_D32, \"univpll_192m_d32\", \"univpll_192m\", 1, 32),\n\tFACTOR(CLK_TOP_APLL1_D3, \"apll1_d3\", \"apll1\", 1, 3),\n\tFACTOR(CLK_TOP_APLL1_D4, \"apll1_d4\", \"apll1\", 1, 4),\n\tFACTOR(CLK_TOP_APLL2_D3, \"apll2_d3\", \"apll2\", 1, 3),\n\tFACTOR(CLK_TOP_APLL2_D4, \"apll2_d4\", \"apll2\", 1, 4),\n\tFACTOR(CLK_TOP_APLL3_D4, \"apll3_d4\", \"apll3\", 1, 4),\n\tFACTOR(CLK_TOP_APLL4_D4, \"apll4_d4\", \"apll4\", 1, 4),\n\tFACTOR(CLK_TOP_APLL5_D4, \"apll5_d4\", \"apll5\", 1, 4),\n\tFACTOR(CLK_TOP_MMPLL_D4, \"mmpll_d4\", \"mmpll\", 1, 4),\n\tFACTOR(CLK_TOP_MMPLL_D4_D2, \"mmpll_d4_d2\", \"mmpll_d4\", 1, 2),\n\tFACTOR(CLK_TOP_MMPLL_D5, \"mmpll_d5\", \"mmpll\", 1, 5),\n\tFACTOR(CLK_TOP_MMPLL_D5_D2, \"mmpll_d5_d2\", \"mmpll_d5\", 1, 2),\n\tFACTOR(CLK_TOP_MMPLL_D5_D4, \"mmpll_d5_d4\", \"mmpll_d5\", 1, 4),\n\tFACTOR(CLK_TOP_MMPLL_D6, \"mmpll_d6\", \"mmpll\", 1, 6),\n\tFACTOR(CLK_TOP_MMPLL_D6_D2, \"mmpll_d6_d2\", \"mmpll_d6\", 1, 2),\n\tFACTOR(CLK_TOP_MMPLL_D7, \"mmpll_d7\", \"mmpll\", 1, 7),\n\tFACTOR(CLK_TOP_MMPLL_D9, \"mmpll_d9\", \"mmpll\", 1, 9),\n\tFACTOR(CLK_TOP_TVDPLL1_D2, \"tvdpll1_d2\", \"tvdpll1\", 1, 2),\n\tFACTOR(CLK_TOP_TVDPLL1_D4, \"tvdpll1_d4\", \"tvdpll1\", 1, 4),\n\tFACTOR(CLK_TOP_TVDPLL1_D8, \"tvdpll1_d8\", \"tvdpll1\", 1, 8),\n\tFACTOR(CLK_TOP_TVDPLL1_D16, \"tvdpll1_d16\", \"tvdpll1\", 1, 16),\n\tFACTOR(CLK_TOP_TVDPLL2_D2, \"tvdpll2_d2\", \"tvdpll2\", 1, 2),\n\tFACTOR(CLK_TOP_TVDPLL2_D4, \"tvdpll2_d4\", \"tvdpll2\", 1, 4),\n\tFACTOR(CLK_TOP_TVDPLL2_D8, \"tvdpll2_d8\", \"tvdpll2\", 1, 8),\n\tFACTOR(CLK_TOP_TVDPLL2_D16, \"tvdpll2_d16\", \"tvdpll2\", 1, 16),\n\tFACTOR(CLK_TOP_MSDCPLL_D2, \"msdcpll_d2\", \"msdcpll\", 1, 2),\n\tFACTOR(CLK_TOP_MSDCPLL_D16, \"msdcpll_d16\", \"msdcpll\", 1, 16),\n\tFACTOR(CLK_TOP_ETHPLL_D2, \"ethpll_d2\", \"ethpll\", 1, 2),\n\tFACTOR(CLK_TOP_ETHPLL_D4, \"ethpll_d4\", \"ethpll\", 1, 4),\n\tFACTOR(CLK_TOP_ETHPLL_D8, \"ethpll_d8\", \"ethpll\", 1, 8),\n\tFACTOR(CLK_TOP_ETHPLL_D10, \"ethpll_d10\", \"ethpll\", 1, 10),\n\tFACTOR(CLK_TOP_ADSPPLL_D2, \"adsppll_d2\", \"adsppll\", 1, 2),\n\tFACTOR(CLK_TOP_ADSPPLL_D4, \"adsppll_d4\", \"adsppll\", 1, 4),\n\tFACTOR(CLK_TOP_ADSPPLL_D8, \"adsppll_d8\", \"adsppll\", 1, 8),\n\tFACTOR(CLK_TOP_ULPOSC1_D2, \"ulposc1_d2\", \"ulposc_ck1\", 1, 2),\n\tFACTOR(CLK_TOP_ULPOSC1_D4, \"ulposc1_d4\", \"ulposc_ck1\", 1, 4),\n\tFACTOR(CLK_TOP_ULPOSC1_D8, \"ulposc1_d8\", \"ulposc_ck1\", 1, 8),\n\tFACTOR(CLK_TOP_ULPOSC1_D7, \"ulposc1_d7\", \"ulposc_ck1\", 1, 7),\n\tFACTOR(CLK_TOP_ULPOSC1_D10, \"ulposc1_d10\", \"ulposc_ck1\", 1, 10),\n\tFACTOR(CLK_TOP_ULPOSC1_D16, \"ulposc1_d16\", \"ulposc_ck1\", 1, 16),\n};\n\nstatic const char * const axi_parents[] = {\n\t\"clk26m\",\n\t\"mainpll_d4_d4\",\n\t\"mainpll_d7_d2\",\n\t\"mainpll_d4_d2\",\n\t\"mainpll_d5_d2\",\n\t\"mainpll_d6_d2\",\n\t\"ulposc1_d4\"\n};\n\nstatic const char * const spm_parents[] = {\n\t\"clk26m\",\n\t\"ulposc1_d10\",\n\t\"mainpll_d7_d4\",\n\t\"clk32k\"\n};\n\nstatic const char * const scp_parents[] = {\n\t\"clk26m\",\n\t\"univpll_d4\",\n\t\"mainpll_d6\",\n\t\"univpll_d6\",\n\t\"univpll_d4_d2\",\n\t\"mainpll_d4_d2\",\n\t\"univpll_d3\",\n\t\"mainpll_d3\"\n};\n\nstatic const char * const bus_aximem_parents[] = {\n\t\"clk26m\",\n\t\"mainpll_d7_d2\",\n\t\"mainpll_d4_d2\",\n\t\"mainpll_d5_d2\",\n\t\"mainpll_d6\"\n};\n\nstatic const char * const vpp_parents[] = {\n\t\"clk26m\",\n\t\"univpll_d6_d2\",\n\t\"mainpll_d5_d2\",\n\t\"mmpll_d6_d2\",\n\t\"univpll_d5_d2\",\n\t\"univpll_d4_d2\",\n\t\"mmpll_d4_d2\",\n\t\"mmpll_d7\",\n\t\"univpll_d6\",\n\t\"mainpll_d4\",\n\t\"mmpll_d5\",\n\t\"tvdpll1\",\n\t\"tvdpll2\",\n\t\"univpll_d4\",\n\t\"mmpll_d4\"\n};\n\nstatic const char * const ethdr_parents[] = {\n\t\"clk26m\",\n\t\"univpll_d6_d2\",\n\t\"mainpll_d5_d2\",\n\t\"mmpll_d6_d2\",\n\t\"univpll_d5_d2\",\n\t\"univpll_d4_d2\",\n\t\"mmpll_d4_d2\",\n\t\"mmpll_d7\",\n\t\"univpll_d6\",\n\t\"mainpll_d4\",\n\t\"mmpll_d5_d4\",\n\t\"tvdpll1\",\n\t\"tvdpll2\",\n\t\"univpll_d4\",\n\t\"mmpll_d4\"\n};\n\nstatic const char * const ipe_parents[] = {\n\t\"clk26m\",\n\t\"imgpll\",\n\t\"mainpll_d4\",\n\t\"mmpll_d6\",\n\t\"univpll_d6\",\n\t\"mainpll_d6\",\n\t\"mmpll_d4_d2\",\n\t\"univpll_d4_d2\",\n\t\"mainpll_d4_d2\",\n\t\"mmpll_d6_d2\",\n\t\"univpll_d5_d2\",\n\t\"mainpll_d7\"\n};\n\nstatic const char * const cam_parents[] = {\n\t\"clk26m\",\n\t\"tvdpll1\",\n\t\"mainpll_d4\",\n\t\"mmpll_d4\",\n\t\"univpll_d4\",\n\t\"univpll_d5\",\n\t\"univpll_d6\",\n\t\"mmpll_d7\",\n\t\"univpll_d4_d2\",\n\t\"mainpll_d4_d2\",\n\t\"imgpll\"\n};\n\nstatic const char * const ccu_parents[] = {\n\t\"clk26m\",\n\t\"univpll_d6\",\n\t\"mainpll_d4_d2\",\n\t\"mainpll_d4\",\n\t\"univpll_d5\",\n\t\"mainpll_d6\",\n\t\"mmpll_d6\",\n\t\"mmpll_d7\",\n\t\"univpll_d4_d2\",\n\t\"univpll_d7\"\n};\n\nstatic const char * const ccu_ahb_parents[] = {\n\t\"clk26m\",\n\t\"univpll_d6\",\n\t\"mainpll_d4_d2\",\n\t\"mainpll_d4\",\n\t\"univpll_d5\",\n\t\"mainpll_d6\",\n\t\"mmpll_d6\",\n\t\"mmpll_d7\",\n\t\"univpll_d4_d2\",\n\t\"univpll_d7\"\n};\n\nstatic const char * const img_parents[] = {\n\t\"clk26m\",\n\t\"imgpll\",\n\t\"univpll_d4\",\n\t\"mainpll_d4\",\n\t\"univpll_d5\",\n\t\"mmpll_d6\",\n\t\"mmpll_d7\",\n\t\"univpll_d6\",\n\t\"mainpll_d6\",\n\t\"mmpll_d4_d2\",\n\t\"univpll_d4_d2\",\n\t\"mainpll_d4_d2\",\n\t\"univpll_d5_d2\"\n};\n\nstatic const char * const camtm_parents[] = {\n\t\"clk26m\",\n\t\"univpll_d4_d4\",\n\t\"univpll_d6_d2\",\n\t\"univpll_d6_d4\"\n};\n\nstatic const char * const dsp_parents[] = {\n\t\"clk26m\",\n\t\"univpll_d6_d2\",\n\t\"univpll_d4_d2\",\n\t\"univpll_d5\",\n\t\"univpll_d4\",\n\t\"mmpll_d4\",\n\t\"mainpll_d3\",\n\t\"univpll_d3\"\n};\n\nstatic const char * const dsp1_parents[] = {\n\t\"clk26m\",\n\t\"univpll_d6_d2\",\n\t\"mainpll_d4_d2\",\n\t\"univpll_d5\",\n\t\"mmpll_d5\",\n\t\"univpll_d4\",\n\t\"mainpll_d3\",\n\t\"univpll_d3\"\n};\n\nstatic const char * const dsp2_parents[] = {\n\t\"clk26m\",\n\t\"univpll_d6_d2\",\n\t\"mainpll_d4_d2\",\n\t\"univpll_d5\",\n\t\"mmpll_d5\",\n\t\"univpll_d4\",\n\t\"mainpll_d3\",\n\t\"univpll_d3\"\n};\n\nstatic const char * const dsp3_parents[] = {\n\t\"clk26m\",\n\t\"univpll_d6_d2\",\n\t\"mainpll_d4_d2\",\n\t\"univpll_d5\",\n\t\"mmpll_d5\",\n\t\"univpll_d4\",\n\t\"mainpll_d3\",\n\t\"univpll_d3\"\n};\n\nstatic const char * const dsp4_parents[] = {\n\t\"clk26m\",\n\t\"univpll_d6_d2\",\n\t\"univpll_d4_d2\",\n\t\"mainpll_d4\",\n\t\"univpll_d4\",\n\t\"mmpll_d4\",\n\t\"mainpll_d3\",\n\t\"univpll_d3\"\n};\n\nstatic const char * const dsp5_parents[] = {\n\t\"clk26m\",\n\t\"univpll_d6_d2\",\n\t\"univpll_d4_d2\",\n\t\"mainpll_d4\",\n\t\"univpll_d4\",\n\t\"mmpll_d4\",\n\t\"mainpll_d3\",\n\t\"univpll_d3\"\n};\n\nstatic const char * const dsp6_parents[] = {\n\t\"clk26m\",\n\t\"univpll_d6_d2\",\n\t\"univpll_d4_d2\",\n\t\"mainpll_d4\",\n\t\"univpll_d4\",\n\t\"mmpll_d4\",\n\t\"mainpll_d3\",\n\t\"univpll_d3\"\n};\n\nstatic const char * const dsp7_parents[] = {\n\t\"clk26m\",\n\t\"univpll_d6_d2\",\n\t\"univpll_d4_d2\",\n\t\"univpll_d5\",\n\t\"univpll_d4\",\n\t\"mmpll_d4\",\n\t\"mainpll_d3\",\n\t\"univpll_d3\"\n};\n\nstatic const char * const mfg_core_tmp_parents[] = {\n\t\"clk26m\",\n\t\"mainpll_d5_d2\",\n\t\"univpll_d6\",\n\t\"univpll_d7\"\n};\n\nstatic const char * const camtg_parents[] = {\n\t\"clk26m\",\n\t\"univpll_192m_d8\",\n\t\"univpll_d6_d8\",\n\t\"univpll_192m_d4\",\n\t\"univpll_192m_d10\",\n\t\"clk13m\",\n\t\"univpll_192m_d16\",\n\t\"univpll_192m_d32\"\n};\n\nstatic const char * const camtg2_parents[] = {\n\t\"clk26m\",\n\t\"univpll_192m_d8\",\n\t\"univpll_d6_d8\",\n\t\"univpll_192m_d4\",\n\t\"univpll_192m_d10\",\n\t\"clk13m\",\n\t\"univpll_192m_d16\",\n\t\"univpll_192m_d32\"\n};\n\nstatic const char * const camtg3_parents[] = {\n\t\"clk26m\",\n\t\"univpll_192m_d8\",\n\t\"univpll_d6_d8\",\n\t\"univpll_192m_d4\",\n\t\"univpll_192m_d10\",\n\t\"clk13m\",\n\t\"univpll_192m_d16\",\n\t\"univpll_192m_d32\"\n};\n\nstatic const char * const uart_parents[] = {\n\t\"clk26m\",\n\t\"univpll_d6_d8\"\n};\n\nstatic const char * const spi_parents[] = {\n\t\"clk26m\",\n\t\"mainpll_d5_d4\",\n\t\"mainpll_d6_d4\",\n\t\"univpll_d6_d4\",\n\t\"univpll_d6_d2\",\n\t\"mainpll_d6_d2\",\n\t\"mainpll_d4_d4\",\n\t\"univpll_d5_d4\"\n};\n\nstatic const char * const msdc5hclk_parents[] = {\n\t\"clk26m\",\n\t\"mainpll_d4_d2\",\n\t\"mainpll_d6_d2\"\n};\n\nstatic const char * const msdc50_0_parents[] = {\n\t\"clk26m\",\n\t\"msdcpll\",\n\t\"msdcpll_d2\",\n\t\"univpll_d4_d4\",\n\t\"mainpll_d6_d2\",\n\t\"univpll_d4_d2\"\n};\n\nstatic const char * const msdc30_1_parents[] = {\n\t\"clk26m\",\n\t\"univpll_d6_d2\",\n\t\"mainpll_d6_d2\",\n\t\"mainpll_d7_d2\",\n\t\"msdcpll_d2\"\n};\n\nstatic const char * const msdc30_2_parents[] = {\n\t\"clk26m\",\n\t\"univpll_d6_d2\",\n\t\"mainpll_d6_d2\",\n\t\"mainpll_d7_d2\",\n\t\"msdcpll_d2\"\n};\n\nstatic const char * const intdir_parents[] = {\n\t\"clk26m\",\n\t\"univpll_d6\",\n\t\"mainpll_d4\",\n\t\"univpll_d4\"\n};\n\nstatic const char * const aud_intbus_parents[] = {\n\t\"clk26m\",\n\t\"mainpll_d4_d4\",\n\t\"mainpll_d7_d4\"\n};\n\nstatic const char * const audio_h_parents[] = {\n\t\"clk26m\",\n\t\"univpll_d7\",\n\t\"apll1\",\n\t\"apll2\"\n};\n\nstatic const char * const pwrap_ulposc_parents[] = {\n\t\"clk26m\",\n\t\"ulposc1_d10\",\n\t\"ulposc1_d7\",\n\t\"ulposc1_d8\",\n\t\"ulposc1_d16\",\n\t\"mainpll_d4_d8\",\n\t\"univpll_d5_d8\",\n\t\"tvdpll1_d16\"\n};\n\nstatic const char * const atb_parents[] = {\n\t\"clk26m\",\n\t\"mainpll_d4_d2\",\n\t\"mainpll_d5_d2\"\n};\n\nstatic const char * const sspm_parents[] = {\n\t\"clk26m\",\n\t\"mainpll_d7_d2\",\n\t\"mainpll_d6_d2\",\n\t\"mainpll_d5_d2\",\n\t\"mainpll_d9\",\n\t\"mainpll_d4_d2\"\n};\n\nstatic const char * const dp_parents[] = {\n\t\"clk26m\",\n\t\"tvdpll1_d2\",\n\t\"tvdpll2_d2\",\n\t\"tvdpll1_d4\",\n\t\"tvdpll2_d4\",\n\t\"tvdpll1_d8\",\n\t\"tvdpll2_d8\",\n\t\"tvdpll1_d16\",\n\t\"tvdpll2_d16\"\n};\n\nstatic const char * const edp_parents[] = {\n\t\"clk26m\",\n\t\"tvdpll1_d2\",\n\t\"tvdpll2_d2\",\n\t\"tvdpll1_d4\",\n\t\"tvdpll2_d4\",\n\t\"tvdpll1_d8\",\n\t\"tvdpll2_d8\",\n\t\"tvdpll1_d16\",\n\t\"tvdpll2_d16\"\n};\n\nstatic const char * const dpi_parents[] = {\n\t\"clk26m\",\n\t\"tvdpll1_d2\",\n\t\"tvdpll2_d2\",\n\t\"tvdpll1_d4\",\n\t\"tvdpll2_d4\",\n\t\"tvdpll1_d8\",\n\t\"tvdpll2_d8\",\n\t\"tvdpll1_d16\",\n\t\"tvdpll2_d16\"\n};\n\nstatic const char * const disp_pwm0_parents[] = {\n\t\"clk26m\",\n\t\"univpll_d6_d4\",\n\t\"ulposc1_d2\",\n\t\"ulposc1_d4\",\n\t\"ulposc1_d16\",\n\t\"ethpll_d4\"\n};\n\nstatic const char * const disp_pwm1_parents[] = {\n\t\"clk26m\",\n\t\"univpll_d6_d4\",\n\t\"ulposc1_d2\",\n\t\"ulposc1_d4\",\n\t\"ulposc1_d16\"\n};\n\nstatic const char * const usb_parents[] = {\n\t\"clk26m\",\n\t\"univpll_d5_d4\",\n\t\"univpll_d6_d4\",\n\t\"univpll_d5_d2\"\n};\n\nstatic const char * const ssusb_xhci_parents[] = {\n\t\"clk26m\",\n\t\"univpll_d5_d4\",\n\t\"univpll_d6_d4\",\n\t\"univpll_d5_d2\"\n};\n\nstatic const char * const usb_2p_parents[] = {\n\t\"clk26m\",\n\t\"univpll_d5_d4\",\n\t\"univpll_d6_d4\",\n\t\"univpll_d5_d2\"\n};\n\nstatic const char * const ssusb_xhci_2p_parents[] = {\n\t\"clk26m\",\n\t\"univpll_d5_d4\",\n\t\"univpll_d6_d4\",\n\t\"univpll_d5_d2\"\n};\n\nstatic const char * const usb_3p_parents[] = {\n\t\"clk26m\",\n\t\"univpll_d5_d4\",\n\t\"univpll_d6_d4\",\n\t\"univpll_d5_d2\"\n};\n\nstatic const char * const ssusb_xhci_3p_parents[] = {\n\t\"clk26m\",\n\t\"univpll_d5_d4\",\n\t\"univpll_d6_d4\",\n\t\"univpll_d5_d2\"\n};\n\nstatic const char * const i2c_parents[] = {\n\t\"clk26m\",\n\t\"mainpll_d4_d8\",\n\t\"univpll_d5_d4\"\n};\n\nstatic const char * const seninf_parents[] = {\n\t\"clk26m\",\n\t\"univpll_d4_d4\",\n\t\"univpll_d6_d2\",\n\t\"mainpll_d4_d2\",\n\t\"univpll_d7\",\n\t\"univpll_d6\",\n\t\"mmpll_d6\",\n\t\"univpll_d5\"\n};\n\nstatic const char * const seninf1_parents[] = {\n\t\"clk26m\",\n\t\"univpll_d4_d4\",\n\t\"univpll_d6_d2\",\n\t\"mainpll_d4_d2\",\n\t\"univpll_d7\",\n\t\"univpll_d6\",\n\t\"mmpll_d6\",\n\t\"univpll_d5\"\n};\n\nstatic const char * const gcpu_parents[] = {\n\t\"clk26m\",\n\t\"mainpll_d6\",\n\t\"univpll_d4_d2\",\n\t\"mmpll_d5_d2\",\n\t\"univpll_d5_d2\"\n};\n\nstatic const char * const venc_parents[] = {\n\t\"clk26m\",\n\t\"mmpll_d4_d2\",\n\t\"mainpll_d6\",\n\t\"univpll_d4_d2\",\n\t\"mainpll_d4_d2\",\n\t\"univpll_d6\",\n\t\"mmpll_d6\",\n\t\"mainpll_d5_d2\",\n\t\"mainpll_d6_d2\",\n\t\"mmpll_d9\",\n\t\"univpll_d4_d4\",\n\t\"mainpll_d4\",\n\t\"univpll_d4\",\n\t\"univpll_d5\",\n\t\"univpll_d5_d2\",\n\t\"mainpll_d5\"\n};\n\nstatic const char * const vdec_parents[] = {\n\t\"clk26m\",\n\t\"mainpll_d5_d2\",\n\t\"mmpll_d6_d2\",\n\t\"univpll_d5_d2\",\n\t\"univpll_d4_d2\",\n\t\"mmpll_d4_d2\",\n\t\"univpll_d6\",\n\t\"mainpll_d5\",\n\t\"univpll_d5\",\n\t\"mmpll_d6\",\n\t\"mainpll_d4\",\n\t\"tvdpll2\",\n\t\"univpll_d4\",\n\t\"imgpll\",\n\t\"univpll_d6_d2\",\n\t\"mmpll_d9\"\n};\n\nstatic const char * const pwm_parents[] = {\n\t\"clk32k\",\n\t\"clk26m\",\n\t\"univpll_d4_d8\",\n\t\"univpll_d6_d4\"\n};\n\nstatic const char * const mcupm_parents[] = {\n\t\"clk26m\",\n\t\"mainpll_d6_d2\",\n\t\"mainpll_d7_d4\"\n};\n\nstatic const char * const spmi_p_mst_parents[] = {\n\t\"clk26m\",\n\t\"clk13m\",\n\t\"ulposc1_d8\",\n\t\"ulposc1_d10\",\n\t\"ulposc1_d16\",\n\t\"ulposc1_d7\",\n\t\"clk32k\",\n\t\"mainpll_d7_d8\",\n\t\"mainpll_d6_d8\",\n\t\"mainpll_d5_d8\"\n};\n\nstatic const char * const spmi_m_mst_parents[] = {\n\t\"clk26m\",\n\t\"clk13m\",\n\t\"ulposc1_d8\",\n\t\"ulposc1_d10\",\n\t\"ulposc1_d16\",\n\t\"ulposc1_d7\",\n\t\"clk32k\",\n\t\"mainpll_d7_d8\",\n\t\"mainpll_d6_d8\",\n\t\"mainpll_d5_d8\"\n};\n\nstatic const char * const dvfsrc_parents[] = {\n\t\"clk26m\",\n\t\"ulposc1_d10\",\n\t\"univpll_d6_d8\",\n\t\"msdcpll_d16\"\n};\n\nstatic const char * const tl_parents[] = {\n\t\"clk26m\",\n\t\"univpll_d5_d4\",\n\t\"mainpll_d4_d4\"\n};\n\nstatic const char * const aes_msdcfde_parents[] = {\n\t\"clk26m\",\n\t\"mainpll_d4_d2\",\n\t\"mainpll_d6\",\n\t\"mainpll_d4_d4\",\n\t\"univpll_d4_d2\",\n\t\"univpll_d6\"\n};\n\nstatic const char * const dsi_occ_parents[] = {\n\t\"clk26m\",\n\t\"univpll_d6_d2\",\n\t\"univpll_d5_d2\",\n\t\"univpll_d4_d2\"\n};\n\nstatic const char * const wpe_vpp_parents[] = {\n\t\"clk26m\",\n\t\"mainpll_d5_d2\",\n\t\"mmpll_d6_d2\",\n\t\"univpll_d5_d2\",\n\t\"mainpll_d4_d2\",\n\t\"univpll_d4_d2\",\n\t\"mmpll_d4_d2\",\n\t\"mainpll_d6\",\n\t\"mmpll_d7\",\n\t\"univpll_d6\",\n\t\"mainpll_d5\",\n\t\"univpll_d5\",\n\t\"mainpll_d4\",\n\t\"tvdpll1\",\n\t\"univpll_d4\"\n};\n\nstatic const char * const hdcp_parents[] = {\n\t\"clk26m\",\n\t\"univpll_d4_d8\",\n\t\"mainpll_d5_d8\",\n\t\"univpll_d6_d4\"\n};\n\nstatic const char * const hdcp_24m_parents[] = {\n\t\"clk26m\",\n\t\"univpll_192m_d4\",\n\t\"univpll_192m_d8\",\n\t\"univpll_d6_d8\"\n};\n\nstatic const char * const hdmi_apb_parents[] = {\n\t\"clk26m\",\n\t\"univpll_d6_d4\",\n\t\"msdcpll_d2\"\n};\n\nstatic const char * const snps_eth_250m_parents[] = {\n\t\"clk26m\",\n\t\"ethpll_d2\"\n};\n\nstatic const char * const snps_eth_62p4m_ptp_parents[] = {\n\t\"apll2_d3\",\n\t\"apll1_d3\",\n\t\"clk26m\",\n\t\"ethpll_d8\"\n};\n\nstatic const char * const snps_eth_50m_rmii_parents[] = {\n\t\"clk26m\",\n\t\"ethpll_d10\"\n};\n\nstatic const char * const adsp_parents[] = {\n\t\"clk26m\",\n\t\"clk13m\",\n\t\"mainpll_d6\",\n\t\"mainpll_d5_d2\",\n\t\"univpll_d4_d4\",\n\t\"univpll_d4\",\n\t\"ulposc1_d2\",\n\t\"ulposc1_ck1\",\n\t\"adsppll\",\n\t\"adsppll_d2\",\n\t\"adsppll_d4\",\n\t\"adsppll_d8\"\n};\n\nstatic const char * const audio_local_bus_parents[] = {\n\t\"clk26m\",\n\t\"clk13m\",\n\t\"mainpll_d4_d4\",\n\t\"mainpll_d7_d2\",\n\t\"mainpll_d5_d2\",\n\t\"mainpll_d4_d2\",\n\t\"mainpll_d7\",\n\t\"mainpll_d4\",\n\t\"univpll_d6\",\n\t\"ulposc1_ck1\",\n\t\"ulposc1_d4\",\n\t\"ulposc1_d2\"\n};\n\nstatic const char * const asm_h_parents[] = {\n\t\"clk26m\",\n\t\"univpll_d6_d4\",\n\t\"univpll_d6_d2\",\n\t\"mainpll_d5_d2\"\n};\n\nstatic const char * const asm_l_parents[] = {\n\t\"clk26m\",\n\t\"univpll_d6_d4\",\n\t\"univpll_d6_d2\",\n\t\"mainpll_d5_d2\"\n};\n\nstatic const char * const apll1_parents[] = {\n\t\"clk26m\",\n\t\"apll1_d4\"\n};\n\nstatic const char * const apll2_parents[] = {\n\t\"clk26m\",\n\t\"apll2_d4\"\n};\n\nstatic const char * const apll3_parents[] = {\n\t\"clk26m\",\n\t\"apll3_d4\"\n};\n\nstatic const char * const apll4_parents[] = {\n\t\"clk26m\",\n\t\"apll4_d4\"\n};\n\nstatic const char * const apll5_parents[] = {\n\t\"clk26m\",\n\t\"apll5_d4\"\n};\n\nstatic const char * const i2so1_parents[] = {\n\t\"clk26m\",\n\t\"apll1\",\n\t\"apll2\",\n\t\"apll3\",\n\t\"apll4\",\n\t\"apll5\"\n};\n\nstatic const char * const i2so2_parents[] = {\n\t\"clk26m\",\n\t\"apll1\",\n\t\"apll2\",\n\t\"apll3\",\n\t\"apll4\",\n\t\"apll5\"\n};\n\nstatic const char * const i2si1_parents[] = {\n\t\"clk26m\",\n\t\"apll1\",\n\t\"apll2\",\n\t\"apll3\",\n\t\"apll4\",\n\t\"apll5\"\n};\n\nstatic const char * const i2si2_parents[] = {\n\t\"clk26m\",\n\t\"apll1\",\n\t\"apll2\",\n\t\"apll3\",\n\t\"apll4\",\n\t\"apll5\"\n};\n\nstatic const char * const dptx_parents[] = {\n\t\"clk26m\",\n\t\"apll1\",\n\t\"apll2\",\n\t\"apll3\",\n\t\"apll4\",\n\t\"apll5\"\n};\n\nstatic const char * const aud_iec_parents[] = {\n\t\"clk26m\",\n\t\"apll1\",\n\t\"apll2\",\n\t\"apll3\",\n\t\"apll4\",\n\t\"apll5\"\n};\n\nstatic const char * const a1sys_hp_parents[] = {\n\t\"clk26m\",\n\t\"apll1_d4\"\n};\n\nstatic const char * const a2sys_parents[] = {\n\t\"clk26m\",\n\t\"apll2_d4\"\n};\n\nstatic const char * const a3sys_parents[] = {\n\t\"clk26m\",\n\t\"apll3_d4\",\n\t\"apll4_d4\",\n\t\"apll5_d4\"\n};\n\nstatic const char * const a4sys_parents[] = {\n\t\"clk26m\",\n\t\"apll3_d4\",\n\t\"apll4_d4\",\n\t\"apll5_d4\"\n};\n\nstatic const char * const ecc_parents[] = {\n\t\"clk26m\",\n\t\"mainpll_d4_d4\",\n\t\"mainpll_d5_d2\",\n\t\"mainpll_d4_d2\",\n\t\"mainpll_d6\",\n\t\"univpll_d6\"\n};\n\nstatic const char * const spinor_parents[] = {\n\t\"clk26m\",\n\t\"clk13m\",\n\t\"mainpll_d7_d8\",\n\t\"univpll_d6_d8\"\n};\n\nstatic const char * const ulposc_parents[] = {\n\t\"ulposc_ck1\",\n\t\"ethpll_d2\",\n\t\"mainpll_d4_d2\",\n\t\"ethpll_d10\"\n};\n\nstatic const char * const srck_parents[] = {\n\t\"ulposc1_d10\",\n\t\"clk26m\"\n};\n\nstatic const char * const mfg_fast_ref_parents[] = {\n\t\"top_mfg_core_tmp\",\n\t\"mfgpll\"\n};\n\nstatic const struct mtk_mux top_mtk_muxes[] = {\n\t \n\tMUX_GATE_CLR_SET_UPD_FLAGS(CLK_TOP_AXI, \"top_axi\", axi_parents,\n\t\t\t\t   0x020, 0x024, 0x028, 0, 4, 7, 0x04, 0,\n\t\t\t\t   CLK_IS_CRITICAL | CLK_SET_RATE_PARENT),\n\tMUX_GATE_CLR_SET_UPD_FLAGS(CLK_TOP_SPM, \"top_spm\", spm_parents,\n\t\t\t\t   0x020, 0x024, 0x028, 8, 4, 15, 0x04, 1,\n\t\t\t\t   CLK_IS_CRITICAL | CLK_SET_RATE_PARENT),\n\tMUX_GATE_CLR_SET_UPD_FLAGS(CLK_TOP_SCP, \"top_scp\", scp_parents,\n\t\t\t\t   0x020, 0x024, 0x028, 16, 4, 23, 0x04, 2,\n\t\t\t\t   CLK_IS_CRITICAL | CLK_SET_RATE_PARENT),\n\tMUX_GATE_CLR_SET_UPD_FLAGS(CLK_TOP_BUS_AXIMEM, \"top_bus_aximem\", bus_aximem_parents,\n\t\t\t\t   0x020, 0x024, 0x028, 24, 4, 31, 0x04, 3,\n\t\t\t\t   CLK_IS_CRITICAL | CLK_SET_RATE_PARENT),\n\t \n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_VPP, \"top_vpp\",\n\t\t\t     vpp_parents, 0x02C, 0x030, 0x034, 0, 4, 7, 0x04, 4),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_ETHDR, \"top_ethdr\",\n\t\t\t     ethdr_parents, 0x02C, 0x030, 0x034, 8, 4, 15, 0x04, 5),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_IPE, \"top_ipe\",\n\t\t\t     ipe_parents, 0x02C, 0x030, 0x034, 16, 4, 23, 0x04, 6),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_CAM, \"top_cam\",\n\t\t\t     cam_parents, 0x02C, 0x030, 0x034, 24, 4, 31, 0x04, 7),\n\t \n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_CCU, \"top_ccu\",\n\t\t\t     ccu_parents, 0x038, 0x03C, 0x040, 0, 4, 7, 0x04, 8),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_CCU_AHB, \"top_ccu_ahb\",\n\t\t\t     ccu_ahb_parents, 0x038, 0x03C, 0x040, 8, 4, 15, 0x04, 9),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_IMG, \"top_img\",\n\t\t\t     img_parents, 0x038, 0x03C, 0x040, 16, 4, 23, 0x04, 10),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_CAMTM, \"top_camtm\",\n\t\t\t     camtm_parents, 0x038, 0x03C, 0x040, 24, 4, 31, 0x04, 11),\n\t \n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_DSP, \"top_dsp\",\n\t\t\t     dsp_parents, 0x044, 0x048, 0x04C, 0, 4, 7, 0x04, 12),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_DSP1, \"top_dsp1\",\n\t\t\t     dsp1_parents, 0x044, 0x048, 0x04C, 8, 4, 15, 0x04, 13),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_DSP2, \"top_dsp2\",\n\t\t\t     dsp2_parents, 0x044, 0x048, 0x04C, 16, 4, 23, 0x04, 14),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_DSP3, \"top_dsp3\",\n\t\t\t     dsp3_parents, 0x044, 0x048, 0x04C, 24, 4, 31, 0x04, 15),\n\t \n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_DSP4, \"top_dsp4\",\n\t\t\t     dsp4_parents, 0x050, 0x054, 0x058, 0, 4, 7, 0x04, 16),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_DSP5, \"top_dsp5\",\n\t\t\t     dsp5_parents, 0x050, 0x054, 0x058, 8, 4, 15, 0x04, 17),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_DSP6, \"top_dsp6\",\n\t\t\t     dsp6_parents, 0x050, 0x054, 0x058, 16, 4, 23, 0x04, 18),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_DSP7, \"top_dsp7\",\n\t\t\t     dsp7_parents, 0x050, 0x054, 0x058, 24, 4, 31, 0x04, 19),\n\t \n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_MFG_CORE_TMP, \"top_mfg_core_tmp\",\n\t\t\t     mfg_core_tmp_parents, 0x05C, 0x060, 0x064, 0, 4, 7, 0x04, 20),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_CAMTG, \"top_camtg\",\n\t\t\t     camtg_parents, 0x05C, 0x060, 0x064, 8, 4, 15, 0x04, 21),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_CAMTG2, \"top_camtg2\",\n\t\t\t     camtg2_parents, 0x05C, 0x060, 0x064, 16, 4, 23, 0x04, 22),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_CAMTG3, \"top_camtg3\",\n\t\t\t     camtg3_parents, 0x05C, 0x060, 0x064, 24, 4, 31, 0x04, 23),\n\t \n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_UART, \"top_uart\",\n\t\t\t     uart_parents, 0x068, 0x06C, 0x070, 0, 4, 7, 0x04, 24),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_SPI, \"top_spi\",\n\t\t\t     spi_parents, 0x068, 0x06C, 0x070, 8, 4, 15, 0x04, 25),\n\tMUX_GATE_CLR_SET_UPD_FLAGS(CLK_TOP_MSDC50_0_HCLK, \"top_msdc5hclk\",\n\t\t\t\t   msdc5hclk_parents, 0x068, 0x06C, 0x070, 16, 4, 23, 0x04, 26, 0),\n\tMUX_GATE_CLR_SET_UPD_FLAGS(CLK_TOP_MSDC50_0, \"top_msdc50_0\",\n\t\t\t\t   msdc50_0_parents, 0x068, 0x06C, 0x070, 24, 4, 31, 0x04, 27, 0),\n\t \n\tMUX_GATE_CLR_SET_UPD_FLAGS(CLK_TOP_MSDC30_1, \"top_msdc30_1\",\n\t\t\t\t   msdc30_1_parents, 0x074, 0x078, 0x07C, 0, 4, 7, 0x04, 28, 0),\n\tMUX_GATE_CLR_SET_UPD_FLAGS(CLK_TOP_MSDC30_2, \"top_msdc30_2\",\n\t\t\t\t   msdc30_2_parents, 0x074, 0x078, 0x07C, 8, 4, 15, 0x04, 29, 0),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_INTDIR, \"top_intdir\",\n\t\t\t     intdir_parents, 0x074, 0x078, 0x07C, 16, 4, 23, 0x04, 30),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_AUD_INTBUS, \"top_aud_intbus\",\n\t\t\t     aud_intbus_parents, 0x074, 0x078, 0x07C, 24, 4, 31, 0x04, 31),\n\t \n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_AUDIO_H, \"top_audio_h\",\n\t\t\t     audio_h_parents, 0x080, 0x084, 0x088, 0, 4, 7, 0x08, 0),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_PWRAP_ULPOSC, \"top_pwrap_ulposc\",\n\t\t\t     pwrap_ulposc_parents, 0x080, 0x084, 0x088, 8, 4, 15, 0x08, 1),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_ATB, \"top_atb\",\n\t\t\t     atb_parents, 0x080, 0x084, 0x088, 16, 4, 23, 0x08, 2),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_SSPM, \"top_sspm\",\n\t\t\t     sspm_parents, 0x080, 0x084, 0x088, 24, 4, 31, 0x08, 3),\n\t \n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_DP, \"top_dp\",\n\t\t\t     dp_parents, 0x08C, 0x090, 0x094, 0, 4, 7, 0x08, 4),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_EDP, \"top_edp\",\n\t\t\t     edp_parents, 0x08C, 0x090, 0x094, 8, 4, 15, 0x08, 5),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_DPI, \"top_dpi\",\n\t\t\t     dpi_parents, 0x08C, 0x090, 0x094, 16, 4, 23, 0x08, 6),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_DISP_PWM0, \"top_disp_pwm0\",\n\t\t\t     disp_pwm0_parents, 0x08C, 0x090, 0x094, 24, 4, 31, 0x08, 7),\n\t \n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_DISP_PWM1, \"top_disp_pwm1\",\n\t\t\t     disp_pwm1_parents, 0x098, 0x09C, 0x0A0, 0, 4, 7, 0x08, 8),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_USB_TOP, \"top_usb_top\",\n\t\t\t     usb_parents, 0x098, 0x09C, 0x0A0, 8, 4, 15, 0x08, 9),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_SSUSB_XHCI, \"top_ssusb_xhci\",\n\t\t\t     ssusb_xhci_parents, 0x098, 0x09C, 0x0A0, 16, 4, 23, 0x08, 10),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_USB_TOP_2P, \"top_usb_top_2p\",\n\t\t\t     usb_2p_parents, 0x098, 0x09C, 0x0A0, 24, 4, 31, 0x08, 11),\n\t \n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_SSUSB_XHCI_2P, \"top_ssusb_xhci_2p\",\n\t\t\t     ssusb_xhci_2p_parents, 0x0A4, 0x0A8, 0x0AC, 0, 4, 7, 0x08, 12),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_USB_TOP_3P, \"top_usb_top_3p\",\n\t\t\t     usb_3p_parents, 0x0A4, 0x0A8, 0x0AC, 8, 4, 15, 0x08, 13),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_SSUSB_XHCI_3P, \"top_ssusb_xhci_3p\",\n\t\t\t     ssusb_xhci_3p_parents, 0x0A4, 0x0A8, 0x0AC, 16, 4, 23, 0x08, 14),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_I2C, \"top_i2c\",\n\t\t\t     i2c_parents, 0x0A4, 0x0A8, 0x0AC, 24, 4, 31, 0x08, 15),\n\t \n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_SENINF, \"top_seninf\",\n\t\t\t     seninf_parents, 0x0B0, 0x0B4, 0x0B8, 0, 4, 7, 0x08, 16),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_SENINF1, \"top_seninf1\",\n\t\t\t     seninf1_parents, 0x0B0, 0x0B4, 0x0B8, 8, 4, 15, 0x08, 17),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_GCPU, \"top_gcpu\",\n\t\t\t     gcpu_parents, 0x0B0, 0x0B4, 0x0B8, 16, 4, 23, 0x08, 18),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_VENC, \"top_venc\",\n\t\t\t     venc_parents, 0x0B0, 0x0B4, 0x0B8, 24, 4, 31, 0x08, 19),\n\t \n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_VDEC, \"top_vdec\",\n\t\t\t     vdec_parents, 0x0BC, 0x0C0, 0x0C4, 0, 4, 7, 0x08, 20),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_PWM, \"top_pwm\",\n\t\t\t     pwm_parents, 0x0BC, 0x0C0, 0x0C4, 8, 4, 15, 0x08, 21),\n\tMUX_GATE_CLR_SET_UPD_FLAGS(CLK_TOP_MCUPM, \"top_mcupm\", mcupm_parents,\n\t\t\t\t   0x0BC, 0x0C0, 0x0C4, 16, 4, 23, 0x08, 22,\n\t\t\t\t   CLK_IS_CRITICAL | CLK_SET_RATE_PARENT),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_SPMI_P_MST, \"top_spmi_p_mst\",\n\t\t\t     spmi_p_mst_parents, 0x0BC, 0x0C0, 0x0C4, 24, 4, 31, 0x08, 23),\n\t \n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_SPMI_M_MST, \"top_spmi_m_mst\",\n\t\t\t     spmi_m_mst_parents, 0x0C8, 0x0CC, 0x0D0, 0, 4, 7, 0x08, 24),\n\tMUX_GATE_CLR_SET_UPD_FLAGS(CLK_TOP_DVFSRC, \"top_dvfsrc\", dvfsrc_parents,\n\t\t\t\t   0x0C8, 0x0CC, 0x0D0, 8, 4, 15, 0x08, 25,\n\t\t\t\t   CLK_IS_CRITICAL | CLK_SET_RATE_PARENT),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_TL, \"top_tl\",\n\t\t\t     tl_parents, 0x0C8, 0x0CC, 0x0D0, 16, 4, 23, 0x08, 26),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_AES_MSDCFDE, \"top_aes_msdcfde\",\n\t\t\t     aes_msdcfde_parents, 0x0C8, 0x0CC, 0x0D0, 24, 4, 31, 0x08, 27),\n\t \n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_DSI_OCC, \"top_dsi_occ\",\n\t\t\t     dsi_occ_parents, 0x0D4, 0x0D8, 0x0DC, 0, 4, 7, 0x08, 28),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_WPE_VPP, \"top_wpe_vpp\",\n\t\t\t     wpe_vpp_parents, 0x0D4, 0x0D8, 0x0DC, 8, 4, 15, 0x08, 29),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_HDCP, \"top_hdcp\",\n\t\t\t     hdcp_parents, 0x0D4, 0x0D8, 0x0DC, 16, 4, 23, 0x08, 30),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_HDCP_24M, \"top_hdcp_24m\",\n\t\t\t     hdcp_24m_parents, 0x0D4, 0x0D8, 0x0DC, 24, 4, 31, 0x08, 31),\n\t \n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_HDMI_APB, \"top_hdmi_apb\",\n\t\t\t     hdmi_apb_parents, 0x0E0, 0x0E4, 0x0E8, 0, 4, 7, 0x0C, 0),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_SNPS_ETH_250M, \"top_snps_eth_250m\",\n\t\t\t     snps_eth_250m_parents, 0x0E0, 0x0E4, 0x0E8, 8, 4, 15, 0x0C, 1),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_SNPS_ETH_62P4M_PTP, \"top_snps_eth_62p4m_ptp\",\n\t\t\t     snps_eth_62p4m_ptp_parents, 0x0E0, 0x0E4, 0x0E8, 16, 4, 23, 0x0C, 2),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_SNPS_ETH_50M_RMII, \"snps_eth_50m_rmii\",\n\t\t\t     snps_eth_50m_rmii_parents, 0x0E0, 0x0E4, 0x0E8, 24, 4, 31, 0x0C, 3),\n\t \n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_ADSP, \"top_adsp\",\n\t\t\t     adsp_parents, 0x0EC, 0x0F0, 0x0F4, 0, 4, 7, 0x0C, 4),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_AUDIO_LOCAL_BUS, \"top_audio_local_bus\",\n\t\t\t     audio_local_bus_parents, 0x0EC, 0x0F0, 0x0F4, 8, 4, 15, 0x0C, 5),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_ASM_H, \"top_asm_h\",\n\t\t\t     asm_h_parents, 0x0EC, 0x0F0, 0x0F4, 16, 4, 23, 0x0C, 6),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_ASM_L, \"top_asm_l\",\n\t\t\t     asm_l_parents, 0x0EC, 0x0F0, 0x0F4, 24, 4, 31, 0x0C, 7),\n\t \n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_APLL1, \"top_apll1\",\n\t\t\t     apll1_parents, 0x0F8, 0x0FC, 0x100, 0, 4, 7, 0x0C, 8),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_APLL2, \"top_apll2\",\n\t\t\t     apll2_parents, 0x0F8, 0x0FC, 0x100, 8, 4, 15, 0x0C, 9),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_APLL3, \"top_apll3\",\n\t\t\t     apll3_parents, 0x0F8, 0x0FC, 0x100, 16, 4, 23, 0x0C, 10),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_APLL4, \"top_apll4\",\n\t\t\t     apll4_parents, 0x0F8, 0x0FC, 0x100, 24, 4, 31, 0x0C, 11),\n\t \n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_APLL5, \"top_apll5\",\n\t\t\t     apll5_parents, 0x0104, 0x0108, 0x010C, 0, 4, 7, 0x0C, 12),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_I2SO1, \"top_i2so1\",\n\t\t\t     i2so1_parents, 0x0104, 0x0108, 0x010C, 8, 4, 15, 0x0C, 13),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_I2SO2, \"top_i2so2\",\n\t\t\t     i2so2_parents, 0x0104, 0x0108, 0x010C, 16, 4, 23, 0x0C, 14),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_I2SI1, \"top_i2si1\",\n\t\t\t     i2si1_parents, 0x0104, 0x0108, 0x010C, 24, 4, 31, 0x0C, 15),\n\t \n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_I2SI2, \"top_i2si2\",\n\t\t\t     i2si2_parents, 0x0110, 0x0114, 0x0118, 0, 4, 7, 0x0C, 16),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_DPTX, \"top_dptx\",\n\t\t\t     dptx_parents, 0x0110, 0x0114, 0x0118, 8, 4, 15, 0x0C, 17),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_AUD_IEC, \"top_aud_iec\",\n\t\t\t     aud_iec_parents, 0x0110, 0x0114, 0x0118, 16, 4, 23, 0x0C, 18),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_A1SYS_HP, \"top_a1sys_hp\",\n\t\t\t     a1sys_hp_parents, 0x0110, 0x0114, 0x0118, 24, 4, 31, 0x0C, 19),\n\t \n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_A2SYS, \"top_a2sys\",\n\t\t\t     a2sys_parents, 0x011C, 0x0120, 0x0124, 0, 4, 7, 0x0C, 20),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_A3SYS, \"top_a3sys\",\n\t\t\t     a3sys_parents, 0x011C, 0x0120, 0x0124, 8, 4, 15, 0x0C, 21),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_A4SYS, \"top_a4sys\",\n\t\t\t     a4sys_parents, 0x011C, 0x0120, 0x0124, 16, 4, 23, 0x0C, 22),\n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_ECC, \"top_ecc\",\n\t\t\t     ecc_parents, 0x011C, 0x0120, 0x0124, 24, 4, 31, 0x0C, 23),\n\t \n\tMUX_GATE_CLR_SET_UPD(CLK_TOP_SPINOR, \"top_spinor\",\n\t\t\t     spinor_parents, 0x0128, 0x012C, 0x0130, 0, 4, 7, 0x0C, 24),\n\tMUX_GATE_CLR_SET_UPD_FLAGS(CLK_TOP_ULPOSC, \"top_ulposc\", ulposc_parents,\n\t\t\t\t   0x0128, 0x012C, 0x0130, 8, 4, 15, 0x0C, 25,\n\t\t\t\t   CLK_IS_CRITICAL | CLK_SET_RATE_PARENT),\n\tMUX_GATE_CLR_SET_UPD_FLAGS(CLK_TOP_SRCK, \"top_srck\", srck_parents,\n\t\t\t\t   0x0128, 0x012C, 0x0130, 16, 4, 23, 0x0C, 26,\n\t\t\t\t   CLK_IS_CRITICAL | CLK_SET_RATE_PARENT),\n};\n\nstatic const struct mtk_composite top_adj_divs[] = {\n\tDIV_GATE(CLK_TOP_APLL12_CK_DIV0, \"apll12_div0\", \"top_i2si1\", 0x0320, 0, 0x0328, 8, 0),\n\tDIV_GATE(CLK_TOP_APLL12_CK_DIV1, \"apll12_div1\", \"top_i2si2\", 0x0320, 1, 0x0328, 8, 8),\n\tDIV_GATE(CLK_TOP_APLL12_CK_DIV2, \"apll12_div2\", \"top_i2so1\", 0x0320, 2, 0x0328, 8, 16),\n\tDIV_GATE(CLK_TOP_APLL12_CK_DIV3, \"apll12_div3\", \"top_i2so2\", 0x0320, 3, 0x0328, 8, 24),\n\tDIV_GATE(CLK_TOP_APLL12_CK_DIV4, \"apll12_div4\", \"top_aud_iec\", 0x0320, 4, 0x0334, 8, 0),\n\tDIV_GATE(CLK_TOP_APLL12_CK_DIV9, \"apll12_div9\", \"top_dptx\", 0x0320, 9, 0x0338, 8, 8),\n};\nstatic const struct mtk_gate_regs top0_cg_regs = {\n\t.set_ofs = 0x238,\n\t.clr_ofs = 0x238,\n\t.sta_ofs = 0x238,\n};\n\nstatic const struct mtk_gate_regs top1_cg_regs = {\n\t.set_ofs = 0x250,\n\t.clr_ofs = 0x250,\n\t.sta_ofs = 0x250,\n};\n\n#define GATE_TOP0(_id, _name, _parent, _shift)\t\t\t\\\n\tGATE_MTK(_id, _name, _parent, &top0_cg_regs, _shift, &mtk_clk_gate_ops_no_setclr_inv)\n\n#define GATE_TOP1(_id, _name, _parent, _shift)\t\t\t\\\n\tGATE_MTK(_id, _name, _parent, &top1_cg_regs, _shift, &mtk_clk_gate_ops_no_setclr_inv)\n\nstatic const struct mtk_gate top_clks[] = {\n\t \n\tGATE_TOP0(CLK_TOP_CFGREG_CLOCK_EN_VPP0, \"cfgreg_clock_vpp0\", \"top_vpp\", 0),\n\tGATE_TOP0(CLK_TOP_CFGREG_CLOCK_EN_VPP1, \"cfgreg_clock_vpp1\", \"top_vpp\", 1),\n\tGATE_TOP0(CLK_TOP_CFGREG_CLOCK_EN_VDO0, \"cfgreg_clock_vdo0\", \"top_vpp\", 2),\n\tGATE_TOP0(CLK_TOP_CFGREG_CLOCK_EN_VDO1, \"cfgreg_clock_vdo1\", \"top_vpp\", 3),\n\tGATE_TOP0(CLK_TOP_CFGREG_CLOCK_ISP_AXI_GALS, \"cfgreg_clock_isp_axi_gals\", \"top_vpp\", 4),\n\tGATE_TOP0(CLK_TOP_CFGREG_F26M_VPP0, \"cfgreg_f26m_vpp0\", \"clk26m\", 5),\n\tGATE_TOP0(CLK_TOP_CFGREG_F26M_VPP1, \"cfgreg_f26m_vpp1\", \"clk26m\", 6),\n\tGATE_TOP0(CLK_TOP_CFGREG_F26M_VDO0, \"cfgreg_f26m_vdo0\", \"clk26m\", 7),\n\tGATE_TOP0(CLK_TOP_CFGREG_F26M_VDO1, \"cfgreg_f26m_vdo1\", \"clk26m\", 8),\n\tGATE_TOP0(CLK_TOP_CFGREG_AUD_F26M_AUD, \"cfgreg_aud_f26m_aud\", \"clk26m\", 9),\n\tGATE_TOP0(CLK_TOP_CFGREG_UNIPLL_SES, \"cfgreg_unipll_ses\", \"univpll_d2\", 15),\n\tGATE_TOP0(CLK_TOP_CFGREG_F_PCIE_PHY_REF, \"cfgreg_f_pcie_phy_ref\", \"clk26m\", 18),\n\t \n\tGATE_TOP1(CLK_TOP_SSUSB_TOP_REF, \"ssusb_ref\", \"clk26m\", 0),\n\tGATE_TOP1(CLK_TOP_SSUSB_PHY_REF, \"ssusb_phy_ref\", \"clk26m\", 1),\n\tGATE_TOP1(CLK_TOP_SSUSB_TOP_P1_REF, \"ssusb_p1_ref\", \"clk26m\", 2),\n\tGATE_TOP1(CLK_TOP_SSUSB_PHY_P1_REF, \"ssusb_phy_p1_ref\", \"clk26m\", 3),\n\tGATE_TOP1(CLK_TOP_SSUSB_TOP_P2_REF, \"ssusb_p2_ref\", \"clk26m\", 4),\n\tGATE_TOP1(CLK_TOP_SSUSB_PHY_P2_REF, \"ssusb_phy_p2_ref\", \"clk26m\", 5),\n\tGATE_TOP1(CLK_TOP_SSUSB_TOP_P3_REF, \"ssusb_p3_ref\", \"clk26m\", 6),\n\tGATE_TOP1(CLK_TOP_SSUSB_PHY_P3_REF, \"ssusb_phy_p3_ref\", \"clk26m\", 7),\n};\n\nstatic const struct of_device_id of_match_clk_mt8188_topck[] = {\n\t{ .compatible = \"mediatek,mt8188-topckgen\" },\n\t{   }\n};\nMODULE_DEVICE_TABLE(of, of_match_clk_mt8188_topck);\n\n \nstatic int clk_mt8188_reg_mfg_mux_notifier(struct device *dev, struct clk *clk)\n{\n\tstruct mtk_mux_nb *mfg_mux_nb;\n\n\tmfg_mux_nb = devm_kzalloc(dev, sizeof(*mfg_mux_nb), GFP_KERNEL);\n\tif (!mfg_mux_nb)\n\t\treturn -ENOMEM;\n\n\tmfg_mux_nb->ops = &clk_mux_ops;\n\tmfg_mux_nb->bypass_index = 0;  \n\n\treturn devm_mtk_clk_mux_notifier_register(dev, clk, mfg_mux_nb);\n}\n\nstatic int clk_mt8188_topck_probe(struct platform_device *pdev)\n{\n\tstruct clk_hw_onecell_data *top_clk_data;\n\tstruct device_node *node = pdev->dev.of_node;\n\tstruct clk_hw *hw;\n\tint r;\n\tvoid __iomem *base;\n\n\ttop_clk_data = mtk_alloc_clk_data(CLK_TOP_NR_CLK);\n\tif (!top_clk_data)\n\t\treturn -ENOMEM;\n\n\tbase = devm_platform_ioremap_resource(pdev, 0);\n\tif (IS_ERR(base)) {\n\t\tr = PTR_ERR(base);\n\t\tgoto free_top_data;\n\t}\n\n\tr = mtk_clk_register_fixed_clks(top_fixed_clks, ARRAY_SIZE(top_fixed_clks),\n\t\t\t\t\ttop_clk_data);\n\tif (r)\n\t\tgoto free_top_data;\n\n\tr = mtk_clk_register_factors(top_divs, ARRAY_SIZE(top_divs), top_clk_data);\n\tif (r)\n\t\tgoto unregister_fixed_clks;\n\n\tr = mtk_clk_register_muxes(&pdev->dev, top_mtk_muxes,\n\t\t\t\t   ARRAY_SIZE(top_mtk_muxes), node,\n\t\t\t\t   &mt8188_clk_lock, top_clk_data);\n\tif (r)\n\t\tgoto unregister_factors;\n\n\thw = devm_clk_hw_register_mux(&pdev->dev, \"mfg_ck_fast_ref\", mfg_fast_ref_parents,\n\t\t\t\t      ARRAY_SIZE(mfg_fast_ref_parents), CLK_SET_RATE_PARENT,\n\t\t\t\t      (base + 0x250), 8, 1, 0, &mt8188_clk_lock);\n\tif (IS_ERR(hw)) {\n\t\tr = PTR_ERR(hw);\n\t\tgoto unregister_muxes;\n\t}\n\ttop_clk_data->hws[CLK_TOP_MFG_CK_FAST_REF] = hw;\n\n\tr = clk_mt8188_reg_mfg_mux_notifier(&pdev->dev,\n\t\t\t\t\t    top_clk_data->hws[CLK_TOP_MFG_CK_FAST_REF]->clk);\n\tif (r)\n\t\tgoto unregister_muxes;\n\n\tr = mtk_clk_register_composites(&pdev->dev, top_adj_divs,\n\t\t\t\t\tARRAY_SIZE(top_adj_divs), base,\n\t\t\t\t\t&mt8188_clk_lock, top_clk_data);\n\tif (r)\n\t\tgoto unregister_muxes;\n\n\tr = mtk_clk_register_gates(&pdev->dev, node, top_clks,\n\t\t\t\t   ARRAY_SIZE(top_clks), top_clk_data);\n\tif (r)\n\t\tgoto unregister_composite_divs;\n\n\tr = of_clk_add_hw_provider(node, of_clk_hw_onecell_get, top_clk_data);\n\tif (r)\n\t\tgoto unregister_gates;\n\n\tplatform_set_drvdata(pdev, top_clk_data);\n\n\treturn r;\n\nunregister_gates:\n\tmtk_clk_unregister_gates(top_clks, ARRAY_SIZE(top_clks), top_clk_data);\nunregister_composite_divs:\n\tmtk_clk_unregister_composites(top_adj_divs, ARRAY_SIZE(top_adj_divs), top_clk_data);\nunregister_muxes:\n\tmtk_clk_unregister_muxes(top_mtk_muxes, ARRAY_SIZE(top_mtk_muxes), top_clk_data);\nunregister_factors:\n\tmtk_clk_unregister_factors(top_divs, ARRAY_SIZE(top_divs), top_clk_data);\nunregister_fixed_clks:\n\tmtk_clk_unregister_fixed_clks(top_fixed_clks, ARRAY_SIZE(top_fixed_clks), top_clk_data);\nfree_top_data:\n\tmtk_free_clk_data(top_clk_data);\n\treturn r;\n}\n\nstatic void clk_mt8188_topck_remove(struct platform_device *pdev)\n{\n\tstruct clk_hw_onecell_data *top_clk_data = platform_get_drvdata(pdev);\n\tstruct device_node *node = pdev->dev.of_node;\n\n\tof_clk_del_provider(node);\n\tmtk_clk_unregister_gates(top_clks, ARRAY_SIZE(top_clks), top_clk_data);\n\tmtk_clk_unregister_composites(top_adj_divs, ARRAY_SIZE(top_adj_divs), top_clk_data);\n\tmtk_clk_unregister_muxes(top_mtk_muxes, ARRAY_SIZE(top_mtk_muxes), top_clk_data);\n\tmtk_clk_unregister_factors(top_divs, ARRAY_SIZE(top_divs), top_clk_data);\n\tmtk_clk_unregister_fixed_clks(top_fixed_clks, ARRAY_SIZE(top_fixed_clks), top_clk_data);\n\tmtk_free_clk_data(top_clk_data);\n}\n\nstatic struct platform_driver clk_mt8188_topck_drv = {\n\t.probe = clk_mt8188_topck_probe,\n\t.remove_new = clk_mt8188_topck_remove,\n\t.driver = {\n\t\t.name = \"clk-mt8188-topck\",\n\t\t.of_match_table = of_match_clk_mt8188_topck,\n\t},\n};\nmodule_platform_driver(clk_mt8188_topck_drv);\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}