
/* 4KB parameter */

#define HEX_4KB_INCRE                  (0X00001000)
/*Bias parameter. 
	Fetch Byte Number.(base 1Bytes)
	Base addr in fpga_ddr.(base 16Bytes)
*/

#define BIAS_OP001_FETCH_NUM           (0x00000010)
#define BIAS_OP002_FETCH_NUM           (0x000000a0)
#define BIAS_OP031_FETCH_NUM           (0x00000060)
#define BIAS_OP041_FETCH_NUM           (0x00000140)
#define BIAS_OP032_FETCH_NUM           (0x000000c0)
#define BIAS_OP042_FETCH_NUM           (0x00000280)
#define BIAS_OP033_FETCH_NUM           (0x00000180)

#define BIAS_OP001_RW_BASE_ADDR        (0X20000000                             )
#define BIAS_OP002_RW_BASE_ADDR        (BIAS_OP001_RW_BASE_ADDR + HEX_4KB_INCRE * 10)
#define BIAS_OP031_RW_BASE_ADDR        (BIAS_OP002_RW_BASE_ADDR + HEX_4KB_INCRE * 10)
#define BIAS_OP041_RW_BASE_ADDR        (BIAS_OP031_RW_BASE_ADDR + HEX_4KB_INCRE * 10)
#define BIAS_OP032_RW_BASE_ADDR        (BIAS_OP041_RW_BASE_ADDR + HEX_4KB_INCRE * 10)
#define BIAS_OP042_RW_BASE_ADDR        (BIAS_OP032_RW_BASE_ADDR + HEX_4KB_INCRE * 10)
#define BIAS_OP033_RW_BASE_ADDR        (BIAS_OP042_RW_BASE_ADDR + HEX_4KB_INCRE * 10)

/*Weight parameter. 
	Fetch Word Number.(base 24Bytes)
	Base addr in fpga_ddr.(base 4kB)
*/
#define WEIGHT_OP001_FIRST_FETCH_NUM   (0x00000010)
#define WEIGHT_OP002_FIRST_FETCH_NUM   (0x00000080)
#define WEIGHT_OP031_FIRST_FETCH_NUM   (0x00000078)
#define WEIGHT_OP041_FIRST_FETCH_NUM   (0x00000400)
#define WEIGHT_OP032_FIRST_FETCH_NUM   (0x00000208)
#define WEIGHT_OP042_FIRST_FETCH_NUM   (0x00000400)	// add a reg for weight fetcher
#define WEIGHT_OP033_FIRST_FETCH_NUM   (0x00000400)

#define WEIGHT_OP001_IP_FETCH_NUM      (0x00000000)
#define WEIGHT_OP002_IP_FETCH_NUM      (0x00000000)
#define WEIGHT_OP031_IP_FETCH_NUM      (0x00000000)
#define WEIGHT_OP041_IP_FETCH_NUM      (0x00000010)
#define WEIGHT_OP032_IP_FETCH_NUM      (0x00000000)
#define WEIGHT_OP042_IP_FETCH_NUM      (0x00001120)
#define WEIGHT_OP033_IP_FETCH_NUM      (0x00000508)

#define WEIGHT_OP001_RW_BASE_ADDR      (BIAS_OP033_RW_BASE_ADDR +   HEX_4KB_INCRE*10 )
#define WEIGHT_OP002_RW_BASE_ADDR      (WEIGHT_OP001_RW_BASE_ADDR + HEX_4KB_INCRE*35 )
#define WEIGHT_OP031_RW_BASE_ADDR      (WEIGHT_OP002_RW_BASE_ADDR + HEX_4KB_INCRE*35 )
#define WEIGHT_OP041_RW_BASE_ADDR      (WEIGHT_OP031_RW_BASE_ADDR + HEX_4KB_INCRE*35 )
#define WEIGHT_OP032_RW_BASE_ADDR      (WEIGHT_OP041_RW_BASE_ADDR + HEX_4KB_INCRE*35 )
#define WEIGHT_OP042_RW_BASE_ADDR      (WEIGHT_OP032_RW_BASE_ADDR + HEX_4KB_INCRE*35 )
#define WEIGHT_OP033_RW_BASE_ADDR      (WEIGHT_OP042_RW_BASE_ADDR + HEX_4KB_INCRE*35 )


#define WEIGHT_OP001_IP_FETCH_ADDR     (WEIGHT_OP001_RW_BASE_ADDR + WEIGHT_OP001_FIRST_FETCH_NUM*24)
#define WEIGHT_OP002_IP_FETCH_ADDR     (WEIGHT_OP002_RW_BASE_ADDR + WEIGHT_OP002_FIRST_FETCH_NUM*24)
#define WEIGHT_OP031_IP_FETCH_ADDR     (WEIGHT_OP031_RW_BASE_ADDR + WEIGHT_OP031_FIRST_FETCH_NUM*24)
#define WEIGHT_OP041_IP_FETCH_ADDR     (WEIGHT_OP041_RW_BASE_ADDR + WEIGHT_OP041_FIRST_FETCH_NUM*24)
#define WEIGHT_OP032_IP_FETCH_ADDR     (WEIGHT_OP032_RW_BASE_ADDR + WEIGHT_OP032_FIRST_FETCH_NUM*24)
#define WEIGHT_OP042_IP_FETCH_ADDR     (WEIGHT_OP042_RW_BASE_ADDR + WEIGHT_OP042_FIRST_FETCH_NUM*24)
#define WEIGHT_OP033_IP_FETCH_ADDR     (WEIGHT_OP033_RW_BASE_ADDR + WEIGHT_OP033_FIRST_FETCH_NUM*24)


/* 
	Act parameter read base addr.
*/
#define ACT_OP001_FETCH_RD_NUM         (0x00000400)
#define ACT_OP002_FETCH_RD_NUM         (0x00001000)
#define ACT_OP031_FETCH_RD_NUM         (0x00004000)
#define ACT_OP041_FETCH_RD_NUM         (0x00004000)
#define ACT_OP032_FETCH_RD_NUM         (0x00004000)
#define ACT_OP042_FETCH_RD_NUM         (0x00004000)
#define ACT_OP033_FETCH_RD_NUM         (0x00004000)

#define ACT_OP001_RD_BASE_ADDR         (WEIGHT_OP033_RW_BASE_ADDR + HEX_4KB_INCRE*35      )// for the 0x1c0.(24bytes)
#define ACT_OP002_RD_BASE_ADDR         (ACT_OP001_RD_BASE_ADDR + ACT_OP001_FETCH_RD_NUM*16)
#define ACT_OP031_RD_BASE_ADDR         (ACT_OP002_RD_BASE_ADDR + ACT_OP002_FETCH_RD_NUM*16)
#define ACT_OP041_RD_BASE_ADDR         (ACT_OP031_RD_BASE_ADDR + ACT_OP031_FETCH_RD_NUM*16)
#define ACT_OP032_RD_BASE_ADDR         (ACT_OP041_RD_BASE_ADDR + ACT_OP041_FETCH_RD_NUM*16)
#define ACT_OP042_RD_BASE_ADDR         (ACT_OP032_RD_BASE_ADDR + ACT_OP032_FETCH_RD_NUM*8 )
#define ACT_OP033_RD_BASE_ADDR         (ACT_OP042_RD_BASE_ADDR + ACT_OP042_FETCH_RD_NUM*8 )

#define ACT_OP001_FETCH_WR_NUM         (0x00001000)
#define ACT_OP002_FETCH_WR_NUM         (0x00004000)
#define ACT_OP031_FETCH_WR_NUM         (0x00004000)
#define ACT_OP041_FETCH_WR_NUM         (0x00004000)
#define ACT_OP032_FETCH_WR_NUM         (0x00004000)
#define ACT_OP042_FETCH_WR_NUM         (0x00004000)
#define ACT_OP033_FETCH_WR_NUM         (0x00004000)

#define ACT_OP001_WR_BASE_ADDR         (ACT_OP001_RD_BASE_ADDR + ACT_OP001_FETCH_RD_NUM*16)
#define ACT_OP002_WR_BASE_ADDR         (ACT_OP002_RD_BASE_ADDR + ACT_OP002_FETCH_RD_NUM*16)
#define ACT_OP031_WR_BASE_ADDR         (ACT_OP031_RD_BASE_ADDR + ACT_OP031_FETCH_RD_NUM*16)
#define ACT_OP041_WR_BASE_ADDR         (ACT_OP041_RD_BASE_ADDR + ACT_OP041_FETCH_RD_NUM*16)
#define ACT_OP032_WR_BASE_ADDR         (ACT_OP032_RD_BASE_ADDR + ACT_OP032_FETCH_RD_NUM*8 )
#define ACT_OP042_WR_BASE_ADDR         (ACT_OP042_RD_BASE_ADDR + ACT_OP042_FETCH_RD_NUM*8 )
#define ACT_OP033_WR_BASE_ADDR         (ACT_OP033_RD_BASE_ADDR + ACT_OP033_FETCH_RD_NUM*4 )


/* define the Addr of dma between hps_ddr and fpga_ddr */
#define HPS2FPGA_SRC_BASE_ADDR         (0X20000000                                        )
#define HPS2FPGA_SRC_SCALE             (ACT_OP001_WR_BASE_ADDR - BIAS_OP001_RW_BASE_ADDR  )
#define HPS2FPGA_DES_BASE_ADDR         (BIAS_OP001_RW_BASE_ADDR                           )
#define HPS2FPGA_DES_SCALE             (HPS2FPGA_SRC_SCALE                                )

#define FPGS2HPS_SRC_BASE_ADDR         (ACT_OP033_WR_BASE_ADDR                            )
#define FPGS2HPS_SRC_SCALE             (ACT_OP033_FETCH_WR_NUM*4                          )
#define FPGS2HPS_DES_BASE_ADDR         (0X30000000                                        )
#define FPGS2HPS_DES_SCALE             (FPGS2HPS_SRC_SCALE                                )



/* when on-first op, define the ACT's Addr of dma between hps_ddr and fpga_ddr  */
#define HPS2FPGA_SRC_ACT_BASE_ADDR 	   	(ACT_OP001_RD_BASE_ADDR							  )
#define HPS2FPGA_SRC_ACT_SCALE 			(ACT_OP001_FETCH_RD_NUM*16						  )
#define HPS2FPGA_DES_ACT_BASE_ADDR      (ACT_OP001_RD_BASE_ADDR							  )
#define HPS2FPGA_DES_ACT_SCALE 			(ACT_OP001_FETCH_RD_NUM*16						  )			




