61063ad3e90a ("RISC-V: defconfigs: Sort CONFIG_BPF_SYSCALL")
fc26f5bbf194 ("riscv: Add SiFive drivers to rv32_defconfig")
bd6f20333c67 ("RISC-V: Only select essential drivers for SOC_VIRT config")
d2047aba2e68 ("RISC-V: Select Goldfish RTC driver for QEMU virt machine")
81e2d3c52c0e ("RISC-V: Select SYSCON Reboot and Poweroff for QEMU virt machine")
a4485398b6b8 ("RISC-V: Enable QEMU virt machine support in defconfigs")
759bdc168181 ("RISC-V: Add kconfig option for QEMU virt machine")
2e06b2717535 ("riscv: defconfigs: enable more debugging options")
f2c5fd9e4c05 ("riscv: defconfigs: enable debugfs")
1cec0ce2e97f ("RISC-V: Enable VIRTIO drivers in RV64 and RV32 defconfig")
d568cb3f9351 ("riscv: defconfig: Update the defconfig")
500bc2c1f48a ("riscv: rv32_defconfig: Update the defconfig")
b7edabfe8438 ("riscv: defconfig: align RV64 defconfig to the output of "make savedefconfig"")
bbc5dc5155aa ("riscv: defconfig: enable SOC_SIFIVE")
0cbb8a32cb6d ("arch: riscv: add config option for building SiFive's SoC resource")
6dd91e0eacff ("RISC-V: defconfig: Enable NO_HZ_IDLE and HIGH_RES_TIMERS")
ff8391e1b7d2 ("RISC-V: defconfig: enable MMC & SPI for RISC-V")
c35f1b87fc59 ("riscv: dts: add initial board data for the SiFive HiFive Unleashed")
3b025f2bc989 ("RISC-V: defconfig: enable clocks, serial console")
1b937e8faa87 ("RISC-V: Add separate defconfig for 32bit systems")
