 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : UART
Version: K-2015.06
Date   : Wed Aug 17 05:40:05 2022
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: u_UART_TX_Top1/u_FSM/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[7]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/QN (DFFRX1M)
                                                          0.54       0.54 r
  u_UART_TX_Top1/u_FSM/U7/Y (CLKXOR2X2M)                  0.30       0.84 r
  u_UART_TX_Top1/u_FSM/U8/Y (NAND2X2M)                    0.12       0.96 f
  u_UART_TX_Top1/u_FSM/U6/Y (INVX2M)                      0.14       1.10 r
  u_UART_TX_Top1/u_FSM/Ser_En (FSM)                       0.00       1.10 r
  u_UART_TX_Top1/u_Serializer_Top/Ser_En (Serializer_Top)
                                                          0.00       1.10 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Ser_En (Serializer)
                                                          0.00       1.10 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U3/Y (NOR2BX4M)
                                                          0.48       1.59 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U4/Y (NOR2X4M)
                                                          0.23       1.82 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U20/Y (AO22X1M)
                                                          0.31       2.12 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[7]/D (DFFRX1M)
                                                          0.00       2.12 f
  data arrival time                                                  2.12

  clock CLK1 (rise edge)                                100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[7]/CK (DFFRX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.10      99.65
  data required time                                                99.65
  --------------------------------------------------------------------------
  data required time                                                99.65
  data arrival time                                                 -2.12
  --------------------------------------------------------------------------
  slack (MET)                                                       97.53


  Startpoint: u_UART_TX_Top1/u_FSM/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[6]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/QN (DFFRX1M)
                                                          0.54       0.54 r
  u_UART_TX_Top1/u_FSM/U7/Y (CLKXOR2X2M)                  0.30       0.84 r
  u_UART_TX_Top1/u_FSM/U8/Y (NAND2X2M)                    0.12       0.96 f
  u_UART_TX_Top1/u_FSM/U6/Y (INVX2M)                      0.14       1.10 r
  u_UART_TX_Top1/u_FSM/Ser_En (FSM)                       0.00       1.10 r
  u_UART_TX_Top1/u_Serializer_Top/Ser_En (Serializer_Top)
                                                          0.00       1.10 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Ser_En (Serializer)
                                                          0.00       1.10 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U3/Y (NOR2BX4M)
                                                          0.48       1.59 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U4/Y (NOR2X4M)
                                                          0.23       1.82 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U8/Y (OAI2BB1X2M)
                                                          0.20       2.02 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[6]/D (DFFRX1M)
                                                          0.00       2.02 f
  data arrival time                                                  2.02

  clock CLK1 (rise edge)                                100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[6]/CK (DFFRX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.09      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                 -2.02
  --------------------------------------------------------------------------
  slack (MET)                                                       97.64


  Startpoint: u_UART_TX_Top1/u_FSM/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[5]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/QN (DFFRX1M)
                                                          0.54       0.54 r
  u_UART_TX_Top1/u_FSM/U7/Y (CLKXOR2X2M)                  0.30       0.84 r
  u_UART_TX_Top1/u_FSM/U8/Y (NAND2X2M)                    0.12       0.96 f
  u_UART_TX_Top1/u_FSM/U6/Y (INVX2M)                      0.14       1.10 r
  u_UART_TX_Top1/u_FSM/Ser_En (FSM)                       0.00       1.10 r
  u_UART_TX_Top1/u_Serializer_Top/Ser_En (Serializer_Top)
                                                          0.00       1.10 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Ser_En (Serializer)
                                                          0.00       1.10 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U3/Y (NOR2BX4M)
                                                          0.48       1.59 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U4/Y (NOR2X4M)
                                                          0.23       1.82 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U18/Y (OAI2BB1X2M)
                                                          0.20       2.02 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[5]/D (DFFRX1M)
                                                          0.00       2.02 f
  data arrival time                                                  2.02

  clock CLK1 (rise edge)                                100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[5]/CK (DFFRX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.09      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                 -2.02
  --------------------------------------------------------------------------
  slack (MET)                                                       97.64


  Startpoint: u_UART_TX_Top1/u_FSM/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[4]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/QN (DFFRX1M)
                                                          0.54       0.54 r
  u_UART_TX_Top1/u_FSM/U7/Y (CLKXOR2X2M)                  0.30       0.84 r
  u_UART_TX_Top1/u_FSM/U8/Y (NAND2X2M)                    0.12       0.96 f
  u_UART_TX_Top1/u_FSM/U6/Y (INVX2M)                      0.14       1.10 r
  u_UART_TX_Top1/u_FSM/Ser_En (FSM)                       0.00       1.10 r
  u_UART_TX_Top1/u_Serializer_Top/Ser_En (Serializer_Top)
                                                          0.00       1.10 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Ser_En (Serializer)
                                                          0.00       1.10 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U3/Y (NOR2BX4M)
                                                          0.48       1.59 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U4/Y (NOR2X4M)
                                                          0.23       1.82 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U16/Y (OAI2BB1X2M)
                                                          0.20       2.02 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[4]/D (DFFRX1M)
                                                          0.00       2.02 f
  data arrival time                                                  2.02

  clock CLK1 (rise edge)                                100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[4]/CK (DFFRX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.09      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                 -2.02
  --------------------------------------------------------------------------
  slack (MET)                                                       97.64


  Startpoint: u_UART_TX_Top1/u_FSM/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[3]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/QN (DFFRX1M)
                                                          0.54       0.54 r
  u_UART_TX_Top1/u_FSM/U7/Y (CLKXOR2X2M)                  0.30       0.84 r
  u_UART_TX_Top1/u_FSM/U8/Y (NAND2X2M)                    0.12       0.96 f
  u_UART_TX_Top1/u_FSM/U6/Y (INVX2M)                      0.14       1.10 r
  u_UART_TX_Top1/u_FSM/Ser_En (FSM)                       0.00       1.10 r
  u_UART_TX_Top1/u_Serializer_Top/Ser_En (Serializer_Top)
                                                          0.00       1.10 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Ser_En (Serializer)
                                                          0.00       1.10 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U3/Y (NOR2BX4M)
                                                          0.48       1.59 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U4/Y (NOR2X4M)
                                                          0.23       1.82 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U10/Y (OAI2BB1X2M)
                                                          0.20       2.02 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[3]/D (DFFRX1M)
                                                          0.00       2.02 f
  data arrival time                                                  2.02

  clock CLK1 (rise edge)                                100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[3]/CK (DFFRX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.09      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                 -2.02
  --------------------------------------------------------------------------
  slack (MET)                                                       97.64


  Startpoint: u_UART_TX_Top1/u_FSM/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[2]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/QN (DFFRX1M)
                                                          0.54       0.54 r
  u_UART_TX_Top1/u_FSM/U7/Y (CLKXOR2X2M)                  0.30       0.84 r
  u_UART_TX_Top1/u_FSM/U8/Y (NAND2X2M)                    0.12       0.96 f
  u_UART_TX_Top1/u_FSM/U6/Y (INVX2M)                      0.14       1.10 r
  u_UART_TX_Top1/u_FSM/Ser_En (FSM)                       0.00       1.10 r
  u_UART_TX_Top1/u_Serializer_Top/Ser_En (Serializer_Top)
                                                          0.00       1.10 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Ser_En (Serializer)
                                                          0.00       1.10 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U3/Y (NOR2BX4M)
                                                          0.48       1.59 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U4/Y (NOR2X4M)
                                                          0.23       1.82 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U6/Y (OAI2BB1X2M)
                                                          0.20       2.02 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[2]/D (DFFRX1M)
                                                          0.00       2.02 f
  data arrival time                                                  2.02

  clock CLK1 (rise edge)                                100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[2]/CK (DFFRX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.09      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                 -2.02
  --------------------------------------------------------------------------
  slack (MET)                                                       97.64


  Startpoint: u_UART_TX_Top1/u_FSM/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[1]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/QN (DFFRX1M)
                                                          0.54       0.54 r
  u_UART_TX_Top1/u_FSM/U7/Y (CLKXOR2X2M)                  0.30       0.84 r
  u_UART_TX_Top1/u_FSM/U8/Y (NAND2X2M)                    0.12       0.96 f
  u_UART_TX_Top1/u_FSM/U6/Y (INVX2M)                      0.14       1.10 r
  u_UART_TX_Top1/u_FSM/Ser_En (FSM)                       0.00       1.10 r
  u_UART_TX_Top1/u_Serializer_Top/Ser_En (Serializer_Top)
                                                          0.00       1.10 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Ser_En (Serializer)
                                                          0.00       1.10 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U3/Y (NOR2BX4M)
                                                          0.48       1.59 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U4/Y (NOR2X4M)
                                                          0.23       1.82 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U14/Y (OAI2BB1X2M)
                                                          0.19       2.01 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[1]/D (DFFRX1M)
                                                          0.00       2.01 f
  data arrival time                                                  2.01

  clock CLK1 (rise edge)                                100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[1]/CK (DFFRX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.09      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                 -2.01
  --------------------------------------------------------------------------
  slack (MET)                                                       97.65


  Startpoint: u_UART_TX_Top1/u_FSM/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[0]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/QN (DFFRX1M)
                                                          0.54       0.54 r
  u_UART_TX_Top1/u_FSM/U7/Y (CLKXOR2X2M)                  0.30       0.84 r
  u_UART_TX_Top1/u_FSM/U8/Y (NAND2X2M)                    0.12       0.96 f
  u_UART_TX_Top1/u_FSM/U6/Y (INVX2M)                      0.14       1.10 r
  u_UART_TX_Top1/u_FSM/Ser_En (FSM)                       0.00       1.10 r
  u_UART_TX_Top1/u_Serializer_Top/Ser_En (Serializer_Top)
                                                          0.00       1.10 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Ser_En (Serializer)
                                                          0.00       1.10 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U3/Y (NOR2BX4M)
                                                          0.48       1.59 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U4/Y (NOR2X4M)
                                                          0.23       1.82 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U12/Y (OAI2BB1X2M)
                                                          0.19       2.01 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[0]/D (DFFRX1M)
                                                          0.00       2.01 f
  data arrival time                                                  2.01

  clock CLK1 (rise edge)                                100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[0]/CK (DFFRX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.09      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                 -2.01
  --------------------------------------------------------------------------
  slack (MET)                                                       97.65


  Startpoint: u_UART_TX_Top1/u_FSM/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[0]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/QN (DFFRX1M)
                                                          0.54       0.54 r
  u_UART_TX_Top1/u_FSM/U7/Y (CLKXOR2X2M)                  0.30       0.84 r
  u_UART_TX_Top1/u_FSM/U8/Y (NAND2X2M)                    0.12       0.96 f
  u_UART_TX_Top1/u_FSM/U6/Y (INVX2M)                      0.14       1.10 r
  u_UART_TX_Top1/u_FSM/Ser_En (FSM)                       0.00       1.10 r
  u_UART_TX_Top1/u_Serializer_Top/Ser_En (Serializer_Top)
                                                          0.00       1.10 r
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Ser_En (Counter)
                                                          0.00       1.10 r
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/U3/Y (INVX2M)
                                                          0.12       1.23 f
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/U5/Y (NOR2X2M)
                                                          0.15       1.37 r
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[0]/D (DFFRQX1M)
                                                          0.00       1.37 r
  data arrival time                                                  1.37

  clock CLK1 (rise edge)                                100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[0]/CK (DFFRQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.17      99.58
  data required time                                                99.58
  --------------------------------------------------------------------------
  data required time                                                99.58
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                       98.20


  Startpoint: u_UART_TX_Top1/u_FSM/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[1]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/QN (DFFRX1M)
                                                          0.54       0.54 r
  u_UART_TX_Top1/u_FSM/U7/Y (CLKXOR2X2M)                  0.30       0.84 r
  u_UART_TX_Top1/u_FSM/U8/Y (NAND2X2M)                    0.12       0.96 f
  u_UART_TX_Top1/u_FSM/U6/Y (INVX2M)                      0.14       1.10 r
  u_UART_TX_Top1/u_FSM/Ser_En (FSM)                       0.00       1.10 r
  u_UART_TX_Top1/u_Serializer_Top/Ser_En (Serializer_Top)
                                                          0.00       1.10 r
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Ser_En (Counter)
                                                          0.00       1.10 r
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/U3/Y (INVX2M)
                                                          0.12       1.23 f
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/U8/Y (NOR2X2M)
                                                          0.15       1.37 r
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[1]/D (DFFRQX1M)
                                                          0.00       1.37 r
  data arrival time                                                  1.37

  clock CLK1 (rise edge)                                100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[1]/CK (DFFRQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.17      99.58
  data required time                                                99.58
  --------------------------------------------------------------------------
  data required time                                                99.58
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                       98.20


  Startpoint: u_UART_TX_Top1/u_FSM/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[2]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/QN (DFFRX1M)
                                                          0.54       0.54 r
  u_UART_TX_Top1/u_FSM/U7/Y (CLKXOR2X2M)                  0.30       0.84 r
  u_UART_TX_Top1/u_FSM/U8/Y (NAND2X2M)                    0.12       0.96 f
  u_UART_TX_Top1/u_FSM/U6/Y (INVX2M)                      0.14       1.10 r
  u_UART_TX_Top1/u_FSM/Ser_En (FSM)                       0.00       1.10 r
  u_UART_TX_Top1/u_Serializer_Top/Ser_En (Serializer_Top)
                                                          0.00       1.10 r
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Ser_En (Counter)
                                                          0.00       1.10 r
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/U3/Y (INVX2M)
                                                          0.12       1.23 f
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/U6/Y (NOR2X2M)
                                                          0.15       1.37 r
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[2]/D (DFFRQX1M)
                                                          0.00       1.37 r
  data arrival time                                                  1.37

  clock CLK1 (rise edge)                                100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[2]/CK (DFFRQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.17      99.58
  data required time                                                99.58
  --------------------------------------------------------------------------
  data required time                                                99.58
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                       98.20


  Startpoint: u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[0]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_FSM/Current_State_reg[0]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[0]/Q (DFFRQX1M)
                                                          0.46       0.46 r
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/U4/Y (NAND2X2M)
                                                          0.17       0.63 f
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/U10/Y (NOR2BX2M)
                                                          0.17       0.80 r
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Finish (Counter)
                                                          0.00       0.80 r
  u_UART_TX_Top1/u_Serializer_Top/Ser_Done (Serializer_Top)
                                                          0.00       0.80 r
  u_UART_TX_Top1/u_FSM/Ser_done (FSM)                     0.00       0.80 r
  u_UART_TX_Top1/u_FSM/U11/Y (AND2X2M)                    0.18       0.97 r
  u_UART_TX_Top1/u_FSM/U9/Y (OAI2BB2X1M)                  0.13       1.10 f
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/D (DFFRX1M)
                                                          0.00       1.10 f
  data arrival time                                                  1.10

  clock CLK1 (rise edge)                                100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/CK (DFFRX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.11      99.64
  data required time                                                99.64
  --------------------------------------------------------------------------
  data required time                                                99.64
  data arrival time                                                 -1.10
  --------------------------------------------------------------------------
  slack (MET)                                                       98.54


  Startpoint: u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[0]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_FSM/Current_State_reg[1]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[0]/Q (DFFRQX1M)
                                                          0.46       0.46 r
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/U4/Y (NAND2X2M)
                                                          0.17       0.63 f
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/U10/Y (NOR2BX2M)
                                                          0.17       0.80 r
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Finish (Counter)
                                                          0.00       0.80 r
  u_UART_TX_Top1/u_Serializer_Top/Ser_Done (Serializer_Top)
                                                          0.00       0.80 r
  u_UART_TX_Top1/u_FSM/Ser_done (FSM)                     0.00       0.80 r
  u_UART_TX_Top1/u_FSM/U11/Y (AND2X2M)                    0.18       0.97 r
  u_UART_TX_Top1/u_FSM/U10/Y (AOI2B1X1M)                  0.12       1.09 f
  u_UART_TX_Top1/u_FSM/Current_State_reg[1]/D (DFFRX1M)
                                                          0.00       1.09 f
  data arrival time                                                  1.09

  clock CLK1 (rise edge)                                100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_UART_TX_Top1/u_FSM/Current_State_reg[1]/CK (DFFRX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.11      99.64
  data required time                                                99.64
  --------------------------------------------------------------------------
  data required time                                                99.64
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                       98.55


  Startpoint: Prescale[4]
              (input port clocked by RXCLK)
  Endpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  Prescale[4] (in)                                        0.20      20.20 r
  u_RX1/Prescale_Top[4] (RX)                              0.00      20.20 r
  u_RX1/u_RX_FSM/Prescale[1] (RX_FSM)                     0.00      20.20 r
  u_RX1/u_RX_FSM/U11/Y (CLKINVX2M)                        0.18      20.38 f
  u_RX1/u_RX_FSM/U36/Y (NAND3X1M)                         0.15      20.54 r
  u_RX1/u_RX_FSM/U35/Y (MX3X1M)                           0.16      20.70 r
  u_RX1/u_RX_FSM/U3/Y (OAI32X1M)                          0.13      20.83 f
  u_RX1/u_RX_FSM/U10/Y (CLKBUFX2M)                        0.31      21.14 f
  u_RX1/u_RX_FSM/data_samp_en (RX_FSM)                    0.00      21.14 f
  u_RX1/u_Data_Sampling/data_samp_en (Data_Sampling)      0.00      21.14 f
  u_RX1/u_Data_Sampling/U4/Y (AOI21X2M)                   0.42      21.56 r
  u_RX1/u_Data_Sampling/sampled_bit (Data_Sampling)       0.00      21.56 r
  u_RX1/u_Error_Unit/sampled_bit (Error_Unit)             0.00      21.56 r
  u_RX1/u_Error_Unit/U4/Y (XNOR2X2M)                      0.18      21.74 r
  u_RX1/u_Error_Unit/U3/Y (NOR2BX2M)                      0.11      21.85 f
  u_RX1/u_Error_Unit/Error (Error_Unit)                   0.00      21.85 f
  u_RX1/u_RX_FSM/Error (RX_FSM)                           0.00      21.85 f
  u_RX1/u_RX_FSM/U26/Y (NOR2X1M)                          0.44      22.29 r
  u_RX1/u_RX_FSM/U18/Y (OAI21X1M)                         0.17      22.47 f
  u_RX1/u_RX_FSM/U17/Y (CLKNAND2X2M)                      0.13      22.59 r
  u_RX1/u_RX_FSM/counter_en (RX_FSM)                      0.00      22.59 r
  u_RX1/u_Counter_Unit/enable (Counter_Unit)              0.00      22.59 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/enable (Edge_Bit_Counter)
                                                          0.00      22.59 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U6/Y (NAND2BX2M)
                                                          0.22      22.82 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U3/Y (NOR2BX2M)
                                                          0.19      23.00 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[3]/D (DFFRQX1M)
                                                          0.00      23.00 r
  data arrival time                                                 23.00

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[3]/CK (DFFRQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.18      99.57
  data required time                                                99.57
  --------------------------------------------------------------------------
  data required time                                                99.57
  data arrival time                                                -23.00
  --------------------------------------------------------------------------
  slack (MET)                                                       76.57


  Startpoint: Prescale[4]
              (input port clocked by RXCLK)
  Endpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  Prescale[4] (in)                                        0.20      20.20 r
  u_RX1/Prescale_Top[4] (RX)                              0.00      20.20 r
  u_RX1/u_RX_FSM/Prescale[1] (RX_FSM)                     0.00      20.20 r
  u_RX1/u_RX_FSM/U11/Y (CLKINVX2M)                        0.18      20.38 f
  u_RX1/u_RX_FSM/U36/Y (NAND3X1M)                         0.15      20.54 r
  u_RX1/u_RX_FSM/U35/Y (MX3X1M)                           0.16      20.70 r
  u_RX1/u_RX_FSM/U3/Y (OAI32X1M)                          0.13      20.83 f
  u_RX1/u_RX_FSM/U10/Y (CLKBUFX2M)                        0.31      21.14 f
  u_RX1/u_RX_FSM/data_samp_en (RX_FSM)                    0.00      21.14 f
  u_RX1/u_Data_Sampling/data_samp_en (Data_Sampling)      0.00      21.14 f
  u_RX1/u_Data_Sampling/U4/Y (AOI21X2M)                   0.42      21.56 r
  u_RX1/u_Data_Sampling/sampled_bit (Data_Sampling)       0.00      21.56 r
  u_RX1/u_Error_Unit/sampled_bit (Error_Unit)             0.00      21.56 r
  u_RX1/u_Error_Unit/U4/Y (XNOR2X2M)                      0.18      21.74 r
  u_RX1/u_Error_Unit/U3/Y (NOR2BX2M)                      0.11      21.85 f
  u_RX1/u_Error_Unit/Error (Error_Unit)                   0.00      21.85 f
  u_RX1/u_RX_FSM/Error (RX_FSM)                           0.00      21.85 f
  u_RX1/u_RX_FSM/U26/Y (NOR2X1M)                          0.44      22.29 r
  u_RX1/u_RX_FSM/U18/Y (OAI21X1M)                         0.17      22.47 f
  u_RX1/u_RX_FSM/U17/Y (CLKNAND2X2M)                      0.13      22.59 r
  u_RX1/u_RX_FSM/counter_en (RX_FSM)                      0.00      22.59 r
  u_RX1/u_Counter_Unit/enable (Counter_Unit)              0.00      22.59 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/enable (Edge_Bit_Counter)
                                                          0.00      22.59 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U6/Y (NAND2BX2M)
                                                          0.22      22.82 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U4/Y (NOR2BX2M)
                                                          0.19      23.00 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[2]/D (DFFRQX1M)
                                                          0.00      23.00 r
  data arrival time                                                 23.00

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[2]/CK (DFFRQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.18      99.57
  data required time                                                99.57
  --------------------------------------------------------------------------
  data required time                                                99.57
  data arrival time                                                -23.00
  --------------------------------------------------------------------------
  slack (MET)                                                       76.57


  Startpoint: Prescale[4]
              (input port clocked by RXCLK)
  Endpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[4]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  Prescale[4] (in)                                        0.20      20.20 r
  u_RX1/Prescale_Top[4] (RX)                              0.00      20.20 r
  u_RX1/u_RX_FSM/Prescale[1] (RX_FSM)                     0.00      20.20 r
  u_RX1/u_RX_FSM/U11/Y (CLKINVX2M)                        0.18      20.38 f
  u_RX1/u_RX_FSM/U36/Y (NAND3X1M)                         0.15      20.54 r
  u_RX1/u_RX_FSM/U35/Y (MX3X1M)                           0.16      20.70 r
  u_RX1/u_RX_FSM/U3/Y (OAI32X1M)                          0.13      20.83 f
  u_RX1/u_RX_FSM/U10/Y (CLKBUFX2M)                        0.31      21.14 f
  u_RX1/u_RX_FSM/data_samp_en (RX_FSM)                    0.00      21.14 f
  u_RX1/u_Data_Sampling/data_samp_en (Data_Sampling)      0.00      21.14 f
  u_RX1/u_Data_Sampling/U4/Y (AOI21X2M)                   0.42      21.56 r
  u_RX1/u_Data_Sampling/sampled_bit (Data_Sampling)       0.00      21.56 r
  u_RX1/u_Error_Unit/sampled_bit (Error_Unit)             0.00      21.56 r
  u_RX1/u_Error_Unit/U4/Y (XNOR2X2M)                      0.18      21.74 r
  u_RX1/u_Error_Unit/U3/Y (NOR2BX2M)                      0.11      21.85 f
  u_RX1/u_Error_Unit/Error (Error_Unit)                   0.00      21.85 f
  u_RX1/u_RX_FSM/Error (RX_FSM)                           0.00      21.85 f
  u_RX1/u_RX_FSM/U26/Y (NOR2X1M)                          0.44      22.29 r
  u_RX1/u_RX_FSM/U18/Y (OAI21X1M)                         0.17      22.47 f
  u_RX1/u_RX_FSM/U17/Y (CLKNAND2X2M)                      0.13      22.59 r
  u_RX1/u_RX_FSM/counter_en (RX_FSM)                      0.00      22.59 r
  u_RX1/u_Counter_Unit/enable (Counter_Unit)              0.00      22.59 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/enable (Edge_Bit_Counter)
                                                          0.00      22.59 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U6/Y (NAND2BX2M)
                                                          0.22      22.82 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U7/Y (NOR2X2M)
                                                          0.18      23.00 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[4]/D (DFFRQX1M)
                                                          0.00      23.00 r
  data arrival time                                                 23.00

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[4]/CK (DFFRQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.18      99.57
  data required time                                                99.57
  --------------------------------------------------------------------------
  data required time                                                99.57
  data arrival time                                                -23.00
  --------------------------------------------------------------------------
  slack (MET)                                                       76.57


  Startpoint: Prescale[4]
              (input port clocked by RXCLK)
  Endpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  Prescale[4] (in)                                        0.20      20.20 r
  u_RX1/Prescale_Top[4] (RX)                              0.00      20.20 r
  u_RX1/u_RX_FSM/Prescale[1] (RX_FSM)                     0.00      20.20 r
  u_RX1/u_RX_FSM/U11/Y (CLKINVX2M)                        0.18      20.38 f
  u_RX1/u_RX_FSM/U36/Y (NAND3X1M)                         0.15      20.54 r
  u_RX1/u_RX_FSM/U35/Y (MX3X1M)                           0.16      20.70 r
  u_RX1/u_RX_FSM/U3/Y (OAI32X1M)                          0.13      20.83 f
  u_RX1/u_RX_FSM/U10/Y (CLKBUFX2M)                        0.31      21.14 f
  u_RX1/u_RX_FSM/data_samp_en (RX_FSM)                    0.00      21.14 f
  u_RX1/u_Data_Sampling/data_samp_en (Data_Sampling)      0.00      21.14 f
  u_RX1/u_Data_Sampling/U4/Y (AOI21X2M)                   0.42      21.56 r
  u_RX1/u_Data_Sampling/sampled_bit (Data_Sampling)       0.00      21.56 r
  u_RX1/u_Error_Unit/sampled_bit (Error_Unit)             0.00      21.56 r
  u_RX1/u_Error_Unit/U4/Y (XNOR2X2M)                      0.18      21.74 r
  u_RX1/u_Error_Unit/U3/Y (NOR2BX2M)                      0.11      21.85 f
  u_RX1/u_Error_Unit/Error (Error_Unit)                   0.00      21.85 f
  u_RX1/u_RX_FSM/Error (RX_FSM)                           0.00      21.85 f
  u_RX1/u_RX_FSM/U26/Y (NOR2X1M)                          0.44      22.29 r
  u_RX1/u_RX_FSM/U18/Y (OAI21X1M)                         0.17      22.47 f
  u_RX1/u_RX_FSM/U17/Y (CLKNAND2X2M)                      0.13      22.59 r
  u_RX1/u_RX_FSM/counter_en (RX_FSM)                      0.00      22.59 r
  u_RX1/u_Counter_Unit/enable (Counter_Unit)              0.00      22.59 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/enable (Edge_Bit_Counter)
                                                          0.00      22.59 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U6/Y (NAND2BX2M)
                                                          0.22      22.82 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U5/Y (NOR2BX2M)
                                                          0.19      23.01 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[1]/D (DFFRHQX1M)
                                                          0.00      23.01 r
  data arrival time                                                 23.01

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[1]/CK (DFFRHQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.13      99.62
  data required time                                                99.62
  --------------------------------------------------------------------------
  data required time                                                99.62
  data arrival time                                                -23.01
  --------------------------------------------------------------------------
  slack (MET)                                                       76.61


  Startpoint: Prescale[4]
              (input port clocked by RXCLK)
  Endpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  Prescale[4] (in)                                        0.20      20.20 r
  u_RX1/Prescale_Top[4] (RX)                              0.00      20.20 r
  u_RX1/u_RX_FSM/Prescale[1] (RX_FSM)                     0.00      20.20 r
  u_RX1/u_RX_FSM/U11/Y (CLKINVX2M)                        0.18      20.38 f
  u_RX1/u_RX_FSM/U36/Y (NAND3X1M)                         0.15      20.54 r
  u_RX1/u_RX_FSM/U35/Y (MX3X1M)                           0.16      20.70 r
  u_RX1/u_RX_FSM/U3/Y (OAI32X1M)                          0.13      20.83 f
  u_RX1/u_RX_FSM/U10/Y (CLKBUFX2M)                        0.31      21.14 f
  u_RX1/u_RX_FSM/data_samp_en (RX_FSM)                    0.00      21.14 f
  u_RX1/u_Data_Sampling/data_samp_en (Data_Sampling)      0.00      21.14 f
  u_RX1/u_Data_Sampling/U4/Y (AOI21X2M)                   0.42      21.56 r
  u_RX1/u_Data_Sampling/sampled_bit (Data_Sampling)       0.00      21.56 r
  u_RX1/u_Error_Unit/sampled_bit (Error_Unit)             0.00      21.56 r
  u_RX1/u_Error_Unit/U4/Y (XNOR2X2M)                      0.18      21.74 r
  u_RX1/u_Error_Unit/U3/Y (NOR2BX2M)                      0.11      21.85 f
  u_RX1/u_Error_Unit/Error (Error_Unit)                   0.00      21.85 f
  u_RX1/u_RX_FSM/Error (RX_FSM)                           0.00      21.85 f
  u_RX1/u_RX_FSM/U26/Y (NOR2X1M)                          0.44      22.29 r
  u_RX1/u_RX_FSM/U18/Y (OAI21X1M)                         0.17      22.47 f
  u_RX1/u_RX_FSM/U17/Y (CLKNAND2X2M)                      0.13      22.59 r
  u_RX1/u_RX_FSM/counter_en (RX_FSM)                      0.00      22.59 r
  u_RX1/u_Counter_Unit/enable (Counter_Unit)              0.00      22.59 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/enable (Edge_Bit_Counter)
                                                          0.00      22.59 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U6/Y (NAND2BX2M)
                                                          0.22      22.82 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U9/Y (NOR2X2M)
                                                          0.19      23.00 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]/D (DFFRHQX1M)
                                                          0.00      23.00 r
  data arrival time                                                 23.00

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]/CK (DFFRHQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.13      99.62
  data required time                                                99.62
  --------------------------------------------------------------------------
  data required time                                                99.62
  data arrival time                                                -23.00
  --------------------------------------------------------------------------
  slack (MET)                                                       76.62


  Startpoint: Prescale[4]
              (input port clocked by RXCLK)
  Endpoint: u_RX1/u_RX_FSM/CurrentState_reg[0]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  Prescale[4] (in)                                        0.20      20.20 r
  u_RX1/Prescale_Top[4] (RX)                              0.00      20.20 r
  u_RX1/u_RX_FSM/Prescale[1] (RX_FSM)                     0.00      20.20 r
  u_RX1/u_RX_FSM/U11/Y (CLKINVX2M)                        0.18      20.38 f
  u_RX1/u_RX_FSM/U36/Y (NAND3X1M)                         0.15      20.54 r
  u_RX1/u_RX_FSM/U35/Y (MX3X1M)                           0.16      20.70 r
  u_RX1/u_RX_FSM/U3/Y (OAI32X1M)                          0.13      20.83 f
  u_RX1/u_RX_FSM/U10/Y (CLKBUFX2M)                        0.31      21.14 f
  u_RX1/u_RX_FSM/data_samp_en (RX_FSM)                    0.00      21.14 f
  u_RX1/u_Data_Sampling/data_samp_en (Data_Sampling)      0.00      21.14 f
  u_RX1/u_Data_Sampling/U4/Y (AOI21X2M)                   0.42      21.56 r
  u_RX1/u_Data_Sampling/sampled_bit (Data_Sampling)       0.00      21.56 r
  u_RX1/u_Error_Unit/sampled_bit (Error_Unit)             0.00      21.56 r
  u_RX1/u_Error_Unit/U4/Y (XNOR2X2M)                      0.18      21.74 r
  u_RX1/u_Error_Unit/U3/Y (NOR2BX2M)                      0.11      21.85 f
  u_RX1/u_Error_Unit/Error (Error_Unit)                   0.00      21.85 f
  u_RX1/u_RX_FSM/Error (RX_FSM)                           0.00      21.85 f
  u_RX1/u_RX_FSM/U26/Y (NOR2X1M)                          0.44      22.29 r
  u_RX1/u_RX_FSM/U25/Y (AOI21X1M)                         0.13      22.42 f
  u_RX1/u_RX_FSM/U24/Y (NAND3X1M)                         0.15      22.58 r
  u_RX1/u_RX_FSM/CurrentState_reg[0]/D (DFFRQX1M)         0.00      22.58 r
  data arrival time                                                 22.58

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_RX_FSM/CurrentState_reg[0]/CK (DFFRQX1M)        0.00      99.75 r
  library setup time                                     -0.17      99.58
  data required time                                                99.58
  --------------------------------------------------------------------------
  data required time                                                99.58
  data arrival time                                                -22.58
  --------------------------------------------------------------------------
  slack (MET)                                                       77.00


  Startpoint: Prescale[4]
              (input port clocked by RXCLK)
  Endpoint: u_RX1/u_RX_FSM/CurrentState_reg[1]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  Prescale[4] (in)                                        0.20      20.20 r
  u_RX1/Prescale_Top[4] (RX)                              0.00      20.20 r
  u_RX1/u_RX_FSM/Prescale[1] (RX_FSM)                     0.00      20.20 r
  u_RX1/u_RX_FSM/U11/Y (CLKINVX2M)                        0.18      20.38 f
  u_RX1/u_RX_FSM/U36/Y (NAND3X1M)                         0.15      20.54 r
  u_RX1/u_RX_FSM/U35/Y (MX3X1M)                           0.16      20.70 r
  u_RX1/u_RX_FSM/U3/Y (OAI32X1M)                          0.13      20.83 f
  u_RX1/u_RX_FSM/U10/Y (CLKBUFX2M)                        0.31      21.14 f
  u_RX1/u_RX_FSM/data_samp_en (RX_FSM)                    0.00      21.14 f
  u_RX1/u_Data_Sampling/data_samp_en (Data_Sampling)      0.00      21.14 f
  u_RX1/u_Data_Sampling/U4/Y (AOI21X2M)                   0.42      21.56 r
  u_RX1/u_Data_Sampling/sampled_bit (Data_Sampling)       0.00      21.56 r
  u_RX1/u_Error_Unit/sampled_bit (Error_Unit)             0.00      21.56 r
  u_RX1/u_Error_Unit/U4/Y (XNOR2X2M)                      0.18      21.74 r
  u_RX1/u_Error_Unit/U3/Y (NOR2BX2M)                      0.11      21.85 f
  u_RX1/u_Error_Unit/Error (Error_Unit)                   0.00      21.85 f
  u_RX1/u_RX_FSM/Error (RX_FSM)                           0.00      21.85 f
  u_RX1/u_RX_FSM/U26/Y (NOR2X1M)                          0.44      22.29 r
  u_RX1/u_RX_FSM/U20/Y (OAI2B11X1M)                       0.24      22.54 r
  u_RX1/u_RX_FSM/CurrentState_reg[1]/D (DFFRX1M)          0.00      22.54 r
  data arrival time                                                 22.54

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_RX_FSM/CurrentState_reg[1]/CK (DFFRX1M)         0.00      99.75 r
  library setup time                                     -0.14      99.61
  data required time                                                99.61
  --------------------------------------------------------------------------
  data required time                                                99.61
  data arrival time                                                -22.54
  --------------------------------------------------------------------------
  slack (MET)                                                       77.07


  Startpoint: Prescale[4]
              (input port clocked by RXCLK)
  Endpoint: u_RX1/u_RX_FSM/data_valid_reg
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  Prescale[4] (in)                                        0.20      20.20 r
  u_RX1/Prescale_Top[4] (RX)                              0.00      20.20 r
  u_RX1/u_RX_FSM/Prescale[1] (RX_FSM)                     0.00      20.20 r
  u_RX1/u_RX_FSM/U11/Y (CLKINVX2M)                        0.18      20.38 f
  u_RX1/u_RX_FSM/U36/Y (NAND3X1M)                         0.15      20.54 r
  u_RX1/u_RX_FSM/U35/Y (MX3X1M)                           0.16      20.70 r
  u_RX1/u_RX_FSM/U3/Y (OAI32X1M)                          0.13      20.83 f
  u_RX1/u_RX_FSM/U10/Y (CLKBUFX2M)                        0.31      21.14 f
  u_RX1/u_RX_FSM/data_samp_en (RX_FSM)                    0.00      21.14 f
  u_RX1/u_Data_Sampling/data_samp_en (Data_Sampling)      0.00      21.14 f
  u_RX1/u_Data_Sampling/U4/Y (AOI21X2M)                   0.42      21.56 r
  u_RX1/u_Data_Sampling/sampled_bit (Data_Sampling)       0.00      21.56 r
  u_RX1/u_Error_Unit/sampled_bit (Error_Unit)             0.00      21.56 r
  u_RX1/u_Error_Unit/U4/Y (XNOR2X2M)                      0.11      21.67 f
  u_RX1/u_Error_Unit/U3/Y (NOR2BX2M)                      0.25      21.93 r
  u_RX1/u_Error_Unit/Error (Error_Unit)                   0.00      21.93 r
  u_RX1/u_RX_FSM/Error (RX_FSM)                           0.00      21.93 r
  u_RX1/u_RX_FSM/U15/Y (OAI211X1M)                        0.17      22.10 f
  u_RX1/u_RX_FSM/U14/Y (OAI2BB1X1M)                       0.22      22.32 f
  u_RX1/u_RX_FSM/data_valid_reg/D (DFFSQX1M)              0.00      22.32 f
  data arrival time                                                 22.32

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_RX_FSM/data_valid_reg/CK (DFFSQX1M)             0.00      99.75 r
  library setup time                                     -0.15      99.60
  data required time                                                99.60
  --------------------------------------------------------------------------
  data required time                                                99.60
  data arrival time                                                -22.32
  --------------------------------------------------------------------------
  slack (MET)                                                       77.28


  Startpoint: Prescale[3]
              (input port clocked by RXCLK)
  Endpoint: u_RX1/u_Deserializer/Data_reg[1]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  Prescale[3] (in)                                        0.19      20.19 f
  u_RX1/Prescale_Top[3] (RX)                              0.00      20.19 f
  u_RX1/u_RX_FSM/Prescale[0] (RX_FSM)                     0.00      20.19 f
  u_RX1/u_RX_FSM/U9/Y (OAI31X2M)                          0.45      20.65 r
  u_RX1/u_RX_FSM/U43/Y (CLKINVX1M)                        0.26      20.90 f
  u_RX1/u_RX_FSM/U16/Y (NOR2X1M)                          0.39      21.29 r
  u_RX1/u_RX_FSM/deser_en (RX_FSM)                        0.00      21.29 r
  u_RX1/u_Deserializer/deser_en (Deserializer)            0.00      21.29 r
  u_RX1/u_Deserializer/U26/Y (NAND2BX2M)                  0.26      21.56 f
  u_RX1/u_Deserializer/U18/Y (NAND2BX1M)                  0.43      21.98 f
  u_RX1/u_Deserializer/U20/Y (OAI21BX1M)                  0.30      22.29 r
  u_RX1/u_Deserializer/Data_reg[1]/D (DFFRHQX1M)          0.00      22.29 r
  data arrival time                                                 22.29

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Deserializer/Data_reg[1]/CK (DFFRHQX1M)         0.00      99.75 r
  library setup time                                     -0.13      99.62
  data required time                                                99.62
  --------------------------------------------------------------------------
  data required time                                                99.62
  data arrival time                                                -22.29
  --------------------------------------------------------------------------
  slack (MET)                                                       77.33


  Startpoint: Prescale[3]
              (input port clocked by RXCLK)
  Endpoint: u_RX1/u_Deserializer/Data_reg[2]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  Prescale[3] (in)                                        0.19      20.19 f
  u_RX1/Prescale_Top[3] (RX)                              0.00      20.19 f
  u_RX1/u_RX_FSM/Prescale[0] (RX_FSM)                     0.00      20.19 f
  u_RX1/u_RX_FSM/U9/Y (OAI31X2M)                          0.45      20.65 r
  u_RX1/u_RX_FSM/U43/Y (CLKINVX1M)                        0.26      20.90 f
  u_RX1/u_RX_FSM/U16/Y (NOR2X1M)                          0.39      21.29 r
  u_RX1/u_RX_FSM/deser_en (RX_FSM)                        0.00      21.29 r
  u_RX1/u_Deserializer/deser_en (Deserializer)            0.00      21.29 r
  u_RX1/u_Deserializer/U26/Y (NAND2BX2M)                  0.26      21.56 f
  u_RX1/u_Deserializer/U18/Y (NAND2BX1M)                  0.43      21.98 f
  u_RX1/u_Deserializer/U22/Y (OAI21BX1M)                  0.30      22.29 r
  u_RX1/u_Deserializer/Data_reg[2]/D (DFFRHQX1M)          0.00      22.29 r
  data arrival time                                                 22.29

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Deserializer/Data_reg[2]/CK (DFFRHQX1M)         0.00      99.75 r
  library setup time                                     -0.13      99.62
  data required time                                                99.62
  --------------------------------------------------------------------------
  data required time                                                99.62
  data arrival time                                                -22.29
  --------------------------------------------------------------------------
  slack (MET)                                                       77.33


  Startpoint: Prescale[3]
              (input port clocked by RXCLK)
  Endpoint: u_RX1/u_Deserializer/Data_reg[3]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  Prescale[3] (in)                                        0.19      20.19 f
  u_RX1/Prescale_Top[3] (RX)                              0.00      20.19 f
  u_RX1/u_RX_FSM/Prescale[0] (RX_FSM)                     0.00      20.19 f
  u_RX1/u_RX_FSM/U9/Y (OAI31X2M)                          0.45      20.65 r
  u_RX1/u_RX_FSM/U43/Y (CLKINVX1M)                        0.26      20.90 f
  u_RX1/u_RX_FSM/U16/Y (NOR2X1M)                          0.39      21.29 r
  u_RX1/u_RX_FSM/deser_en (RX_FSM)                        0.00      21.29 r
  u_RX1/u_Deserializer/deser_en (Deserializer)            0.00      21.29 r
  u_RX1/u_Deserializer/U26/Y (NAND2BX2M)                  0.26      21.56 f
  u_RX1/u_Deserializer/U18/Y (NAND2BX1M)                  0.43      21.98 f
  u_RX1/u_Deserializer/U15/Y (OAI21BX1M)                  0.30      22.29 r
  u_RX1/u_Deserializer/Data_reg[3]/D (DFFRHQX1M)          0.00      22.29 r
  data arrival time                                                 22.29

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Deserializer/Data_reg[3]/CK (DFFRHQX1M)         0.00      99.75 r
  library setup time                                     -0.13      99.62
  data required time                                                99.62
  --------------------------------------------------------------------------
  data required time                                                99.62
  data arrival time                                                -22.29
  --------------------------------------------------------------------------
  slack (MET)                                                       77.33


  Startpoint: Prescale[3]
              (input port clocked by RXCLK)
  Endpoint: u_RX1/u_Deserializer/Data_reg[0]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  Prescale[3] (in)                                        0.19      20.19 f
  u_RX1/Prescale_Top[3] (RX)                              0.00      20.19 f
  u_RX1/u_RX_FSM/Prescale[0] (RX_FSM)                     0.00      20.19 f
  u_RX1/u_RX_FSM/U9/Y (OAI31X2M)                          0.45      20.65 r
  u_RX1/u_RX_FSM/U43/Y (CLKINVX1M)                        0.26      20.90 f
  u_RX1/u_RX_FSM/U16/Y (NOR2X1M)                          0.39      21.29 r
  u_RX1/u_RX_FSM/deser_en (RX_FSM)                        0.00      21.29 r
  u_RX1/u_Deserializer/deser_en (Deserializer)            0.00      21.29 r
  u_RX1/u_Deserializer/U26/Y (NAND2BX2M)                  0.26      21.56 f
  u_RX1/u_Deserializer/U18/Y (NAND2BX1M)                  0.43      21.98 f
  u_RX1/u_Deserializer/U12/Y (OAI21BX1M)                  0.28      22.27 r
  u_RX1/u_Deserializer/Data_reg[0]/D (DFFRHQX1M)          0.00      22.27 r
  data arrival time                                                 22.27

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Deserializer/Data_reg[0]/CK (DFFRHQX1M)         0.00      99.75 r
  library setup time                                     -0.13      99.62
  data required time                                                99.62
  --------------------------------------------------------------------------
  data required time                                                99.62
  data arrival time                                                -22.27
  --------------------------------------------------------------------------
  slack (MET)                                                       77.35


  Startpoint: Prescale[3]
              (input port clocked by RXCLK)
  Endpoint: u_RX1/u_Deserializer/Data_reg[4]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  Prescale[3] (in)                                        0.19      20.19 f
  u_RX1/Prescale_Top[3] (RX)                              0.00      20.19 f
  u_RX1/u_RX_FSM/Prescale[0] (RX_FSM)                     0.00      20.19 f
  u_RX1/u_RX_FSM/U9/Y (OAI31X2M)                          0.45      20.65 r
  u_RX1/u_RX_FSM/U43/Y (CLKINVX1M)                        0.26      20.90 f
  u_RX1/u_RX_FSM/U16/Y (NOR2X1M)                          0.39      21.29 r
  u_RX1/u_RX_FSM/deser_en (RX_FSM)                        0.00      21.29 r
  u_RX1/u_Deserializer/deser_en (Deserializer)            0.00      21.29 r
  u_RX1/u_Deserializer/U25/Y (NAND2X2M)                   0.26      21.56 f
  u_RX1/u_Deserializer/U17/Y (NAND2BX2M)                  0.30      21.85 f
  u_RX1/u_Deserializer/U13/Y (OAI21BX1M)                  0.25      22.11 r
  u_RX1/u_Deserializer/Data_reg[4]/D (DFFRHQX1M)          0.00      22.11 r
  data arrival time                                                 22.11

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Deserializer/Data_reg[4]/CK (DFFRHQX1M)         0.00      99.75 r
  library setup time                                     -0.13      99.62
  data required time                                                99.62
  --------------------------------------------------------------------------
  data required time                                                99.62
  data arrival time                                                -22.11
  --------------------------------------------------------------------------
  slack (MET)                                                       77.51


  Startpoint: Prescale[3]
              (input port clocked by RXCLK)
  Endpoint: u_RX1/u_Deserializer/Data_reg[5]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  Prescale[3] (in)                                        0.19      20.19 f
  u_RX1/Prescale_Top[3] (RX)                              0.00      20.19 f
  u_RX1/u_RX_FSM/Prescale[0] (RX_FSM)                     0.00      20.19 f
  u_RX1/u_RX_FSM/U9/Y (OAI31X2M)                          0.45      20.65 r
  u_RX1/u_RX_FSM/U43/Y (CLKINVX1M)                        0.26      20.90 f
  u_RX1/u_RX_FSM/U16/Y (NOR2X1M)                          0.39      21.29 r
  u_RX1/u_RX_FSM/deser_en (RX_FSM)                        0.00      21.29 r
  u_RX1/u_Deserializer/deser_en (Deserializer)            0.00      21.29 r
  u_RX1/u_Deserializer/U25/Y (NAND2X2M)                   0.26      21.56 f
  u_RX1/u_Deserializer/U17/Y (NAND2BX2M)                  0.30      21.85 f
  u_RX1/u_Deserializer/U21/Y (OAI21BX1M)                  0.25      22.11 r
  u_RX1/u_Deserializer/Data_reg[5]/D (DFFRHQX1M)          0.00      22.11 r
  data arrival time                                                 22.11

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Deserializer/Data_reg[5]/CK (DFFRHQX1M)         0.00      99.75 r
  library setup time                                     -0.13      99.62
  data required time                                                99.62
  --------------------------------------------------------------------------
  data required time                                                99.62
  data arrival time                                                -22.11
  --------------------------------------------------------------------------
  slack (MET)                                                       77.51


  Startpoint: Prescale[3]
              (input port clocked by RXCLK)
  Endpoint: u_RX1/u_Deserializer/Data_reg[6]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  Prescale[3] (in)                                        0.19      20.19 f
  u_RX1/Prescale_Top[3] (RX)                              0.00      20.19 f
  u_RX1/u_RX_FSM/Prescale[0] (RX_FSM)                     0.00      20.19 f
  u_RX1/u_RX_FSM/U9/Y (OAI31X2M)                          0.45      20.65 r
  u_RX1/u_RX_FSM/U43/Y (CLKINVX1M)                        0.26      20.90 f
  u_RX1/u_RX_FSM/U16/Y (NOR2X1M)                          0.39      21.29 r
  u_RX1/u_RX_FSM/deser_en (RX_FSM)                        0.00      21.29 r
  u_RX1/u_Deserializer/deser_en (Deserializer)            0.00      21.29 r
  u_RX1/u_Deserializer/U25/Y (NAND2X2M)                   0.26      21.56 f
  u_RX1/u_Deserializer/U17/Y (NAND2BX2M)                  0.30      21.85 f
  u_RX1/u_Deserializer/U14/Y (OAI21BX1M)                  0.25      22.11 r
  u_RX1/u_Deserializer/Data_reg[6]/D (DFFRHQX1M)          0.00      22.11 r
  data arrival time                                                 22.11

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Deserializer/Data_reg[6]/CK (DFFRHQX1M)         0.00      99.75 r
  library setup time                                     -0.13      99.62
  data required time                                                99.62
  --------------------------------------------------------------------------
  data required time                                                99.62
  data arrival time                                                -22.11
  --------------------------------------------------------------------------
  slack (MET)                                                       77.51


  Startpoint: Prescale[3]
              (input port clocked by RXCLK)
  Endpoint: u_RX1/u_Deserializer/Data_reg[7]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  Prescale[3] (in)                                        0.19      20.19 f
  u_RX1/Prescale_Top[3] (RX)                              0.00      20.19 f
  u_RX1/u_RX_FSM/Prescale[0] (RX_FSM)                     0.00      20.19 f
  u_RX1/u_RX_FSM/U9/Y (OAI31X2M)                          0.45      20.65 r
  u_RX1/u_RX_FSM/U43/Y (CLKINVX1M)                        0.26      20.90 f
  u_RX1/u_RX_FSM/U16/Y (NOR2X1M)                          0.39      21.29 r
  u_RX1/u_RX_FSM/deser_en (RX_FSM)                        0.00      21.29 r
  u_RX1/u_Deserializer/deser_en (Deserializer)            0.00      21.29 r
  u_RX1/u_Deserializer/U25/Y (NAND2X2M)                   0.26      21.56 f
  u_RX1/u_Deserializer/U17/Y (NAND2BX2M)                  0.30      21.85 f
  u_RX1/u_Deserializer/U23/Y (OAI21BX1M)                  0.25      22.11 r
  u_RX1/u_Deserializer/Data_reg[7]/D (DFFRHQX1M)          0.00      22.11 r
  data arrival time                                                 22.11

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Deserializer/Data_reg[7]/CK (DFFRHQX1M)         0.00      99.75 r
  library setup time                                     -0.13      99.62
  data required time                                                99.62
  --------------------------------------------------------------------------
  data required time                                                99.62
  data arrival time                                                -22.11
  --------------------------------------------------------------------------
  slack (MET)                                                       77.51


  Startpoint: Prescale[0]
              (input port clocked by RXCLK)
  Endpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/finish_reg
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  Prescale[0] (in)                                        0.09      20.09 f
  u_RX1/Prescale_Top[0] (RX)                              0.00      20.09 f
  u_RX1/u_Counter_Unit/Prescale[0] (Counter_Unit)         0.00      20.09 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/Prescale[0] (Edge_Bit_Counter)
                                                          0.00      20.09 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U10/Y (INVX2M)
                                                          0.18      20.26 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U14/Y (NAND2BX1M)
                                                          0.23      20.50 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U16/Y (OR2X1M)
                                                          0.38      20.87 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U19/Y (NOR3X1M)
                                                          0.51      21.38 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U21/Y (NAND2BX1M)
                                                          0.15      21.53 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U27/Y (CLKXOR2X2M)
                                                          0.19      21.72 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U30/Y (NOR4X1M)
                                                          0.28      22.00 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/finish_reg/D (DFFRQX1M)
                                                          0.00      22.00 r
  data arrival time                                                 22.00

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/finish_reg/CK (DFFRQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.19      99.56
  data required time                                                99.56
  --------------------------------------------------------------------------
  data required time                                                99.56
  data arrival time                                                -22.00
  --------------------------------------------------------------------------
  slack (MET)                                                       77.56


  Startpoint: Prescale[4]
              (input port clocked by RXCLK)
  Endpoint: u_RX1/u_Data_Sampling/bits_reg[1]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  Prescale[4] (in)                                        0.12      20.12 f
  u_RX1/Prescale_Top[4] (RX)                              0.00      20.12 f
  u_RX1/u_RX_FSM/Prescale[1] (RX_FSM)                     0.00      20.12 f
  u_RX1/u_RX_FSM/U11/Y (CLKINVX2M)                        0.15      20.27 r
  u_RX1/u_RX_FSM/U36/Y (NAND3X1M)                         0.14      20.42 f
  u_RX1/u_RX_FSM/U35/Y (MX3X1M)                           0.22      20.64 f
  u_RX1/u_RX_FSM/U3/Y (OAI32X1M)                          0.21      20.85 r
  u_RX1/u_RX_FSM/U10/Y (CLKBUFX2M)                        0.31      21.16 r
  u_RX1/u_RX_FSM/data_samp_en (RX_FSM)                    0.00      21.16 r
  u_RX1/u_Data_Sampling/data_samp_en (Data_Sampling)      0.00      21.16 r
  u_RX1/u_Data_Sampling/U2/Y (INVXLM)                     0.28      21.44 f
  u_RX1/u_Data_Sampling/U3/Y (OAI22XLM)                   0.38      21.82 r
  u_RX1/u_Data_Sampling/bits_reg[1]/D (DFFRX1M)           0.00      21.82 r
  data arrival time                                                 21.82

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Data_Sampling/bits_reg[1]/CK (DFFRX1M)          0.00      99.75 r
  library setup time                                     -0.15      99.60
  data required time                                                99.60
  --------------------------------------------------------------------------
  data required time                                                99.60
  data arrival time                                                -21.82
  --------------------------------------------------------------------------
  slack (MET)                                                       77.77


  Startpoint: Prescale[4]
              (input port clocked by RXCLK)
  Endpoint: u_RX1/u_Data_Sampling/bits_reg[2]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  Prescale[4] (in)                                        0.20      20.20 r
  u_RX1/Prescale_Top[4] (RX)                              0.00      20.20 r
  u_RX1/u_RX_FSM/Prescale[1] (RX_FSM)                     0.00      20.20 r
  u_RX1/u_RX_FSM/U11/Y (CLKINVX2M)                        0.18      20.38 f
  u_RX1/u_RX_FSM/U36/Y (NAND3X1M)                         0.15      20.54 r
  u_RX1/u_RX_FSM/U35/Y (MX3X1M)                           0.16      20.70 r
  u_RX1/u_RX_FSM/U3/Y (OAI32X1M)                          0.13      20.83 f
  u_RX1/u_RX_FSM/U10/Y (CLKBUFX2M)                        0.31      21.14 f
  u_RX1/u_RX_FSM/data_samp_en (RX_FSM)                    0.00      21.14 f
  u_RX1/u_Data_Sampling/data_samp_en (Data_Sampling)      0.00      21.14 f
  u_RX1/u_Data_Sampling/U2/Y (INVXLM)                     0.42      21.56 r
  u_RX1/u_Data_Sampling/U7/Y (OAI2BB2X1M)                 0.16      21.72 r
  u_RX1/u_Data_Sampling/bits_reg[2]/D (DFFRQX1M)          0.00      21.72 r
  data arrival time                                                 21.72

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Data_Sampling/bits_reg[2]/CK (DFFRQX1M)         0.00      99.75 r
  library setup time                                     -0.18      99.57
  data required time                                                99.57
  --------------------------------------------------------------------------
  data required time                                                99.57
  data arrival time                                                -21.72
  --------------------------------------------------------------------------
  slack (MET)                                                       77.84


  Startpoint: Prescale[4]
              (input port clocked by RXCLK)
  Endpoint: u_RX1/u_Data_Sampling/bits_reg[0]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  Prescale[4] (in)                                        0.20      20.20 r
  u_RX1/Prescale_Top[4] (RX)                              0.00      20.20 r
  u_RX1/u_RX_FSM/Prescale[1] (RX_FSM)                     0.00      20.20 r
  u_RX1/u_RX_FSM/U11/Y (CLKINVX2M)                        0.18      20.38 f
  u_RX1/u_RX_FSM/U36/Y (NAND3X1M)                         0.15      20.54 r
  u_RX1/u_RX_FSM/U35/Y (MX3X1M)                           0.16      20.70 r
  u_RX1/u_RX_FSM/U3/Y (OAI32X1M)                          0.13      20.83 f
  u_RX1/u_RX_FSM/U10/Y (CLKBUFX2M)                        0.31      21.14 f
  u_RX1/u_RX_FSM/data_samp_en (RX_FSM)                    0.00      21.14 f
  u_RX1/u_Data_Sampling/data_samp_en (Data_Sampling)      0.00      21.14 f
  u_RX1/u_Data_Sampling/U8/Y (OAI2BB2XLM)                 0.38      21.52 r
  u_RX1/u_Data_Sampling/bits_reg[0]/D (DFFRX1M)           0.00      21.52 r
  data arrival time                                                 21.52

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Data_Sampling/bits_reg[0]/CK (DFFRX1M)          0.00      99.75 r
  library setup time                                     -0.15      99.60
  data required time                                                99.60
  --------------------------------------------------------------------------
  data required time                                                99.60
  data arrival time                                                -21.52
  --------------------------------------------------------------------------
  slack (MET)                                                       78.08


  Startpoint: TX_IN_V (input port clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[7]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  TX_IN_V (in)                                            0.09      20.09 f
  u_UART_TX_Top1/Data_Valid_UART (UART_TX_Top)            0.00      20.09 f
  u_UART_TX_Top1/u_Serializer_Top/Data_Valid (Serializer_Top)
                                                          0.00      20.09 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_Valid (Serializer)
                                                          0.00      20.09 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U5/Y (BUFX4M)
                                                          0.22      20.31 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U3/Y (NOR2BX4M)
                                                          0.47      20.78 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U4/Y (NOR2X4M)
                                                          0.23      21.01 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U20/Y (AO22X1M)
                                                          0.31      21.32 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[7]/D (DFFRX1M)
                                                          0.00      21.32 f
  data arrival time                                                 21.32

  clock CLK1 (rise edge)                                100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[7]/CK (DFFRX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.10      99.65
  data required time                                                99.65
  --------------------------------------------------------------------------
  data required time                                                99.65
  data arrival time                                                -21.32
  --------------------------------------------------------------------------
  slack (MET)                                                       78.34


  Startpoint: TX_IN_V (input port clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[1]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  TX_IN_V (in)                                            0.13      20.13 r
  u_UART_TX_Top1/Data_Valid_UART (UART_TX_Top)            0.00      20.13 r
  u_UART_TX_Top1/u_Serializer_Top/Data_Valid (Serializer_Top)
                                                          0.00      20.13 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_Valid (Serializer)
                                                          0.00      20.13 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U5/Y (BUFX4M)
                                                          0.32      20.46 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U3/Y (NOR2BX4M)
                                                          0.20      20.65 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U4/Y (NOR2X4M)
                                                          0.42      21.08 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U14/Y (OAI2BB1X2M)
                                                          0.15      21.23 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[1]/D (DFFRX1M)
                                                          0.00      21.23 r
  data arrival time                                                 21.23

  clock CLK1 (rise edge)                                100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[1]/CK (DFFRX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.12      99.63
  data required time                                                99.63
  --------------------------------------------------------------------------
  data required time                                                99.63
  data arrival time                                                -21.23
  --------------------------------------------------------------------------
  slack (MET)                                                       78.40


  Startpoint: TX_IN_V (input port clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[0]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  TX_IN_V (in)                                            0.13      20.13 r
  u_UART_TX_Top1/Data_Valid_UART (UART_TX_Top)            0.00      20.13 r
  u_UART_TX_Top1/u_Serializer_Top/Data_Valid (Serializer_Top)
                                                          0.00      20.13 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_Valid (Serializer)
                                                          0.00      20.13 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U5/Y (BUFX4M)
                                                          0.32      20.46 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U3/Y (NOR2BX4M)
                                                          0.20      20.65 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U4/Y (NOR2X4M)
                                                          0.42      21.08 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U12/Y (OAI2BB1X2M)
                                                          0.15      21.23 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[0]/D (DFFRX1M)
                                                          0.00      21.23 r
  data arrival time                                                 21.23

  clock CLK1 (rise edge)                                100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[0]/CK (DFFRX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.12      99.63
  data required time                                                99.63
  --------------------------------------------------------------------------
  data required time                                                99.63
  data arrival time                                                -21.23
  --------------------------------------------------------------------------
  slack (MET)                                                       78.40


  Startpoint: TX_IN_V (input port clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[6]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  TX_IN_V (in)                                            0.13      20.13 r
  u_UART_TX_Top1/Data_Valid_UART (UART_TX_Top)            0.00      20.13 r
  u_UART_TX_Top1/u_Serializer_Top/Data_Valid (Serializer_Top)
                                                          0.00      20.13 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_Valid (Serializer)
                                                          0.00      20.13 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U5/Y (BUFX4M)
                                                          0.32      20.46 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U3/Y (NOR2BX4M)
                                                          0.20      20.65 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U4/Y (NOR2X4M)
                                                          0.42      21.08 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U8/Y (OAI2BB1X2M)
                                                          0.14      21.22 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[6]/D (DFFRX1M)
                                                          0.00      21.22 r
  data arrival time                                                 21.22

  clock CLK1 (rise edge)                                100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[6]/CK (DFFRX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.12      99.63
  data required time                                                99.63
  --------------------------------------------------------------------------
  data required time                                                99.63
  data arrival time                                                -21.22
  --------------------------------------------------------------------------
  slack (MET)                                                       78.41


  Startpoint: TX_IN_V (input port clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[5]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  TX_IN_V (in)                                            0.13      20.13 r
  u_UART_TX_Top1/Data_Valid_UART (UART_TX_Top)            0.00      20.13 r
  u_UART_TX_Top1/u_Serializer_Top/Data_Valid (Serializer_Top)
                                                          0.00      20.13 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_Valid (Serializer)
                                                          0.00      20.13 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U5/Y (BUFX4M)
                                                          0.32      20.46 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U3/Y (NOR2BX4M)
                                                          0.20      20.65 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U4/Y (NOR2X4M)
                                                          0.42      21.08 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U18/Y (OAI2BB1X2M)
                                                          0.14      21.22 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[5]/D (DFFRX1M)
                                                          0.00      21.22 r
  data arrival time                                                 21.22

  clock CLK1 (rise edge)                                100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[5]/CK (DFFRX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.12      99.63
  data required time                                                99.63
  --------------------------------------------------------------------------
  data required time                                                99.63
  data arrival time                                                -21.22
  --------------------------------------------------------------------------
  slack (MET)                                                       78.41


  Startpoint: TX_IN_V (input port clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[4]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  TX_IN_V (in)                                            0.13      20.13 r
  u_UART_TX_Top1/Data_Valid_UART (UART_TX_Top)            0.00      20.13 r
  u_UART_TX_Top1/u_Serializer_Top/Data_Valid (Serializer_Top)
                                                          0.00      20.13 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_Valid (Serializer)
                                                          0.00      20.13 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U5/Y (BUFX4M)
                                                          0.32      20.46 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U3/Y (NOR2BX4M)
                                                          0.20      20.65 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U4/Y (NOR2X4M)
                                                          0.42      21.08 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U16/Y (OAI2BB1X2M)
                                                          0.14      21.22 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[4]/D (DFFRX1M)
                                                          0.00      21.22 r
  data arrival time                                                 21.22

  clock CLK1 (rise edge)                                100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[4]/CK (DFFRX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.12      99.63
  data required time                                                99.63
  --------------------------------------------------------------------------
  data required time                                                99.63
  data arrival time                                                -21.22
  --------------------------------------------------------------------------
  slack (MET)                                                       78.41


  Startpoint: TX_IN_V (input port clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[3]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  TX_IN_V (in)                                            0.13      20.13 r
  u_UART_TX_Top1/Data_Valid_UART (UART_TX_Top)            0.00      20.13 r
  u_UART_TX_Top1/u_Serializer_Top/Data_Valid (Serializer_Top)
                                                          0.00      20.13 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_Valid (Serializer)
                                                          0.00      20.13 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U5/Y (BUFX4M)
                                                          0.32      20.46 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U3/Y (NOR2BX4M)
                                                          0.20      20.65 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U4/Y (NOR2X4M)
                                                          0.42      21.08 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U10/Y (OAI2BB1X2M)
                                                          0.14      21.22 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[3]/D (DFFRX1M)
                                                          0.00      21.22 r
  data arrival time                                                 21.22

  clock CLK1 (rise edge)                                100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[3]/CK (DFFRX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.12      99.63
  data required time                                                99.63
  --------------------------------------------------------------------------
  data required time                                                99.63
  data arrival time                                                -21.22
  --------------------------------------------------------------------------
  slack (MET)                                                       78.41


  Startpoint: TX_IN_V (input port clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[2]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  TX_IN_V (in)                                            0.13      20.13 r
  u_UART_TX_Top1/Data_Valid_UART (UART_TX_Top)            0.00      20.13 r
  u_UART_TX_Top1/u_Serializer_Top/Data_Valid (Serializer_Top)
                                                          0.00      20.13 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_Valid (Serializer)
                                                          0.00      20.13 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U5/Y (BUFX4M)
                                                          0.32      20.46 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U3/Y (NOR2BX4M)
                                                          0.20      20.65 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U4/Y (NOR2X4M)
                                                          0.42      21.08 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U6/Y (OAI2BB1X2M)
                                                          0.14      21.22 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[2]/D (DFFRX1M)
                                                          0.00      21.22 r
  data arrival time                                                 21.22

  clock CLK1 (rise edge)                                100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[2]/CK (DFFRX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.12      99.63
  data required time                                                99.63
  --------------------------------------------------------------------------
  data required time                                                99.63
  data arrival time                                                -21.22
  --------------------------------------------------------------------------
  slack (MET)                                                       78.41


  Startpoint: TX_IN_P[6] (input port clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Parity_Unit/Par_Bit_reg
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  TX_IN_P[6] (in)                                         0.14      20.14 r
  u_UART_TX_Top1/P_Data_UART[6] (UART_TX_Top)             0.00      20.14 r
  u_UART_TX_Top1/u_Parity_Unit/P_Data[6] (Parity_Unit)
                                                          0.00      20.14 r
  u_UART_TX_Top1/u_Parity_Unit/U3/Y (XNOR2X2M)            0.18      20.32 r
  u_UART_TX_Top1/u_Parity_Unit/U6/Y (XOR3XLM)             0.22      20.55 f
  u_UART_TX_Top1/u_Parity_Unit/U4/Y (XOR3XLM)             0.39      20.94 f
  u_UART_TX_Top1/u_Parity_Unit/Par_Bit_reg/D (DFFQX2M)
                                                          0.00      20.94 f
  data arrival time                                                 20.94

  clock CLK1 (rise edge)                                100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_UART_TX_Top1/u_Parity_Unit/Par_Bit_reg/CK (DFFQX2M)
                                                          0.00      99.75 r
  library setup time                                     -0.12      99.63
  data required time                                                99.63
  --------------------------------------------------------------------------
  data required time                                                99.63
  data arrival time                                                -20.94
  --------------------------------------------------------------------------
  slack (MET)                                                       78.69


  Startpoint: parity_enable
              (input port clocked by RXCLK)
  Endpoint: u_UART_TX_Top1/u_FSM/Current_State_reg[1]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  parity_enable (in)                                      0.13      20.13 r
  u_UART_TX_Top1/Par_En_UART (UART_TX_Top)                0.00      20.13 r
  u_UART_TX_Top1/u_FSM/Par_En (FSM)                       0.00      20.13 r
  u_UART_TX_Top1/u_FSM/U10/Y (AOI2B1X1M)                  0.23      20.36 r
  u_UART_TX_Top1/u_FSM/Current_State_reg[1]/D (DFFRX1M)
                                                          0.00      20.36 r
  data arrival time                                                 20.36

  clock CLK1 (rise edge)                                100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_UART_TX_Top1/u_FSM/Current_State_reg[1]/CK (DFFRX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.14      99.61
  data required time                                                99.61
  --------------------------------------------------------------------------
  data required time                                                99.61
  data arrival time                                                -20.36
  --------------------------------------------------------------------------
  slack (MET)                                                       79.25


  Startpoint: TX_IN_V (input port clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_FSM/Current_State_reg[0]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  TX_IN_V (in)                                            0.13      20.13 r
  u_UART_TX_Top1/Data_Valid_UART (UART_TX_Top)            0.00      20.13 r
  u_UART_TX_Top1/u_FSM/Data_Valid (FSM)                   0.00      20.13 r
  u_UART_TX_Top1/u_FSM/U9/Y (OAI2BB2X1M)                  0.16      20.29 r
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/D (DFFRX1M)
                                                          0.00      20.29 r
  data arrival time                                                 20.29

  clock CLK1 (rise edge)                                100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/CK (DFFRX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.14      99.61
  data required time                                                99.61
  --------------------------------------------------------------------------
  data required time                                                99.61
  data arrival time                                                -20.29
  --------------------------------------------------------------------------
  slack (MET)                                                       79.32


  Startpoint: u_UART_TX_Top1/u_FSM/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: TX_OUT_V (output port clocked by CLK1)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/QN (DFFRX1M)
                                                          0.54       0.54 r
  u_UART_TX_Top1/u_FSM/U7/Y (CLKXOR2X2M)                  0.30       0.84 r
  u_UART_TX_Top1/u_FSM/U8/Y (NAND2X2M)                    0.12       0.96 f
  u_UART_TX_Top1/u_FSM/U5/Y (NAND2XLM)                    0.17       1.13 r
  u_UART_TX_Top1/u_FSM/U3/Y (CLKINVX1M)                   0.36       1.48 f
  u_UART_TX_Top1/u_FSM/U4/Y (CLKINVX40M)                  9.78      11.27 r
  u_UART_TX_Top1/u_FSM/Busy (FSM)                         0.00      11.27 r
  u_UART_TX_Top1/Busy_UART (UART_TX_Top)                  0.00      11.27 r
  TX_OUT_V (out)                                          0.00      11.27 r
  data arrival time                                                 11.27

  clock CLK1 (rise edge)                                100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  output external delay                                 -20.00      79.75
  data required time                                                79.75
  --------------------------------------------------------------------------
  data required time                                                79.75
  data arrival time                                                -11.27
  --------------------------------------------------------------------------
  slack (MET)                                                       68.48


  Startpoint: u_UART_TX_Top1/u_FSM/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: TX_OUT_S (output port clocked by CLK1)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/QN (DFFRX1M)
                                                          0.54       0.54 r
  u_UART_TX_Top1/u_FSM/Mux_Sel[0] (FSM)                   0.00       0.54 r
  u_UART_TX_Top1/u_Mux_4/Mux_Sel[0] (Mux_4)               0.00       0.54 r
  u_UART_TX_Top1/u_Mux_4/U3/Y (INVX2M)                    0.14       0.68 f
  u_UART_TX_Top1/u_Mux_4/U6/Y (OAI21XLM)                  0.33       1.01 r
  u_UART_TX_Top1/u_Mux_4/TX_Out (Mux_4)                   0.00       1.01 r
  u_UART_TX_Top1/TX_Out_UART (UART_TX_Top)                0.00       1.01 r
  U1/Y (CLKINVX1M)                                        0.42       1.43 f
  U2/Y (CLKINVX40M)                                       9.79      11.21 r
  TX_OUT_S (out)                                          0.00      11.21 r
  data arrival time                                                 11.21

  clock CLK1 (rise edge)                                100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  output external delay                                 -20.00      79.75
  data required time                                                79.75
  --------------------------------------------------------------------------
  data required time                                                79.75
  data arrival time                                                -11.21
  --------------------------------------------------------------------------
  slack (MET)                                                       68.54


  Startpoint: u_RX1/u_Deserializer/Data_reg[6]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: RX_OUT_P[6]
            (output port clocked by RXCLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Deserializer/Data_reg[6]/CK (DFFRHQX1M)         0.00       0.00 r
  u_RX1/u_Deserializer/Data_reg[6]/Q (DFFRHQX1M)          0.24       0.24 r
  u_RX1/u_Deserializer/U4/Y (CLKINVX1M)                   0.11       0.35 f
  u_RX1/u_Deserializer/U3/Y (INVX2M)                      0.13       0.48 r
  u_RX1/u_Deserializer/Data[6] (Deserializer)             0.00       0.48 r
  u_RX1/U10/Y (CLKINVX1M)                                 0.40       0.89 f
  u_RX1/U12/Y (CLKINVX40M)                                9.80      10.69 r
  u_RX1/P_Data_Top[6] (RX)                                0.00      10.69 r
  RX_OUT_P[6] (out)                                       0.00      10.69 r
  data arrival time                                                 10.69

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  output external delay                                 -20.00      79.75
  data required time                                                79.75
  --------------------------------------------------------------------------
  data required time                                                79.75
  data arrival time                                                -10.69
  --------------------------------------------------------------------------
  slack (MET)                                                       69.06


  Startpoint: u_RX1/u_Deserializer/Data_reg[2]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: RX_OUT_P[2]
            (output port clocked by RXCLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Deserializer/Data_reg[2]/CK (DFFRHQX1M)         0.00       0.00 r
  u_RX1/u_Deserializer/Data_reg[2]/Q (DFFRHQX1M)          0.24       0.24 r
  u_RX1/u_Deserializer/U5/Y (CLKINVX1M)                   0.11       0.35 f
  u_RX1/u_Deserializer/U2/Y (INVX2M)                      0.13       0.48 r
  u_RX1/u_Deserializer/Data[2] (Deserializer)             0.00       0.48 r
  u_RX1/U7/Y (CLKINVX1M)                                  0.40       0.89 f
  u_RX1/U9/Y (CLKINVX40M)                                 9.80      10.69 r
  u_RX1/P_Data_Top[2] (RX)                                0.00      10.69 r
  RX_OUT_P[2] (out)                                       0.00      10.69 r
  data arrival time                                                 10.69

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  output external delay                                 -20.00      79.75
  data required time                                                79.75
  --------------------------------------------------------------------------
  data required time                                                79.75
  data arrival time                                                -10.69
  --------------------------------------------------------------------------
  slack (MET)                                                       69.06


  Startpoint: u_RX1/u_Deserializer/Data_reg[7]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: RX_OUT_P[7]
            (output port clocked by RXCLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Deserializer/Data_reg[7]/CK (DFFRHQX1M)         0.00       0.00 r
  u_RX1/u_Deserializer/Data_reg[7]/Q (DFFRHQX1M)          0.30       0.30 r
  u_RX1/u_Deserializer/Data[7] (Deserializer)             0.00       0.30 r
  u_RX1/U4/Y (CLKINVX1M)                                  0.42       0.72 f
  u_RX1/U6/Y (CLKINVX40M)                                 9.80      10.52 r
  u_RX1/P_Data_Top[7] (RX)                                0.00      10.52 r
  RX_OUT_P[7] (out)                                       0.00      10.52 r
  data arrival time                                                 10.52

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  output external delay                                 -20.00      79.75
  data required time                                                79.75
  --------------------------------------------------------------------------
  data required time                                                79.75
  data arrival time                                                -10.52
  --------------------------------------------------------------------------
  slack (MET)                                                       69.23


  Startpoint: u_RX1/u_Deserializer/Data_reg[3]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: RX_OUT_P[3]
            (output port clocked by RXCLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Deserializer/Data_reg[3]/CK (DFFRHQX1M)         0.00       0.00 r
  u_RX1/u_Deserializer/Data_reg[3]/Q (DFFRHQX1M)          0.30       0.30 r
  u_RX1/u_Deserializer/Data[3] (Deserializer)             0.00       0.30 r
  u_RX1/U1/Y (CLKINVX1M)                                  0.42       0.72 f
  u_RX1/U3/Y (CLKINVX40M)                                 9.80      10.52 r
  u_RX1/P_Data_Top[3] (RX)                                0.00      10.52 r
  RX_OUT_P[3] (out)                                       0.00      10.52 r
  data arrival time                                                 10.52

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  output external delay                                 -20.00      79.75
  data required time                                                79.75
  --------------------------------------------------------------------------
  data required time                                                79.75
  data arrival time                                                -10.52
  --------------------------------------------------------------------------
  slack (MET)                                                       69.23


  Startpoint: u_RX1/u_Deserializer/Data_reg[5]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: RX_OUT_P[5]
            (output port clocked by RXCLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Deserializer/Data_reg[5]/CK (DFFRHQX1M)         0.00       0.00 r
  u_RX1/u_Deserializer/Data_reg[5]/Q (DFFRHQX1M)          0.30       0.30 r
  u_RX1/u_Deserializer/Data[5] (Deserializer)             0.00       0.30 r
  u_RX1/U16/Y (CLKINVX1M)                                 0.42       0.72 f
  u_RX1/U18/Y (CLKINVX40M)                                9.80      10.52 r
  u_RX1/P_Data_Top[5] (RX)                                0.00      10.52 r
  RX_OUT_P[5] (out)                                       0.00      10.52 r
  data arrival time                                                 10.52

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  output external delay                                 -20.00      79.75
  data required time                                                79.75
  --------------------------------------------------------------------------
  data required time                                                79.75
  data arrival time                                                -10.52
  --------------------------------------------------------------------------
  slack (MET)                                                       69.23


  Startpoint: u_RX1/u_Deserializer/Data_reg[4]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: RX_OUT_P[4]
            (output port clocked by RXCLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Deserializer/Data_reg[4]/CK (DFFRHQX1M)         0.00       0.00 r
  u_RX1/u_Deserializer/Data_reg[4]/Q (DFFRHQX1M)          0.30       0.30 r
  u_RX1/u_Deserializer/Data[4] (Deserializer)             0.00       0.30 r
  u_RX1/U22/Y (CLKINVX1M)                                 0.42       0.72 f
  u_RX1/U24/Y (CLKINVX40M)                                9.80      10.52 r
  u_RX1/P_Data_Top[4] (RX)                                0.00      10.52 r
  RX_OUT_P[4] (out)                                       0.00      10.52 r
  data arrival time                                                 10.52

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  output external delay                                 -20.00      79.75
  data required time                                                79.75
  --------------------------------------------------------------------------
  data required time                                                79.75
  data arrival time                                                -10.52
  --------------------------------------------------------------------------
  slack (MET)                                                       69.23


  Startpoint: u_RX1/u_Deserializer/Data_reg[1]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: RX_OUT_P[1]
            (output port clocked by RXCLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Deserializer/Data_reg[1]/CK (DFFRHQX1M)         0.00       0.00 r
  u_RX1/u_Deserializer/Data_reg[1]/Q (DFFRHQX1M)          0.30       0.30 r
  u_RX1/u_Deserializer/Data[1] (Deserializer)             0.00       0.30 r
  u_RX1/U13/Y (CLKINVX1M)                                 0.42       0.72 f
  u_RX1/U15/Y (CLKINVX40M)                                9.80      10.52 r
  u_RX1/P_Data_Top[1] (RX)                                0.00      10.52 r
  RX_OUT_P[1] (out)                                       0.00      10.52 r
  data arrival time                                                 10.52

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  output external delay                                 -20.00      79.75
  data required time                                                79.75
  --------------------------------------------------------------------------
  data required time                                                79.75
  data arrival time                                                -10.52
  --------------------------------------------------------------------------
  slack (MET)                                                       69.23


  Startpoint: u_RX1/u_Deserializer/Data_reg[0]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: RX_OUT_P[0]
            (output port clocked by RXCLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Deserializer/Data_reg[0]/CK (DFFRHQX1M)         0.00       0.00 r
  u_RX1/u_Deserializer/Data_reg[0]/Q (DFFRHQX1M)          0.30       0.30 r
  u_RX1/u_Deserializer/Data[0] (Deserializer)             0.00       0.30 r
  u_RX1/U19/Y (CLKINVX1M)                                 0.42       0.72 f
  u_RX1/U21/Y (CLKINVX40M)                                9.80      10.52 r
  u_RX1/P_Data_Top[0] (RX)                                0.00      10.52 r
  RX_OUT_P[0] (out)                                       0.00      10.52 r
  data arrival time                                                 10.52

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  output external delay                                 -20.00      79.75
  data required time                                                79.75
  --------------------------------------------------------------------------
  data required time                                                79.75
  data arrival time                                                -10.52
  --------------------------------------------------------------------------
  slack (MET)                                                       69.23


  Startpoint: u_RX1/u_RX_FSM/data_valid_reg
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: RX_OUT_V (output port clocked by RXCLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_RX_FSM/data_valid_reg/CK (DFFSQX1M)             0.00       0.00 r
  u_RX1/u_RX_FSM/data_valid_reg/Q (DFFSQX1M)              0.31       0.31 r
  u_RX1/u_RX_FSM/U7/Y (CLKINVX1M)                         0.40       0.70 f
  u_RX1/u_RX_FSM/U6/Y (CLKINVX40M)                        9.80      10.50 r
  u_RX1/u_RX_FSM/data_valid (RX_FSM)                      0.00      10.50 r
  u_RX1/Data_Valid_Top (RX)                               0.00      10.50 r
  RX_OUT_V (out)                                          0.00      10.50 r
  data arrival time                                                 10.50

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  output external delay                                 -20.00      79.75
  data required time                                                79.75
  --------------------------------------------------------------------------
  data required time                                                79.75
  data arrival time                                                -10.50
  --------------------------------------------------------------------------
  slack (MET)                                                       69.25


  Startpoint: u_RX1/u_Deserializer/Data_reg[6]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Deserializer/Data_reg[6]/CK (DFFRHQX1M)         0.00       0.00 r
  u_RX1/u_Deserializer/Data_reg[6]/Q (DFFRHQX1M)          0.24       0.24 r
  u_RX1/u_Deserializer/U4/Y (CLKINVX1M)                   0.11       0.35 f
  u_RX1/u_Deserializer/U3/Y (INVX2M)                      0.13       0.48 r
  u_RX1/u_Deserializer/Data[6] (Deserializer)             0.00       0.48 r
  u_RX1/U10/Y (CLKINVX1M)                                 0.40       0.89 f
  u_RX1/U11/Y (INVXLM)                                    0.29       1.18 r
  u_RX1/u_RX_FSM/P_DATA[6] (RX_FSM)                       0.00       1.18 r
  u_RX1/u_RX_FSM/U5/Y (CLKXOR2X2M)                        0.26       1.44 f
  u_RX1/u_RX_FSM/U12/Y (XOR3XLM)                          0.23       1.67 f
  u_RX1/u_RX_FSM/U53/Y (XOR3XLM)                          0.40       2.07 f
  u_RX1/u_RX_FSM/U48/Y (OAI21X1M)                         0.25       2.32 r
  u_RX1/u_RX_FSM/Compared_bit (RX_FSM)                    0.00       2.32 r
  u_RX1/u_Error_Unit/Compared_bit (Error_Unit)            0.00       2.32 r
  u_RX1/u_Error_Unit/U4/Y (XNOR2X2M)                      0.19       2.51 r
  u_RX1/u_Error_Unit/U3/Y (NOR2BX2M)                      0.11       2.62 f
  u_RX1/u_Error_Unit/Error (Error_Unit)                   0.00       2.62 f
  u_RX1/u_RX_FSM/Error (RX_FSM)                           0.00       2.62 f
  u_RX1/u_RX_FSM/U26/Y (NOR2X1M)                          0.44       3.06 r
  u_RX1/u_RX_FSM/U18/Y (OAI21X1M)                         0.17       3.23 f
  u_RX1/u_RX_FSM/U17/Y (CLKNAND2X2M)                      0.13       3.36 r
  u_RX1/u_RX_FSM/counter_en (RX_FSM)                      0.00       3.36 r
  u_RX1/u_Counter_Unit/enable (Counter_Unit)              0.00       3.36 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/enable (Edge_Bit_Counter)
                                                          0.00       3.36 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U6/Y (NAND2BX2M)
                                                          0.22       3.58 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U3/Y (NOR2BX2M)
                                                          0.19       3.77 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[3]/D (DFFRQX1M)
                                                          0.00       3.77 r
  data arrival time                                                  3.77

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[3]/CK (DFFRQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.18      99.57
  data required time                                                99.57
  --------------------------------------------------------------------------
  data required time                                                99.57
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                       95.81


  Startpoint: u_RX1/u_Deserializer/Data_reg[6]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Deserializer/Data_reg[6]/CK (DFFRHQX1M)         0.00       0.00 r
  u_RX1/u_Deserializer/Data_reg[6]/Q (DFFRHQX1M)          0.24       0.24 r
  u_RX1/u_Deserializer/U4/Y (CLKINVX1M)                   0.11       0.35 f
  u_RX1/u_Deserializer/U3/Y (INVX2M)                      0.13       0.48 r
  u_RX1/u_Deserializer/Data[6] (Deserializer)             0.00       0.48 r
  u_RX1/U10/Y (CLKINVX1M)                                 0.40       0.89 f
  u_RX1/U11/Y (INVXLM)                                    0.29       1.18 r
  u_RX1/u_RX_FSM/P_DATA[6] (RX_FSM)                       0.00       1.18 r
  u_RX1/u_RX_FSM/U5/Y (CLKXOR2X2M)                        0.26       1.44 f
  u_RX1/u_RX_FSM/U12/Y (XOR3XLM)                          0.23       1.67 f
  u_RX1/u_RX_FSM/U53/Y (XOR3XLM)                          0.40       2.07 f
  u_RX1/u_RX_FSM/U48/Y (OAI21X1M)                         0.25       2.32 r
  u_RX1/u_RX_FSM/Compared_bit (RX_FSM)                    0.00       2.32 r
  u_RX1/u_Error_Unit/Compared_bit (Error_Unit)            0.00       2.32 r
  u_RX1/u_Error_Unit/U4/Y (XNOR2X2M)                      0.19       2.51 r
  u_RX1/u_Error_Unit/U3/Y (NOR2BX2M)                      0.11       2.62 f
  u_RX1/u_Error_Unit/Error (Error_Unit)                   0.00       2.62 f
  u_RX1/u_RX_FSM/Error (RX_FSM)                           0.00       2.62 f
  u_RX1/u_RX_FSM/U26/Y (NOR2X1M)                          0.44       3.06 r
  u_RX1/u_RX_FSM/U18/Y (OAI21X1M)                         0.17       3.23 f
  u_RX1/u_RX_FSM/U17/Y (CLKNAND2X2M)                      0.13       3.36 r
  u_RX1/u_RX_FSM/counter_en (RX_FSM)                      0.00       3.36 r
  u_RX1/u_Counter_Unit/enable (Counter_Unit)              0.00       3.36 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/enable (Edge_Bit_Counter)
                                                          0.00       3.36 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U6/Y (NAND2BX2M)
                                                          0.22       3.58 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U4/Y (NOR2BX2M)
                                                          0.19       3.77 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[2]/D (DFFRQX1M)
                                                          0.00       3.77 r
  data arrival time                                                  3.77

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[2]/CK (DFFRQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.18      99.57
  data required time                                                99.57
  --------------------------------------------------------------------------
  data required time                                                99.57
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                       95.81


  Startpoint: u_RX1/u_Deserializer/Data_reg[6]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[4]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Deserializer/Data_reg[6]/CK (DFFRHQX1M)         0.00       0.00 r
  u_RX1/u_Deserializer/Data_reg[6]/Q (DFFRHQX1M)          0.24       0.24 r
  u_RX1/u_Deserializer/U4/Y (CLKINVX1M)                   0.11       0.35 f
  u_RX1/u_Deserializer/U3/Y (INVX2M)                      0.13       0.48 r
  u_RX1/u_Deserializer/Data[6] (Deserializer)             0.00       0.48 r
  u_RX1/U10/Y (CLKINVX1M)                                 0.40       0.89 f
  u_RX1/U11/Y (INVXLM)                                    0.29       1.18 r
  u_RX1/u_RX_FSM/P_DATA[6] (RX_FSM)                       0.00       1.18 r
  u_RX1/u_RX_FSM/U5/Y (CLKXOR2X2M)                        0.26       1.44 f
  u_RX1/u_RX_FSM/U12/Y (XOR3XLM)                          0.23       1.67 f
  u_RX1/u_RX_FSM/U53/Y (XOR3XLM)                          0.40       2.07 f
  u_RX1/u_RX_FSM/U48/Y (OAI21X1M)                         0.25       2.32 r
  u_RX1/u_RX_FSM/Compared_bit (RX_FSM)                    0.00       2.32 r
  u_RX1/u_Error_Unit/Compared_bit (Error_Unit)            0.00       2.32 r
  u_RX1/u_Error_Unit/U4/Y (XNOR2X2M)                      0.19       2.51 r
  u_RX1/u_Error_Unit/U3/Y (NOR2BX2M)                      0.11       2.62 f
  u_RX1/u_Error_Unit/Error (Error_Unit)                   0.00       2.62 f
  u_RX1/u_RX_FSM/Error (RX_FSM)                           0.00       2.62 f
  u_RX1/u_RX_FSM/U26/Y (NOR2X1M)                          0.44       3.06 r
  u_RX1/u_RX_FSM/U18/Y (OAI21X1M)                         0.17       3.23 f
  u_RX1/u_RX_FSM/U17/Y (CLKNAND2X2M)                      0.13       3.36 r
  u_RX1/u_RX_FSM/counter_en (RX_FSM)                      0.00       3.36 r
  u_RX1/u_Counter_Unit/enable (Counter_Unit)              0.00       3.36 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/enable (Edge_Bit_Counter)
                                                          0.00       3.36 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U6/Y (NAND2BX2M)
                                                          0.22       3.58 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U7/Y (NOR2X2M)
                                                          0.18       3.76 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[4]/D (DFFRQX1M)
                                                          0.00       3.76 r
  data arrival time                                                  3.76

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[4]/CK (DFFRQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.18      99.57
  data required time                                                99.57
  --------------------------------------------------------------------------
  data required time                                                99.57
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                       95.81


  Startpoint: u_RX1/u_Deserializer/Data_reg[6]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Deserializer/Data_reg[6]/CK (DFFRHQX1M)         0.00       0.00 r
  u_RX1/u_Deserializer/Data_reg[6]/Q (DFFRHQX1M)          0.24       0.24 r
  u_RX1/u_Deserializer/U4/Y (CLKINVX1M)                   0.11       0.35 f
  u_RX1/u_Deserializer/U3/Y (INVX2M)                      0.13       0.48 r
  u_RX1/u_Deserializer/Data[6] (Deserializer)             0.00       0.48 r
  u_RX1/U10/Y (CLKINVX1M)                                 0.40       0.89 f
  u_RX1/U11/Y (INVXLM)                                    0.29       1.18 r
  u_RX1/u_RX_FSM/P_DATA[6] (RX_FSM)                       0.00       1.18 r
  u_RX1/u_RX_FSM/U5/Y (CLKXOR2X2M)                        0.26       1.44 f
  u_RX1/u_RX_FSM/U12/Y (XOR3XLM)                          0.23       1.67 f
  u_RX1/u_RX_FSM/U53/Y (XOR3XLM)                          0.40       2.07 f
  u_RX1/u_RX_FSM/U48/Y (OAI21X1M)                         0.25       2.32 r
  u_RX1/u_RX_FSM/Compared_bit (RX_FSM)                    0.00       2.32 r
  u_RX1/u_Error_Unit/Compared_bit (Error_Unit)            0.00       2.32 r
  u_RX1/u_Error_Unit/U4/Y (XNOR2X2M)                      0.19       2.51 r
  u_RX1/u_Error_Unit/U3/Y (NOR2BX2M)                      0.11       2.62 f
  u_RX1/u_Error_Unit/Error (Error_Unit)                   0.00       2.62 f
  u_RX1/u_RX_FSM/Error (RX_FSM)                           0.00       2.62 f
  u_RX1/u_RX_FSM/U26/Y (NOR2X1M)                          0.44       3.06 r
  u_RX1/u_RX_FSM/U18/Y (OAI21X1M)                         0.17       3.23 f
  u_RX1/u_RX_FSM/U17/Y (CLKNAND2X2M)                      0.13       3.36 r
  u_RX1/u_RX_FSM/counter_en (RX_FSM)                      0.00       3.36 r
  u_RX1/u_Counter_Unit/enable (Counter_Unit)              0.00       3.36 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/enable (Edge_Bit_Counter)
                                                          0.00       3.36 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U6/Y (NAND2BX2M)
                                                          0.22       3.58 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U5/Y (NOR2BX2M)
                                                          0.19       3.77 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[1]/D (DFFRHQX1M)
                                                          0.00       3.77 r
  data arrival time                                                  3.77

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[1]/CK (DFFRHQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.13      99.62
  data required time                                                99.62
  --------------------------------------------------------------------------
  data required time                                                99.62
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                       95.85


  Startpoint: u_RX1/u_Deserializer/Data_reg[6]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Deserializer/Data_reg[6]/CK (DFFRHQX1M)         0.00       0.00 r
  u_RX1/u_Deserializer/Data_reg[6]/Q (DFFRHQX1M)          0.24       0.24 r
  u_RX1/u_Deserializer/U4/Y (CLKINVX1M)                   0.11       0.35 f
  u_RX1/u_Deserializer/U3/Y (INVX2M)                      0.13       0.48 r
  u_RX1/u_Deserializer/Data[6] (Deserializer)             0.00       0.48 r
  u_RX1/U10/Y (CLKINVX1M)                                 0.40       0.89 f
  u_RX1/U11/Y (INVXLM)                                    0.29       1.18 r
  u_RX1/u_RX_FSM/P_DATA[6] (RX_FSM)                       0.00       1.18 r
  u_RX1/u_RX_FSM/U5/Y (CLKXOR2X2M)                        0.26       1.44 f
  u_RX1/u_RX_FSM/U12/Y (XOR3XLM)                          0.23       1.67 f
  u_RX1/u_RX_FSM/U53/Y (XOR3XLM)                          0.40       2.07 f
  u_RX1/u_RX_FSM/U48/Y (OAI21X1M)                         0.25       2.32 r
  u_RX1/u_RX_FSM/Compared_bit (RX_FSM)                    0.00       2.32 r
  u_RX1/u_Error_Unit/Compared_bit (Error_Unit)            0.00       2.32 r
  u_RX1/u_Error_Unit/U4/Y (XNOR2X2M)                      0.19       2.51 r
  u_RX1/u_Error_Unit/U3/Y (NOR2BX2M)                      0.11       2.62 f
  u_RX1/u_Error_Unit/Error (Error_Unit)                   0.00       2.62 f
  u_RX1/u_RX_FSM/Error (RX_FSM)                           0.00       2.62 f
  u_RX1/u_RX_FSM/U26/Y (NOR2X1M)                          0.44       3.06 r
  u_RX1/u_RX_FSM/U18/Y (OAI21X1M)                         0.17       3.23 f
  u_RX1/u_RX_FSM/U17/Y (CLKNAND2X2M)                      0.13       3.36 r
  u_RX1/u_RX_FSM/counter_en (RX_FSM)                      0.00       3.36 r
  u_RX1/u_Counter_Unit/enable (Counter_Unit)              0.00       3.36 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/enable (Edge_Bit_Counter)
                                                          0.00       3.36 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U6/Y (NAND2BX2M)
                                                          0.22       3.58 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U9/Y (NOR2X2M)
                                                          0.19       3.77 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]/D (DFFRHQX1M)
                                                          0.00       3.77 r
  data arrival time                                                  3.77

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]/CK (DFFRHQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.13      99.62
  data required time                                                99.62
  --------------------------------------------------------------------------
  data required time                                                99.62
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                       95.85


  Startpoint: u_RX1/u_Deserializer/Data_reg[6]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_RX_FSM/CurrentState_reg[0]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Deserializer/Data_reg[6]/CK (DFFRHQX1M)         0.00       0.00 r
  u_RX1/u_Deserializer/Data_reg[6]/Q (DFFRHQX1M)          0.24       0.24 r
  u_RX1/u_Deserializer/U4/Y (CLKINVX1M)                   0.11       0.35 f
  u_RX1/u_Deserializer/U3/Y (INVX2M)                      0.13       0.48 r
  u_RX1/u_Deserializer/Data[6] (Deserializer)             0.00       0.48 r
  u_RX1/U10/Y (CLKINVX1M)                                 0.40       0.89 f
  u_RX1/U11/Y (INVXLM)                                    0.29       1.18 r
  u_RX1/u_RX_FSM/P_DATA[6] (RX_FSM)                       0.00       1.18 r
  u_RX1/u_RX_FSM/U5/Y (CLKXOR2X2M)                        0.26       1.44 f
  u_RX1/u_RX_FSM/U12/Y (XOR3XLM)                          0.23       1.67 f
  u_RX1/u_RX_FSM/U53/Y (XOR3XLM)                          0.40       2.07 f
  u_RX1/u_RX_FSM/U48/Y (OAI21X1M)                         0.25       2.32 r
  u_RX1/u_RX_FSM/Compared_bit (RX_FSM)                    0.00       2.32 r
  u_RX1/u_Error_Unit/Compared_bit (Error_Unit)            0.00       2.32 r
  u_RX1/u_Error_Unit/U4/Y (XNOR2X2M)                      0.19       2.51 r
  u_RX1/u_Error_Unit/U3/Y (NOR2BX2M)                      0.11       2.62 f
  u_RX1/u_Error_Unit/Error (Error_Unit)                   0.00       2.62 f
  u_RX1/u_RX_FSM/Error (RX_FSM)                           0.00       2.62 f
  u_RX1/u_RX_FSM/U26/Y (NOR2X1M)                          0.44       3.06 r
  u_RX1/u_RX_FSM/U25/Y (AOI21X1M)                         0.13       3.19 f
  u_RX1/u_RX_FSM/U24/Y (NAND3X1M)                         0.15       3.34 r
  u_RX1/u_RX_FSM/CurrentState_reg[0]/D (DFFRQX1M)         0.00       3.34 r
  data arrival time                                                  3.34

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_RX_FSM/CurrentState_reg[0]/CK (DFFRQX1M)        0.00      99.75 r
  library setup time                                     -0.17      99.58
  data required time                                                99.58
  --------------------------------------------------------------------------
  data required time                                                99.58
  data arrival time                                                 -3.34
  --------------------------------------------------------------------------
  slack (MET)                                                       96.24


  Startpoint: u_RX1/u_Deserializer/Data_reg[6]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_RX_FSM/CurrentState_reg[1]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Deserializer/Data_reg[6]/CK (DFFRHQX1M)         0.00       0.00 r
  u_RX1/u_Deserializer/Data_reg[6]/Q (DFFRHQX1M)          0.24       0.24 r
  u_RX1/u_Deserializer/U4/Y (CLKINVX1M)                   0.11       0.35 f
  u_RX1/u_Deserializer/U3/Y (INVX2M)                      0.13       0.48 r
  u_RX1/u_Deserializer/Data[6] (Deserializer)             0.00       0.48 r
  u_RX1/U10/Y (CLKINVX1M)                                 0.40       0.89 f
  u_RX1/U11/Y (INVXLM)                                    0.29       1.18 r
  u_RX1/u_RX_FSM/P_DATA[6] (RX_FSM)                       0.00       1.18 r
  u_RX1/u_RX_FSM/U5/Y (CLKXOR2X2M)                        0.26       1.44 f
  u_RX1/u_RX_FSM/U12/Y (XOR3XLM)                          0.23       1.67 f
  u_RX1/u_RX_FSM/U53/Y (XOR3XLM)                          0.40       2.07 f
  u_RX1/u_RX_FSM/U48/Y (OAI21X1M)                         0.25       2.32 r
  u_RX1/u_RX_FSM/Compared_bit (RX_FSM)                    0.00       2.32 r
  u_RX1/u_Error_Unit/Compared_bit (Error_Unit)            0.00       2.32 r
  u_RX1/u_Error_Unit/U4/Y (XNOR2X2M)                      0.19       2.51 r
  u_RX1/u_Error_Unit/U3/Y (NOR2BX2M)                      0.11       2.62 f
  u_RX1/u_Error_Unit/Error (Error_Unit)                   0.00       2.62 f
  u_RX1/u_RX_FSM/Error (RX_FSM)                           0.00       2.62 f
  u_RX1/u_RX_FSM/U26/Y (NOR2X1M)                          0.44       3.06 r
  u_RX1/u_RX_FSM/U20/Y (OAI2B11X1M)                       0.24       3.30 r
  u_RX1/u_RX_FSM/CurrentState_reg[1]/D (DFFRX1M)          0.00       3.30 r
  data arrival time                                                  3.30

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_RX_FSM/CurrentState_reg[1]/CK (DFFRX1M)         0.00      99.75 r
  library setup time                                     -0.14      99.61
  data required time                                                99.61
  --------------------------------------------------------------------------
  data required time                                                99.61
  data arrival time                                                 -3.30
  --------------------------------------------------------------------------
  slack (MET)                                                       96.31


  Startpoint: u_RX1/u_Deserializer/Data_reg[6]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_RX_FSM/data_valid_reg
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Deserializer/Data_reg[6]/CK (DFFRHQX1M)         0.00       0.00 r
  u_RX1/u_Deserializer/Data_reg[6]/Q (DFFRHQX1M)          0.24       0.24 r
  u_RX1/u_Deserializer/U4/Y (CLKINVX1M)                   0.11       0.35 f
  u_RX1/u_Deserializer/U3/Y (INVX2M)                      0.13       0.48 r
  u_RX1/u_Deserializer/Data[6] (Deserializer)             0.00       0.48 r
  u_RX1/U10/Y (CLKINVX1M)                                 0.40       0.89 f
  u_RX1/U11/Y (INVXLM)                                    0.29       1.18 r
  u_RX1/u_RX_FSM/P_DATA[6] (RX_FSM)                       0.00       1.18 r
  u_RX1/u_RX_FSM/U5/Y (CLKXOR2X2M)                        0.26       1.44 f
  u_RX1/u_RX_FSM/U12/Y (XOR3XLM)                          0.23       1.67 f
  u_RX1/u_RX_FSM/U53/Y (XOR3XLM)                          0.40       2.07 f
  u_RX1/u_RX_FSM/U48/Y (OAI21X1M)                         0.25       2.32 r
  u_RX1/u_RX_FSM/Compared_bit (RX_FSM)                    0.00       2.32 r
  u_RX1/u_Error_Unit/Compared_bit (Error_Unit)            0.00       2.32 r
  u_RX1/u_Error_Unit/U4/Y (XNOR2X2M)                      0.13       2.45 f
  u_RX1/u_Error_Unit/U3/Y (NOR2BX2M)                      0.25       2.71 r
  u_RX1/u_Error_Unit/Error (Error_Unit)                   0.00       2.71 r
  u_RX1/u_RX_FSM/Error (RX_FSM)                           0.00       2.71 r
  u_RX1/u_RX_FSM/U15/Y (OAI211X1M)                        0.17       2.88 f
  u_RX1/u_RX_FSM/U14/Y (OAI2BB1X1M)                       0.22       3.10 f
  u_RX1/u_RX_FSM/data_valid_reg/D (DFFSQX1M)              0.00       3.10 f
  data arrival time                                                  3.10

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_RX_FSM/data_valid_reg/CK (DFFSQX1M)             0.00      99.75 r
  library setup time                                     -0.15      99.60
  data required time                                                99.60
  --------------------------------------------------------------------------
  data required time                                                99.60
  data arrival time                                                 -3.10
  --------------------------------------------------------------------------
  slack (MET)                                                       96.50


  Startpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Deserializer/Data_reg[1]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[2]/Q (DFFRQX1M)
                                                          0.59       0.59 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt[2] (Edge_Bit_Counter)
                                                          0.00       0.59 r
  u_RX1/u_Counter_Unit/edge_cnt[2] (Counter_Unit)         0.00       0.59 r
  u_RX1/u_RX_FSM/edge_cnt[2] (RX_FSM)                     0.00       0.59 r
  u_RX1/u_RX_FSM/U46/Y (CLKINVX1M)                        0.26       0.85 f
  u_RX1/u_RX_FSM/U9/Y (OAI31X2M)                          0.45       1.30 r
  u_RX1/u_RX_FSM/U43/Y (CLKINVX1M)                        0.26       1.55 f
  u_RX1/u_RX_FSM/U16/Y (NOR2X1M)                          0.39       1.95 r
  u_RX1/u_RX_FSM/deser_en (RX_FSM)                        0.00       1.95 r
  u_RX1/u_Deserializer/deser_en (Deserializer)            0.00       1.95 r
  u_RX1/u_Deserializer/U26/Y (NAND2BX2M)                  0.26       2.21 f
  u_RX1/u_Deserializer/U18/Y (NAND2BX1M)                  0.43       2.63 f
  u_RX1/u_Deserializer/U20/Y (OAI21BX1M)                  0.30       2.94 r
  u_RX1/u_Deserializer/Data_reg[1]/D (DFFRHQX1M)          0.00       2.94 r
  data arrival time                                                  2.94

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Deserializer/Data_reg[1]/CK (DFFRHQX1M)         0.00      99.75 r
  library setup time                                     -0.13      99.62
  data required time                                                99.62
  --------------------------------------------------------------------------
  data required time                                                99.62
  data arrival time                                                 -2.94
  --------------------------------------------------------------------------
  slack (MET)                                                       96.68


  Startpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Deserializer/Data_reg[2]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[2]/Q (DFFRQX1M)
                                                          0.59       0.59 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt[2] (Edge_Bit_Counter)
                                                          0.00       0.59 r
  u_RX1/u_Counter_Unit/edge_cnt[2] (Counter_Unit)         0.00       0.59 r
  u_RX1/u_RX_FSM/edge_cnt[2] (RX_FSM)                     0.00       0.59 r
  u_RX1/u_RX_FSM/U46/Y (CLKINVX1M)                        0.26       0.85 f
  u_RX1/u_RX_FSM/U9/Y (OAI31X2M)                          0.45       1.30 r
  u_RX1/u_RX_FSM/U43/Y (CLKINVX1M)                        0.26       1.55 f
  u_RX1/u_RX_FSM/U16/Y (NOR2X1M)                          0.39       1.95 r
  u_RX1/u_RX_FSM/deser_en (RX_FSM)                        0.00       1.95 r
  u_RX1/u_Deserializer/deser_en (Deserializer)            0.00       1.95 r
  u_RX1/u_Deserializer/U26/Y (NAND2BX2M)                  0.26       2.21 f
  u_RX1/u_Deserializer/U18/Y (NAND2BX1M)                  0.43       2.63 f
  u_RX1/u_Deserializer/U22/Y (OAI21BX1M)                  0.30       2.94 r
  u_RX1/u_Deserializer/Data_reg[2]/D (DFFRHQX1M)          0.00       2.94 r
  data arrival time                                                  2.94

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Deserializer/Data_reg[2]/CK (DFFRHQX1M)         0.00      99.75 r
  library setup time                                     -0.13      99.62
  data required time                                                99.62
  --------------------------------------------------------------------------
  data required time                                                99.62
  data arrival time                                                 -2.94
  --------------------------------------------------------------------------
  slack (MET)                                                       96.68


  Startpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Deserializer/Data_reg[3]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[2]/Q (DFFRQX1M)
                                                          0.59       0.59 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt[2] (Edge_Bit_Counter)
                                                          0.00       0.59 r
  u_RX1/u_Counter_Unit/edge_cnt[2] (Counter_Unit)         0.00       0.59 r
  u_RX1/u_RX_FSM/edge_cnt[2] (RX_FSM)                     0.00       0.59 r
  u_RX1/u_RX_FSM/U46/Y (CLKINVX1M)                        0.26       0.85 f
  u_RX1/u_RX_FSM/U9/Y (OAI31X2M)                          0.45       1.30 r
  u_RX1/u_RX_FSM/U43/Y (CLKINVX1M)                        0.26       1.55 f
  u_RX1/u_RX_FSM/U16/Y (NOR2X1M)                          0.39       1.95 r
  u_RX1/u_RX_FSM/deser_en (RX_FSM)                        0.00       1.95 r
  u_RX1/u_Deserializer/deser_en (Deserializer)            0.00       1.95 r
  u_RX1/u_Deserializer/U26/Y (NAND2BX2M)                  0.26       2.21 f
  u_RX1/u_Deserializer/U18/Y (NAND2BX1M)                  0.43       2.63 f
  u_RX1/u_Deserializer/U15/Y (OAI21BX1M)                  0.30       2.94 r
  u_RX1/u_Deserializer/Data_reg[3]/D (DFFRHQX1M)          0.00       2.94 r
  data arrival time                                                  2.94

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Deserializer/Data_reg[3]/CK (DFFRHQX1M)         0.00      99.75 r
  library setup time                                     -0.13      99.62
  data required time                                                99.62
  --------------------------------------------------------------------------
  data required time                                                99.62
  data arrival time                                                 -2.94
  --------------------------------------------------------------------------
  slack (MET)                                                       96.68


  Startpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Deserializer/Data_reg[0]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[2]/Q (DFFRQX1M)
                                                          0.59       0.59 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt[2] (Edge_Bit_Counter)
                                                          0.00       0.59 r
  u_RX1/u_Counter_Unit/edge_cnt[2] (Counter_Unit)         0.00       0.59 r
  u_RX1/u_RX_FSM/edge_cnt[2] (RX_FSM)                     0.00       0.59 r
  u_RX1/u_RX_FSM/U46/Y (CLKINVX1M)                        0.26       0.85 f
  u_RX1/u_RX_FSM/U9/Y (OAI31X2M)                          0.45       1.30 r
  u_RX1/u_RX_FSM/U43/Y (CLKINVX1M)                        0.26       1.55 f
  u_RX1/u_RX_FSM/U16/Y (NOR2X1M)                          0.39       1.95 r
  u_RX1/u_RX_FSM/deser_en (RX_FSM)                        0.00       1.95 r
  u_RX1/u_Deserializer/deser_en (Deserializer)            0.00       1.95 r
  u_RX1/u_Deserializer/U26/Y (NAND2BX2M)                  0.26       2.21 f
  u_RX1/u_Deserializer/U18/Y (NAND2BX1M)                  0.43       2.63 f
  u_RX1/u_Deserializer/U12/Y (OAI21BX1M)                  0.28       2.92 r
  u_RX1/u_Deserializer/Data_reg[0]/D (DFFRHQX1M)          0.00       2.92 r
  data arrival time                                                  2.92

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Deserializer/Data_reg[0]/CK (DFFRHQX1M)         0.00      99.75 r
  library setup time                                     -0.13      99.62
  data required time                                                99.62
  --------------------------------------------------------------------------
  data required time                                                99.62
  data arrival time                                                 -2.92
  --------------------------------------------------------------------------
  slack (MET)                                                       96.70


  Startpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Deserializer/Data_reg[7]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[2]/Q (DFFRQX1M)
                                                          0.59       0.59 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt[2] (Edge_Bit_Counter)
                                                          0.00       0.59 r
  u_RX1/u_Counter_Unit/edge_cnt[2] (Counter_Unit)         0.00       0.59 r
  u_RX1/u_RX_FSM/edge_cnt[2] (RX_FSM)                     0.00       0.59 r
  u_RX1/u_RX_FSM/U46/Y (CLKINVX1M)                        0.26       0.85 f
  u_RX1/u_RX_FSM/U9/Y (OAI31X2M)                          0.45       1.30 r
  u_RX1/u_RX_FSM/U43/Y (CLKINVX1M)                        0.26       1.55 f
  u_RX1/u_RX_FSM/U16/Y (NOR2X1M)                          0.39       1.95 r
  u_RX1/u_RX_FSM/deser_en (RX_FSM)                        0.00       1.95 r
  u_RX1/u_Deserializer/deser_en (Deserializer)            0.00       1.95 r
  u_RX1/u_Deserializer/U25/Y (NAND2X2M)                   0.26       2.21 f
  u_RX1/u_Deserializer/U17/Y (NAND2BX2M)                  0.30       2.51 f
  u_RX1/u_Deserializer/U23/Y (OAI21BX1M)                  0.25       2.76 r
  u_RX1/u_Deserializer/Data_reg[7]/D (DFFRHQX1M)          0.00       2.76 r
  data arrival time                                                  2.76

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Deserializer/Data_reg[7]/CK (DFFRHQX1M)         0.00      99.75 r
  library setup time                                     -0.13      99.62
  data required time                                                99.62
  --------------------------------------------------------------------------
  data required time                                                99.62
  data arrival time                                                 -2.76
  --------------------------------------------------------------------------
  slack (MET)                                                       96.86


  Startpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Deserializer/Data_reg[4]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[2]/Q (DFFRQX1M)
                                                          0.59       0.59 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt[2] (Edge_Bit_Counter)
                                                          0.00       0.59 r
  u_RX1/u_Counter_Unit/edge_cnt[2] (Counter_Unit)         0.00       0.59 r
  u_RX1/u_RX_FSM/edge_cnt[2] (RX_FSM)                     0.00       0.59 r
  u_RX1/u_RX_FSM/U46/Y (CLKINVX1M)                        0.26       0.85 f
  u_RX1/u_RX_FSM/U9/Y (OAI31X2M)                          0.45       1.30 r
  u_RX1/u_RX_FSM/U43/Y (CLKINVX1M)                        0.26       1.55 f
  u_RX1/u_RX_FSM/U16/Y (NOR2X1M)                          0.39       1.95 r
  u_RX1/u_RX_FSM/deser_en (RX_FSM)                        0.00       1.95 r
  u_RX1/u_Deserializer/deser_en (Deserializer)            0.00       1.95 r
  u_RX1/u_Deserializer/U25/Y (NAND2X2M)                   0.26       2.21 f
  u_RX1/u_Deserializer/U17/Y (NAND2BX2M)                  0.30       2.51 f
  u_RX1/u_Deserializer/U13/Y (OAI21BX1M)                  0.25       2.76 r
  u_RX1/u_Deserializer/Data_reg[4]/D (DFFRHQX1M)          0.00       2.76 r
  data arrival time                                                  2.76

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Deserializer/Data_reg[4]/CK (DFFRHQX1M)         0.00      99.75 r
  library setup time                                     -0.13      99.62
  data required time                                                99.62
  --------------------------------------------------------------------------
  data required time                                                99.62
  data arrival time                                                 -2.76
  --------------------------------------------------------------------------
  slack (MET)                                                       96.86


  Startpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Deserializer/Data_reg[5]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[2]/Q (DFFRQX1M)
                                                          0.59       0.59 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt[2] (Edge_Bit_Counter)
                                                          0.00       0.59 r
  u_RX1/u_Counter_Unit/edge_cnt[2] (Counter_Unit)         0.00       0.59 r
  u_RX1/u_RX_FSM/edge_cnt[2] (RX_FSM)                     0.00       0.59 r
  u_RX1/u_RX_FSM/U46/Y (CLKINVX1M)                        0.26       0.85 f
  u_RX1/u_RX_FSM/U9/Y (OAI31X2M)                          0.45       1.30 r
  u_RX1/u_RX_FSM/U43/Y (CLKINVX1M)                        0.26       1.55 f
  u_RX1/u_RX_FSM/U16/Y (NOR2X1M)                          0.39       1.95 r
  u_RX1/u_RX_FSM/deser_en (RX_FSM)                        0.00       1.95 r
  u_RX1/u_Deserializer/deser_en (Deserializer)            0.00       1.95 r
  u_RX1/u_Deserializer/U25/Y (NAND2X2M)                   0.26       2.21 f
  u_RX1/u_Deserializer/U17/Y (NAND2BX2M)                  0.30       2.51 f
  u_RX1/u_Deserializer/U21/Y (OAI21BX1M)                  0.25       2.76 r
  u_RX1/u_Deserializer/Data_reg[5]/D (DFFRHQX1M)          0.00       2.76 r
  data arrival time                                                  2.76

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Deserializer/Data_reg[5]/CK (DFFRHQX1M)         0.00      99.75 r
  library setup time                                     -0.13      99.62
  data required time                                                99.62
  --------------------------------------------------------------------------
  data required time                                                99.62
  data arrival time                                                 -2.76
  --------------------------------------------------------------------------
  slack (MET)                                                       96.86


  Startpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Deserializer/Data_reg[6]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[2]/Q (DFFRQX1M)
                                                          0.59       0.59 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt[2] (Edge_Bit_Counter)
                                                          0.00       0.59 r
  u_RX1/u_Counter_Unit/edge_cnt[2] (Counter_Unit)         0.00       0.59 r
  u_RX1/u_RX_FSM/edge_cnt[2] (RX_FSM)                     0.00       0.59 r
  u_RX1/u_RX_FSM/U46/Y (CLKINVX1M)                        0.26       0.85 f
  u_RX1/u_RX_FSM/U9/Y (OAI31X2M)                          0.45       1.30 r
  u_RX1/u_RX_FSM/U43/Y (CLKINVX1M)                        0.26       1.55 f
  u_RX1/u_RX_FSM/U16/Y (NOR2X1M)                          0.39       1.95 r
  u_RX1/u_RX_FSM/deser_en (RX_FSM)                        0.00       1.95 r
  u_RX1/u_Deserializer/deser_en (Deserializer)            0.00       1.95 r
  u_RX1/u_Deserializer/U25/Y (NAND2X2M)                   0.26       2.21 f
  u_RX1/u_Deserializer/U17/Y (NAND2BX2M)                  0.30       2.51 f
  u_RX1/u_Deserializer/U14/Y (OAI21BX1M)                  0.25       2.76 r
  u_RX1/u_Deserializer/Data_reg[6]/D (DFFRHQX1M)          0.00       2.76 r
  data arrival time                                                  2.76

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Deserializer/Data_reg[6]/CK (DFFRHQX1M)         0.00      99.75 r
  library setup time                                     -0.13      99.62
  data required time                                                99.62
  --------------------------------------------------------------------------
  data required time                                                99.62
  data arrival time                                                 -2.76
  --------------------------------------------------------------------------
  slack (MET)                                                       96.86


  Startpoint: u_RX1/u_RX_FSM/CurrentState_reg[2]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_RX_FSM/CurrentState_reg[2]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_RX_FSM/CurrentState_reg[2]/CK (DFFRQX1M)        0.00       0.00 r
  u_RX1/u_RX_FSM/CurrentState_reg[2]/Q (DFFRQX1M)         0.39       0.39 f
  u_RX1/u_RX_FSM/U52/Y (CLKINVX1M)                        0.29       0.68 r
  u_RX1/u_RX_FSM/U30/Y (NAND3X1M)                         0.43       1.10 f
  u_RX1/u_RX_FSM/U27/Y (CLKINVX1M)                        0.41       1.51 r
  u_RX1/u_RX_FSM/bits_counter_en (RX_FSM)                 0.00       1.51 r
  u_RX1/u_Counter_Unit/Data_enable (Counter_Unit)         0.00       1.51 r
  u_RX1/u_Counter_Unit/U1/Y (AND2X2M)                     0.20       1.71 r
  u_RX1/u_Counter_Unit/u_Bits_Counter/enable (Bits_Counter)
                                                          0.00       1.71 r
  u_RX1/u_Counter_Unit/u_Bits_Counter/U4/Y (NAND2X2M)     0.17       1.87 f
  u_RX1/u_Counter_Unit/u_Bits_Counter/U3/Y (NOR3BX2M)     0.39       2.27 r
  u_RX1/u_Counter_Unit/u_Bits_Counter/finish (Bits_Counter)
                                                          0.00       2.27 r
  u_RX1/u_Counter_Unit/Finish_data (Counter_Unit)         0.00       2.27 r
  u_RX1/u_RX_FSM/data_finish_flag (RX_FSM)                0.00       2.27 r
  u_RX1/u_RX_FSM/U19/Y (OAI2BB1X1M)                       0.16       2.43 r
  u_RX1/u_RX_FSM/CurrentState_reg[2]/D (DFFRQX1M)         0.00       2.43 r
  data arrival time                                                  2.43

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_RX_FSM/CurrentState_reg[2]/CK (DFFRQX1M)        0.00      99.75 r
  library setup time                                     -0.17      99.58
  data required time                                                99.58
  --------------------------------------------------------------------------
  data required time                                                99.58
  data arrival time                                                 -2.43
  --------------------------------------------------------------------------
  slack (MET)                                                       97.15


  Startpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Data_Sampling/bits_reg[1]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[1]/CK (DFFRHQX1M)
                                                          0.00       0.00 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[1]/Q (DFFRHQX1M)
                                                          0.56       0.56 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt[1] (Edge_Bit_Counter)
                                                          0.00       0.56 r
  u_RX1/u_Counter_Unit/edge_cnt[1] (Counter_Unit)         0.00       0.56 r
  u_RX1/u_RX_FSM/edge_cnt[1] (RX_FSM)                     0.00       0.56 r
  u_RX1/u_RX_FSM/U45/Y (CLKINVX1M)                        0.28       0.84 f
  u_RX1/u_RX_FSM/U35/Y (MX3X1M)                           0.30       1.14 f
  u_RX1/u_RX_FSM/U3/Y (OAI32X1M)                          0.21       1.35 r
  u_RX1/u_RX_FSM/U10/Y (CLKBUFX2M)                        0.31       1.66 r
  u_RX1/u_RX_FSM/data_samp_en (RX_FSM)                    0.00       1.66 r
  u_RX1/u_Data_Sampling/data_samp_en (Data_Sampling)      0.00       1.66 r
  u_RX1/u_Data_Sampling/U2/Y (INVXLM)                     0.28       1.94 f
  u_RX1/u_Data_Sampling/U3/Y (OAI22XLM)                   0.38       2.32 r
  u_RX1/u_Data_Sampling/bits_reg[1]/D (DFFRX1M)           0.00       2.32 r
  data arrival time                                                  2.32

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Data_Sampling/bits_reg[1]/CK (DFFRX1M)          0.00      99.75 r
  library setup time                                     -0.15      99.60
  data required time                                                99.60
  --------------------------------------------------------------------------
  data required time                                                99.60
  data arrival time                                                 -2.32
  --------------------------------------------------------------------------
  slack (MET)                                                       97.27


  Startpoint: u_RX1/u_RX_FSM/CurrentState_reg[2]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[2]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_RX_FSM/CurrentState_reg[2]/CK (DFFRQX1M)        0.00       0.00 r
  u_RX1/u_RX_FSM/CurrentState_reg[2]/Q (DFFRQX1M)         0.39       0.39 f
  u_RX1/u_RX_FSM/U52/Y (CLKINVX1M)                        0.29       0.68 r
  u_RX1/u_RX_FSM/U30/Y (NAND3X1M)                         0.43       1.10 f
  u_RX1/u_RX_FSM/U27/Y (CLKINVX1M)                        0.41       1.51 r
  u_RX1/u_RX_FSM/bits_counter_en (RX_FSM)                 0.00       1.51 r
  u_RX1/u_Counter_Unit/Data_enable (Counter_Unit)         0.00       1.51 r
  u_RX1/u_Counter_Unit/U1/Y (AND2X2M)                     0.20       1.71 r
  u_RX1/u_Counter_Unit/u_Bits_Counter/enable (Bits_Counter)
                                                          0.00       1.71 r
  u_RX1/u_Counter_Unit/u_Bits_Counter/U4/Y (NAND2X2M)     0.17       1.87 f
  u_RX1/u_Counter_Unit/u_Bits_Counter/U7/Y (NOR2X2M)      0.19       2.06 r
  u_RX1/u_Counter_Unit/u_Bits_Counter/U6/Y (CLKXOR2X2M)
                                                          0.20       2.26 r
  u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[2]/D (DFFRQX1M)
                                                          0.00       2.26 r
  data arrival time                                                  2.26

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[2]/CK (DFFRQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.16      99.59
  data required time                                                99.59
  --------------------------------------------------------------------------
  data required time                                                99.59
  data arrival time                                                 -2.26
  --------------------------------------------------------------------------
  slack (MET)                                                       97.33


  Startpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Data_Sampling/bits_reg[2]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]/CK (DFFRHQX1M)
                                                          0.00       0.00 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]/Q (DFFRHQX1M)
                                                          0.56       0.56 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt[0] (Edge_Bit_Counter)
                                                          0.00       0.56 r
  u_RX1/u_Counter_Unit/edge_cnt[0] (Counter_Unit)         0.00       0.56 r
  u_RX1/u_RX_FSM/edge_cnt[0] (RX_FSM)                     0.00       0.56 r
  u_RX1/u_RX_FSM/U41/Y (CLKNAND2X2M)                      0.27       0.84 f
  u_RX1/u_RX_FSM/U36/Y (NAND3X1M)                         0.18       1.01 r
  u_RX1/u_RX_FSM/U35/Y (MX3X1M)                           0.16       1.18 r
  u_RX1/u_RX_FSM/U3/Y (OAI32X1M)                          0.13       1.31 f
  u_RX1/u_RX_FSM/U10/Y (CLKBUFX2M)                        0.31       1.62 f
  u_RX1/u_RX_FSM/data_samp_en (RX_FSM)                    0.00       1.62 f
  u_RX1/u_Data_Sampling/data_samp_en (Data_Sampling)      0.00       1.62 f
  u_RX1/u_Data_Sampling/U2/Y (INVXLM)                     0.42       2.04 r
  u_RX1/u_Data_Sampling/U7/Y (OAI2BB2X1M)                 0.16       2.20 r
  u_RX1/u_Data_Sampling/bits_reg[2]/D (DFFRQX1M)          0.00       2.20 r
  data arrival time                                                  2.20

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Data_Sampling/bits_reg[2]/CK (DFFRQX1M)         0.00      99.75 r
  library setup time                                     -0.18      99.57
  data required time                                                99.57
  --------------------------------------------------------------------------
  data required time                                                99.57
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (MET)                                                       97.37


  Startpoint: u_RX1/u_RX_FSM/CurrentState_reg[2]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[1]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_RX_FSM/CurrentState_reg[2]/CK (DFFRQX1M)        0.00       0.00 r
  u_RX1/u_RX_FSM/CurrentState_reg[2]/Q (DFFRQX1M)         0.39       0.39 f
  u_RX1/u_RX_FSM/U52/Y (CLKINVX1M)                        0.29       0.68 r
  u_RX1/u_RX_FSM/U30/Y (NAND3X1M)                         0.43       1.10 f
  u_RX1/u_RX_FSM/U27/Y (CLKINVX1M)                        0.41       1.51 r
  u_RX1/u_RX_FSM/bits_counter_en (RX_FSM)                 0.00       1.51 r
  u_RX1/u_Counter_Unit/Data_enable (Counter_Unit)         0.00       1.51 r
  u_RX1/u_Counter_Unit/U1/Y (AND2X2M)                     0.20       1.71 r
  u_RX1/u_Counter_Unit/u_Bits_Counter/enable (Bits_Counter)
                                                          0.00       1.71 r
  u_RX1/u_Counter_Unit/u_Bits_Counter/U4/Y (NAND2X2M)     0.17       1.87 f
  u_RX1/u_Counter_Unit/u_Bits_Counter/U5/Y (XNOR2X2M)     0.20       2.07 r
  u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[1]/D (DFFRHQX1M)
                                                          0.00       2.07 r
  data arrival time                                                  2.07

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[1]/CK (DFFRHQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.13      99.62
  data required time                                                99.62
  --------------------------------------------------------------------------
  data required time                                                99.62
  data arrival time                                                 -2.07
  --------------------------------------------------------------------------
  slack (MET)                                                       97.55


  Startpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Data_Sampling/bits_reg[0]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]/CK (DFFRHQX1M)
                                                          0.00       0.00 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]/Q (DFFRHQX1M)
                                                          0.56       0.56 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt[0] (Edge_Bit_Counter)
                                                          0.00       0.56 r
  u_RX1/u_Counter_Unit/edge_cnt[0] (Counter_Unit)         0.00       0.56 r
  u_RX1/u_RX_FSM/edge_cnt[0] (RX_FSM)                     0.00       0.56 r
  u_RX1/u_RX_FSM/U41/Y (CLKNAND2X2M)                      0.27       0.84 f
  u_RX1/u_RX_FSM/U36/Y (NAND3X1M)                         0.18       1.01 r
  u_RX1/u_RX_FSM/U35/Y (MX3X1M)                           0.16       1.18 r
  u_RX1/u_RX_FSM/U3/Y (OAI32X1M)                          0.13       1.31 f
  u_RX1/u_RX_FSM/U10/Y (CLKBUFX2M)                        0.31       1.62 f
  u_RX1/u_RX_FSM/data_samp_en (RX_FSM)                    0.00       1.62 f
  u_RX1/u_Data_Sampling/data_samp_en (Data_Sampling)      0.00       1.62 f
  u_RX1/u_Data_Sampling/U8/Y (OAI2BB2XLM)                 0.38       2.00 r
  u_RX1/u_Data_Sampling/bits_reg[0]/D (DFFRX1M)           0.00       2.00 r
  data arrival time                                                  2.00

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Data_Sampling/bits_reg[0]/CK (DFFRX1M)          0.00      99.75 r
  library setup time                                     -0.15      99.60
  data required time                                                99.60
  --------------------------------------------------------------------------
  data required time                                                99.60
  data arrival time                                                 -2.00
  --------------------------------------------------------------------------
  slack (MET)                                                       97.60


  Startpoint: u_RX1/u_RX_FSM/CurrentState_reg[2]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[0]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_RX_FSM/CurrentState_reg[2]/CK (DFFRQX1M)        0.00       0.00 r
  u_RX1/u_RX_FSM/CurrentState_reg[2]/Q (DFFRQX1M)         0.39       0.39 f
  u_RX1/u_RX_FSM/U52/Y (CLKINVX1M)                        0.29       0.68 r
  u_RX1/u_RX_FSM/U30/Y (NAND3X1M)                         0.43       1.10 f
  u_RX1/u_RX_FSM/U27/Y (CLKINVX1M)                        0.41       1.51 r
  u_RX1/u_RX_FSM/bits_counter_en (RX_FSM)                 0.00       1.51 r
  u_RX1/u_Counter_Unit/Data_enable (Counter_Unit)         0.00       1.51 r
  u_RX1/u_Counter_Unit/U1/Y (AND2X2M)                     0.20       1.71 r
  u_RX1/u_Counter_Unit/u_Bits_Counter/enable (Bits_Counter)
                                                          0.00       1.71 r
  u_RX1/u_Counter_Unit/u_Bits_Counter/U8/Y (CLKXOR2X2M)
                                                          0.15       1.85 r
  u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[0]/D (DFFRQX1M)
                                                          0.00       1.85 r
  data arrival time                                                  1.85

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[0]/CK (DFFRQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.16      99.59
  data required time                                                99.59
  --------------------------------------------------------------------------
  data required time                                                99.59
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (MET)                                                       97.73


  Startpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/finish_reg
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]/CK (DFFRHQX1M)
                                                          0.00       0.00 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]/Q (DFFRHQX1M)
                                                          0.56       0.56 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U22/Y (NOR2BX1M)
                                                          0.21       0.77 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U23/Y (OAI2B2X1M)
                                                          0.28       1.06 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U26/Y (NAND3BX1M)
                                                          0.18       1.24 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U30/Y (NOR4X1M)
                                                          0.27       1.51 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/finish_reg/D (DFFRQX1M)
                                                          0.00       1.51 r
  data arrival time                                                  1.51

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/finish_reg/CK (DFFRQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.19      99.56
  data required time                                                99.56
  --------------------------------------------------------------------------
  data required time                                                99.56
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (MET)                                                       98.05


1
