<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'C:/Users/Administrator/Desktop/lattice_item/lattice_item_v6/Impl1/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VERI-1482) Analyzing Verilog file F:/software/3_11_Diamond_x64/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v
(VERI-1482) Analyzing Verilog file C:/Users/Administrator/Desktop/lattice_item/lattice_item_v6/src/top.v
(VERI-1482) Analyzing Verilog file C:/Users/Administrator/Desktop/lattice_item/lattice_item_v6/src/key_check.v
(VERI-1482) Analyzing Verilog file C:/Users/Administrator/Desktop/lattice_item/lattice_item_v6/src/smg_scan.v
(VERI-1482) Analyzing Verilog file C:/Users/Administrator/Desktop/lattice_item/lattice_item_v6/src/smart_abs.v
(VERI-1482) Analyzing Verilog file C:/Users/Administrator/Desktop/lattice_item/lattice_item_v6/src/rs485_com.v
WARNING - C:/Users/Administrator/Desktop/lattice_item/lattice_item_v6/src/rs485_com.v(44,11-44,20) (VERI-1116) tbaud_reg is already declared
INFO - C:/Users/Administrator/Desktop/lattice_item/lattice_item_v6/src/rs485_com.v(30,11-30,20) (VERI-1967) previous declaration of tbaud_reg is from here
WARNING - C:/Users/Administrator/Desktop/lattice_item/lattice_item_v6/src/rs485_com.v(44,11-44,20) (VERI-1329) second declaration of tbaud_reg ignored
INFO - C:/Users/Administrator/Desktop/lattice_item/lattice_item_v6/src/rs485_com.v(30,11-30,20) (VERI-1310) tbaud_reg is declared here
WARNING - C:/Users/Administrator/Desktop/lattice_item/lattice_item_v6/src/rs485_com.v(147,7-147,14) (VERI-1875) identifier crc_out is used before its declaration
(VERI-1482) Analyzing Verilog file C:/Users/Administrator/Desktop/lattice_item/lattice_item_v6/src/encoder_check.v
(VERI-1482) Analyzing Verilog file C:/Users/Administrator/Desktop/lattice_item/lattice_item_v6/src/out_pulse_check.v
(VERI-1482) Analyzing Verilog file C:/Users/Administrator/Desktop/lattice_item/lattice_item_v6/src/abz_phase.v
(VERI-1482) Analyzing Verilog file C:/Users/Administrator/Desktop/lattice_item/lattice_item_v6/src/crc_8.v
(VERI-1482) Analyzing Verilog file C:/Users/Administrator/Desktop/lattice_item/lattice_item_v6/src/dsp_com.v
INFO - C:/Users/Administrator/Desktop/lattice_item/lattice_item_v6/src/top.v(1,8-1,11) (VERI-1018) compiling module top
INFO - C:/Users/Administrator/Desktop/lattice_item/lattice_item_v6/src/top.v(1,1-204,10) (VERI-9000) elaborating module 'top'
INFO - C:/Users/Administrator/Desktop/lattice_item/lattice_item_v6/src/dsp_com.v(1,1-275,10) (VERI-9000) elaborating module 'dsp_com_uniq_1'
INFO - C:/Users/Administrator/Desktop/lattice_item/lattice_item_v6/src/smg_scan.v(1,1-98,10) (VERI-9000) elaborating module 'smg_scan_uniq_1'
INFO - C:/Users/Administrator/Desktop/lattice_item/lattice_item_v6/src/key_check.v(1,1-92,10) (VERI-9000) elaborating module 'key_check_uniq_1'
INFO - C:/Users/Administrator/Desktop/lattice_item/lattice_item_v6/src/smart_abs.v(3,1-60,10) (VERI-9000) elaborating module 'smart_abs_uniq_1'
INFO - C:/Users/Administrator/Desktop/lattice_item/lattice_item_v6/src/out_pulse_check.v(1,1-155,10) (VERI-9000) elaborating module 'out_pulse_check_uniq_1'
INFO - C:/Users/Administrator/Desktop/lattice_item/lattice_item_v6/src/encoder_check.v(1,1-72,10) (VERI-9000) elaborating module 'encoder_check_uniq_1'
INFO - C:/Users/Administrator/Desktop/lattice_item/lattice_item_v6/src/rs485_com.v(3,1-217,10) (VERI-9000) elaborating module 'rs485_com_uniq_1'
INFO - C:/Users/Administrator/Desktop/lattice_item/lattice_item_v6/src/abz_phase.v(3,1-107,10) (VERI-9000) elaborating module 'abz_phase_uniq_1'
INFO - C:/Users/Administrator/Desktop/lattice_item/lattice_item_v6/src/crc_8.v(20,1-49,10) (VERI-9000) elaborating module 'crc_8_uniq_1'
Done: design load finished with (0) errors, and (3) warnings

</PRE></BODY></HTML>