// PTX kernel code for CUDA frb beamformer
// This file has been generated automatically by `frb.jl`.
// Do not modify this file, your changes will be lost.

// PTX CompilerJob of MethodInstance for frb(::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::CuDeviceVector{Int16x2, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=192, blocks_per_sm=4

//
// Generated by LLVM NVPTX Back-End
//

.version 8.2
.target sm_86
.address_size 64

	// .globl	_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE // -- Begin function _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.extern .func  (.param .b32 func_retval0) vprintf
(
	.param .b64 vprintf_param_0,
	.param .b64 vprintf_param_1
)
;
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[16]
)
.noreturn
{
	trap;
}
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 __unnamed_1[40] = {116, 104, 114, 101, 97, 100, 61, 37, 100, 32, 119, 97, 114, 112, 61, 37, 100, 32, 98, 108, 111, 99, 107, 61, 37, 100, 32, 83, 109, 61, 37, 100, 32, 83, 110, 61, 37, 100, 10, 0};
.global .align 1 .b8 exception1911[6] = {101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception1951[11] = {116, 121, 112, 101, 32, 101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception1[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.visible .entry _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE(
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0[16],
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8,
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_11[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_12[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_13[32]
)
.reqntid 192, 1, 1
.minnctapersm 4
{
	.local .align 8 .b8 	__local_depot0[24];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<314>;
	.reg .b16 	%rs<180>;
	.reg .b32 	%r<3085>;
	.reg .f32 	%f<790>;
	.reg .b64 	%rd<327>;

// %bb.0:                               // %conversion
	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u32 	%r279, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0+8];
	ld.param.u64 	%rd12, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0];
	// begin inline asm
	mov.u32 %r288, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p4, %r288, 13919;
	@%p4 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:                              // %L16
	ld.param.u64 	%rd13, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_13];
	ld.param.u32 	%r280, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1];
	mov.u32 	%r1, %tid.y;
	shl.b32 	%r2, %r1, 5;
	mov.u32 	%r289, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	mul.lo.s32 	%r5, %r4, 192;
	or.b32  	%r290, %r2, %r289;
	add.s32 	%r291, %r290, %r5;
	mul.wide.u32 	%rd20, %r291, 4;
	add.s64 	%rd6, %rd13, %rd20;
	mov.u32 	%r292, 1;
	st.global.u32 	[%rd6], %r292;
	setp.gt.u32 	%p5, %r280, 32767;
	@%p5 bra 	$L__BB0_6;
// %bb.3:                               // %L122
	ld.param.u32 	%r281, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2];
	setp.lt.s32 	%p6, %r281, %r280;
	setp.gt.s32 	%p7, %r281, 65535;
	or.pred  	%p8, %p6, %p7;
	@%p8 bra 	$L__BB0_6;
// %bb.4:                               // %L129
	ld.param.u32 	%r282, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3];
	sub.s32 	%r6, %r281, %r280;
	mad.lo.s32 	%r293, %r6, -1431655765, 715827872;
	shf.r.wrap.b32 	%r294, %r293, %r293, 4;
	setp.gt.u32 	%p9, %r294, 89478484;
	setp.gt.u32 	%p10, %r282, 511;
	or.pred  	%p11, %p9, %p10;
	@%p11 bra 	$L__BB0_6;
// %bb.5:                               // %L140
	ld.param.u32 	%r283, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4];
	setp.ge.s32 	%p12, %r283, %r282;
	setp.lt.s32 	%p13, %r283, 1024;
	and.pred  	%p14, %p12, %p13;
	@%p14 bra 	$L__BB0_7;
	bra.uni 	$L__BB0_6;
$L__BB0_7:                              // %pass51
	sub.s32 	%r295, %r283, %r282;
	shr.s32 	%r296, %r6, 31;
	shr.u32 	%r297, %r296, 24;
	add.s32 	%r298, %r6, %r297;
	shr.s32 	%r299, %r298, 8;
	setp.eq.s32 	%p15, %r295, %r299;
	@%p15 bra 	$L__BB0_8;
	bra.uni 	$L__BB0_6;
$L__BB0_8:                              // %L262
	ld.param.u32 	%r284, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5];
	setp.lt.s32 	%p16, %r284, 0;
	@%p16 bra 	$L__BB0_12;
// %bb.9:                               // %L264
	ld.param.u32 	%r286, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7];
	ld.param.u32 	%r285, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6];
	setp.lt.s32 	%p17, %r285, %r284;
	setp.gt.s32 	%p18, %r285, 384;
	or.pred  	%p19, %p17, %p18;
	setp.lt.s32 	%p20, %r286, 0;
	or.pred  	%p21, %p19, %p20;
	@%p21 bra 	$L__BB0_12;
// %bb.10:                              // %L280
	ld.param.u32 	%r287, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8];
	setp.lt.s32 	%p22, %r287, %r286;
	setp.gt.s32 	%p23, %r287, 4096;
	or.pred  	%p24, %p22, %p23;
	@%p24 bra 	$L__BB0_12;
// %bb.11:                              // %L290
	sub.s32 	%r300, %r287, %r286;
	sub.s32 	%r301, %r285, %r284;
	setp.eq.s32 	%p25, %r300, %r301;
	@%p25 bra 	$L__BB0_174;
	bra.uni 	$L__BB0_12;
$L__BB0_174:                            // %pass162
	and.b32  	%r143, %r289, 3;
	shr.u32 	%r144, %r289, 2;
	mul.lo.s32 	%r302, %r143, %r144;
	and.b32  	%r303, %r302, 7;
	cvt.rn.f32.s32 	%f205, %r303;
	mov.f32 	%f206, 0f40800000;
	div.approx.f32 	%f169, %f205, %f206;
	abs.f32 	%f788, %f169;
	setp.lt.f32 	%p26, %f788, 0f40000000;
	setp.gtu.f32 	%p313, %f788, 0f4B800000;
	mov.f32 	%f784, %f788;
	@%p26 bra 	$L__BB0_186;
// %bb.175:
	@%p313 bra 	$L__BB0_182;
	bra.uni 	$L__BB0_176;
$L__BB0_182:
	mov.b32 	%r146, %f788;
	and.b32  	%r304, %r146, 8388607;
	or.b32  	%r3068, %r304, 1065353216;
	mov.b32 	%f783, %r3068;
	add.s32 	%r305, %r146, -1073741824;
	and.b32  	%r3069, %r305, -8388608;
	setp.eq.s32 	%p33, %r3069, 0;
	@%p33 bra 	$L__BB0_185;
// %bb.183:                             // %__nv_fmaf_rn.exit4.i.i.i.preheader
	mov.f32 	%f216, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f215,%f216;
	// end inline asm
$L__BB0_184:                            // %__nv_fmaf_rn.exit4.i.i.i
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r306, %r3069, 192937984;
	add.s32 	%r307, %r3068, %r306;
	mov.b32 	%f217, %r307;
	mul.f32 	%f218, %f215, %f217;
	sub.f32 	%f219, %f217, %f218;
	fma.rn.f32 	%f220, %f219, %f215, %f218;
	sub.f32 	%f221, %f217, %f220;
	fma.rz.f32 	%f222, %f221, %f215, %f220;
	cvt.rzi.f32.f32 	%f223, %f222;
	sub.f32 	%f783, %f217, %f223;
	sub.s32 	%r3069, %r3069, %r306;
	mov.b32 	%r3068, %f783;
	setp.ne.s32 	%p34, %r3069, 0;
	setp.ne.s32 	%p35, %r3068, 0;
	and.pred  	%p36, %p34, %p35;
	@%p36 bra 	$L__BB0_184;
$L__BB0_185:                            // %__internal_fmodf_slowpath_mod.exit.i.i
	setp.gt.u32 	%p37, %r146, 2139095039;
	selp.f32 	%f224, 0f7FFFFFFF, 0f4B800000, %p37;
	mul.f32 	%f225, %f783, 0f34000000;
	mul.f32 	%f784, %f224, %f225;
	bra.uni 	$L__BB0_186;
$L__BB0_176:                            // %__nv_fast_fdividef.exit.i.i.i
	mov.f32 	%f207, 0f40000000;
	div.approx.f32 	%f208, %f788, %f207;
	cvt.rzi.f32.f32 	%f782, %f208;
	fma.rn.f32 	%f172, %f782, 0fC0000000, %f788;
	mov.b32 	%r145, %f172;
	setp.lt.u32 	%p28, %r145, 1073741824;
	@%p28 bra 	$L__BB0_181;
// %bb.177:
	setp.lt.u32 	%p29, %r145, -2147483647;
	@%p29 bra 	$L__BB0_179;
// %bb.178:
	add.f32 	%f213, %f782, 0fBF800000;
	setp.lt.f32 	%p32, %f172, 0fC0000000;
	add.f32 	%f214, %f213, 0fBF800000;
	selp.f32 	%f782, %f214, %f213, %p32;
	bra.uni 	$L__BB0_181;
$L__BB0_179:
	add.f32 	%f782, %f782, 0f3F800000;
	setp.ltu.f32 	%p30, %f172, 0f40800000;
	@%p30 bra 	$L__BB0_181;
// %bb.180:                             // %__nv_fmaf_rn.exit.i.i.i
	add.f32 	%f209, %f782, 0f3F800000;
	fma.rn.f32 	%f211, %f207, 0fC0400000, %f172;
	setp.ge.f32 	%p31, %f211, 0f00000000;
	add.f32 	%f212, %f209, 0f3F800000;
	selp.f32 	%f782, %f212, %f209, %p31;
$L__BB0_181:                            // %__internal_fmodf_fastpath_quot.exit.i.i
	fma.rn.f32 	%f784, %f782, 0fC0000000, %f788;
$L__BB0_186:                            // %__internal_fmodf_kernel.exit.i
	abs.f32 	%f226, %f784;
	setp.gtu.f32 	%p38, %f226, 0f7F800000;
	mov.b32 	%r308, %f169;
	and.b32  	%r153, %r308, -2147483648;
	@%p38 bra 	$L__BB0_188;
// %bb.187:
	mov.b32 	%r309, %f784;
	or.b32  	%r310, %r153, %r309;
	mov.b32 	%f784, %r310;
$L__BB0_188:                            // %__nv_fmodf.exit
	shl.b32 	%r156, %r289, 1;
	and.b32  	%r157, %r156, 2;
	mul.lo.s32 	%r325, %r157, %r144;
	cvt.rn.f32.s32 	%f259, %r325;
	mov.f32 	%f260, 0f41400000;
	div.approx.f32 	%f186, %f259, %f260;
	abs.f32 	%f734, %f186;
	setp.lt.f32 	%p46, %f734, 0f40000000;
	@%p46 bra 	$L__BB0_24;
// %bb.13:
	setp.gtu.f32 	%p47, %f734, 0f4B800000;
	@%p47 bra 	$L__BB0_20;
	bra.uni 	$L__BB0_14;
$L__BB0_20:
	mov.b32 	%r8, %f734;
	and.b32  	%r326, %r8, 8388607;
	or.b32  	%r3018, %r326, 1065353216;
	mov.b32 	%f733, %r3018;
	add.s32 	%r327, %r8, -1073741824;
	and.b32  	%r3019, %r327, -8388608;
	setp.eq.s32 	%p53, %r3019, 0;
	@%p53 bra 	$L__BB0_23;
// %bb.21:                              // %__nv_fmaf_rn.exit4.i.i.i1988.preheader
	mov.f32 	%f270, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f269,%f270;
	// end inline asm
$L__BB0_22:                             // %__nv_fmaf_rn.exit4.i.i.i1988
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r328, %r3019, 192937984;
	add.s32 	%r329, %r3018, %r328;
	mov.b32 	%f271, %r329;
	mul.f32 	%f272, %f269, %f271;
	sub.f32 	%f273, %f271, %f272;
	fma.rn.f32 	%f274, %f273, %f269, %f272;
	sub.f32 	%f275, %f271, %f274;
	fma.rz.f32 	%f276, %f275, %f269, %f274;
	cvt.rzi.f32.f32 	%f277, %f276;
	sub.f32 	%f733, %f271, %f277;
	sub.s32 	%r3019, %r3019, %r328;
	mov.b32 	%r3018, %f733;
	setp.ne.s32 	%p54, %r3019, 0;
	setp.ne.s32 	%p55, %r3018, 0;
	and.pred  	%p56, %p54, %p55;
	@%p56 bra 	$L__BB0_22;
$L__BB0_23:                             // %__internal_fmodf_slowpath_mod.exit.i.i1990
	setp.gt.u32 	%p57, %r8, 2139095039;
	selp.f32 	%f278, 0f7FFFFFFF, 0f4B800000, %p57;
	mul.f32 	%f279, %f733, 0f34000000;
	mul.f32 	%f734, %f278, %f279;
	bra.uni 	$L__BB0_24;
$L__BB0_14:                             // %__nv_fast_fdividef.exit.i.i.i1967
	mov.f32 	%f261, 0f40000000;
	div.approx.f32 	%f262, %f734, %f261;
	cvt.rzi.f32.f32 	%f732, %f262;
	fma.rn.f32 	%f2, %f732, 0fC0000000, %f734;
	mov.b32 	%r7, %f2;
	setp.lt.u32 	%p48, %r7, 1073741824;
	@%p48 bra 	$L__BB0_19;
// %bb.15:
	setp.lt.u32 	%p49, %r7, -2147483647;
	@%p49 bra 	$L__BB0_17;
// %bb.16:
	add.f32 	%f267, %f732, 0fBF800000;
	setp.lt.f32 	%p52, %f2, 0fC0000000;
	add.f32 	%f268, %f267, 0fBF800000;
	selp.f32 	%f732, %f268, %f267, %p52;
	bra.uni 	$L__BB0_19;
$L__BB0_17:
	add.f32 	%f732, %f732, 0f3F800000;
	setp.ltu.f32 	%p50, %f2, 0f40800000;
	@%p50 bra 	$L__BB0_19;
// %bb.18:                              // %__nv_fmaf_rn.exit.i.i.i1971
	add.f32 	%f263, %f732, 0f3F800000;
	fma.rn.f32 	%f265, %f261, 0fC0400000, %f2;
	setp.ge.f32 	%p51, %f265, 0f00000000;
	add.f32 	%f266, %f263, 0f3F800000;
	selp.f32 	%f732, %f266, %f263, %p51;
$L__BB0_19:                             // %__internal_fmodf_fastpath_quot.exit.i.i1974
	fma.rn.f32 	%f734, %f732, 0fC0000000, %f734;
$L__BB0_24:                             // %__internal_fmodf_kernel.exit.i1993
	or.b32  	%r158, %r157, 1;
	abs.f32 	%f280, %f734;
	setp.gtu.f32 	%p58, %f280, 0f7F800000;
	@%p58 bra 	$L__BB0_26;
// %bb.25:
	mov.b32 	%r330, %f186;
	and.b32  	%r331, %r330, -2147483648;
	mov.b32 	%r332, %f734;
	or.b32  	%r333, %r331, %r332;
	mov.b32 	%f734, %r333;
$L__BB0_26:                             // %__nv_fmodf.exit1994
	mov.f32 	%f250, 0f00000000;
	setp.eq.s32 	%p66, %r158, 3;
	mov.f32 	%f37, %f250;
	mov.f32 	%f38, %f250;
	@%p66 bra 	$L__BB0_42;
// %bb.27:                              // %L531
	mul.lo.s32 	%r342, %r158, %r144;
	mul.hi.u32 	%r343, %r342, -1431655765;
	shr.u32 	%r344, %r343, 4;
	mul.lo.s32 	%r345, %r344, 24;
	sub.s32 	%r346, %r342, %r345;
	cvt.rn.f32.s32 	%f311, %r346;
	div.approx.f32 	%f18, %f311, %f260;
	abs.f32 	%f738, %f18;
	setp.lt.f32 	%p67, %f738, 0f40000000;
	@%p67 bra 	$L__BB0_39;
// %bb.28:
	setp.gtu.f32 	%p68, %f738, 0f4B800000;
	@%p68 bra 	$L__BB0_35;
	bra.uni 	$L__BB0_29;
$L__BB0_35:
	mov.b32 	%r16, %f738;
	and.b32  	%r347, %r16, 8388607;
	or.b32  	%r3020, %r347, 1065353216;
	mov.b32 	%f737, %r3020;
	add.s32 	%r348, %r16, -1073741824;
	and.b32  	%r3021, %r348, -8388608;
	setp.eq.s32 	%p74, %r3021, 0;
	@%p74 bra 	$L__BB0_38;
// %bb.36:                              // %__nv_fmaf_rn.exit4.i.i.i2019.preheader
	mov.f32 	%f322, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f321,%f322;
	// end inline asm
$L__BB0_37:                             // %__nv_fmaf_rn.exit4.i.i.i2019
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r349, %r3021, 192937984;
	add.s32 	%r350, %r3020, %r349;
	mov.b32 	%f323, %r350;
	mul.f32 	%f324, %f321, %f323;
	sub.f32 	%f325, %f323, %f324;
	fma.rn.f32 	%f326, %f325, %f321, %f324;
	sub.f32 	%f327, %f323, %f326;
	fma.rz.f32 	%f328, %f327, %f321, %f326;
	cvt.rzi.f32.f32 	%f329, %f328;
	sub.f32 	%f737, %f323, %f329;
	sub.s32 	%r3021, %r3021, %r349;
	mov.b32 	%r3020, %f737;
	setp.ne.s32 	%p75, %r3021, 0;
	setp.ne.s32 	%p76, %r3020, 0;
	and.pred  	%p77, %p75, %p76;
	@%p77 bra 	$L__BB0_37;
$L__BB0_38:                             // %__internal_fmodf_slowpath_mod.exit.i.i2021
	setp.gt.u32 	%p78, %r16, 2139095039;
	selp.f32 	%f330, 0f7FFFFFFF, 0f4B800000, %p78;
	mul.f32 	%f331, %f737, 0f34000000;
	mul.f32 	%f738, %f330, %f331;
	bra.uni 	$L__BB0_39;
$L__BB0_29:                             // %__nv_fast_fdividef.exit.i.i.i1998
	mov.f32 	%f313, 0f40000000;
	div.approx.f32 	%f314, %f738, %f313;
	cvt.rzi.f32.f32 	%f736, %f314;
	fma.rn.f32 	%f21, %f736, 0fC0000000, %f738;
	mov.b32 	%r15, %f21;
	setp.lt.u32 	%p69, %r15, 1073741824;
	@%p69 bra 	$L__BB0_34;
// %bb.30:
	setp.lt.u32 	%p70, %r15, -2147483647;
	@%p70 bra 	$L__BB0_32;
// %bb.31:
	add.f32 	%f319, %f736, 0fBF800000;
	setp.lt.f32 	%p73, %f21, 0fC0000000;
	add.f32 	%f320, %f319, 0fBF800000;
	selp.f32 	%f736, %f320, %f319, %p73;
	bra.uni 	$L__BB0_34;
$L__BB0_32:
	add.f32 	%f736, %f736, 0f3F800000;
	setp.ltu.f32 	%p71, %f21, 0f40800000;
	@%p71 bra 	$L__BB0_34;
// %bb.33:                              // %__nv_fmaf_rn.exit.i.i.i2002
	add.f32 	%f315, %f736, 0f3F800000;
	fma.rn.f32 	%f317, %f313, 0fC0400000, %f21;
	setp.ge.f32 	%p72, %f317, 0f00000000;
	add.f32 	%f318, %f315, 0f3F800000;
	selp.f32 	%f736, %f318, %f315, %p72;
$L__BB0_34:                             // %__internal_fmodf_fastpath_quot.exit.i.i2005
	fma.rn.f32 	%f738, %f736, 0fC0000000, %f738;
$L__BB0_39:                             // %__internal_fmodf_kernel.exit.i2024
	abs.f32 	%f332, %f738;
	setp.gtu.f32 	%p79, %f332, 0f7F800000;
	@%p79 bra 	$L__BB0_41;
// %bb.40:
	mov.b32 	%r351, %f18;
	and.b32  	%r352, %r351, -2147483648;
	mov.b32 	%r353, %f738;
	or.b32  	%r354, %r352, %r353;
	mov.b32 	%f738, %r354;
$L__BB0_41:                             // %__nv_fmodf.exit2025
	add.f32 	%f333, %f738, %f738;
	mov.b32 	%r355, %f333;
	and.b32  	%r356, %r355, -2147483648;
	or.b32  	%r357, %r356, 1056964608;
	mov.b32 	%f334, %r357;
	add.f32 	%f335, %f333, %f334;
	cvt.rzi.f32.f32 	%f336, %f335;
	abs.f32 	%f337, %f333;
	setp.gt.f32 	%p80, %f337, 0f4B000000;
	selp.f32 	%f338, %f333, %f336, %p80;
	cvt.rzi.f32.f32 	%f339, %f333;
	setp.lt.f32 	%p81, %f337, 0f3F000000;
	selp.f32 	%f340, %f339, %f338, %p81;
	cvt.rzi.s32.f32 	%r358, %f340;
	fma.rn.f32 	%f341, %f340, 0fBF000000, %f738;
	mul.f32 	%f342, %f341, %f341;
	fma.rn.f32 	%f343, %f342, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f344, %f342, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f345, %f343, %f342, 0fC0A55DF6;
	fma.rn.f32 	%f346, %f344, %f342, 0f4081E0CF;
	fma.rn.f32 	%f347, %f342, %f341, 0f00000000;
	fma.rn.f32 	%f348, %f346, %f342, 0fC09DE9E6;
	fma.rn.f32 	%f349, %f345, %f347, 0f00000000;
	fma.rn.f32 	%f350, %f348, %f342, 0f3F800000;
	fma.rn.f32 	%f351, %f341, 0f40490FDB, %f349;
	and.b32  	%r359, %r358, 1;
	setp.eq.b32 	%p82, %r359, 1;
	selp.f32 	%f352, %f350, %f351, %p82;
	selp.f32 	%f353, %f351, %f350, %p82;
	and.b32  	%r360, %r358, 2;
	setp.eq.s32 	%p83, %r360, 0;
	neg.f32 	%f354, %f352;
	selp.f32 	%f355, %f352, %f354, %p83;
	add.s32 	%r361, %r358, 1;
	and.b32  	%r362, %r361, 2;
	setp.eq.s32 	%p84, %r362, 0;
	mov.f32 	%f356, 0f00000000;
	sub.f32 	%f357, %f356, %f353;
	selp.f32 	%f358, %f353, %f357, %p84;
	cvt.rzi.f32.f32 	%f359, %f738;
	setp.eq.f32 	%p85, %f359, %f738;
	mul.f32 	%f360, %f738, 0f00000000;
	selp.f32 	%f38, %f360, %f355, %p85;
	abs.f32 	%f361, %f738;
	setp.gt.f32 	%p86, %f361, 0f4B800000;
	add.f32 	%f362, %f38, 0f3F800000;
	selp.f32 	%f37, %f362, %f358, %p86;
$L__BB0_42:                             // %L565
	and.b32  	%r25, %r144, 3;
	setp.eq.s32 	%p87, %r25, 3;
	mov.f32 	%f731, 0f3FC00000;
	mov.f32 	%f746, %f250;
	mov.f32 	%f755, %f250;
	@%p87 bra 	$L__BB0_58;
// %bb.43:                              // %L603
	mul.lo.s32 	%r369, %r157, %r25;
	cvt.u16.u32 	%rs9, %r369;
	mul.lo.s16 	%rs10, %rs9, 171;
	shr.u16 	%rs11, %rs10, 9;
	mul.lo.s16 	%rs12, %rs11, 3;
	sub.s16 	%rs13, %rs9, %rs12;
	and.b16  	%rs14, %rs13, 255;
	cvt.rn.f32.u16 	%f364, %rs14;
	div.approx.f32 	%f39, %f364, %f731;
	abs.f32 	%f744, %f39;
	setp.lt.f32 	%p88, %f744, 0f40000000;
	@%p88 bra 	$L__BB0_55;
// %bb.44:
	setp.gtu.f32 	%p89, %f744, 0f4B800000;
	@%p89 bra 	$L__BB0_51;
	bra.uni 	$L__BB0_45;
$L__BB0_51:
	mov.b32 	%r27, %f744;
	and.b32  	%r370, %r27, 8388607;
	or.b32  	%r3022, %r370, 1065353216;
	mov.b32 	%f743, %r3022;
	add.s32 	%r371, %r27, -1073741824;
	and.b32  	%r3023, %r371, -8388608;
	setp.eq.s32 	%p95, %r3023, 0;
	@%p95 bra 	$L__BB0_54;
// %bb.52:                              // %__nv_fmaf_rn.exit4.i.i.i2050.preheader
	mov.f32 	%f375, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f374,%f375;
	// end inline asm
$L__BB0_53:                             // %__nv_fmaf_rn.exit4.i.i.i2050
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r372, %r3023, 192937984;
	add.s32 	%r373, %r3022, %r372;
	mov.b32 	%f376, %r373;
	mul.f32 	%f377, %f374, %f376;
	sub.f32 	%f378, %f376, %f377;
	fma.rn.f32 	%f379, %f378, %f374, %f377;
	sub.f32 	%f380, %f376, %f379;
	fma.rz.f32 	%f381, %f380, %f374, %f379;
	cvt.rzi.f32.f32 	%f382, %f381;
	sub.f32 	%f743, %f376, %f382;
	sub.s32 	%r3023, %r3023, %r372;
	mov.b32 	%r3022, %f743;
	setp.ne.s32 	%p96, %r3023, 0;
	setp.ne.s32 	%p97, %r3022, 0;
	and.pred  	%p98, %p96, %p97;
	@%p98 bra 	$L__BB0_53;
$L__BB0_54:                             // %__internal_fmodf_slowpath_mod.exit.i.i2052
	setp.gt.u32 	%p99, %r27, 2139095039;
	selp.f32 	%f383, 0f7FFFFFFF, 0f4B800000, %p99;
	mul.f32 	%f384, %f743, 0f34000000;
	mul.f32 	%f744, %f383, %f384;
	bra.uni 	$L__BB0_55;
$L__BB0_45:                             // %__nv_fast_fdividef.exit.i.i.i2029
	mov.f32 	%f366, 0f40000000;
	div.approx.f32 	%f367, %f744, %f366;
	cvt.rzi.f32.f32 	%f742, %f367;
	fma.rn.f32 	%f42, %f742, 0fC0000000, %f744;
	mov.b32 	%r26, %f42;
	setp.lt.u32 	%p90, %r26, 1073741824;
	@%p90 bra 	$L__BB0_50;
// %bb.46:
	setp.lt.u32 	%p91, %r26, -2147483647;
	@%p91 bra 	$L__BB0_48;
// %bb.47:
	add.f32 	%f372, %f742, 0fBF800000;
	setp.lt.f32 	%p94, %f42, 0fC0000000;
	add.f32 	%f373, %f372, 0fBF800000;
	selp.f32 	%f742, %f373, %f372, %p94;
	bra.uni 	$L__BB0_50;
$L__BB0_48:
	add.f32 	%f742, %f742, 0f3F800000;
	setp.ltu.f32 	%p92, %f42, 0f40800000;
	@%p92 bra 	$L__BB0_50;
// %bb.49:                              // %__nv_fmaf_rn.exit.i.i.i2033
	add.f32 	%f368, %f742, 0f3F800000;
	fma.rn.f32 	%f370, %f366, 0fC0400000, %f42;
	setp.ge.f32 	%p93, %f370, 0f00000000;
	add.f32 	%f371, %f368, 0f3F800000;
	selp.f32 	%f742, %f371, %f368, %p93;
$L__BB0_50:                             // %__internal_fmodf_fastpath_quot.exit.i.i2036
	fma.rn.f32 	%f744, %f742, 0fC0000000, %f744;
$L__BB0_55:                             // %__internal_fmodf_kernel.exit.i2055
	abs.f32 	%f385, %f744;
	setp.gtu.f32 	%p100, %f385, 0f7F800000;
	@%p100 bra 	$L__BB0_57;
// %bb.56:
	mov.b32 	%r374, %f39;
	and.b32  	%r375, %r374, -2147483648;
	mov.b32 	%r376, %f744;
	or.b32  	%r377, %r375, %r376;
	mov.b32 	%f744, %r377;
$L__BB0_57:                             // %__nv_fmodf.exit2056
	add.f32 	%f386, %f744, %f744;
	mov.b32 	%r378, %f386;
	and.b32  	%r379, %r378, -2147483648;
	or.b32  	%r380, %r379, 1056964608;
	mov.b32 	%f387, %r380;
	add.f32 	%f388, %f386, %f387;
	cvt.rzi.f32.f32 	%f389, %f388;
	abs.f32 	%f390, %f386;
	setp.gt.f32 	%p101, %f390, 0f4B000000;
	selp.f32 	%f391, %f386, %f389, %p101;
	cvt.rzi.f32.f32 	%f392, %f386;
	setp.lt.f32 	%p102, %f390, 0f3F000000;
	selp.f32 	%f393, %f392, %f391, %p102;
	cvt.rzi.s32.f32 	%r381, %f393;
	fma.rn.f32 	%f394, %f393, 0fBF000000, %f744;
	mul.f32 	%f395, %f394, %f394;
	fma.rn.f32 	%f396, %f395, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f397, %f395, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f398, %f396, %f395, 0fC0A55DF6;
	fma.rn.f32 	%f399, %f397, %f395, 0f4081E0CF;
	fma.rn.f32 	%f400, %f395, %f394, 0f00000000;
	fma.rn.f32 	%f401, %f399, %f395, 0fC09DE9E6;
	fma.rn.f32 	%f402, %f398, %f400, 0f00000000;
	fma.rn.f32 	%f403, %f401, %f395, 0f3F800000;
	fma.rn.f32 	%f404, %f394, 0f40490FDB, %f402;
	and.b32  	%r382, %r381, 1;
	setp.eq.b32 	%p103, %r382, 1;
	selp.f32 	%f405, %f403, %f404, %p103;
	selp.f32 	%f406, %f404, %f403, %p103;
	and.b32  	%r383, %r381, 2;
	setp.eq.s32 	%p104, %r383, 0;
	neg.f32 	%f407, %f405;
	selp.f32 	%f408, %f405, %f407, %p104;
	add.s32 	%r384, %r381, 1;
	and.b32  	%r385, %r384, 2;
	setp.eq.s32 	%p105, %r385, 0;
	mov.f32 	%f409, 0f00000000;
	sub.f32 	%f410, %f409, %f406;
	selp.f32 	%f411, %f406, %f410, %p105;
	cvt.rzi.f32.f32 	%f412, %f744;
	setp.eq.f32 	%p106, %f412, %f744;
	mul.f32 	%f413, %f744, 0f00000000;
	selp.f32 	%f755, %f413, %f408, %p106;
	abs.f32 	%f414, %f744;
	setp.gt.f32 	%p107, %f414, 0f4B800000;
	add.f32 	%f415, %f755, 0f3F800000;
	selp.f32 	%f746, %f415, %f411, %p107;
$L__BB0_58:                             // %L637
	or.pred  	%p110, %p66, %p87;
	mov.f32 	%f752, %f250;
	mov.f32 	%f757, %f250;
	@%p110 bra 	$L__BB0_74;
// %bb.59:                              // %L645
	mul.lo.s32 	%r386, %r158, %r25;
	mul.hi.u32 	%r387, %r386, -1431655765;
	shr.u32 	%r388, %r387, 1;
	mul.lo.s32 	%r389, %r388, 3;
	sub.s32 	%r390, %r386, %r389;
	cvt.rn.f32.s32 	%f417, %r390;
	div.approx.f32 	%f60, %f417, %f731;
	abs.f32 	%f750, %f60;
	setp.lt.f32 	%p111, %f750, 0f40000000;
	@%p111 bra 	$L__BB0_71;
// %bb.60:
	setp.gtu.f32 	%p112, %f750, 0f4B800000;
	@%p112 bra 	$L__BB0_67;
	bra.uni 	$L__BB0_61;
$L__BB0_67:
	mov.b32 	%r35, %f750;
	and.b32  	%r391, %r35, 8388607;
	or.b32  	%r3024, %r391, 1065353216;
	mov.b32 	%f749, %r3024;
	add.s32 	%r392, %r35, -1073741824;
	and.b32  	%r3025, %r392, -8388608;
	setp.eq.s32 	%p118, %r3025, 0;
	@%p118 bra 	$L__BB0_70;
// %bb.68:                              // %__nv_fmaf_rn.exit4.i.i.i2081.preheader
	mov.f32 	%f428, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f427,%f428;
	// end inline asm
$L__BB0_69:                             // %__nv_fmaf_rn.exit4.i.i.i2081
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r393, %r3025, 192937984;
	add.s32 	%r394, %r3024, %r393;
	mov.b32 	%f429, %r394;
	mul.f32 	%f430, %f427, %f429;
	sub.f32 	%f431, %f429, %f430;
	fma.rn.f32 	%f432, %f431, %f427, %f430;
	sub.f32 	%f433, %f429, %f432;
	fma.rz.f32 	%f434, %f433, %f427, %f432;
	cvt.rzi.f32.f32 	%f435, %f434;
	sub.f32 	%f749, %f429, %f435;
	sub.s32 	%r3025, %r3025, %r393;
	mov.b32 	%r3024, %f749;
	setp.ne.s32 	%p119, %r3025, 0;
	setp.ne.s32 	%p120, %r3024, 0;
	and.pred  	%p121, %p119, %p120;
	@%p121 bra 	$L__BB0_69;
$L__BB0_70:                             // %__internal_fmodf_slowpath_mod.exit.i.i2083
	setp.gt.u32 	%p122, %r35, 2139095039;
	selp.f32 	%f436, 0f7FFFFFFF, 0f4B800000, %p122;
	mul.f32 	%f437, %f749, 0f34000000;
	mul.f32 	%f750, %f436, %f437;
	bra.uni 	$L__BB0_71;
$L__BB0_61:                             // %__nv_fast_fdividef.exit.i.i.i2060
	mov.f32 	%f419, 0f40000000;
	div.approx.f32 	%f420, %f750, %f419;
	cvt.rzi.f32.f32 	%f748, %f420;
	fma.rn.f32 	%f63, %f748, 0fC0000000, %f750;
	mov.b32 	%r34, %f63;
	setp.lt.u32 	%p113, %r34, 1073741824;
	@%p113 bra 	$L__BB0_66;
// %bb.62:
	setp.lt.u32 	%p114, %r34, -2147483647;
	@%p114 bra 	$L__BB0_64;
// %bb.63:
	add.f32 	%f425, %f748, 0fBF800000;
	setp.lt.f32 	%p117, %f63, 0fC0000000;
	add.f32 	%f426, %f425, 0fBF800000;
	selp.f32 	%f748, %f426, %f425, %p117;
	bra.uni 	$L__BB0_66;
$L__BB0_64:
	add.f32 	%f748, %f748, 0f3F800000;
	setp.ltu.f32 	%p115, %f63, 0f40800000;
	@%p115 bra 	$L__BB0_66;
// %bb.65:                              // %__nv_fmaf_rn.exit.i.i.i2064
	add.f32 	%f421, %f748, 0f3F800000;
	fma.rn.f32 	%f423, %f419, 0fC0400000, %f63;
	setp.ge.f32 	%p116, %f423, 0f00000000;
	add.f32 	%f424, %f421, 0f3F800000;
	selp.f32 	%f748, %f424, %f421, %p116;
$L__BB0_66:                             // %__internal_fmodf_fastpath_quot.exit.i.i2067
	fma.rn.f32 	%f750, %f748, 0fC0000000, %f750;
$L__BB0_71:                             // %__internal_fmodf_kernel.exit.i2086
	abs.f32 	%f438, %f750;
	setp.gtu.f32 	%p123, %f438, 0f7F800000;
	@%p123 bra 	$L__BB0_73;
// %bb.72:
	mov.b32 	%r395, %f60;
	and.b32  	%r396, %r395, -2147483648;
	mov.b32 	%r397, %f750;
	or.b32  	%r398, %r396, %r397;
	mov.b32 	%f750, %r398;
$L__BB0_73:                             // %__nv_fmodf.exit2087
	add.f32 	%f439, %f750, %f750;
	mov.b32 	%r399, %f439;
	and.b32  	%r400, %r399, -2147483648;
	or.b32  	%r401, %r400, 1056964608;
	mov.b32 	%f440, %r401;
	add.f32 	%f441, %f439, %f440;
	cvt.rzi.f32.f32 	%f442, %f441;
	abs.f32 	%f443, %f439;
	setp.gt.f32 	%p124, %f443, 0f4B000000;
	selp.f32 	%f444, %f439, %f442, %p124;
	cvt.rzi.f32.f32 	%f445, %f439;
	setp.lt.f32 	%p125, %f443, 0f3F000000;
	selp.f32 	%f446, %f445, %f444, %p125;
	cvt.rzi.s32.f32 	%r402, %f446;
	fma.rn.f32 	%f447, %f446, 0fBF000000, %f750;
	mul.f32 	%f448, %f447, %f447;
	fma.rn.f32 	%f449, %f448, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f450, %f448, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f451, %f449, %f448, 0fC0A55DF6;
	fma.rn.f32 	%f452, %f450, %f448, 0f4081E0CF;
	fma.rn.f32 	%f453, %f448, %f447, 0f00000000;
	fma.rn.f32 	%f454, %f452, %f448, 0fC09DE9E6;
	fma.rn.f32 	%f455, %f451, %f453, 0f00000000;
	fma.rn.f32 	%f456, %f454, %f448, 0f3F800000;
	fma.rn.f32 	%f457, %f447, 0f40490FDB, %f455;
	and.b32  	%r403, %r402, 1;
	setp.eq.b32 	%p126, %r403, 1;
	selp.f32 	%f458, %f456, %f457, %p126;
	selp.f32 	%f459, %f457, %f456, %p126;
	and.b32  	%r404, %r402, 2;
	setp.eq.s32 	%p127, %r404, 0;
	neg.f32 	%f460, %f458;
	selp.f32 	%f461, %f458, %f460, %p127;
	add.s32 	%r405, %r402, 1;
	and.b32  	%r406, %r405, 2;
	setp.eq.s32 	%p128, %r406, 0;
	mov.f32 	%f462, 0f00000000;
	sub.f32 	%f463, %f462, %f459;
	selp.f32 	%f464, %f459, %f463, %p128;
	cvt.rzi.f32.f32 	%f465, %f750;
	setp.eq.f32 	%p129, %f465, %f750;
	mul.f32 	%f466, %f750, 0f00000000;
	selp.f32 	%f757, %f466, %f461, %p129;
	abs.f32 	%f467, %f750;
	setp.gt.f32 	%p130, %f467, 0f4B800000;
	add.f32 	%f468, %f757, 0f3F800000;
	selp.f32 	%f752, %f468, %f464, %p130;
$L__BB0_74:                             // %L679
	and.b32  	%r42, %r289, 2;
	setp.eq.s32 	%p131, %r42, 0;
	mov.f32 	%f83, %f746;
	mov.f32 	%f85, %f752;
	@%p131 bra 	$L__BB0_76;
// %bb.75:                              // %L688
	neg.f32 	%f85, %f757;
	neg.f32 	%f83, %f755;
	mov.f32 	%f755, %f746;
	mov.f32 	%f757, %f752;
$L__BB0_76:                             // %L690
	@%p26 bra 	$L__BB0_196;
// %bb.77:
	@%p313 bra 	$L__BB0_192;
	bra.uni 	$L__BB0_78;
$L__BB0_192:
	mov.b32 	%r160, %f788;
	and.b32  	%r413, %r160, 8388607;
	or.b32  	%r3070, %r413, 1065353216;
	mov.b32 	%f787, %r3070;
	add.s32 	%r414, %r160, -1073741824;
	and.b32  	%r3071, %r414, -8388608;
	setp.eq.s32 	%p139, %r3071, 0;
	@%p139 bra 	$L__BB0_195;
// %bb.193:                             // %__nv_fmaf_rn.exit4.i.i.i2112.preheader
	mov.f32 	%f478, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f477,%f478;
	// end inline asm
$L__BB0_194:                            // %__nv_fmaf_rn.exit4.i.i.i2112
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r415, %r3071, 192937984;
	add.s32 	%r416, %r3070, %r415;
	mov.b32 	%f479, %r416;
	mul.f32 	%f480, %f477, %f479;
	sub.f32 	%f481, %f479, %f480;
	fma.rn.f32 	%f482, %f481, %f477, %f480;
	sub.f32 	%f483, %f479, %f482;
	fma.rz.f32 	%f484, %f483, %f477, %f482;
	cvt.rzi.f32.f32 	%f485, %f484;
	sub.f32 	%f787, %f479, %f485;
	sub.s32 	%r3071, %r3071, %r415;
	mov.b32 	%r3070, %f787;
	setp.ne.s32 	%p140, %r3071, 0;
	setp.ne.s32 	%p141, %r3070, 0;
	and.pred  	%p142, %p140, %p141;
	@%p142 bra 	$L__BB0_194;
$L__BB0_195:                            // %__internal_fmodf_slowpath_mod.exit.i.i2114
	setp.gt.u32 	%p143, %r160, 2139095039;
	selp.f32 	%f486, 0f7FFFFFFF, 0f4B800000, %p143;
	mul.f32 	%f487, %f787, 0f34000000;
	mul.f32 	%f788, %f486, %f487;
	bra.uni 	$L__BB0_196;
$L__BB0_78:                             // %__nv_fast_fdividef.exit.i.i.i2091
	mov.f32 	%f469, 0f40000000;
	div.approx.f32 	%f470, %f788, %f469;
	cvt.rzi.f32.f32 	%f786, %f470;
	fma.rn.f32 	%f189, %f786, 0fC0000000, %f788;
	mov.b32 	%r159, %f189;
	setp.lt.u32 	%p134, %r159, 1073741824;
	@%p134 bra 	$L__BB0_191;
// %bb.79:
	setp.lt.u32 	%p135, %r159, -2147483647;
	@%p135 bra 	$L__BB0_189;
// %bb.80:
	add.f32 	%f475, %f786, 0fBF800000;
	setp.lt.f32 	%p138, %f189, 0fC0000000;
	add.f32 	%f476, %f475, 0fBF800000;
	selp.f32 	%f786, %f476, %f475, %p138;
	bra.uni 	$L__BB0_191;
$L__BB0_189:
	add.f32 	%f786, %f786, 0f3F800000;
	setp.ltu.f32 	%p136, %f189, 0f40800000;
	@%p136 bra 	$L__BB0_191;
// %bb.190:                             // %__nv_fmaf_rn.exit.i.i.i2095
	add.f32 	%f471, %f786, 0f3F800000;
	fma.rn.f32 	%f473, %f469, 0fC0400000, %f189;
	setp.ge.f32 	%p137, %f473, 0f00000000;
	add.f32 	%f474, %f471, 0f3F800000;
	selp.f32 	%f786, %f474, %f471, %p137;
$L__BB0_191:                            // %__internal_fmodf_fastpath_quot.exit.i.i2098
	fma.rn.f32 	%f788, %f786, 0fC0000000, %f788;
$L__BB0_196:                            // %__internal_fmodf_kernel.exit.i2117
	abs.f32 	%f488, %f788;
	setp.gtu.f32 	%p144, %f488, 0f7F800000;
	@%p144 bra 	$L__BB0_198;
// %bb.197:
	mov.b32 	%r417, %f788;
	or.b32  	%r418, %r153, %r417;
	mov.b32 	%f788, %r418;
$L__BB0_198:                            // %__nv_fmodf.exit2118
	mov.f32 	%f512, 0f00000000;
	mov.f32 	%f521, 0f41000000;
	div.approx.f32 	%f203, %f512, %f521;
	abs.f32 	%f760, %f203;
	setp.lt.f32 	%p152, %f760, 0f40000000;
	@%p152 bra 	$L__BB0_92;
// %bb.81:
	setp.gtu.f32 	%p153, %f760, 0f4B800000;
	@%p153 bra 	$L__BB0_88;
	bra.uni 	$L__BB0_82;
$L__BB0_88:
	mov.b32 	%r46, %f760;
	and.b32  	%r433, %r46, 8388607;
	or.b32  	%r3026, %r433, 1065353216;
	mov.b32 	%f759, %r3026;
	add.s32 	%r434, %r46, -1073741824;
	and.b32  	%r3027, %r434, -8388608;
	setp.eq.s32 	%p159, %r3027, 0;
	@%p159 bra 	$L__BB0_91;
// %bb.89:                              // %__nv_fmaf_rn.exit4.i.i.i2143.preheader
	mov.f32 	%f531, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f530,%f531;
	// end inline asm
$L__BB0_90:                             // %__nv_fmaf_rn.exit4.i.i.i2143
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r435, %r3027, 192937984;
	add.s32 	%r436, %r3026, %r435;
	mov.b32 	%f532, %r436;
	mul.f32 	%f533, %f530, %f532;
	sub.f32 	%f534, %f532, %f533;
	fma.rn.f32 	%f535, %f534, %f530, %f533;
	sub.f32 	%f536, %f532, %f535;
	fma.rz.f32 	%f537, %f536, %f530, %f535;
	cvt.rzi.f32.f32 	%f538, %f537;
	sub.f32 	%f759, %f532, %f538;
	sub.s32 	%r3027, %r3027, %r435;
	mov.b32 	%r3026, %f759;
	setp.ne.s32 	%p160, %r3027, 0;
	setp.ne.s32 	%p161, %r3026, 0;
	and.pred  	%p162, %p160, %p161;
	@%p162 bra 	$L__BB0_90;
$L__BB0_91:                             // %__internal_fmodf_slowpath_mod.exit.i.i2145
	setp.gt.u32 	%p163, %r46, 2139095039;
	selp.f32 	%f539, 0f7FFFFFFF, 0f4B800000, %p163;
	mul.f32 	%f540, %f759, 0f34000000;
	mul.f32 	%f760, %f539, %f540;
	bra.uni 	$L__BB0_92;
$L__BB0_82:                             // %__nv_fast_fdividef.exit.i.i.i2122
	mov.f32 	%f522, 0f40000000;
	div.approx.f32 	%f523, %f760, %f522;
	cvt.rzi.f32.f32 	%f758, %f523;
	fma.rn.f32 	%f88, %f758, 0fC0000000, %f760;
	mov.b32 	%r45, %f88;
	setp.lt.u32 	%p154, %r45, 1073741824;
	@%p154 bra 	$L__BB0_87;
// %bb.83:
	setp.lt.u32 	%p155, %r45, -2147483647;
	@%p155 bra 	$L__BB0_85;
// %bb.84:
	add.f32 	%f528, %f758, 0fBF800000;
	setp.lt.f32 	%p158, %f88, 0fC0000000;
	add.f32 	%f529, %f528, 0fBF800000;
	selp.f32 	%f758, %f529, %f528, %p158;
	bra.uni 	$L__BB0_87;
$L__BB0_85:
	add.f32 	%f758, %f758, 0f3F800000;
	setp.ltu.f32 	%p156, %f88, 0f40800000;
	@%p156 bra 	$L__BB0_87;
// %bb.86:                              // %__nv_fmaf_rn.exit.i.i.i2126
	add.f32 	%f524, %f758, 0f3F800000;
	fma.rn.f32 	%f526, %f522, 0fC0400000, %f88;
	setp.ge.f32 	%p157, %f526, 0f00000000;
	add.f32 	%f527, %f524, 0f3F800000;
	selp.f32 	%f758, %f527, %f524, %p157;
$L__BB0_87:                             // %__internal_fmodf_fastpath_quot.exit.i.i2129
	fma.rn.f32 	%f760, %f758, 0fC0000000, %f760;
$L__BB0_92:                             // %__internal_fmodf_kernel.exit.i2148
	abs.f32 	%f541, %f760;
	setp.gtu.f32 	%p164, %f541, 0f7F800000;
	@%p164 bra 	$L__BB0_94;
// %bb.93:
	mov.b32 	%r437, %f203;
	and.b32  	%r438, %r437, -2147483648;
	mov.b32 	%r439, %f760;
	or.b32  	%r440, %r438, %r439;
	mov.b32 	%f760, %r440;
$L__BB0_94:                             // %__nv_fmodf.exit2149
	cvt.rn.f32.s32 	%f572, %r144;
	div.approx.f32 	%f104, %f572, %f521;
	abs.f32 	%f764, %f104;
	setp.lt.f32 	%p172, %f764, 0f40000000;
	@%p172 bra 	$L__BB0_106;
// %bb.95:
	setp.gtu.f32 	%p173, %f764, 0f4B800000;
	@%p173 bra 	$L__BB0_102;
	bra.uni 	$L__BB0_96;
$L__BB0_102:
	mov.b32 	%r54, %f764;
	and.b32  	%r449, %r54, 8388607;
	or.b32  	%r3028, %r449, 1065353216;
	mov.b32 	%f763, %r3028;
	add.s32 	%r450, %r54, -1073741824;
	and.b32  	%r3029, %r450, -8388608;
	setp.eq.s32 	%p179, %r3029, 0;
	@%p179 bra 	$L__BB0_105;
// %bb.103:                             // %__nv_fmaf_rn.exit4.i.i.i2174.preheader
	mov.f32 	%f583, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f582,%f583;
	// end inline asm
$L__BB0_104:                            // %__nv_fmaf_rn.exit4.i.i.i2174
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r451, %r3029, 192937984;
	add.s32 	%r452, %r3028, %r451;
	mov.b32 	%f584, %r452;
	mul.f32 	%f585, %f582, %f584;
	sub.f32 	%f586, %f584, %f585;
	fma.rn.f32 	%f587, %f586, %f582, %f585;
	sub.f32 	%f588, %f584, %f587;
	fma.rz.f32 	%f589, %f588, %f582, %f587;
	cvt.rzi.f32.f32 	%f590, %f589;
	sub.f32 	%f763, %f584, %f590;
	sub.s32 	%r3029, %r3029, %r451;
	mov.b32 	%r3028, %f763;
	setp.ne.s32 	%p180, %r3029, 0;
	setp.ne.s32 	%p181, %r3028, 0;
	and.pred  	%p182, %p180, %p181;
	@%p182 bra 	$L__BB0_104;
$L__BB0_105:                            // %__internal_fmodf_slowpath_mod.exit.i.i2176
	setp.gt.u32 	%p183, %r54, 2139095039;
	selp.f32 	%f591, 0f7FFFFFFF, 0f4B800000, %p183;
	mul.f32 	%f592, %f763, 0f34000000;
	mul.f32 	%f764, %f591, %f592;
	bra.uni 	$L__BB0_106;
$L__BB0_96:                             // %__nv_fast_fdividef.exit.i.i.i2153
	mov.f32 	%f574, 0f40000000;
	div.approx.f32 	%f575, %f764, %f574;
	cvt.rzi.f32.f32 	%f762, %f575;
	fma.rn.f32 	%f107, %f762, 0fC0000000, %f764;
	mov.b32 	%r53, %f107;
	setp.lt.u32 	%p174, %r53, 1073741824;
	@%p174 bra 	$L__BB0_101;
// %bb.97:
	setp.lt.u32 	%p175, %r53, -2147483647;
	@%p175 bra 	$L__BB0_99;
// %bb.98:
	add.f32 	%f580, %f762, 0fBF800000;
	setp.lt.f32 	%p178, %f107, 0fC0000000;
	add.f32 	%f581, %f580, 0fBF800000;
	selp.f32 	%f762, %f581, %f580, %p178;
	bra.uni 	$L__BB0_101;
$L__BB0_99:
	add.f32 	%f762, %f762, 0f3F800000;
	setp.ltu.f32 	%p176, %f107, 0f40800000;
	@%p176 bra 	$L__BB0_101;
// %bb.100:                             // %__nv_fmaf_rn.exit.i.i.i2157
	add.f32 	%f576, %f762, 0f3F800000;
	fma.rn.f32 	%f578, %f574, 0fC0400000, %f107;
	setp.ge.f32 	%p177, %f578, 0f00000000;
	add.f32 	%f579, %f576, 0f3F800000;
	selp.f32 	%f762, %f579, %f576, %p177;
$L__BB0_101:                            // %__internal_fmodf_fastpath_quot.exit.i.i2160
	fma.rn.f32 	%f764, %f762, 0fC0000000, %f764;
$L__BB0_106:                            // %__internal_fmodf_kernel.exit.i2179
	abs.f32 	%f593, %f764;
	setp.gtu.f32 	%p184, %f593, 0f7F800000;
	@%p184 bra 	$L__BB0_108;
// %bb.107:
	mov.b32 	%r453, %f104;
	and.b32  	%r454, %r453, -2147483648;
	mov.b32 	%r455, %f764;
	or.b32  	%r456, %r454, %r455;
	mov.b32 	%f764, %r456;
$L__BB0_108:                            // %__nv_fmodf.exit2180
	and.b32  	%r64, %r289, 1;
	shr.u32 	%r65, %r289, 4;
	setp.ne.s32 	%p192, %r64, %r65;
	mov.f32 	%f770, %f512;
	mov.f32 	%f779, %f512;
	@%p192 bra 	$L__BB0_124;
// %bb.109:                             // %L895
	mov.f32 	%f626, 0f3F800000;
	mov.f32 	%f627, 0f00000000;
	div.approx.f32 	%f121, %f627, %f626;
	abs.f32 	%f768, %f121;
	setp.lt.f32 	%p193, %f768, 0f40000000;
	@%p193 bra 	$L__BB0_121;
// %bb.110:
	setp.gtu.f32 	%p194, %f768, 0f4B800000;
	@%p194 bra 	$L__BB0_117;
	bra.uni 	$L__BB0_111;
$L__BB0_117:
	mov.b32 	%r67, %f768;
	and.b32  	%r471, %r67, 8388607;
	or.b32  	%r3030, %r471, 1065353216;
	mov.b32 	%f767, %r3030;
	add.s32 	%r472, %r67, -1073741824;
	and.b32  	%r3031, %r472, -8388608;
	setp.eq.s32 	%p200, %r3031, 0;
	@%p200 bra 	$L__BB0_120;
// %bb.118:                             // %__nv_fmaf_rn.exit4.i.i.i2205.preheader
	// begin inline asm
	rcp.approx.ftz.f32 %f636,%f626;
	// end inline asm
$L__BB0_119:                            // %__nv_fmaf_rn.exit4.i.i.i2205
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r473, %r3031, 192937984;
	add.s32 	%r474, %r3030, %r473;
	mov.b32 	%f638, %r474;
	mul.f32 	%f639, %f636, %f638;
	sub.f32 	%f640, %f638, %f639;
	fma.rn.f32 	%f641, %f640, %f636, %f639;
	sub.f32 	%f642, %f638, %f641;
	fma.rz.f32 	%f643, %f642, %f636, %f641;
	cvt.rzi.f32.f32 	%f644, %f643;
	sub.f32 	%f767, %f638, %f644;
	sub.s32 	%r3031, %r3031, %r473;
	mov.b32 	%r3030, %f767;
	setp.ne.s32 	%p201, %r3031, 0;
	setp.ne.s32 	%p202, %r3030, 0;
	and.pred  	%p203, %p201, %p202;
	@%p203 bra 	$L__BB0_119;
$L__BB0_120:                            // %__internal_fmodf_slowpath_mod.exit.i.i2207
	setp.gt.u32 	%p204, %r67, 2139095039;
	selp.f32 	%f645, 0f7FFFFFFF, 0f4B800000, %p204;
	mul.f32 	%f646, %f767, 0f34000000;
	mul.f32 	%f768, %f645, %f646;
	bra.uni 	$L__BB0_121;
$L__BB0_111:                            // %__nv_fast_fdividef.exit.i.i.i2184
	mov.f32 	%f628, 0f40000000;
	div.approx.f32 	%f629, %f768, %f628;
	cvt.rzi.f32.f32 	%f766, %f629;
	fma.rn.f32 	%f124, %f766, 0fC0000000, %f768;
	mov.b32 	%r66, %f124;
	setp.lt.u32 	%p195, %r66, 1073741824;
	@%p195 bra 	$L__BB0_116;
// %bb.112:
	setp.lt.u32 	%p196, %r66, -2147483647;
	@%p196 bra 	$L__BB0_114;
// %bb.113:
	add.f32 	%f634, %f766, 0fBF800000;
	setp.lt.f32 	%p199, %f124, 0fC0000000;
	add.f32 	%f635, %f634, 0fBF800000;
	selp.f32 	%f766, %f635, %f634, %p199;
	bra.uni 	$L__BB0_116;
$L__BB0_114:
	add.f32 	%f766, %f766, 0f3F800000;
	setp.ltu.f32 	%p197, %f124, 0f40800000;
	@%p197 bra 	$L__BB0_116;
// %bb.115:                             // %__nv_fmaf_rn.exit.i.i.i2188
	add.f32 	%f630, %f766, 0f3F800000;
	fma.rn.f32 	%f632, %f628, 0fC0400000, %f124;
	setp.ge.f32 	%p198, %f632, 0f00000000;
	add.f32 	%f633, %f630, 0f3F800000;
	selp.f32 	%f766, %f633, %f630, %p198;
$L__BB0_116:                            // %__internal_fmodf_fastpath_quot.exit.i.i2191
	fma.rn.f32 	%f768, %f766, 0fC0000000, %f768;
$L__BB0_121:                            // %__internal_fmodf_kernel.exit.i2210
	abs.f32 	%f647, %f768;
	setp.gtu.f32 	%p205, %f647, 0f7F800000;
	@%p205 bra 	$L__BB0_123;
// %bb.122:
	mov.b32 	%r475, %f121;
	and.b32  	%r476, %r475, -2147483648;
	mov.b32 	%r477, %f768;
	or.b32  	%r478, %r476, %r477;
	mov.b32 	%f768, %r478;
$L__BB0_123:                            // %__nv_fmodf.exit2211
	add.f32 	%f648, %f768, %f768;
	mov.b32 	%r479, %f648;
	and.b32  	%r480, %r479, -2147483648;
	or.b32  	%r481, %r480, 1056964608;
	mov.b32 	%f649, %r481;
	add.f32 	%f650, %f648, %f649;
	cvt.rzi.f32.f32 	%f651, %f650;
	abs.f32 	%f652, %f648;
	setp.gt.f32 	%p206, %f652, 0f4B000000;
	selp.f32 	%f653, %f648, %f651, %p206;
	cvt.rzi.f32.f32 	%f654, %f648;
	setp.lt.f32 	%p207, %f652, 0f3F000000;
	selp.f32 	%f655, %f654, %f653, %p207;
	cvt.rzi.s32.f32 	%r482, %f655;
	fma.rn.f32 	%f656, %f655, 0fBF000000, %f768;
	mul.f32 	%f657, %f656, %f656;
	fma.rn.f32 	%f658, %f657, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f659, %f657, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f660, %f658, %f657, 0fC0A55DF6;
	fma.rn.f32 	%f661, %f659, %f657, 0f4081E0CF;
	fma.rn.f32 	%f662, %f657, %f656, 0f00000000;
	fma.rn.f32 	%f663, %f661, %f657, 0fC09DE9E6;
	fma.rn.f32 	%f664, %f660, %f662, 0f00000000;
	fma.rn.f32 	%f665, %f663, %f657, 0f3F800000;
	fma.rn.f32 	%f666, %f656, 0f40490FDB, %f664;
	and.b32  	%r483, %r482, 1;
	setp.eq.b32 	%p208, %r483, 1;
	selp.f32 	%f667, %f665, %f666, %p208;
	selp.f32 	%f668, %f666, %f665, %p208;
	and.b32  	%r484, %r482, 2;
	setp.eq.s32 	%p209, %r484, 0;
	neg.f32 	%f669, %f667;
	selp.f32 	%f670, %f667, %f669, %p209;
	add.s32 	%r485, %r482, 1;
	and.b32  	%r486, %r485, 2;
	setp.eq.s32 	%p210, %r486, 0;
	sub.f32 	%f672, %f627, %f668;
	selp.f32 	%f673, %f668, %f672, %p210;
	cvt.rzi.f32.f32 	%f674, %f768;
	setp.eq.f32 	%p211, %f674, %f768;
	mul.f32 	%f675, %f768, 0f00000000;
	selp.f32 	%f779, %f675, %f670, %p211;
	abs.f32 	%f676, %f768;
	setp.gt.f32 	%p212, %f676, 0f4B800000;
	add.f32 	%f677, %f779, 0f3F800000;
	selp.f32 	%f770, %f677, %f673, %p212;
$L__BB0_124:                            // %L934
	and.b32  	%r63, %r144, 1;
	mov.f32 	%f776, %f512;
	mov.f32 	%f781, %f512;
	@%p192 bra 	$L__BB0_140;
// %bb.125:                             // %L937
	cvt.rn.f32.s32 	%f679, %r63;
	mov.f32 	%f680, 0f3F800000;
	div.approx.f32 	%f142, %f679, %f680;
	abs.f32 	%f774, %f142;
	setp.lt.f32 	%p214, %f774, 0f40000000;
	@%p214 bra 	$L__BB0_137;
// %bb.126:
	setp.gtu.f32 	%p215, %f774, 0f4B800000;
	@%p215 bra 	$L__BB0_133;
	bra.uni 	$L__BB0_127;
$L__BB0_133:
	mov.b32 	%r75, %f774;
	and.b32  	%r487, %r75, 8388607;
	or.b32  	%r3032, %r487, 1065353216;
	mov.b32 	%f773, %r3032;
	add.s32 	%r488, %r75, -1073741824;
	and.b32  	%r3033, %r488, -8388608;
	setp.eq.s32 	%p221, %r3033, 0;
	@%p221 bra 	$L__BB0_136;
// %bb.134:                             // %__nv_fmaf_rn.exit4.i.i.i2236.preheader
	// begin inline asm
	rcp.approx.ftz.f32 %f689,%f680;
	// end inline asm
$L__BB0_135:                            // %__nv_fmaf_rn.exit4.i.i.i2236
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r489, %r3033, 192937984;
	add.s32 	%r490, %r3032, %r489;
	mov.b32 	%f691, %r490;
	mul.f32 	%f692, %f689, %f691;
	sub.f32 	%f693, %f691, %f692;
	fma.rn.f32 	%f694, %f693, %f689, %f692;
	sub.f32 	%f695, %f691, %f694;
	fma.rz.f32 	%f696, %f695, %f689, %f694;
	cvt.rzi.f32.f32 	%f697, %f696;
	sub.f32 	%f773, %f691, %f697;
	sub.s32 	%r3033, %r3033, %r489;
	mov.b32 	%r3032, %f773;
	setp.ne.s32 	%p222, %r3033, 0;
	setp.ne.s32 	%p223, %r3032, 0;
	and.pred  	%p224, %p222, %p223;
	@%p224 bra 	$L__BB0_135;
$L__BB0_136:                            // %__internal_fmodf_slowpath_mod.exit.i.i2238
	setp.gt.u32 	%p225, %r75, 2139095039;
	selp.f32 	%f698, 0f7FFFFFFF, 0f4B800000, %p225;
	mul.f32 	%f699, %f773, 0f34000000;
	mul.f32 	%f774, %f698, %f699;
	bra.uni 	$L__BB0_137;
$L__BB0_127:                            // %__nv_fast_fdividef.exit.i.i.i2215
	mov.f32 	%f681, 0f40000000;
	div.approx.f32 	%f682, %f774, %f681;
	cvt.rzi.f32.f32 	%f772, %f682;
	fma.rn.f32 	%f145, %f772, 0fC0000000, %f774;
	mov.b32 	%r74, %f145;
	setp.lt.u32 	%p216, %r74, 1073741824;
	@%p216 bra 	$L__BB0_132;
// %bb.128:
	setp.lt.u32 	%p217, %r74, -2147483647;
	@%p217 bra 	$L__BB0_130;
// %bb.129:
	add.f32 	%f687, %f772, 0fBF800000;
	setp.lt.f32 	%p220, %f145, 0fC0000000;
	add.f32 	%f688, %f687, 0fBF800000;
	selp.f32 	%f772, %f688, %f687, %p220;
	bra.uni 	$L__BB0_132;
$L__BB0_130:
	add.f32 	%f772, %f772, 0f3F800000;
	setp.ltu.f32 	%p218, %f145, 0f40800000;
	@%p218 bra 	$L__BB0_132;
// %bb.131:                             // %__nv_fmaf_rn.exit.i.i.i2219
	add.f32 	%f683, %f772, 0f3F800000;
	fma.rn.f32 	%f685, %f681, 0fC0400000, %f145;
	setp.ge.f32 	%p219, %f685, 0f00000000;
	add.f32 	%f686, %f683, 0f3F800000;
	selp.f32 	%f772, %f686, %f683, %p219;
$L__BB0_132:                            // %__internal_fmodf_fastpath_quot.exit.i.i2222
	fma.rn.f32 	%f774, %f772, 0fC0000000, %f774;
$L__BB0_137:                            // %__internal_fmodf_kernel.exit.i2241
	abs.f32 	%f700, %f774;
	setp.gtu.f32 	%p226, %f700, 0f7F800000;
	@%p226 bra 	$L__BB0_139;
// %bb.138:
	mov.b32 	%r491, %f142;
	and.b32  	%r492, %r491, -2147483648;
	mov.b32 	%r493, %f774;
	or.b32  	%r494, %r492, %r493;
	mov.b32 	%f774, %r494;
$L__BB0_139:                            // %__nv_fmodf.exit2242
	add.f32 	%f701, %f774, %f774;
	mov.b32 	%r495, %f701;
	and.b32  	%r496, %r495, -2147483648;
	or.b32  	%r497, %r496, 1056964608;
	mov.b32 	%f702, %r497;
	add.f32 	%f703, %f701, %f702;
	cvt.rzi.f32.f32 	%f704, %f703;
	abs.f32 	%f705, %f701;
	setp.gt.f32 	%p227, %f705, 0f4B000000;
	selp.f32 	%f706, %f701, %f704, %p227;
	cvt.rzi.f32.f32 	%f707, %f701;
	setp.lt.f32 	%p228, %f705, 0f3F000000;
	selp.f32 	%f708, %f707, %f706, %p228;
	cvt.rzi.s32.f32 	%r498, %f708;
	fma.rn.f32 	%f709, %f708, 0fBF000000, %f774;
	mul.f32 	%f710, %f709, %f709;
	fma.rn.f32 	%f711, %f710, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f712, %f710, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f713, %f711, %f710, 0fC0A55DF6;
	fma.rn.f32 	%f714, %f712, %f710, 0f4081E0CF;
	fma.rn.f32 	%f715, %f710, %f709, 0f00000000;
	fma.rn.f32 	%f716, %f714, %f710, 0fC09DE9E6;
	fma.rn.f32 	%f717, %f713, %f715, 0f00000000;
	fma.rn.f32 	%f718, %f716, %f710, 0f3F800000;
	fma.rn.f32 	%f719, %f709, 0f40490FDB, %f717;
	and.b32  	%r499, %r498, 1;
	setp.eq.b32 	%p229, %r499, 1;
	selp.f32 	%f720, %f718, %f719, %p229;
	selp.f32 	%f721, %f719, %f718, %p229;
	and.b32  	%r500, %r498, 2;
	setp.eq.s32 	%p230, %r500, 0;
	neg.f32 	%f722, %f720;
	selp.f32 	%f723, %f720, %f722, %p230;
	add.s32 	%r501, %r498, 1;
	and.b32  	%r502, %r501, 2;
	setp.eq.s32 	%p231, %r502, 0;
	mov.f32 	%f724, 0f00000000;
	sub.f32 	%f725, %f724, %f721;
	selp.f32 	%f726, %f721, %f725, %p231;
	cvt.rzi.f32.f32 	%f727, %f774;
	setp.eq.f32 	%p232, %f727, %f774;
	mul.f32 	%f728, %f774, 0f00000000;
	selp.f32 	%f781, %f728, %f723, %p232;
	abs.f32 	%f729, %f774;
	setp.gt.f32 	%p233, %f729, 0f4B800000;
	add.f32 	%f730, %f781, 0f3F800000;
	selp.f32 	%f776, %f730, %f726, %p233;
$L__BB0_140:                            // %L971
	mov.f32 	%f165, %f770;
	mov.f32 	%f167, %f776;
	@%p131 bra 	$L__BB0_142;
// %bb.141:                             // %L980
	neg.f32 	%f167, %f781;
	neg.f32 	%f165, %f779;
	mov.f32 	%f779, %f770;
	mov.f32 	%f781, %f776;
$L__BB0_142:                            // %L982
	setp.gt.u32 	%p235, %r289, 15;
	mov.u32 	%r169, 999999999;
	@%p235 bra 	$L__BB0_200;
// %bb.143:                             // %L1012
	ld.param.u64 	%rd1, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9];
	mad.lo.s32 	%r510, %r289, 6, %r1;
	cvt.u16.u32 	%rs15, %r510;
	and.b16  	%rs16, %rs15, 255;
	mul.lo.s16 	%rs17, %rs16, 171;
	shr.u16 	%rs18, %rs17, 14;
	mul.lo.s16 	%rs19, %rs18, 96;
	sub.s16 	%rs20, %rs15, %rs19;
	cvt.u32.u16 	%r511, %rs20;
	and.b32  	%r512, %r511, 255;
	mul.wide.u32 	%rd21, %r512, 4;
	add.s64 	%rd22, %rd1, %rd21;
	ld.global.u32 	%r513, [%rd22];
	shl.b32 	%r514, %r513, 16;
	cvt.s32.s16 	%r84, %r513;
	shr.s32 	%r85, %r513, 16;
	or.b32  	%r515, %r514, 65535;
	setp.lt.u32 	%p236, %r515, 589823;
	setp.lt.u32 	%p237, %r513, 786432;
	and.pred  	%p238, %p236, %p237;
	@%p238 bra 	$L__BB0_199;
	bra.uni 	$L__BB0_144;
$L__BB0_199:                            // %L1254
	mul.lo.s32 	%r519, %r85, 290;
	mad.lo.s32 	%r169, %r84, 33, %r519;
$L__BB0_200:                            // %pass543
	add.f32 	%f227, %f784, %f784;
	mov.b32 	%r317, %f227;
	add.f32 	%f489, %f788, %f788;
	and.b32  	%r318, %r317, -2147483648;
	add.f32 	%f282, %f734, %f734;
	mov.b32 	%r425, %f489;
	or.b32  	%r319, %r318, 1056964608;
	mov.b32 	%r334, %f282;
	and.b32  	%r426, %r425, -2147483648;
	add.f32 	%f542, %f760, %f760;
	add.f32 	%f595, %f764, %f764;
	mov.b32 	%f228, %r319;
	and.b32  	%r335, %r334, -2147483648;
	or.b32  	%r427, %r426, 1056964608;
	mov.b32 	%r441, %f542;
	mov.b32 	%r463, %f595;
	add.f32 	%f229, %f227, %f228;
	abs.f32 	%f231, %f227;
	or.b32  	%r336, %r335, 1056964608;
	mov.b32 	%f490, %r427;
	and.b32  	%r442, %r441, -2147483648;
	and.b32  	%r464, %r463, -2147483648;
	cvt.rzi.f32.f32 	%f230, %f229;
	setp.gt.f32 	%p39, %f231, 0f4B000000;
	mov.b32 	%f283, %r336;
	add.f32 	%f491, %f489, %f490;
	abs.f32 	%f493, %f489;
	or.b32  	%r443, %r442, 1056964608;
	or.b32  	%r465, %r464, 1056964608;
	selp.f32 	%f232, %f227, %f230, %p39;
	cvt.rzi.f32.f32 	%f233, %f227;
	setp.lt.f32 	%p40, %f231, 0f3F000000;
	add.f32 	%f284, %f282, %f283;
	abs.f32 	%f286, %f282;
	cvt.rzi.f32.f32 	%f492, %f491;
	setp.gt.f32 	%p145, %f493, 0f4B000000;
	mov.b32 	%f543, %r443;
	mov.b32 	%f596, %r465;
	selp.f32 	%f234, %f233, %f232, %p40;
	cvt.rzi.f32.f32 	%f285, %f284;
	setp.gt.f32 	%p59, %f286, 0f4B000000;
	selp.f32 	%f494, %f489, %f492, %p145;
	cvt.rzi.f32.f32 	%f495, %f489;
	setp.lt.f32 	%p146, %f493, 0f3F000000;
	add.f32 	%f544, %f542, %f543;
	abs.f32 	%f546, %f542;
	add.f32 	%f597, %f595, %f596;
	abs.f32 	%f599, %f595;
	fma.rn.f32 	%f235, %f234, 0fBF000000, %f784;
	selp.f32 	%f287, %f282, %f285, %p59;
	cvt.rzi.f32.f32 	%f288, %f282;
	setp.lt.f32 	%p60, %f286, 0f3F000000;
	selp.f32 	%f496, %f495, %f494, %p146;
	cvt.rzi.f32.f32 	%f545, %f544;
	setp.gt.f32 	%p165, %f546, 0f4B000000;
	cvt.rzi.f32.f32 	%f598, %f597;
	setp.gt.f32 	%p185, %f599, 0f4B000000;
	mul.f32 	%f236, %f235, %f235;
	selp.f32 	%f289, %f288, %f287, %p60;
	fma.rn.f32 	%f497, %f496, 0fBF000000, %f788;
	selp.f32 	%f547, %f542, %f545, %p165;
	cvt.rzi.f32.f32 	%f548, %f542;
	setp.lt.f32 	%p166, %f546, 0f3F000000;
	selp.f32 	%f600, %f595, %f598, %p185;
	cvt.rzi.f32.f32 	%f601, %f595;
	setp.lt.f32 	%p186, %f599, 0f3F000000;
	fma.rn.f32 	%f237, %f236, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f238, %f236, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f290, %f289, 0fBF000000, %f734;
	mul.f32 	%f498, %f497, %f497;
	selp.f32 	%f549, %f548, %f547, %p166;
	selp.f32 	%f602, %f601, %f600, %p186;
	cvt.rzi.s32.f32 	%r320, %f234;
	fma.rn.f32 	%f239, %f237, %f236, 0fC0A55DF6;
	fma.rn.f32 	%f240, %f238, %f236, 0f4081E0CF;
	fma.rn.f32 	%f241, %f236, %f235, 0f00000000;
	mul.f32 	%f291, %f290, %f290;
	fma.rn.f32 	%f499, %f498, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f500, %f498, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f550, %f549, 0fBF000000, %f760;
	fma.rn.f32 	%f603, %f602, 0fBF000000, %f764;
	fma.rn.f32 	%f242, %f240, %f236, 0fC09DE9E6;
	fma.rn.f32 	%f243, %f239, %f241, 0f00000000;
	and.b32  	%r321, %r320, 1;
	fma.rn.f32 	%f292, %f291, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f293, %f291, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r428, %f496;
	fma.rn.f32 	%f501, %f499, %f498, 0fC0A55DF6;
	fma.rn.f32 	%f502, %f500, %f498, 0f4081E0CF;
	fma.rn.f32 	%f503, %f498, %f497, 0f00000000;
	mul.f32 	%f551, %f550, %f550;
	mul.f32 	%f604, %f603, %f603;
	fma.rn.f32 	%f244, %f242, %f236, 0f3F800000;
	fma.rn.f32 	%f245, %f235, 0f40490FDB, %f243;
	setp.eq.b32 	%p41, %r321, 1;
	cvt.rzi.s32.f32 	%r337, %f289;
	fma.rn.f32 	%f294, %f292, %f291, 0fC0A55DF6;
	fma.rn.f32 	%f295, %f293, %f291, 0f4081E0CF;
	fma.rn.f32 	%f296, %f291, %f290, 0f00000000;
	fma.rn.f32 	%f504, %f502, %f498, 0fC09DE9E6;
	fma.rn.f32 	%f505, %f501, %f503, 0f00000000;
	and.b32  	%r429, %r428, 1;
	fma.rn.f32 	%f552, %f551, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f553, %f551, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f605, %f604, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f606, %f604, 0f3E684E12, 0fBFAAD2E0;
	selp.f32 	%f246, %f244, %f245, %p41;
	and.b32  	%r322, %r320, 2;
	fma.rn.f32 	%f297, %f295, %f291, 0fC09DE9E6;
	fma.rn.f32 	%f298, %f294, %f296, 0f00000000;
	and.b32  	%r338, %r337, 1;
	fma.rn.f32 	%f506, %f504, %f498, 0f3F800000;
	fma.rn.f32 	%f507, %f497, 0f40490FDB, %f505;
	setp.eq.b32 	%p147, %r429, 1;
	cvt.rzi.s32.f32 	%r444, %f549;
	fma.rn.f32 	%f554, %f552, %f551, 0fC0A55DF6;
	fma.rn.f32 	%f555, %f553, %f551, 0f4081E0CF;
	fma.rn.f32 	%f556, %f551, %f550, 0f00000000;
	cvt.rzi.s32.f32 	%r466, %f602;
	fma.rn.f32 	%f607, %f605, %f604, 0fC0A55DF6;
	fma.rn.f32 	%f608, %f606, %f604, 0f4081E0CF;
	fma.rn.f32 	%f609, %f604, %f603, 0f00000000;
	setp.eq.s32 	%p42, %r322, 0;
	neg.f32 	%f248, %f246;
	add.s32 	%r323, %r320, 1;
	cvt.rzi.f32.f32 	%f253, %f784;
	fma.rn.f32 	%f299, %f297, %f291, 0f3F800000;
	fma.rn.f32 	%f300, %f290, 0f40490FDB, %f298;
	setp.eq.b32 	%p61, %r338, 1;
	selp.f32 	%f508, %f506, %f507, %p147;
	and.b32  	%r430, %r428, 2;
	fma.rn.f32 	%f557, %f555, %f551, 0fC09DE9E6;
	fma.rn.f32 	%f558, %f554, %f556, 0f00000000;
	and.b32  	%r445, %r444, 1;
	fma.rn.f32 	%f610, %f608, %f604, 0fC09DE9E6;
	fma.rn.f32 	%f611, %f607, %f609, 0f00000000;
	and.b32  	%r467, %r466, 1;
	selp.f32 	%f247, %f245, %f244, %p41;
	selp.f32 	%f249, %f246, %f248, %p42;
	and.b32  	%r324, %r323, 2;
	setp.eq.f32 	%p44, %f253, %f784;
	mul.f32 	%f254, %f784, 0f00000000;
	selp.f32 	%f301, %f299, %f300, %p61;
	and.b32  	%r339, %r337, 2;
	setp.eq.s32 	%p148, %r430, 0;
	neg.f32 	%f510, %f508;
	add.s32 	%r431, %r428, 1;
	cvt.rzi.f32.f32 	%f515, %f788;
	fma.rn.f32 	%f559, %f557, %f551, 0f3F800000;
	fma.rn.f32 	%f560, %f550, 0f40490FDB, %f558;
	setp.eq.b32 	%p167, %r445, 1;
	fma.rn.f32 	%f612, %f610, %f604, 0f3F800000;
	fma.rn.f32 	%f613, %f603, 0f40490FDB, %f611;
	setp.eq.b32 	%p187, %r467, 1;
	setp.eq.s32 	%p43, %r324, 0;
	sub.f32 	%f251, %f250, %f247;
	selp.f32 	%f255, %f254, %f249, %p44;
	abs.f32 	%f256, %f784;
	setp.eq.s32 	%p62, %r339, 0;
	neg.f32 	%f303, %f301;
	add.s32 	%r340, %r337, 1;
	cvt.rzi.f32.f32 	%f307, %f734;
	selp.f32 	%f509, %f507, %f506, %p147;
	selp.f32 	%f511, %f508, %f510, %p148;
	and.b32  	%r432, %r431, 2;
	setp.eq.f32 	%p150, %f515, %f788;
	mul.f32 	%f516, %f788, 0f00000000;
	selp.f32 	%f561, %f559, %f560, %p167;
	and.b32  	%r446, %r444, 2;
	selp.f32 	%f614, %f612, %f613, %p187;
	and.b32  	%r468, %r466, 2;
	selp.f32 	%f252, %f247, %f251, %p43;
	setp.gt.f32 	%p45, %f256, 0f4B800000;
	add.f32 	%f257, %f255, 0f3F800000;
	selp.f32 	%f302, %f300, %f299, %p61;
	selp.f32 	%f304, %f301, %f303, %p62;
	and.b32  	%r341, %r340, 2;
	setp.eq.f32 	%p64, %f307, %f734;
	mul.f32 	%f308, %f734, 0f00000000;
	setp.eq.s32 	%p149, %r432, 0;
	sub.f32 	%f513, %f512, %f509;
	selp.f32 	%f517, %f516, %f511, %p150;
	abs.f32 	%f518, %f788;
	setp.eq.s32 	%p168, %r446, 0;
	neg.f32 	%f563, %f561;
	add.s32 	%r447, %r444, 1;
	cvt.rzi.f32.f32 	%f568, %f760;
	setp.eq.s32 	%p188, %r468, 0;
	neg.f32 	%f616, %f614;
	add.s32 	%r469, %r466, 1;
	cvt.rzi.f32.f32 	%f620, %f764;
	selp.f32 	%f258, %f257, %f252, %p45;
	setp.eq.s32 	%p63, %r341, 0;
	sub.f32 	%f305, %f250, %f302;
	selp.f32 	%f16, %f308, %f304, %p64;
	abs.f32 	%f309, %f734;
	selp.f32 	%f514, %f509, %f513, %p149;
	setp.gt.f32 	%p151, %f518, 0f4B800000;
	add.f32 	%f519, %f517, 0f3F800000;
	selp.f32 	%f562, %f560, %f559, %p167;
	selp.f32 	%f564, %f561, %f563, %p168;
	and.b32  	%r448, %r447, 2;
	setp.eq.f32 	%p170, %f568, %f760;
	mul.f32 	%f569, %f760, 0f00000000;
	selp.f32 	%f615, %f613, %f612, %p187;
	selp.f32 	%f617, %f614, %f616, %p188;
	and.b32  	%r470, %r469, 2;
	setp.eq.f32 	%p190, %f620, %f764;
	mul.f32 	%f621, %f764, 0f00000000;
	mov.b32 	%r313, %f258;
	mov.b32 	%r316, %f255;
	selp.f32 	%f306, %f302, %f305, %p63;
	setp.gt.f32 	%p65, %f309, 0f4B800000;
	add.f32 	%f310, %f16, 0f3F800000;
	selp.f32 	%f520, %f519, %f514, %p151;
	setp.eq.s32 	%p169, %r448, 0;
	sub.f32 	%f566, %f512, %f562;
	selp.f32 	%f102, %f569, %f564, %p170;
	abs.f32 	%f570, %f760;
	setp.eq.s32 	%p189, %r470, 0;
	sub.f32 	%f618, %f512, %f615;
	selp.f32 	%f622, %f621, %f617, %p190;
	abs.f32 	%f623, %f764;
	ld.param.u64 	%rd2, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10];
	ld.param.u64 	%rd3, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_11];
	ld.param.u64 	%rd4, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_12];
	xor.b32  	%r312, %r316, -2147483648;
	selp.f32 	%f17, %f310, %f306, %p65;
	mov.b32 	%r421, %f520;
	mov.b32 	%r424, %f517;
	selp.f32 	%f567, %f562, %f566, %p169;
	setp.gt.f32 	%p171, %f570, 0f4B800000;
	add.f32 	%f571, %f102, 0f3F800000;
	selp.f32 	%f619, %f615, %f618, %p189;
	setp.gt.f32 	%p191, %f623, 0f4B800000;
	add.f32 	%f624, %f622, 0f3F800000;
	// begin inline asm
	cvt.rn.f16x2.f32 %r311, %r313, %r312;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r314, %r316, %r313;
	// end inline asm
	mov.b32 	%r364, %f17;
	mov.b32 	%r365, %f37;
	mov.b32 	%r367, %f16;
	mov.b32 	%r368, %f38;
	mov.b32 	%r408, %f83;
	mov.b32 	%r409, %f85;
	mov.b32 	%r411, %f755;
	mov.b32 	%r412, %f757;
	xor.b32  	%r420, %r424, -2147483648;
	selp.f32 	%f103, %f571, %f567, %p171;
	selp.f32 	%f625, %f624, %f619, %p191;
	// begin inline asm
	cvt.rn.f16x2.f32 %r363, %r365, %r364;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r366, %r368, %r367;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r407, %r409, %r408;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r410, %r412, %r411;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r419, %r421, %r420;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r422, %r424, %r421;
	// end inline asm
	mov.b32 	%r459, %f625;
	mov.b32 	%r458, %f103;
	mov.b32 	%r462, %f622;
	mov.b32 	%r461, %f102;
	// begin inline asm
	cvt.rn.f16x2.f32 %r457, %r459, %r458;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r460, %r462, %r461;
	// end inline asm
	mov.b32 	%r504, %f165;
	mov.b32 	%r505, %f167;
	// begin inline asm
	cvt.rn.f16x2.f32 %r503, %r505, %r504;
	// end inline asm
	mov.b32 	%r507, %f779;
	mov.b32 	%r508, %f781;
	// begin inline asm
	cvt.rn.f16x2.f32 %r506, %r508, %r507;
	// end inline asm
	shl.b32 	%r521, %r1, 1;
	and.b32  	%r522, %r521, 2;
	shr.u32 	%r170, %r289, 3;
	bfe.u32 	%r523, %r289, 3, 1;
	or.b32  	%r524, %r522, %r523;
	and.b32  	%r525, %r170, 2;
	or.b32  	%r171, %r525, %r63;
	cvt.u16.u32 	%rs23, %r171;
	mul.lo.s16 	%rs24, %rs23, 171;
	shr.u16 	%rs25, %rs24, 9;
	mul.lo.s16 	%rs26, %rs25, 3;
	sub.s16 	%rs27, %rs23, %rs26;
	cvt.u32.u16 	%r526, %rs27;
	and.b32  	%r527, %r526, 255;
	and.b16  	%rs28, %rs27, 255;
	mul.wide.u16 	%r528, %rs28, 8;
	mul.lo.s32 	%r529, %r143, 24;
	add.s32 	%r530, %r529, %r5;
	or.b32  	%r531, %r530, %r524;
	add.s32 	%r532, %r531, %r528;
	mul.wide.u32 	%rd28, %r532, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.u32 	%r172, [%rd29];
	cvt.u64.u32 	%rd30, %r528;
	cvt.u64.u32 	%rd31, %r524;
	cvt.u64.u32 	%rd32, %r529;
	cvt.u64.u32 	%rd33, %r5;
	add.s64 	%rd34, %rd33, %rd32;
	add.s64 	%rd35, %rd34, %rd31;
	add.s64 	%rd36, %rd35, %rd30;
	shl.b64 	%rd37, %rd36, 2;
	add.s64 	%rd38, %rd2, %rd37;
	ld.global.u32 	%r173, [%rd38+16];
	ld.global.u32 	%r174, [%rd38+384];
	ld.global.u32 	%r175, [%rd38+400];
	shl.b32 	%r533, %r284, 5;
	shl.b32 	%r534, %r4, 5;
	shl.b32 	%r535, %r289, 2;
	shl.b32 	%r176, %r1, 2;
	and.b32  	%r536, %r535, 28;
	or.b32  	%r537, %r536, %r534;
	add.s32 	%r177, %r537, %r533;
	and.b32  	%r178, %r289, 4;
	and.b32  	%r538, %r156, 8;
	shl.b32 	%r539, %r289, 4;
	or.b32  	%r540, %r538, %r539;
	bfe.u32 	%r541, %r540, 3, 3;
	mul.lo.s32 	%r179, %r541, 260;
	cvt.u16.u32 	%rs29, %r289;
	and.b16  	%rs30, %rs29, 255;
	mul.lo.s16 	%rs31, %rs30, 171;
	shr.u16 	%rs32, %rs31, 12;
	mul.lo.s16 	%rs33, %rs32, 24;
	sub.s16 	%rs34, %rs29, %rs33;
	cvt.u32.u16 	%r542, %rs34;
	and.b32  	%r180, %r542, 255;
	add.s32 	%r543, %r2, 192;
	and.b32  	%r544, %r543, 224;
	add.s32 	%r545, %r1, 6;
	shr.u32 	%r546, %r545, 3;
	mad.lo.s32 	%r181, %r546, 260, %r544;
	add.s32 	%r547, %r2, 128;
	and.b32  	%r548, %r547, 224;
	add.s32 	%r549, %r1, 12;
	shr.u32 	%r550, %r549, 3;
	mad.lo.s32 	%r182, %r550, 260, %r548;
	add.s32 	%r551, %r2, 64;
	and.b32  	%r552, %r551, 224;
	add.s32 	%r553, %r1, 18;
	shr.u32 	%r554, %r553, 3;
	mad.lo.s32 	%r183, %r554, 260, %r552;
	or.b32  	%r184, %r2, 780;
	add.s32 	%r555, %r1, 30;
	shr.u32 	%r556, %r555, 3;
	mad.lo.s32 	%r185, %r556, 260, %r544;
	add.s32 	%r557, %r1, 36;
	shr.u32 	%r558, %r557, 3;
	mad.lo.s32 	%r186, %r558, 260, %r548;
	add.s32 	%r559, %r1, 42;
	shr.u32 	%r560, %r559, 3;
	mad.lo.s32 	%r187, %r560, 260, %r552;
	or.b32  	%r188, %r2, 1560;
	add.s32 	%r561, %r1, 54;
	shr.u32 	%r562, %r561, 3;
	mad.lo.s32 	%r189, %r562, 260, %r544;
	add.s32 	%r563, %r1, 60;
	bfe.u32 	%r564, %r563, 3, 3;
	mad.lo.s32 	%r190, %r564, 260, %r548;
	shr.u32 	%r565, %r1, 1;
	cvt.u16.u32 	%rs35, %r565;
	and.b16  	%rs36, %rs35, 255;
	mul.lo.s16 	%rs37, %rs36, 171;
	shr.u16 	%rs38, %rs37, 9;
	mul.lo.s16 	%rs39, %rs38, 3;
	sub.s16 	%rs40, %rs35, %rs39;
	cvt.u32.u16 	%r566, %rs40;
	and.b32  	%r191, %r566, 255;
	mul.lo.s32 	%r567, %r143, 870;
	mad.lo.s32 	%r568, %r524, 33, %r567;
	mad.lo.s32 	%r192, %r527, 290, %r568;
	add.s32 	%r193, %r192, 132;
	setp.lt.u32 	%p239, %r289, 4;
	setp.eq.s32 	%p240, %r144, 1;
	setp.eq.s32 	%p241, %r144, 4;
	setp.eq.s32 	%p242, %r144, 5;
	bfe.s32 	%r569, %r289, 3, 1;
	and.b32  	%r570, %r569, 1576;
	mul.lo.s32 	%r571, %r65, 784;
	and.b32  	%r572, %r1, 1;
	neg.s32 	%r573, %r572;
	and.b32  	%r574, %r573, 392;
	shr.u32 	%r575, %r1, 2;
	bfe.s32 	%r576, %r1, 1, 1;
	and.b32  	%r577, %r576, 196;
	and.b32  	%r578, %r156, 6;
	or.b32  	%r579, %r63, %r571;
	mad.lo.s32 	%r580, %r575, 98, %r579;
	add.s32 	%r581, %r580, %r578;
	add.s32 	%r582, %r581, %r570;
	add.s32 	%r583, %r582, %r574;
	add.s32 	%r194, %r583, %r577;
	add.s32 	%r195, %r194, 8;
	mul.lo.s32 	%r584, %r282, 786432;
	mad.lo.s32 	%r585, %r286, 192, %r584;
	or.b32  	%r586, %r176, %r170;
	cvt.u16.u32 	%rs41, %r586;
	and.b16  	%rs42, %rs41, 255;
	mul.lo.s16 	%rs43, %rs42, 171;
	shr.u16 	%rs44, %rs43, 9;
	and.b16  	%rs45, %rs44, 24;
	add.s16 	%rs46, %rs41, %rs45;
	shl.b16 	%rs47, %rs46, 3;
	cvt.u32.u16 	%r587, %rs47;
	and.b32  	%r588, %r587, 248;
	and.b32  	%r589, %r289, 7;
	or.b32  	%r590, %r589, %r5;
	add.s32 	%r196, %r590, %r588;
	cvt.s64.s32 	%rd7, %r585;
	add.s32 	%r591, %r192, %r191;
	mul.wide.u32 	%rd39, %r591, 4;
	mov.u64 	%rd40, shmem;
	add.s64 	%rd8, %rd40, %rd39;
	add.s32 	%r592, %r193, %r191;
	mul.wide.u32 	%rd41, %r592, 4;
	add.s64 	%rd9, %rd40, %rd41;
	cvt.u64.u32 	%rd42, %r192;
	cvt.u64.u16 	%rd43, %rs40;
	and.b64  	%rd44, %rd43, 255;
	add.s64 	%rd45, %rd42, %rd44;
	shl.b64 	%rd46, %rd45, 2;
	add.s64 	%rd10, %rd40, %rd46;
	cvt.u64.u32 	%rd47, %r193;
	add.s64 	%rd48, %rd47, %rd44;
	shl.b64 	%rd49, %rd48, 2;
	add.s64 	%rd11, %rd40, %rd49;
	or.pred  	%p243, %p239, %p240;
	and.b32  	%r593, %r289, 24;
	setp.eq.s32 	%p244, %r593, 8;
	or.pred  	%p245, %p243, %p244;
	or.pred  	%p246, %p245, %p241;
	setp.eq.s32 	%p247, %r593, 24;
	or.pred  	%p248, %p242, %p247;
	selp.b32 	%r197, 1145324612, -286331154, %p245;
	or.pred  	%p1, %p246, %p248;
	selp.b32 	%r198, 1145324612, -286331154, %p243;
	add.s32 	%r594, %r144, -1;
	setp.lt.u32 	%p249, %r594, 3;
	or.pred  	%p2, %p239, %p249;
	setp.eq.s32 	%p250, %r593, 16;
	or.pred  	%p3, %p250, %p247;
	selp.b32 	%r199, 1145324612, -286331154, %p250;
	mov.u32 	%r87, 0;
	mov.u16 	%rs2, 0;
	mov.u16 	%rs1, 24;
	selp.b32 	%r249, %r198, %r199, %p2;
	or.pred  	%p281, %p2, %p3;
	mov.u32 	%r107, %r87;
	mov.u32 	%r108, %r87;
	mov.u32 	%r109, %r87;
	bra.uni 	$L__BB0_201;
$L__BB0_172:                            // %L24403
                                        //   in Loop: Header=BB0_201 Depth=1
	add.s32 	%r142, %r87, 48;
	add.s16 	%rs2, %rs2, 48;
	add.s16 	%rs1, %rs1, 48;
	setp.ne.s32 	%p312, %r87, 32688;
	mov.u32 	%r87, %r142;
	@%p312 bra 	$L__BB0_201;
	bra.uni 	$L__BB0_173;
$L__BB0_201:                            // %L1935
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_162 Depth 2
                                        //     Child Loop BB0_166 Depth 2
	add.s32 	%r595, %r87, %r280;
	setp.lt.s32 	%p251, %r595, %r281;
	@%p251 bra 	$L__BB0_202;
	bra.uni 	$L__BB0_173;
$L__BB0_202:                            // %oksrem888
                                        //   in Loop: Header=BB0_201 Depth=1
	setp.eq.s32 	%p252, %r178, 0;
	mul.hi.u32 	%r692, %r87, -1431655765;
	shr.u32 	%r693, %r692, 5;
	mul.lo.s32 	%r200, %r693, 48;
	add.s32 	%r694, %r200, %r176;
	or.b32  	%r695, %r694, %r170;
	shr.s32 	%r696, %r694, 31;
	shr.u32 	%r697, %r696, 17;
	add.s32 	%r698, %r695, %r697;
	and.b32  	%r699, %r698, -32768;
	sub.s32 	%r700, %r695, %r699;
	add.s32 	%r701, %r700, %r280;
	mad.lo.s32 	%r702, %r701, 12288, %r177;
	mul.hi.s32 	%r703, %r702, 715827883;
	shr.u32 	%r704, %r703, 31;
	shr.s32 	%r705, %r703, 26;
	add.s32 	%r706, %r705, %r704;
	setp.lt.s32 	%p253, %r702, 0;
	mul.lo.s32 	%r707, %r706, 402653184;
	setp.ne.s32 	%p254, %r707, %r702;
	and.pred  	%p255, %p253, %p254;
	selp.s32 	%r708, -1, 0, %p255;
	add.s32 	%r709, %r706, %r708;
	mad.lo.s32 	%r710, %r709, -402653184, %r702;
	mul.wide.s32 	%rd50, %r710, 4;
	add.s64 	%rd51, %rd3, %rd50;
	ld.global.v4.u32 	{%r711, %r712, %r713, %r714}, [%rd51];
	add.s32 	%r715, %r695, 24;
	shr.s32 	%r716, %r715, 31;
	shr.u32 	%r717, %r716, 17;
	add.s32 	%r718, %r715, %r717;
	and.b32  	%r719, %r718, -32768;
	sub.s32 	%r720, %r715, %r719;
	add.s32 	%r721, %r720, %r280;
	mad.lo.s32 	%r722, %r721, 12288, %r177;
	mul.hi.s32 	%r723, %r722, 715827883;
	shr.u32 	%r724, %r723, 31;
	shr.s32 	%r725, %r723, 26;
	add.s32 	%r726, %r725, %r724;
	setp.lt.s32 	%p256, %r722, 0;
	mul.lo.s32 	%r727, %r726, 402653184;
	setp.ne.s32 	%p257, %r727, %r722;
	and.pred  	%p258, %p256, %p257;
	selp.s32 	%r728, -1, 0, %p258;
	add.s32 	%r729, %r726, %r728;
	mad.lo.s32 	%r730, %r729, -402653184, %r722;
	mul.wide.s32 	%rd52, %r730, 4;
	add.s64 	%rd53, %rd3, %rd52;
	ld.global.v4.u32 	{%r731, %r732, %r733, %r734}, [%rd53];
	selp.b32 	%r735, %r713, %r711, %p252;
	shfl.sync.bfly.b32	%r736, %r735, 4, 31, -1;
	selp.b32 	%r598, %r711, %r736, %p252;
	selp.b32 	%r603, %r736, %r713, %p252;
	selp.b32 	%r737, %r714, %r712, %p252;
	shfl.sync.bfly.b32	%r738, %r737, 4, 31, -1;
	selp.b32 	%r606, %r712, %r738, %p252;
	selp.b32 	%r611, %r738, %r714, %p252;
	selp.b32 	%r739, %r733, %r731, %p252;
	shfl.sync.bfly.b32	%r740, %r739, 4, 31, -1;
	selp.b32 	%r614, %r731, %r740, %p252;
	selp.b32 	%r619, %r740, %r733, %p252;
	selp.b32 	%r741, %r734, %r732, %p252;
	shfl.sync.bfly.b32	%r742, %r741, 4, 31, -1;
	selp.b32 	%r622, %r732, %r742, %p252;
	selp.b32 	%r627, %r742, %r734, %p252;
	shl.b32 	%r599, %r603, 4;
	mov.u32 	%r597, 252645135;
	// begin inline asm
	lop3.b32 %r629, %r597, %r598, %r599, 202;
	// end inline asm
	shr.u32 	%r602, %r598, 4;
	// begin inline asm
	lop3.b32 %r645, %r597, %r602, %r603, 202;
	// end inline asm
	shl.b32 	%r607, %r611, 4;
	// begin inline asm
	lop3.b32 %r637, %r597, %r606, %r607, 202;
	// end inline asm
	shr.u32 	%r610, %r606, 4;
	// begin inline asm
	lop3.b32 %r653, %r597, %r610, %r611, 202;
	// end inline asm
	shl.b32 	%r615, %r619, 4;
	// begin inline asm
	lop3.b32 %r630, %r597, %r614, %r615, 202;
	// end inline asm
	shr.u32 	%r618, %r614, 4;
	// begin inline asm
	lop3.b32 %r646, %r597, %r618, %r619, 202;
	// end inline asm
	shl.b32 	%r623, %r627, 4;
	// begin inline asm
	lop3.b32 %r638, %r597, %r622, %r623, 202;
	// end inline asm
	shr.u32 	%r626, %r622, 4;
	// begin inline asm
	lop3.b32 %r654, %r597, %r626, %r627, 202;
	// end inline asm
	mov.u32 	%r631, 25152;
	// begin inline asm
	prmt.b32 %r661, %r629, %r630, %r631;
	// end inline asm
	mov.u32 	%r635, 29521;
	// begin inline asm
	prmt.b32 %r677, %r629, %r630, %r635;
	// end inline asm
	// begin inline asm
	prmt.b32 %r669, %r637, %r638, %r631;
	// end inline asm
	// begin inline asm
	prmt.b32 %r685, %r637, %r638, %r635;
	// end inline asm
	// begin inline asm
	prmt.b32 %r662, %r645, %r646, %r631;
	// end inline asm
	// begin inline asm
	prmt.b32 %r678, %r645, %r646, %r635;
	// end inline asm
	// begin inline asm
	prmt.b32 %r670, %r653, %r654, %r631;
	// end inline asm
	// begin inline asm
	prmt.b32 %r686, %r653, %r654, %r635;
	// end inline asm
	mov.u32 	%r663, 21520;
	// begin inline asm
	prmt.b32 %r660, %r661, %r662, %r663;
	// end inline asm
	mov.u32 	%r667, 30258;
	// begin inline asm
	prmt.b32 %r664, %r661, %r662, %r667;
	// end inline asm
	// begin inline asm
	prmt.b32 %r668, %r669, %r670, %r663;
	// end inline asm
	// begin inline asm
	prmt.b32 %r672, %r669, %r670, %r667;
	// end inline asm
	// begin inline asm
	prmt.b32 %r676, %r677, %r678, %r663;
	// end inline asm
	// begin inline asm
	prmt.b32 %r680, %r677, %r678, %r667;
	// end inline asm
	// begin inline asm
	prmt.b32 %r684, %r685, %r686, %r663;
	// end inline asm
	// begin inline asm
	prmt.b32 %r688, %r685, %r686, %r667;
	// end inline asm
	mul.hi.s32 	%r743, %r695, 715827883;
	shr.u32 	%r744, %r743, 31;
	shr.s32 	%r745, %r743, 2;
	add.s32 	%r746, %r745, %r744;
	mul.lo.s32 	%r747, %r746, 24;
	sub.s32 	%r748, %r695, %r747;
	add.s32 	%r749, %r748, %r179;
	mul.wide.s32 	%rd54, %r749, 4;
	add.s64 	%rd56, %rd40, %rd54;
	st.shared.u32 	[%rd56], %r660;
	add.s32 	%r750, %r749, 128;
	mul.wide.u32 	%rd57, %r750, 4;
	add.s64 	%rd58, %rd40, %rd57;
	st.shared.u32 	[%rd58], %r668;
	add.s32 	%r751, %r749, 64;
	mul.wide.u32 	%rd59, %r751, 4;
	add.s64 	%rd60, %rd40, %rd59;
	st.shared.u32 	[%rd60], %r664;
	add.s32 	%r752, %r749, 192;
	mul.wide.u32 	%rd61, %r752, 4;
	add.s64 	%rd62, %rd40, %rd61;
	st.shared.u32 	[%rd62], %r672;
	add.s32 	%r753, %r749, 32;
	mul.wide.u32 	%rd63, %r753, 4;
	add.s64 	%rd64, %rd40, %rd63;
	st.shared.u32 	[%rd64], %r676;
	add.s32 	%r754, %r749, 160;
	mul.wide.u32 	%rd65, %r754, 4;
	add.s64 	%rd66, %rd40, %rd65;
	st.shared.u32 	[%rd66], %r684;
	add.s32 	%r755, %r749, 96;
	mul.wide.u32 	%rd67, %r755, 4;
	add.s64 	%rd68, %rd40, %rd67;
	st.shared.u32 	[%rd68], %r680;
	add.s32 	%r756, %r749, 224;
	mul.wide.u32 	%rd69, %r756, 4;
	add.s64 	%rd70, %rd40, %rd69;
	st.shared.u32 	[%rd70], %r688;
	bar.sync 	0;
	add.s32 	%r757, %r200, %r180;
	cvt.u16.u32 	%rs48, %r757;
	mul.hi.s16 	%rs49, %rs48, 10923;
	shr.u16 	%rs50, %rs49, 15;
	shr.s16 	%rs51, %rs49, 2;
	add.s16 	%rs52, %rs51, %rs50;
	mul.lo.s16 	%rs53, %rs52, 24;
	sub.s16 	%rs54, %rs48, %rs53;
	cvt.s32.s16 	%r201, %rs54;
	add.s32 	%r758, %r2, %r201;
	mul.wide.s32 	%rd71, %r758, 4;
	add.s64 	%rd72, %rd40, %rd71;
	ld.shared.u32 	%r202, [%rd72];
	add.s32 	%r759, %r181, %r201;
	mul.wide.s32 	%rd73, %r759, 4;
	add.s64 	%rd74, %rd40, %rd73;
	ld.shared.u32 	%r203, [%rd74];
	add.s32 	%r760, %r182, %r201;
	mul.wide.u32 	%rd75, %r760, 4;
	add.s64 	%rd76, %rd40, %rd75;
	ld.shared.u32 	%r204, [%rd76];
	add.s32 	%r761, %r183, %r201;
	mul.wide.u32 	%rd77, %r761, 4;
	add.s64 	%rd78, %rd40, %rd77;
	ld.shared.u32 	%r205, [%rd78];
	add.s32 	%r762, %r184, %r201;
	mul.wide.u32 	%rd79, %r762, 4;
	add.s64 	%rd80, %rd40, %rd79;
	ld.shared.u32 	%r206, [%rd80];
	add.s32 	%r763, %r185, %r201;
	mul.wide.u32 	%rd81, %r763, 4;
	add.s64 	%rd82, %rd40, %rd81;
	ld.shared.u32 	%r207, [%rd82];
	add.s32 	%r764, %r186, %r201;
	mul.wide.u32 	%rd83, %r764, 4;
	add.s64 	%rd84, %rd40, %rd83;
	ld.shared.u32 	%r208, [%rd84];
	add.s32 	%r765, %r187, %r201;
	mul.wide.u32 	%rd85, %r765, 4;
	add.s64 	%rd86, %rd40, %rd85;
	ld.shared.u32 	%r209, [%rd86];
	add.s32 	%r766, %r188, %r201;
	mul.wide.u32 	%rd87, %r766, 4;
	add.s64 	%rd88, %rd40, %rd87;
	ld.shared.u32 	%r210, [%rd88];
	add.s32 	%r767, %r189, %r201;
	mul.wide.u32 	%rd89, %r767, 4;
	add.s64 	%rd90, %rd40, %rd89;
	ld.shared.u32 	%r211, [%rd90];
	add.s32 	%r768, %r190, %r201;
	mul.wide.s32 	%rd91, %r768, 4;
	add.s64 	%rd92, %rd40, %rd91;
	ld.shared.u32 	%r212, [%rd92];
	bar.sync 	0;
	shfl.sync.idx.b32	%r213, %r169, 0, 31, -1;
	shfl.sync.idx.b32	%r214, %r169, 1, 31, -1;
	shfl.sync.idx.b32	%r215, %r169, 2, 31, -1;
	shfl.sync.idx.b32	%r216, %r169, 3, 31, -1;
	shfl.sync.idx.b32	%r217, %r169, 4, 31, -1;
	shfl.sync.idx.b32	%r218, %r169, 5, 31, -1;
	shfl.sync.idx.b32	%r219, %r169, 6, 31, -1;
	shfl.sync.idx.b32	%r220, %r169, 7, 31, -1;
	shfl.sync.idx.b32	%r221, %r169, 8, 31, -1;
	shfl.sync.idx.b32	%r222, %r169, 9, 31, -1;
	shfl.sync.idx.b32	%r223, %r169, 10, 31, -1;
	shfl.sync.idx.b32	%r224, %r169, 11, 31, -1;
	shfl.sync.idx.b32	%r225, %r169, 12, 31, -1;
	shfl.sync.idx.b32	%r226, %r169, 13, 31, -1;
	shfl.sync.idx.b32	%r227, %r169, 14, 31, -1;
	shfl.sync.idx.b32	%r228, %r169, 15, 31, -1;
	setp.eq.s32 	%p259, %r213, 999999999;
	@%p259 bra 	$L__BB0_145;
// %bb.203:                             // %oksrem2306
                                        //   in Loop: Header=BB0_201 Depth=1
	add.s32 	%r769, %r213, %r201;
	mul.wide.s32 	%rd93, %r769, 4;
	add.s64 	%rd95, %rd40, %rd93;
	st.shared.u32 	[%rd95], %r202;
	setp.eq.s32 	%p260, %r214, 999999999;
	@%p260 bra 	$L__BB0_146;
// %bb.204:                             // %oksrem2374
                                        //   in Loop: Header=BB0_201 Depth=1
	add.s32 	%r770, %r214, %r201;
	mul.wide.s32 	%rd96, %r770, 4;
	add.s64 	%rd98, %rd40, %rd96;
	st.shared.u32 	[%rd98], %r203;
	setp.eq.s32 	%p261, %r215, 999999999;
	@%p261 bra 	$L__BB0_147;
// %bb.205:                             // %oksrem2442
                                        //   in Loop: Header=BB0_201 Depth=1
	add.s32 	%r771, %r215, %r201;
	mul.wide.s32 	%rd99, %r771, 4;
	add.s64 	%rd101, %rd40, %rd99;
	st.shared.u32 	[%rd101], %r204;
	setp.eq.s32 	%p262, %r216, 999999999;
	@%p262 bra 	$L__BB0_148;
// %bb.206:                             // %oksrem2510
                                        //   in Loop: Header=BB0_201 Depth=1
	add.s32 	%r772, %r216, %r201;
	mul.wide.s32 	%rd102, %r772, 4;
	add.s64 	%rd104, %rd40, %rd102;
	st.shared.u32 	[%rd104], %r205;
	setp.eq.s32 	%p263, %r217, 999999999;
	@%p263 bra 	$L__BB0_149;
// %bb.207:                             // %oksrem2578
                                        //   in Loop: Header=BB0_201 Depth=1
	add.s32 	%r773, %r217, %r201;
	mul.wide.s32 	%rd105, %r773, 4;
	add.s64 	%rd107, %rd40, %rd105;
	st.shared.u32 	[%rd107], %r206;
	setp.eq.s32 	%p264, %r218, 999999999;
	@%p264 bra 	$L__BB0_150;
// %bb.208:                             // %oksrem2646
                                        //   in Loop: Header=BB0_201 Depth=1
	add.s32 	%r774, %r218, %r201;
	mul.wide.s32 	%rd108, %r774, 4;
	add.s64 	%rd110, %rd40, %rd108;
	st.shared.u32 	[%rd110], %r207;
	setp.eq.s32 	%p265, %r219, 999999999;
	@%p265 bra 	$L__BB0_151;
// %bb.209:                             // %oksrem2714
                                        //   in Loop: Header=BB0_201 Depth=1
	add.s32 	%r775, %r219, %r201;
	mul.wide.s32 	%rd111, %r775, 4;
	add.s64 	%rd113, %rd40, %rd111;
	st.shared.u32 	[%rd113], %r208;
	setp.eq.s32 	%p266, %r220, 999999999;
	@%p266 bra 	$L__BB0_152;
// %bb.210:                             // %oksrem2782
                                        //   in Loop: Header=BB0_201 Depth=1
	add.s32 	%r776, %r220, %r201;
	mul.wide.s32 	%rd114, %r776, 4;
	add.s64 	%rd116, %rd40, %rd114;
	st.shared.u32 	[%rd116], %r209;
	setp.eq.s32 	%p267, %r221, 999999999;
	@%p267 bra 	$L__BB0_153;
// %bb.211:                             // %oksrem2850
                                        //   in Loop: Header=BB0_201 Depth=1
	add.s32 	%r777, %r221, %r201;
	mul.wide.s32 	%rd117, %r777, 4;
	add.s64 	%rd119, %rd40, %rd117;
	st.shared.u32 	[%rd119], %r210;
	setp.eq.s32 	%p268, %r222, 999999999;
	@%p268 bra 	$L__BB0_154;
// %bb.212:                             // %oksrem2918
                                        //   in Loop: Header=BB0_201 Depth=1
	add.s32 	%r778, %r222, %r201;
	mul.wide.s32 	%rd120, %r778, 4;
	add.s64 	%rd122, %rd40, %rd120;
	st.shared.u32 	[%rd122], %r211;
	setp.eq.s32 	%p269, %r223, 999999999;
	@%p269 bra 	$L__BB0_155;
// %bb.213:                             // %oksrem2987
                                        //   in Loop: Header=BB0_201 Depth=1
	setp.gt.u32 	%p270, %r1, 3;
	selp.b32 	%r779, 0, %r212, %p270;
	add.s32 	%r780, %r223, %r201;
	mul.wide.s32 	%rd123, %r780, 4;
	add.s64 	%rd125, %rd40, %rd123;
	st.shared.u32 	[%rd125], %r779;
	setp.eq.s32 	%p271, %r224, 999999999;
	@%p271 bra 	$L__BB0_156;
// %bb.214:                             // %oksrem3055
                                        //   in Loop: Header=BB0_201 Depth=1
	add.s32 	%r781, %r224, %r201;
	mul.wide.s32 	%rd126, %r781, 4;
	add.s64 	%rd128, %rd40, %rd126;
	mov.u32 	%r782, 0;
	st.shared.u32 	[%rd128], %r782;
	setp.eq.s32 	%p272, %r225, 999999999;
	@%p272 bra 	$L__BB0_157;
// %bb.215:                             // %oksrem3122
                                        //   in Loop: Header=BB0_201 Depth=1
	add.s32 	%r783, %r225, %r201;
	mul.wide.s32 	%rd129, %r783, 4;
	add.s64 	%rd131, %rd40, %rd129;
	st.shared.u32 	[%rd131], %r782;
	setp.eq.s32 	%p273, %r226, 999999999;
	@%p273 bra 	$L__BB0_158;
// %bb.216:                             // %oksrem3189
                                        //   in Loop: Header=BB0_201 Depth=1
	add.s32 	%r785, %r226, %r201;
	mul.wide.s32 	%rd132, %r785, 4;
	add.s64 	%rd134, %rd40, %rd132;
	st.shared.u32 	[%rd134], %r782;
	setp.eq.s32 	%p274, %r227, 999999999;
	@%p274 bra 	$L__BB0_159;
// %bb.217:                             // %oksrem3256
                                        //   in Loop: Header=BB0_201 Depth=1
	add.s32 	%r787, %r227, %r201;
	mul.wide.s32 	%rd135, %r787, 4;
	add.s64 	%rd137, %rd40, %rd135;
	st.shared.u32 	[%rd137], %r782;
	setp.eq.s32 	%p275, %r228, 999999999;
	@%p275 bra 	$L__BB0_160;
// %bb.218:                             // %oksrem3323
                                        //   in Loop: Header=BB0_201 Depth=1
	setp.eq.s32 	%p276, %r171, 3;
	add.s32 	%r790, %r228, %r201;
	mul.wide.s32 	%rd138, %r790, 4;
	add.s64 	%rd140, %rd40, %rd138;
	st.shared.u32 	[%rd140], %r782;
	bar.sync 	0;
	mov.u32 	%r91, %r782;
	mov.u32 	%r92, %r782;
	mov.u32 	%r93, %r782;
	mov.u32 	%r94, %r782;
	mov.u32 	%r95, %r782;
	mov.u32 	%r96, %r782;
	mov.u32 	%r97, %r782;
	mov.u32 	%r98, %r782;
	mov.u32 	%r99, %r782;
	mov.u32 	%r100, %r782;
	mov.u32 	%r101, %r782;
	mov.u32 	%r102, %r782;
	mov.u32 	%r103, %r782;
	mov.u32 	%r104, %r782;
	mov.u32 	%r105, %r782;
	mov.u32 	%r106, %r782;
	@%p276 bra 	$L__BB0_161;
// %bb.219:                             // %oksrem3387
                                        //   in Loop: Header=BB0_201 Depth=1
	add.s32 	%r791, %r200, %r191;
	ld.shared.u32 	%r91, [%rd8];
	ld.shared.u32 	%r92, [%rd9];
	ld.shared.u32 	%r93, [%rd10+12];
	ld.shared.u32 	%r94, [%rd11+12];
	ld.shared.u32 	%r95, [%rd10+24];
	ld.shared.u32 	%r96, [%rd11+24];
	ld.shared.u32 	%r97, [%rd10+36];
	ld.shared.u32 	%r98, [%rd11+36];
	add.s32 	%r792, %r791, 12;
	mul.hi.u32 	%r793, %r792, -1431655765;
	shr.u32 	%r794, %r793, 4;
	mul.lo.s32 	%r795, %r794, 24;
	sub.s32 	%r796, %r792, %r795;
	add.s32 	%r797, %r192, %r796;
	mul.wide.u32 	%rd141, %r797, 4;
	add.s64 	%rd143, %rd40, %rd141;
	ld.shared.u32 	%r99, [%rd143];
	add.s32 	%r798, %r193, %r796;
	mul.wide.u32 	%rd144, %r798, 4;
	add.s64 	%rd145, %rd40, %rd144;
	ld.shared.u32 	%r100, [%rd145];
	ld.shared.u32 	%r101, [%rd10+60];
	ld.shared.u32 	%r102, [%rd11+60];
	cvt.u16.u32 	%rs55, %r791;
	add.s16 	%rs56, %rs55, 18;
	mul.hi.s16 	%rs57, %rs56, 10923;
	shr.u16 	%rs58, %rs57, 15;
	shr.s16 	%rs59, %rs57, 2;
	add.s16 	%rs60, %rs59, %rs58;
	mul.lo.s16 	%rs61, %rs60, 24;
	sub.s16 	%rs62, %rs56, %rs61;
	cvt.s32.s16 	%r799, %rs62;
	add.s32 	%r800, %r192, %r799;
	mul.wide.s32 	%rd146, %r800, 4;
	add.s64 	%rd147, %rd40, %rd146;
	ld.shared.u32 	%r103, [%rd147];
	add.s32 	%r801, %r193, %r799;
	mul.wide.u32 	%rd148, %r801, 4;
	add.s64 	%rd149, %rd40, %rd148;
	ld.shared.u32 	%r104, [%rd149];
	add.s16 	%rs63, %rs55, 21;
	mul.hi.s16 	%rs64, %rs63, 10923;
	shr.u16 	%rs65, %rs64, 15;
	shr.s16 	%rs66, %rs64, 2;
	add.s16 	%rs67, %rs66, %rs65;
	mul.lo.s16 	%rs68, %rs67, 24;
	sub.s16 	%rs69, %rs63, %rs68;
	cvt.s32.s16 	%r802, %rs69;
	add.s32 	%r803, %r192, %r802;
	mul.wide.s32 	%rd150, %r803, 4;
	add.s64 	%rd151, %rd40, %rd150;
	ld.shared.u32 	%r105, [%rd151];
	add.s32 	%r804, %r193, %r802;
	mul.wide.u32 	%rd152, %r804, 4;
	add.s64 	%rd153, %rd40, %rd152;
	ld.shared.u32 	%r106, [%rd153];
$L__BB0_161:                            // %L10606
                                        //   in Loop: Header=BB0_201 Depth=1
	bar.sync 	0;
	mov.u16 	%rs3, %rs2;
	mov.u32 	%r110, %r782;
	bra.uni 	$L__BB0_162;
$L__BB0_164:                            // %L17495
                                        //   in Loop: Header=BB0_162 Depth=2
	bar.sync 	0;
	add.s32 	%r110, %r110, 6;
	add.s16 	%rs3, %rs3, 6;
	setp.ne.s32 	%p294, %r110, 24;
	@%p294 bra 	$L__BB0_162;
	bra.uni 	$L__BB0_165;
$L__BB0_162:                            // %L10624
                                        //   Parent Loop BB0_201 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	setp.eq.s32 	%p277, %r110, 0;
	selp.b32 	%r1198, %r91, 0, %p277;
	setp.eq.s32 	%p278, %r110, 6;
	selp.b32 	%r1199, %r95, %r1198, %p278;
	setp.eq.s32 	%p279, %r110, 12;
	selp.b32 	%r1200, %r99, %r1199, %p279;
	setp.eq.s32 	%p280, %r110, 18;
	selp.b32 	%r1201, %r103, %r1200, %p280;
	selp.b32 	%r1202, %r92, 0, %p277;
	selp.b32 	%r1203, %r96, %r1202, %p278;
	selp.b32 	%r1204, %r100, %r1203, %p279;
	selp.b32 	%r1205, %r104, %r1204, %p280;
	selp.b32 	%r1206, %r93, 0, %p277;
	selp.b32 	%r1207, %r97, %r1206, %p278;
	selp.b32 	%r1208, %r101, %r1207, %p279;
	selp.b32 	%r1209, %r105, %r1208, %p280;
	selp.b32 	%r1210, %r94, 0, %p277;
	selp.b32 	%r1211, %r98, %r1210, %p278;
	selp.b32 	%r1212, %r102, %r1211, %p279;
	selp.b32 	%r1213, %r106, %r1212, %p280;
	mov.u16 	%rs107, 25600;
	// begin inline asm
	mov.b32 %r811, {%rs107, %rs107};
	// end inline asm
	mov.u16 	%rs109, 21504;
	// begin inline asm
	mov.b32 %r822, {%rs109, %rs109};
	// end inline asm
	xor.b32  	%r810, %r1201, -2004318072;
	mov.u32 	%r947, 983055;
	// begin inline asm
	lop3.b32 %r808, %r947, %r810, %r811, 202;
	// end inline asm
	mov.u16 	%rs113, 18432;
	// begin inline asm
	mov.b32 %r812, {%rs113, %rs113};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r813, %r811, %r812;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r816, %r808, %r813;
	// end inline asm
	mov.u32 	%r958, 15728880;
	// begin inline asm
	lop3.b32 %r819, %r958, %r810, %r822, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r823, {%rs113, %rs113};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r824, %r822, %r823;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r827, %r819, %r824;
	// end inline asm
	// begin inline asm
	mov.b32 %r857, {%rs107, %rs107};
	// end inline asm
	// begin inline asm
	mov.b32 %r868, {%rs109, %rs109};
	// end inline asm
	xor.b32  	%r856, %r1205, -2004318072;
	// begin inline asm
	lop3.b32 %r854, %r947, %r856, %r857, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r858, {%rs113, %rs113};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r859, %r857, %r858;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r862, %r854, %r859;
	// end inline asm
	// begin inline asm
	lop3.b32 %r865, %r958, %r856, %r868, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r869, {%rs113, %rs113};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r870, %r868, %r869;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r873, %r865, %r870;
	// end inline asm
	// begin inline asm
	mov.b32 %r903, {%rs107, %rs107};
	// end inline asm
	// begin inline asm
	mov.b32 %r914, {%rs109, %rs109};
	// end inline asm
	xor.b32  	%r902, %r1209, -2004318072;
	// begin inline asm
	lop3.b32 %r900, %r947, %r902, %r903, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r904, {%rs113, %rs113};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r905, %r903, %r904;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r908, %r900, %r905;
	// end inline asm
	// begin inline asm
	lop3.b32 %r911, %r958, %r902, %r914, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r915, {%rs113, %rs113};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r916, %r914, %r915;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r919, %r911, %r916;
	// end inline asm
	// begin inline asm
	mov.b32 %r949, {%rs107, %rs107};
	// end inline asm
	// begin inline asm
	mov.b32 %r960, {%rs109, %rs109};
	// end inline asm
	xor.b32  	%r948, %r1213, -2004318072;
	// begin inline asm
	lop3.b32 %r946, %r947, %r948, %r949, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r950, {%rs113, %rs113};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r951, %r949, %r950;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r954, %r946, %r951;
	// end inline asm
	// begin inline asm
	lop3.b32 %r957, %r958, %r948, %r960, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r961, {%rs113, %rs113};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r962, %r960, %r961;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r965, %r957, %r962;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r172;
    mov.b32 {%r2re, %r2im}, %r816;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r990, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r173;
    mov.b32 {%r2re, %r2im}, %r862;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r993, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r174;
    mov.b32 {%r2re, %r2im}, %r827;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r996, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r175;
    mov.b32 {%r2re, %r2im}, %r873;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r999, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r172;
    mov.b32 {%r2re, %r2im}, %r908;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1002, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r173;
    mov.b32 {%r2re, %r2im}, %r954;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1005, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r174;
    mov.b32 {%r2re, %r2im}, %r919;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1008, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r175;
    mov.b32 {%r2re, %r2im}, %r965;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1011, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1014, %r1015}, {%r311, %r314}, {%r990}, {%r782, %r782};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1021, %r1022}, {%r311, %r314}, {%r993}, {%r782, %r782};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1028, %r1029}, {%r311, %r314}, {%r996}, {%r782, %r782};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1035, %r1036}, {%r311, %r314}, {%r999}, {%r782, %r782};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1042, %r1043}, {%r311, %r314}, {%r1002}, {%r782, %r782};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1049, %r1050}, {%r311, %r314}, {%r1005}, {%r782, %r782};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1056, %r1057}, {%r311, %r314}, {%r1008}, {%r782, %r782};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1063, %r1064}, {%r311, %r314}, {%r1011}, {%r782, %r782};
	// end inline asm
	@%p1 bra 	$L__BB0_220;
	bra.uni 	$L__BB0_163;
$L__BB0_220:                            // %pass4747
                                        //   in Loop: Header=BB0_162 Depth=2
	// begin inline asm
	neg.f16x2 %r1070, %r366;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1072, %r1070, %r1015;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1075, %r363, %r1014, %r1072;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1079, %r366;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1081, %r1079, %r1022;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1084, %r363, %r1021, %r1081;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1088, %r366;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1090, %r1088, %r1029;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1093, %r363, %r1028, %r1090;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1097, %r366;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1099, %r1097, %r1036;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1102, %r363, %r1035, %r1099;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1106, %r366;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1108, %r1106, %r1043;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1111, %r363, %r1042, %r1108;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1115, %r366;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1117, %r1115, %r1050;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1120, %r363, %r1049, %r1117;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1124, %r366;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1126, %r1124, %r1057;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1129, %r363, %r1056, %r1126;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1133, %r366;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1135, %r1133, %r1064;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1138, %r363, %r1063, %r1135;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1142, %r366, %r1014;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1145, %r363, %r1015, %r1142;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1149, %r366, %r1021;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1152, %r363, %r1022, %r1149;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1156, %r366, %r1028;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1159, %r363, %r1029, %r1156;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1163, %r366, %r1035;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1166, %r363, %r1036, %r1163;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1170, %r366, %r1042;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1173, %r363, %r1043, %r1170;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1177, %r366, %r1049;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1180, %r363, %r1050, %r1177;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1184, %r366, %r1056;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1187, %r363, %r1057, %r1184;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1191, %r366, %r1063;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1194, %r363, %r1064, %r1191;
	// end inline asm
	mov.u32 	%r1363, 0;
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1214, %r1215}, {%r407, %r410}, {%r1075, %r1145}, {%r1363, %r1363}, %r197, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1223, %r1224}, {%r407, %r410}, {%r1084, %r1152}, {%r1363, %r1363}, %r197, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1232, %r1233}, {%r407, %r410}, {%r1093, %r1159}, {%r1363, %r1363}, %r197, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1241, %r1242}, {%r407, %r410}, {%r1102, %r1166}, {%r1363, %r1363}, %r197, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1250, %r1251}, {%r407, %r410}, {%r1111, %r1173}, {%r1363, %r1363}, %r197, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1259, %r1260}, {%r407, %r410}, {%r1120, %r1180}, {%r1363, %r1363}, %r197, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1268, %r1269}, {%r407, %r410}, {%r1129, %r1187}, {%r1363, %r1363}, %r197, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1277, %r1278}, {%r407, %r410}, {%r1138, %r1194}, {%r1363, %r1363}, %r197, 0;
	// end inline asm
	bar.sync 	0;
	mul.hi.s16 	%rs118, %rs3, 10923;
	shr.u16 	%rs119, %rs118, 15;
	add.s16 	%rs120, %rs118, %rs119;
	mul.lo.s16 	%rs121, %rs120, 6;
	sub.s16 	%rs122, %rs3, %rs121;
	mul.wide.s16 	%r1396, %rs122, 16;
	add.s32 	%r1397, %r194, %r1396;
	mul.wide.s32 	%rd156, %r1397, 4;
	add.s64 	%rd158, %rd40, %rd156;
	ld.shared.u32 	%r1354, [%rd158];
	add.s32 	%r1398, %r195, %r1396;
	mul.wide.s32 	%rd159, %r1398, 4;
	add.s64 	%rd160, %rd40, %rd159;
	ld.shared.u32 	%r1361, [%rd160];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1350, %r1351}, {%r419, %r422}, {%r1354}, {%r1363, %r1363};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1357, %r1358}, {%r419, %r422}, {%r1361}, {%r1363, %r1363};
	// end inline asm
	@%p281 bra 	$L__BB0_222;
	bra.uni 	$L__BB0_221;
$L__BB0_222:                            // %pass5243
                                        //   in Loop: Header=BB0_162 Depth=2
	// begin inline asm
	neg.f16x2 %r1364, %r460;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1366, %r1364, %r1351;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1369, %r457, %r1350, %r1366;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1373, %r460;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1375, %r1373, %r1358;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1378, %r457, %r1357, %r1375;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1382, %r460, %r1350;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1385, %r457, %r1351, %r1382;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1389, %r460, %r1357;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1392, %r457, %r1358, %r1389;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1418, %r1421}, {%r503, %r506}, {%r1369, %r1385}, {%r1363, %r1363}, %r249, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1425, %r1429}, {%r503, %r506}, {%r1378, %r1392}, {%r1363, %r1363}, %r249, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1417, %r1418, %r1418;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1420, %r1421, %r1421, %r1417;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1424, %r1425, %r1425, %r1420;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1428, %r1429, %r1429, %r1424;
	// end inline asm
	mov.u32 	%r1516, 268439552;
	// begin inline asm
	fma.rn.f16x2 %r1432, %r1516, %r1428, %r109;
	// end inline asm
	add.s32 	%r250, %r87, %r110;
	add.s32 	%r1519, %r250, 1;
	mul.hi.u32 	%r1520, %r1519, -1431655765;
	shr.u32 	%r1521, %r1520, 2;
	mul.lo.s32 	%r1522, %r1521, 6;
	sub.s32 	%r1523, %r1519, %r1522;
	shl.b32 	%r1524, %r1523, 4;
	add.s32 	%r1525, %r194, %r1524;
	mul.wide.u32 	%rd163, %r1525, 4;
	add.s64 	%rd165, %rd40, %rd163;
	ld.shared.u32 	%r1440, [%rd165];
	add.s32 	%r1526, %r195, %r1524;
	mul.wide.u32 	%rd166, %r1526, 4;
	add.s64 	%rd167, %rd40, %rd166;
	ld.shared.u32 	%r1447, [%rd167];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1457, %r1454}, {%r419, %r422}, {%r1440}, {%r1363, %r1363};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1466, %r1463}, {%r419, %r422}, {%r1447}, {%r1363, %r1363};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1450, %r460;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1452, %r1450, %r1454;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1455, %r457, %r1457, %r1452;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1459, %r460;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1461, %r1459, %r1463;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1464, %r457, %r1466, %r1461;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1468, %r460, %r1457;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1471, %r457, %r1454, %r1468;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1475, %r460, %r1466;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1478, %r457, %r1463, %r1475;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1501, %r1504}, {%r503, %r506}, {%r1455, %r1471}, {%r1363, %r1363}, %r249, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1508, %r1512}, {%r503, %r506}, {%r1464, %r1478}, {%r1363, %r1363}, %r249, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1500, %r1501, %r1501;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1503, %r1504, %r1504, %r1500;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1507, %r1508, %r1508, %r1503;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1511, %r1512, %r1512, %r1507;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3075, %r1516, %r1511, %r1432;
	// end inline asm
	add.s32 	%r3073, %r107, 2;
	setp.ne.s32 	%p282, %r3073, 256;
	@%p282 bra 	$L__BB0_224;
// %bb.223:                             // %pass5691
                                        //   in Loop: Header=BB0_162 Depth=2
	mul.lo.s32 	%r1528, %r108, 786432;
	or.b32  	%r1529, %r196, %r1528;
	cvt.u64.u32 	%rd168, %r1529;
	add.s64 	%rd169, %rd168, %rd7;
	mul.hi.s64 	%rd170, %rd169, 3074457345618258603;
	shr.u64 	%rd171, %rd170, 63;
	shr.s64 	%rd172, %rd170, 26;
	add.s64 	%rd173, %rd172, %rd171;
	setp.lt.s64 	%p283, %rd169, 0;
	mul.lo.s64 	%rd174, %rd173, 402653184;
	setp.ne.s64 	%p284, %rd174, %rd169;
	and.pred  	%p285, %p283, %p284;
	selp.s64 	%rd175, -1, 0, %p285;
	add.s64 	%rd176, %rd173, %rd175;
	mul.lo.s64 	%rd177, %rd176, -402653184;
	add.s64 	%rd178, %rd177, %rd169;
	shl.b64 	%rd179, %rd178, 2;
	add.s64 	%rd180, %rd4, %rd179;
	st.global.u32 	[%rd180], %r3075;
	add.s32 	%r108, %r108, 1;
	mov.u32 	%r3073, 0;
	mov.u32 	%r3075, %r3073;
$L__BB0_224:                            // %oksrem5775
                                        //   in Loop: Header=BB0_162 Depth=2
	add.s32 	%r1696, %r250, 2;
	mul.hi.u32 	%r1697, %r1696, -1431655765;
	shr.u32 	%r1698, %r1697, 2;
	mul.lo.s32 	%r1699, %r1698, 6;
	sub.s32 	%r1700, %r1696, %r1699;
	shl.b32 	%r1701, %r1700, 4;
	add.s32 	%r1702, %r194, %r1701;
	mul.wide.u32 	%rd181, %r1702, 4;
	add.s64 	%rd183, %rd40, %rd181;
	ld.shared.u32 	%r1534, [%rd183];
	add.s32 	%r1703, %r195, %r1701;
	mul.wide.u32 	%rd184, %r1703, 4;
	add.s64 	%rd185, %rd40, %rd184;
	ld.shared.u32 	%r1541, [%rd185];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1551, %r1548}, {%r419, %r422}, {%r1534}, {%r1363, %r1363};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1560, %r1557}, {%r419, %r422}, {%r1541}, {%r1363, %r1363};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1544, %r460;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1546, %r1544, %r1548;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1549, %r457, %r1551, %r1546;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1553, %r460;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1555, %r1553, %r1557;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1558, %r457, %r1560, %r1555;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1562, %r460, %r1551;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1565, %r457, %r1548, %r1562;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1569, %r460, %r1560;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1572, %r457, %r1557, %r1569;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1595, %r1598}, {%r503, %r506}, {%r1549, %r1565}, {%r1363, %r1363}, %r249, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1602, %r1606}, {%r503, %r506}, {%r1558, %r1572}, {%r1363, %r1363}, %r249, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1594, %r1595, %r1595;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1597, %r1598, %r1598, %r1594;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1601, %r1602, %r1602, %r1597;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1605, %r1606, %r1606, %r1601;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1609, %r1516, %r1605, %r3075;
	// end inline asm
	add.s32 	%r1704, %r250, 3;
	mul.hi.u32 	%r1705, %r1704, -1431655765;
	shr.u32 	%r1706, %r1705, 2;
	mul.lo.s32 	%r1707, %r1706, 6;
	sub.s32 	%r1708, %r1704, %r1707;
	shl.b32 	%r1709, %r1708, 4;
	add.s32 	%r1710, %r194, %r1709;
	mul.wide.u32 	%rd186, %r1710, 4;
	add.s64 	%rd187, %rd40, %rd186;
	ld.shared.u32 	%r1617, [%rd187];
	add.s32 	%r1711, %r195, %r1709;
	mul.wide.u32 	%rd188, %r1711, 4;
	add.s64 	%rd189, %rd40, %rd188;
	ld.shared.u32 	%r1624, [%rd189];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1634, %r1631}, {%r419, %r422}, {%r1617}, {%r1363, %r1363};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1643, %r1640}, {%r419, %r422}, {%r1624}, {%r1363, %r1363};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1627, %r460;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1629, %r1627, %r1631;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1632, %r457, %r1634, %r1629;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1636, %r460;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1638, %r1636, %r1640;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1641, %r457, %r1643, %r1638;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1645, %r460, %r1634;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1648, %r457, %r1631, %r1645;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1652, %r460, %r1643;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1655, %r457, %r1640, %r1652;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1678, %r1681}, {%r503, %r506}, {%r1632, %r1648}, {%r1363, %r1363}, %r249, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1685, %r1689}, {%r503, %r506}, {%r1641, %r1655}, {%r1363, %r1363}, %r249, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1677, %r1678, %r1678;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1680, %r1681, %r1681, %r1677;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1684, %r1685, %r1685, %r1680;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1688, %r1689, %r1689, %r1684;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3078, %r1516, %r1688, %r1609;
	// end inline asm
	add.s32 	%r3076, %r3073, 2;
	setp.ne.s32 	%p286, %r3076, 256;
	@%p286 bra 	$L__BB0_226;
// %bb.225:                             // %pass6571
                                        //   in Loop: Header=BB0_162 Depth=2
	mul.lo.s32 	%r1713, %r108, 786432;
	or.b32  	%r1714, %r196, %r1713;
	cvt.u64.u32 	%rd190, %r1714;
	add.s64 	%rd191, %rd190, %rd7;
	mul.hi.s64 	%rd192, %rd191, 3074457345618258603;
	shr.u64 	%rd193, %rd192, 63;
	shr.s64 	%rd194, %rd192, 26;
	add.s64 	%rd195, %rd194, %rd193;
	setp.lt.s64 	%p287, %rd191, 0;
	mul.lo.s64 	%rd196, %rd195, 402653184;
	setp.ne.s64 	%p288, %rd196, %rd191;
	and.pred  	%p289, %p287, %p288;
	selp.s64 	%rd197, -1, 0, %p289;
	add.s64 	%rd198, %rd195, %rd197;
	mul.lo.s64 	%rd199, %rd198, -402653184;
	add.s64 	%rd200, %rd199, %rd191;
	shl.b64 	%rd201, %rd200, 2;
	add.s64 	%rd202, %rd4, %rd201;
	st.global.u32 	[%rd202], %r3078;
	add.s32 	%r108, %r108, 1;
	mov.u32 	%r3076, 0;
	mov.u32 	%r3078, %r3076;
$L__BB0_226:                            // %oksrem6655
                                        //   in Loop: Header=BB0_162 Depth=2
	add.s32 	%r1881, %r250, 4;
	mul.hi.u32 	%r1882, %r1881, -1431655765;
	shr.u32 	%r1883, %r1882, 2;
	mul.lo.s32 	%r1884, %r1883, 6;
	sub.s32 	%r1885, %r1881, %r1884;
	shl.b32 	%r1886, %r1885, 4;
	add.s32 	%r1887, %r194, %r1886;
	mul.wide.u32 	%rd203, %r1887, 4;
	add.s64 	%rd205, %rd40, %rd203;
	ld.shared.u32 	%r1719, [%rd205];
	add.s32 	%r1888, %r195, %r1886;
	mul.wide.u32 	%rd206, %r1888, 4;
	add.s64 	%rd207, %rd40, %rd206;
	ld.shared.u32 	%r1726, [%rd207];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1736, %r1733}, {%r419, %r422}, {%r1719}, {%r1363, %r1363};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1745, %r1742}, {%r419, %r422}, {%r1726}, {%r1363, %r1363};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1729, %r460;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1731, %r1729, %r1733;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1734, %r457, %r1736, %r1731;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1738, %r460;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1740, %r1738, %r1742;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1743, %r457, %r1745, %r1740;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1747, %r460, %r1736;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1750, %r457, %r1733, %r1747;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1754, %r460, %r1745;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1757, %r457, %r1742, %r1754;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1780, %r1783}, {%r503, %r506}, {%r1734, %r1750}, {%r1363, %r1363}, %r249, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1787, %r1791}, {%r503, %r506}, {%r1743, %r1757}, {%r1363, %r1363}, %r249, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1779, %r1780, %r1780;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1782, %r1783, %r1783, %r1779;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1786, %r1787, %r1787, %r1782;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1790, %r1791, %r1791, %r1786;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1794, %r1516, %r1790, %r3078;
	// end inline asm
	add.s32 	%r1889, %r250, 5;
	mul.hi.u32 	%r1890, %r1889, -1431655765;
	shr.u32 	%r1891, %r1890, 2;
	mul.lo.s32 	%r1892, %r1891, 6;
	sub.s32 	%r1893, %r1889, %r1892;
	shl.b32 	%r1894, %r1893, 4;
	add.s32 	%r1895, %r194, %r1894;
	mul.wide.u32 	%rd208, %r1895, 4;
	add.s64 	%rd209, %rd40, %rd208;
	ld.shared.u32 	%r1802, [%rd209];
	add.s32 	%r1896, %r195, %r1894;
	mul.wide.u32 	%rd210, %r1896, 4;
	add.s64 	%rd211, %rd40, %rd210;
	ld.shared.u32 	%r1809, [%rd211];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1819, %r1816}, {%r419, %r422}, {%r1802}, {%r1363, %r1363};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1828, %r1825}, {%r419, %r422}, {%r1809}, {%r1363, %r1363};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1812, %r460;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1814, %r1812, %r1816;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1817, %r457, %r1819, %r1814;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1821, %r460;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1823, %r1821, %r1825;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1826, %r457, %r1828, %r1823;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1830, %r460, %r1819;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1833, %r457, %r1816, %r1830;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1837, %r460, %r1828;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1840, %r457, %r1825, %r1837;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1863, %r1866}, {%r503, %r506}, {%r1817, %r1833}, {%r1363, %r1363}, %r249, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1870, %r1874}, {%r503, %r506}, {%r1826, %r1840}, {%r1363, %r1363}, %r249, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1862, %r1863, %r1863;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1865, %r1866, %r1866, %r1862;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1869, %r1870, %r1870, %r1865;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1873, %r1874, %r1874, %r1869;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r109, %r1516, %r1873, %r1794;
	// end inline asm
	add.s32 	%r107, %r3076, 2;
	setp.ne.s32 	%p290, %r107, 256;
	@%p290 bra 	$L__BB0_164;
// %bb.227:                             // %pass7451
                                        //   in Loop: Header=BB0_162 Depth=2
	mul.lo.s32 	%r1898, %r108, 786432;
	or.b32  	%r1899, %r196, %r1898;
	cvt.u64.u32 	%rd212, %r1899;
	add.s64 	%rd213, %rd212, %rd7;
	mul.hi.s64 	%rd214, %rd213, 3074457345618258603;
	shr.u64 	%rd215, %rd214, 63;
	shr.s64 	%rd216, %rd214, 26;
	add.s64 	%rd217, %rd216, %rd215;
	setp.lt.s64 	%p291, %rd213, 0;
	mul.lo.s64 	%rd218, %rd217, 402653184;
	setp.ne.s64 	%p292, %rd218, %rd213;
	and.pred  	%p293, %p291, %p292;
	selp.s64 	%rd219, -1, 0, %p293;
	add.s64 	%rd220, %rd217, %rd219;
	mul.lo.s64 	%rd221, %rd220, -402653184;
	add.s64 	%rd222, %rd221, %rd213;
	shl.b64 	%rd223, %rd222, 2;
	add.s64 	%rd224, %rd4, %rd223;
	st.global.u32 	[%rd224], %r109;
	add.s32 	%r108, %r108, 1;
	mov.u32 	%r107, 0;
	mov.u32 	%r109, %r107;
	bra.uni 	$L__BB0_164;
$L__BB0_165:                            // %L17516.preheader
                                        //   in Loop: Header=BB0_201 Depth=1
	mov.u16 	%rs179, %rs1;
	mov.u32 	%r3064, %r1363;
	bra.uni 	$L__BB0_166;
$L__BB0_171:                            // %L24387
                                        //   in Loop: Header=BB0_166 Depth=2
	bar.sync 	0;
	add.s32 	%r3064, %r3064, 6;
	add.s16 	%rs179, %rs179, 6;
	setp.ne.s32 	%p311, %r3064, 24;
	@%p311 bra 	$L__BB0_166;
	bra.uni 	$L__BB0_172;
$L__BB0_166:                            // %L17516
                                        //   Parent Loop BB0_201 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	setp.eq.s32 	%p295, %r3064, 0;
	selp.b32 	%r2595, %r91, 0, %p295;
	setp.eq.s32 	%p296, %r3064, 6;
	selp.b32 	%r2596, %r95, %r2595, %p296;
	setp.eq.s32 	%p297, %r3064, 12;
	selp.b32 	%r2597, %r99, %r2596, %p297;
	setp.eq.s32 	%p298, %r3064, 18;
	selp.b32 	%r2598, %r103, %r2597, %p298;
	selp.b32 	%r2599, %r92, 0, %p295;
	selp.b32 	%r2600, %r96, %r2599, %p296;
	selp.b32 	%r2601, %r100, %r2600, %p297;
	selp.b32 	%r2602, %r104, %r2601, %p298;
	selp.b32 	%r2603, %r93, 0, %p295;
	selp.b32 	%r2604, %r97, %r2603, %p296;
	selp.b32 	%r2605, %r101, %r2604, %p297;
	selp.b32 	%r2606, %r105, %r2605, %p298;
	selp.b32 	%r2607, %r94, 0, %p295;
	selp.b32 	%r2608, %r98, %r2607, %p296;
	selp.b32 	%r2609, %r102, %r2608, %p297;
	selp.b32 	%r2610, %r106, %r2609, %p298;
	// begin inline asm
	mov.b32 %r1928, {%rs107, %rs107};
	// end inline asm
	// begin inline asm
	mov.b32 %r1939, {%rs109, %rs109};
	// end inline asm
	shr.u32 	%r2611, %r2598, 8;
	xor.b32  	%r1938, %r2611, 8947848;
	// begin inline asm
	lop3.b32 %r1925, %r947, %r1938, %r1928, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1929, {%rs113, %rs113};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1930, %r1928, %r1929;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1933, %r1925, %r1930;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1936, %r958, %r1938, %r1939, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1940, {%rs113, %rs113};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1941, %r1939, %r1940;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1944, %r1936, %r1941;
	// end inline asm
	// begin inline asm
	mov.b32 %r1974, {%rs107, %rs107};
	// end inline asm
	// begin inline asm
	mov.b32 %r1985, {%rs109, %rs109};
	// end inline asm
	shr.u32 	%r2612, %r2602, 8;
	xor.b32  	%r1984, %r2612, 8947848;
	// begin inline asm
	lop3.b32 %r1971, %r947, %r1984, %r1974, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1975, {%rs113, %rs113};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1976, %r1974, %r1975;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1979, %r1971, %r1976;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1982, %r958, %r1984, %r1985, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1986, {%rs113, %rs113};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1987, %r1985, %r1986;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1990, %r1982, %r1987;
	// end inline asm
	// begin inline asm
	mov.b32 %r2020, {%rs107, %rs107};
	// end inline asm
	// begin inline asm
	mov.b32 %r2031, {%rs109, %rs109};
	// end inline asm
	shr.u32 	%r2613, %r2606, 8;
	xor.b32  	%r2030, %r2613, 8947848;
	// begin inline asm
	lop3.b32 %r2017, %r947, %r2030, %r2020, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2021, {%rs113, %rs113};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2022, %r2020, %r2021;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2025, %r2017, %r2022;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2028, %r958, %r2030, %r2031, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2032, {%rs113, %rs113};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2033, %r2031, %r2032;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2036, %r2028, %r2033;
	// end inline asm
	// begin inline asm
	mov.b32 %r2066, {%rs107, %rs107};
	// end inline asm
	// begin inline asm
	mov.b32 %r2077, {%rs109, %rs109};
	// end inline asm
	shr.u32 	%r2614, %r2610, 8;
	xor.b32  	%r2076, %r2614, 8947848;
	// begin inline asm
	lop3.b32 %r2063, %r947, %r2076, %r2066, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2067, {%rs113, %rs113};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2068, %r2066, %r2067;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2071, %r2063, %r2068;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2074, %r958, %r2076, %r2077, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2078, {%rs113, %rs113};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2079, %r2077, %r2078;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2082, %r2074, %r2079;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r172;
    mov.b32 {%r2re, %r2im}, %r1933;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2085, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r173;
    mov.b32 {%r2re, %r2im}, %r1979;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2088, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r174;
    mov.b32 {%r2re, %r2im}, %r1944;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2091, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r175;
    mov.b32 {%r2re, %r2im}, %r1990;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2094, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r172;
    mov.b32 {%r2re, %r2im}, %r2025;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2097, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r173;
    mov.b32 {%r2re, %r2im}, %r2071;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2100, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r174;
    mov.b32 {%r2re, %r2im}, %r2036;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2103, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r175;
    mov.b32 {%r2re, %r2im}, %r2082;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2106, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2172, %r2169}, {%r311, %r314}, {%r2085}, {%r1363, %r1363};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2181, %r2178}, {%r311, %r314}, {%r2088}, {%r1363, %r1363};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2190, %r2187}, {%r311, %r314}, {%r2091}, {%r1363, %r1363};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2199, %r2196}, {%r311, %r314}, {%r2094}, {%r1363, %r1363};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2208, %r2205}, {%r311, %r314}, {%r2097}, {%r1363, %r1363};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2217, %r2214}, {%r311, %r314}, {%r2100}, {%r1363, %r1363};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2226, %r2223}, {%r311, %r314}, {%r2103}, {%r1363, %r1363};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2235, %r2232}, {%r311, %r314}, {%r2106}, {%r1363, %r1363};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2165, %r366;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2167, %r2165, %r2169;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2170, %r363, %r2172, %r2167;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2174, %r366;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2176, %r2174, %r2178;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2179, %r363, %r2181, %r2176;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2183, %r366;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2185, %r2183, %r2187;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2188, %r363, %r2190, %r2185;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2192, %r366;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2194, %r2192, %r2196;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2197, %r363, %r2199, %r2194;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2201, %r366;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2203, %r2201, %r2205;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2206, %r363, %r2208, %r2203;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2210, %r366;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2212, %r2210, %r2214;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2215, %r363, %r2217, %r2212;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2219, %r366;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2221, %r2219, %r2223;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2224, %r363, %r2226, %r2221;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2228, %r366;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2230, %r2228, %r2232;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2233, %r363, %r2235, %r2230;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2237, %r366, %r2172;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2240, %r363, %r2169, %r2237;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2244, %r366, %r2181;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2247, %r363, %r2178, %r2244;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2251, %r366, %r2190;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2254, %r363, %r2187, %r2251;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2258, %r366, %r2199;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2261, %r363, %r2196, %r2258;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2265, %r366, %r2208;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2268, %r363, %r2205, %r2265;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2272, %r366, %r2217;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2275, %r363, %r2214, %r2272;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2279, %r366, %r2226;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2282, %r363, %r2223, %r2279;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2286, %r366, %r2235;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2289, %r363, %r2232, %r2286;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2293, %r2294}, {%r407, %r410}, {%r2170, %r2240}, {%r1363, %r1363}, %r197, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2302, %r2303}, {%r407, %r410}, {%r2179, %r2247}, {%r1363, %r1363}, %r197, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2311, %r2312}, {%r407, %r410}, {%r2188, %r2254}, {%r1363, %r1363}, %r197, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2320, %r2321}, {%r407, %r410}, {%r2197, %r2261}, {%r1363, %r1363}, %r197, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2329, %r2330}, {%r407, %r410}, {%r2206, %r2268}, {%r1363, %r1363}, %r197, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2338, %r2339}, {%r407, %r410}, {%r2215, %r2275}, {%r1363, %r1363}, %r197, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2347, %r2348}, {%r407, %r410}, {%r2224, %r2282}, {%r1363, %r1363}, %r197, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2356, %r2357}, {%r407, %r410}, {%r2233, %r2289}, {%r1363, %r1363}, %r197, 0;
	// end inline asm
	bar.sync 	0;
	mul.hi.s16 	%rs171, %rs179, 10923;
	shr.u16 	%rs172, %rs171, 15;
	add.s16 	%rs173, %rs171, %rs172;
	mul.lo.s16 	%rs174, %rs173, 6;
	sub.s16 	%rs175, %rs179, %rs174;
	mul.wide.s16 	%r2615, %rs175, 16;
	add.s32 	%r2616, %r194, %r2615;
	mul.wide.s32 	%rd225, %r2616, 4;
	add.s64 	%rd227, %rd40, %rd225;
	ld.shared.u32 	%r2433, [%rd227];
	add.s32 	%r2617, %r195, %r2615;
	mul.wide.s32 	%rd228, %r2617, 4;
	add.s64 	%rd229, %rd40, %rd228;
	ld.shared.u32 	%r2440, [%rd229];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2450, %r2447}, {%r419, %r422}, {%r2433}, {%r1363, %r1363};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2459, %r2456}, {%r419, %r422}, {%r2440}, {%r1363, %r1363};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2443, %r460;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2445, %r2443, %r2447;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2448, %r457, %r2450, %r2445;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2452, %r460;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2454, %r2452, %r2456;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2457, %r457, %r2459, %r2454;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2461, %r460, %r2450;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2464, %r457, %r2447, %r2461;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2468, %r460, %r2459;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2471, %r457, %r2456, %r2468;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2494, %r2497}, {%r503, %r506}, {%r2448, %r2464}, {%r1363, %r1363}, %r249, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2501, %r2505}, {%r503, %r506}, {%r2457, %r2471}, {%r1363, %r1363}, %r249, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2493, %r2494, %r2494;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2496, %r2497, %r2497, %r2493;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2500, %r2501, %r2501, %r2496;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2504, %r2505, %r2505, %r2500;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2508, %r1516, %r2504, %r109;
	// end inline asm
	add.s32 	%r135, %r87, %r3064;
	add.s32 	%r2618, %r135, 25;
	mul.hi.u32 	%r2619, %r2618, -1431655765;
	shr.u32 	%r2620, %r2619, 2;
	mul.lo.s32 	%r2621, %r2620, 6;
	sub.s32 	%r2622, %r2618, %r2621;
	shl.b32 	%r2623, %r2622, 4;
	add.s32 	%r2624, %r194, %r2623;
	mul.wide.u32 	%rd230, %r2624, 4;
	add.s64 	%rd231, %rd40, %rd230;
	ld.shared.u32 	%r2516, [%rd231];
	add.s32 	%r2625, %r195, %r2623;
	mul.wide.u32 	%rd232, %r2625, 4;
	add.s64 	%rd233, %rd40, %rd232;
	ld.shared.u32 	%r2523, [%rd233];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2533, %r2530}, {%r419, %r422}, {%r2516}, {%r1363, %r1363};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2542, %r2539}, {%r419, %r422}, {%r2523}, {%r1363, %r1363};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2526, %r460;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2528, %r2526, %r2530;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2531, %r457, %r2533, %r2528;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2535, %r460;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2537, %r2535, %r2539;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2540, %r457, %r2542, %r2537;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2544, %r460, %r2533;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2547, %r457, %r2530, %r2544;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2551, %r460, %r2542;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2554, %r457, %r2539, %r2551;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2577, %r2580}, {%r503, %r506}, {%r2531, %r2547}, {%r1363, %r1363}, %r249, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2584, %r2588}, {%r503, %r506}, {%r2540, %r2554}, {%r1363, %r1363}, %r249, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2576, %r2577, %r2577;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2579, %r2580, %r2580, %r2576;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2583, %r2584, %r2584, %r2579;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2587, %r2588, %r2588, %r2583;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3081, %r1516, %r2587, %r2508;
	// end inline asm
	add.s32 	%r3079, %r107, 2;
	setp.eq.s32 	%p299, %r3079, 256;
	@%p299 bra 	$L__BB0_167;
	bra.uni 	$L__BB0_168;
$L__BB0_167:                            // %pass8516
                                        //   in Loop: Header=BB0_166 Depth=2
	mul.lo.s32 	%r2627, %r108, 786432;
	or.b32  	%r2628, %r196, %r2627;
	cvt.u64.u32 	%rd234, %r2628;
	add.s64 	%rd235, %rd234, %rd7;
	mul.hi.s64 	%rd236, %rd235, 3074457345618258603;
	shr.u64 	%rd237, %rd236, 63;
	shr.s64 	%rd238, %rd236, 26;
	add.s64 	%rd239, %rd238, %rd237;
	setp.lt.s64 	%p300, %rd235, 0;
	mul.lo.s64 	%rd240, %rd239, 402653184;
	setp.ne.s64 	%p301, %rd240, %rd235;
	and.pred  	%p302, %p300, %p301;
	selp.s64 	%rd241, -1, 0, %p302;
	add.s64 	%rd242, %rd239, %rd241;
	mul.lo.s64 	%rd243, %rd242, -402653184;
	add.s64 	%rd244, %rd243, %rd235;
	shl.b64 	%rd245, %rd244, 2;
	add.s64 	%rd246, %rd4, %rd245;
	st.global.u32 	[%rd246], %r3081;
	add.s32 	%r108, %r108, 1;
	mov.u32 	%r3079, 0;
	mov.u32 	%r3081, %r3079;
$L__BB0_168:                            // %oksrem8600
                                        //   in Loop: Header=BB0_166 Depth=2
	add.s32 	%r2795, %r135, 26;
	mul.hi.u32 	%r2796, %r2795, -1431655765;
	shr.u32 	%r2797, %r2796, 2;
	mul.lo.s32 	%r2798, %r2797, 6;
	sub.s32 	%r2799, %r2795, %r2798;
	shl.b32 	%r2800, %r2799, 4;
	add.s32 	%r2801, %r194, %r2800;
	mul.wide.u32 	%rd247, %r2801, 4;
	add.s64 	%rd249, %rd40, %rd247;
	ld.shared.u32 	%r2633, [%rd249];
	add.s32 	%r2802, %r195, %r2800;
	mul.wide.u32 	%rd250, %r2802, 4;
	add.s64 	%rd251, %rd40, %rd250;
	ld.shared.u32 	%r2640, [%rd251];
	mov.u32 	%r2819, 0;
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2650, %r2647}, {%r419, %r422}, {%r2633}, {%r2819, %r2819};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2659, %r2656}, {%r419, %r422}, {%r2640}, {%r2819, %r2819};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2643, %r460;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2645, %r2643, %r2647;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2648, %r457, %r2650, %r2645;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2652, %r460;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2654, %r2652, %r2656;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2657, %r457, %r2659, %r2654;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2661, %r460, %r2650;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2664, %r457, %r2647, %r2661;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2668, %r460, %r2659;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2671, %r457, %r2656, %r2668;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2694, %r2697}, {%r503, %r506}, {%r2648, %r2664}, {%r2819, %r2819}, %r249, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2701, %r2705}, {%r503, %r506}, {%r2657, %r2671}, {%r2819, %r2819}, %r249, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2693, %r2694, %r2694;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2696, %r2697, %r2697, %r2693;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2700, %r2701, %r2701, %r2696;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2704, %r2705, %r2705, %r2700;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2708, %r1516, %r2704, %r3081;
	// end inline asm
	add.s32 	%r2803, %r135, 27;
	mul.hi.u32 	%r2804, %r2803, -1431655765;
	shr.u32 	%r2805, %r2804, 2;
	mul.lo.s32 	%r2806, %r2805, 6;
	sub.s32 	%r2807, %r2803, %r2806;
	shl.b32 	%r2808, %r2807, 4;
	add.s32 	%r2809, %r194, %r2808;
	mul.wide.u32 	%rd252, %r2809, 4;
	add.s64 	%rd253, %rd40, %rd252;
	ld.shared.u32 	%r2716, [%rd253];
	add.s32 	%r2810, %r195, %r2808;
	mul.wide.u32 	%rd254, %r2810, 4;
	add.s64 	%rd255, %rd40, %rd254;
	ld.shared.u32 	%r2723, [%rd255];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2733, %r2730}, {%r419, %r422}, {%r2716}, {%r2819, %r2819};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2742, %r2739}, {%r419, %r422}, {%r2723}, {%r2819, %r2819};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2726, %r460;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2728, %r2726, %r2730;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2731, %r457, %r2733, %r2728;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2735, %r460;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2737, %r2735, %r2739;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2740, %r457, %r2742, %r2737;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2744, %r460, %r2733;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2747, %r457, %r2730, %r2744;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2751, %r460, %r2742;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2754, %r457, %r2739, %r2751;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2777, %r2780}, {%r503, %r506}, {%r2731, %r2747}, {%r2819, %r2819}, %r249, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2784, %r2788}, {%r503, %r506}, {%r2740, %r2754}, {%r2819, %r2819}, %r249, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2776, %r2777, %r2777;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2779, %r2780, %r2780, %r2776;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2783, %r2784, %r2784, %r2779;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2787, %r2788, %r2788, %r2783;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3084, %r1516, %r2787, %r2708;
	// end inline asm
	add.s32 	%r3082, %r3079, 2;
	setp.ne.s32 	%p303, %r3082, 256;
	@%p303 bra 	$L__BB0_170;
// %bb.169:                             // %pass9396
                                        //   in Loop: Header=BB0_166 Depth=2
	mul.lo.s32 	%r2812, %r108, 786432;
	or.b32  	%r2813, %r196, %r2812;
	cvt.u64.u32 	%rd256, %r2813;
	add.s64 	%rd257, %rd256, %rd7;
	mul.hi.s64 	%rd258, %rd257, 3074457345618258603;
	shr.u64 	%rd259, %rd258, 63;
	shr.s64 	%rd260, %rd258, 26;
	add.s64 	%rd261, %rd260, %rd259;
	setp.lt.s64 	%p304, %rd257, 0;
	mul.lo.s64 	%rd262, %rd261, 402653184;
	setp.ne.s64 	%p305, %rd262, %rd257;
	and.pred  	%p306, %p304, %p305;
	selp.s64 	%rd263, -1, 0, %p306;
	add.s64 	%rd264, %rd261, %rd263;
	mul.lo.s64 	%rd265, %rd264, -402653184;
	add.s64 	%rd266, %rd265, %rd257;
	shl.b64 	%rd267, %rd266, 2;
	add.s64 	%rd268, %rd4, %rd267;
	st.global.u32 	[%rd268], %r3084;
	add.s32 	%r108, %r108, 1;
	mov.u32 	%r3082, 0;
	mov.u32 	%r3084, %r3082;
$L__BB0_170:                            // %oksrem9480
                                        //   in Loop: Header=BB0_166 Depth=2
	add.s32 	%r2980, %r135, 28;
	mul.hi.u32 	%r2981, %r2980, -1431655765;
	shr.u32 	%r2982, %r2981, 2;
	mul.lo.s32 	%r2983, %r2982, 6;
	sub.s32 	%r2984, %r2980, %r2983;
	shl.b32 	%r2985, %r2984, 4;
	add.s32 	%r2986, %r194, %r2985;
	mul.wide.u32 	%rd269, %r2986, 4;
	add.s64 	%rd271, %rd40, %rd269;
	ld.shared.u32 	%r2818, [%rd271];
	add.s32 	%r2987, %r195, %r2985;
	mul.wide.u32 	%rd272, %r2987, 4;
	add.s64 	%rd273, %rd40, %rd272;
	ld.shared.u32 	%r2825, [%rd273];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2835, %r2832}, {%r419, %r422}, {%r2818}, {%r2819, %r2819};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2844, %r2841}, {%r419, %r422}, {%r2825}, {%r2819, %r2819};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2828, %r460;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2830, %r2828, %r2832;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2833, %r457, %r2835, %r2830;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2837, %r460;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2839, %r2837, %r2841;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2842, %r457, %r2844, %r2839;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2846, %r460, %r2835;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2849, %r457, %r2832, %r2846;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2853, %r460, %r2844;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2856, %r457, %r2841, %r2853;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2879, %r2882}, {%r503, %r506}, {%r2833, %r2849}, {%r2819, %r2819}, %r249, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2886, %r2890}, {%r503, %r506}, {%r2842, %r2856}, {%r2819, %r2819}, %r249, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2878, %r2879, %r2879;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2881, %r2882, %r2882, %r2878;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2885, %r2886, %r2886, %r2881;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2889, %r2890, %r2890, %r2885;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2893, %r1516, %r2889, %r3084;
	// end inline asm
	add.s32 	%r2988, %r135, 29;
	mul.hi.u32 	%r2989, %r2988, -1431655765;
	shr.u32 	%r2990, %r2989, 2;
	mul.lo.s32 	%r2991, %r2990, 6;
	sub.s32 	%r2992, %r2988, %r2991;
	shl.b32 	%r2993, %r2992, 4;
	add.s32 	%r2994, %r194, %r2993;
	mul.wide.u32 	%rd274, %r2994, 4;
	add.s64 	%rd275, %rd40, %rd274;
	ld.shared.u32 	%r2901, [%rd275];
	add.s32 	%r2995, %r195, %r2993;
	mul.wide.u32 	%rd276, %r2995, 4;
	add.s64 	%rd277, %rd40, %rd276;
	ld.shared.u32 	%r2908, [%rd277];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2918, %r2915}, {%r419, %r422}, {%r2901}, {%r2819, %r2819};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2927, %r2924}, {%r419, %r422}, {%r2908}, {%r2819, %r2819};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2911, %r460;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2913, %r2911, %r2915;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2916, %r457, %r2918, %r2913;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2920, %r460;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2922, %r2920, %r2924;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2925, %r457, %r2927, %r2922;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2929, %r460, %r2918;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2932, %r457, %r2915, %r2929;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2936, %r460, %r2927;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2939, %r457, %r2924, %r2936;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2962, %r2965}, {%r503, %r506}, {%r2916, %r2932}, {%r2819, %r2819}, %r249, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2969, %r2973}, {%r503, %r506}, {%r2925, %r2939}, {%r2819, %r2819}, %r249, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2961, %r2962, %r2962;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2964, %r2965, %r2965, %r2961;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2968, %r2969, %r2969, %r2964;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2972, %r2973, %r2973, %r2968;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r109, %r1516, %r2972, %r2893;
	// end inline asm
	add.s32 	%r107, %r3082, 2;
	setp.ne.s32 	%p307, %r107, 256;
	@%p307 bra 	$L__BB0_171;
// %bb.228:                             // %pass10276
                                        //   in Loop: Header=BB0_166 Depth=2
	mul.lo.s32 	%r2997, %r108, 786432;
	or.b32  	%r2998, %r196, %r2997;
	cvt.u64.u32 	%rd278, %r2998;
	add.s64 	%rd279, %rd278, %rd7;
	mul.hi.s64 	%rd280, %rd279, 3074457345618258603;
	shr.u64 	%rd281, %rd280, 63;
	shr.s64 	%rd282, %rd280, 26;
	add.s64 	%rd283, %rd282, %rd281;
	setp.lt.s64 	%p308, %rd279, 0;
	mul.lo.s64 	%rd284, %rd283, 402653184;
	setp.ne.s64 	%p309, %rd284, %rd279;
	and.pred  	%p310, %p308, %p309;
	selp.s64 	%rd285, -1, 0, %p310;
	add.s64 	%rd286, %rd283, %rd285;
	mul.lo.s64 	%rd287, %rd286, -402653184;
	add.s64 	%rd288, %rd287, %rd279;
	shl.b64 	%rd289, %rd288, 2;
	add.s64 	%rd290, %rd4, %rd289;
	st.global.u32 	[%rd290], %r109;
	add.s32 	%r108, %r108, 1;
	mov.u32 	%r107, %r2819;
	mov.u32 	%r109, %r2819;
	bra.uni 	$L__BB0_171;
$L__BB0_173:                            // %L24418
	mov.u32 	%r2999, 0;
	st.global.u32 	[%rd6], %r2999;
	ret;
$L__BB0_163:                            // %post_box_union
	mov.u64 	%rd154, exception1951;
	cvta.global.u64 	%rd155, %rd154;
	{ // callseq 52, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd155;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 52
	{ // callseq 53, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r279;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 53
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_221:                            // %post_box_union5238
	mov.u64 	%rd161, exception1951;
	cvta.global.u64 	%rd162, %rd161;
	{ // callseq 54, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd162;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 54
	{ // callseq 55, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r279;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 55
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_145:                            // %L5122
	mov.u32 	%r3015, 5;
	st.global.u32 	[%rd6], %r3015;
	mov.u64 	%rd321, exception1911;
	cvta.global.u64 	%rd322, %rd321;
	{ // callseq 86, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd322;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 86
	{ // callseq 87, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r279;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 87
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_146:                            // %L5282
	mov.u32 	%r3014, 5;
	st.global.u32 	[%rd6], %r3014;
	mov.u64 	%rd319, exception1911;
	cvta.global.u64 	%rd320, %rd319;
	{ // callseq 84, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd320;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 84
	{ // callseq 85, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r279;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 85
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_147:                            // %L5442
	mov.u32 	%r3013, 5;
	st.global.u32 	[%rd6], %r3013;
	mov.u64 	%rd317, exception1911;
	cvta.global.u64 	%rd318, %rd317;
	{ // callseq 82, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd318;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 82
	{ // callseq 83, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r279;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 83
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_148:                            // %L5602
	mov.u32 	%r3012, 5;
	st.global.u32 	[%rd6], %r3012;
	mov.u64 	%rd315, exception1911;
	cvta.global.u64 	%rd316, %rd315;
	{ // callseq 80, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd316;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 80
	{ // callseq 81, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r279;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 81
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_149:                            // %L5762
	mov.u32 	%r3011, 5;
	st.global.u32 	[%rd6], %r3011;
	mov.u64 	%rd313, exception1911;
	cvta.global.u64 	%rd314, %rd313;
	{ // callseq 78, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd314;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 78
	{ // callseq 79, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r279;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 79
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_150:                            // %L5922
	mov.u32 	%r3010, 5;
	st.global.u32 	[%rd6], %r3010;
	mov.u64 	%rd311, exception1911;
	cvta.global.u64 	%rd312, %rd311;
	{ // callseq 76, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd312;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 76
	{ // callseq 77, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r279;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 77
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_151:                            // %L6082
	mov.u32 	%r3009, 5;
	st.global.u32 	[%rd6], %r3009;
	mov.u64 	%rd309, exception1911;
	cvta.global.u64 	%rd310, %rd309;
	{ // callseq 74, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd310;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 74
	{ // callseq 75, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r279;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 75
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_152:                            // %L6242
	mov.u32 	%r3008, 5;
	st.global.u32 	[%rd6], %r3008;
	mov.u64 	%rd307, exception1911;
	cvta.global.u64 	%rd308, %rd307;
	{ // callseq 72, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd308;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 72
	{ // callseq 73, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r279;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 73
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_153:                            // %L6402
	mov.u32 	%r3007, 5;
	st.global.u32 	[%rd6], %r3007;
	mov.u64 	%rd305, exception1911;
	cvta.global.u64 	%rd306, %rd305;
	{ // callseq 70, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd306;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 70
	{ // callseq 71, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r279;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 71
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_154:                            // %L6562
	mov.u32 	%r3006, 5;
	st.global.u32 	[%rd6], %r3006;
	mov.u64 	%rd303, exception1911;
	cvta.global.u64 	%rd304, %rd303;
	{ // callseq 68, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd304;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 68
	{ // callseq 69, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r279;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 69
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_155:                            // %L6748
	mov.u32 	%r3005, 5;
	st.global.u32 	[%rd6], %r3005;
	mov.u64 	%rd301, exception1911;
	cvta.global.u64 	%rd302, %rd301;
	{ // callseq 66, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd302;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 66
	{ // callseq 67, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r279;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 67
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_156:                            // %L6908
	mov.u32 	%r3004, 5;
	st.global.u32 	[%rd6], %r3004;
	mov.u64 	%rd299, exception1911;
	cvta.global.u64 	%rd300, %rd299;
	{ // callseq 64, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd300;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 64
	{ // callseq 65, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r279;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 65
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_157:                            // %L7068
	mov.u32 	%r3003, 5;
	st.global.u32 	[%rd6], %r3003;
	mov.u64 	%rd297, exception1911;
	cvta.global.u64 	%rd298, %rd297;
	{ // callseq 62, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd298;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 62
	{ // callseq 63, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r279;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 63
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_158:                            // %L7228
	mov.u32 	%r3002, 5;
	st.global.u32 	[%rd6], %r3002;
	mov.u64 	%rd295, exception1911;
	cvta.global.u64 	%rd296, %rd295;
	{ // callseq 60, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd296;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 60
	{ // callseq 61, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r279;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 61
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_159:                            // %L7388
	mov.u32 	%r3001, 5;
	st.global.u32 	[%rd6], %r3001;
	mov.u64 	%rd293, exception1911;
	cvta.global.u64 	%rd294, %rd293;
	{ // callseq 58, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd294;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 58
	{ // callseq 59, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r279;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 59
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_160:                            // %L7548
	mov.u32 	%r3000, 5;
	st.global.u32 	[%rd6], %r3000;
	mov.u64 	%rd291, exception1911;
	cvta.global.u64 	%rd292, %rd291;
	{ // callseq 56, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd292;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 56
	{ // callseq 57, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r279;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 57
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_6:                              // %L169
	mov.u32 	%r3017, 2;
	st.global.u32 	[%rd6], %r3017;
	mov.u64 	%rd325, exception1911;
	cvta.global.u64 	%rd326, %rd325;
	{ // callseq 90, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd326;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 90
	{ // callseq 91, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r279;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 91
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_12:                             // %L312
	mov.u32 	%r3016, 3;
	st.global.u32 	[%rd6], %r3016;
	mov.u64 	%rd323, exception1911;
	cvta.global.u64 	%rd324, %rd323;
	{ // callseq 88, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd324;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 88
	{ // callseq 89, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r279;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 89
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_1:                              // %L8
	mov.u64 	%rd18, exception1;
	cvta.global.u64 	%rd19, %rd18;
	{ // callseq 47, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd19;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 47
	{ // callseq 48, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r279;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 48
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_144:                            // %L1158
	add.u64 	%rd17, %SP, 0;
	add.u64 	%rd5, %SPL, 0;
	st.local.v2.u32 	[%rd5], {%r289, %r1};
	st.local.v2.u32 	[%rd5+8], {%r4, %r84};
	st.local.u32 	[%rd5+16], %r85;
	mov.u64 	%rd23, __unnamed_1;
	cvta.global.u64 	%rd24, %rd23;
	{ // callseq 49, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd24;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd17;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r516, [retval0+0];
	} // callseq 49
	mov.u32 	%r518, 4;
	st.global.u32 	[%rd6], %r518;
	mov.u64 	%rd26, exception1911;
	cvta.global.u64 	%rd27, %rd26;
	{ // callseq 50, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd27;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 50
	{ // callseq 51, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r279;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 51
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
