module left_rotate(input clk,input reset,input [2:0] amount,input [7:0] data,input load,output reg [7:0] out);




    always @(posedge clk) begin
        if (reset)
            out <= 0;
        else if (load)
            out <= data;
        else begin
            out <= {out[1:0], out[2:1]};
            if (amount[0])
                out <= out[7:0];
        end
    end
endmodule