// Seed: 4080207650
module module_0 (
    output supply1 id_0,
    input  uwire   id_1
);
  wire id_3;
endmodule
module module_1 (
    input  tri0 id_0,
    output wor  id_1
    , id_5,
    output tri1 id_2,
    input  wor  id_3
);
  id_6 :
  assert property (@(1 or posedge id_6 or 1 - 1) id_6)
  else;
  module_0 modCall_1 (
      id_2,
      id_0
  );
  assign modCall_1.type_1 = 0;
endmodule
module module_2 ();
  id_1(
      .id_0(id_2), .id_1(id_3), .id_2(1)
  );
endmodule
module module_3 #(
    parameter id_13 = 32'd72,
    parameter id_14 = 32'd36
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  defparam id_13.id_14 = "";
  uwire id_15 = 1;
  assign #(id_3) id_15 = id_10;
  module_2 modCall_1 ();
endmodule
