Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Nov  4 11:44:24 2021
| Host         : 104PC11 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    43 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               7 |            3 |
| Yes          | No                    | No                     |              18 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              50 |           19 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+-------------------------------------+---------------------------------+------------------+----------------+
|         Clock Signal         |            Enable Signal            |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+------------------------------+-------------------------------------+---------------------------------+------------------+----------------+
|  slowit/slowclk/clk_out      | time_counter/four_bit_1/bit2_0      | time_counter/four_bit_1/R0      |                1 |              1 |
|  slowit/slowclk/clk_out      | game_counter/four_bit_1/state_count | game_counter/four_bit_1/p_12_in |                1 |              2 |
|  slowit/slowclk/clk_out      | slowit/slowclk/XLXI_45/CEO          |                                 |                1 |              2 |
|  slowit/my_clk_inst/clk_out1 |                                     |                                 |                2 |              4 |
|  slowit/my_clk_inst/clk_out1 | slowit/slowclk/XLXI_37/I_36_31_n_0  |                                 |                2 |              4 |
|  slowit/my_clk_inst/clk_out1 | slowit/slowclk/XLXI_38/CEO          |                                 |                2 |              4 |
|  slowit/slowclk/clk_out      | slowit/slowclk/CE0                  | game_counter/four_bit_1/p_12_in |                1 |              4 |
|  slowit/slowclk/clk_out      | slowit/slowclk/qsec3                | time_counter/four_bit_1/R0      |                2 |              4 |
|  slowit/slowclk/clk_out      |                                     |                                 |                2 |              6 |
|  slowit/slowclk/clk_out      |                                     | btnR_IBUF                       |                3 |              7 |
|  slowit/slowclk/clk_out      | slowit/slowclk/XLXI_40/TC           |                                 |                3 |              8 |
|  slowit/slowclk/clk_out      | my_baby/waiting                     | btnR_IBUF                       |                2 |              8 |
|  slowit/slowclk/clk_out      | scored_detect/edgescored            | btnR_IBUF                       |               12 |             31 |
+------------------------------+-------------------------------------+---------------------------------+------------------+----------------+


