

================================================================
== Vitis HLS Report for 'qemulator'
================================================================
* Date:           Fri Oct 20 12:01:17 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        Qemulator
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.593 ns|     1.25 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       17|       17|  0.170 us|  0.170 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%action2_read = read i9 @_ssdm_op_Read.ap_vld.i9, i9 %action2" [Qemulator/main.cpp:10]   --->   Operation 19 'read' 'action2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%action1_read = read i9 @_ssdm_op_Read.ap_vld.i9, i9 %action1" [Qemulator/main.cpp:10]   --->   Operation 20 'read' 'action1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%a1_V = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %action1_read, i32 3, i32 6"   --->   Operation 21 'partselect' 'a1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%a2_V = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %action2_read, i32 3, i32 6"   --->   Operation 22 'partselect' 'a2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i4 %a1_V"   --->   Operation 23 'zext' 'zext_ln587' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%cos_hw_addr = getelementptr i16 %cos_hw, i64 0, i64 %zext_ln587" [Qemulator/main.cpp:25]   --->   Operation 24 'getelementptr' 'cos_hw_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (2.32ns)   --->   "%u1_V = load i4 %cos_hw_addr" [Qemulator/main.cpp:25]   --->   Operation 25 'load' 'u1_V' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sin_hw_addr = getelementptr i16 %sin_hw, i64 0, i64 %zext_ln587"   --->   Operation 26 'getelementptr' 'sin_hw_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (2.32ns)   --->   "%sin_hw_load = load i4 %sin_hw_addr"   --->   Operation 27 'load' 'sin_hw_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln1540 = trunc i9 %action1_read"   --->   Operation 28 'trunc' 'trunc_ln1540' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%ret_V = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln1540, i1 0"   --->   Operation 29 'bitconcatenate' 'ret_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln587_1 = zext i4 %ret_V"   --->   Operation 30 'zext' 'zext_ln587_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%cos_hw_addr_1 = getelementptr i16 %cos_hw, i64 0, i64 %zext_ln587_1"   --->   Operation 31 'getelementptr' 'cos_hw_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (2.32ns)   --->   "%r_V = load i4 %cos_hw_addr_1"   --->   Operation 32 'load' 'r_V' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sin_hw_addr_1 = getelementptr i16 %sin_hw, i64 0, i64 %zext_ln587_1"   --->   Operation 33 'getelementptr' 'sin_hw_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (2.32ns)   --->   "%r_V_1 = load i4 %sin_hw_addr_1"   --->   Operation 34 'load' 'r_V_1' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln587_2 = zext i4 %a2_V"   --->   Operation 35 'zext' 'zext_ln587_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%cos_hw_addr_2 = getelementptr i16 %cos_hw, i64 0, i64 %zext_ln587_2" [Qemulator/main.cpp:26]   --->   Operation 36 'getelementptr' 'cos_hw_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (2.32ns)   --->   "%u2_V = load i4 %cos_hw_addr_2" [Qemulator/main.cpp:26]   --->   Operation 37 'load' 'u2_V' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%sin_hw_addr_2 = getelementptr i16 %sin_hw, i64 0, i64 %zext_ln587_2"   --->   Operation 38 'getelementptr' 'sin_hw_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (2.32ns)   --->   "%sin_hw_load_2 = load i4 %sin_hw_addr_2"   --->   Operation 39 'load' 'sin_hw_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln1540_1 = trunc i9 %action2_read"   --->   Operation 40 'trunc' 'trunc_ln1540_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%ret_V_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln1540_1, i1 0"   --->   Operation 41 'bitconcatenate' 'ret_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln587_3 = zext i4 %ret_V_1"   --->   Operation 42 'zext' 'zext_ln587_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%cos_hw_addr_3 = getelementptr i16 %cos_hw, i64 0, i64 %zext_ln587_3"   --->   Operation 43 'getelementptr' 'cos_hw_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (2.32ns)   --->   "%r_V_2 = load i4 %cos_hw_addr_3"   --->   Operation 44 'load' 'r_V_2' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%sin_hw_addr_3 = getelementptr i16 %sin_hw, i64 0, i64 %zext_ln587_3"   --->   Operation 45 'getelementptr' 'sin_hw_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (2.32ns)   --->   "%r_V_3 = load i4 %sin_hw_addr_3"   --->   Operation 46 'load' 'r_V_3' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>

State 2 <SV = 1> <Delay = 4.47>
ST_2 : Operation 47 [1/2] (2.32ns)   --->   "%u1_V = load i4 %cos_hw_addr" [Qemulator/main.cpp:25]   --->   Operation 47 'load' 'u1_V' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_2 : Operation 48 [1/2] (2.32ns)   --->   "%sin_hw_load = load i4 %sin_hw_addr"   --->   Operation 48 'load' 'sin_hw_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_2 : Operation 49 [1/2] (2.32ns)   --->   "%r_V = load i4 %cos_hw_addr_1"   --->   Operation 49 'load' 'r_V' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln1319 = sext i16 %r_V"   --->   Operation 50 'sext' 'sext_ln1319' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln1319_1 = sext i16 %sin_hw_load"   --->   Operation 51 'sext' 'sext_ln1319_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316 = mul i30 %sext_ln1319, i30 %sext_ln1319_1"   --->   Operation 52 'mul' 'mul_ln1316' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln1319_2 = sext i16 %u1_V"   --->   Operation 53 'sext' 'sext_ln1319_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_1 = mul i30 %sext_ln1319, i30 %sext_ln1319_2"   --->   Operation 54 'mul' 'mul_ln1316_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 55 [1/2] (2.32ns)   --->   "%r_V_1 = load i4 %sin_hw_addr_1"   --->   Operation 55 'load' 'r_V_1' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln1319_3 = sext i16 %r_V_1"   --->   Operation 56 'sext' 'sext_ln1319_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_2 = mul i30 %sext_ln1319_3, i30 %sext_ln1319_1"   --->   Operation 57 'mul' 'mul_ln1316_2' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 58 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_3 = mul i30 %sext_ln1319_3, i30 %sext_ln1319_2"   --->   Operation 58 'mul' 'mul_ln1316_3' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 59 [1/2] (2.32ns)   --->   "%u2_V = load i4 %cos_hw_addr_2" [Qemulator/main.cpp:26]   --->   Operation 59 'load' 'u2_V' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_2 : Operation 60 [1/2] (2.32ns)   --->   "%sin_hw_load_2 = load i4 %sin_hw_addr_2"   --->   Operation 60 'load' 'sin_hw_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_2 : Operation 61 [1/2] (2.32ns)   --->   "%r_V_2 = load i4 %cos_hw_addr_3"   --->   Operation 61 'load' 'r_V_2' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln1319_4 = sext i16 %r_V_2"   --->   Operation 62 'sext' 'sext_ln1319_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln1319_5 = sext i16 %sin_hw_load_2"   --->   Operation 63 'sext' 'sext_ln1319_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_4 = mul i30 %sext_ln1319_4, i30 %sext_ln1319_5"   --->   Operation 64 'mul' 'mul_ln1316_4' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln1319_6 = sext i16 %u2_V"   --->   Operation 65 'sext' 'sext_ln1319_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_5 = mul i30 %sext_ln1319_4, i30 %sext_ln1319_6"   --->   Operation 66 'mul' 'mul_ln1316_5' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 67 [1/2] (2.32ns)   --->   "%r_V_3 = load i4 %sin_hw_addr_3"   --->   Operation 67 'load' 'r_V_3' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln1319_7 = sext i16 %r_V_3"   --->   Operation 68 'sext' 'sext_ln1319_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_6 = mul i30 %sext_ln1319_7, i30 %sext_ln1319_5"   --->   Operation 69 'mul' 'mul_ln1316_6' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 70 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_7 = mul i30 %sext_ln1319_7, i30 %sext_ln1319_6"   --->   Operation 70 'mul' 'mul_ln1316_7' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 71 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316 = mul i30 %sext_ln1319, i30 %sext_ln1319_1"   --->   Operation 71 'mul' 'mul_ln1316' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 72 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_1 = mul i30 %sext_ln1319, i30 %sext_ln1319_2"   --->   Operation 72 'mul' 'mul_ln1316_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 73 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_2 = mul i30 %sext_ln1319_3, i30 %sext_ln1319_1"   --->   Operation 73 'mul' 'mul_ln1316_2' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 74 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_3 = mul i30 %sext_ln1319_3, i30 %sext_ln1319_2"   --->   Operation 74 'mul' 'mul_ln1316_3' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 75 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_4 = mul i30 %sext_ln1319_4, i30 %sext_ln1319_5"   --->   Operation 75 'mul' 'mul_ln1316_4' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 76 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_5 = mul i30 %sext_ln1319_4, i30 %sext_ln1319_6"   --->   Operation 76 'mul' 'mul_ln1316_5' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 77 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_6 = mul i30 %sext_ln1319_7, i30 %sext_ln1319_5"   --->   Operation 77 'mul' 'mul_ln1316_6' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 78 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_7 = mul i30 %sext_ln1319_7, i30 %sext_ln1319_6"   --->   Operation 78 'mul' 'mul_ln1316_7' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 79 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316 = mul i30 %sext_ln1319, i30 %sext_ln1319_1"   --->   Operation 79 'mul' 'mul_ln1316' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 80 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_1 = mul i30 %sext_ln1319, i30 %sext_ln1319_2"   --->   Operation 80 'mul' 'mul_ln1316_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 81 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_2 = mul i30 %sext_ln1319_3, i30 %sext_ln1319_1"   --->   Operation 81 'mul' 'mul_ln1316_2' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 82 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_3 = mul i30 %sext_ln1319_3, i30 %sext_ln1319_2"   --->   Operation 82 'mul' 'mul_ln1316_3' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 83 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_4 = mul i30 %sext_ln1319_4, i30 %sext_ln1319_5"   --->   Operation 83 'mul' 'mul_ln1316_4' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 84 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_5 = mul i30 %sext_ln1319_4, i30 %sext_ln1319_6"   --->   Operation 84 'mul' 'mul_ln1316_5' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 85 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_6 = mul i30 %sext_ln1319_7, i30 %sext_ln1319_5"   --->   Operation 85 'mul' 'mul_ln1316_6' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 86 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_7 = mul i30 %sext_ln1319_7, i30 %sext_ln1319_6"   --->   Operation 86 'mul' 'mul_ln1316_7' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 4.22>
ST_5 : Operation 87 [1/1] (2.07ns)   --->   "%u1_V_6 = sub i16 0, i16 %sin_hw_load"   --->   Operation 87 'sub' 'u1_V_6' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316 = mul i30 %sext_ln1319, i30 %sext_ln1319_1"   --->   Operation 88 'mul' 'mul_ln1316' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%u1_V_7 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1316, i32 14, i32 29"   --->   Operation 89 'partselect' 'u1_V_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_1 = mul i30 %sext_ln1319, i30 %sext_ln1319_2"   --->   Operation 90 'mul' 'mul_ln1316_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%u1_V_8 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1316_1, i32 14, i32 29"   --->   Operation 91 'partselect' 'u1_V_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_2 = mul i30 %sext_ln1319_3, i30 %sext_ln1319_1"   --->   Operation 92 'mul' 'mul_ln1316_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%u1_V_9 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1316_2, i32 14, i32 29"   --->   Operation 93 'partselect' 'u1_V_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_3 = mul i30 %sext_ln1319_3, i30 %sext_ln1319_2"   --->   Operation 94 'mul' 'mul_ln1316_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%u1_V_10 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1316_3, i32 14, i32 29"   --->   Operation 95 'partselect' 'u1_V_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (2.07ns)   --->   "%u2_V_1 = sub i16 0, i16 %sin_hw_load_2"   --->   Operation 96 'sub' 'u2_V_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_4 = mul i30 %sext_ln1319_4, i30 %sext_ln1319_5"   --->   Operation 97 'mul' 'mul_ln1316_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%u2_V_2 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1316_4, i32 14, i32 29"   --->   Operation 98 'partselect' 'u2_V_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_5 = mul i30 %sext_ln1319_4, i30 %sext_ln1319_6"   --->   Operation 99 'mul' 'mul_ln1316_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%u2_V_3 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1316_5, i32 14, i32 29"   --->   Operation 100 'partselect' 'u2_V_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_6 = mul i30 %sext_ln1319_7, i30 %sext_ln1319_5"   --->   Operation 101 'mul' 'mul_ln1316_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%u2_V_4 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1316_6, i32 14, i32 29"   --->   Operation 102 'partselect' 'u2_V_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_7 = mul i30 %sext_ln1319_7, i30 %sext_ln1319_6"   --->   Operation 103 'mul' 'mul_ln1316_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%u2_V_5 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1316_7, i32 14, i32 29"   --->   Operation 104 'partselect' 'u2_V_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln1319_8 = sext i16 %u2_V_2"   --->   Operation 105 'sext' 'sext_ln1319_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_8 = mul i30 %sext_ln1319_8, i30 %sext_ln1319_2"   --->   Operation 106 'mul' 'mul_ln1316_8' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln1319_9 = sext i16 %u2_V_4"   --->   Operation 107 'sext' 'sext_ln1319_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_9 = mul i30 %sext_ln1319_9, i30 %sext_ln1319_2"   --->   Operation 108 'mul' 'mul_ln1316_9' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln1319_10 = sext i16 %u2_V_3"   --->   Operation 109 'sext' 'sext_ln1319_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln1319_11 = sext i16 %u1_V_6"   --->   Operation 110 'sext' 'sext_ln1319_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_10 = mul i30 %sext_ln1319_10, i30 %sext_ln1319_11"   --->   Operation 111 'mul' 'mul_ln1316_10' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln1319_12 = sext i16 %u2_V_5"   --->   Operation 112 'sext' 'sext_ln1319_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_11 = mul i30 %sext_ln1319_12, i30 %sext_ln1319_11"   --->   Operation 113 'mul' 'mul_ln1316_11' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln1319_13 = sext i16 %u1_V_7"   --->   Operation 114 'sext' 'sext_ln1319_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_12 = mul i30 %sext_ln1319_13, i30 %sext_ln1319_6"   --->   Operation 115 'mul' 'mul_ln1316_12' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln1319_14 = sext i16 %u1_V_9"   --->   Operation 116 'sext' 'sext_ln1319_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_13 = mul i30 %sext_ln1319_14, i30 %sext_ln1319_6"   --->   Operation 117 'mul' 'mul_ln1316_13' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln1319_15 = sext i16 %u2_V_1"   --->   Operation 118 'sext' 'sext_ln1319_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln1319_16 = sext i16 %u1_V_8"   --->   Operation 119 'sext' 'sext_ln1319_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_14 = mul i30 %sext_ln1319_15, i30 %sext_ln1319_16"   --->   Operation 120 'mul' 'mul_ln1316_14' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln1319_17 = sext i16 %u1_V_10"   --->   Operation 121 'sext' 'sext_ln1319_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_15 = mul i30 %sext_ln1319_17, i30 %sext_ln1319_15"   --->   Operation 122 'mul' 'mul_ln1316_15' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 2.15>
ST_6 : Operation 123 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_8 = mul i30 %sext_ln1319_8, i30 %sext_ln1319_2"   --->   Operation 123 'mul' 'mul_ln1316_8' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 124 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_9 = mul i30 %sext_ln1319_9, i30 %sext_ln1319_2"   --->   Operation 124 'mul' 'mul_ln1316_9' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 125 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_10 = mul i30 %sext_ln1319_10, i30 %sext_ln1319_11"   --->   Operation 125 'mul' 'mul_ln1316_10' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 126 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_11 = mul i30 %sext_ln1319_12, i30 %sext_ln1319_11"   --->   Operation 126 'mul' 'mul_ln1316_11' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 127 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_12 = mul i30 %sext_ln1319_13, i30 %sext_ln1319_6"   --->   Operation 127 'mul' 'mul_ln1316_12' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 128 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_13 = mul i30 %sext_ln1319_14, i30 %sext_ln1319_6"   --->   Operation 128 'mul' 'mul_ln1316_13' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 129 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_14 = mul i30 %sext_ln1319_15, i30 %sext_ln1319_16"   --->   Operation 129 'mul' 'mul_ln1316_14' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 130 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_15 = mul i30 %sext_ln1319_17, i30 %sext_ln1319_15"   --->   Operation 130 'mul' 'mul_ln1316_15' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 2.15>
ST_7 : Operation 131 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_8 = mul i30 %sext_ln1319_8, i30 %sext_ln1319_2"   --->   Operation 131 'mul' 'mul_ln1316_8' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 132 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_9 = mul i30 %sext_ln1319_9, i30 %sext_ln1319_2"   --->   Operation 132 'mul' 'mul_ln1316_9' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 133 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_10 = mul i30 %sext_ln1319_10, i30 %sext_ln1319_11"   --->   Operation 133 'mul' 'mul_ln1316_10' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 134 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_11 = mul i30 %sext_ln1319_12, i30 %sext_ln1319_11"   --->   Operation 134 'mul' 'mul_ln1316_11' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 135 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_12 = mul i30 %sext_ln1319_13, i30 %sext_ln1319_6"   --->   Operation 135 'mul' 'mul_ln1316_12' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 136 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_13 = mul i30 %sext_ln1319_14, i30 %sext_ln1319_6"   --->   Operation 136 'mul' 'mul_ln1316_13' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 137 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_14 = mul i30 %sext_ln1319_15, i30 %sext_ln1319_16"   --->   Operation 137 'mul' 'mul_ln1316_14' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 138 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_15 = mul i30 %sext_ln1319_17, i30 %sext_ln1319_15"   --->   Operation 138 'mul' 'mul_ln1316_15' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 3.30>
ST_8 : Operation 139 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_8 = mul i30 %sext_ln1319_8, i30 %sext_ln1319_2"   --->   Operation 139 'mul' 'mul_ln1316_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%st_gate_V = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1316_8, i32 14, i32 29"   --->   Operation 140 'partselect' 'st_gate_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 141 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_9 = mul i30 %sext_ln1319_9, i30 %sext_ln1319_2"   --->   Operation 141 'mul' 'mul_ln1316_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%st_gate_V_8 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1316_9, i32 14, i32 29"   --->   Operation 142 'partselect' 'st_gate_V_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 143 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_10 = mul i30 %sext_ln1319_10, i30 %sext_ln1319_11"   --->   Operation 143 'mul' 'mul_ln1316_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%st_gate_V_9 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1316_10, i32 14, i32 29"   --->   Operation 144 'partselect' 'st_gate_V_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 145 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_11 = mul i30 %sext_ln1319_12, i30 %sext_ln1319_11"   --->   Operation 145 'mul' 'mul_ln1316_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%st_gate_V_10 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1316_11, i32 14, i32 29"   --->   Operation 146 'partselect' 'st_gate_V_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 147 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_12 = mul i30 %sext_ln1319_13, i30 %sext_ln1319_6"   --->   Operation 147 'mul' 'mul_ln1316_12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "%st_gate_V_11 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1316_12, i32 14, i32 29"   --->   Operation 148 'partselect' 'st_gate_V_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 149 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_13 = mul i30 %sext_ln1319_14, i30 %sext_ln1319_6"   --->   Operation 149 'mul' 'mul_ln1316_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%st_gate_V_12 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1316_13, i32 14, i32 29"   --->   Operation 150 'partselect' 'st_gate_V_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 151 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_14 = mul i30 %sext_ln1319_15, i30 %sext_ln1319_16"   --->   Operation 151 'mul' 'mul_ln1316_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%st_gate_V_13 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1316_14, i32 14, i32 29"   --->   Operation 152 'partselect' 'st_gate_V_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 153 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_15 = mul i30 %sext_ln1319_17, i30 %sext_ln1319_15"   --->   Operation 153 'mul' 'mul_ln1316_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "%st_gate_V_14 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1316_15, i32 14, i32 29"   --->   Operation 154 'partselect' 'st_gate_V_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln859 = sext i16 %st_gate_V"   --->   Operation 155 'sext' 'sext_ln859' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln859_1 = sext i16 %st_gate_V_10"   --->   Operation 156 'sext' 'sext_ln859_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 157 [1/1] (2.25ns) (grouped into DSP with root node mul_ln1316_16)   --->   "%ret_V_2 = add i17 %sext_ln859_1, i17 %sext_ln859"   --->   Operation 157 'add' 'ret_V_2' <Predicate = true> <Delay = 2.25> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 158 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1316_16)   --->   "%sext_ln1316 = sext i17 %ret_V_2"   --->   Operation 158 'sext' 'sext_ln1316' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 159 [4/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln1316_16 = mul i30 %sext_ln1316, i30 11585"   --->   Operation 159 'mul' 'mul_ln1316_16' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln859_2 = sext i16 %st_gate_V_8"   --->   Operation 160 'sext' 'sext_ln859_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln859_3 = sext i16 %st_gate_V_9"   --->   Operation 161 'sext' 'sext_ln859_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 162 [1/1] (2.25ns) (grouped into DSP with root node mul_ln1316_17)   --->   "%ret_V_3 = sub i17 %sext_ln859_2, i17 %sext_ln859_3"   --->   Operation 162 'sub' 'ret_V_3' <Predicate = true> <Delay = 2.25> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 163 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1316_17)   --->   "%sext_ln1316_1 = sext i17 %ret_V_3"   --->   Operation 163 'sext' 'sext_ln1316_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 164 [4/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln1316_17 = mul i30 %sext_ln1316_1, i30 11585"   --->   Operation 164 'mul' 'mul_ln1316_17' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln859_4 = sext i16 %st_gate_V_11"   --->   Operation 165 'sext' 'sext_ln859_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln859_5 = sext i16 %st_gate_V_14"   --->   Operation 166 'sext' 'sext_ln859_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 167 [1/1] (2.25ns) (grouped into DSP with root node mul_ln1316_18)   --->   "%ret_V_4 = add i17 %sext_ln859_5, i17 %sext_ln859_4"   --->   Operation 167 'add' 'ret_V_4' <Predicate = true> <Delay = 2.25> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 168 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1316_18)   --->   "%sext_ln1316_2 = sext i17 %ret_V_4"   --->   Operation 168 'sext' 'sext_ln1316_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 169 [4/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln1316_18 = mul i30 %sext_ln1316_2, i30 11585"   --->   Operation 169 'mul' 'mul_ln1316_18' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln859_6 = sext i16 %st_gate_V_12"   --->   Operation 170 'sext' 'sext_ln859_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln859_7 = sext i16 %st_gate_V_13"   --->   Operation 171 'sext' 'sext_ln859_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 172 [1/1] (2.25ns) (grouped into DSP with root node mul_ln1316_19)   --->   "%ret_V_5 = sub i17 %sext_ln859_6, i17 %sext_ln859_7"   --->   Operation 172 'sub' 'ret_V_5' <Predicate = true> <Delay = 2.25> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 173 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1316_19)   --->   "%sext_ln1316_3 = sext i17 %ret_V_5"   --->   Operation 173 'sext' 'sext_ln1316_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 174 [4/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln1316_19 = mul i30 %sext_ln1316_3, i30 11585"   --->   Operation 174 'mul' 'mul_ln1316_19' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 1.05>
ST_9 : Operation 175 [3/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln1316_16 = mul i30 %sext_ln1316, i30 11585"   --->   Operation 175 'mul' 'mul_ln1316_16' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 176 [3/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln1316_17 = mul i30 %sext_ln1316_1, i30 11585"   --->   Operation 176 'mul' 'mul_ln1316_17' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 177 [3/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln1316_18 = mul i30 %sext_ln1316_2, i30 11585"   --->   Operation 177 'mul' 'mul_ln1316_18' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 178 [3/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln1316_19 = mul i30 %sext_ln1316_3, i30 11585"   --->   Operation 178 'mul' 'mul_ln1316_19' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 1.05>
ST_10 : Operation 179 [2/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln1316_16 = mul i30 %sext_ln1316, i30 11585"   --->   Operation 179 'mul' 'mul_ln1316_16' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 180 [2/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln1316_17 = mul i30 %sext_ln1316_1, i30 11585"   --->   Operation 180 'mul' 'mul_ln1316_17' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 181 [2/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln1316_18 = mul i30 %sext_ln1316_2, i30 11585"   --->   Operation 181 'mul' 'mul_ln1316_18' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 182 [2/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln1316_19 = mul i30 %sext_ln1316_3, i30 11585"   --->   Operation 182 'mul' 'mul_ln1316_19' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 3.30>
ST_11 : Operation 183 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_16 = mul i30 %sext_ln1316, i30 11585"   --->   Operation 183 'mul' 'mul_ln1316_16' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 184 [1/1] (0.00ns)   --->   "%quantum_state_V = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1316_16, i32 14, i32 29"   --->   Operation 184 'partselect' 'quantum_state_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 185 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_17 = mul i30 %sext_ln1316_1, i30 11585"   --->   Operation 185 'mul' 'mul_ln1316_17' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 186 [1/1] (0.00ns)   --->   "%quantum_state_V_1 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1316_17, i32 14, i32 29"   --->   Operation 186 'partselect' 'quantum_state_V_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 187 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_18 = mul i30 %sext_ln1316_2, i30 11585"   --->   Operation 187 'mul' 'mul_ln1316_18' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 188 [1/1] (0.00ns)   --->   "%quantum_state_V_2 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1316_18, i32 14, i32 29"   --->   Operation 188 'partselect' 'quantum_state_V_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 189 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_19 = mul i30 %sext_ln1316_3, i30 11585"   --->   Operation 189 'mul' 'mul_ln1316_19' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 190 [1/1] (0.00ns)   --->   "%quantum_state_V_3 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1316_19, i32 14, i32 29"   --->   Operation 190 'partselect' 'quantum_state_V_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln1393 = sext i16 %quantum_state_V"   --->   Operation 191 'sext' 'sext_ln1393' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln1393_1 = sext i16 %quantum_state_V_3"   --->   Operation 192 'sext' 'sext_ln1393_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 193 [1/1] (2.25ns) (grouped into DSP with root node mul_ln1316_20)   --->   "%ret_V_6 = add i17 %sext_ln1393, i17 %sext_ln1393_1"   --->   Operation 193 'add' 'ret_V_6' <Predicate = true> <Delay = 2.25> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 194 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1316_20)   --->   "%sext_ln1316_4 = sext i17 %ret_V_6"   --->   Operation 194 'sext' 'sext_ln1316_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 195 [4/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln1316_20 = mul i30 %sext_ln1316_4, i30 11585"   --->   Operation 195 'mul' 'mul_ln1316_20' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln1394 = sext i16 %quantum_state_V_1"   --->   Operation 196 'sext' 'sext_ln1394' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln1394_1 = sext i16 %quantum_state_V_2"   --->   Operation 197 'sext' 'sext_ln1394_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 198 [1/1] (2.25ns) (grouped into DSP with root node mul_ln1316_21)   --->   "%ret_V_7 = sub i17 %sext_ln1394, i17 %sext_ln1394_1"   --->   Operation 198 'sub' 'ret_V_7' <Predicate = true> <Delay = 2.25> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 199 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1316_21)   --->   "%sext_ln1316_5 = sext i17 %ret_V_7"   --->   Operation 199 'sext' 'sext_ln1316_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 200 [4/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln1316_21 = mul i30 %sext_ln1316_5, i30 11585"   --->   Operation 200 'mul' 'mul_ln1316_21' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 201 [1/1] (2.25ns) (grouped into DSP with root node mul_ln1316_22)   --->   "%ret_V_8 = add i17 %sext_ln1394, i17 %sext_ln1394_1"   --->   Operation 201 'add' 'ret_V_8' <Predicate = true> <Delay = 2.25> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 202 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1316_22)   --->   "%sext_ln1316_6 = sext i17 %ret_V_8"   --->   Operation 202 'sext' 'sext_ln1316_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 203 [4/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln1316_22 = mul i30 %sext_ln1316_6, i30 11585"   --->   Operation 203 'mul' 'mul_ln1316_22' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 204 [1/1] (2.25ns) (grouped into DSP with root node mul_ln1316_23)   --->   "%ret_V_9 = sub i17 %sext_ln1393_1, i17 %sext_ln1393"   --->   Operation 204 'sub' 'ret_V_9' <Predicate = true> <Delay = 2.25> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 205 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1316_23)   --->   "%sext_ln1316_7 = sext i17 %ret_V_9"   --->   Operation 205 'sext' 'sext_ln1316_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 206 [4/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln1316_23 = mul i30 %sext_ln1316_7, i30 11585"   --->   Operation 206 'mul' 'mul_ln1316_23' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 1.05>
ST_12 : Operation 207 [3/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln1316_20 = mul i30 %sext_ln1316_4, i30 11585"   --->   Operation 207 'mul' 'mul_ln1316_20' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 208 [3/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln1316_21 = mul i30 %sext_ln1316_5, i30 11585"   --->   Operation 208 'mul' 'mul_ln1316_21' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 209 [3/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln1316_22 = mul i30 %sext_ln1316_6, i30 11585"   --->   Operation 209 'mul' 'mul_ln1316_22' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 210 [3/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln1316_23 = mul i30 %sext_ln1316_7, i30 11585"   --->   Operation 210 'mul' 'mul_ln1316_23' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 1.05>
ST_13 : Operation 211 [2/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln1316_20 = mul i30 %sext_ln1316_4, i30 11585"   --->   Operation 211 'mul' 'mul_ln1316_20' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 212 [2/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln1316_21 = mul i30 %sext_ln1316_5, i30 11585"   --->   Operation 212 'mul' 'mul_ln1316_21' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 213 [2/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln1316_22 = mul i30 %sext_ln1316_6, i30 11585"   --->   Operation 213 'mul' 'mul_ln1316_22' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 214 [2/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln1316_23 = mul i30 %sext_ln1316_7, i30 11585"   --->   Operation 214 'mul' 'mul_ln1316_23' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 2.15>
ST_14 : Operation 215 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_20 = mul i30 %sext_ln1316_4, i30 11585"   --->   Operation 215 'mul' 'mul_ln1316_20' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 216 [1/1] (0.00ns)   --->   "%output_state_V = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1316_20, i32 14, i32 29"   --->   Operation 216 'partselect' 'output_state_V' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 217 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_21 = mul i30 %sext_ln1316_5, i30 11585"   --->   Operation 217 'mul' 'mul_ln1316_21' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 218 [1/1] (0.00ns)   --->   "%output_state_V_4 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1316_21, i32 14, i32 29"   --->   Operation 218 'partselect' 'output_state_V_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 219 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_22 = mul i30 %sext_ln1316_6, i30 11585"   --->   Operation 219 'mul' 'mul_ln1316_22' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 220 [1/1] (0.00ns)   --->   "%output_state_V_5 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1316_22, i32 14, i32 29"   --->   Operation 220 'partselect' 'output_state_V_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 221 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_23 = mul i30 %sext_ln1316_7, i30 11585"   --->   Operation 221 'mul' 'mul_ln1316_23' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 222 [1/1] (0.00ns)   --->   "%output_state_V_6 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1316_23, i32 14, i32 29"   --->   Operation 222 'partselect' 'output_state_V_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln1319_18 = sext i16 %output_state_V"   --->   Operation 223 'sext' 'sext_ln1319_18' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 224 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln859 = mul i30 %sext_ln1319_18, i30 %sext_ln1319_18"   --->   Operation 224 'mul' 'mul_ln859' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln1319_20 = sext i16 %output_state_V_5"   --->   Operation 225 'sext' 'sext_ln1319_20' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 226 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln859_1 = mul i30 %sext_ln1319_20, i30 %sext_ln1319_20"   --->   Operation 226 'mul' 'mul_ln859_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 2.15>
ST_15 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln1319_19 = sext i16 %output_state_V_4"   --->   Operation 227 'sext' 'sext_ln1319_19' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 228 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln859 = mul i30 %sext_ln1319_18, i30 %sext_ln1319_18"   --->   Operation 228 'mul' 'mul_ln859' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 229 [3/3] (1.05ns) (grouped into DSP with root node ret_V_10)   --->   "%mul_ln1393 = mul i30 %sext_ln1319_19, i30 %sext_ln1319_19"   --->   Operation 229 'mul' 'mul_ln1393' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln1319_21 = sext i16 %output_state_V_6"   --->   Operation 230 'sext' 'sext_ln1319_21' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 231 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln859_1 = mul i30 %sext_ln1319_20, i30 %sext_ln1319_20"   --->   Operation 231 'mul' 'mul_ln859_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 232 [3/3] (1.05ns) (grouped into DSP with root node ret_V_11)   --->   "%mul_ln1393_1 = mul i30 %sext_ln1319_21, i30 %sext_ln1319_21"   --->   Operation 232 'mul' 'mul_ln1393_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 2.15>
ST_16 : Operation 233 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln859 = mul i30 %sext_ln1319_18, i30 %sext_ln1319_18"   --->   Operation 233 'mul' 'mul_ln859' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 234 [2/3] (1.05ns) (grouped into DSP with root node ret_V_10)   --->   "%mul_ln1393 = mul i30 %sext_ln1319_19, i30 %sext_ln1319_19"   --->   Operation 234 'mul' 'mul_ln1393' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 235 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln859_1 = mul i30 %sext_ln1319_20, i30 %sext_ln1319_20"   --->   Operation 235 'mul' 'mul_ln859_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 236 [2/3] (1.05ns) (grouped into DSP with root node ret_V_11)   --->   "%mul_ln1393_1 = mul i30 %sext_ln1319_21, i30 %sext_ln1319_21"   --->   Operation 236 'mul' 'mul_ln1393_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 16> <Delay = 2.10>
ST_17 : Operation 237 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln859 = mul i30 %sext_ln1319_18, i30 %sext_ln1319_18"   --->   Operation 237 'mul' 'mul_ln859' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 238 [1/3] (0.00ns) (grouped into DSP with root node ret_V_10)   --->   "%mul_ln1393 = mul i30 %sext_ln1319_19, i30 %sext_ln1319_19"   --->   Operation 238 'mul' 'mul_ln1393' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 239 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_10 = add i30 %mul_ln859, i30 %mul_ln1393"   --->   Operation 239 'add' 'ret_V_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 240 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln859_1 = mul i30 %sext_ln1319_20, i30 %sext_ln1319_20"   --->   Operation 240 'mul' 'mul_ln859_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 241 [1/3] (0.00ns) (grouped into DSP with root node ret_V_11)   --->   "%mul_ln1393_1 = mul i30 %sext_ln1319_21, i30 %sext_ln1319_21"   --->   Operation 241 'mul' 'mul_ln1393_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 242 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_11 = add i30 %mul_ln859_1, i30 %mul_ln1393_1"   --->   Operation 242 'add' 'ret_V_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 17> <Delay = 4.59>
ST_18 : Operation 243 [1/1] (0.00ns)   --->   "%spectopmodule_ln10 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [Qemulator/main.cpp:10]   --->   Operation 243 'spectopmodule' 'spectopmodule_ln10' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 244 [1/1] (0.00ns)   --->   "%specinterface_ln10 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0" [Qemulator/main.cpp:10]   --->   Operation 244 'specinterface' 'specinterface_ln10' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 245 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i9 %action1"   --->   Operation 245 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 246 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %action1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 246 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 247 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i9 %action2"   --->   Operation 247 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 248 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %action2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 248 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 249 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %reward1"   --->   Operation 249 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 250 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %reward1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 250 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 251 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %reward2"   --->   Operation 251 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 252 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %reward2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 252 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 253 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_10 = add i30 %mul_ln859, i30 %mul_ln1393"   --->   Operation 253 'add' 'ret_V_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 254 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_11 = add i30 %mul_ln859_1, i30 %mul_ln1393_1"   --->   Operation 254 'add' 'ret_V_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %ret_V_11, i32 14, i32 29"   --->   Operation 255 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 256 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i16.i14, i16 %tmp_2, i14 0"   --->   Operation 256 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 257 [1/1] (0.00ns)   --->   "%shl_ln1319_1 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %tmp_2, i12 0"   --->   Operation 257 'bitconcatenate' 'shl_ln1319_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln1319_22 = sext i28 %shl_ln1319_1"   --->   Operation 258 'sext' 'sext_ln1319_22' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 259 [1/1] (2.49ns)   --->   "%r_V_14 = add i30 %shl_ln, i30 %sext_ln1319_22"   --->   Operation 259 'add' 'r_V_14' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 260 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %r_V_14, i32 14, i32 29"   --->   Operation 260 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 261 [1/1] (0.00ns)   --->   "%write_ln75 = write void @_ssdm_op_Write.ap_vld.i16P0A, i16 %reward1, i16 %trunc_ln" [Qemulator/main.cpp:75]   --->   Operation 261 'write' 'write_ln75' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %ret_V_10, i32 14, i32 29"   --->   Operation 262 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 263 [1/1] (0.00ns)   --->   "%shl_ln1319_2 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i16.i14, i16 %tmp_4, i14 0"   --->   Operation 263 'bitconcatenate' 'shl_ln1319_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 264 [1/1] (0.00ns)   --->   "%shl_ln1319_3 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %tmp_4, i12 0"   --->   Operation 264 'bitconcatenate' 'shl_ln1319_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 265 [1/1] (0.00ns)   --->   "%sext_ln1319_23 = sext i28 %shl_ln1319_3"   --->   Operation 265 'sext' 'sext_ln1319_23' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 266 [1/1] (2.49ns)   --->   "%r_V_15 = add i30 %shl_ln1319_2, i30 %sext_ln1319_23"   --->   Operation 266 'add' 'r_V_15' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 267 [1/1] (0.00ns)   --->   "%trunc_ln864_1 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %r_V_15, i32 14, i32 29"   --->   Operation 267 'partselect' 'trunc_ln864_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 268 [1/1] (0.00ns)   --->   "%write_ln76 = write void @_ssdm_op_Write.ap_vld.i16P0A, i16 %reward2, i16 %trunc_ln864_1" [Qemulator/main.cpp:76]   --->   Operation 268 'write' 'write_ln76' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 269 [1/1] (0.00ns)   --->   "%ret_ln78 = ret" [Qemulator/main.cpp:78]   --->   Operation 269 'ret' 'ret_ln78' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	wire read operation ('action1_read', Qemulator/main.cpp:10) on port 'action1' (Qemulator/main.cpp:10) [18]  (0 ns)
	'getelementptr' operation ('cos_hw_addr', Qemulator/main.cpp:25) [22]  (0 ns)
	'load' operation ('u1.V', Qemulator/main.cpp:25) on array 'cos_hw' [23]  (2.32 ns)

 <State 2>: 4.47ns
The critical path consists of the following:
	'load' operation ('sin_hw_load') on array 'sin_hw' [25]  (2.32 ns)
	'mul' operation of DSP[34] ('mul_ln1316') [34]  (2.15 ns)

 <State 3>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[34] ('mul_ln1316') [34]  (2.15 ns)

 <State 4>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[34] ('mul_ln1316') [34]  (2.15 ns)

 <State 5>: 4.23ns
The critical path consists of the following:
	'sub' operation ('u1.V') [26]  (2.08 ns)
	'mul' operation of DSP[79] ('mul_ln1316_10') [79]  (2.15 ns)

 <State 6>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[72] ('mul_ln1316_8') [72]  (2.15 ns)

 <State 7>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[72] ('mul_ln1316_8') [72]  (2.15 ns)

 <State 8>: 3.3ns
The critical path consists of the following:
	'mul' operation of DSP[72] ('mul_ln1316_8') [72]  (0 ns)
	'add' operation of DSP[101] ('ret.V') [99]  (2.25 ns)
	'mul' operation of DSP[101] ('mul_ln1316_16') [101]  (1.05 ns)

 <State 9>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[101] ('mul_ln1316_16') [101]  (1.05 ns)

 <State 10>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[101] ('mul_ln1316_16') [101]  (1.05 ns)

 <State 11>: 3.3ns
The critical path consists of the following:
	'mul' operation of DSP[101] ('mul_ln1316_16') [101]  (0 ns)
	'add' operation of DSP[125] ('ret.V') [123]  (2.25 ns)
	'mul' operation of DSP[125] ('mul_ln1316_20') [125]  (1.05 ns)

 <State 12>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[125] ('mul_ln1316_20') [125]  (1.05 ns)

 <State 13>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[125] ('mul_ln1316_20') [125]  (1.05 ns)

 <State 14>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[125] ('mul_ln1316_20') [125]  (0 ns)
	'mul' operation of DSP[143] ('mul_ln859') [143]  (2.15 ns)

 <State 15>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[143] ('mul_ln859') [143]  (2.15 ns)

 <State 16>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[143] ('mul_ln859') [143]  (2.15 ns)

 <State 17>: 2.1ns
The critical path consists of the following:
	'mul' operation of DSP[143] ('mul_ln859') [143]  (0 ns)
	'add' operation of DSP[145] ('ret.V') [145]  (2.1 ns)

 <State 18>: 4.59ns
The critical path consists of the following:
	'add' operation of DSP[150] ('ret.V') [150]  (2.1 ns)
	'add' operation ('r.V') [155]  (2.49 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
