addred.v,verilog,xil_defaultlib,src/ntt_intt_common/addred.v,incdir="../../include"
axi_axi2bram.v,verilog,xil_defaultlib,src/axi/axi_axi2bram.v,incdir="../../include"
axi_axis2bram.v,verilog,xil_defaultlib,src/axi/axi_axis2bram.v,incdir="../../include"
axi_bram2axi.v,verilog,xil_defaultlib,src/axi/axi_bram2axi.v,incdir="../../include"
axi_bram2axis.v,verilog,xil_defaultlib,src/axi/axi_bram2axis.v,incdir="../../include"
axi_data_rd_top.v,verilog,xil_defaultlib,src/axi/axi_data_rd_top.v,incdir="../../include"
axi_data_wr_top.v,verilog,xil_defaultlib,src/axi/axi_data_wr_top.v,incdir="../../include"
barrett.v,verilog,xil_defaultlib,src/ntt_intt_common/barrett.v,incdir="../../include"
control.v,verilog,xil_defaultlib,src/control.v,incdir="../../include"
cross_aggressive_seq.v,verilog,xil_defaultlib,src/monox/cross_aggressive_seq.v,incdir="../../include"
ct_butterfly.v,verilog,xil_defaultlib,src/ntt/ct_butterfly.v,incdir="../../include"
data_trimmer.v,verilog,xil_defaultlib,src/axi/data_trimmer.v,incdir="../../include"
double_pp_buffer.v,verilog,xil_defaultlib,src/preprocess/double_pp_buffer.v,incdir="../../include"
gs_butterfly.v,verilog,xil_defaultlib,src/intt/gs_butterfly.v,incdir="../../include"
halfred.v,verilog,xil_defaultlib,src/intt/halfred.v,incdir="../../include"
intt_core.v,verilog,xil_defaultlib,src/intt/intt_core.v,incdir="../../include"
intt_cu.v,verilog,xil_defaultlib,src/intt/intt_cu.v,incdir="../../include"
ksk_buffer.v,verilog,xil_defaultlib,src/axi/ksk_buffer.v,incdir="../../include"
modadd.v,verilog,xil_defaultlib,src/common/modadd.v,incdir="../../include"
modmul.v,verilog,xil_defaultlib,src/common/modmul.v,incdir="../../include"
modsub.v,verilog,xil_defaultlib,src/common/modsub.v,incdir="../../include"
modsubred.v,verilog,xil_defaultlib,src/common/modsubred.v,incdir="../../include"
monox_aggressive_seq.v,verilog,xil_defaultlib,src/monox/monox_aggressive_seq.v,incdir="../../include"
mulred.v,verilog,xil_defaultlib,src/ntt_intt_common/mulred.v,incdir="../../include"
mult.v,verilog,xil_defaultlib,src/ntt_intt_common/mult.v,incdir="../../include"
mux_monox_seq.v,verilog,xil_defaultlib,src/sys_integration/mux_monox_seq.v,incdir="../../include"
mux_seq.v,verilog,xil_defaultlib,src/mux/mux_seq.v,incdir="../../include"
mvp_top.v,verilog,xil_defaultlib,src/mvp_top.v,incdir="../../include"
ntt_core.v,verilog,xil_defaultlib,src/ntt/ntt_core.v,incdir="../../include"
ntt_cu.v,verilog,xil_defaultlib,src/ntt/ntt_cu.v,incdir="../../include"
ntt_pe_swap.v,verilog,xil_defaultlib,src/ntt_intt_common/ntt_pe_swap.v,incdir="../../include"
poly_interface.v,verilog,xil_defaultlib,src/preprocess/poly_interface.v,incdir="../../include"
poly_ram.v,verilog,xil_defaultlib,src/preprocess/poly_ram.v,incdir="../../include"
polyvec_ram.v,verilog,xil_defaultlib,src/preprocess/polyvec_ram.v,incdir="../../include"
pre_input_transposer.v,verilog,xil_defaultlib,src/axi/pre_input_transposer.v,incdir="../../include"
preprocess_core.v,verilog,xil_defaultlib,src/preprocess/preprocess_core.v,incdir="../../include"
preprocess_top.v,verilog,xil_defaultlib,src/preprocess/preprocess_top.v,incdir="../../include"
shuffle_seq.v,verilog,xil_defaultlib,src/monox/shuffle_seq.v,incdir="../../include"
simple_dual_ram.v,verilog,xil_defaultlib,src/preprocess/simple_dual_ram.v,incdir="../../include"
single_port_rom.v,verilog,xil_defaultlib,src/ntt_intt_common/single_port_rom.v,incdir="../../include"
sp_uram.v,verilog,xil_defaultlib,src/reducebuffer/sp_uram.v,incdir="../../include"
subred.v,verilog,xil_defaultlib,src/ntt_intt_common/subred.v,incdir="../../include"
tf_rom_wrapper.v,verilog,xil_defaultlib,src/ntt_intt_common/tf_rom_wrapper.v,incdir="../../include"
triple_pp_buffer.v,verilog,xil_defaultlib,src/preprocess/triple_pp_buffer.v,incdir="../../include"
vitis_demo_kernel_control_s_axi.v,verilog,xil_defaultlib,src/axi/vitis_generated/vitis_demo_kernel_control_s_axi.v,incdir="../../include"
vpu2_datapath.v,verilog,xil_defaultlib,src/vpu2/vpu2_datapath.v,incdir="../../include"
vpu2_top.v,verilog,xil_defaultlib,src/vpu2/vpu2_top.v,incdir="../../include"
vpu3_datapath.v,verilog,xil_defaultlib,src/vpu3/vpu3_datapath.v,incdir="../../include"
vpu3_top.v,verilog,xil_defaultlib,src/vpu3/vpu3_top.v,incdir="../../include"
vpu4_datapath.v,verilog,xil_defaultlib,src/vpu4/vpu4_datapath.v,incdir="../../include"
vpu4_top.v,verilog,xil_defaultlib,src/vpu4/vpu4_top.v,incdir="../../include"
vpu_addx_mux_monox_seq.v,verilog,xil_defaultlib,src/sys_integration/vpu_addx_mux_monox_seq.v,incdir="../../include"
vpu_addx_seq.v,verilog,xil_defaultlib,src/sys_integration/vpu_addx_seq.v,incdir="../../include"
axi_read_master.sv,systemverilog,xil_defaultlib,src/axi/axi_read_master.sv,incdir="../../include"
axi_write_master.sv,systemverilog,xil_defaultlib,src/axi/axi_write_master.sv,incdir="../../include"
counter.sv,systemverilog,xil_defaultlib,src/axi/counter.sv,incdir="../../include"
cross_aggressive_last_seq.v,systemverilog,xil_defaultlib,src/addx/cross_aggressive_last_seq.v,incdir="../../include"
poly_ram.sv,systemverilog,xil_defaultlib,src/reduce_trace/poly_ram.sv,incdir="../../include"
pp_buffer.sv,systemverilog,xil_defaultlib,src/reduce_trace/pp_buffer.sv,incdir="../../include"
pp_buffer_x4.sv,systemverilog,xil_defaultlib,src/reduce_trace/pp_buffer_x4.sv,incdir="../../include"
reduce_buffer.v,systemverilog,xil_defaultlib,src/reducebuffer/reduce_buffer.v,incdir="../../include"
reduce_trace.sv,systemverilog,xil_defaultlib,src/reduce_trace/reduce_trace.sv,incdir="../../include"
stg3_sub.sv,systemverilog,xil_defaultlib,src/reduce_trace/stg3_sub.sv,incdir="../../include"
uram_polyvec.v,systemverilog,xil_defaultlib,src/reducebuffer/uram_polyvec.v,incdir="../../include"
vitis_demo_kernel.v,verilog,xil_defaultlib,src/vitis_demo_kernel.v,incdir="../../include"
glbl.v,Verilog,xil_defaultlib,glbl.v
