[{"DBLP title": "Deterministic Replay Using Global Clock.", "DBLP authors": ["Yunji Chen", "Tianshi Chen", "Ling Li", "Ruiyang Wu", "Dao-Fu Liu", "Weiwu Hu"], "year": 2013, "MAG papers": [{"PaperId": 1993766354, "PaperTitle": "deterministic replay using global clock", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"chinese academy of sciences": 6.0}}], "source": "ES"}, {"DBLP title": "TLB Improvements for Chip Multiprocessors: Inter-Core Cooperative Prefetchers and Shared Last-Level TLBs.", "DBLP authors": ["Daniel Lustig", "Abhishek Bhattacharjee", "Margaret Martonosi"], "year": 2013, "MAG papers": [{"PaperId": 2156703074, "PaperTitle": "tlb improvements for chip multiprocessors inter core cooperative prefetchers and shared last level tlbs", "Year": 2013, "CitationCount": 50, "EstimatedCitation": 75, "Affiliations": {"princeton university": 2.0, "rutgers university": 1.0}}], "source": "ES"}, {"DBLP title": "Tiled-MapReduce: Efficient and Flexible MapReduce Processing on Multicore with Tiling.", "DBLP authors": ["Rong Chen", "Haibo Chen"], "year": 2013, "MAG papers": [{"PaperId": 1992615224, "PaperTitle": "tiled mapreduce efficient and flexible mapreduce processing on multicore with tiling", "Year": 2013, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"shanghai jiao tong university": 2.0}}], "source": "ES"}, {"DBLP title": "A-DFA: A Time- and Space-Efficient DFA Compression Algorithm for Fast Regular Expression Evaluation.", "DBLP authors": ["Michela Becchi", "Patrick Crowley"], "year": 2013, "MAG papers": [{"PaperId": 2115345034, "PaperTitle": "a dfa a time and space efficient dfa compression algorithm for fast regular expression evaluation", "Year": 2013, "CitationCount": 39, "EstimatedCitation": 63, "Affiliations": {"washington university in st louis": 1.0, "university of missouri": 1.0}}], "source": "ES"}, {"DBLP title": "The McPAT Framework for Multicore and Manycore Architectures: Simultaneously Modeling Power, Area, and Timing.", "DBLP authors": ["Sheng Li", "Jung Ho Ahn", "Richard D. Strong", "Jay B. Brockman", "Dean M. Tullsen", "Norman P. Jouppi"], "year": 2013, "MAG papers": [{"PaperId": 2027829345, "PaperTitle": "the mcpat framework for multicore and manycore architectures simultaneously modeling power area and timing", "Year": 2013, "CitationCount": 135, "EstimatedCitation": 197, "Affiliations": {"seoul national university": 1.0, "hewlett packard": 2.0, "university of notre dame": 1.0, "university of california san diego": 2.0}}], "source": "ES"}, {"DBLP title": "Near-Optimal Microprocessor and Accelerators Codesign with Latency and Throughput Constraints.", "DBLP authors": ["Angeliki Kritikakou", "Francky Catthoor", "George Athanasiou", "Vasilios I. Kelefouras", "Costas E. Goutis"], "year": 2013, "MAG papers": [{"PaperId": 2096989239, "PaperTitle": "near optimal microprocessor and accelerators codesign with latency and throughput constraints", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"katholieke universiteit leuven": 1.0, "university of patras": 4.0}}], "source": "ES"}, {"DBLP title": "Hardware-Assisted Cooperative Integration of Wear-Leveling and Salvaging for Phase Change Memory.", "DBLP authors": ["Lei Jiang", "Yu Du", "Bo Zhao", "Youtao Zhang", "Bruce R. Childers", "Jun Yang"], "year": 2013, "MAG papers": [{"PaperId": 1995868334, "PaperTitle": "hardware assisted cooperative integration of wear leveling and salvaging for phase change memory", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of pittsburgh": 6.0}}], "source": "ES"}, {"DBLP title": "Power-Efficient Predication Techniques for Acceleration of Control Flow Execution on CGRA.", "DBLP authors": ["Kyuseung Han", "Junwhan Ahn", "Kiyoung Choi"], "year": 2013, "MAG papers": [{"PaperId": 1997981962, "PaperTitle": "power efficient predication techniques for acceleration of control flow execution on cgra", "Year": 2013, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"seoul national university": 3.0}}], "source": "ES"}, {"DBLP title": "MP-Tomasulo: A Dependency-Aware Automatic Parallel Execution Engine for Sequential Programs.", "DBLP authors": ["Chao Wang", "Xi Li", "Junneng Zhang", "Xuehai Zhou", "Xiaoning Nie"], "year": 2013, "MAG papers": [{"PaperId": 2089572724, "PaperTitle": "mp tomasulo a dependency aware automatic parallel execution engine for sequential programs", "Year": 2013, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"university of science and technology of china": 4.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "Low-latency adaptive mode transitions and hierarchical power management in asymmetric clustered cores.", "DBLP authors": ["Eran Shifer", "Shlomo Weiss"], "year": 2013, "MAG papers": [{"PaperId": 2077635370, "PaperTitle": "low latency adaptive mode transitions and hierarchical power management in asymmetric clustered cores", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"tel aviv university": 2.0}}], "source": "ES"}, {"DBLP title": "Hybrid type legalization for a sparse SIMD instruction set.", "DBLP authors": ["Yosi Ben-Asher", "Nadav Rotem"], "year": 2013, "MAG papers": [{"PaperId": 1964349779, "PaperTitle": "hybrid type legalization for a sparse simd instruction set", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of haifa": 2.0}}], "source": "ES"}, {"DBLP title": "VLIW coprocessor for IEEE-754 quadruple-precision elementary functions.", "DBLP authors": ["Yuanwu Lei", "Yong Dou", "Lei Guo", "Jinbo Xu", "Jie Zhou", "Yazhuo Dong", "Hongjian Li"], "year": 2013, "MAG papers": [{"PaperId": 2057154761, "PaperTitle": "vliw coprocessor for ieee 754 quadruple precision elementary functions", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national university of defense technology": 5.0}}], "source": "ES"}, {"DBLP title": "Idiom recognition framework using topological embedding.", "DBLP authors": ["Motohiro Kawahito", "Hideaki Komatsu", "Takao Moriyama", "Hiroshi Inoue", "Toshio Nakatani"], "year": 2013, "MAG papers": [{"PaperId": 2050733629, "PaperTitle": "idiom recognition framework using topological embedding", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"ibm": 5.0}}], "source": "ES"}, {"DBLP title": "Preallocation instruction scheduling with register pressure minimization using a combinatorial optimization approach.", "DBLP authors": ["Ghassan Shobaki", "Maxim Shawabkeh", "Najm Eldeen Abu Rmaileh"], "year": 2013, "MAG papers": [{"PaperId": 2017069727, "PaperTitle": "preallocation instruction scheduling with register pressure minimization using a combinatorial optimization approach", "Year": 2013, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"princess sumaya university for technology": 2.0, "google": 1.0}}], "source": "ES"}, {"DBLP title": "An energy-efficient method of supporting flexible special instructions in an embedded processor with compact ISA.", "DBLP authors": ["Dongrui She", "Yifan He", "Henk Corporaal"], "year": 2013, "MAG papers": [{"PaperId": 2016411588, "PaperTitle": "an energy efficient method of supporting flexible special instructions in an embedded processor with compact isa", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"eindhoven university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Improved bitwidth-aware variable packing.", "DBLP authors": ["V. Krishna Nandivada", "Rajkishore Barik"], "year": 2013, "MAG papers": [{"PaperId": 2041582885, "PaperTitle": "improved bitwidth aware variable packing", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"intel": 1.0, "indian institute of technology madras": 1.0}}], "source": "ES"}, {"DBLP title": "Scalable high-radix router microarchitecture using a network switch organization.", "DBLP authors": ["Jung Ho Ahn", "Young Hoon Son", "John Kim"], "year": 2013, "MAG papers": [{"PaperId": 2008232676, "PaperTitle": "scalable high radix router microarchitecture using a network switch organization", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"seoul national university": 2.0, "kaist": 1.0}}], "source": "ES"}, {"DBLP title": "Adaptive communication mechanism for accelerating MPI functions in NoC-based multicore processors.", "DBLP authors": ["Libo Huang", "Zhiying Wang", "Nong Xiao", "Yongwen Wang", "Qiang Dou"], "year": 2013, "MAG papers": [{"PaperId": 2074036292, "PaperTitle": "adaptive communication mechanism for accelerating mpi functions in noc based multicore processors", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national university of defense technology": 5.0}}], "source": "ES"}, {"DBLP title": "Orchestrating stream graphs using model checking.", "DBLP authors": ["Avinash Malik", "David Gregg"], "year": 2013, "MAG papers": [{"PaperId": 1964986712, "PaperTitle": "orchestrating stream graphs using model checking", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"trinity college": 1.0, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "Using machine learning to partition streaming programs.", "DBLP authors": ["Zheng Wang", "Michael F. P. O&aposBoyle"], "year": 2013, "MAG papers": [{"PaperId": 2099680095, "PaperTitle": "using machine learning to partition streaming programs", "Year": 2013, "CitationCount": 37, "EstimatedCitation": 56, "Affiliations": {"university of edinburgh": 2.0}}], "source": "ES"}, {"DBLP title": "Designing on-chip networks for throughput accelerators.", "DBLP authors": ["Ali Bakhoda", "John Kim", "Tor M. Aamodt"], "year": 2013, "MAG papers": [{"PaperId": 2035709574, "PaperTitle": "designing on chip networks for throughput accelerators", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of british columbia": 2.0, "kaist": 1.0}}], "source": "ES"}, {"DBLP title": "Exploring single and multilevel JIT compilation policy for modern machines.", "DBLP authors": ["Michael R. Jantz", "Prasad A. Kulkarni"], "year": 2013, "MAG papers": [], "source": null}, {"DBLP title": "A circuit-architecture co-optimization framework for exploring nonvolatile memory hierarchies.", "DBLP authors": ["Xiangyu Dong", "Norman P. Jouppi", "Yuan Xie"], "year": 2013, "MAG papers": [{"PaperId": 2116703387, "PaperTitle": "a circuit architecture co optimization framework for exploring nonvolatile memory hierarchies", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"hewlett packard": 1.0, "qualcomm": 1.0, "pennsylvania state university": 1.0}}], "source": "ES"}, {"DBLP title": "Optimizing GPU energy efficiency with 3D die-stacking graphics memory and reconfigurable memory interface.", "DBLP authors": ["Jishen Zhao", "Guangyu Sun", "Gabriel H. Loh", "Yuan Xie"], "year": 2013, "MAG papers": [{"PaperId": 1990962327, "PaperTitle": "optimizing gpu energy efficiency with 3d die stacking graphics memory and reconfigurable memory interface", "Year": 2013, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"pennsylvania state university": 2.0, "advanced micro devices": 1.0, "peking university": 1.0}}], "source": "ES"}, {"DBLP title": "An efficient multicharacter transition string-matching engine based on the aho-corasick algorithm.", "DBLP authors": ["Chien-Chi Chen", "Sheng-De Wang"], "year": 2013, "MAG papers": [{"PaperId": 2030995323, "PaperTitle": "an efficient multicharacter transition string matching engine based on the aho corasick algorithm", "Year": 2013, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"national taiwan university": 2.0}}], "source": "ES"}, {"DBLP title": "The design and implementation of heterogeneous multicore systems for energy-efficient speculative thread execution.", "DBLP authors": ["Yangchun Luo", "Wei-Chung Hsu", "Antonia Zhai"], "year": 2013, "MAG papers": [{"PaperId": 2050419810, "PaperTitle": "the design and implementation of heterogeneous multicore systems for energy efficient speculative thread execution", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"advanced micro devices": 1.0, "university of minnesota": 1.0, "national chiao tung university": 1.0}}], "source": "ES"}, {"DBLP title": "Virtually split cache: An efficient mechanism to distribute instructions and data.", "DBLP authors": ["Dyer Rol\u00e1n", "Basilio B. Fraguela", "Ramon Doallo"], "year": 2013, "MAG papers": [{"PaperId": 1978696436, "PaperTitle": "virtually split cache an efficient mechanism to distribute instructions and data", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"intel": 1.0}}], "source": "ES"}, {"DBLP title": "Using in-flight chains to build a scalable cache coherence protocol.", "DBLP authors": ["Samantika Subramaniam", "Simon C. Steely Jr.", "William Hasenplaugh", "Aamer Jaleel", "Carl J. Beckmann", "Tryggve Fossum", "Joel S. Emer"], "year": 2013, "MAG papers": [{"PaperId": 2029111186, "PaperTitle": "using in flight chains to build a scalable cache coherence protocol", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"intel": 7.0}}], "source": "ES"}, {"DBLP title": "Modeling the impact of permanent faults in caches.", "DBLP authors": ["Daniel S\u00e1nchez", "Yiannakis Sazeides", "Juan M. Cebrian", "Jos\u00e9 M. Garc\u00eda", "Juan L. Arag\u00f3n"], "year": 2013, "MAG papers": [{"PaperId": 2056592359, "PaperTitle": "modeling the impact of permanent faults in caches", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of murcia": 4.0, "university of cyprus": 1.0}}], "source": "ES"}, {"DBLP title": "Automatic parallelization of fine-grained metafunctions on a chip multiprocessor.", "DBLP authors": ["Sanghoon Lee", "James Tuck"], "year": 2013, "MAG papers": [{"PaperId": 2621588992, "PaperTitle": "automatic parallelization of fine grained metafunctions on a chip multiprocessor", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"north carolina state university": 2.0}}], "source": "ES"}, {"DBLP title": "Dynamic microarchitectural adaptation using machine learning.", "DBLP authors": ["Christophe Dubach", "Timothy M. Jones", "Edwin V. Bonilla"], "year": 2013, "MAG papers": [{"PaperId": 1997763350, "PaperTitle": "dynamic microarchitectural adaptation using machine learning", "Year": 2013, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of cambridge": 1.0, "university of edinburgh": 1.0, "australian national university": 1.0}}], "source": "ES"}, {"DBLP title": "E3CC: A memory error protection scheme with novel address mapping for subranked and low-power memories.", "DBLP authors": ["Long Chen", "Yanan Cao", "Zhao Zhang"], "year": 2013, "MAG papers": [], "source": null}, {"DBLP title": "Temporal-based multilevel correlating inclusive cache replacement.", "DBLP authors": ["Yingying Tian", "Samira Manabi Khan", "Daniel A. Jim\u00e9nez"], "year": 2013, "MAG papers": [{"PaperId": 2170510345, "PaperTitle": "temporal based multilevel correlating inclusive cache replacement", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"carnegie mellon university": 1.0, "texas a m university": 2.0}}], "source": "ES"}, {"DBLP title": "Hardware support for accurate per-task energy metering in multicore systems.", "DBLP authors": ["Qixiao Liu", "Miquel Moret\u00f3", "V\u00edctor Jim\u00e9nez", "Jaume Abella", "Francisco J. Cazorla", "Mateo Valero"], "year": 2013, "MAG papers": [{"PaperId": 2038007362, "PaperTitle": "hardware support for accurate per task energy metering in multicore systems", "Year": 2013, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"polytechnic university of catalonia": 1.0, "spanish national research council": 1.0}}], "source": "ES"}, {"DBLP title": "Tile size selection revisited.", "DBLP authors": ["Sanyam Mehta", "Gautham Beeraka", "Pen-Chung Yew"], "year": 2013, "MAG papers": [{"PaperId": 2025093669, "PaperTitle": "tile size selection revisited", "Year": 2013, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"university of minnesota": 3.0}}], "source": "ES"}, {"DBLP title": "Fast pattern-specific routing for fat tree networks.", "DBLP authors": ["Bogdan Prisacari", "Germ\u00e1n Rodr\u00edguez", "Cyriel Minkenberg", "Torsten Hoefler"], "year": 2013, "MAG papers": [{"PaperId": 1969486455, "PaperTitle": "fast pattern specific routing for fat tree networks", "Year": 2013, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"ibm": 3.0, "eth zurich": 1.0}}], "source": "ES"}, {"DBLP title": "Selecting representative benchmark inputs for exploring microprocessor design spaces.", "DBLP authors": ["Maximilien Breughe", "Lieven Eeckhout"], "year": 2013, "MAG papers": [{"PaperId": 2014522258, "PaperTitle": "selecting representative benchmark inputs for exploring microprocessor design spaces", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"ghent university": 2.0}}], "source": "ES"}, {"DBLP title": "Information flow tracking meets just-in-time compilation.", "DBLP authors": ["Christoph Kerschbaumer", "Eric Hennigan", "Per Larsen", "Stefan Brunthaler", "Michael Franz"], "year": 2013, "MAG papers": [{"PaperId": 2007831853, "PaperTitle": "information flow tracking meets just in time compilation", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of california irvine": 5.0}}], "source": "ES"}, {"DBLP title": "Time- and space-efficient flow-sensitive points-to analysis.", "DBLP authors": ["Rupesh Nasre"], "year": 2013, "MAG papers": [{"PaperId": 2086039932, "PaperTitle": "time and space efficient flow sensitive points to analysis", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of texas at austin": 1.0}}], "source": "ES"}, {"DBLP title": "Boosting timestamp-based transactional memory by exploiting hardware cycle counters.", "DBLP authors": ["Wenjia Ruan", "Yujie Liu", "Michael F. Spear"], "year": 2013, "MAG papers": [{"PaperId": 2159587956, "PaperTitle": "boosting timestamp based transactional memory by exploiting hardware cycle counters", "Year": 2013, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"lehigh university": 3.0}}], "source": "ES"}, {"DBLP title": "ReSense: Mapping dynamic workloads of colocated multithreaded applications using resource sensitivity.", "DBLP authors": ["Tanima Dey", "Wei Wang", "Jack W. Davidson", "Mary Lou Soffa"], "year": 2013, "MAG papers": [{"PaperId": 2007059865, "PaperTitle": "resense mapping dynamic workloads of colocated multithreaded applications using resource sensitivity", "Year": 2013, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"university of virginia": 4.0}}], "source": "ES"}, {"DBLP title": "Techniques to improve performance in requester-wins hardware transactional memory.", "DBLP authors": ["Adri\u00e0 Armejach", "J. Rub\u00e9n Titos Gil", "Anurag Negi", "Osman S. Unsal", "Adri\u00e1n Cristal"], "year": 2013, "MAG papers": [{"PaperId": 2038974501, "PaperTitle": "techniques to improve performance in requester wins hardware transactional memory", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"chalmers university of technology": 2.0, "polytechnic university of catalonia": 2.0, "barcelona supercomputing center": 1.0}}], "source": "ES"}, {"DBLP title": "Reducing DRAM row activations with eager read/write clustering.", "DBLP authors": ["Myeongjae Jeon", "Conglong Li", "Alan L. Cox", "Scott Rixner"], "year": 2013, "MAG papers": [{"PaperId": 2077178780, "PaperTitle": "reducing dram row activations with eager read write clustering", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"rice university": 4.0}}], "source": "ES"}, {"DBLP title": "HPar: A practical parallel parser for HTML-taming HTML complexities for parallel parsing.", "DBLP authors": ["Zhijia Zhao", "Michael Bebenita", "Dave Herman", "Jianhua Sun", "Xipeng Shen"], "year": 2013, "MAG papers": [{"PaperId": 2002952260, "PaperTitle": "hpar a practical parallel parser for html taming html complexities for parallel parsing", "Year": 2013, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"college of william mary": 3.0, "mozilla corporation": 2.0}}], "source": "ES"}, {"DBLP title": "Easy, fast, and energy-efficient object detection on heterogeneous on-chip architectures.", "DBLP authors": ["Ehsan Totoni", "Mert Dikmen", "Mar\u00eda Jes\u00fas Garzar\u00e1n"], "year": 2013, "MAG papers": [{"PaperId": 2087767222, "PaperTitle": "easy fast and energy efficient object detection on heterogeneous on chip architectures", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of illinois at urbana champaign": 3.0}}], "source": "ES"}, {"DBLP title": "ARI: Adaptive LLC-memory traffic management.", "DBLP authors": ["Viacheslav V. Fedorov", "Sheng Qiu", "A. L. Narasimha Reddy", "Paul V. Gratz"], "year": 2013, "MAG papers": [{"PaperId": 1986400496, "PaperTitle": "ari adaptive llc memory traffic management", "Year": 2013, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"texas a m university": 4.0}}], "source": "ES"}, {"DBLP title": "Accelerating an application domain with specialized functional units.", "DBLP authors": ["Cecilia Gonz\u00e1lez-Alvarez", "Jennifer B. Sartor", "Carlos \u00c1lvarez", "Daniel Jim\u00e9nez-Gonz\u00e1lez", "Lieven Eeckhout"], "year": 2013, "MAG papers": [{"PaperId": 2058884937, "PaperTitle": "accelerating an application domain with specialized functional units", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"polytechnic university of catalonia": 2.0, "ghent university": 3.0}}], "source": "ES"}, {"DBLP title": "Revisiting memory management on virtualized environments.", "DBLP authors": ["Xiaolin Wang", "Lingmei Weng", "Zhenlin Wang", "Yingwei Luo"], "year": 2013, "MAG papers": [{"PaperId": 1989096443, "PaperTitle": "revisiting memory management on virtualized environments", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"peking university": 3.0, "michigan technological university": 1.0}}], "source": "ES"}, {"DBLP title": "PCantorSim: Accelerating parallel architecture simulation through fractal-based sampling.", "DBLP authors": ["Chuntao Jiang", "Zhibin Yu", "Hai Jin", "Cheng-Zhong Xu", "Lieven Eeckhout", "Wim Heirman", "Trevor E. Carlson", "Xiaofei Liao"], "year": 2013, "MAG papers": [{"PaperId": 2086646109, "PaperTitle": "pcantorsim accelerating parallel architecture simulation through fractal based sampling", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"huazhong university of science and technology": 3.0, "ghent university": 3.0}}], "source": "ES"}, {"DBLP title": "Profile-guided transaction coalescing - lowering transactional overheads by merging transactions.", "DBLP authors": ["Srdan Stipic", "Vesna Smiljkovic", "Osman S. Unsal", "Adri\u00e1n Cristal", "Mateo Valero"], "year": 2013, "MAG papers": [{"PaperId": 2120473403, "PaperTitle": "profile guided transaction coalescing lowering transactional overheads by merging transactions", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"barcelona supercomputing center": 5.0}}], "source": "ES"}, {"DBLP title": "C1C: A configurable, compiler-guided STT-RAM L1 cache.", "DBLP authors": ["Yong Li", "Yaojun Zhang", "Hai Li", "Yiran Chen", "Alex K. Jones"], "year": 2013, "MAG papers": [{"PaperId": 2015426867, "PaperTitle": "c1c a configurable compiler guided stt ram l1 cache", "Year": 2013, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of pittsburgh": 5.0}}], "source": "ES"}, {"DBLP title": "Beyond reuse distance analysis: Dynamic analysis for characterization of data locality potential.", "DBLP authors": ["Naznin Fauzia", "Venmugil Elango", "Mahesh Ravishankar", "J. Ramanujam", "Fabrice Rastello", "Atanas Rountev", "Louis-No\u00ebl Pouchet", "P. Sadayappan"], "year": 2013, "MAG papers": [{"PaperId": 2086539288, "PaperTitle": "beyond reuse distance analysis dynamic analysis for characterization of data locality potential", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"ohio state university": 5.0, "louisiana state university": 1.0, "university of california los angeles": 1.0, "ecole normale superieure de lyon": 1.0}}, {"PaperId": 2951200675, "PaperTitle": "beyond reuse distance analysis dynamic analysis for characterization of data locality potential", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"ohio state university": 5.0, "university of california los angeles": 1.0, "louisiana state university": 1.0, "ecole normale superieure de lyon": 1.0}}], "source": "ES"}, {"DBLP title": "Designing a practical data filter cache to improve both energy efficiency and performance.", "DBLP authors": ["Alen Bardizbanyan", "Magnus Sj\u00e4lander", "David B. Whalley", "Per Larsson-Edefors"], "year": 2013, "MAG papers": [{"PaperId": 2072880927, "PaperTitle": "designing a practical data filter cache to improve both energy efficiency and performance", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"chalmers university of technology": 2.0, "florida state university": 2.0}}], "source": "ES"}, {"DBLP title": "GPU code generation for ODE-based applications with phased shared-data access patterns.", "DBLP authors": ["Andrei Hagiescu", "Bing Liu", "R. Ramanathan", "Sucheendra K. Palaniappan", "Zheng Cui", "Bipasa Chattopadhyay", "P. S. Thiagarajan", "Weng-Fai Wong"], "year": 2013, "MAG papers": [{"PaperId": 2064496884, "PaperTitle": "gpu code generation for ode based applications with phased shared data access patterns", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"national university of singapore": 5.0, "carnegie mellon university": 1.0, "university of north carolina at chapel hill": 1.0}}], "source": "ES"}, {"DBLP title": "TornadoNoC: A lightweight and scalable on-chip network architecture for the many-core era.", "DBLP authors": ["Junghee Lee", "Chrysostomos Nicopoulos", "Hyung Gyu Lee", "Jongman Kim"], "year": 2013, "MAG papers": [{"PaperId": 2163975534, "PaperTitle": "tornadonoc a lightweight and scalable on chip network architecture for the many core era", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of cyprus": 1.0, "georgia institute of technology": 2.0, "daegu university": 1.0}}], "source": "ES"}, {"DBLP title": "A system architecture, processor, and communication protocol for secure implants.", "DBLP authors": ["Christos Strydis", "Robert M. Seepers", "Pedro Peris-Lopez", "Dimitrios Siskos", "Ioannis Sourdis"], "year": 2013, "MAG papers": [{"PaperId": 2102753983, "PaperTitle": "a system architecture processor and communication protocol for secure implants", "Year": 2013, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"charles iii university of madrid": 1.0, "delft university of technology": 2.0, "chalmers university of technology": 1.0, "erasmus university rotterdam": 1.0}}], "source": "ES"}, {"DBLP title": "Fast modulo scheduler utilizing patternized routes for coarse-grained reconfigurable architectures.", "DBLP authors": ["Wonsub Kim", "Yoonseo Choi", "Haewoo Park"], "year": 2013, "MAG papers": [{"PaperId": 2084467531, "PaperTitle": "fast modulo scheduler utilizing patternized routes for coarse grained reconfigurable architectures", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"samsung": 3.0}}], "source": "ES"}, {"DBLP title": "JIT technology with C/C++: Feedback-directed dynamic recompilation for statically compiled languages.", "DBLP authors": ["Dorit Nuzman", "Revital Eres", "Sergei Dyshel", "Marcel Zalmanovici", "Jose Castanos"], "year": 2013, "MAG papers": [{"PaperId": 1968815260, "PaperTitle": "jit technology with c c feedback directed dynamic recompilation for statically compiled languages", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"ibm": 5.0}}], "source": "ES"}, {"DBLP title": "Automatic data allocation and buffer management for multi-GPU machines.", "DBLP authors": ["Thejas Ramashekar", "Uday Bondhugula"], "year": 2013, "MAG papers": [{"PaperId": 2051388139, "PaperTitle": "automatic data allocation and buffer management for multi gpu machines", "Year": 2013, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"indian institute of science": 2.0}}], "source": "ES"}, {"DBLP title": "Analysis of dependence tracking algorithms for task dataflow execution.", "DBLP authors": ["Hans Vandierendonck", "George Tzenakis", "Dimitrios S. Nikolopoulos"], "year": 2013, "MAG papers": [{"PaperId": 1974485377, "PaperTitle": "analysis of dependence tracking algorithms for task dataflow execution", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"queen s university belfast": 3.0}}], "source": "ES"}, {"DBLP title": "Evaluator-executor transformation for efficient pipelining of loops with conditionals.", "DBLP authors": ["Yeonghun Jeong", "Seongseok Seo", "Jongeun Lee"], "year": 2013, "MAG papers": [{"PaperId": 2105641776, "PaperTitle": "evaluator executor transformation for efficient pipelining of loops with conditionals", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"ulsan national institute of science and technology": 2.0, "lg electronics": 1.0}}], "source": "ES"}, {"DBLP title": "A decoupled non-SSA global register allocation using bipartite liveness graphs.", "DBLP authors": ["Rajkishore Barik", "Jisheng Zhao", "Vivek Sarkar"], "year": 2013, "MAG papers": [{"PaperId": 2049496013, "PaperTitle": "a decoupled non ssa global register allocation using bipartite liveness graphs", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"intel": 1.0, "rice university": 2.0}}], "source": "ES"}, {"DBLP title": "Reducing instruction fetch energy in multi-issue processors.", "DBLP authors": ["Peter Gavin", "David B. Whalley", "Magnus Sj\u00e4lander"], "year": 2013, "MAG papers": [{"PaperId": 2006470695, "PaperTitle": "reducing instruction fetch energy in multi issue processors", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"florida state university": 3.0}}], "source": "ES"}]