<profile>

<section name = "Vitis HLS Report for 'hls_macc'" level="0">
<item name = "Date">Sat Oct 16 17:19:21 2021
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)</item>
<item name = "Project">vhls_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 2.552 ns, 1.08 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">9, 9, 36.000 ns, 36.000 ns, 10, 10, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 71, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, 0, 404, 253, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 59, -</column>
<column name="Register">-, -, 171, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="HLS_MACC_PERIPH_BUS_s_axi_U">HLS_MACC_PERIPH_BUS_s_axi, 0, 0, 157, 234, 0</column>
<column name="mul_32s_32s_32_7_1_U1">mul_32s_32s_32_7_1, 0, 0, 247, 19, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln59_fu_82_p2">+, 0, 0, 39, 32, 32</column>
<column name="select_ln57_fu_75_p3">select, 0, 0, 32, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">59, 11, 1, 11</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="a_read_reg_103">32, 0, 32, 0</column>
<column name="acc_reg">32, 0, 32, 0</column>
<column name="accum_clr_read_reg_93">1, 0, 1, 0</column>
<column name="add_ln59_reg_113">32, 0, 32, 0</column>
<column name="ap_CS_fsm">10, 0, 10, 0</column>
<column name="b_read_reg_98">32, 0, 32, 0</column>
<column name="mul_ln59_reg_108">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_HLS_MACC_PERIPH_BUS_AWVALID">in, 1, s_axi, HLS_MACC_PERIPH_BUS, scalar</column>
<column name="s_axi_HLS_MACC_PERIPH_BUS_AWREADY">out, 1, s_axi, HLS_MACC_PERIPH_BUS, scalar</column>
<column name="s_axi_HLS_MACC_PERIPH_BUS_AWADDR">in, 6, s_axi, HLS_MACC_PERIPH_BUS, scalar</column>
<column name="s_axi_HLS_MACC_PERIPH_BUS_WVALID">in, 1, s_axi, HLS_MACC_PERIPH_BUS, scalar</column>
<column name="s_axi_HLS_MACC_PERIPH_BUS_WREADY">out, 1, s_axi, HLS_MACC_PERIPH_BUS, scalar</column>
<column name="s_axi_HLS_MACC_PERIPH_BUS_WDATA">in, 32, s_axi, HLS_MACC_PERIPH_BUS, scalar</column>
<column name="s_axi_HLS_MACC_PERIPH_BUS_WSTRB">in, 4, s_axi, HLS_MACC_PERIPH_BUS, scalar</column>
<column name="s_axi_HLS_MACC_PERIPH_BUS_ARVALID">in, 1, s_axi, HLS_MACC_PERIPH_BUS, scalar</column>
<column name="s_axi_HLS_MACC_PERIPH_BUS_ARREADY">out, 1, s_axi, HLS_MACC_PERIPH_BUS, scalar</column>
<column name="s_axi_HLS_MACC_PERIPH_BUS_ARADDR">in, 6, s_axi, HLS_MACC_PERIPH_BUS, scalar</column>
<column name="s_axi_HLS_MACC_PERIPH_BUS_RVALID">out, 1, s_axi, HLS_MACC_PERIPH_BUS, scalar</column>
<column name="s_axi_HLS_MACC_PERIPH_BUS_RREADY">in, 1, s_axi, HLS_MACC_PERIPH_BUS, scalar</column>
<column name="s_axi_HLS_MACC_PERIPH_BUS_RDATA">out, 32, s_axi, HLS_MACC_PERIPH_BUS, scalar</column>
<column name="s_axi_HLS_MACC_PERIPH_BUS_RRESP">out, 2, s_axi, HLS_MACC_PERIPH_BUS, scalar</column>
<column name="s_axi_HLS_MACC_PERIPH_BUS_BVALID">out, 1, s_axi, HLS_MACC_PERIPH_BUS, scalar</column>
<column name="s_axi_HLS_MACC_PERIPH_BUS_BREADY">in, 1, s_axi, HLS_MACC_PERIPH_BUS, scalar</column>
<column name="s_axi_HLS_MACC_PERIPH_BUS_BRESP">out, 2, s_axi, HLS_MACC_PERIPH_BUS, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, hls_macc, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, hls_macc, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, hls_macc, return value</column>
</table>
</item>
</section>
</profile>
