// Seed: 844351289
macromodule module_0 ();
  wire id_1;
  if (1) begin
    wire id_2;
  end
  wire id_3;
  supply0 id_4;
  genvar id_5;
  assign id_4 = 1;
  wire id_6;
  wire id_7;
endmodule
macromodule module_1 (
    output supply1 id_0,
    output wire id_1,
    input wor id_2,
    input tri1 id_3,
    input tri1 id_4,
    input uwire id_5,
    input tri1 id_6,
    output supply1 id_7,
    input supply1 id_8,
    input wire id_9,
    output wire id_10,
    output tri id_11,
    input wire id_12,
    input wand id_13,
    input tri0 id_14,
    input wor id_15,
    output supply1 id_16,
    output tri id_17,
    output uwire id_18,
    input supply0 id_19,
    input tri id_20,
    output tri id_21,
    input tri0 id_22
);
  wire id_24;
  wire id_25;
  assign id_7  = 1;
  assign id_16 = 1;
  genvar id_26;
  wire id_27;
  assign id_1 = id_19;
  module_0();
endmodule
