<?xml version="1.0" encoding="utf-8"?>

<device schemaVersion="1.3" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="CMSIS-SVD.xsd">
  <name>allwinner_d1_unofficial</name>
  <version>0.1</version>
  <description>Allwinner's D1 chip unofficial SVD file</description>

  <addressUnitBits>8</addressUnitBits>
  <width>32</width>
  <size>32</size>
  <access>read-write</access>
  <resetValue>0x00000000</resetValue>
  <resetMask>0xFFFFFFFF</resetMask>

  <peripherals>
    <peripheral>
      <name>CCU</name>
      <description>Clock Controller Unit</description>
      <groupName>System</groupName>
      <baseAddress>0x02001000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x10000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>PLL_CPU_CTRL</name>
          <description>PLL_CPU Control Register</description>
          <addressOffset>0x0000</addressOffset>
          <fields>
            <field>
              <name>PLL_EN</name>
              <description>PLL Enable</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_LDO_EN</name>
              <description>LDO Enable</description>
              <bitRange>[30:30]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOCK_EN</name>
              <description>Lock Enable</description>
              <bitRange>[29:29]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOCK</name>
              <description>PLL Lock Status</description>
              <bitRange>[28:28]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>unlocked</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>locked</name>
                  <description>It indicates that the PLL has been stable.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_OUTPUT_GATE</name>
              <description>PLL Output Gating Enable</description>
              <bitRange>[27:27]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_LOCK_TIME</name>
              <description>PLL Lock Time\n\nThe bit indicates the step amplitude from one frequency to another.</description>
              <bitRange>[26:24]</bitRange>
            </field>
            <field>
              <name>PLL_N</name>
              <description>PLL N\n\nN = PLL_N + 1\n\nPLL_N is from 0 to 254</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PLL_UNLOCK_MDSEL</name>
              <description>PLL Unlock Level</description>
              <bitRange>[7:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CC_21_29</name>
                  <description>21 - 29 Clock Cycles</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CC_22_28</name>
                  <description>22 - 28 Clock Cycles</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CC_20_30</name>
                  <description>20 - 30 Clock Cycles</description>
                  <value>0b1x</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_LOCK_MDSEL</name>
              <description>PLL Lock Level</description>
              <bitRange>[5:5]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CC_24_26</name>
                  <description>24 - 26 Clock Cycles</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CC_23_27</name>
                  <description>23 - 27 Clock Cycles</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_M</name>
              <description>PLL M\n\nM = PLL_FACTOR_M + 1\n\nPLL_FACTOR_M is from 0 to 3</description>
              <bitRange>[1:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>PLL_DDR_CTRL</name>
          <description>PLL_DDR Control Register</description>
          <addressOffset>0x0010</addressOffset>
        </register>
        <register>
          <name>PLL_PERI_CTRL</name>
          <description>PLL_PERI Control Register</description>
          <addressOffset>0x0020</addressOffset>
        </register>
        <register>
          <name>PLL_VIDEO0_CTRL</name>
          <description>PLL_VIDEO0 Control Register</description>
          <addressOffset>0x0040</addressOffset>
        </register>
        <register>
          <name>PLL_VIDEO1_CTRL</name>
          <description>PLL_VIDEO1 Control Register</description>
          <addressOffset>0x0048</addressOffset>
        </register>
        <register>
          <name>PLL_VE_CTRL</name>
          <description>PLL_VE Control Register</description>
          <addressOffset>0x0058</addressOffset>
        </register>
        <register>
          <name>PLL_AUDIO0_CTRL</name>
          <description>PLL_AUDIO0 Control Register</description>
          <addressOffset>0x0078</addressOffset>
        </register>
        <register>
          <name>PLL_AUDIO1_CTRL</name>
          <description>PLL_AUDIO1 Control Register</description>
          <addressOffset>0x0080</addressOffset>
        </register>
        <register>
          <name>PLL_DDR_PAT0_CTRL</name>
          <description>PLL_DDR Pattern0 Control Register</description>
          <addressOffset>0x0110</addressOffset>
        </register>
        <register>
          <name>PLL_DDR_PAT1_CTRL</name>
          <description>PLL_DDR Pattern1 Control Register</description>
          <addressOffset>0x0114</addressOffset>
        </register>
        <register>
          <name>PLL_PERI_PAT0_CTRL</name>
          <description>PLL_PERI Pattern0 Control Register</description>
          <addressOffset>0x0120</addressOffset>
        </register>
        <register>
          <name>PLL_PERI_PAT1_CTRL</name>
          <description>PLL_PERI Pattern1 Control Register</description>
          <addressOffset>0x0124</addressOffset>
        </register>
        <register>
          <name>PLL_VIDEO0_PAT0_CTRL</name>
          <description>PLL_VIDEO0 Pattern0 Control Register</description>
          <addressOffset>0x0140</addressOffset>
        </register>
        <register>
          <name>PLL_VIDEO0_PAT1_CTRL</name>
          <description>PLL_VIDEO0 Pattern1 Control Register</description>
          <addressOffset>0x0144</addressOffset>
        </register>
        <register>
          <name>PLL_VIDEO1_PAT0_CTRL</name>
          <description>PLL_VIDEO1 Pattern0 Control Register</description>
          <addressOffset>0x0148</addressOffset>
        </register>
        <register>
          <name>PLL_VIDEO1_PAT1_CTRL</name>
          <description>PLL_VIDEO1 Pattern1 Control Register</description>
          <addressOffset>0x014C</addressOffset>
        </register>
        <register>
          <name>PLL_VE_PAT0_CTRL</name>
          <description>PLL_VE Pattern0 Control Register</description>
          <addressOffset>0x0158</addressOffset>
        </register>
        <register>
          <name>PLL_VE_PAT1_CTRL</name>
          <description>PLL_VE Pattern1 Control Register</description>
          <addressOffset>0x015C</addressOffset>
        </register>
        <register>
          <name>PLL_AUDIO0_PAT0_CTRL</name>
          <description>PLL_AUDIO0 Pattern0 Control Register</description>
          <addressOffset>0x0178</addressOffset>
        </register>
        <register>
          <name>PLL_AUDIO0_PAT1_CTRL</name>
          <description>PLL_AUDIO0 Pattern1 Control Register</description>
          <addressOffset>0x017C</addressOffset>
        </register>
        <register>
          <name>PLL_AUDIO1_PAT0_CTRL</name>
          <description>PLL_AUDIO1 Pattern0 Control Register</description>
          <addressOffset>0x0180</addressOffset>
        </register>
        <register>
          <name>PLL_AUDIO1_PAT1_CTRL</name>
          <description>PLL_AUDIO1 Pattern1 Control Register</description>
          <addressOffset>0x0184</addressOffset>
        </register>
        <register>
          <name>PLL_CPU_BIAS</name>
          <description>PLL_CPU Bias Register</description>
          <addressOffset>0x0300</addressOffset>
        </register>
        <register>
          <name>PLL_DDR_BIAS</name>
          <description>PLL_DDR Bias Register</description>
          <addressOffset>0x0310</addressOffset>
        </register>
        <register>
          <name>PLL_PERI_BIAS</name>
          <description>PLL_PERI Bias Register</description>
          <addressOffset>0x0320</addressOffset>
        </register>
        <register>
          <name>PLL_VIDEO0_BIAS</name>
          <description>PLL_VIDEO0 Bias Register</description>
          <addressOffset>0x0340</addressOffset>
        </register>
        <register>
          <name>PLL_VIDEO1_BIAS</name>
          <description>PLL_VIDEO1 Bias Register</description>
          <addressOffset>0x0348</addressOffset>
        </register>
        <register>
          <name>PLL_VE_BIAS</name>
          <description>PLL_VE Bias Register</description>
          <addressOffset>0x0358</addressOffset>
        </register>
        <register>
          <name>PLL_AUDIO0_BIAS</name>
          <description>PLL_AUDIO0 Bias Register</description>
          <addressOffset>0x0378</addressOffset>
        </register>
        <register>
          <name>PLL_AUDIO1_BIAS</name>
          <description>PLL_AUDIO1 Bias Register</description>
          <addressOffset>0x0380</addressOffset>
        </register>
        <register>
          <name>PLL_CPU_TUN</name>
          <description>PLL_CPU Tuning Register</description>
          <addressOffset>0x0400</addressOffset>
        </register>
        <register>
          <name>CPU_AXI_CFG</name>
          <description>CPU_AXI Configuration Register</description>
          <addressOffset>0x0500</addressOffset>
        </register>
        <register>
          <name>CPU_GATING</name>
          <description>CPU_GATING Configuration Register</description>
          <addressOffset>0x0504</addressOffset>
        </register>
        <register>
          <name>PSI_CLK</name>
          <description>PSI Clock Register</description>
          <addressOffset>0x0510</addressOffset>
        </register>
        <register>
          <name>APB0_CLK</name>
          <description>APB0 Clock Register</description>
          <addressOffset>0x0520</addressOffset>
        </register>
        <register>
          <name>APB1_CLK</name>
          <description>APB1 Clock Register</description>
          <addressOffset>0x0524</addressOffset>
        </register>
        <register>
          <name>MBUS_CLK</name>
          <description>MBUS Clock Register</description>
          <addressOffset>0x0540</addressOffset>
        </register>
        <register>
          <name>DE_CLK</name>
          <description>DE Clock Register</description>
          <addressOffset>0x0600</addressOffset>
        </register>
        <register>
          <name>DE_BGR</name>
          <description>DE Bus Gating Reset Register</description>
          <addressOffset>0x060C</addressOffset>
        </register>
        <register>
          <name>DI_CLK</name>
          <description>DI Clock Register</description>
          <addressOffset>0x0620</addressOffset>
        </register>
        <register>
          <name>DI_BGR</name>
          <description>DI Bus Gating Reset Register</description>
          <addressOffset>0x062C</addressOffset>
        </register>
        <register>
          <name>G2D_CLK</name>
          <description>G2D Clock Register</description>
          <addressOffset>0x0630</addressOffset>
        </register>
        <register>
          <name>G2D_BGR</name>
          <description>G2D Bus Gating Reset Register</description>
          <addressOffset>0x063C</addressOffset>
        </register>
        <register>
          <name>CE_CLK</name>
          <description>CE Clock Register</description>
          <addressOffset>0x0680</addressOffset>
        </register>
        <register>
          <name>CE_BGR</name>
          <description>CE Bus Gating Reset Register</description>
          <addressOffset>0x068C</addressOffset>
        </register>
        <register>
          <name>VE_CLK</name>
          <description>VE Clock Register</description>
          <addressOffset>0x0690</addressOffset>
        </register>
        <register>
          <name>VE_BGR</name>
          <description>VE Bus Gating Reset Register</description>
          <addressOffset>0x069C</addressOffset>
        </register>
        <register>
          <name>DMA_BGR</name>
          <description>DMA Bus Gating Reset Register</description>
          <addressOffset>0x070C</addressOffset>
        </register>
        <register>
          <name>MSGBOX_BGR</name>
          <description>MSGBOX Bus Gating Reset Register</description>
          <addressOffset>0x071C</addressOffset>
        </register>
        <register>
          <name>SPINLOCK_BGR</name>
          <description>SPINLOCK Bus Gating Reset Register</description>
          <addressOffset>0x072C</addressOffset>
        </register>
        <register>
          <name>HSTIMER_BGR</name>
          <description>HSTIMER Bus Gating Reset Register</description>
          <addressOffset>0x073C</addressOffset>
        </register>
        <register>
          <name>AVS_CLK</name>
          <description>AVS Clock Register</description>
          <addressOffset>0x0740</addressOffset>
        </register>
        <register>
          <name>DBGSYS_BGR</name>
          <description>DBGSYS Bus Gating Reset Register</description>
          <addressOffset>0x078C</addressOffset>
        </register>
        <register>
          <name>PWM_BGR</name>
          <description>PWM Bus Gating Reset Register</description>
          <addressOffset>0x07AC</addressOffset>
        </register>
        <register>
          <name>IOMMU_BGR</name>
          <description>IOMMU Bus Gating Reset Register</description>
          <addressOffset>0x07BC</addressOffset>
        </register>
        <register>
          <name>DRAM_CLK</name>
          <description>DRAM Clock Register</description>
          <addressOffset>0x0800</addressOffset>
        </register>
        <register>
          <name>MBUS_MAT_CLK_GATING</name>
          <description>MBUS Master Clock Gating Register</description>
          <addressOffset>0x0804</addressOffset>
        </register>
        <register>
          <name>DRAM_BGR</name>
          <description>DRAM Bus Gating Reset Register</description>
          <addressOffset>0x080C</addressOffset>
        </register>
        <register>
          <name>SMHC0_CLK</name>
          <description>SMHC0 Clock Register</description>
          <addressOffset>0x0830</addressOffset>
        </register>
        <register>
          <name>SMHC1_CLK</name>
          <description>SMHC1 Clock Register</description>
          <addressOffset>0x0834</addressOffset>
        </register>
        <register>
          <name>SMHC2_CLK</name>
          <description>SMHC2 Clock Register</description>
          <addressOffset>0x0838</addressOffset>
        </register>
        <register>
          <name>SMHC_BGR</name>
          <description>SMHC Bus Gating Reset Register</description>
          <addressOffset>0x084C</addressOffset>
        </register>
        <register>
          <name>UART_BGR</name>
          <description>UART Bus Gating Reset Register</description>
          <addressOffset>0x090C</addressOffset>
        </register>
        <register>
          <name>TWI_BGR</name>
          <description>TWI Bus Gating Reset Register</description>
          <addressOffset>0x091C</addressOffset>
        </register>
        <register>
          <name>SPI0_CLK</name>
          <description>SPI0 Clock Register</description>
          <addressOffset>0x0940</addressOffset>
        </register>
        <register>
          <name>SPI1_CLK</name>
          <description>SPI1 Clock Register</description>
          <addressOffset>0x0944</addressOffset>
        </register>
        <register>
          <name>SPI_BGR</name>
          <description>SPI Bus Gating Reset Register</description>
          <addressOffset>0x096C</addressOffset>
        </register>
        <register>
          <name>EMAC_25M_CLK</name>
          <description>EMAC_25M Clock Register</description>
          <addressOffset>0x0970</addressOffset>
        </register>
        <register>
          <name>EMAC_BGR</name>
          <description>EMAC Bus Gating Reset Register</description>
          <addressOffset>0x097C</addressOffset>
        </register>
        <register>
          <name>IRTX_CLK</name>
          <description>IRTX Clock Register</description>
          <addressOffset>0x09C0</addressOffset>
        </register>
        <register>
          <name>IRTX_BGR</name>
          <description>IRTX Bus Gating Reset Register</description>
          <addressOffset>0x09CC</addressOffset>
        </register>
        <register>
          <name>GPADC_BGR</name>
          <description>GPADC Bus Gating Reset Register</description>
          <addressOffset>0x09EC</addressOffset>
        </register>
        <register>
          <name>THS_BGR</name>
          <description>THS Bus Gating Reset Register</description>
          <addressOffset>0x09FC</addressOffset>
        </register>
        <register>
          <name>I2S0_CLK</name>
          <description>I2S0 Clock Register</description>
          <addressOffset>0x0A10</addressOffset>
        </register>
        <register>
          <name>I2S1_CLK</name>
          <description>I2S1 Clock Register</description>
          <addressOffset>0x0A14</addressOffset>
        </register>
        <register>
          <name>I2S2_CLK</name>
          <description>I2S2 Clock Register</description>
          <addressOffset>0x0A18</addressOffset>
        </register>
        <register>
          <name>I2S2_ASRC_CLK</name>
          <description>I2S2_ASRC Clock Register</description>
          <addressOffset>0x0A1C</addressOffset>
        </register>
        <register>
          <name>I2S_BGR</name>
          <description>I2S Bus Gating Reset Register</description>
          <addressOffset>0x0A20</addressOffset>
        </register>
        <register>
          <name>OWA_TX_CLK</name>
          <description>OWA_TX Clock Register</description>
          <addressOffset>0x0A24</addressOffset>
        </register>
        <register>
          <name>OWA_RX_CLK</name>
          <description>OWA_RX Clock Register</description>
          <addressOffset>0x0A28</addressOffset>
        </register>
        <register>
          <name>OWA_BGR</name>
          <description>OWA Bus Gating Reset Register</description>
          <addressOffset>0x0A2C</addressOffset>
        </register>
        <register>
          <name>DMIC_CLK</name>
          <description>DMIC Clock Register</description>
          <addressOffset>0x0A40</addressOffset>
        </register>
        <register>
          <name>DMIC_BGR</name>
          <description>DMIC Bus Gating Reset Register</description>
          <addressOffset>0x0A4C</addressOffset>
        </register>
        <register>
          <name>AUDIO_CODEC_DAC_CLK</name>
          <description>AUDIO_CODEC_DAC Clock Register</description>
          <addressOffset>0x0A50</addressOffset>
        </register>
        <register>
          <name>AUDIO_CODEC_ADC_CLK</name>
          <description>AUDIO_CODEC_ADC Clock Register</description>
          <addressOffset>0x0A54</addressOffset>
        </register>
        <register>
          <name>AUDIO_CODEC_BGR</name>
          <description>AUDIO_CODEC Bus Gating Reset Register</description>
          <addressOffset>0x0A5C</addressOffset>
        </register>
        <register>
          <name>USB0_CLK</name>
          <description>USB0 Clock Register</description>
          <addressOffset>0x0A70</addressOffset>
        </register>
        <register>
          <name>USB1_CLK</name>
          <description>USB1 Clock Register</description>
          <addressOffset>0x0A74</addressOffset>
        </register>
        <register>
          <name>USB_BGR</name>
          <description>USB Bus Gating Reset Register</description>
          <addressOffset>0x0A8C</addressOffset>
        </register>
        <register>
          <name>DPSS_TOP_BGR</name>
          <description>DPSS_TOP Bus Gating Reset Register</description>
          <addressOffset>0x0ABC</addressOffset>
        </register>
        <register>
          <name>DSI_CLK</name>
          <description>DSI Clock Register</description>
          <addressOffset>0x0B24</addressOffset>
        </register>
        <register>
          <name>DSI_BGR</name>
          <description>DSI Bus Gating Reset Register</description>
          <addressOffset>0x0B4C</addressOffset>
        </register>
        <register>
          <name>TCONLCD_CLK</name>
          <description>TCONLCD Clock Register</description>
          <addressOffset>0x0B60</addressOffset>
        </register>
        <register>
          <name>TCONLCD_BGR</name>
          <description>TCONLCD Bus Gating Reset Register</description>
          <addressOffset>0x0B7C</addressOffset>
        </register>
        <register>
          <name>TCONTV_CLK</name>
          <description>TCONTV Clock Register</description>
          <addressOffset>0x0B80</addressOffset>
        </register>
        <register>
          <name>TCONTV_BGR</name>
          <description>TCONTV Bus Gating Reset Register</description>
          <addressOffset>0x0B9C</addressOffset>
        </register>
        <register>
          <name>LVDS_BGR</name>
          <description>LVDS Bus Gating Reset Register</description>
          <addressOffset>0x0BAC</addressOffset>
        </register>
        <register>
          <name>TVE_CLK</name>
          <description>TVE Clock Register</description>
          <addressOffset>0x0BB0</addressOffset>
        </register>
        <register>
          <name>TVE_BGR</name>
          <description>TVE Bus Gating Reset Register</description>
          <addressOffset>0x0BBC</addressOffset>
        </register>
        <register>
          <name>TVD_CLK</name>
          <description>TVD Clock Register</description>
          <addressOffset>0x0BC0</addressOffset>
        </register>
        <register>
          <name>TVD_BGR</name>
          <description>TVD Bus Gating Reset Register</description>
          <addressOffset>0x0BDC</addressOffset>
        </register>
        <register>
          <name>LEDC_CLK</name>
          <description>LEDC Clock Register</description>
          <addressOffset>0x0BF0</addressOffset>
        </register>
        <register>
          <name>LEDC_BGR</name>
          <description>LEDC Bus Gating Reset Register</description>
          <addressOffset>0x0BFC</addressOffset>
        </register>
        <register>
          <name>CSI_CLK</name>
          <description>CSI Clock Register</description>
          <addressOffset>0x0C04</addressOffset>
        </register>
        <register>
          <name>CSI_MASTER_CLK</name>
          <description>CSI Master Clock Register</description>
          <addressOffset>0x0C08</addressOffset>
        </register>
        <register>
          <name>CSI_BGR</name>
          <description>CSI Bus Gating Reset Register</description>
          <addressOffset>0x0C1C</addressOffset>
        </register>
        <register>
          <name>TPADC_CLK</name>
          <description>TPADC Clock Register</description>
          <addressOffset>0x0C50</addressOffset>
        </register>
        <register>
          <name>TPADC_BGR</name>
          <description>TPADC Bus Gating Reset Register</description>
          <addressOffset>0x0C5C</addressOffset>
        </register>
        <register>
          <name>DSP_CLK</name>
          <description>DSP Clock Register</description>
          <addressOffset>0x0C70</addressOffset>
        </register>
        <register>
          <name>DSP_BGR</name>
          <description>DSP Bus Gating Reset Register</description>
          <addressOffset>0x0C7C</addressOffset>
        </register>
        <register>
          <name>RISCV_CLK</name>
          <description>RISC-V Clock Register</description>
          <addressOffset>0x0D00</addressOffset>
        </register>
        <register>
          <name>RISCV_GATING</name>
          <description>RISC-V GATING Configuration Register</description>
          <addressOffset>0x0D04</addressOffset>
        </register>
        <register>
          <name>RISCV_CFG_BGR</name>
          <description>RISC-V_CFG Bus Gating Reset Register</description>
          <addressOffset>0x0D0C</addressOffset>
        </register>
        <register>
          <name>PLL_LOCK_DBG_CTRL</name>
          <description>PLL Lock Debug Control Register</description>
          <addressOffset>0x0F04</addressOffset>
        </register>
        <register>
          <name>FRE_DET_CTRL</name>
          <description>Frequency Detect Control Register</description>
          <addressOffset>0x0F08</addressOffset>
        </register>
        <register>
          <name>FRE_UP_LIM</name>
          <description>Frequency Up Limit Register</description>
          <addressOffset>0x0F0C</addressOffset>
        </register>
        <register>
          <name>FRE_DOWN_LIM</name>
          <description>Frequency Down Limit Register</description>
          <addressOffset>0x0F10</addressOffset>
        </register>
        <register>
          <name>CCU_FAN_GATE</name>
          <description>CCU FANOUT CLOCK GATE Register</description>
          <addressOffset>0x0F30</addressOffset>
        </register>
        <register>
          <name>CLK27M_FAN</name>
          <description>CLK27M FANOUT Register</description>
          <addressOffset>0x0F34</addressOffset>
        </register>
        <register>
          <name>PCLK_FAN</name>
          <description>PCLK FANOUT Register</description>
          <addressOffset>0x0F38</addressOffset>
        </register>
        <register>
          <name>CCU_FAN</name>
          <description>CCU FANOUT Register</description>
          <addressOffset>0x0F3C</addressOffset>
        </register>
      </registers>
    </peripheral>

    <peripheral>
      <name>SYS_CFG</name>
      <description>System Configuration</description>
      <groupName>System</groupName>
      <baseAddress>0x03000000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>DSP_BOOT_RAMMAP</name>
          <description>DSP Boot SRAM Remap Control Register</description>
          <addressOffset>0x0008</addressOffset>
        </register>
        <register>
          <name>VER</name>
          <description>Version Register</description>
          <addressOffset>0x0024</addressOffset>
        </register>
        <register>
          <name>EMAC_EPHY_CLK0</name>
          <description>EMAC-EPHY Clock Register 0</description>
          <addressOffset>0x0030</addressOffset>
        </register>
        <register>
          <name>SYS_LDO_CTRL</name>
          <description>System LDO Control Register</description>
          <addressOffset>0x0150</addressOffset>
        </register>
        <register>
          <name>RESCAL_CTRL</name>
          <description>Resistor Calibration Control Register</description>
          <addressOffset>0x0160</addressOffset>
        </register>
        <register>
          <name>RES240_CTRL</name>
          <description>240ohms Resistor Manual Control Register</description>
          <addressOffset>0x0168</addressOffset>
        </register>
        <register>
          <name>RESCAL_STATUS</name>
          <description>Resistor Calibration Status Register</description>
          <addressOffset>0x016C</addressOffset>
        </register>
      </registers>
    </peripheral>

    <peripheral>
      <name>RISCV_CFG</name>
      <description>RISC-V System Configuration</description>
      <groupName>System</groupName>
      <baseAddress>0x06010000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>RISCV_STA_ADD0_REG</name>
          <description>RISCV Start Address0 Register</description>
          <addressOffset>0x0004</addressOffset>
        </register>
        <register>
          <name>RISCV_STA_ADD1_REG</name>
          <description>RISCV Start Address1 Register</description>
          <addressOffset>0x0008</addressOffset>
        </register>
        <register>
          <name>RF1P_CFG_REG</name>
          <description>RF1P Configuration Register</description>
          <addressOffset>0x0010</addressOffset>
        </register>
        <register>
          <name>ROM_CFG_REG</name>
          <description>ROM Configuration Register</description>
          <addressOffset>0x001C</addressOffset>
        </register>
        <register>
          <name>WAKEUP_EN_REG</name>
          <description>Wakeup Enable Register</description>
          <addressOffset>0x0020</addressOffset>
        </register>
        <register>
          <name>WAKEUP_MASK0_REG</name>
          <description>Wakeup Mask0 Register</description>
          <addressOffset>0x0024</addressOffset>
        </register>
        <register>
          <name>WAKEUP_MASK1_REG</name>
          <description>Wakeup Mask1 Register</description>
          <addressOffset>0x0028</addressOffset>
        </register>
        <register>
          <name>WAKEUP_MASK2_REG</name>
          <description>Wakeup Mask2 Register</description>
          <addressOffset>0x002C</addressOffset>
        </register>
        <register>
          <name>WAKEUP_MASK3_REG</name>
          <description>Wakeup Mask3 Register</description>
          <addressOffset>0x0030</addressOffset>
        </register>
        <register>
          <name>WAKEUP_MASK4_REG</name>
          <description>Wakeup Mask4 Register</description>
          <addressOffset>0x0034</addressOffset>
        </register>
        <register>
          <name>TS_TMODE_SEL_REG</name>
          <description>Timestamp Test Mode Select Register</description>
          <addressOffset>0x0040</addressOffset>
        </register>
        <register>
          <name>SRAM_ADDR_TWIST_REG</name>
          <description>SRAM Address Twist Register</description>
          <addressOffset>0x0044</addressOffset>
        </register>
        <register>
          <name>WORK_MODE_REG</name>
          <description>Work Mode Register</description>
          <addressOffset>0x0048</addressOffset>
        </register>
        <register>
          <name>RETITE_PC0_REG</name>
          <description>Retire PC0 Register</description>
          <addressOffset>0x0050</addressOffset>
        </register>
        <register>
          <name>RETITE_PC1_REG</name>
          <description>Retire PC1 Register</description>
          <addressOffset>0x0054</addressOffset>
        </register>
        <register>
          <name>IRQ_MODE0_REG</name>
          <description>IRQ Mode0 Register</description>
          <addressOffset>0x0060</addressOffset>
        </register>
        <register>
          <name>IRQ_MODE1_REG</name>
          <description>IRQ Mode1 Register</description>
          <addressOffset>0x0064</addressOffset>
        </register>
        <register>
          <name>IRQ_MODE2_REG</name>
          <description>IRQ Mode2 Register</description>
          <addressOffset>0x0068</addressOffset>
        </register>
        <register>
          <name>IRQ_MODE3_REG</name>
          <description>IRQ Mode3 Register</description>
          <addressOffset>0x006C</addressOffset>
        </register>
        <register>
          <name>IRQ_MODE4_REG</name>
          <description>IRQ Mode4 Register</description>
          <addressOffset>0x0070</addressOffset>
        </register>
        <register>
          <name>RISCV_AXI_PMU_CTRL</name>
          <description>RISCV AXI PMU Control Register</description>
          <addressOffset>0x0104</addressOffset>
        </register>
        <register>
          <name>RISCV_AXI_PMU_PRD</name>
          <description>RISCV AXI PMU Period Register</description>
          <addressOffset>0x0108</addressOffset>
        </register>
        <register>
          <name>RISCV_AXI_PMU_LAT_RD</name>
          <description>RISCV AXI PMU Read Latency Register</description>
          <addressOffset>0x010C</addressOffset>
        </register>
        <register>
          <name>RISCV_AXI_PMU_LAT_WR</name>
          <description>RISCV AXI PMU Write Latency Register</description>
          <addressOffset>0x0110</addressOffset>
        </register>
        <register>
          <name>RISCV_AXI_PMU_REQ_RD</name>
          <description>RISCV AXI PMU Read Request Register</description>
          <addressOffset>0x0114</addressOffset>
        </register>
        <register>
          <name>RISCV_AXI_PMU_REQ_WR</name>
          <description>RISCV AXI PMU Write Request Register</description>
          <addressOffset>0x0118</addressOffset>
        </register>
        <register>
          <name>RISCV_AXI_PMU_BW_RD</name>
          <description>RISCV AXI PMU Read Bandwidth Register</description>
          <addressOffset>0x011C</addressOffset>
        </register>
        <register>
          <name>RISCV_AXI_PMU_BW_WR</name>
          <description>RISCV AXI PMU Write Bandwidth Register</description>
          <addressOffset>0x0120</addressOffset>
        </register>
      </registers>
    </peripheral>

    <peripheral>
      <name>CLINT</name>
      <description>Core-Local Interruptor</description>
      <groupName>System</groupName>
      <baseAddress>0x14000000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x10000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>msip</name>
          <description>MSIP Register for hart 0</description>
          <addressOffset>0x0000</addressOffset>
          <writeConstraint>
            <range>
              <minimum>0</minimum>
              <maximum>1</maximum>
            </range>
          </writeConstraint>
        </register>
        <register>
          <name>mtimecmpl</name>
          <description>MTIMECMPL Register for hart 0</description>
          <addressOffset>0x4000</addressOffset>
        </register>
        <register>
          <name>mtimecmph</name>
          <description>MTIMECMPH Register for hart 0</description>
          <addressOffset>0x4004</addressOffset>
        </register>
        <register>
          <name>mtime</name>
          <description>MTIME\n\nREF: opensbi</description>
          <addressOffset>0xBFF8</addressOffset>
          <size>64</size>
          <access>read-only</access>
        </register>
        <register>
          <name>ssip</name>
          <description>SSIP Register for hart 0</description>
          <addressOffset>0xC000</addressOffset>
          <writeConstraint>
            <range>
              <minimum>0</minimum>
              <maximum>1</maximum>
            </range>
          </writeConstraint>
        </register>
        <register>
          <name>stimecmpl</name>
          <description>STIMECMPL Register for hart 0</description>
          <addressOffset>0xD000</addressOffset>
        </register>
        <register>
          <name>stimecmph</name>
          <description>STIMECMPH Register for hart 0</description>
          <addressOffset>0xD004</addressOffset>
        </register>
      </registers>
    </peripheral>

    <peripheral>
      <name>TIMER</name>
      <description>Timer Module, includes timer0, timer1, watchdog and audio video synchronization</description>
      <groupName>System</groupName>
      <baseAddress>0x02050000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>TIMER0</name>
        <value>75</value>
      </interrupt>
      <interrupt>
        <name>TIMER1</name>
        <value>76</value>
      </interrupt>
      <interrupt>
        <name>WATCHDOG</name>
        <value>79</value>
      </interrupt>
      <registers>
        <register>
          <name>tmr_irq_en</name>
          <description>Timer IRQ Enable Register</description>
          <addressOffset>0x0000</addressOffset>
          <fields>
            <field>
              <name>tmr1_irq_en</name>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tmr0_irq_en</name>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>tmr_irq_sta</name>
          <description>Timer Status Register</description>
          <addressOffset>0x0004</addressOffset>
          <fields>
            <field>
              <name>tmr1_irq_pend</name>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_effect</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pending</name>
                  <description>Indicates that the interval value of the timer 1 is reached. Write 1 to clear the pending status.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tmr0_irq_pend</name>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_effect</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pending</name>
                  <description>Indicates that the interval value of the timer 0 is reached. Write 1 to clear the pending status.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <dim>2</dim>
          <dimIncrement>0x10</dimIncrement>
          <name>tmr%s_ctrl</name>
          <description>Timer IRQ Enable Register</description>
          <addressOffset>0x0010</addressOffset>
          <fields>
            <field>
              <name>tmr_mode</name>
              <bitRange>[7:7]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>periodic</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>single_counting</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tmr_clk_pres</name>
              <bitRange>[6:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>P1</name>
                  <value>0b000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P2</name>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P4</name>
                  <value>0b010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P8</name>
                  <value>0b011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P16</name>
                  <value>0b100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P32</name>
                  <value>0b101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P64</name>
                  <value>0b110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P128</name>
                  <value>0b111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tmr_clk_src</name>
              <bitRange>[3:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>losc</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>osc24_m</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tmr_reload</name>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_effect</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>reload</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tmr_en</name>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>stop_pause</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>start</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <dim>2</dim>
          <dimIncrement>0x10</dimIncrement>
          <name>tmr%s_intv_value</name>
          <description>Timer Interval Value Register</description>
          <addressOffset>0x0014</addressOffset>
        </register>
        <register>
          <dim>2</dim>
          <dimIncrement>0x10</dimIncrement>
          <name>tmr%s_cur_value</name>
          <description>Timer Current Value Register</description>
          <addressOffset>0x0018</addressOffset>
        </register>
        <register>
          <name>wdog_irq_en</name>
          <description>Watchdog IRQ Enable Register</description>
          <addressOffset>0x00A0</addressOffset>
          <fields>
            <field>
              <name>wdog_irq_en</name>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>wdog_irq_sta</name>
          <description>Watchdog Status Register</description>
          <addressOffset>0x00A4</addressOffset>
          <fields>
            <field>
              <name>wdog_irq_pend</name>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_effect</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pending</name>
                  <description>Indicates that the interval value of the watchdog is reached.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>wdog_soft_rst</name>
          <description>Watchdog Software Reset Register</description>
          <addressOffset>0x00A8</addressOffset>
        </register>
        <register>
          <name>wdog_ctrl</name>
          <description>Watchdog Control Register</description>
          <addressOffset>0x00B0</addressOffset>
        </register>
        <register>
          <name>wdog_cfg</name>
          <description>Watchdog Configuration Register</description>
          <addressOffset>0x00B4</addressOffset>
        </register>
        <register>
          <name>wdog_mode</name>
          <description>Watchdog Mode Register</description>
          <addressOffset>0x00B8</addressOffset>
        </register>
        <register>
          <name>wdog_output_cfg</name>
          <description>Watchdog Output Configuration Register</description>
          <addressOffset>0x00BC</addressOffset>
        </register>
        <register>
          <name>avs_cnt_ctl</name>
          <description>AVS Counter Control Register</description>
          <addressOffset>0x00C0</addressOffset>
        </register>
        <register>
          <name>avs_cnt0</name>
          <description>AVS Counter 0 Register</description>
          <addressOffset>0x00C4</addressOffset>
        </register>
        <register>
          <name>avs_cnt1</name>
          <description>AVS Counter 1 Register</description>
          <addressOffset>0x00C8</addressOffset>
        </register>
        <register>
          <name>avs_cnt_div</name>
          <description>AVS Counter Divisor Register</description>
          <addressOffset>0x00CC</addressOffset>
        </register>
      </registers>
    </peripheral>

    <peripheral>
      <name>HSTimer</name>
      <description>High Speed Timer</description>
      <groupName>System</groupName>
      <baseAddress>0x03008000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>HSTIMER0</name>
        <value>71</value>
      </interrupt>
      <interrupt>
        <name>HSTIMER1</name>
        <value>72</value>
      </interrupt>
      <registers>
        <register>
          <name>HS_TMR_IRQ_EN</name>
          <description>HS Timer IRQ Enable Register</description>
          <addressOffset>0x0000</addressOffset>
        </register>
        <register>
          <name>HS_TMR_IRQ_STAS</name>
          <description>HS Timer Status Register</description>
          <addressOffset>0x0004</addressOffset>
        </register>
        <register>
          <name>HS_TMR0_CTRL</name>
          <description>HS Timer0 Control Register</description>
          <addressOffset>0x0020</addressOffset>
        </register>
        <register>
          <name>HS_TMR0_INTV_LO</name>
          <description>HS Timer0 Interval Value Low Register</description>
          <addressOffset>0x0024</addressOffset>
        </register>
        <register>
          <name>HS_TMR0_INTV_HI</name>
          <description>HS Timer0 Interval Value High Register</description>
          <addressOffset>0x0028</addressOffset>
        </register>
        <register>
          <name>HS_TMR0_CURNT_LO</name>
          <description>HS Timer0 Current Value Low Register</description>
          <addressOffset>0x002C</addressOffset>
        </register>
        <register>
          <name>HS_TMR0_CURNT_HI</name>
          <description>HS Timer0 Current Value High Register</description>
          <addressOffset>0x0030</addressOffset>
        </register>
        <register>
          <name>HS_TMR1_CTRL</name>
          <description>HS Timer1 Control Register</description>
          <addressOffset>0x0040</addressOffset>
        </register>
        <register>
          <name>HS_TMR1_INTV_LO</name>
          <description>HS Timer1 Interval Value Low Register</description>
          <addressOffset>0x0044</addressOffset>
        </register>
        <register>
          <name>HS_TMR1_INTV_HI</name>
          <description>HS Timer1 Interval Value High Register</description>
          <addressOffset>0x0048</addressOffset>
        </register>
        <register>
          <name>HS_TMR1_CURNT_LO</name>
          <description>HS Timer1 Current Value Low Register</description>
          <addressOffset>0x004C</addressOffset>
        </register>
        <register>
          <name>HS_TMR1_CURNT_HI</name>
          <description>HS Timer1 Current Value High Register</description>
          <addressOffset>0x0050</addressOffset>
        </register>
      </registers>
    </peripheral>

    <peripheral>
      <name>PLIC</name>
      <description>Platform Level Interrupt Control</description>
      <groupName>System</groupName>
      <baseAddress>0x10000000</baseAddress>
      <registers>
        <register>
          <dim>256</dim>
          <dimIncrement>0x4</dimIncrement>
          <name>prio[%s]</name>
          <description>Interrupt Priority Register</description>
          <addressOffset>0x000000</addressOffset>
          <fields>
            <field>
              <name>priority</name>
              <lsb>0</lsb>
              <msb>4</msb>
              <enumeratedValues>
                <enumeratedValue>
                  <name>P0</name>
                  <description>Priority 0 (never interrupt)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P1</name>
                  <description>Priority 1</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P2</name>
                  <description>Priority 2</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P3</name>
                  <description>Priority 3</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P4</name>
                  <description>Priority 4</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P5</name>
                  <description>Priority 5</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P6</name>
                  <description>Priority 6</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P7</name>
                  <description>Priority 7</description>
                  <value>7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P8</name>
                  <description>Priority 8</description>
                  <value>8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P9</name>
                  <description>Priority 9</description>
                  <value>9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P10</name>
                  <description>Priority 10</description>
                  <value>10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P11</name>
                  <description>Priority 11</description>
                  <value>11</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P12</name>
                  <description>Priority 12</description>
                  <value>12</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P13</name>
                  <description>Priority 13</description>
                  <value>13</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P14</name>
                  <description>Priority 14</description>
                  <value>14</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P15</name>
                  <description>Priority 15</description>
                  <value>15</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P16</name>
                  <description>Priority 16</description>
                  <value>16</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P17</name>
                  <description>Priority 17</description>
                  <value>17</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P18</name>
                  <description>Priority 18</description>
                  <value>18</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P19</name>
                  <description>Priority 19</description>
                  <value>19</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P20</name>
                  <description>Priority 20</description>
                  <value>20</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P21</name>
                  <description>Priority 21</description>
                  <value>21</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P22</name>
                  <description>Priority 22</description>
                  <value>22</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P23</name>
                  <description>Priority 23</description>
                  <value>23</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P24</name>
                  <description>Priority 24</description>
                  <value>24</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P25</name>
                  <description>Priority 25</description>
                  <value>25</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P26</name>
                  <description>Priority 26</description>
                  <value>26</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P27</name>
                  <description>Priority 27</description>
                  <value>27</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P28</name>
                  <description>Priority 28</description>
                  <value>28</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P29</name>
                  <description>Priority 29</description>
                  <value>29</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P30</name>
                  <description>Priority 30</description>
                  <value>30</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P31</name>
                  <description>Priority 31</description>
                  <value>31</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <dim>9</dim>
          <dimIncrement>0x4</dimIncrement>
          <name>ip[%s]</name>
          <description>Interrupt Pending Register</description>
          <addressOffset>0x001000</addressOffset>
        </register>
        <register>
          <dim>9</dim>
          <dimIncrement>0x04</dimIncrement>
          <name>mie[%s]</name>
          <description>Machine Mode Interrupt Enable Register</description>
          <addressOffset>0x002000</addressOffset>
        </register>
        <register>
          <dim>9</dim>
          <dimIncrement>0x04</dimIncrement>
          <name>sie[%s]</name>
          <description>Supervisor Mode Interrupt Enable Register</description>
          <addressOffset>0x002080</addressOffset>
        </register>
        <register>
          <name>ctrl</name>
          <description>Control Register</description>
          <addressOffset>0x1FFFFC</addressOffset>
          <fields>
            <field>
              <name>ctrl</name>
              <description>PLIC Control</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>m</name>
                  <description>Only the machine mode can access to all registers in PLIC. Supervisor mode can only access the interrupt threshold register and the interrupt response/completion register.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ms</name>
                  <description>The machine mode and the supervisor mode can access all registers. CTRL is accessible only in the machine mode.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>mth</name>
          <description>Machine Mode Priority Threshold Register</description>
          <addressOffset>0x200000</addressOffset>
          <fields>
            <field>
              <name>priority</name>
              <lsb>0</lsb>
              <msb>4</msb>
              <enumeratedValues>
                <enumeratedValue>
                  <name>P0</name>
                  <description>Priority 0 (never interrupt)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P1</name>
                  <description>Priority 1</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P2</name>
                  <description>Priority 2</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P3</name>
                  <description>Priority 3</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P4</name>
                  <description>Priority 4</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P5</name>
                  <description>Priority 5</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P6</name>
                  <description>Priority 6</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P7</name>
                  <description>Priority 7</description>
                  <value>7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P8</name>
                  <description>Priority 8</description>
                  <value>8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P9</name>
                  <description>Priority 9</description>
                  <value>9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P10</name>
                  <description>Priority 10</description>
                  <value>10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P11</name>
                  <description>Priority 11</description>
                  <value>11</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P12</name>
                  <description>Priority 12</description>
                  <value>12</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P13</name>
                  <description>Priority 13</description>
                  <value>13</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P14</name>
                  <description>Priority 14</description>
                  <value>14</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P15</name>
                  <description>Priority 15</description>
                  <value>15</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P16</name>
                  <description>Priority 16</description>
                  <value>16</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P17</name>
                  <description>Priority 17</description>
                  <value>17</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P18</name>
                  <description>Priority 18</description>
                  <value>18</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P19</name>
                  <description>Priority 19</description>
                  <value>19</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P20</name>
                  <description>Priority 20</description>
                  <value>20</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P21</name>
                  <description>Priority 21</description>
                  <value>21</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P22</name>
                  <description>Priority 22</description>
                  <value>22</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P23</name>
                  <description>Priority 23</description>
                  <value>23</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P24</name>
                  <description>Priority 24</description>
                  <value>24</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P25</name>
                  <description>Priority 25</description>
                  <value>25</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P26</name>
                  <description>Priority 26</description>
                  <value>26</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P27</name>
                  <description>Priority 27</description>
                  <value>27</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P28</name>
                  <description>Priority 28</description>
                  <value>28</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P29</name>
                  <description>Priority 29</description>
                  <value>29</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P30</name>
                  <description>Priority 30</description>
                  <value>30</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P31</name>
                  <description>Priority 31</description>
                  <value>31</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>mclaim</name>
          <description>Machine Mode Claim/Complete Register</description>
          <addressOffset>0x200004</addressOffset>
          <fields>
            <field>
              <name>mclaim</name>
              <bitRange>[9:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>sth</name>
          <description>Supervisor Mode Priority Threshold Register</description>
          <addressOffset>0x201000</addressOffset>
          <fields>
            <field>
              <name>priority</name>
              <lsb>0</lsb>
              <msb>4</msb>
              <enumeratedValues>
                <enumeratedValue>
                  <name>P0</name>
                  <description>Priority 0 (never interrupt)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P1</name>
                  <description>Priority 1</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P2</name>
                  <description>Priority 2</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P3</name>
                  <description>Priority 3</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P4</name>
                  <description>Priority 4</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P5</name>
                  <description>Priority 5</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P6</name>
                  <description>Priority 6</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P7</name>
                  <description>Priority 7</description>
                  <value>7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P8</name>
                  <description>Priority 8</description>
                  <value>8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P9</name>
                  <description>Priority 9</description>
                  <value>9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P10</name>
                  <description>Priority 10</description>
                  <value>10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P11</name>
                  <description>Priority 11</description>
                  <value>11</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P12</name>
                  <description>Priority 12</description>
                  <value>12</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P13</name>
                  <description>Priority 13</description>
                  <value>13</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P14</name>
                  <description>Priority 14</description>
                  <value>14</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P15</name>
                  <description>Priority 15</description>
                  <value>15</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P16</name>
                  <description>Priority 16</description>
                  <value>16</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P17</name>
                  <description>Priority 17</description>
                  <value>17</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P18</name>
                  <description>Priority 18</description>
                  <value>18</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P19</name>
                  <description>Priority 19</description>
                  <value>19</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P20</name>
                  <description>Priority 20</description>
                  <value>20</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P21</name>
                  <description>Priority 21</description>
                  <value>21</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P22</name>
                  <description>Priority 22</description>
                  <value>22</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P23</name>
                  <description>Priority 23</description>
                  <value>23</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P24</name>
                  <description>Priority 24</description>
                  <value>24</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P25</name>
                  <description>Priority 25</description>
                  <value>25</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P26</name>
                  <description>Priority 26</description>
                  <value>26</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P27</name>
                  <description>Priority 27</description>
                  <value>27</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P28</name>
                  <description>Priority 28</description>
                  <value>28</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P29</name>
                  <description>Priority 29</description>
                  <value>29</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P30</name>
                  <description>Priority 30</description>
                  <value>30</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P31</name>
                  <description>Priority 31</description>
                  <value>31</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>sclaim</name>
          <description>Supervisor Mode Claim/Complete Register</description>
          <addressOffset>0x201004</addressOffset>
          <fields>
            <field>
              <name>sclaim</name>
              <bitRange>[9:0]</bitRange>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>

    <peripheral>
      <name>DMAC</name>
      <description>Direct Memory Access Controller</description>
      <groupName>System</groupName>
      <baseAddress>0x03002000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>DMAC_NS</name>
        <value>66</value>
      </interrupt>
      <registers>
        <register>
          <name>DMAC_IRQ_EN_REG0</name>
          <description>DMAC IRQ Enable Register 0</description>
          <addressOffset>0x0000</addressOffset>
        </register>
        <register>
          <name>DMAC_IRQ_EN_REG1</name>
          <description>DMAC IRQ Enable Register 1</description>
          <addressOffset>0x0004</addressOffset>
        </register>
        <register>
          <name>DMAC_IRQ_PEND_REG0</name>
          <description>DMAC IRQ Pending Register 0</description>
          <addressOffset>0x0010</addressOffset>
        </register>
        <register>
          <name>DMAC_IRQ_PEND_REG1</name>
          <description>DMAC IRQ Pending Register 1</description>
          <addressOffset>0x0014</addressOffset>
        </register>
        <register>
          <name>DMAC_AUTO_GATE_REG</name>
          <description>DMAC Auto Gating Register</description>
          <addressOffset>0x0028</addressOffset>
        </register>
        <register>
          <name>DMAC_STA_REG</name>
          <description>DMAC Status Register</description>
          <addressOffset>0x0030</addressOffset>
        </register>
        <register>
          <dim>16</dim>
          <dimIncrement>0x0040</dimIncrement>
          <name>DMAC_EN_REG%s</name>
          <description>DMAC Channel Enable Register</description>
          <addressOffset>0x0100</addressOffset>
        </register>
        <register>
          <dim>16</dim>
          <dimIncrement>0x0040</dimIncrement>
          <name>DMAC_PAU_REG%s</name>
          <description>DMAC Channel Pause Register</description>
          <addressOffset>0x0104</addressOffset>
        </register>
        <register>
          <dim>16</dim>
          <dimIncrement>0x0040</dimIncrement>
          <name>DMAC_DESC_ADDR_REG%s</name>
          <description>DMAC Channel Start Address Register</description>
          <addressOffset>0x0108</addressOffset>
        </register>
        <register>
          <dim>16</dim>
          <dimIncrement>0x0040</dimIncrement>
          <name>DMAC_CFG_REG%s</name>
          <description>DMAC Channel Configuration Register</description>
          <addressOffset>0x010C</addressOffset>
        </register>
        <register>
          <dim>16</dim>
          <dimIncrement>0x0040</dimIncrement>
          <name>DMAC_CUR_SRC_REG%s</name>
          <description>DMAC Channel Current Source Register</description>
          <addressOffset>0x0110</addressOffset>
        </register>
        <register>
          <dim>16</dim>
          <dimIncrement>0x0040</dimIncrement>
          <name>DMAC_CUR_DEST_REG%s</name>
          <description>DMAC Channel Current Destination Register</description>
          <addressOffset>0x0114</addressOffset>
        </register>
        <register>
          <dim>16</dim>
          <dimIncrement>0x0040</dimIncrement>
          <name>DMAC_BCNT_LEFT_REG%s</name>
          <description>DMAC Channel Byte Counter Left Register</description>
          <addressOffset>0x0118</addressOffset>
        </register>
        <register>
          <dim>16</dim>
          <dimIncrement>0x0040</dimIncrement>
          <name>DMAC_PARA_REG%s</name>
          <description>DMAC Channel Parameter Register</description>
          <addressOffset>0x011C</addressOffset>
        </register>
        <register>
          <dim>16</dim>
          <dimIncrement>0x0040</dimIncrement>
          <name>DMAC_MODE_REG%s</name>
          <description>DMAC Mode Register</description>
          <addressOffset>0x0128</addressOffset>
        </register>
        <register>
          <dim>16</dim>
          <dimIncrement>0x0040</dimIncrement>
          <name>DMAC_FDESC_ADDR_REG%s</name>
          <description>DMAC Former Descriptor Address Register</description>
          <addressOffset>0x012C</addressOffset>
        </register>
        <register>
          <dim>16</dim>
          <dimIncrement>0x0040</dimIncrement>
          <name>DMAC_PKG_NUM_REG%s</name>
          <description>DMAC Package Number Register</description>
          <addressOffset>0x0130</addressOffset>
        </register>
      </registers>
    </peripheral>

    <peripheral>
      <name>THC</name>
      <description>Thermal Sensor Controller</description>
      <groupName>System</groupName>
      <baseAddress>0x02009400</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x400</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>THS</name>
        <value>74</value>
      </interrupt>
      <registers>
        <register>
          <name>THS_CTRL</name>
          <description>THS Control Register</description>
          <addressOffset>0x0000</addressOffset>
        </register>
        <register>
          <name>THS_EN</name>
          <description>THS Enable Register</description>
          <addressOffset>0x0004</addressOffset>
        </register>
        <register>
          <name>THS_PER</name>
          <description>THS Period Control Register</description>
          <addressOffset>0x0008</addressOffset>
        </register>
        <register>
          <name>THS_DATA_INTC</name>
          <description>THS Data Interrupt Control Register</description>
          <addressOffset>0x0010</addressOffset>
        </register>
        <register>
          <name>THS_SHUT_INTC</name>
          <description>THS Shut Interrupt Control Register</description>
          <addressOffset>0x0014</addressOffset>
        </register>
        <register>
          <name>THS_ALARM_INTC</name>
          <description>THS Alarm Interrupt Control Register</description>
          <addressOffset>0x0018</addressOffset>
        </register>
        <register>
          <name>THS_DATA_INTS</name>
          <description>THS Data Interrupt Status Register</description>
          <addressOffset>0x0020</addressOffset>
        </register>
        <register>
          <name>THS_SHUT_INTS</name>
          <description>THS Shut Interrupt Status Register</description>
          <addressOffset>0x0024</addressOffset>
        </register>
        <register>
          <name>THS_ALARMO_INTS</name>
          <description>THS Alarm off Interrupt Status Register</description>
          <addressOffset>0x0028</addressOffset>
        </register>
        <register>
          <name>THS_ALARM_INTS</name>
          <description>THS Alarm Interrupt Status Register</description>
          <addressOffset>0x002C</addressOffset>
        </register>
        <register>
          <name>THS_FILTER</name>
          <description>THS Median Filter Control Register</description>
          <addressOffset>0x0030</addressOffset>
        </register>
        <register>
          <name>THS_ALARM_CTRL</name>
          <description>THS Alarm Threshold Control Register</description>
          <addressOffset>0x0040</addressOffset>
        </register>
        <register>
          <name>THS_SHUTDOWN_CTRL</name>
          <description>THS Shutdown Threshold Control Register</description>
          <addressOffset>0x0080</addressOffset>
        </register>
        <register>
          <name>THS_CDATA</name>
          <description>THS Calibration Data</description>
          <addressOffset>0x00A0</addressOffset>
        </register>
        <register>
          <name>THS_DATA</name>
          <description>THS Data Register</description>
          <addressOffset>0x00C0</addressOffset>
        </register>
      </registers>
    </peripheral>

    <peripheral>
      <name>IOMMU</name>
      <description>I/O Memory Management Unit</description>
      <groupName>System</groupName>
      <baseAddress>0x02010000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x10000</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>IOMMU</name>
        <value>80</value>
      </interrupt>
      <registers>
        <register>
          <name>IOMMU_RESET_REG</name>
          <description>IOMMU Reset Register</description>
          <addressOffset>0x0010</addressOffset>
        </register>
        <register>
          <name>IOMMU_ENABLE_REG</name>
          <description>IOMMU Enable Register</description>
          <addressOffset>0x0020</addressOffset>
        </register>
        <register>
          <name>IOMMU_BYPASS_REG</name>
          <description>IOMMU Bypass Register</description>
          <addressOffset>0x0030</addressOffset>
        </register>
        <register>
          <name>IOMMU_AUTO_GATING_REG</name>
          <description>IOMMU Auto Gating Register</description>
          <addressOffset>0x0040</addressOffset>
        </register>
        <register>
          <name>IOMMU_WBUF_CTRL_REG</name>
          <description>IOMMU Write Buffer Control Register</description>
          <addressOffset>0x0044</addressOffset>
        </register>
        <register>
          <name>IOMMU_OOO_CTRL_REG</name>
          <description>IOMMU Out of Order Control Register</description>
          <addressOffset>0x0048</addressOffset>
        </register>
        <register>
          <name>IOMMU_4KB_BDY_PRT_CTRL_REG</name>
          <description>IOMMU 4KB Boundary Protect Control Register</description>
          <addressOffset>0x004C</addressOffset>
        </register>
        <register>
          <name>IOMMU_TTB_REG</name>
          <description>IOMMU Translation Table Base Register</description>
          <addressOffset>0x0050</addressOffset>
        </register>
        <register>
          <name>IOMMU_TLB_ENABLE_REG</name>
          <description>IOMMU TLB Enable Register</description>
          <addressOffset>0x0060</addressOffset>
        </register>
        <register>
          <name>IOMMU_TLB_PREFETCH_REG</name>
          <description>IOMMU TLB Prefetch Register</description>
          <addressOffset>0x0070</addressOffset>
        </register>
        <register>
          <name>IOMMU_TLB_FLUSH_ENABLE_REG</name>
          <description>IOMMU TLB Flush Enable Register</description>
          <addressOffset>0x0080</addressOffset>
        </register>
        <register>
          <name>IOMMU_TLB_IVLD_MODE_SEL_REG</name>
          <description>IOMMU TLB Invalidation Mode Select Register</description>
          <addressOffset>0x0084</addressOffset>
        </register>
        <register>
          <name>IOMMU_TLB_IVLD_STA_ADDR_REG</name>
          <description>IOMMU TLB Invalidation Start Address Register</description>
          <addressOffset>0x0088</addressOffset>
        </register>
        <register>
          <name>IOMMU_TLB_IVLD_END_ADDR_REG</name>
          <description>IOMMU TLB Invalidation End Address Register</description>
          <addressOffset>0x008C</addressOffset>
        </register>
        <register>
          <name>IOMMU_TLB_IVLD_ADDR_REG</name>
          <description>IOMMU TLB Invalidation Address Register</description>
          <addressOffset>0x0090</addressOffset>
        </register>
        <register>
          <name>IOMMU_TLB_IVLD_ADDR_MASK_REG</name>
          <description>IOMMU TLB Invalidation Address Mask Register</description>
          <addressOffset>0x0094</addressOffset>
        </register>
        <register>
          <name>IOMMU_TLB_IVLD_ENABLE_REG</name>
          <description>IOMMU TLB Invalidation Enable Register</description>
          <addressOffset>0x0098</addressOffset>
        </register>
        <register>
          <name>IOMMU_PC_IVLD_MODE_SEL_REG</name>
          <description>IOMMU PC Invalidation Mode Select Register</description>
          <addressOffset>0x009C</addressOffset>
        </register>
        <register>
          <name>IOMMU_PC_IVLD_ADDR_REG</name>
          <description>IOMMU PC Invalidation Address Register</description>
          <addressOffset>0x00A0</addressOffset>
        </register>
        <register>
          <name>IOMMU_PC_IVLD_STA_ADDR_REG</name>
          <description>IOMMU PC Invalidation Start Address Register</description>
          <addressOffset>0x00A4</addressOffset>
        </register>
        <register>
          <name>IOMMU_PC_IVLD_ENABLE_REG</name>
          <description>IOMMU PC Invalidation Enable Register</description>
          <addressOffset>0x00A8</addressOffset>
        </register>
        <register>
          <name>IOMMU_PC_IVLD_END_ADDR_REG</name>
          <description>IOMMU PC Invalidation End Address Register</description>
          <addressOffset>0x00AC</addressOffset>
        </register>
        <register>
          <name>IOMMU_DM_AUT_CTRL0_REG</name>
          <description>IOMMU Domain Authority Control 0 Register</description>
          <addressOffset>0x00B0</addressOffset>
        </register>
        <register>
          <name>IOMMU_DM_AUT_CTRL1_REG</name>
          <description>IOMMU Domain Authority Control 1 Register</description>
          <addressOffset>0x00B4</addressOffset>
        </register>
        <register>
          <name>IOMMU_DM_AUT_CTRL2_REG</name>
          <description>IOMMU Domain Authority Control 2 Register</description>
          <addressOffset>0x00B8</addressOffset>
        </register>
        <register>
          <name>IOMMU_DM_AUT_CTRL3_REG</name>
          <description>IOMMU Domain Authority Control 3 Register</description>
          <addressOffset>0x00BC</addressOffset>
        </register>
        <register>
          <name>IOMMU_DM_AUT_CTRL4_REG</name>
          <description>IOMMU Domain Authority Control 4 Register</description>
          <addressOffset>0x00C0</addressOffset>
        </register>
        <register>
          <name>IOMMU_DM_AUT_CTRL5_REG</name>
          <description>IOMMU Domain Authority Control 5 Register</description>
          <addressOffset>0x00C4</addressOffset>
        </register>
        <register>
          <name>IOMMU_DM_AUT_CTRL6_REG</name>
          <description>IOMMU Domain Authority Control 6 Register</description>
          <addressOffset>0x00C8</addressOffset>
        </register>
        <register>
          <name>IOMMU_DM_AUT_CTRL7_REG</name>
          <description>IOMMU Domain Authority Control 7 Register</description>
          <addressOffset>0x00CC</addressOffset>
        </register>
        <register>
          <name>IOMMU_DM_AUT_OVWT_REG</name>
          <description>IOMMU Domain Authority Overwrite Register</description>
          <addressOffset>0x00D0</addressOffset>
        </register>
        <register>
          <name>IOMMU_INT_ENABLE_REG</name>
          <description>IOMMU Interrupt Enable Register</description>
          <addressOffset>0x0100</addressOffset>
        </register>
        <register>
          <name>IOMMU_INT_CLR_REG</name>
          <description>IOMMU Interrupt Clear Register</description>
          <addressOffset>0x0104</addressOffset>
        </register>
        <register>
          <name>IOMMU_INT_STA_REG</name>
          <description>IOMMU Interrupt Status Register</description>
          <addressOffset>0x0108</addressOffset>
        </register>
        <register>
          <name>IOMMU_INT_ERR_ADDR0_REG</name>
          <description>IOMMU Interrupt Error Address 0</description>
          <addressOffset>0x0110</addressOffset>
        </register>
        <register>
          <name>IOMMU_INT_ERR_ADDR1_REG</name>
          <description>IOMMU Interrupt Error Address 1</description>
          <addressOffset>0x0114</addressOffset>
        </register>
        <register>
          <name>IOMMU_INT_ERR_ADDR2_REG</name>
          <description>IOMMU Interrupt Error Address 2</description>
          <addressOffset>0x0118</addressOffset>
        </register>
        <register>
          <name>IOMMU_INT_ERR_ADDR3_REG</name>
          <description>IOMMU Interrupt Error Address 3</description>
          <addressOffset>0x011C</addressOffset>
        </register>
        <register>
          <name>IOMMU_INT_ERR_ADDR4_REG</name>
          <description>IOMMU Interrupt Error Address 4</description>
          <addressOffset>0x0120</addressOffset>
        </register>
        <register>
          <name>IOMMU_INT_ERR_ADDR5_REG</name>
          <description>IOMMU Interrupt Error Address 5</description>
          <addressOffset>0x0124</addressOffset>
        </register>
        <register>
          <name>IOMMU_INT_ERR_ADDR6_REG</name>
          <description>IOMMU Interrupt Error Address 6</description>
          <addressOffset>0x0128</addressOffset>
        </register>
        <register>
          <name>IOMMU_INT_ERR_ADDR7_REG</name>
          <description>IOMMU Interrupt Error Address 7</description>
          <addressOffset>0x0130</addressOffset>
        </register>
        <register>
          <name>IOMMU_INT_ERR_ADDR8_REG</name>
          <description>IOMMU Interrupt Error Address 8</description>
          <addressOffset>0x0134</addressOffset>
        </register>
        <register>
          <name>IOMMU_INT_ERR_DATA0_REG</name>
          <description>IOMMU Interrupt Error Data 0 Register</description>
          <addressOffset>0x0150</addressOffset>
        </register>
        <register>
          <name>IOMMU_INT_ERR_DATA1_REG</name>
          <description>IOMMU Interrupt Error Data 1 Register</description>
          <addressOffset>0x0154</addressOffset>
        </register>
        <register>
          <name>IOMMU_INT_ERR_DATA2_REG</name>
          <description>IOMMU Interrupt Error Data 2 Register</description>
          <addressOffset>0x0158</addressOffset>
        </register>
        <register>
          <name>IOMMU_INT_ERR_DATA3_REG</name>
          <description>IOMMU Interrupt Error Data 3 Register</description>
          <addressOffset>0x015C</addressOffset>
        </register>
        <register>
          <name>IOMMU_INT_ERR_DATA4_REG</name>
          <description>IOMMU Interrupt Error Data 4 Register</description>
          <addressOffset>0x0160</addressOffset>
        </register>
        <register>
          <name>IOMMU_INT_ERR_DATA5_REG</name>
          <description>IOMMU Interrupt Error Data 5 Register</description>
          <addressOffset>0x0164</addressOffset>
        </register>
        <register>
          <name>IOMMU_INT_ERR_DATA6_REG</name>
          <description>IOMMU Interrupt Error Data 6 Register</description>
          <addressOffset>0x0168</addressOffset>
        </register>
        <register>
          <name>IOMMU_INT_ERR_DATA7_REG</name>
          <description>IOMMU Interrupt Error Data 7 Register</description>
          <addressOffset>0x0170</addressOffset>
        </register>
        <register>
          <name>IOMMU_INT_ERR_DATA8_REG</name>
          <description>IOMMU Interrupt Error Data 8 Register</description>
          <addressOffset>0x0174</addressOffset>
        </register>
        <register>
          <name>IOMMU_L1PG_INT_REG</name>
          <description>IOMMU L1 Page Table Interrupt Register</description>
          <addressOffset>0x0180</addressOffset>
        </register>
        <register>
          <name>IOMMU_L2PG_INT_REG</name>
          <description>IOMMU L2 Page Table Interrupt Register</description>
          <addressOffset>0x0184</addressOffset>
        </register>
        <register>
          <name>IOMMU_VA_REG</name>
          <description>IOMMU Virtual Address Register</description>
          <addressOffset>0x0190</addressOffset>
        </register>
        <register>
          <name>IOMMU_VA_DATA_REG</name>
          <description>IOMMU Virtual Address Data Register</description>
          <addressOffset>0x0194</addressOffset>
        </register>
        <register>
          <name>IOMMU_VA_CONFIG_REG</name>
          <description>IOMMU Virtual Address Configuration Register</description>
          <addressOffset>0x0198</addressOffset>
        </register>
        <register>
          <name>IOMMU_PMU_ENABLE_REG</name>
          <description>IOMMU PMU Enable Register</description>
          <addressOffset>0x0200</addressOffset>
        </register>
        <register>
          <name>IOMMU_PMU_CLR_REG</name>
          <description>IOMMU PMU Clear Register</description>
          <addressOffset>0x0210</addressOffset>
        </register>
        <register>
          <name>IOMMU_PMU_ACCESS_LOW0_REG</name>
          <description>IOMMU PMU Access Low 0 Register</description>
          <addressOffset>0x0230</addressOffset>
        </register>
        <register>
          <name>IOMMU_PMU_ACCESS_HIGH0_REG</name>
          <description>IOMMU PMU Access High 0 Register</description>
          <addressOffset>0x0234</addressOffset>
        </register>
        <register>
          <name>IOMMU_PMU_HIT_LOW0_REG</name>
          <description>IOMMU PMU Hit Low 0 Register</description>
          <addressOffset>0x0238</addressOffset>
        </register>
        <register>
          <name>IOMMU_PMU_HIT_HIGH0_REG</name>
          <description>IOMMU PMU Hit High 0 Register</description>
          <addressOffset>0x023C</addressOffset>
        </register>
        <register>
          <name>IOMMU_PMU_ACCESS_LOW1_REG</name>
          <description>IOMMU PMU Access Low 1 Register</description>
          <addressOffset>0x0240</addressOffset>
        </register>
        <register>
          <name>IOMMU_PMU_ACCESS_HIGH1_REG</name>
          <description>IOMMU PMU Access High 1 Register</description>
          <addressOffset>0x0244</addressOffset>
        </register>
        <register>
          <name>IOMMU_PMU_HIT_LOW1_REG</name>
          <description>IOMMU PMU Hit Low 1 Register</description>
          <addressOffset>0x0248</addressOffset>
        </register>
        <register>
          <name>IOMMU_PMU_HIT_HIGH1_REG</name>
          <description>IOMMU PMU Hit High 1 Register</description>
          <addressOffset>0x024C</addressOffset>
        </register>
        <register>
          <name>IOMMU_PMU_ACCESS_LOW2_REG</name>
          <description>IOMMU PMU Access Low 2 Register</description>
          <addressOffset>0x0250</addressOffset>
        </register>
        <register>
          <name>IOMMU_PMU_ACCESS_HIGH2_REG</name>
          <description>IOMMU PMU Access High 2 Register</description>
          <addressOffset>0x0254</addressOffset>
        </register>
        <register>
          <name>IOMMU_PMU_HIT_LOW2_REG</name>
          <description>IOMMU PMU Hit Low 2 Register</description>
          <addressOffset>0x0258</addressOffset>
        </register>
        <register>
          <name>IOMMU_PMU_HIT_HIGH2_REG</name>
          <description>IOMMU PMU Hit High 2 Register</description>
          <addressOffset>0x025C</addressOffset>
        </register>
        <register>
          <name>IOMMU_PMU_ACCESS_LOW3_REG</name>
          <description>IOMMU PMU Access Low 3 Register</description>
          <addressOffset>0x0260</addressOffset>
        </register>
        <register>
          <name>IOMMU_PMU_ACCESS_HIGH3_REG</name>
          <description>IOMMU PMU Access High 3 Register</description>
          <addressOffset>0x0264</addressOffset>
        </register>
        <register>
          <name>IOMMU_PMU_HIT_LOW3_REG</name>
          <description>IOMMU PMU Hit Low 3 Register</description>
          <addressOffset>0x0268</addressOffset>
        </register>
        <register>
          <name>IOMMU_PMU_HIT_HIGH3_REG</name>
          <description>IOMMU PMU Hit High 3 Register</description>
          <addressOffset>0x026C</addressOffset>
        </register>
        <register>
          <name>IOMMU_PMU_ACCESS_LOW4_REG</name>
          <description>IOMMU PMU Access Low 4 Register</description>
          <addressOffset>0x0270</addressOffset>
        </register>
        <register>
          <name>IOMMU_PMU_ACCESS_HIGH4_REG</name>
          <description>IOMMU PMU Access High 4 Register</description>
          <addressOffset>0x0274</addressOffset>
        </register>
        <register>
          <name>IOMMU_PMU_HIT_LOW4_REG</name>
          <description>IOMMU PMU Hit Low 4 Register</description>
          <addressOffset>0x0278</addressOffset>
        </register>
        <register>
          <name>IOMMU_PMU_HIT_HIGH4_REG</name>
          <description>IOMMU PMU Hit High 4 Register</description>
          <addressOffset>0x027C</addressOffset>
        </register>
        <register>
          <name>IOMMU_PMU_ACCESS_LOW5_REG</name>
          <description>IOMMU PMU Access Low 5 Register</description>
          <addressOffset>0x0280</addressOffset>
        </register>
        <register>
          <name>IOMMU_PMU_ACCESS_HIGH5_REG</name>
          <description>IOMMU PMU Access High 5 Register</description>
          <addressOffset>0x0284</addressOffset>
        </register>
        <register>
          <name>IOMMU_PMU_HIT_LOW5_REG</name>
          <description>IOMMU PMU Hit Low 5 Register</description>
          <addressOffset>0x0288</addressOffset>
        </register>
        <register>
          <name>IOMMU_PMU_HIT_HIGH5_REG</name>
          <description>IOMMU PMU Hit High 5 Register</description>
          <addressOffset>0x028C</addressOffset>
        </register>
        <register>
          <name>IOMMU_PMU_ACCESS_LOW6_REG</name>
          <description>IOMMU PMU Access Low 6 Register</description>
          <addressOffset>0x0290</addressOffset>
        </register>
        <register>
          <name>IOMMU_PMU_ACCESS_HIGH6_REG</name>
          <description>IOMMU PMU Access High 6 Register</description>
          <addressOffset>0x0294</addressOffset>
        </register>
        <register>
          <name>IOMMU_PMU_HIT_LOW6_REG</name>
          <description>IOMMU PMU Hit Low 6 Register</description>
          <addressOffset>0x0298</addressOffset>
        </register>
        <register>
          <name>IOMMU_PMU_HIT_HIGH6_REG</name>
          <description>IOMMU PMU Hit High 6 Register</description>
          <addressOffset>0x029C</addressOffset>
        </register>
        <register>
          <name>IOMMU_PMU_ACCESS_LOW7_REG</name>
          <description>IOMMU PMU Access Low 7 Register</description>
          <addressOffset>0x02D0</addressOffset>
        </register>
        <register>
          <name>IOMMU_PMU_ACCESS_HIGH7_REG</name>
          <description>IOMMU PMU Access High 7 Register</description>
          <addressOffset>0x02D4</addressOffset>
        </register>
        <register>
          <name>IOMMU_PMU_HIT_LOW7_REG</name>
          <description>IOMMU PMU Hit Low 7 Register</description>
          <addressOffset>0x02D8</addressOffset>
        </register>
        <register>
          <name>IOMMU_PMU_HIT_HIGH7_REG</name>
          <description>IOMMU PMU Hit High 7 Register</description>
          <addressOffset>0x02DC</addressOffset>
        </register>
        <register>
          <name>IOMMU_PMU_ACCESS_LOW8_REG</name>
          <description>IOMMU PMU Access Low 8 Register</description>
          <addressOffset>0x02E0</addressOffset>
        </register>
        <register>
          <name>IOMMU_PMU_ACCESS_HIGH8_REG</name>
          <description>IOMMU PMU Access High 8 Register</description>
          <addressOffset>0x02E4</addressOffset>
        </register>
        <register>
          <name>IOMMU_PMU_HIT_LOW8_REG</name>
          <description>IOMMU PMU Hit Low 8 Register</description>
          <addressOffset>0x02E8</addressOffset>
        </register>
        <register>
          <name>IOMMU_PMU_HIT_HIGH8_REG</name>
          <description>IOMMU PMU Hit High 8 Register</description>
          <addressOffset>0x02EC</addressOffset>
        </register>
        <register>
          <name>IOMMU_PMU_TL_LOW0_REG</name>
          <description>IOMMU Total Latency Low 0 Register</description>
          <addressOffset>0x0300</addressOffset>
        </register>
        <register>
          <name>IOMMU_PMU_TL_HIGH0_REG</name>
          <description>IOMMU Total Latency High 0 Register</description>
          <addressOffset>0x0304</addressOffset>
        </register>
        <register>
          <name>IOMMU_PMU_ML0_REG</name>
          <description>IOMMU Max Latency 0 Register</description>
          <addressOffset>0x0308</addressOffset>
        </register>
        <register>
          <name>IOMMU_PMU_TL_LOW1_REG</name>
          <description>IOMMU Total Latency Low 1 Register</description>
          <addressOffset>0x0310</addressOffset>
        </register>
        <register>
          <name>IOMMU_PMU_TL_HIGH1_REG</name>
          <description>IOMMU Total Latency High 1 Register</description>
          <addressOffset>0x0314</addressOffset>
        </register>
        <register>
          <name>IOMMU_PMU_ML1_REG</name>
          <description>IOMMU Max Latency 1 Register</description>
          <addressOffset>0x0318</addressOffset>
        </register>
        <register>
          <name>IOMMU_PMU_TL_LOW2_REG</name>
          <description>IOMMU Total Latency Low 2 Register</description>
          <addressOffset>0x0320</addressOffset>
        </register>
        <register>
          <name>IOMMU_PMU_TL_HIGH2_REG</name>
          <description>IOMMU Total Latency High 2 Register</description>
          <addressOffset>0x0324</addressOffset>
        </register>
        <register>
          <name>IOMMU_PMU_ML2_REG</name>
          <description>IOMMU Max Latency 2 Register</description>
          <addressOffset>0x0328</addressOffset>
        </register>
        <register>
          <name>IOMMU_PMU_TL_LOW3_REG</name>
          <description>IOMMU Total Latency Low 3 Register</description>
          <addressOffset>0x0330</addressOffset>
        </register>
        <register>
          <name>IOMMU_PMU_TL_HIGH3_REG</name>
          <description>IOMMU Total Latency High 3 Register</description>
          <addressOffset>0x0334</addressOffset>
        </register>
        <register>
          <name>IOMMU_PMU_ML3_REG</name>
          <description>IOMMU Max Latency 3 Register</description>
          <addressOffset>0x0338</addressOffset>
        </register>
        <register>
          <name>IOMMU_PMU_TL_LOW4_REG</name>
          <description>IOMMU Total Latency Low 4 Register</description>
          <addressOffset>0x0340</addressOffset>
        </register>
        <register>
          <name>IOMMU_PMU_TL_HIGH4_REG</name>
          <description>IOMMU Total Latency High 4 Register</description>
          <addressOffset>0x0344</addressOffset>
        </register>
        <register>
          <name>IOMMU_PMU_ML4_REG</name>
          <description>IOMMU Max Latency 4 Register</description>
          <addressOffset>0x0348</addressOffset>
        </register>
        <register>
          <name>IOMMU_PMU_TL_LOW5_REG</name>
          <description>IOMMU Total Latency Low 5 Register</description>
          <addressOffset>0x0350</addressOffset>
        </register>
        <register>
          <name>IOMMU_PMU_TL_HIGH5_REG</name>
          <description>IOMMU Total Latency High 5 Register</description>
          <addressOffset>0x0354</addressOffset>
        </register>
        <register>
          <name>IOMMU_PMU_ML5_REG</name>
          <description>IOMMU Max Latency 5 Register</description>
          <addressOffset>0x0358</addressOffset>
        </register>
        <register>
          <name>IOMMU_PMU_TL_LOW6_REG</name>
          <description>IOMMU Total Latency Low 6 Register</description>
          <addressOffset>0x0360</addressOffset>
        </register>
        <register>
          <name>IOMMU_PMU_TL_HIGH6_REG</name>
          <description>IOMMU Total Latency High 6 Register</description>
          <addressOffset>0x0364</addressOffset>
        </register>
        <register>
          <name>IOMMU_PMU_ML6_REG</name>
          <description>IOMMU Max Latency 6 Register</description>
          <addressOffset>0x0368</addressOffset>
        </register>
      </registers>
    </peripheral>

    <peripheral>
      <name>DSP_MSGBOX</name>
      <description>DSP Message Box</description>
      <groupName>System</groupName>
      <baseAddress>0x01701000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <dim>2</dim>
          <dimIncrement>0x0100</dimIncrement>
          <name>MSGBOX_RD_IRQ_EN_REG_%s</name>
          <description>MSGBOX Read IRQ Enable Register</description>
          <addressOffset>0x0020</addressOffset>
        </register>
        <register>
          <dim>2</dim>
          <dimIncrement>0x0100</dimIncrement>
          <name>MSGBOX_RD_IRQ_STATUS_REG_%s</name>
          <description>MSGBOX Read IRQ Status Register</description>
          <addressOffset>0x0024</addressOffset>
        </register>
        <register>
          <dim>2</dim>
          <dimIncrement>0x0100</dimIncrement>
          <name>MSGBOX_WR_IRQ_EN_REG_%s</name>
          <description>MSGBOX Write IRQ Enable Register</description>
          <addressOffset>0x0030</addressOffset>
        </register>
        <register>
          <dim>2</dim>
          <dimIncrement>0x0100</dimIncrement>
          <name>MSGBOX_WR_IRQ_STATUS_REG_%s</name>
          <description>MSGBOX Write IRQ Status Register</description>
          <addressOffset>0x0034</addressOffset>
        </register>
        <register>
          <dim>2</dim>
          <dimIncrement>0x0100</dimIncrement>
          <name>MSGBOX_DEBUG_REG_%s</name>
          <description>MSGBOX Debug Register</description>
          <addressOffset>0x0040</addressOffset>
        </register>
        <cluster>
          <dim>2</dim>
          <dimIncrement>0x0100</dimIncrement>
          <name>MSGBOX_FIFO_STATUS_REG_N%s</name>
          <description>MSGBOX FIFO Status Register</description>
          <addressOffset>0x0050</addressOffset>
          <register>
            <dim>3</dim>
            <dimIncrement>0x0004</dimIncrement>
            <name>MSGBOX_FIFO_STATUS_REG_P%s</name>
            <description>MSGBOX FIFO Status Register</description>
            <addressOffset>0</addressOffset>
          </register>
        </cluster>
        <cluster>
          <dim>2</dim>
          <dimIncrement>0x0100</dimIncrement>
          <name>MSGBOX_MSG_STATUS_REG_N%s</name>
          <description>MSGBOX Message Status Register</description>
          <addressOffset>0x0060</addressOffset>
          <register>
            <dim>3</dim>
            <dimIncrement>0x0004</dimIncrement>
            <name>MSGBOX_MSG_STATUS_REG_P%s</name>
            <description>MSGBOX Message Status Register</description>
            <addressOffset>0</addressOffset>
          </register>
        </cluster>
        <cluster>
          <dim>2</dim>
          <dimIncrement>0x0100</dimIncrement>
          <name>MSGBOX_MSG_REG_N%s</name>
          <description>MSGBOX Message Queue Register</description>
          <addressOffset>0x0070</addressOffset>
          <register>
            <dim>3</dim>
            <dimIncrement>0x0004</dimIncrement>
            <name>MSGBOX_MSG_REG_P%s</name>
            <description>MSGBOX Message Queue Register</description>
            <addressOffset>0</addressOffset>
          </register>
        </cluster>
        <cluster>
          <dim>2</dim>
          <dimIncrement>0x0100</dimIncrement>
          <name>MSGBOX_WR_INT_THRESHOLD_REG_N%s</name>
          <description>MSGBOX Write IRQ Threshold Register</description>
          <addressOffset>0x0080</addressOffset>
          <register>
            <dim>3</dim>
            <dimIncrement>0x0004</dimIncrement>
            <name>MSGBOX_WR_INT_THRESHOLD_REG_P%s</name>
            <description>MSGBOX Write IRQ Threshold Register</description>
            <addressOffset>0</addressOffset>
          </register>
        </cluster>
      </registers>
    </peripheral>

    <peripheral>
      <name>RISC_V_MSGBOX</name>
      <description>RISC-V Message Box</description>
      <groupName>System</groupName>
      <baseAddress>0x0601F000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>RISC-V_MBOX_RISC-V</name>
        <value>144</value>
      </interrupt>
      <interrupt>
        <name>RISC-V_MBOX_DSP</name>
        <value>145</value>
      </interrupt>
      <registers>
        <register>
          <dim>2</dim>
          <dimIncrement>0x0100</dimIncrement>
          <name>MSGBOX_RD_IRQ_EN_REG_%s</name>
          <description>MSGBOX Read IRQ Enable Register</description>
          <addressOffset>0x0020</addressOffset>
        </register>
        <register>
          <dim>2</dim>
          <dimIncrement>0x0100</dimIncrement>
          <name>MSGBOX_RD_IRQ_STATUS_REG_%s</name>
          <description>MSGBOX Read IRQ Status Register</description>
          <addressOffset>0x0024</addressOffset>
        </register>
        <register>
          <dim>2</dim>
          <dimIncrement>0x0100</dimIncrement>
          <name>MSGBOX_WR_IRQ_EN_REG_%s</name>
          <description>MSGBOX Write IRQ Enable Register</description>
          <addressOffset>0x0030</addressOffset>
        </register>
        <register>
          <dim>2</dim>
          <dimIncrement>0x0100</dimIncrement>
          <name>MSGBOX_WR_IRQ_STATUS_REG_%s</name>
          <description>MSGBOX Write IRQ Status Register</description>
          <addressOffset>0x0034</addressOffset>
        </register>
        <register>
          <dim>2</dim>
          <dimIncrement>0x0100</dimIncrement>
          <name>MSGBOX_DEBUG_REG_%s</name>
          <description>MSGBOX Debug Register</description>
          <addressOffset>0x0040</addressOffset>
        </register>
        <cluster>
          <dim>2</dim>
          <dimIncrement>0x0100</dimIncrement>
          <name>MSGBOX_FIFO_STATUS_REG_N%s</name>
          <description>MSGBOX FIFO Status Register</description>
          <addressOffset>0x0050</addressOffset>
          <register>
            <dim>3</dim>
            <dimIncrement>0x0004</dimIncrement>
            <name>MSGBOX_FIFO_STATUS_REG_P%s</name>
            <description>MSGBOX FIFO Status Register</description>
            <addressOffset>0</addressOffset>
          </register>
        </cluster>
        <cluster>
          <dim>2</dim>
          <dimIncrement>0x0100</dimIncrement>
          <name>MSGBOX_MSG_STATUS_REG_N%s</name>
          <description>MSGBOX Message Status Register</description>
          <addressOffset>0x0060</addressOffset>
          <register>
            <dim>3</dim>
            <dimIncrement>0x0004</dimIncrement>
            <name>MSGBOX_MSG_STATUS_REG_P%s</name>
            <description>MSGBOX Message Status Register</description>
            <addressOffset>0</addressOffset>
          </register>
        </cluster>
        <cluster>
          <dim>2</dim>
          <dimIncrement>0x0100</dimIncrement>
          <name>MSGBOX_MSG_REG_N%s</name>
          <description>MSGBOX Message Queue Register</description>
          <addressOffset>0x0070</addressOffset>
          <register>
            <dim>3</dim>
            <dimIncrement>0x0004</dimIncrement>
            <name>MSGBOX_MSG_REG_P%s</name>
            <description>MSGBOX Message Queue Register</description>
            <addressOffset>0</addressOffset>
          </register>
        </cluster>
        <cluster>
          <dim>2</dim>
          <dimIncrement>0x0100</dimIncrement>
          <name>MSGBOX_WR_INT_THRESHOLD_REG_N%s</name>
          <description>MSGBOX Write IRQ Threshold Register</description>
          <addressOffset>0x0080</addressOffset>
          <register>
            <dim>3</dim>
            <dimIncrement>0x0004</dimIncrement>
            <name>MSGBOX_WR_INT_THRESHOLD_REG_P%s</name>
            <description>MSGBOX Write IRQ Threshold Register</description>
            <addressOffset>0</addressOffset>
          </register>
        </cluster>
      </registers>
    </peripheral>

    <peripheral>
      <name>Spinlock</name>
      <description>Spinlock</description>
      <groupName>System</groupName>
      <baseAddress>0x03005000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>SPINLOCK</name>
        <value>70</value>
      </interrupt>
      <registers>
        <register>
          <name>SPINLOCK_SYSTATUS_REG</name>
          <description>Spinlock System Status Register</description>
          <addressOffset>0x0000</addressOffset>
        </register>
        <register>
          <name>SPINLOCK_STATUS_REG</name>
          <description>Spinlock Status Register</description>
          <addressOffset>0x0010</addressOffset>
        </register>
        <register>
          <name>SPINLOCK_IRQ_EN_REG</name>
          <description>Spinlock Interrupt Enable Register</description>
          <addressOffset>0x0020</addressOffset>
        </register>
        <register>
          <name>SPINLOCK_IRQ_STA_REG</name>
          <description>Spinlock Interrupt Status Register</description>
          <addressOffset>0x0040</addressOffset>
        </register>
        <register>
          <name>SPINLOCK_LOCKID0_REG</name>
          <description>Spinlock Lockid0 Register</description>
          <addressOffset>0x0080</addressOffset>
        </register>
        <register>
          <name>SPINLOCK_LOCKID1_REG</name>
          <description>Spinlock Lockid1 Register</description>
          <addressOffset>0x0084</addressOffset>
        </register>
        <register>
          <name>SPINLOCK_LOCKID2_REG</name>
          <description>Spinlock Lockid2 Register</description>
          <addressOffset>0x0088</addressOffset>
        </register>
        <register>
          <name>SPINLOCK_LOCKID3_REG</name>
          <description>Spinlock Lockid3 Register</description>
          <addressOffset>0x008C</addressOffset>
        </register>
        <register>
          <name>SPINLOCK_LOCKID4_REG</name>
          <description>Spinlock Lockid4 Register</description>
          <addressOffset>0x0090</addressOffset>
        </register>
        <register>
          <dim>32</dim>
          <dimIncrement>0x0004</dimIncrement>
          <name>SPINLOCK_LOCK_REG%s</name>
          <description>Spinlock Register</description>
          <addressOffset>0x0100</addressOffset>
        </register>
      </registers>
    </peripheral>

    <peripheral>
      <name>RTC</name>
      <description>Real Time CLock</description>
      <groupName>System</groupName>
      <baseAddress>0x07090000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>LOSC_CTRL_REG</name>
          <description>Low Oscillator Control Register</description>
          <addressOffset>0x0000</addressOffset>
        </register>
        <register>
          <name>LOSC_AUTO_SWT_STA_REG</name>
          <description>LOSC Auto Switch Status Register</description>
          <addressOffset>0x0004</addressOffset>
        </register>
        <register>
          <name>INTOSC_CLK_PRESCAL_REG</name>
          <description>Internal OSC Clock Pre-scalar Register</description>
          <addressOffset>0x0008</addressOffset>
        </register>
        <register>
          <name>RTC_DAY_REG</name>
          <description>RTC Year-Month-Day Register</description>
          <addressOffset>0x0010</addressOffset>
        </register>
        <register>
          <name>RTC_HH_MM_SS_REG</name>
          <description>RTC Hour-Minute-Second Register</description>
          <addressOffset>0x0014</addressOffset>
        </register>
        <register>
          <name>ALARM0_DAY_SET_REG</name>
          <description>Alarm 0 Day Setting Register</description>
          <addressOffset>0x0020</addressOffset>
        </register>
        <register>
          <name>ALARM0_CUR_VLU_REG</name>
          <description>Alarm 0 Counter Current Value Register</description>
          <addressOffset>0x0024</addressOffset>
        </register>
        <register>
          <name>ALARM0_ENABLE_REG</name>
          <description>Alarm 0 Enable Register</description>
          <addressOffset>0x0028</addressOffset>
        </register>
        <register>
          <name>ALARM0_IRQ_EN</name>
          <description>Alarm 0 IRQ Enable Register</description>
          <addressOffset>0x002C</addressOffset>
        </register>
        <register>
          <name>ALARM0_IRQ_STA_REG</name>
          <description>Alarm 0 IRQ Status Register</description>
          <addressOffset>0x0030</addressOffset>
        </register>
        <register>
          <name>ALARM_CONFIG_REG</name>
          <description>Alarm Configuration Register</description>
          <addressOffset>0x0050</addressOffset>
        </register>
        <register>
          <name>_32K_FOUT_CTRL_GATING_REG</name>
          <description>32K Fanout Control Gating Register</description>
          <addressOffset>0x0060</addressOffset>
        </register>
        <register>
          <dim>8</dim>
          <dimIncrement>0x04</dimIncrement>
          <name>GP_DATA_REG%s</name>
          <description>General Purpose Register</description>
          <addressOffset>0x0100</addressOffset>
        </register>
        <register>
          <name>FBOOT_INFO_REG0</name>
          <description>Fast Boot Information Register0</description>
          <addressOffset>0x0120</addressOffset>
        </register>
        <register>
          <name>FBOOT_INFO_REG1</name>
          <description>Fast Boot Information Register1</description>
          <addressOffset>0x0124</addressOffset>
        </register>
        <register>
          <name>DCXO_CTRL_REG</name>
          <description>DCXO Control Register</description>
          <addressOffset>0x0160</addressOffset>
        </register>
        <register>
          <name>RTC_VIO_REG</name>
          <description>RTC_VIO Regulation Register</description>
          <addressOffset>0x0190</addressOffset>
        </register>
        <register>
          <name>IC_CHARA_REG</name>
          <description>IC Characteristic Register</description>
          <addressOffset>0x01F0</addressOffset>
        </register>
        <register>
          <name>VDD_OFF_GATING_CTRL_REG</name>
          <description>VDD Off Gating Control Register</description>
          <addressOffset>0x01F4</addressOffset>
        </register>
        <register>
          <name>EFUSE_HV_PWRSWT_CTRL_REG</name>
          <description>Efuse High Voltage Power Switch Control Register</description>
          <addressOffset>0x0204</addressOffset>
        </register>
        <register>
          <name>RTC_SPI_CLK_CTRL_REG</name>
          <description>RTC SPI Clock Control Register</description>
          <addressOffset>0x0310</addressOffset>
        </register>
      </registers>
    </peripheral>

    <peripheral>
      <name>TWI0</name>
      <description>Two Wire Interface</description>
      <groupName>Interfaces</groupName>
      <baseAddress>0x02502000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x400</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>TWI0</name>
        <value>25</value>
      </interrupt>
      <registers>
        <register>
          <name>TWI_ADDR</name>
          <description>TWI Slave Address Register</description>
          <addressOffset>0x0000</addressOffset>
          <fields>
            <field>
              <name>SLA</name>
              <description>Slave Address</description>
              <bitRange>[7:1]</bitRange>
            </field>
            <field>
              <name>GCE</name>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_XADDR</name>
          <description>TWI Extended Slave Address Register</description>
          <addressOffset>0x0004</addressOffset>
          <fields>
            <field>
              <name>SLAX</name>
              <description>Extend Slave Address\n\nSLAX[7:0]</description>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_DATA</name>
          <description>TWI Data Byte Register</description>
          <addressOffset>0x0008</addressOffset>
          <fields>
            <field>
              <name>data</name>
              <description>Data byte transmitted or received</description>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_CNTR</name>
          <description>TWI Control Register</description>
          <addressOffset>0x000C</addressOffset>
          <fields>
            <field>
              <name>int_en</name>
              <description>Interrupt Enable</description>
              <bitRange>[7:7]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low</name>
                  <description>The interrupt line always low</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>high</name>
                  <description>The interrupt line will go high when INT_FLAG is set</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>bus_en</name>
              <description>TWI Bus Enable</description>
              <bitRange>[6:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ignored</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>respond</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>m_sta</name>
              <description>Master Mode Start</description>
              <bitRange>[5:5]</bitRange>
            </field>
            <field>
              <name>m_stp</name>
              <description>Master Mode Stop</description>
              <bitRange>[4:4]</bitRange>
            </field>
            <field>
              <name>int_flag</name>
              <description>Interrupt Flag</description>
              <bitRange>[3:3]</bitRange>
            </field>
            <field>
              <name>a_ack</name>
              <description>Assert Acknowledge</description>
              <bitRange>[2:2]</bitRange>
            </field>
            <field>
              <name>clk_count_mode</name>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>oscl</name>
                  <description>scl clock high period count on oscl</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>iscl</name>
                  <description>scl clock high period count on iscl</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_STAT</name>
          <description>TWI Status Register</description>
          <addressOffset>0x0010</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>sta</name>
              <bitRange>[7:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>be</name>
                  <description>Bus error</description>
                  <value>0x00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sct</name>
                  <description>START condition transmitted</description>
                  <value>0x08</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>rsct</name>
                  <description>Repeated START condition transmitted</description>
                  <value>0x10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>awbt_ar</name>
                  <description>Address + Write bit transmitted, ACK received</description>
                  <value>0x18</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>awbt_anr</name>
                  <description>Address + Write bit transmitted, ACK not received</description>
                  <value>0x20</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>dbtm_ar</name>
                  <description>Data byte transmitted in master mode, ACK received</description>
                  <value>0x28</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>dbtm_anr</name>
                  <description>Data byte transmitted in master mode, ACK not received</description>
                  <value>0x30</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>al_a_db</name>
                  <description>Arbitration lost in address or data byte</description>
                  <value>0x38</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>arbt_ar</name>
                  <description>Address + Read bit transmitted, ACK received</description>
                  <value>0x40</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>arbt_anr</name>
                  <description>Address + Read bit transmitted, ACK not received</description>
                  <value>0x48</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>dbrm_at</name>
                  <description>Data byte received in master mode, ACK transmitted</description>
                  <value>0x50</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>dbrm_ant</name>
                  <description>Data byte received in master mode, not ACK transmitted</description>
                  <value>0x58</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sawr_at</name>
                  <description>Slave address + Write bit received, ACK transmitted</description>
                  <value>0x60</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>al_am_sawr_at</name>
                  <description>Arbitration lost in the address as master, slave address + Write bit received, ACK transmitted</description>
                  <value>0x68</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>gcar_at</name>
                  <description>General Call address received, ACK transmitted</description>
                  <value>0x70</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>al_am_gcar_at</name>
                  <description>Arbitration lost in the address as master, General Call address received, ACK transmitted</description>
                  <value>0x78</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>dbr_sar_at</name>
                  <description>Data byte received after slave address received, ACK transmitted</description>
                  <value>0x80</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>dbr_sar_ant</name>
                  <description>Data byte received after slave address received, not ACK transmitted</description>
                  <value>0x88</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>dbr_gcr_at</name>
                  <description>Data byte received after General Call received, ACK transmitted</description>
                  <value>0x90</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>dbr_gcr_ant</name>
                  <description>Data byte received after General Call received, not ACK transmitted</description>
                  <value>0x98</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>srscrs</name>
                  <description>STOP or repeated START condition received in slave mode</description>
                  <value>0xA0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sarr_at</name>
                  <description>Slave address + Read bit received, ACK transmitted</description>
                  <value>0xA8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>al_am_sarr_at</name>
                  <description>Arbitration lost in the address as master, slave address + Read bit received, ACK transmitted</description>
                  <value>0xB0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>dbts_ar</name>
                  <description>Data byte transmitted in slave mode, ACK received</description>
                  <value>0xB8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>dbts_anr</name>
                  <description>Data byte transmitted in slave mode, ACK not received</description>
                  <value>0xC0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>lbts_ar</name>
                  <description>The Last byte transmitted in slave mode, ACK received</description>
                  <value>0xC8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sawt_ar</name>
                  <description>Second Address byte + Write bit transmitted, ACK received</description>
                  <value>0xD0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sawt_anr</name>
                  <description>Second Address byte + Write bit transmitted, ACK not received</description>
                  <value>0xD8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>nrsi</name>
                  <description>No relevant status information, INT_FLAG=0</description>
                  <value>0xF8</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_CCR</name>
          <description>TWI Clock Control Register</description>
          <addressOffset>0x0014</addressOffset>
          <fields>
            <field>
              <name>clk_duty</name>
              <description>Setting duty cycle of clock as master</description>
              <bitRange>[7:7]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>P50</name>
                  <description>50%</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P40</name>
                  <description>40%</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>clk_m</name>
              <bitRange>[6:3]</bitRange>
            </field>
            <field>
              <name>clk_n</name>
              <bitRange>[2:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_SRST</name>
          <description>TWI Software Reset Register</description>
          <addressOffset>0x0018</addressOffset>
          <fields>
            <field>
              <name>soft_rst</name>
              <description>Soft Reset</description>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_EFR</name>
          <description>TWI Enhance Feature Register</description>
          <addressOffset>0x001C</addressOffset>
          <fields>
            <field>
              <name>dbn</name>
              <description>Data Byte Number Follow Read Command Control</description>
              <bitRange>[1:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B0</name>
                  <description>No data byte can be written after the read command</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B1</name>
                  <description>1-byte data can be written after the read command</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B2</name>
                  <description>2-byte data can be written after the read command</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B3</name>
                  <description>3-byte data can be written after the read command</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_LCR</name>
          <description>TWI Line Control Register</description>
          <addressOffset>0x0020</addressOffset>
          <fields>
            <field>
              <name>scl_state</name>
              <description>Current State of TWI_SCL</description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>high</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>sda_state</name>
              <description>Current State of TWI_SDA</description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>high</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>scl_ctl</name>
              <description>TWI_SCL Line State Control Bit</description>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>high</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>scl_ctl_en</name>
              <description>TWI_SCL Line State Control Enable</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>sda_ctl</name>
              <description>TWI_SDA Line State Control Bit</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>high</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>sda_ctl_en</name>
              <description>TWI_SDA Line State Control Enable</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_DRV_CTRL</name>
          <description>TWI_DRV Control Register</description>
          <addressOffset>0x0200</addressOffset>
          <fields>
            <field>
              <name>start_tran</name>
              <description>Start transmission</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>idle</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>start</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>restart_mode</name>
              <description>Restart mode</description>
              <bitRange>[29:29]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>restart</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>stop_restart</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>read_tran_mode</name>
              <description>Read transition mode</description>
              <bitRange>[28:28]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>send</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>not_send</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tran_result</name>
              <description>Transition result</description>
              <bitRange>[27:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ok</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>fail</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>twi_sta</name>
              <description>TWI status</description>
              <bitRange>[23:16]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>be</name>
                  <description>bus error</description>
                  <value>0x00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sct</name>
                  <description>START condition transmitted</description>
                  <value>0x08</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>rsct</name>
                  <description>Repeated START condition transmitted</description>
                  <value>0x10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>awbt_ar</name>
                  <description>Address + Write bit transmitted, ACK received</description>
                  <value>0x18</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>awbt_anr</name>
                  <description>Address + Write bit transmitted, ACK not received</description>
                  <value>0x20</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>dbtm_ar</name>
                  <description>Data byte transmitted in master mode, ACK received</description>
                  <value>0x28</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>dbtm_anr</name>
                  <description>Data byte transmitted in master mode, ACK not received</description>
                  <value>0x30</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>al_a_db</name>
                  <description>Arbitration lost in address or data byte</description>
                  <value>0x38</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>arbt_ar</name>
                  <description>Address + Read bit transmitted, ACK received</description>
                  <value>0x40</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>arbt_anr</name>
                  <description>Address + Read bit transmitted, ACK not received</description>
                  <value>0x48</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>dbrm_ar</name>
                  <description>Data byte received in master mode, ACK received</description>
                  <value>0x50</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>dbrm_anr</name>
                  <description>Data byte received in master mode, ACK not received</description>
                  <value>0x58</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>t_s9sc</name>
                  <description>Timeout when sending the 9th SCL clock</description>
                  <value>0x01</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>timeout_n</name>
              <description>Timeout number</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>soft_reset</name>
              <description>Software reset</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>normal</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>reset</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>twi_drv_en</name>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_DRV_CFG</name>
          <description>TWI_DRV Transmission Configuration Register</description>
          <addressOffset>0x0204</addressOffset>
          <fields>
            <field>
              <name>pkt_interval</name>
              <bitRange>[31:16]</bitRange>
            </field>
            <field>
              <name>packet_cnt</name>
              <bitRange>[15:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_DRV_SLV</name>
          <description>TWI_DRV Slave ID Register</description>
          <addressOffset>0x0208</addressOffset>
          <fields>
            <field>
              <name>slv_id</name>
              <description>Slave device ID</description>
              <bitRange>[15:9]</bitRange>
            </field>
            <field>
              <name>cmd</name>
              <description>R/W operation to slave device</description>
              <bitRange>[8:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>write</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>read</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>slv_id_x</name>
              <description>SLAX[7:0]</description>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_DRV_FMT</name>
          <description>TWI_DRV Packet Format Register</description>
          <addressOffset>0x020C</addressOffset>
          <fields>
            <field>
              <name>addr_byte</name>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>data_byte</name>
              <bitRange>[15:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_DRV_BUS_CTRL</name>
          <description>TWI_DRV Bus Control Register</description>
          <addressOffset>0x0210</addressOffset>
          <fields>
            <field>
              <name>clk_count_mode</name>
              <bitRange>[16:16]</bitRange>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>oscl</name>
                  <description>scl clock high period count on oscl</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>iscl</name>
                  <description>scl clock high period count on iscl</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>clk_duty</name>
              <description>Setting duty cycle of clock as master</description>
              <bitRange>[15:15]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>P50</name>
                  <description>50%</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P40</name>
                  <description>40%</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>clk_n</name>
              <bitRange>[14:12]</bitRange>
            </field>
            <field>
              <name>clk_m</name>
              <bitRange>[11:8]</bitRange>
            </field>
            <field>
              <name>scl_sta</name>
              <description>SCL current status</description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>sda_sta</name>
              <description>SDA current status</description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>scl_mov</name>
              <description>SCL manual output value</description>
              <bitRange>[3:3]</bitRange>
            </field>
            <field>
              <name>sda_mov</name>
              <description>SDA manual output value</description>
              <bitRange>[2:2]</bitRange>
            </field>
            <field>
              <name>scl_moe</name>
              <description>SCL manual output enable</description>
              <bitRange>[1:1]</bitRange>
            </field>
            <field>
              <name>sda_moe</name>
              <description>SDA manual output enable</description>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_DRV_INT_CTRL</name>
          <description>TWI_DRV Interrupt Control Register</description>
          <addressOffset>0x0214</addressOffset>
          <fields>
            <field>
              <name>rx_req_int_en</name>
              <bitRange>[19:19]</bitRange>
            </field>
            <field>
              <name>tx_req_int_en</name>
              <bitRange>[18:18]</bitRange>
            </field>
            <field>
              <name>tran_err_int_en</name>
              <bitRange>[17:17]</bitRange>
            </field>
            <field>
              <name>tran_com_int_en</name>
              <bitRange>[16:16]</bitRange>
            </field>
            <field>
              <name>rx_req_pd</name>
              <bitRange>[3:3]</bitRange>
            </field>
            <field>
              <name>tx_req_pd</name>
              <bitRange>[2:2]</bitRange>
            </field>
            <field>
              <name>tran_err_pd</name>
              <bitRange>[1:1]</bitRange>
            </field>
            <field>
              <name>tran_com_pd</name>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_DRV_DMA_CFG</name>
          <description>TWI_DRV DMA Configure Register</description>
          <addressOffset>0x0218</addressOffset>
          <fields>
            <field>
              <name>dma_rx_en</name>
              <bitRange>[24:23]</bitRange>
            </field>
            <field>
              <name>rx_trig</name>
              <bitRange>[21:16]</bitRange>
            </field>
            <field>
              <name>dma_tx_en</name>
              <bitRange>[8:8]</bitRange>
            </field>
            <field>
              <name>tx_trig</name>
              <bitRange>[5:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_DRV_FIFO_CON</name>
          <description>TWI_DRV FIFO Content Register</description>
          <addressOffset>0x021C</addressOffset>
          <fields>
            <field>
              <name>recv_fifo_clear</name>
              <bitRange>[22:22]</bitRange>
            </field>
            <field>
              <name>recv_fifo_content</name>
              <bitRange>[21:16]</bitRange>
            </field>
            <field>
              <name>send_fifo_clear</name>
              <bitRange>[6:6]</bitRange>
            </field>
            <field>
              <name>send_fifo_content</name>
              <bitRange>[5:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_DRV_SEND_FIFO_ACC</name>
          <description>TWI_DRV Send Data FIFO Access Register</description>
          <addressOffset>0x0300</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>send_data_fifo</name>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_DRV_RECV_FIFO_ACC</name>
          <description>TWI_DRV Receive Data FIFO Access Register</description>
          <addressOffset>0x0304</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>recv_data_fifo</name>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>

    <peripheral>
      <name>TWI1</name>
      <description>Two Wire Interface</description>
      <groupName>Interfaces</groupName>
      <baseAddress>0x02502400</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x400</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>TWI1</name>
        <value>26</value>
      </interrupt>
      <registers>
        <register>
          <name>TWI_ADDR</name>
          <description>TWI Slave Address Register</description>
          <addressOffset>0x0000</addressOffset>
          <fields>
            <field>
              <name>SLA</name>
              <description>Slave Address</description>
              <bitRange>[7:1]</bitRange>
            </field>
            <field>
              <name>GCE</name>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_XADDR</name>
          <description>TWI Extended Slave Address Register</description>
          <addressOffset>0x0004</addressOffset>
          <fields>
            <field>
              <name>SLAX</name>
              <description>Extend Slave Address\n\nSLAX[7:0]</description>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_DATA</name>
          <description>TWI Data Byte Register</description>
          <addressOffset>0x0008</addressOffset>
          <fields>
            <field>
              <name>data</name>
              <description>Data byte transmitted or received</description>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_CNTR</name>
          <description>TWI Control Register</description>
          <addressOffset>0x000C</addressOffset>
          <fields>
            <field>
              <name>int_en</name>
              <description>Interrupt Enable</description>
              <bitRange>[7:7]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low</name>
                  <description>The interrupt line always low</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>high</name>
                  <description>The interrupt line will go high when INT_FLAG is set</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>bus_en</name>
              <description>TWI Bus Enable</description>
              <bitRange>[6:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ignored</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>respond</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>m_sta</name>
              <description>Master Mode Start</description>
              <bitRange>[5:5]</bitRange>
            </field>
            <field>
              <name>m_stp</name>
              <description>Master Mode Stop</description>
              <bitRange>[4:4]</bitRange>
            </field>
            <field>
              <name>int_flag</name>
              <description>Interrupt Flag</description>
              <bitRange>[3:3]</bitRange>
            </field>
            <field>
              <name>a_ack</name>
              <description>Assert Acknowledge</description>
              <bitRange>[2:2]</bitRange>
            </field>
            <field>
              <name>clk_count_mode</name>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>oscl</name>
                  <description>scl clock high period count on oscl</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>iscl</name>
                  <description>scl clock high period count on iscl</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_STAT</name>
          <description>TWI Status Register</description>
          <addressOffset>0x0010</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>sta</name>
              <bitRange>[7:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>be</name>
                  <description>Bus error</description>
                  <value>0x00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sct</name>
                  <description>START condition transmitted</description>
                  <value>0x08</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>rsct</name>
                  <description>Repeated START condition transmitted</description>
                  <value>0x10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>awbt_ar</name>
                  <description>Address + Write bit transmitted, ACK received</description>
                  <value>0x18</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>awbt_anr</name>
                  <description>Address + Write bit transmitted, ACK not received</description>
                  <value>0x20</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>dbtm_ar</name>
                  <description>Data byte transmitted in master mode, ACK received</description>
                  <value>0x28</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>dbtm_anr</name>
                  <description>Data byte transmitted in master mode, ACK not received</description>
                  <value>0x30</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>al_a_db</name>
                  <description>Arbitration lost in address or data byte</description>
                  <value>0x38</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>arbt_ar</name>
                  <description>Address + Read bit transmitted, ACK received</description>
                  <value>0x40</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>arbt_anr</name>
                  <description>Address + Read bit transmitted, ACK not received</description>
                  <value>0x48</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>dbrm_at</name>
                  <description>Data byte received in master mode, ACK transmitted</description>
                  <value>0x50</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>dbrm_ant</name>
                  <description>Data byte received in master mode, not ACK transmitted</description>
                  <value>0x58</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sawr_at</name>
                  <description>Slave address + Write bit received, ACK transmitted</description>
                  <value>0x60</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>al_am_sawr_at</name>
                  <description>Arbitration lost in the address as master, slave address + Write bit received, ACK transmitted</description>
                  <value>0x68</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>gcar_at</name>
                  <description>General Call address received, ACK transmitted</description>
                  <value>0x70</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>al_am_gcar_at</name>
                  <description>Arbitration lost in the address as master, General Call address received, ACK transmitted</description>
                  <value>0x78</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>dbr_sar_at</name>
                  <description>Data byte received after slave address received, ACK transmitted</description>
                  <value>0x80</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>dbr_sar_ant</name>
                  <description>Data byte received after slave address received, not ACK transmitted</description>
                  <value>0x88</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>dbr_gcr_at</name>
                  <description>Data byte received after General Call received, ACK transmitted</description>
                  <value>0x90</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>dbr_gcr_ant</name>
                  <description>Data byte received after General Call received, not ACK transmitted</description>
                  <value>0x98</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>srscrs</name>
                  <description>STOP or repeated START condition received in slave mode</description>
                  <value>0xA0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sarr_at</name>
                  <description>Slave address + Read bit received, ACK transmitted</description>
                  <value>0xA8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>al_am_sarr_at</name>
                  <description>Arbitration lost in the address as master, slave address + Read bit received, ACK transmitted</description>
                  <value>0xB0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>dbts_ar</name>
                  <description>Data byte transmitted in slave mode, ACK received</description>
                  <value>0xB8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>dbts_anr</name>
                  <description>Data byte transmitted in slave mode, ACK not received</description>
                  <value>0xC0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>lbts_ar</name>
                  <description>The Last byte transmitted in slave mode, ACK received</description>
                  <value>0xC8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sawt_ar</name>
                  <description>Second Address byte + Write bit transmitted, ACK received</description>
                  <value>0xD0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sawt_anr</name>
                  <description>Second Address byte + Write bit transmitted, ACK not received</description>
                  <value>0xD8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>nrsi</name>
                  <description>No relevant status information, INT_FLAG=0</description>
                  <value>0xF8</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_CCR</name>
          <description>TWI Clock Control Register</description>
          <addressOffset>0x0014</addressOffset>
          <fields>
            <field>
              <name>clk_duty</name>
              <description>Setting duty cycle of clock as master</description>
              <bitRange>[7:7]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>P50</name>
                  <description>50%</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P40</name>
                  <description>40%</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>clk_m</name>
              <bitRange>[6:3]</bitRange>
            </field>
            <field>
              <name>clk_n</name>
              <bitRange>[2:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_SRST</name>
          <description>TWI Software Reset Register</description>
          <addressOffset>0x0018</addressOffset>
          <fields>
            <field>
              <name>soft_rst</name>
              <description>Soft Reset</description>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_EFR</name>
          <description>TWI Enhance Feature Register</description>
          <addressOffset>0x001C</addressOffset>
          <fields>
            <field>
              <name>dbn</name>
              <description>Data Byte Number Follow Read Command Control</description>
              <bitRange>[1:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B0</name>
                  <description>No data byte can be written after the read command</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B1</name>
                  <description>1-byte data can be written after the read command</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B2</name>
                  <description>2-byte data can be written after the read command</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B3</name>
                  <description>3-byte data can be written after the read command</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_LCR</name>
          <description>TWI Line Control Register</description>
          <addressOffset>0x0020</addressOffset>
          <fields>
            <field>
              <name>scl_state</name>
              <description>Current State of TWI_SCL</description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>high</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>sda_state</name>
              <description>Current State of TWI_SDA</description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>high</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>scl_ctl</name>
              <description>TWI_SCL Line State Control Bit</description>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>high</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>scl_ctl_en</name>
              <description>TWI_SCL Line State Control Enable</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>sda_ctl</name>
              <description>TWI_SDA Line State Control Bit</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>high</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>sda_ctl_en</name>
              <description>TWI_SDA Line State Control Enable</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_DRV_CTRL</name>
          <description>TWI_DRV Control Register</description>
          <addressOffset>0x0200</addressOffset>
          <fields>
            <field>
              <name>start_tran</name>
              <description>Start transmission</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>idle</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>start</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>restart_mode</name>
              <description>Restart mode</description>
              <bitRange>[29:29]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>restart</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>stop_restart</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>read_tran_mode</name>
              <description>Read transition mode</description>
              <bitRange>[28:28]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>send</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>not_send</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tran_result</name>
              <description>Transition result</description>
              <bitRange>[27:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ok</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>fail</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>twi_sta</name>
              <description>TWI status</description>
              <bitRange>[23:16]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>be</name>
                  <description>bus error</description>
                  <value>0x00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sct</name>
                  <description>START condition transmitted</description>
                  <value>0x08</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>rsct</name>
                  <description>Repeated START condition transmitted</description>
                  <value>0x10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>awbt_ar</name>
                  <description>Address + Write bit transmitted, ACK received</description>
                  <value>0x18</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>awbt_anr</name>
                  <description>Address + Write bit transmitted, ACK not received</description>
                  <value>0x20</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>dbtm_ar</name>
                  <description>Data byte transmitted in master mode, ACK received</description>
                  <value>0x28</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>dbtm_anr</name>
                  <description>Data byte transmitted in master mode, ACK not received</description>
                  <value>0x30</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>al_a_db</name>
                  <description>Arbitration lost in address or data byte</description>
                  <value>0x38</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>arbt_ar</name>
                  <description>Address + Read bit transmitted, ACK received</description>
                  <value>0x40</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>arbt_anr</name>
                  <description>Address + Read bit transmitted, ACK not received</description>
                  <value>0x48</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>dbrm_ar</name>
                  <description>Data byte received in master mode, ACK received</description>
                  <value>0x50</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>dbrm_anr</name>
                  <description>Data byte received in master mode, ACK not received</description>
                  <value>0x58</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>t_s9sc</name>
                  <description>Timeout when sending the 9th SCL clock</description>
                  <value>0x01</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>timeout_n</name>
              <description>Timeout number</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>soft_reset</name>
              <description>Software reset</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>normal</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>reset</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>twi_drv_en</name>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_DRV_CFG</name>
          <description>TWI_DRV Transmission Configuration Register</description>
          <addressOffset>0x0204</addressOffset>
          <fields>
            <field>
              <name>pkt_interval</name>
              <bitRange>[31:16]</bitRange>
            </field>
            <field>
              <name>packet_cnt</name>
              <bitRange>[15:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_DRV_SLV</name>
          <description>TWI_DRV Slave ID Register</description>
          <addressOffset>0x0208</addressOffset>
          <fields>
            <field>
              <name>slv_id</name>
              <description>Slave device ID</description>
              <bitRange>[15:9]</bitRange>
            </field>
            <field>
              <name>cmd</name>
              <description>R/W operation to slave device</description>
              <bitRange>[8:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>write</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>read</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>slv_id_x</name>
              <description>SLAX[7:0]</description>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_DRV_FMT</name>
          <description>TWI_DRV Packet Format Register</description>
          <addressOffset>0x020C</addressOffset>
          <fields>
            <field>
              <name>addr_byte</name>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>data_byte</name>
              <bitRange>[15:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_DRV_BUS_CTRL</name>
          <description>TWI_DRV Bus Control Register</description>
          <addressOffset>0x0210</addressOffset>
          <fields>
            <field>
              <name>clk_count_mode</name>
              <bitRange>[16:16]</bitRange>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>oscl</name>
                  <description>scl clock high period count on oscl</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>iscl</name>
                  <description>scl clock high period count on iscl</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>clk_duty</name>
              <description>Setting duty cycle of clock as master</description>
              <bitRange>[15:15]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>P50</name>
                  <description>50%</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P40</name>
                  <description>40%</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>clk_n</name>
              <bitRange>[14:12]</bitRange>
            </field>
            <field>
              <name>clk_m</name>
              <bitRange>[11:8]</bitRange>
            </field>
            <field>
              <name>scl_sta</name>
              <description>SCL current status</description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>sda_sta</name>
              <description>SDA current status</description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>scl_mov</name>
              <description>SCL manual output value</description>
              <bitRange>[3:3]</bitRange>
            </field>
            <field>
              <name>sda_mov</name>
              <description>SDA manual output value</description>
              <bitRange>[2:2]</bitRange>
            </field>
            <field>
              <name>scl_moe</name>
              <description>SCL manual output enable</description>
              <bitRange>[1:1]</bitRange>
            </field>
            <field>
              <name>sda_moe</name>
              <description>SDA manual output enable</description>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_DRV_INT_CTRL</name>
          <description>TWI_DRV Interrupt Control Register</description>
          <addressOffset>0x0214</addressOffset>
          <fields>
            <field>
              <name>rx_req_int_en</name>
              <bitRange>[19:19]</bitRange>
            </field>
            <field>
              <name>tx_req_int_en</name>
              <bitRange>[18:18]</bitRange>
            </field>
            <field>
              <name>tran_err_int_en</name>
              <bitRange>[17:17]</bitRange>
            </field>
            <field>
              <name>tran_com_int_en</name>
              <bitRange>[16:16]</bitRange>
            </field>
            <field>
              <name>rx_req_pd</name>
              <bitRange>[3:3]</bitRange>
            </field>
            <field>
              <name>tx_req_pd</name>
              <bitRange>[2:2]</bitRange>
            </field>
            <field>
              <name>tran_err_pd</name>
              <bitRange>[1:1]</bitRange>
            </field>
            <field>
              <name>tran_com_pd</name>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_DRV_DMA_CFG</name>
          <description>TWI_DRV DMA Configure Register</description>
          <addressOffset>0x0218</addressOffset>
          <fields>
            <field>
              <name>dma_rx_en</name>
              <bitRange>[24:23]</bitRange>
            </field>
            <field>
              <name>rx_trig</name>
              <bitRange>[21:16]</bitRange>
            </field>
            <field>
              <name>dma_tx_en</name>
              <bitRange>[8:8]</bitRange>
            </field>
            <field>
              <name>tx_trig</name>
              <bitRange>[5:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_DRV_FIFO_CON</name>
          <description>TWI_DRV FIFO Content Register</description>
          <addressOffset>0x021C</addressOffset>
          <fields>
            <field>
              <name>recv_fifo_clear</name>
              <bitRange>[22:22]</bitRange>
            </field>
            <field>
              <name>recv_fifo_content</name>
              <bitRange>[21:16]</bitRange>
            </field>
            <field>
              <name>send_fifo_clear</name>
              <bitRange>[6:6]</bitRange>
            </field>
            <field>
              <name>send_fifo_content</name>
              <bitRange>[5:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_DRV_SEND_FIFO_ACC</name>
          <description>TWI_DRV Send Data FIFO Access Register</description>
          <addressOffset>0x0300</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>send_data_fifo</name>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_DRV_RECV_FIFO_ACC</name>
          <description>TWI_DRV Receive Data FIFO Access Register</description>
          <addressOffset>0x0304</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>recv_data_fifo</name>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>

    <peripheral>
      <name>TWI2</name>
      <description>Two Wire Interface</description>
      <groupName>Interfaces</groupName>
      <baseAddress>0x02502800</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x400</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>TWI2</name>
        <value>27</value>
      </interrupt>
      <registers>
        <register>
          <name>TWI_ADDR</name>
          <description>TWI Slave Address Register</description>
          <addressOffset>0x0000</addressOffset>
          <fields>
            <field>
              <name>SLA</name>
              <description>Slave Address</description>
              <bitRange>[7:1]</bitRange>
            </field>
            <field>
              <name>GCE</name>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_XADDR</name>
          <description>TWI Extended Slave Address Register</description>
          <addressOffset>0x0004</addressOffset>
          <fields>
            <field>
              <name>SLAX</name>
              <description>Extend Slave Address\n\nSLAX[7:0]</description>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_DATA</name>
          <description>TWI Data Byte Register</description>
          <addressOffset>0x0008</addressOffset>
          <fields>
            <field>
              <name>data</name>
              <description>Data byte transmitted or received</description>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_CNTR</name>
          <description>TWI Control Register</description>
          <addressOffset>0x000C</addressOffset>
          <fields>
            <field>
              <name>int_en</name>
              <description>Interrupt Enable</description>
              <bitRange>[7:7]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low</name>
                  <description>The interrupt line always low</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>high</name>
                  <description>The interrupt line will go high when INT_FLAG is set</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>bus_en</name>
              <description>TWI Bus Enable</description>
              <bitRange>[6:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ignored</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>respond</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>m_sta</name>
              <description>Master Mode Start</description>
              <bitRange>[5:5]</bitRange>
            </field>
            <field>
              <name>m_stp</name>
              <description>Master Mode Stop</description>
              <bitRange>[4:4]</bitRange>
            </field>
            <field>
              <name>int_flag</name>
              <description>Interrupt Flag</description>
              <bitRange>[3:3]</bitRange>
            </field>
            <field>
              <name>a_ack</name>
              <description>Assert Acknowledge</description>
              <bitRange>[2:2]</bitRange>
            </field>
            <field>
              <name>clk_count_mode</name>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>oscl</name>
                  <description>scl clock high period count on oscl</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>iscl</name>
                  <description>scl clock high period count on iscl</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_STAT</name>
          <description>TWI Status Register</description>
          <addressOffset>0x0010</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>sta</name>
              <bitRange>[7:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>be</name>
                  <description>Bus error</description>
                  <value>0x00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sct</name>
                  <description>START condition transmitted</description>
                  <value>0x08</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>rsct</name>
                  <description>Repeated START condition transmitted</description>
                  <value>0x10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>awbt_ar</name>
                  <description>Address + Write bit transmitted, ACK received</description>
                  <value>0x18</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>awbt_anr</name>
                  <description>Address + Write bit transmitted, ACK not received</description>
                  <value>0x20</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>dbtm_ar</name>
                  <description>Data byte transmitted in master mode, ACK received</description>
                  <value>0x28</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>dbtm_anr</name>
                  <description>Data byte transmitted in master mode, ACK not received</description>
                  <value>0x30</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>al_a_db</name>
                  <description>Arbitration lost in address or data byte</description>
                  <value>0x38</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>arbt_ar</name>
                  <description>Address + Read bit transmitted, ACK received</description>
                  <value>0x40</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>arbt_anr</name>
                  <description>Address + Read bit transmitted, ACK not received</description>
                  <value>0x48</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>dbrm_at</name>
                  <description>Data byte received in master mode, ACK transmitted</description>
                  <value>0x50</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>dbrm_ant</name>
                  <description>Data byte received in master mode, not ACK transmitted</description>
                  <value>0x58</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sawr_at</name>
                  <description>Slave address + Write bit received, ACK transmitted</description>
                  <value>0x60</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>al_am_sawr_at</name>
                  <description>Arbitration lost in the address as master, slave address + Write bit received, ACK transmitted</description>
                  <value>0x68</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>gcar_at</name>
                  <description>General Call address received, ACK transmitted</description>
                  <value>0x70</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>al_am_gcar_at</name>
                  <description>Arbitration lost in the address as master, General Call address received, ACK transmitted</description>
                  <value>0x78</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>dbr_sar_at</name>
                  <description>Data byte received after slave address received, ACK transmitted</description>
                  <value>0x80</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>dbr_sar_ant</name>
                  <description>Data byte received after slave address received, not ACK transmitted</description>
                  <value>0x88</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>dbr_gcr_at</name>
                  <description>Data byte received after General Call received, ACK transmitted</description>
                  <value>0x90</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>dbr_gcr_ant</name>
                  <description>Data byte received after General Call received, not ACK transmitted</description>
                  <value>0x98</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>srscrs</name>
                  <description>STOP or repeated START condition received in slave mode</description>
                  <value>0xA0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sarr_at</name>
                  <description>Slave address + Read bit received, ACK transmitted</description>
                  <value>0xA8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>al_am_sarr_at</name>
                  <description>Arbitration lost in the address as master, slave address + Read bit received, ACK transmitted</description>
                  <value>0xB0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>dbts_ar</name>
                  <description>Data byte transmitted in slave mode, ACK received</description>
                  <value>0xB8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>dbts_anr</name>
                  <description>Data byte transmitted in slave mode, ACK not received</description>
                  <value>0xC0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>lbts_ar</name>
                  <description>The Last byte transmitted in slave mode, ACK received</description>
                  <value>0xC8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sawt_ar</name>
                  <description>Second Address byte + Write bit transmitted, ACK received</description>
                  <value>0xD0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sawt_anr</name>
                  <description>Second Address byte + Write bit transmitted, ACK not received</description>
                  <value>0xD8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>nrsi</name>
                  <description>No relevant status information, INT_FLAG=0</description>
                  <value>0xF8</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_CCR</name>
          <description>TWI Clock Control Register</description>
          <addressOffset>0x0014</addressOffset>
          <fields>
            <field>
              <name>clk_duty</name>
              <description>Setting duty cycle of clock as master</description>
              <bitRange>[7:7]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>P50</name>
                  <description>50%</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P40</name>
                  <description>40%</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>clk_m</name>
              <bitRange>[6:3]</bitRange>
            </field>
            <field>
              <name>clk_n</name>
              <bitRange>[2:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_SRST</name>
          <description>TWI Software Reset Register</description>
          <addressOffset>0x0018</addressOffset>
          <fields>
            <field>
              <name>soft_rst</name>
              <description>Soft Reset</description>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_EFR</name>
          <description>TWI Enhance Feature Register</description>
          <addressOffset>0x001C</addressOffset>
          <fields>
            <field>
              <name>dbn</name>
              <description>Data Byte Number Follow Read Command Control</description>
              <bitRange>[1:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B0</name>
                  <description>No data byte can be written after the read command</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B1</name>
                  <description>1-byte data can be written after the read command</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B2</name>
                  <description>2-byte data can be written after the read command</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B3</name>
                  <description>3-byte data can be written after the read command</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_LCR</name>
          <description>TWI Line Control Register</description>
          <addressOffset>0x0020</addressOffset>
          <fields>
            <field>
              <name>scl_state</name>
              <description>Current State of TWI_SCL</description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>high</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>sda_state</name>
              <description>Current State of TWI_SDA</description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>high</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>scl_ctl</name>
              <description>TWI_SCL Line State Control Bit</description>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>high</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>scl_ctl_en</name>
              <description>TWI_SCL Line State Control Enable</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>sda_ctl</name>
              <description>TWI_SDA Line State Control Bit</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>high</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>sda_ctl_en</name>
              <description>TWI_SDA Line State Control Enable</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_DRV_CTRL</name>
          <description>TWI_DRV Control Register</description>
          <addressOffset>0x0200</addressOffset>
          <fields>
            <field>
              <name>start_tran</name>
              <description>Start transmission</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>idle</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>start</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>restart_mode</name>
              <description>Restart mode</description>
              <bitRange>[29:29]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>restart</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>stop_restart</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>read_tran_mode</name>
              <description>Read transition mode</description>
              <bitRange>[28:28]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>send</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>not_send</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tran_result</name>
              <description>Transition result</description>
              <bitRange>[27:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ok</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>fail</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>twi_sta</name>
              <description>TWI status</description>
              <bitRange>[23:16]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>be</name>
                  <description>bus error</description>
                  <value>0x00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sct</name>
                  <description>START condition transmitted</description>
                  <value>0x08</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>rsct</name>
                  <description>Repeated START condition transmitted</description>
                  <value>0x10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>awbt_ar</name>
                  <description>Address + Write bit transmitted, ACK received</description>
                  <value>0x18</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>awbt_anr</name>
                  <description>Address + Write bit transmitted, ACK not received</description>
                  <value>0x20</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>dbtm_ar</name>
                  <description>Data byte transmitted in master mode, ACK received</description>
                  <value>0x28</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>dbtm_anr</name>
                  <description>Data byte transmitted in master mode, ACK not received</description>
                  <value>0x30</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>al_a_db</name>
                  <description>Arbitration lost in address or data byte</description>
                  <value>0x38</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>arbt_ar</name>
                  <description>Address + Read bit transmitted, ACK received</description>
                  <value>0x40</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>arbt_anr</name>
                  <description>Address + Read bit transmitted, ACK not received</description>
                  <value>0x48</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>dbrm_ar</name>
                  <description>Data byte received in master mode, ACK received</description>
                  <value>0x50</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>dbrm_anr</name>
                  <description>Data byte received in master mode, ACK not received</description>
                  <value>0x58</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>t_s9sc</name>
                  <description>Timeout when sending the 9th SCL clock</description>
                  <value>0x01</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>timeout_n</name>
              <description>Timeout number</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>soft_reset</name>
              <description>Software reset</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>normal</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>reset</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>twi_drv_en</name>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_DRV_CFG</name>
          <description>TWI_DRV Transmission Configuration Register</description>
          <addressOffset>0x0204</addressOffset>
          <fields>
            <field>
              <name>pkt_interval</name>
              <bitRange>[31:16]</bitRange>
            </field>
            <field>
              <name>packet_cnt</name>
              <bitRange>[15:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_DRV_SLV</name>
          <description>TWI_DRV Slave ID Register</description>
          <addressOffset>0x0208</addressOffset>
          <fields>
            <field>
              <name>slv_id</name>
              <description>Slave device ID</description>
              <bitRange>[15:9]</bitRange>
            </field>
            <field>
              <name>cmd</name>
              <description>R/W operation to slave device</description>
              <bitRange>[8:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>write</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>read</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>slv_id_x</name>
              <description>SLAX[7:0]</description>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_DRV_FMT</name>
          <description>TWI_DRV Packet Format Register</description>
          <addressOffset>0x020C</addressOffset>
          <fields>
            <field>
              <name>addr_byte</name>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>data_byte</name>
              <bitRange>[15:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_DRV_BUS_CTRL</name>
          <description>TWI_DRV Bus Control Register</description>
          <addressOffset>0x0210</addressOffset>
          <fields>
            <field>
              <name>clk_count_mode</name>
              <bitRange>[16:16]</bitRange>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>oscl</name>
                  <description>scl clock high period count on oscl</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>iscl</name>
                  <description>scl clock high period count on iscl</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>clk_duty</name>
              <description>Setting duty cycle of clock as master</description>
              <bitRange>[15:15]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>P50</name>
                  <description>50%</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P40</name>
                  <description>40%</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>clk_n</name>
              <bitRange>[14:12]</bitRange>
            </field>
            <field>
              <name>clk_m</name>
              <bitRange>[11:8]</bitRange>
            </field>
            <field>
              <name>scl_sta</name>
              <description>SCL current status</description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>sda_sta</name>
              <description>SDA current status</description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>scl_mov</name>
              <description>SCL manual output value</description>
              <bitRange>[3:3]</bitRange>
            </field>
            <field>
              <name>sda_mov</name>
              <description>SDA manual output value</description>
              <bitRange>[2:2]</bitRange>
            </field>
            <field>
              <name>scl_moe</name>
              <description>SCL manual output enable</description>
              <bitRange>[1:1]</bitRange>
            </field>
            <field>
              <name>sda_moe</name>
              <description>SDA manual output enable</description>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_DRV_INT_CTRL</name>
          <description>TWI_DRV Interrupt Control Register</description>
          <addressOffset>0x0214</addressOffset>
          <fields>
            <field>
              <name>rx_req_int_en</name>
              <bitRange>[19:19]</bitRange>
            </field>
            <field>
              <name>tx_req_int_en</name>
              <bitRange>[18:18]</bitRange>
            </field>
            <field>
              <name>tran_err_int_en</name>
              <bitRange>[17:17]</bitRange>
            </field>
            <field>
              <name>tran_com_int_en</name>
              <bitRange>[16:16]</bitRange>
            </field>
            <field>
              <name>rx_req_pd</name>
              <bitRange>[3:3]</bitRange>
            </field>
            <field>
              <name>tx_req_pd</name>
              <bitRange>[2:2]</bitRange>
            </field>
            <field>
              <name>tran_err_pd</name>
              <bitRange>[1:1]</bitRange>
            </field>
            <field>
              <name>tran_com_pd</name>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_DRV_DMA_CFG</name>
          <description>TWI_DRV DMA Configure Register</description>
          <addressOffset>0x0218</addressOffset>
          <fields>
            <field>
              <name>dma_rx_en</name>
              <bitRange>[24:23]</bitRange>
            </field>
            <field>
              <name>rx_trig</name>
              <bitRange>[21:16]</bitRange>
            </field>
            <field>
              <name>dma_tx_en</name>
              <bitRange>[8:8]</bitRange>
            </field>
            <field>
              <name>tx_trig</name>
              <bitRange>[5:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_DRV_FIFO_CON</name>
          <description>TWI_DRV FIFO Content Register</description>
          <addressOffset>0x021C</addressOffset>
          <fields>
            <field>
              <name>recv_fifo_clear</name>
              <bitRange>[22:22]</bitRange>
            </field>
            <field>
              <name>recv_fifo_content</name>
              <bitRange>[21:16]</bitRange>
            </field>
            <field>
              <name>send_fifo_clear</name>
              <bitRange>[6:6]</bitRange>
            </field>
            <field>
              <name>send_fifo_content</name>
              <bitRange>[5:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_DRV_SEND_FIFO_ACC</name>
          <description>TWI_DRV Send Data FIFO Access Register</description>
          <addressOffset>0x0300</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>send_data_fifo</name>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_DRV_RECV_FIFO_ACC</name>
          <description>TWI_DRV Receive Data FIFO Access Register</description>
          <addressOffset>0x0304</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>recv_data_fifo</name>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>

    <peripheral>
      <name>TWI3</name>
      <description>Two Wire Interface</description>
      <groupName>Interfaces</groupName>
      <baseAddress>0x02502c00</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x400</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>TWI3</name>
        <value>28</value>
      </interrupt>
      <registers>
        <register>
          <name>TWI_ADDR</name>
          <description>TWI Slave Address Register</description>
          <addressOffset>0x0000</addressOffset>
          <fields>
            <field>
              <name>SLA</name>
              <description>Slave Address</description>
              <bitRange>[7:1]</bitRange>
            </field>
            <field>
              <name>GCE</name>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_XADDR</name>
          <description>TWI Extended Slave Address Register</description>
          <addressOffset>0x0004</addressOffset>
          <fields>
            <field>
              <name>SLAX</name>
              <description>Extend Slave Address\n\nSLAX[7:0]</description>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_DATA</name>
          <description>TWI Data Byte Register</description>
          <addressOffset>0x0008</addressOffset>
          <fields>
            <field>
              <name>data</name>
              <description>Data byte transmitted or received</description>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_CNTR</name>
          <description>TWI Control Register</description>
          <addressOffset>0x000C</addressOffset>
          <fields>
            <field>
              <name>int_en</name>
              <description>Interrupt Enable</description>
              <bitRange>[7:7]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low</name>
                  <description>The interrupt line always low</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>high</name>
                  <description>The interrupt line will go high when INT_FLAG is set</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>bus_en</name>
              <description>TWI Bus Enable</description>
              <bitRange>[6:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ignored</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>respond</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>m_sta</name>
              <description>Master Mode Start</description>
              <bitRange>[5:5]</bitRange>
            </field>
            <field>
              <name>m_stp</name>
              <description>Master Mode Stop</description>
              <bitRange>[4:4]</bitRange>
            </field>
            <field>
              <name>int_flag</name>
              <description>Interrupt Flag</description>
              <bitRange>[3:3]</bitRange>
            </field>
            <field>
              <name>a_ack</name>
              <description>Assert Acknowledge</description>
              <bitRange>[2:2]</bitRange>
            </field>
            <field>
              <name>clk_count_mode</name>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>oscl</name>
                  <description>scl clock high period count on oscl</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>iscl</name>
                  <description>scl clock high period count on iscl</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_STAT</name>
          <description>TWI Status Register</description>
          <addressOffset>0x0010</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>sta</name>
              <bitRange>[7:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>be</name>
                  <description>Bus error</description>
                  <value>0x00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sct</name>
                  <description>START condition transmitted</description>
                  <value>0x08</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>rsct</name>
                  <description>Repeated START condition transmitted</description>
                  <value>0x10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>awbt_ar</name>
                  <description>Address + Write bit transmitted, ACK received</description>
                  <value>0x18</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>awbt_anr</name>
                  <description>Address + Write bit transmitted, ACK not received</description>
                  <value>0x20</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>dbtm_ar</name>
                  <description>Data byte transmitted in master mode, ACK received</description>
                  <value>0x28</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>dbtm_anr</name>
                  <description>Data byte transmitted in master mode, ACK not received</description>
                  <value>0x30</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>al_a_db</name>
                  <description>Arbitration lost in address or data byte</description>
                  <value>0x38</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>arbt_ar</name>
                  <description>Address + Read bit transmitted, ACK received</description>
                  <value>0x40</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>arbt_anr</name>
                  <description>Address + Read bit transmitted, ACK not received</description>
                  <value>0x48</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>dbrm_at</name>
                  <description>Data byte received in master mode, ACK transmitted</description>
                  <value>0x50</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>dbrm_ant</name>
                  <description>Data byte received in master mode, not ACK transmitted</description>
                  <value>0x58</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sawr_at</name>
                  <description>Slave address + Write bit received, ACK transmitted</description>
                  <value>0x60</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>al_am_sawr_at</name>
                  <description>Arbitration lost in the address as master, slave address + Write bit received, ACK transmitted</description>
                  <value>0x68</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>gcar_at</name>
                  <description>General Call address received, ACK transmitted</description>
                  <value>0x70</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>al_am_gcar_at</name>
                  <description>Arbitration lost in the address as master, General Call address received, ACK transmitted</description>
                  <value>0x78</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>dbr_sar_at</name>
                  <description>Data byte received after slave address received, ACK transmitted</description>
                  <value>0x80</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>dbr_sar_ant</name>
                  <description>Data byte received after slave address received, not ACK transmitted</description>
                  <value>0x88</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>dbr_gcr_at</name>
                  <description>Data byte received after General Call received, ACK transmitted</description>
                  <value>0x90</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>dbr_gcr_ant</name>
                  <description>Data byte received after General Call received, not ACK transmitted</description>
                  <value>0x98</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>srscrs</name>
                  <description>STOP or repeated START condition received in slave mode</description>
                  <value>0xA0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sarr_at</name>
                  <description>Slave address + Read bit received, ACK transmitted</description>
                  <value>0xA8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>al_am_sarr_at</name>
                  <description>Arbitration lost in the address as master, slave address + Read bit received, ACK transmitted</description>
                  <value>0xB0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>dbts_ar</name>
                  <description>Data byte transmitted in slave mode, ACK received</description>
                  <value>0xB8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>dbts_anr</name>
                  <description>Data byte transmitted in slave mode, ACK not received</description>
                  <value>0xC0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>lbts_ar</name>
                  <description>The Last byte transmitted in slave mode, ACK received</description>
                  <value>0xC8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sawt_ar</name>
                  <description>Second Address byte + Write bit transmitted, ACK received</description>
                  <value>0xD0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sawt_anr</name>
                  <description>Second Address byte + Write bit transmitted, ACK not received</description>
                  <value>0xD8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>nrsi</name>
                  <description>No relevant status information, INT_FLAG=0</description>
                  <value>0xF8</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_CCR</name>
          <description>TWI Clock Control Register</description>
          <addressOffset>0x0014</addressOffset>
          <fields>
            <field>
              <name>clk_duty</name>
              <description>Setting duty cycle of clock as master</description>
              <bitRange>[7:7]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>P50</name>
                  <description>50%</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P40</name>
                  <description>40%</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>clk_m</name>
              <bitRange>[6:3]</bitRange>
            </field>
            <field>
              <name>clk_n</name>
              <bitRange>[2:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_SRST</name>
          <description>TWI Software Reset Register</description>
          <addressOffset>0x0018</addressOffset>
          <fields>
            <field>
              <name>soft_rst</name>
              <description>Soft Reset</description>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_EFR</name>
          <description>TWI Enhance Feature Register</description>
          <addressOffset>0x001C</addressOffset>
          <fields>
            <field>
              <name>dbn</name>
              <description>Data Byte Number Follow Read Command Control</description>
              <bitRange>[1:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B0</name>
                  <description>No data byte can be written after the read command</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B1</name>
                  <description>1-byte data can be written after the read command</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B2</name>
                  <description>2-byte data can be written after the read command</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B3</name>
                  <description>3-byte data can be written after the read command</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_LCR</name>
          <description>TWI Line Control Register</description>
          <addressOffset>0x0020</addressOffset>
          <fields>
            <field>
              <name>scl_state</name>
              <description>Current State of TWI_SCL</description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>high</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>sda_state</name>
              <description>Current State of TWI_SDA</description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>high</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>scl_ctl</name>
              <description>TWI_SCL Line State Control Bit</description>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>high</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>scl_ctl_en</name>
              <description>TWI_SCL Line State Control Enable</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>sda_ctl</name>
              <description>TWI_SDA Line State Control Bit</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>high</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>sda_ctl_en</name>
              <description>TWI_SDA Line State Control Enable</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_DRV_CTRL</name>
          <description>TWI_DRV Control Register</description>
          <addressOffset>0x0200</addressOffset>
          <fields>
            <field>
              <name>start_tran</name>
              <description>Start transmission</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>idle</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>start</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>restart_mode</name>
              <description>Restart mode</description>
              <bitRange>[29:29]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>restart</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>stop_restart</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>read_tran_mode</name>
              <description>Read transition mode</description>
              <bitRange>[28:28]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>send</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>not_send</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tran_result</name>
              <description>Transition result</description>
              <bitRange>[27:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ok</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>fail</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>twi_sta</name>
              <description>TWI status</description>
              <bitRange>[23:16]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>be</name>
                  <description>bus error</description>
                  <value>0x00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sct</name>
                  <description>START condition transmitted</description>
                  <value>0x08</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>rsct</name>
                  <description>Repeated START condition transmitted</description>
                  <value>0x10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>awbt_ar</name>
                  <description>Address + Write bit transmitted, ACK received</description>
                  <value>0x18</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>awbt_anr</name>
                  <description>Address + Write bit transmitted, ACK not received</description>
                  <value>0x20</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>dbtm_ar</name>
                  <description>Data byte transmitted in master mode, ACK received</description>
                  <value>0x28</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>dbtm_anr</name>
                  <description>Data byte transmitted in master mode, ACK not received</description>
                  <value>0x30</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>al_a_db</name>
                  <description>Arbitration lost in address or data byte</description>
                  <value>0x38</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>arbt_ar</name>
                  <description>Address + Read bit transmitted, ACK received</description>
                  <value>0x40</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>arbt_anr</name>
                  <description>Address + Read bit transmitted, ACK not received</description>
                  <value>0x48</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>dbrm_ar</name>
                  <description>Data byte received in master mode, ACK received</description>
                  <value>0x50</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>dbrm_anr</name>
                  <description>Data byte received in master mode, ACK not received</description>
                  <value>0x58</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>t_s9sc</name>
                  <description>Timeout when sending the 9th SCL clock</description>
                  <value>0x01</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>timeout_n</name>
              <description>Timeout number</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>soft_reset</name>
              <description>Software reset</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>normal</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>reset</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>twi_drv_en</name>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_DRV_CFG</name>
          <description>TWI_DRV Transmission Configuration Register</description>
          <addressOffset>0x0204</addressOffset>
          <fields>
            <field>
              <name>pkt_interval</name>
              <bitRange>[31:16]</bitRange>
            </field>
            <field>
              <name>packet_cnt</name>
              <bitRange>[15:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_DRV_SLV</name>
          <description>TWI_DRV Slave ID Register</description>
          <addressOffset>0x0208</addressOffset>
          <fields>
            <field>
              <name>slv_id</name>
              <description>Slave device ID</description>
              <bitRange>[15:9]</bitRange>
            </field>
            <field>
              <name>cmd</name>
              <description>R/W operation to slave device</description>
              <bitRange>[8:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>write</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>read</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>slv_id_x</name>
              <description>SLAX[7:0]</description>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_DRV_FMT</name>
          <description>TWI_DRV Packet Format Register</description>
          <addressOffset>0x020C</addressOffset>
          <fields>
            <field>
              <name>addr_byte</name>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>data_byte</name>
              <bitRange>[15:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_DRV_BUS_CTRL</name>
          <description>TWI_DRV Bus Control Register</description>
          <addressOffset>0x0210</addressOffset>
          <fields>
            <field>
              <name>clk_count_mode</name>
              <bitRange>[16:16]</bitRange>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>oscl</name>
                  <description>scl clock high period count on oscl</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>iscl</name>
                  <description>scl clock high period count on iscl</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>clk_duty</name>
              <description>Setting duty cycle of clock as master</description>
              <bitRange>[15:15]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>P50</name>
                  <description>50%</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P40</name>
                  <description>40%</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>clk_n</name>
              <bitRange>[14:12]</bitRange>
            </field>
            <field>
              <name>clk_m</name>
              <bitRange>[11:8]</bitRange>
            </field>
            <field>
              <name>scl_sta</name>
              <description>SCL current status</description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>sda_sta</name>
              <description>SDA current status</description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>scl_mov</name>
              <description>SCL manual output value</description>
              <bitRange>[3:3]</bitRange>
            </field>
            <field>
              <name>sda_mov</name>
              <description>SDA manual output value</description>
              <bitRange>[2:2]</bitRange>
            </field>
            <field>
              <name>scl_moe</name>
              <description>SCL manual output enable</description>
              <bitRange>[1:1]</bitRange>
            </field>
            <field>
              <name>sda_moe</name>
              <description>SDA manual output enable</description>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_DRV_INT_CTRL</name>
          <description>TWI_DRV Interrupt Control Register</description>
          <addressOffset>0x0214</addressOffset>
          <fields>
            <field>
              <name>rx_req_int_en</name>
              <bitRange>[19:19]</bitRange>
            </field>
            <field>
              <name>tx_req_int_en</name>
              <bitRange>[18:18]</bitRange>
            </field>
            <field>
              <name>tran_err_int_en</name>
              <bitRange>[17:17]</bitRange>
            </field>
            <field>
              <name>tran_com_int_en</name>
              <bitRange>[16:16]</bitRange>
            </field>
            <field>
              <name>rx_req_pd</name>
              <bitRange>[3:3]</bitRange>
            </field>
            <field>
              <name>tx_req_pd</name>
              <bitRange>[2:2]</bitRange>
            </field>
            <field>
              <name>tran_err_pd</name>
              <bitRange>[1:1]</bitRange>
            </field>
            <field>
              <name>tran_com_pd</name>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_DRV_DMA_CFG</name>
          <description>TWI_DRV DMA Configure Register</description>
          <addressOffset>0x0218</addressOffset>
          <fields>
            <field>
              <name>dma_rx_en</name>
              <bitRange>[24:23]</bitRange>
            </field>
            <field>
              <name>rx_trig</name>
              <bitRange>[21:16]</bitRange>
            </field>
            <field>
              <name>dma_tx_en</name>
              <bitRange>[8:8]</bitRange>
            </field>
            <field>
              <name>tx_trig</name>
              <bitRange>[5:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_DRV_FIFO_CON</name>
          <description>TWI_DRV FIFO Content Register</description>
          <addressOffset>0x021C</addressOffset>
          <fields>
            <field>
              <name>recv_fifo_clear</name>
              <bitRange>[22:22]</bitRange>
            </field>
            <field>
              <name>recv_fifo_content</name>
              <bitRange>[21:16]</bitRange>
            </field>
            <field>
              <name>send_fifo_clear</name>
              <bitRange>[6:6]</bitRange>
            </field>
            <field>
              <name>send_fifo_content</name>
              <bitRange>[5:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_DRV_SEND_FIFO_ACC</name>
          <description>TWI_DRV Send Data FIFO Access Register</description>
          <addressOffset>0x0300</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>send_data_fifo</name>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_DRV_RECV_FIFO_ACC</name>
          <description>TWI_DRV Receive Data FIFO Access Register</description>
          <addressOffset>0x0304</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>recv_data_fifo</name>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>

    <peripheral>
      <name>UART0</name>
      <description>Universal Asynchronous Receiver Transmitter</description>
      <groupName>Interfaces</groupName>
      <baseAddress>0x02500000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x400</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>UART0</name>
        <value>18</value>
      </interrupt>
      <registers>
        <register>
          <name>RBR</name>
          <description>UART Receive Buffer Register</description>
          <addressOffset>0x0000</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>rbr</name>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>THR</name>
          <description>UART Transmit Holding Register</description>
          <addressOffset>0x0000</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>thr</name>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>DLL</name>
          <description>UART Divisor Latch Low Register</description>
          <addressOffset>0x0000</addressOffset>
          <fields>
            <field>
              <name>dll</name>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>DLH</name>
          <description>UART Divisor Latch High Register</description>
          <addressOffset>0x0004</addressOffset>
          <fields>
            <field>
              <name>dlh</name>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>IER</name>
          <description>UART Interrupt Enable Register</description>
          <addressOffset>0x0004</addressOffset>
          <fields>
            <field>
              <name>ptime</name>
              <description>Programmable THRE Interrupt Mode Enable</description>
              <bitRange>[7:7]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rs485_int_en</name>
              <description>RS485 Interrupt Enable</description>
              <bitRange>[4:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>edssi</name>
              <description>Enable Modem Status Interrupt</description>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>elsi</name>
              <description>Enable Receiver Line Status Interrupt</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>etbei</name>
              <description>Enable Transmit Holding Register Empty Interrupt</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>erbfi</name>
              <description>Enable Received Data Available Interrupt</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>IIR</name>
          <description>UART Interrupt Identity Register</description>
          <addressOffset>0x0008</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>feflag</name>
              <description>FIFOs Enable Flag</description>
              <bitRange>[7:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>iid</name>
              <description>Interrupt ID</description>
              <bitRange>[3:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>modem_status</name>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>no_interrupt_pending</name>
                  <value>0b0001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>thr_empty</name>
                  <value>0b0010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>rs485_interrupt</name>
                  <value>0b0011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>received_data_available</name>
                  <value>0b0100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>receiver_line_status</name>
                  <value>0b0110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>busy_detect</name>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>character_timeout</name>
                  <value>0b1100</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>FCR</name>
          <description>UART FIFO Control Register</description>
          <addressOffset>0x0008</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>rt</name>
              <bitRange>[7:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>one_character</name>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>quarter_full</name>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>half_full</name>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>two_less_than_full</name>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tft</name>
              <bitRange>[5:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>empty</name>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>two_characters</name>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>quarter_full</name>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>half_full</name>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dmam</name>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>mode_0</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>mode_1</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>xfifor</name>
              <bitRange>[2:2]</bitRange>
            </field>
            <field>
              <name>rfifor</name>
              <bitRange>[1:1]</bitRange>
            </field>
            <field>
              <name>fifoe</name>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>LCR</name>
          <description>UART Line Control Register</description>
          <addressOffset>0x000C</addressOffset>
          <fields>
            <field>
              <name>dlab</name>
              <description>Divisor Latch Access Bit</description>
              <bitRange>[7:7]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>rx_buffer</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>divisor_latch</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>bc</name>
              <description>Break Control Bit</description>
              <bitRange>[6:6]</bitRange>
            </field>
            <field>
              <name>eps</name>
              <description>Even Parity Select</description>
              <bitRange>[5:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>odd</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>even</name>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>rs485_data</name>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>rs485_addr</name>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pen</name>
              <description>Parity Enable</description>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>stop</name>
              <description>Number of stop bits</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>one</name>
                  <description>1 stop bit</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>two</name>
                  <description>1.5 stop bits when DLS(LCR[1:0]) is zero, else 2 stop bits</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dls</name>
              <description>Data Length Select</description>
              <bitRange>[1:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>five</name>
                  <description>5 bits</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>six</name>
                  <description>6 bits</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>seven</name>
                  <description>7 bits</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eight</name>
                  <description>8 bits</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>MCR</name>
          <description>UART Modem Control Register</description>
          <addressOffset>0x0010</addressOffset>
          <fields>
            <field>
              <name>function</name>
              <description>UART Function: Select IrDA or RS485</description>
              <bitRange>[7:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>UART</name>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IrDA_SIR</name>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RS485</name>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>reserved</name>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>afce</name>
              <description>Auto Flow Control Enable</description>
              <bitRange>[5:5]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>loop</name>
              <description>Loop Back Mode</description>
              <bitRange>[4:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>normal</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>loop_back</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rts</name>
              <description>Request to Send</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dtr</name>
              <description>Data Terminal Ready</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>LSR</name>
          <description>UART Line Status Register</description>
          <addressOffset>0x0014</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>fifoerr</name>
              <description>RX Data Error in FIFO</description>
              <bitRange>[7:7]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>error</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>temt</name>
              <description>Transmitter Empty</description>
              <bitRange>[6:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>empty</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>thre</name>
              <description>TX Holding Register Empty</description>
              <bitRange>[5:5]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>empty</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>bi</name>
              <description>Break Interrupt</description>
              <bitRange>[4:4]</bitRange>
            </field>
            <field>
              <name>fe</name>
              <description>Framing Error</description>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>error</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pe</name>
              <description>Parity Error</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>error</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>oe</name>
              <description>Overrun Error</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>error</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dr</name>
              <description>Data Ready</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ready</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>MSR</name>
          <description>UART Modem Status Register</description>
          <addressOffset>0x0018</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>dcd</name>
              <description>Line State of Data Carrier Detect</description>
              <bitRange>[7:7]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ri</name>
              <description>Line State of Ring Indicator</description>
              <bitRange>[6:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dsr</name>
              <description>Line State of Data Set Ready</description>
              <bitRange>[5:5]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cts</name>
              <description>Line State of Clear To Send</description>
              <bitRange>[4:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ddcd</name>
              <description>Delta Data Carrier Detect</description>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_change</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>change</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>teri</name>
              <description>Trailing Edge Ring Indicator</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_change</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>change</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ddsr</name>
              <description>Delta Data Set Ready</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_change</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>change</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dcts</name>
              <description>Delta Clear to Send</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_change</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>change</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SCH</name>
          <description>UART Scratch Register</description>
          <addressOffset>0x001C</addressOffset>
          <fields>
            <field>
              <name>scratch</name>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>USR</name>
          <description>UART Status Register</description>
          <addressOffset>0x007C</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>rff</name>
              <description>RX FIFO Full</description>
              <bitRange>[4:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_full</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>full</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rfne</name>
              <description>RX FIFO Not Empty</description>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>empty</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>not_empty</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tfe</name>
              <description>TX FIFO Empty</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_empty</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>empty</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tfnf</name>
              <description>TX FIFO Not Full</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>full</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>not_full</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>busy</name>
              <description>UART Busy Bit</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>idle</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>busy</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TFL</name>
          <description>UART Transmit FIFO Level Register</description>
          <addressOffset>0x0080</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>tfl</name>
              <description>TX FIFO Level</description>
              <bitRange>[8:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>RFL</name>
          <description>UART Receive FIFO Level Register</description>
          <addressOffset>0x0084</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>rfl</name>
              <description>RX FIFO Level</description>
              <bitRange>[8:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>HSK</name>
          <description>UART DMA Handshake Configuration Register</description>
          <addressOffset>0x0088</addressOffset>
          <fields>
            <field>
              <name>hsk</name>
              <description>Handshake configuration</description>
              <bitRange>[7:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>wait_cycle</name>
                  <value>0xA5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>handshake</name>
                  <value>0xE5</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DMA_REQ_EN</name>
          <description>UART DMA Request Enable Register</description>
          <addressOffset>0x008C</addressOffset>
          <fields>
            <field>
              <name>timeout_enable</name>
              <description>DMA Timeout Enable</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tx_req_enable</name>
              <description>DMA TX REQ Enable</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rx_req_enable</name>
              <description>DMA RX REQ Enable</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>HALT</name>
          <description>UART Halt TX Register</description>
          <addressOffset>0x00A4</addressOffset>
          <fields>
            <field>
              <name>pte</name>
              <description>The sending of TX_REQ</description>
              <bitRange>[7:7]</bitRange>
            </field>
            <field>
              <name>dma_pte_rx</name>
              <description>The Transmission of RX_DRQ</description>
              <bitRange>[6:6]</bitRange>
            </field>
            <field>
              <name>sir_rx_invert</name>
              <description>SIR RX Pulse Polarity Invert</description>
              <bitRange>[5:5]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_invert</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>invert</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>sir_tx_invert</name>
              <description>SIR TX Pulse Polarity Invert</description>
              <bitRange>[4:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_invert</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>invert</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>change_update</name>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>finished</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>update_trigger</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>chcfg_at_busy</name>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>halt_tx</name>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DBG_DLL</name>
          <description>UART Debug DLL Register</description>
          <addressOffset>0x00B0</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>DBG_DLL</name>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>DBG_DLH</name>
          <description>UART Debug DLH Register</description>
          <addressOffset>0x00B4</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>DBG_DLH</name>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>FCC</name>
          <description>UART FIFO Clock Control Register</description>
          <addressOffset>0x00F0</addressOffset>
          <fields>
            <field>
              <name>fifo_depth</name>
              <bitRange>[31:8]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>rx_fifo_clock_mode</name>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>wr_apb</name>
                  <description>Sync mode, writing/reading clocks use apb clock</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>w_apb_r_ahb</name>
                  <description>Sync mode, writing clock uses apb clock, reading clock uses ahb clock</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tx_fifo_clock_enable</name>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rx_fifo_clock_enable</name>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>RXDMA_CTRL</name>
          <description>UART RXDMA Control Register</description>
          <addressOffset>0x0100</addressOffset>
          <fields>
            <field>
              <name>timeout_threshold</name>
              <description>RXDMA Timeout Threshold\n\nUnit is 1 UART bit time</description>
              <bitRange>[23:8]</bitRange>
            </field>
            <field>
              <name>timeout_enable</name>
              <description>RXDMA Timeout Enable</description>
              <bitRange>[6:6]</bitRange>
            </field>
            <field>
              <name>ahb_burst_mode</name>
              <description>Set for AHB port burst supported</description>
              <bitRange>[5:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SINGLE</name>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INCR4</name>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INCR8</name>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INCR16</name>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>blk_size</name>
              <bitRange>[3:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B8</name>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B16</name>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B32</name>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B64</name>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>mode</name>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Continous</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Limited</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>enable</name>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>RXDMA_STR</name>
          <description>UART RXDMA Start Register</description>
          <addressOffset>0x0104</addressOffset>
          <fields>
            <field>
              <name>start</name>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>RXDMA_STA</name>
          <description>UART RXDMA Status Register</description>
          <addressOffset>0x0108</addressOffset>
          <fields>
            <field>
              <name>buffer_read_address_updating</name>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ready</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>busy</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>busy</name>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>idle</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>busy</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>RXDMA_LMT</name>
          <description>UART RXDMA Limit Register</description>
          <addressOffset>0x010C</addressOffset>
          <fields>
            <field>
              <name>limit_size</name>
              <bitRange>[15:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>RXDMA_SADDRL</name>
          <description>UART RXDMA Buffer Start Address Low Register</description>
          <addressOffset>0x0110</addressOffset>
        </register>
        <register>
          <name>RXDMA_SADDRH</name>
          <description>UART RXDMA Buffer Start Address High Register</description>
          <addressOffset>0x0114</addressOffset>
          <fields>
            <field>
              <name>saddr</name>
              <description>RXDMA Buffer Start Address [33:32]</description>
              <bitRange>[1:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>RXDMA_BL</name>
          <description>UART RXDMA Buffer Length Register</description>
          <addressOffset>0x0118</addressOffset>
          <fields>
            <field>
              <name>buffer_length</name>
              <bitRange>[15:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>RXDMA_IE</name>
          <description>UART RXDMA Interrupt Enable Register</description>
          <addressOffset>0x0120</addressOffset>
          <fields>
            <field>
              <name>buffer_overrun</name>
              <bitRange>[3:3]</bitRange>
            </field>
            <field>
              <name>timeout_done</name>
              <bitRange>[2:2]</bitRange>
            </field>
            <field>
              <name>blk_done</name>
              <bitRange>[1:1]</bitRange>
            </field>
            <field>
              <name>limit_done</name>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>RXDMA_IS</name>
          <description>UART RXDMA Interrupt Status Register</description>
          <addressOffset>0x0124</addressOffset>
          <fields>
            <field>
              <name>buffer_overrun</name>
              <bitRange>[3:3]</bitRange>
            </field>
            <field>
              <name>timeout_done</name>
              <bitRange>[2:2]</bitRange>
            </field>
            <field>
              <name>blk_done</name>
              <bitRange>[1:1]</bitRange>
            </field>
            <field>
              <name>limit_done</name>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>RXDMA_WADDRL</name>
          <description>UART RXDMA Write Address Low Register</description>
          <addressOffset>0x0128</addressOffset>
          <access>read-only</access>
        </register>
        <register>
          <name>RXDMA_WADDRH</name>
          <description>UART RXDMA Write Address High Register</description>
          <addressOffset>0x012C</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>waddr</name>
              <description>RXDMA Current Write Address [33:32]</description>
              <bitRange>[1:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>RXDMA_RADDRL</name>
          <description>UART RXDMA Read Address Low Register</description>
          <addressOffset>0x0130</addressOffset>
        </register>
        <register>
          <name>RXDMA_RADDRH</name>
          <description>UART RXDMA Read Address High Register</description>
          <addressOffset>0x0134</addressOffset>
          <fields>
            <field>
              <name>raddr</name>
              <description>RXDMA Current Read Address [33:32]</description>
              <bitRange>[1:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>RXDMA_DCNT</name>
          <description>UART RXDMA Data Count Register</description>
          <addressOffset>0x0138</addressOffset>
          <fields>
            <field>
              <name>data_count</name>
              <bitRange>[15:0]</bitRange>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>

    <peripheral>
      <name>UART1</name>
      <description>Universal Asynchronous Receiver Transmitter</description>
      <groupName>Interfaces</groupName>
      <baseAddress>0x02500400</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x400</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>UART1</name>
        <value>19</value>
      </interrupt>
      <registers>
        <register>
          <name>RBR</name>
          <description>UART Receive Buffer Register</description>
          <addressOffset>0x0000</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>rbr</name>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>THR</name>
          <description>UART Transmit Holding Register</description>
          <addressOffset>0x0000</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>thr</name>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>DLL</name>
          <description>UART Divisor Latch Low Register</description>
          <addressOffset>0x0000</addressOffset>
          <fields>
            <field>
              <name>dll</name>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>DLH</name>
          <description>UART Divisor Latch High Register</description>
          <addressOffset>0x0004</addressOffset>
          <fields>
            <field>
              <name>dlh</name>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>IER</name>
          <description>UART Interrupt Enable Register</description>
          <addressOffset>0x0004</addressOffset>
          <fields>
            <field>
              <name>ptime</name>
              <description>Programmable THRE Interrupt Mode Enable</description>
              <bitRange>[7:7]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rs485_int_en</name>
              <description>RS485 Interrupt Enable</description>
              <bitRange>[4:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>edssi</name>
              <description>Enable Modem Status Interrupt</description>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>elsi</name>
              <description>Enable Receiver Line Status Interrupt</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>etbei</name>
              <description>Enable Transmit Holding Register Empty Interrupt</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>erbfi</name>
              <description>Enable Received Data Available Interrupt</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>IIR</name>
          <description>UART Interrupt Identity Register</description>
          <addressOffset>0x0008</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>feflag</name>
              <description>FIFOs Enable Flag</description>
              <bitRange>[7:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>iid</name>
              <description>Interrupt ID</description>
              <bitRange>[3:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>modem_status</name>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>no_interrupt_pending</name>
                  <value>0b0001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>thr_empty</name>
                  <value>0b0010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>rs485_interrupt</name>
                  <value>0b0011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>received_data_available</name>
                  <value>0b0100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>receiver_line_status</name>
                  <value>0b0110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>busy_detect</name>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>character_timeout</name>
                  <value>0b1100</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>FCR</name>
          <description>UART FIFO Control Register</description>
          <addressOffset>0x0008</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>rt</name>
              <bitRange>[7:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>one_character</name>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>quarter_full</name>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>half_full</name>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>two_less_than_full</name>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tft</name>
              <bitRange>[5:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>empty</name>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>two_characters</name>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>quarter_full</name>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>half_full</name>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dmam</name>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>mode_0</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>mode_1</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>xfifor</name>
              <bitRange>[2:2]</bitRange>
            </field>
            <field>
              <name>rfifor</name>
              <bitRange>[1:1]</bitRange>
            </field>
            <field>
              <name>fifoe</name>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>LCR</name>
          <description>UART Line Control Register</description>
          <addressOffset>0x000C</addressOffset>
          <fields>
            <field>
              <name>dlab</name>
              <description>Divisor Latch Access Bit</description>
              <bitRange>[7:7]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>rx_buffer</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>divisor_latch</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>bc</name>
              <description>Break Control Bit</description>
              <bitRange>[6:6]</bitRange>
            </field>
            <field>
              <name>eps</name>
              <description>Even Parity Select</description>
              <bitRange>[5:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>odd</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>even</name>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>rs485_data</name>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>rs485_addr</name>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pen</name>
              <description>Parity Enable</description>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>stop</name>
              <description>Number of stop bits</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>one</name>
                  <description>1 stop bit</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>two</name>
                  <description>1.5 stop bits when DLS(LCR[1:0]) is zero, else 2 stop bits</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dls</name>
              <description>Data Length Select</description>
              <bitRange>[1:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>five</name>
                  <description>5 bits</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>six</name>
                  <description>6 bits</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>seven</name>
                  <description>7 bits</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eight</name>
                  <description>8 bits</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>MCR</name>
          <description>UART Modem Control Register</description>
          <addressOffset>0x0010</addressOffset>
          <fields>
            <field>
              <name>function</name>
              <description>UART Function: Select IrDA or RS485</description>
              <bitRange>[7:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>UART</name>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IrDA_SIR</name>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RS485</name>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>reserved</name>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>afce</name>
              <description>Auto Flow Control Enable</description>
              <bitRange>[5:5]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>loop</name>
              <description>Loop Back Mode</description>
              <bitRange>[4:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>normal</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>loop_back</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rts</name>
              <description>Request to Send</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dtr</name>
              <description>Data Terminal Ready</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>LSR</name>
          <description>UART Line Status Register</description>
          <addressOffset>0x0014</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>fifoerr</name>
              <description>RX Data Error in FIFO</description>
              <bitRange>[7:7]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>error</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>temt</name>
              <description>Transmitter Empty</description>
              <bitRange>[6:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>empty</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>thre</name>
              <description>TX Holding Register Empty</description>
              <bitRange>[5:5]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>empty</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>bi</name>
              <description>Break Interrupt</description>
              <bitRange>[4:4]</bitRange>
            </field>
            <field>
              <name>fe</name>
              <description>Framing Error</description>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>error</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pe</name>
              <description>Parity Error</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>error</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>oe</name>
              <description>Overrun Error</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>error</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dr</name>
              <description>Data Ready</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ready</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>MSR</name>
          <description>UART Modem Status Register</description>
          <addressOffset>0x0018</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>dcd</name>
              <description>Line State of Data Carrier Detect</description>
              <bitRange>[7:7]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ri</name>
              <description>Line State of Ring Indicator</description>
              <bitRange>[6:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dsr</name>
              <description>Line State of Data Set Ready</description>
              <bitRange>[5:5]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cts</name>
              <description>Line State of Clear To Send</description>
              <bitRange>[4:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ddcd</name>
              <description>Delta Data Carrier Detect</description>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_change</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>change</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>teri</name>
              <description>Trailing Edge Ring Indicator</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_change</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>change</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ddsr</name>
              <description>Delta Data Set Ready</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_change</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>change</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dcts</name>
              <description>Delta Clear to Send</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_change</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>change</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SCH</name>
          <description>UART Scratch Register</description>
          <addressOffset>0x001C</addressOffset>
          <fields>
            <field>
              <name>scratch</name>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>USR</name>
          <description>UART Status Register</description>
          <addressOffset>0x007C</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>rff</name>
              <description>RX FIFO Full</description>
              <bitRange>[4:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_full</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>full</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rfne</name>
              <description>RX FIFO Not Empty</description>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>empty</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>not_empty</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tfe</name>
              <description>TX FIFO Empty</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_empty</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>empty</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tfnf</name>
              <description>TX FIFO Not Full</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>full</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>not_full</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>busy</name>
              <description>UART Busy Bit</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>idle</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>busy</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TFL</name>
          <description>UART Transmit FIFO Level Register</description>
          <addressOffset>0x0080</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>tfl</name>
              <description>TX FIFO Level</description>
              <bitRange>[8:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>RFL</name>
          <description>UART Receive FIFO Level Register</description>
          <addressOffset>0x0084</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>rfl</name>
              <description>RX FIFO Level</description>
              <bitRange>[8:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>HSK</name>
          <description>UART DMA Handshake Configuration Register</description>
          <addressOffset>0x0088</addressOffset>
          <fields>
            <field>
              <name>hsk</name>
              <description>Handshake configuration</description>
              <bitRange>[7:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>wait_cycle</name>
                  <value>0xA5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>handshake</name>
                  <value>0xE5</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DMA_REQ_EN</name>
          <description>UART DMA Request Enable Register</description>
          <addressOffset>0x008C</addressOffset>
          <fields>
            <field>
              <name>timeout_enable</name>
              <description>DMA Timeout Enable</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tx_req_enable</name>
              <description>DMA TX REQ Enable</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rx_req_enable</name>
              <description>DMA RX REQ Enable</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>HALT</name>
          <description>UART Halt TX Register</description>
          <addressOffset>0x00A4</addressOffset>
          <fields>
            <field>
              <name>pte</name>
              <description>The sending of TX_REQ</description>
              <bitRange>[7:7]</bitRange>
            </field>
            <field>
              <name>dma_pte_rx</name>
              <description>The Transmission of RX_DRQ</description>
              <bitRange>[6:6]</bitRange>
            </field>
            <field>
              <name>sir_rx_invert</name>
              <description>SIR RX Pulse Polarity Invert</description>
              <bitRange>[5:5]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_invert</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>invert</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>sir_tx_invert</name>
              <description>SIR TX Pulse Polarity Invert</description>
              <bitRange>[4:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_invert</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>invert</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>change_update</name>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>finished</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>update_trigger</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>chcfg_at_busy</name>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>halt_tx</name>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DBG_DLL</name>
          <description>UART Debug DLL Register</description>
          <addressOffset>0x00B0</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>DBG_DLL</name>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>DBG_DLH</name>
          <description>UART Debug DLH Register</description>
          <addressOffset>0x00B4</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>DBG_DLH</name>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>FCC</name>
          <description>UART FIFO Clock Control Register</description>
          <addressOffset>0x00F0</addressOffset>
          <fields>
            <field>
              <name>fifo_depth</name>
              <bitRange>[31:8]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>rx_fifo_clock_mode</name>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>wr_apb</name>
                  <description>Sync mode, writing/reading clocks use apb clock</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>w_apb_r_ahb</name>
                  <description>Sync mode, writing clock uses apb clock, reading clock uses ahb clock</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tx_fifo_clock_enable</name>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rx_fifo_clock_enable</name>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>RXDMA_CTRL</name>
          <description>UART RXDMA Control Register</description>
          <addressOffset>0x0100</addressOffset>
          <fields>
            <field>
              <name>timeout_threshold</name>
              <description>RXDMA Timeout Threshold\n\nUnit is 1 UART bit time</description>
              <bitRange>[23:8]</bitRange>
            </field>
            <field>
              <name>timeout_enable</name>
              <description>RXDMA Timeout Enable</description>
              <bitRange>[6:6]</bitRange>
            </field>
            <field>
              <name>ahb_burst_mode</name>
              <description>Set for AHB port burst supported</description>
              <bitRange>[5:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SINGLE</name>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INCR4</name>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INCR8</name>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INCR16</name>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>blk_size</name>
              <bitRange>[3:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B8</name>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B16</name>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B32</name>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B64</name>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>mode</name>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Continous</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Limited</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>enable</name>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>RXDMA_STR</name>
          <description>UART RXDMA Start Register</description>
          <addressOffset>0x0104</addressOffset>
          <fields>
            <field>
              <name>start</name>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>RXDMA_STA</name>
          <description>UART RXDMA Status Register</description>
          <addressOffset>0x0108</addressOffset>
          <fields>
            <field>
              <name>buffer_read_address_updating</name>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ready</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>busy</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>busy</name>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>idle</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>busy</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>RXDMA_LMT</name>
          <description>UART RXDMA Limit Register</description>
          <addressOffset>0x010C</addressOffset>
          <fields>
            <field>
              <name>limit_size</name>
              <bitRange>[15:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>RXDMA_SADDRL</name>
          <description>UART RXDMA Buffer Start Address Low Register</description>
          <addressOffset>0x0110</addressOffset>
        </register>
        <register>
          <name>RXDMA_SADDRH</name>
          <description>UART RXDMA Buffer Start Address High Register</description>
          <addressOffset>0x0114</addressOffset>
          <fields>
            <field>
              <name>saddr</name>
              <description>RXDMA Buffer Start Address [33:32]</description>
              <bitRange>[1:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>RXDMA_BL</name>
          <description>UART RXDMA Buffer Length Register</description>
          <addressOffset>0x0118</addressOffset>
          <fields>
            <field>
              <name>buffer_length</name>
              <bitRange>[15:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>RXDMA_IE</name>
          <description>UART RXDMA Interrupt Enable Register</description>
          <addressOffset>0x0120</addressOffset>
          <fields>
            <field>
              <name>buffer_overrun</name>
              <bitRange>[3:3]</bitRange>
            </field>
            <field>
              <name>timeout_done</name>
              <bitRange>[2:2]</bitRange>
            </field>
            <field>
              <name>blk_done</name>
              <bitRange>[1:1]</bitRange>
            </field>
            <field>
              <name>limit_done</name>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>RXDMA_IS</name>
          <description>UART RXDMA Interrupt Status Register</description>
          <addressOffset>0x0124</addressOffset>
          <fields>
            <field>
              <name>buffer_overrun</name>
              <bitRange>[3:3]</bitRange>
            </field>
            <field>
              <name>timeout_done</name>
              <bitRange>[2:2]</bitRange>
            </field>
            <field>
              <name>blk_done</name>
              <bitRange>[1:1]</bitRange>
            </field>
            <field>
              <name>limit_done</name>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>RXDMA_WADDRL</name>
          <description>UART RXDMA Write Address Low Register</description>
          <addressOffset>0x0128</addressOffset>
          <access>read-only</access>
        </register>
        <register>
          <name>RXDMA_WADDRH</name>
          <description>UART RXDMA Write Address High Register</description>
          <addressOffset>0x012C</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>waddr</name>
              <description>RXDMA Current Write Address [33:32]</description>
              <bitRange>[1:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>RXDMA_RADDRL</name>
          <description>UART RXDMA Read Address Low Register</description>
          <addressOffset>0x0130</addressOffset>
        </register>
        <register>
          <name>RXDMA_RADDRH</name>
          <description>UART RXDMA Read Address High Register</description>
          <addressOffset>0x0134</addressOffset>
          <fields>
            <field>
              <name>raddr</name>
              <description>RXDMA Current Read Address [33:32]</description>
              <bitRange>[1:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>RXDMA_DCNT</name>
          <description>UART RXDMA Data Count Register</description>
          <addressOffset>0x0138</addressOffset>
          <fields>
            <field>
              <name>data_count</name>
              <bitRange>[15:0]</bitRange>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>

    <peripheral>
      <name>UART2</name>
      <description>Universal Asynchronous Receiver Transmitter</description>
      <groupName>Interfaces</groupName>
      <baseAddress>0x02500800</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x400</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>UART2</name>
        <value>20</value>
      </interrupt>
      <registers>
        <register>
          <name>RBR</name>
          <description>UART Receive Buffer Register</description>
          <addressOffset>0x0000</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>rbr</name>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>THR</name>
          <description>UART Transmit Holding Register</description>
          <addressOffset>0x0000</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>thr</name>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>DLL</name>
          <description>UART Divisor Latch Low Register</description>
          <addressOffset>0x0000</addressOffset>
          <fields>
            <field>
              <name>dll</name>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>DLH</name>
          <description>UART Divisor Latch High Register</description>
          <addressOffset>0x0004</addressOffset>
          <fields>
            <field>
              <name>dlh</name>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>IER</name>
          <description>UART Interrupt Enable Register</description>
          <addressOffset>0x0004</addressOffset>
          <fields>
            <field>
              <name>ptime</name>
              <description>Programmable THRE Interrupt Mode Enable</description>
              <bitRange>[7:7]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rs485_int_en</name>
              <description>RS485 Interrupt Enable</description>
              <bitRange>[4:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>edssi</name>
              <description>Enable Modem Status Interrupt</description>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>elsi</name>
              <description>Enable Receiver Line Status Interrupt</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>etbei</name>
              <description>Enable Transmit Holding Register Empty Interrupt</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>erbfi</name>
              <description>Enable Received Data Available Interrupt</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>IIR</name>
          <description>UART Interrupt Identity Register</description>
          <addressOffset>0x0008</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>feflag</name>
              <description>FIFOs Enable Flag</description>
              <bitRange>[7:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>iid</name>
              <description>Interrupt ID</description>
              <bitRange>[3:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>modem_status</name>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>no_interrupt_pending</name>
                  <value>0b0001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>thr_empty</name>
                  <value>0b0010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>rs485_interrupt</name>
                  <value>0b0011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>received_data_available</name>
                  <value>0b0100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>receiver_line_status</name>
                  <value>0b0110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>busy_detect</name>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>character_timeout</name>
                  <value>0b1100</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>FCR</name>
          <description>UART FIFO Control Register</description>
          <addressOffset>0x0008</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>rt</name>
              <bitRange>[7:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>one_character</name>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>quarter_full</name>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>half_full</name>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>two_less_than_full</name>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tft</name>
              <bitRange>[5:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>empty</name>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>two_characters</name>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>quarter_full</name>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>half_full</name>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dmam</name>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>mode_0</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>mode_1</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>xfifor</name>
              <bitRange>[2:2]</bitRange>
            </field>
            <field>
              <name>rfifor</name>
              <bitRange>[1:1]</bitRange>
            </field>
            <field>
              <name>fifoe</name>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>LCR</name>
          <description>UART Line Control Register</description>
          <addressOffset>0x000C</addressOffset>
          <fields>
            <field>
              <name>dlab</name>
              <description>Divisor Latch Access Bit</description>
              <bitRange>[7:7]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>rx_buffer</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>divisor_latch</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>bc</name>
              <description>Break Control Bit</description>
              <bitRange>[6:6]</bitRange>
            </field>
            <field>
              <name>eps</name>
              <description>Even Parity Select</description>
              <bitRange>[5:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>odd</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>even</name>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>rs485_data</name>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>rs485_addr</name>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pen</name>
              <description>Parity Enable</description>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>stop</name>
              <description>Number of stop bits</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>one</name>
                  <description>1 stop bit</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>two</name>
                  <description>1.5 stop bits when DLS(LCR[1:0]) is zero, else 2 stop bits</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dls</name>
              <description>Data Length Select</description>
              <bitRange>[1:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>five</name>
                  <description>5 bits</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>six</name>
                  <description>6 bits</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>seven</name>
                  <description>7 bits</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eight</name>
                  <description>8 bits</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>MCR</name>
          <description>UART Modem Control Register</description>
          <addressOffset>0x0010</addressOffset>
          <fields>
            <field>
              <name>function</name>
              <description>UART Function: Select IrDA or RS485</description>
              <bitRange>[7:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>UART</name>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IrDA_SIR</name>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RS485</name>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>reserved</name>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>afce</name>
              <description>Auto Flow Control Enable</description>
              <bitRange>[5:5]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>loop</name>
              <description>Loop Back Mode</description>
              <bitRange>[4:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>normal</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>loop_back</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rts</name>
              <description>Request to Send</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dtr</name>
              <description>Data Terminal Ready</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>LSR</name>
          <description>UART Line Status Register</description>
          <addressOffset>0x0014</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>fifoerr</name>
              <description>RX Data Error in FIFO</description>
              <bitRange>[7:7]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>error</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>temt</name>
              <description>Transmitter Empty</description>
              <bitRange>[6:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>empty</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>thre</name>
              <description>TX Holding Register Empty</description>
              <bitRange>[5:5]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>empty</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>bi</name>
              <description>Break Interrupt</description>
              <bitRange>[4:4]</bitRange>
            </field>
            <field>
              <name>fe</name>
              <description>Framing Error</description>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>error</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pe</name>
              <description>Parity Error</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>error</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>oe</name>
              <description>Overrun Error</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>error</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dr</name>
              <description>Data Ready</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ready</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>MSR</name>
          <description>UART Modem Status Register</description>
          <addressOffset>0x0018</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>dcd</name>
              <description>Line State of Data Carrier Detect</description>
              <bitRange>[7:7]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ri</name>
              <description>Line State of Ring Indicator</description>
              <bitRange>[6:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dsr</name>
              <description>Line State of Data Set Ready</description>
              <bitRange>[5:5]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cts</name>
              <description>Line State of Clear To Send</description>
              <bitRange>[4:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ddcd</name>
              <description>Delta Data Carrier Detect</description>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_change</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>change</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>teri</name>
              <description>Trailing Edge Ring Indicator</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_change</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>change</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ddsr</name>
              <description>Delta Data Set Ready</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_change</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>change</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dcts</name>
              <description>Delta Clear to Send</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_change</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>change</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SCH</name>
          <description>UART Scratch Register</description>
          <addressOffset>0x001C</addressOffset>
          <fields>
            <field>
              <name>scratch</name>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>USR</name>
          <description>UART Status Register</description>
          <addressOffset>0x007C</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>rff</name>
              <description>RX FIFO Full</description>
              <bitRange>[4:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_full</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>full</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rfne</name>
              <description>RX FIFO Not Empty</description>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>empty</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>not_empty</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tfe</name>
              <description>TX FIFO Empty</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_empty</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>empty</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tfnf</name>
              <description>TX FIFO Not Full</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>full</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>not_full</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>busy</name>
              <description>UART Busy Bit</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>idle</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>busy</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TFL</name>
          <description>UART Transmit FIFO Level Register</description>
          <addressOffset>0x0080</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>tfl</name>
              <description>TX FIFO Level</description>
              <bitRange>[8:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>RFL</name>
          <description>UART Receive FIFO Level Register</description>
          <addressOffset>0x0084</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>rfl</name>
              <description>RX FIFO Level</description>
              <bitRange>[8:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>HSK</name>
          <description>UART DMA Handshake Configuration Register</description>
          <addressOffset>0x0088</addressOffset>
          <fields>
            <field>
              <name>hsk</name>
              <description>Handshake configuration</description>
              <bitRange>[7:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>wait_cycle</name>
                  <value>0xA5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>handshake</name>
                  <value>0xE5</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DMA_REQ_EN</name>
          <description>UART DMA Request Enable Register</description>
          <addressOffset>0x008C</addressOffset>
          <fields>
            <field>
              <name>timeout_enable</name>
              <description>DMA Timeout Enable</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tx_req_enable</name>
              <description>DMA TX REQ Enable</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rx_req_enable</name>
              <description>DMA RX REQ Enable</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>HALT</name>
          <description>UART Halt TX Register</description>
          <addressOffset>0x00A4</addressOffset>
          <fields>
            <field>
              <name>pte</name>
              <description>The sending of TX_REQ</description>
              <bitRange>[7:7]</bitRange>
            </field>
            <field>
              <name>dma_pte_rx</name>
              <description>The Transmission of RX_DRQ</description>
              <bitRange>[6:6]</bitRange>
            </field>
            <field>
              <name>sir_rx_invert</name>
              <description>SIR RX Pulse Polarity Invert</description>
              <bitRange>[5:5]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_invert</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>invert</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>sir_tx_invert</name>
              <description>SIR TX Pulse Polarity Invert</description>
              <bitRange>[4:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_invert</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>invert</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>change_update</name>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>finished</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>update_trigger</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>chcfg_at_busy</name>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>halt_tx</name>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DBG_DLL</name>
          <description>UART Debug DLL Register</description>
          <addressOffset>0x00B0</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>DBG_DLL</name>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>DBG_DLH</name>
          <description>UART Debug DLH Register</description>
          <addressOffset>0x00B4</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>DBG_DLH</name>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>FCC</name>
          <description>UART FIFO Clock Control Register</description>
          <addressOffset>0x00F0</addressOffset>
          <fields>
            <field>
              <name>fifo_depth</name>
              <bitRange>[31:8]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>rx_fifo_clock_mode</name>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>wr_apb</name>
                  <description>Sync mode, writing/reading clocks use apb clock</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>w_apb_r_ahb</name>
                  <description>Sync mode, writing clock uses apb clock, reading clock uses ahb clock</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tx_fifo_clock_enable</name>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rx_fifo_clock_enable</name>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>RXDMA_CTRL</name>
          <description>UART RXDMA Control Register</description>
          <addressOffset>0x0100</addressOffset>
          <fields>
            <field>
              <name>timeout_threshold</name>
              <description>RXDMA Timeout Threshold\n\nUnit is 1 UART bit time</description>
              <bitRange>[23:8]</bitRange>
            </field>
            <field>
              <name>timeout_enable</name>
              <description>RXDMA Timeout Enable</description>
              <bitRange>[6:6]</bitRange>
            </field>
            <field>
              <name>ahb_burst_mode</name>
              <description>Set for AHB port burst supported</description>
              <bitRange>[5:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SINGLE</name>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INCR4</name>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INCR8</name>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INCR16</name>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>blk_size</name>
              <bitRange>[3:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B8</name>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B16</name>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B32</name>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B64</name>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>mode</name>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Continous</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Limited</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>enable</name>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>RXDMA_STR</name>
          <description>UART RXDMA Start Register</description>
          <addressOffset>0x0104</addressOffset>
          <fields>
            <field>
              <name>start</name>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>RXDMA_STA</name>
          <description>UART RXDMA Status Register</description>
          <addressOffset>0x0108</addressOffset>
          <fields>
            <field>
              <name>buffer_read_address_updating</name>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ready</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>busy</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>busy</name>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>idle</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>busy</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>RXDMA_LMT</name>
          <description>UART RXDMA Limit Register</description>
          <addressOffset>0x010C</addressOffset>
          <fields>
            <field>
              <name>limit_size</name>
              <bitRange>[15:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>RXDMA_SADDRL</name>
          <description>UART RXDMA Buffer Start Address Low Register</description>
          <addressOffset>0x0110</addressOffset>
        </register>
        <register>
          <name>RXDMA_SADDRH</name>
          <description>UART RXDMA Buffer Start Address High Register</description>
          <addressOffset>0x0114</addressOffset>
          <fields>
            <field>
              <name>saddr</name>
              <description>RXDMA Buffer Start Address [33:32]</description>
              <bitRange>[1:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>RXDMA_BL</name>
          <description>UART RXDMA Buffer Length Register</description>
          <addressOffset>0x0118</addressOffset>
          <fields>
            <field>
              <name>buffer_length</name>
              <bitRange>[15:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>RXDMA_IE</name>
          <description>UART RXDMA Interrupt Enable Register</description>
          <addressOffset>0x0120</addressOffset>
          <fields>
            <field>
              <name>buffer_overrun</name>
              <bitRange>[3:3]</bitRange>
            </field>
            <field>
              <name>timeout_done</name>
              <bitRange>[2:2]</bitRange>
            </field>
            <field>
              <name>blk_done</name>
              <bitRange>[1:1]</bitRange>
            </field>
            <field>
              <name>limit_done</name>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>RXDMA_IS</name>
          <description>UART RXDMA Interrupt Status Register</description>
          <addressOffset>0x0124</addressOffset>
          <fields>
            <field>
              <name>buffer_overrun</name>
              <bitRange>[3:3]</bitRange>
            </field>
            <field>
              <name>timeout_done</name>
              <bitRange>[2:2]</bitRange>
            </field>
            <field>
              <name>blk_done</name>
              <bitRange>[1:1]</bitRange>
            </field>
            <field>
              <name>limit_done</name>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>RXDMA_WADDRL</name>
          <description>UART RXDMA Write Address Low Register</description>
          <addressOffset>0x0128</addressOffset>
          <access>read-only</access>
        </register>
        <register>
          <name>RXDMA_WADDRH</name>
          <description>UART RXDMA Write Address High Register</description>
          <addressOffset>0x012C</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>waddr</name>
              <description>RXDMA Current Write Address [33:32]</description>
              <bitRange>[1:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>RXDMA_RADDRL</name>
          <description>UART RXDMA Read Address Low Register</description>
          <addressOffset>0x0130</addressOffset>
        </register>
        <register>
          <name>RXDMA_RADDRH</name>
          <description>UART RXDMA Read Address High Register</description>
          <addressOffset>0x0134</addressOffset>
          <fields>
            <field>
              <name>raddr</name>
              <description>RXDMA Current Read Address [33:32]</description>
              <bitRange>[1:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>RXDMA_DCNT</name>
          <description>UART RXDMA Data Count Register</description>
          <addressOffset>0x0138</addressOffset>
          <fields>
            <field>
              <name>data_count</name>
              <bitRange>[15:0]</bitRange>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>

    <peripheral>
      <name>UART3</name>
      <description>Universal Asynchronous Receiver Transmitter</description>
      <groupName>Interfaces</groupName>
      <baseAddress>0x02500c00</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x400</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>UART3</name>
        <value>21</value>
      </interrupt>
      <registers>
        <register>
          <name>RBR</name>
          <description>UART Receive Buffer Register</description>
          <addressOffset>0x0000</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>rbr</name>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>THR</name>
          <description>UART Transmit Holding Register</description>
          <addressOffset>0x0000</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>thr</name>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>DLL</name>
          <description>UART Divisor Latch Low Register</description>
          <addressOffset>0x0000</addressOffset>
          <fields>
            <field>
              <name>dll</name>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>DLH</name>
          <description>UART Divisor Latch High Register</description>
          <addressOffset>0x0004</addressOffset>
          <fields>
            <field>
              <name>dlh</name>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>IER</name>
          <description>UART Interrupt Enable Register</description>
          <addressOffset>0x0004</addressOffset>
          <fields>
            <field>
              <name>ptime</name>
              <description>Programmable THRE Interrupt Mode Enable</description>
              <bitRange>[7:7]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rs485_int_en</name>
              <description>RS485 Interrupt Enable</description>
              <bitRange>[4:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>edssi</name>
              <description>Enable Modem Status Interrupt</description>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>elsi</name>
              <description>Enable Receiver Line Status Interrupt</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>etbei</name>
              <description>Enable Transmit Holding Register Empty Interrupt</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>erbfi</name>
              <description>Enable Received Data Available Interrupt</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>IIR</name>
          <description>UART Interrupt Identity Register</description>
          <addressOffset>0x0008</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>feflag</name>
              <description>FIFOs Enable Flag</description>
              <bitRange>[7:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>iid</name>
              <description>Interrupt ID</description>
              <bitRange>[3:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>modem_status</name>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>no_interrupt_pending</name>
                  <value>0b0001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>thr_empty</name>
                  <value>0b0010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>rs485_interrupt</name>
                  <value>0b0011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>received_data_available</name>
                  <value>0b0100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>receiver_line_status</name>
                  <value>0b0110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>busy_detect</name>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>character_timeout</name>
                  <value>0b1100</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>FCR</name>
          <description>UART FIFO Control Register</description>
          <addressOffset>0x0008</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>rt</name>
              <bitRange>[7:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>one_character</name>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>quarter_full</name>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>half_full</name>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>two_less_than_full</name>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tft</name>
              <bitRange>[5:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>empty</name>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>two_characters</name>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>quarter_full</name>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>half_full</name>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dmam</name>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>mode_0</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>mode_1</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>xfifor</name>
              <bitRange>[2:2]</bitRange>
            </field>
            <field>
              <name>rfifor</name>
              <bitRange>[1:1]</bitRange>
            </field>
            <field>
              <name>fifoe</name>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>LCR</name>
          <description>UART Line Control Register</description>
          <addressOffset>0x000C</addressOffset>
          <fields>
            <field>
              <name>dlab</name>
              <description>Divisor Latch Access Bit</description>
              <bitRange>[7:7]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>rx_buffer</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>divisor_latch</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>bc</name>
              <description>Break Control Bit</description>
              <bitRange>[6:6]</bitRange>
            </field>
            <field>
              <name>eps</name>
              <description>Even Parity Select</description>
              <bitRange>[5:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>odd</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>even</name>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>rs485_data</name>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>rs485_addr</name>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pen</name>
              <description>Parity Enable</description>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>stop</name>
              <description>Number of stop bits</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>one</name>
                  <description>1 stop bit</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>two</name>
                  <description>1.5 stop bits when DLS(LCR[1:0]) is zero, else 2 stop bits</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dls</name>
              <description>Data Length Select</description>
              <bitRange>[1:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>five</name>
                  <description>5 bits</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>six</name>
                  <description>6 bits</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>seven</name>
                  <description>7 bits</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eight</name>
                  <description>8 bits</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>MCR</name>
          <description>UART Modem Control Register</description>
          <addressOffset>0x0010</addressOffset>
          <fields>
            <field>
              <name>function</name>
              <description>UART Function: Select IrDA or RS485</description>
              <bitRange>[7:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>UART</name>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IrDA_SIR</name>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RS485</name>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>reserved</name>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>afce</name>
              <description>Auto Flow Control Enable</description>
              <bitRange>[5:5]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>loop</name>
              <description>Loop Back Mode</description>
              <bitRange>[4:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>normal</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>loop_back</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rts</name>
              <description>Request to Send</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dtr</name>
              <description>Data Terminal Ready</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>LSR</name>
          <description>UART Line Status Register</description>
          <addressOffset>0x0014</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>fifoerr</name>
              <description>RX Data Error in FIFO</description>
              <bitRange>[7:7]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>error</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>temt</name>
              <description>Transmitter Empty</description>
              <bitRange>[6:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>empty</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>thre</name>
              <description>TX Holding Register Empty</description>
              <bitRange>[5:5]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>empty</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>bi</name>
              <description>Break Interrupt</description>
              <bitRange>[4:4]</bitRange>
            </field>
            <field>
              <name>fe</name>
              <description>Framing Error</description>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>error</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pe</name>
              <description>Parity Error</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>error</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>oe</name>
              <description>Overrun Error</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>error</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dr</name>
              <description>Data Ready</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ready</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>MSR</name>
          <description>UART Modem Status Register</description>
          <addressOffset>0x0018</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>dcd</name>
              <description>Line State of Data Carrier Detect</description>
              <bitRange>[7:7]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ri</name>
              <description>Line State of Ring Indicator</description>
              <bitRange>[6:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dsr</name>
              <description>Line State of Data Set Ready</description>
              <bitRange>[5:5]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cts</name>
              <description>Line State of Clear To Send</description>
              <bitRange>[4:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ddcd</name>
              <description>Delta Data Carrier Detect</description>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_change</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>change</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>teri</name>
              <description>Trailing Edge Ring Indicator</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_change</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>change</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ddsr</name>
              <description>Delta Data Set Ready</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_change</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>change</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dcts</name>
              <description>Delta Clear to Send</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_change</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>change</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SCH</name>
          <description>UART Scratch Register</description>
          <addressOffset>0x001C</addressOffset>
          <fields>
            <field>
              <name>scratch</name>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>USR</name>
          <description>UART Status Register</description>
          <addressOffset>0x007C</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>rff</name>
              <description>RX FIFO Full</description>
              <bitRange>[4:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_full</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>full</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rfne</name>
              <description>RX FIFO Not Empty</description>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>empty</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>not_empty</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tfe</name>
              <description>TX FIFO Empty</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_empty</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>empty</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tfnf</name>
              <description>TX FIFO Not Full</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>full</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>not_full</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>busy</name>
              <description>UART Busy Bit</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>idle</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>busy</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TFL</name>
          <description>UART Transmit FIFO Level Register</description>
          <addressOffset>0x0080</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>tfl</name>
              <description>TX FIFO Level</description>
              <bitRange>[8:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>RFL</name>
          <description>UART Receive FIFO Level Register</description>
          <addressOffset>0x0084</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>rfl</name>
              <description>RX FIFO Level</description>
              <bitRange>[8:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>HSK</name>
          <description>UART DMA Handshake Configuration Register</description>
          <addressOffset>0x0088</addressOffset>
          <fields>
            <field>
              <name>hsk</name>
              <description>Handshake configuration</description>
              <bitRange>[7:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>wait_cycle</name>
                  <value>0xA5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>handshake</name>
                  <value>0xE5</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DMA_REQ_EN</name>
          <description>UART DMA Request Enable Register</description>
          <addressOffset>0x008C</addressOffset>
          <fields>
            <field>
              <name>timeout_enable</name>
              <description>DMA Timeout Enable</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tx_req_enable</name>
              <description>DMA TX REQ Enable</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rx_req_enable</name>
              <description>DMA RX REQ Enable</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>HALT</name>
          <description>UART Halt TX Register</description>
          <addressOffset>0x00A4</addressOffset>
          <fields>
            <field>
              <name>pte</name>
              <description>The sending of TX_REQ</description>
              <bitRange>[7:7]</bitRange>
            </field>
            <field>
              <name>dma_pte_rx</name>
              <description>The Transmission of RX_DRQ</description>
              <bitRange>[6:6]</bitRange>
            </field>
            <field>
              <name>sir_rx_invert</name>
              <description>SIR RX Pulse Polarity Invert</description>
              <bitRange>[5:5]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_invert</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>invert</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>sir_tx_invert</name>
              <description>SIR TX Pulse Polarity Invert</description>
              <bitRange>[4:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_invert</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>invert</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>change_update</name>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>finished</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>update_trigger</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>chcfg_at_busy</name>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>halt_tx</name>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DBG_DLL</name>
          <description>UART Debug DLL Register</description>
          <addressOffset>0x00B0</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>DBG_DLL</name>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>DBG_DLH</name>
          <description>UART Debug DLH Register</description>
          <addressOffset>0x00B4</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>DBG_DLH</name>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>FCC</name>
          <description>UART FIFO Clock Control Register</description>
          <addressOffset>0x00F0</addressOffset>
          <fields>
            <field>
              <name>fifo_depth</name>
              <bitRange>[31:8]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>rx_fifo_clock_mode</name>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>wr_apb</name>
                  <description>Sync mode, writing/reading clocks use apb clock</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>w_apb_r_ahb</name>
                  <description>Sync mode, writing clock uses apb clock, reading clock uses ahb clock</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tx_fifo_clock_enable</name>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rx_fifo_clock_enable</name>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>RXDMA_CTRL</name>
          <description>UART RXDMA Control Register</description>
          <addressOffset>0x0100</addressOffset>
          <fields>
            <field>
              <name>timeout_threshold</name>
              <description>RXDMA Timeout Threshold\n\nUnit is 1 UART bit time</description>
              <bitRange>[23:8]</bitRange>
            </field>
            <field>
              <name>timeout_enable</name>
              <description>RXDMA Timeout Enable</description>
              <bitRange>[6:6]</bitRange>
            </field>
            <field>
              <name>ahb_burst_mode</name>
              <description>Set for AHB port burst supported</description>
              <bitRange>[5:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SINGLE</name>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INCR4</name>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INCR8</name>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INCR16</name>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>blk_size</name>
              <bitRange>[3:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B8</name>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B16</name>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B32</name>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B64</name>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>mode</name>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Continous</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Limited</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>enable</name>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>RXDMA_STR</name>
          <description>UART RXDMA Start Register</description>
          <addressOffset>0x0104</addressOffset>
          <fields>
            <field>
              <name>start</name>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>RXDMA_STA</name>
          <description>UART RXDMA Status Register</description>
          <addressOffset>0x0108</addressOffset>
          <fields>
            <field>
              <name>buffer_read_address_updating</name>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ready</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>busy</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>busy</name>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>idle</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>busy</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>RXDMA_LMT</name>
          <description>UART RXDMA Limit Register</description>
          <addressOffset>0x010C</addressOffset>
          <fields>
            <field>
              <name>limit_size</name>
              <bitRange>[15:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>RXDMA_SADDRL</name>
          <description>UART RXDMA Buffer Start Address Low Register</description>
          <addressOffset>0x0110</addressOffset>
        </register>
        <register>
          <name>RXDMA_SADDRH</name>
          <description>UART RXDMA Buffer Start Address High Register</description>
          <addressOffset>0x0114</addressOffset>
          <fields>
            <field>
              <name>saddr</name>
              <description>RXDMA Buffer Start Address [33:32]</description>
              <bitRange>[1:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>RXDMA_BL</name>
          <description>UART RXDMA Buffer Length Register</description>
          <addressOffset>0x0118</addressOffset>
          <fields>
            <field>
              <name>buffer_length</name>
              <bitRange>[15:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>RXDMA_IE</name>
          <description>UART RXDMA Interrupt Enable Register</description>
          <addressOffset>0x0120</addressOffset>
          <fields>
            <field>
              <name>buffer_overrun</name>
              <bitRange>[3:3]</bitRange>
            </field>
            <field>
              <name>timeout_done</name>
              <bitRange>[2:2]</bitRange>
            </field>
            <field>
              <name>blk_done</name>
              <bitRange>[1:1]</bitRange>
            </field>
            <field>
              <name>limit_done</name>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>RXDMA_IS</name>
          <description>UART RXDMA Interrupt Status Register</description>
          <addressOffset>0x0124</addressOffset>
          <fields>
            <field>
              <name>buffer_overrun</name>
              <bitRange>[3:3]</bitRange>
            </field>
            <field>
              <name>timeout_done</name>
              <bitRange>[2:2]</bitRange>
            </field>
            <field>
              <name>blk_done</name>
              <bitRange>[1:1]</bitRange>
            </field>
            <field>
              <name>limit_done</name>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>RXDMA_WADDRL</name>
          <description>UART RXDMA Write Address Low Register</description>
          <addressOffset>0x0128</addressOffset>
          <access>read-only</access>
        </register>
        <register>
          <name>RXDMA_WADDRH</name>
          <description>UART RXDMA Write Address High Register</description>
          <addressOffset>0x012C</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>waddr</name>
              <description>RXDMA Current Write Address [33:32]</description>
              <bitRange>[1:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>RXDMA_RADDRL</name>
          <description>UART RXDMA Read Address Low Register</description>
          <addressOffset>0x0130</addressOffset>
        </register>
        <register>
          <name>RXDMA_RADDRH</name>
          <description>UART RXDMA Read Address High Register</description>
          <addressOffset>0x0134</addressOffset>
          <fields>
            <field>
              <name>raddr</name>
              <description>RXDMA Current Read Address [33:32]</description>
              <bitRange>[1:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>RXDMA_DCNT</name>
          <description>UART RXDMA Data Count Register</description>
          <addressOffset>0x0138</addressOffset>
          <fields>
            <field>
              <name>data_count</name>
              <bitRange>[15:0]</bitRange>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>

    <peripheral>
      <name>UART4</name>
      <description>Universal Asynchronous Receiver Transmitter</description>
      <groupName>Interfaces</groupName>
      <baseAddress>0x02501000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x400</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>UART4</name>
        <value>22</value>
      </interrupt>
      <registers>
        <register>
          <name>RBR</name>
          <description>UART Receive Buffer Register</description>
          <addressOffset>0x0000</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>rbr</name>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>THR</name>
          <description>UART Transmit Holding Register</description>
          <addressOffset>0x0000</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>thr</name>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>DLL</name>
          <description>UART Divisor Latch Low Register</description>
          <addressOffset>0x0000</addressOffset>
          <fields>
            <field>
              <name>dll</name>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>DLH</name>
          <description>UART Divisor Latch High Register</description>
          <addressOffset>0x0004</addressOffset>
          <fields>
            <field>
              <name>dlh</name>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>IER</name>
          <description>UART Interrupt Enable Register</description>
          <addressOffset>0x0004</addressOffset>
          <fields>
            <field>
              <name>ptime</name>
              <description>Programmable THRE Interrupt Mode Enable</description>
              <bitRange>[7:7]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rs485_int_en</name>
              <description>RS485 Interrupt Enable</description>
              <bitRange>[4:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>edssi</name>
              <description>Enable Modem Status Interrupt</description>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>elsi</name>
              <description>Enable Receiver Line Status Interrupt</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>etbei</name>
              <description>Enable Transmit Holding Register Empty Interrupt</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>erbfi</name>
              <description>Enable Received Data Available Interrupt</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>IIR</name>
          <description>UART Interrupt Identity Register</description>
          <addressOffset>0x0008</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>feflag</name>
              <description>FIFOs Enable Flag</description>
              <bitRange>[7:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>iid</name>
              <description>Interrupt ID</description>
              <bitRange>[3:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>modem_status</name>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>no_interrupt_pending</name>
                  <value>0b0001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>thr_empty</name>
                  <value>0b0010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>rs485_interrupt</name>
                  <value>0b0011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>received_data_available</name>
                  <value>0b0100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>receiver_line_status</name>
                  <value>0b0110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>busy_detect</name>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>character_timeout</name>
                  <value>0b1100</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>FCR</name>
          <description>UART FIFO Control Register</description>
          <addressOffset>0x0008</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>rt</name>
              <bitRange>[7:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>one_character</name>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>quarter_full</name>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>half_full</name>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>two_less_than_full</name>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tft</name>
              <bitRange>[5:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>empty</name>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>two_characters</name>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>quarter_full</name>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>half_full</name>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dmam</name>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>mode_0</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>mode_1</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>xfifor</name>
              <bitRange>[2:2]</bitRange>
            </field>
            <field>
              <name>rfifor</name>
              <bitRange>[1:1]</bitRange>
            </field>
            <field>
              <name>fifoe</name>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>LCR</name>
          <description>UART Line Control Register</description>
          <addressOffset>0x000C</addressOffset>
          <fields>
            <field>
              <name>dlab</name>
              <description>Divisor Latch Access Bit</description>
              <bitRange>[7:7]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>rx_buffer</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>divisor_latch</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>bc</name>
              <description>Break Control Bit</description>
              <bitRange>[6:6]</bitRange>
            </field>
            <field>
              <name>eps</name>
              <description>Even Parity Select</description>
              <bitRange>[5:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>odd</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>even</name>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>rs485_data</name>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>rs485_addr</name>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pen</name>
              <description>Parity Enable</description>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>stop</name>
              <description>Number of stop bits</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>one</name>
                  <description>1 stop bit</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>two</name>
                  <description>1.5 stop bits when DLS(LCR[1:0]) is zero, else 2 stop bits</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dls</name>
              <description>Data Length Select</description>
              <bitRange>[1:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>five</name>
                  <description>5 bits</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>six</name>
                  <description>6 bits</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>seven</name>
                  <description>7 bits</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eight</name>
                  <description>8 bits</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>MCR</name>
          <description>UART Modem Control Register</description>
          <addressOffset>0x0010</addressOffset>
          <fields>
            <field>
              <name>function</name>
              <description>UART Function: Select IrDA or RS485</description>
              <bitRange>[7:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>UART</name>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IrDA_SIR</name>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RS485</name>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>reserved</name>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>afce</name>
              <description>Auto Flow Control Enable</description>
              <bitRange>[5:5]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>loop</name>
              <description>Loop Back Mode</description>
              <bitRange>[4:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>normal</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>loop_back</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rts</name>
              <description>Request to Send</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dtr</name>
              <description>Data Terminal Ready</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>LSR</name>
          <description>UART Line Status Register</description>
          <addressOffset>0x0014</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>fifoerr</name>
              <description>RX Data Error in FIFO</description>
              <bitRange>[7:7]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>error</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>temt</name>
              <description>Transmitter Empty</description>
              <bitRange>[6:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>empty</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>thre</name>
              <description>TX Holding Register Empty</description>
              <bitRange>[5:5]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>empty</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>bi</name>
              <description>Break Interrupt</description>
              <bitRange>[4:4]</bitRange>
            </field>
            <field>
              <name>fe</name>
              <description>Framing Error</description>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>error</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pe</name>
              <description>Parity Error</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>error</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>oe</name>
              <description>Overrun Error</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>error</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dr</name>
              <description>Data Ready</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ready</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>MSR</name>
          <description>UART Modem Status Register</description>
          <addressOffset>0x0018</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>dcd</name>
              <description>Line State of Data Carrier Detect</description>
              <bitRange>[7:7]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ri</name>
              <description>Line State of Ring Indicator</description>
              <bitRange>[6:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dsr</name>
              <description>Line State of Data Set Ready</description>
              <bitRange>[5:5]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cts</name>
              <description>Line State of Clear To Send</description>
              <bitRange>[4:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ddcd</name>
              <description>Delta Data Carrier Detect</description>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_change</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>change</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>teri</name>
              <description>Trailing Edge Ring Indicator</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_change</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>change</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ddsr</name>
              <description>Delta Data Set Ready</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_change</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>change</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dcts</name>
              <description>Delta Clear to Send</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_change</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>change</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SCH</name>
          <description>UART Scratch Register</description>
          <addressOffset>0x001C</addressOffset>
          <fields>
            <field>
              <name>scratch</name>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>USR</name>
          <description>UART Status Register</description>
          <addressOffset>0x007C</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>rff</name>
              <description>RX FIFO Full</description>
              <bitRange>[4:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_full</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>full</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rfne</name>
              <description>RX FIFO Not Empty</description>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>empty</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>not_empty</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tfe</name>
              <description>TX FIFO Empty</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_empty</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>empty</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tfnf</name>
              <description>TX FIFO Not Full</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>full</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>not_full</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>busy</name>
              <description>UART Busy Bit</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>idle</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>busy</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TFL</name>
          <description>UART Transmit FIFO Level Register</description>
          <addressOffset>0x0080</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>tfl</name>
              <description>TX FIFO Level</description>
              <bitRange>[8:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>RFL</name>
          <description>UART Receive FIFO Level Register</description>
          <addressOffset>0x0084</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>rfl</name>
              <description>RX FIFO Level</description>
              <bitRange>[8:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>HSK</name>
          <description>UART DMA Handshake Configuration Register</description>
          <addressOffset>0x0088</addressOffset>
          <fields>
            <field>
              <name>hsk</name>
              <description>Handshake configuration</description>
              <bitRange>[7:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>wait_cycle</name>
                  <value>0xA5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>handshake</name>
                  <value>0xE5</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DMA_REQ_EN</name>
          <description>UART DMA Request Enable Register</description>
          <addressOffset>0x008C</addressOffset>
          <fields>
            <field>
              <name>timeout_enable</name>
              <description>DMA Timeout Enable</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tx_req_enable</name>
              <description>DMA TX REQ Enable</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rx_req_enable</name>
              <description>DMA RX REQ Enable</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>HALT</name>
          <description>UART Halt TX Register</description>
          <addressOffset>0x00A4</addressOffset>
          <fields>
            <field>
              <name>pte</name>
              <description>The sending of TX_REQ</description>
              <bitRange>[7:7]</bitRange>
            </field>
            <field>
              <name>dma_pte_rx</name>
              <description>The Transmission of RX_DRQ</description>
              <bitRange>[6:6]</bitRange>
            </field>
            <field>
              <name>sir_rx_invert</name>
              <description>SIR RX Pulse Polarity Invert</description>
              <bitRange>[5:5]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_invert</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>invert</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>sir_tx_invert</name>
              <description>SIR TX Pulse Polarity Invert</description>
              <bitRange>[4:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_invert</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>invert</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>change_update</name>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>finished</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>update_trigger</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>chcfg_at_busy</name>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>halt_tx</name>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DBG_DLL</name>
          <description>UART Debug DLL Register</description>
          <addressOffset>0x00B0</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>DBG_DLL</name>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>DBG_DLH</name>
          <description>UART Debug DLH Register</description>
          <addressOffset>0x00B4</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>DBG_DLH</name>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>FCC</name>
          <description>UART FIFO Clock Control Register</description>
          <addressOffset>0x00F0</addressOffset>
          <fields>
            <field>
              <name>fifo_depth</name>
              <bitRange>[31:8]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>rx_fifo_clock_mode</name>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>wr_apb</name>
                  <description>Sync mode, writing/reading clocks use apb clock</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>w_apb_r_ahb</name>
                  <description>Sync mode, writing clock uses apb clock, reading clock uses ahb clock</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tx_fifo_clock_enable</name>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rx_fifo_clock_enable</name>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>RXDMA_CTRL</name>
          <description>UART RXDMA Control Register</description>
          <addressOffset>0x0100</addressOffset>
          <fields>
            <field>
              <name>timeout_threshold</name>
              <description>RXDMA Timeout Threshold\n\nUnit is 1 UART bit time</description>
              <bitRange>[23:8]</bitRange>
            </field>
            <field>
              <name>timeout_enable</name>
              <description>RXDMA Timeout Enable</description>
              <bitRange>[6:6]</bitRange>
            </field>
            <field>
              <name>ahb_burst_mode</name>
              <description>Set for AHB port burst supported</description>
              <bitRange>[5:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SINGLE</name>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INCR4</name>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INCR8</name>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INCR16</name>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>blk_size</name>
              <bitRange>[3:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B8</name>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B16</name>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B32</name>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B64</name>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>mode</name>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Continous</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Limited</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>enable</name>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>RXDMA_STR</name>
          <description>UART RXDMA Start Register</description>
          <addressOffset>0x0104</addressOffset>
          <fields>
            <field>
              <name>start</name>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>RXDMA_STA</name>
          <description>UART RXDMA Status Register</description>
          <addressOffset>0x0108</addressOffset>
          <fields>
            <field>
              <name>buffer_read_address_updating</name>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ready</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>busy</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>busy</name>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>idle</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>busy</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>RXDMA_LMT</name>
          <description>UART RXDMA Limit Register</description>
          <addressOffset>0x010C</addressOffset>
          <fields>
            <field>
              <name>limit_size</name>
              <bitRange>[15:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>RXDMA_SADDRL</name>
          <description>UART RXDMA Buffer Start Address Low Register</description>
          <addressOffset>0x0110</addressOffset>
        </register>
        <register>
          <name>RXDMA_SADDRH</name>
          <description>UART RXDMA Buffer Start Address High Register</description>
          <addressOffset>0x0114</addressOffset>
          <fields>
            <field>
              <name>saddr</name>
              <description>RXDMA Buffer Start Address [33:32]</description>
              <bitRange>[1:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>RXDMA_BL</name>
          <description>UART RXDMA Buffer Length Register</description>
          <addressOffset>0x0118</addressOffset>
          <fields>
            <field>
              <name>buffer_length</name>
              <bitRange>[15:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>RXDMA_IE</name>
          <description>UART RXDMA Interrupt Enable Register</description>
          <addressOffset>0x0120</addressOffset>
          <fields>
            <field>
              <name>buffer_overrun</name>
              <bitRange>[3:3]</bitRange>
            </field>
            <field>
              <name>timeout_done</name>
              <bitRange>[2:2]</bitRange>
            </field>
            <field>
              <name>blk_done</name>
              <bitRange>[1:1]</bitRange>
            </field>
            <field>
              <name>limit_done</name>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>RXDMA_IS</name>
          <description>UART RXDMA Interrupt Status Register</description>
          <addressOffset>0x0124</addressOffset>
          <fields>
            <field>
              <name>buffer_overrun</name>
              <bitRange>[3:3]</bitRange>
            </field>
            <field>
              <name>timeout_done</name>
              <bitRange>[2:2]</bitRange>
            </field>
            <field>
              <name>blk_done</name>
              <bitRange>[1:1]</bitRange>
            </field>
            <field>
              <name>limit_done</name>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>RXDMA_WADDRL</name>
          <description>UART RXDMA Write Address Low Register</description>
          <addressOffset>0x0128</addressOffset>
          <access>read-only</access>
        </register>
        <register>
          <name>RXDMA_WADDRH</name>
          <description>UART RXDMA Write Address High Register</description>
          <addressOffset>0x012C</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>waddr</name>
              <description>RXDMA Current Write Address [33:32]</description>
              <bitRange>[1:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>RXDMA_RADDRL</name>
          <description>UART RXDMA Read Address Low Register</description>
          <addressOffset>0x0130</addressOffset>
        </register>
        <register>
          <name>RXDMA_RADDRH</name>
          <description>UART RXDMA Read Address High Register</description>
          <addressOffset>0x0134</addressOffset>
          <fields>
            <field>
              <name>raddr</name>
              <description>RXDMA Current Read Address [33:32]</description>
              <bitRange>[1:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>RXDMA_DCNT</name>
          <description>UART RXDMA Data Count Register</description>
          <addressOffset>0x0138</addressOffset>
          <fields>
            <field>
              <name>data_count</name>
              <bitRange>[15:0]</bitRange>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>

    <peripheral>
      <name>UART5</name>
      <description>Universal Asynchronous Receiver Transmitter</description>
      <groupName>Interfaces</groupName>
      <baseAddress>0x02501400</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x400</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>UART5</name>
        <value>23</value>
      </interrupt>
      <registers>
        <register>
          <name>RBR</name>
          <description>UART Receive Buffer Register</description>
          <addressOffset>0x0000</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>rbr</name>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>THR</name>
          <description>UART Transmit Holding Register</description>
          <addressOffset>0x0000</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>thr</name>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>DLL</name>
          <description>UART Divisor Latch Low Register</description>
          <addressOffset>0x0000</addressOffset>
          <fields>
            <field>
              <name>dll</name>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>DLH</name>
          <description>UART Divisor Latch High Register</description>
          <addressOffset>0x0004</addressOffset>
          <fields>
            <field>
              <name>dlh</name>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>IER</name>
          <description>UART Interrupt Enable Register</description>
          <addressOffset>0x0004</addressOffset>
          <fields>
            <field>
              <name>ptime</name>
              <description>Programmable THRE Interrupt Mode Enable</description>
              <bitRange>[7:7]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rs485_int_en</name>
              <description>RS485 Interrupt Enable</description>
              <bitRange>[4:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>edssi</name>
              <description>Enable Modem Status Interrupt</description>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>elsi</name>
              <description>Enable Receiver Line Status Interrupt</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>etbei</name>
              <description>Enable Transmit Holding Register Empty Interrupt</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>erbfi</name>
              <description>Enable Received Data Available Interrupt</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>IIR</name>
          <description>UART Interrupt Identity Register</description>
          <addressOffset>0x0008</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>feflag</name>
              <description>FIFOs Enable Flag</description>
              <bitRange>[7:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>iid</name>
              <description>Interrupt ID</description>
              <bitRange>[3:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>modem_status</name>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>no_interrupt_pending</name>
                  <value>0b0001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>thr_empty</name>
                  <value>0b0010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>rs485_interrupt</name>
                  <value>0b0011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>received_data_available</name>
                  <value>0b0100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>receiver_line_status</name>
                  <value>0b0110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>busy_detect</name>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>character_timeout</name>
                  <value>0b1100</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>FCR</name>
          <description>UART FIFO Control Register</description>
          <addressOffset>0x0008</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>rt</name>
              <bitRange>[7:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>one_character</name>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>quarter_full</name>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>half_full</name>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>two_less_than_full</name>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tft</name>
              <bitRange>[5:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>empty</name>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>two_characters</name>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>quarter_full</name>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>half_full</name>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dmam</name>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>mode_0</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>mode_1</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>xfifor</name>
              <bitRange>[2:2]</bitRange>
            </field>
            <field>
              <name>rfifor</name>
              <bitRange>[1:1]</bitRange>
            </field>
            <field>
              <name>fifoe</name>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>LCR</name>
          <description>UART Line Control Register</description>
          <addressOffset>0x000C</addressOffset>
          <fields>
            <field>
              <name>dlab</name>
              <description>Divisor Latch Access Bit</description>
              <bitRange>[7:7]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>rx_buffer</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>divisor_latch</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>bc</name>
              <description>Break Control Bit</description>
              <bitRange>[6:6]</bitRange>
            </field>
            <field>
              <name>eps</name>
              <description>Even Parity Select</description>
              <bitRange>[5:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>odd</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>even</name>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>rs485_data</name>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>rs485_addr</name>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pen</name>
              <description>Parity Enable</description>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>stop</name>
              <description>Number of stop bits</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>one</name>
                  <description>1 stop bit</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>two</name>
                  <description>1.5 stop bits when DLS(LCR[1:0]) is zero, else 2 stop bits</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dls</name>
              <description>Data Length Select</description>
              <bitRange>[1:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>five</name>
                  <description>5 bits</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>six</name>
                  <description>6 bits</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>seven</name>
                  <description>7 bits</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eight</name>
                  <description>8 bits</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>MCR</name>
          <description>UART Modem Control Register</description>
          <addressOffset>0x0010</addressOffset>
          <fields>
            <field>
              <name>function</name>
              <description>UART Function: Select IrDA or RS485</description>
              <bitRange>[7:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>UART</name>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IrDA_SIR</name>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RS485</name>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>reserved</name>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>afce</name>
              <description>Auto Flow Control Enable</description>
              <bitRange>[5:5]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>loop</name>
              <description>Loop Back Mode</description>
              <bitRange>[4:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>normal</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>loop_back</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rts</name>
              <description>Request to Send</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dtr</name>
              <description>Data Terminal Ready</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>LSR</name>
          <description>UART Line Status Register</description>
          <addressOffset>0x0014</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>fifoerr</name>
              <description>RX Data Error in FIFO</description>
              <bitRange>[7:7]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>error</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>temt</name>
              <description>Transmitter Empty</description>
              <bitRange>[6:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>empty</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>thre</name>
              <description>TX Holding Register Empty</description>
              <bitRange>[5:5]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>empty</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>bi</name>
              <description>Break Interrupt</description>
              <bitRange>[4:4]</bitRange>
            </field>
            <field>
              <name>fe</name>
              <description>Framing Error</description>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>error</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pe</name>
              <description>Parity Error</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>error</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>oe</name>
              <description>Overrun Error</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>error</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dr</name>
              <description>Data Ready</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ready</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>MSR</name>
          <description>UART Modem Status Register</description>
          <addressOffset>0x0018</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>dcd</name>
              <description>Line State of Data Carrier Detect</description>
              <bitRange>[7:7]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ri</name>
              <description>Line State of Ring Indicator</description>
              <bitRange>[6:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dsr</name>
              <description>Line State of Data Set Ready</description>
              <bitRange>[5:5]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cts</name>
              <description>Line State of Clear To Send</description>
              <bitRange>[4:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ddcd</name>
              <description>Delta Data Carrier Detect</description>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_change</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>change</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>teri</name>
              <description>Trailing Edge Ring Indicator</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_change</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>change</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ddsr</name>
              <description>Delta Data Set Ready</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_change</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>change</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dcts</name>
              <description>Delta Clear to Send</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_change</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>change</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SCH</name>
          <description>UART Scratch Register</description>
          <addressOffset>0x001C</addressOffset>
          <fields>
            <field>
              <name>scratch</name>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>USR</name>
          <description>UART Status Register</description>
          <addressOffset>0x007C</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>rff</name>
              <description>RX FIFO Full</description>
              <bitRange>[4:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_full</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>full</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rfne</name>
              <description>RX FIFO Not Empty</description>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>empty</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>not_empty</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tfe</name>
              <description>TX FIFO Empty</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_empty</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>empty</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tfnf</name>
              <description>TX FIFO Not Full</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>full</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>not_full</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>busy</name>
              <description>UART Busy Bit</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>idle</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>busy</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TFL</name>
          <description>UART Transmit FIFO Level Register</description>
          <addressOffset>0x0080</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>tfl</name>
              <description>TX FIFO Level</description>
              <bitRange>[8:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>RFL</name>
          <description>UART Receive FIFO Level Register</description>
          <addressOffset>0x0084</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>rfl</name>
              <description>RX FIFO Level</description>
              <bitRange>[8:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>HSK</name>
          <description>UART DMA Handshake Configuration Register</description>
          <addressOffset>0x0088</addressOffset>
          <fields>
            <field>
              <name>hsk</name>
              <description>Handshake configuration</description>
              <bitRange>[7:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>wait_cycle</name>
                  <value>0xA5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>handshake</name>
                  <value>0xE5</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DMA_REQ_EN</name>
          <description>UART DMA Request Enable Register</description>
          <addressOffset>0x008C</addressOffset>
          <fields>
            <field>
              <name>timeout_enable</name>
              <description>DMA Timeout Enable</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tx_req_enable</name>
              <description>DMA TX REQ Enable</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rx_req_enable</name>
              <description>DMA RX REQ Enable</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>HALT</name>
          <description>UART Halt TX Register</description>
          <addressOffset>0x00A4</addressOffset>
          <fields>
            <field>
              <name>pte</name>
              <description>The sending of TX_REQ</description>
              <bitRange>[7:7]</bitRange>
            </field>
            <field>
              <name>dma_pte_rx</name>
              <description>The Transmission of RX_DRQ</description>
              <bitRange>[6:6]</bitRange>
            </field>
            <field>
              <name>sir_rx_invert</name>
              <description>SIR RX Pulse Polarity Invert</description>
              <bitRange>[5:5]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_invert</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>invert</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>sir_tx_invert</name>
              <description>SIR TX Pulse Polarity Invert</description>
              <bitRange>[4:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_invert</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>invert</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>change_update</name>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>finished</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>update_trigger</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>chcfg_at_busy</name>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>halt_tx</name>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DBG_DLL</name>
          <description>UART Debug DLL Register</description>
          <addressOffset>0x00B0</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>DBG_DLL</name>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>DBG_DLH</name>
          <description>UART Debug DLH Register</description>
          <addressOffset>0x00B4</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>DBG_DLH</name>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>FCC</name>
          <description>UART FIFO Clock Control Register</description>
          <addressOffset>0x00F0</addressOffset>
          <fields>
            <field>
              <name>fifo_depth</name>
              <bitRange>[31:8]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>rx_fifo_clock_mode</name>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>wr_apb</name>
                  <description>Sync mode, writing/reading clocks use apb clock</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>w_apb_r_ahb</name>
                  <description>Sync mode, writing clock uses apb clock, reading clock uses ahb clock</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tx_fifo_clock_enable</name>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rx_fifo_clock_enable</name>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>RXDMA_CTRL</name>
          <description>UART RXDMA Control Register</description>
          <addressOffset>0x0100</addressOffset>
          <fields>
            <field>
              <name>timeout_threshold</name>
              <description>RXDMA Timeout Threshold\n\nUnit is 1 UART bit time</description>
              <bitRange>[23:8]</bitRange>
            </field>
            <field>
              <name>timeout_enable</name>
              <description>RXDMA Timeout Enable</description>
              <bitRange>[6:6]</bitRange>
            </field>
            <field>
              <name>ahb_burst_mode</name>
              <description>Set for AHB port burst supported</description>
              <bitRange>[5:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SINGLE</name>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INCR4</name>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INCR8</name>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INCR16</name>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>blk_size</name>
              <bitRange>[3:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B8</name>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B16</name>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B32</name>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B64</name>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>mode</name>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Continous</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Limited</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>enable</name>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>RXDMA_STR</name>
          <description>UART RXDMA Start Register</description>
          <addressOffset>0x0104</addressOffset>
          <fields>
            <field>
              <name>start</name>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>RXDMA_STA</name>
          <description>UART RXDMA Status Register</description>
          <addressOffset>0x0108</addressOffset>
          <fields>
            <field>
              <name>buffer_read_address_updating</name>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ready</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>busy</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>busy</name>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>idle</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>busy</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>RXDMA_LMT</name>
          <description>UART RXDMA Limit Register</description>
          <addressOffset>0x010C</addressOffset>
          <fields>
            <field>
              <name>limit_size</name>
              <bitRange>[15:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>RXDMA_SADDRL</name>
          <description>UART RXDMA Buffer Start Address Low Register</description>
          <addressOffset>0x0110</addressOffset>
        </register>
        <register>
          <name>RXDMA_SADDRH</name>
          <description>UART RXDMA Buffer Start Address High Register</description>
          <addressOffset>0x0114</addressOffset>
          <fields>
            <field>
              <name>saddr</name>
              <description>RXDMA Buffer Start Address [33:32]</description>
              <bitRange>[1:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>RXDMA_BL</name>
          <description>UART RXDMA Buffer Length Register</description>
          <addressOffset>0x0118</addressOffset>
          <fields>
            <field>
              <name>buffer_length</name>
              <bitRange>[15:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>RXDMA_IE</name>
          <description>UART RXDMA Interrupt Enable Register</description>
          <addressOffset>0x0120</addressOffset>
          <fields>
            <field>
              <name>buffer_overrun</name>
              <bitRange>[3:3]</bitRange>
            </field>
            <field>
              <name>timeout_done</name>
              <bitRange>[2:2]</bitRange>
            </field>
            <field>
              <name>blk_done</name>
              <bitRange>[1:1]</bitRange>
            </field>
            <field>
              <name>limit_done</name>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>RXDMA_IS</name>
          <description>UART RXDMA Interrupt Status Register</description>
          <addressOffset>0x0124</addressOffset>
          <fields>
            <field>
              <name>buffer_overrun</name>
              <bitRange>[3:3]</bitRange>
            </field>
            <field>
              <name>timeout_done</name>
              <bitRange>[2:2]</bitRange>
            </field>
            <field>
              <name>blk_done</name>
              <bitRange>[1:1]</bitRange>
            </field>
            <field>
              <name>limit_done</name>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>RXDMA_WADDRL</name>
          <description>UART RXDMA Write Address Low Register</description>
          <addressOffset>0x0128</addressOffset>
          <access>read-only</access>
        </register>
        <register>
          <name>RXDMA_WADDRH</name>
          <description>UART RXDMA Write Address High Register</description>
          <addressOffset>0x012C</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>waddr</name>
              <description>RXDMA Current Write Address [33:32]</description>
              <bitRange>[1:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>RXDMA_RADDRL</name>
          <description>UART RXDMA Read Address Low Register</description>
          <addressOffset>0x0130</addressOffset>
        </register>
        <register>
          <name>RXDMA_RADDRH</name>
          <description>UART RXDMA Read Address High Register</description>
          <addressOffset>0x0134</addressOffset>
          <fields>
            <field>
              <name>raddr</name>
              <description>RXDMA Current Read Address [33:32]</description>
              <bitRange>[1:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>RXDMA_DCNT</name>
          <description>UART RXDMA Data Count Register</description>
          <addressOffset>0x0138</addressOffset>
          <fields>
            <field>
              <name>data_count</name>
              <bitRange>[15:0]</bitRange>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>

    <peripheral>
      <name>SPI0</name>
      <description>Serial Peripheral Interface</description>
      <groupName>Interfaces</groupName>
      <baseAddress>0x04025000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>SPI0</name>
        <value>31</value>
      </interrupt>
      <registers>
        <register>
          <name>SPI_GCR</name>
          <description>SPI Global Control Register</description>
          <addressOffset>0x0004</addressOffset>
          <fields>
            <field>
              <name>srst</name>
              <description>Soft reset</description>
              <bitRange>[31:31]</bitRange>
            </field>
            <field>
              <name>tp_en</name>
              <description>Transmit Pause Enable</description>
              <bitRange>[7:7]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>normal</name>
                  <description>normal operation, ignore RXFIFO status</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>stop_when_full</name>
                  <description>Stop transmit data when RXFIFO full</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>mode_selec</name>
              <description>Sample timing Mode Select</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>old_mode</name>
                  <description>Old mode of Sample Timing</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>new_mode</name>
                  <description>New mode of Sample Timing</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>mode</name>
              <description>SPI Function Mode Select</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>slave</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>master</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>en</name>
              <description>SPI Module Enable Control</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SPI_TCR</name>
          <description>SPI Transfer Control Register</description>
          <addressOffset>0x0008</addressOffset>
          <fields>
            <field>
              <name>xch</name>
              <description>Exchange Burst</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>idle</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>initiate_exchange</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>sdc1</name>
              <description>Master Sample Data Control register1</description>
              <bitRange>[15:15]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>normal</name>
                  <description>normal operation, do not delay the internal read sample point</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>delay</name>
                  <description>delay the internal read sample point</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>sddm</name>
              <description>Sending Data Delay Mode</description>
              <bitRange>[14:14]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>normal</name>
                  <description>normal sending</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>delay</name>
                  <description>delay sending</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>sdm</name>
              <description>Master Sample Data Mode</description>
              <bitRange>[13:13]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>delay</name>
                  <description>delay sample mode</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>normal</name>
                  <description>normal sample mode</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>fbs</name>
              <description>First Transmit Bit Select</description>
              <bitRange>[12:12]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>msb</name>
                  <description>MSB first</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>lsb</name>
                  <description>LSB first</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>sdc</name>
              <description>Master Sample Data Control</description>
              <bitRange>[11:11]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>normal</name>
                  <description>Normal operation, do not delay the internal read sample point</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>delay</name>
                  <description>Delay the internal read sample point</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rpsm</name>
              <description>Rapids Mode Select</description>
              <bitRange>[10:10]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>normal</name>
                  <description>Normal write mode</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>rapid</name>
                  <description>Rapid write mode</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ddb</name>
              <description>Dummy Burst Type</description>
              <bitRange>[9:9]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>zero</name>
                  <description>The bit value of dummy SPI burst is zero</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>one</name>
                  <description>The bit value of dummy SPI burst is one</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dhb</name>
              <description>Discard Hash Burst</description>
              <bitRange>[8:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>receive</name>
                  <description>Receiving all SPI bursts in the BC period</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>discard</name>
                  <description>Discard unused SPI bursts</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ss_level</name>
              <bitRange>[7:7]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>high</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ss_owner</name>
              <bitRange>[6:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>spi_controller</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>software</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ss_sel</name>
              <bitRange>[5:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ss0</name>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ss1</name>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ss2</name>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ss3</name>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ssctl</name>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>assert</name>
                  <description>SPI_SSx remains asserted between SPI bursts</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>negate</name>
                  <description>Negate SPI_SSx between SPI bursts</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>spol</name>
              <description>SPI Chip Select Signal Polarity Control</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>high</name>
                  <description>Active high polarity</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>low</name>
                  <description>Active low polarity</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cpol</name>
              <description>SPI Clock Polarity Control</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>high</name>
                  <description>Active high polarity</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>low</name>
                  <description>Active low polarity</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cpha</name>
              <description>SPI Clock/Data Phase Control</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>P0</name>
                  <description>Phase 0 (Leading edge for sample data)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P1</name>
                  <description>Phase 1 (Leading edge for setup data)</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SPI_IER</name>
          <description>SPI Interrupt Control Register</description>
          <addressOffset>0x0010</addressOffset>
          <fields>
            <field>
              <name>ss_int_en</name>
              <description>SSI Interrupt Enable</description>
              <bitRange>[13:13]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tc_int_en</name>
              <description>Transfer Completed Interrupt Enable</description>
              <bitRange>[12:12]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tf_udr_int_en</name>
              <description>TXFIFO Underrun Interrupt Enable</description>
              <bitRange>[11:11]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tf_ovf_int_en</name>
              <description>TXFIFO Overflow Interrupt Enable</description>
              <bitRange>[10:10]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rf_udr_int_en</name>
              <description>RXFIFO Underrun Interrupt Enable</description>
              <bitRange>[9:9]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rf_ovf_int_en</name>
              <description>RXFIFO Overflow Interrupt Enable</description>
              <bitRange>[8:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tf_full_int_en</name>
              <description>TXFIFO Full Interrupt Enable</description>
              <bitRange>[6:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tf_emp_int_en</name>
              <description>TXFIFO Empty Interrupt Enable</description>
              <bitRange>[5:5]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tf_erq_int_en</name>
              <description>TXFIFO Empty Request Interrupt Enable</description>
              <bitRange>[4:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rf_full_int_en</name>
              <description>RXFIFO Full Interrupt Enable</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rf_emp_int_en</name>
              <description>RXFIFO Empty Interrupt Enable</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rf_rdy_int_en</name>
              <description>RXFIFO Ready Request Interrupt Enable</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SPI_ISR</name>
          <description>SPI Interrupt Status Register</description>
          <addressOffset>0x0014</addressOffset>
          <fields>
            <field>
              <name>ssi</name>
              <description>SS Invalid Enable</description>
              <bitRange>[13:13]</bitRange>
            </field>
            <field>
              <name>tc</name>
              <description>Transfer Completed</description>
              <bitRange>[12:12]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>busy</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>transfer_completed</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tf_udr</name>
              <description>TXFIFO Underrun</description>
              <bitRange>[11:11]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_underrun</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>underrun</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tf_ovf</name>
              <description>TXFIFO Overflow</description>
              <bitRange>[10:10]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_overflow</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>overflow</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rf_udr</name>
              <description>RXFIFO Underrun</description>
              <bitRange>[9:9]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_underrun</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>underrun</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rf_ovf</name>
              <description>RXFIFO Overflow</description>
              <bitRange>[8:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_overflow</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>overflow</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tf_full</name>
              <description>TXFIFO Full</description>
              <bitRange>[6:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_full</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>full</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tf_emp</name>
              <description>TXFIFO Empty</description>
              <bitRange>[5:5]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_empty</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>empty</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tf_ready</name>
              <description>TXFIFO Ready</description>
              <bitRange>[4:4]</bitRange>
            </field>
            <field>
              <name>rf_full</name>
              <description>RXFIFO Full</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_full</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>full</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rf_emp</name>
              <description>RXFIFO Empty</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_empty</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>empty</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rf_rdy</name>
              <description>RXFIFO Ready</description>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>SPI_FCR</name>
          <description>SPI FIFO Control Register</description>
          <addressOffset>0x0018</addressOffset>
          <fields>
            <field>
              <name>tf_rst</name>
              <description>TXFIFO Reset</description>
              <bitRange>[31:31]</bitRange>
            </field>
            <field>
              <name>tf_test_en</name>
              <description>TXFIFO Test Mode Enable</description>
              <bitRange>[30:30]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tf_drq_en</name>
              <description>TXFIFO DMA Request Enable</description>
              <bitRange>[24:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tf_trig_level</name>
              <description>TXFIFO Empty Request Trigger Level</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>rf_rst</name>
              <description>RXFIFO Reset</description>
              <bitRange>[15:15]</bitRange>
            </field>
            <field>
              <name>rf_test_en</name>
              <description>RXFIFO Test Mode Enable</description>
              <bitRange>[14:14]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rf_drq_en</name>
              <description>RXFIFO DMA Request Enable</description>
              <bitRange>[8:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rf_trig_level</name>
              <description>RXFIFO Ready Request Trigger Level</description>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>SPI_FSR</name>
          <description>SPI FIFO Status Register</description>
          <addressOffset>0x001C</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>tb_wr</name>
              <description>TXFIFO Write Buffer Write Enable</description>
              <bitRange>[31:31]</bitRange>
            </field>
            <field>
              <name>tb_cnt</name>
              <description>TXFIFO Write Buffer Counter</description>
              <bitRange>[30:28]</bitRange>
            </field>
            <field>
              <name>tf_cnt</name>
              <description>TXFIFO Counter\n\nThese bits indicate the number of bytes in TXFIFO</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>rb_wr</name>
              <description>RXFIFO Write Buffer Write Enable</description>
              <bitRange>[15:15]</bitRange>
            </field>
            <field>
              <name>rb_cnt</name>
              <description>RXFIFO Write Buffer Counter</description>
              <bitRange>[14:12]</bitRange>
            </field>
            <field>
              <name>rf_cnt</name>
              <description>RXFIFO Counter\n\nThese bits indicate the number of bytes in RXFIFO</description>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>SPI_WCR</name>
          <description>SPI Wait Clock Register</description>
          <addressOffset>0x0020</addressOffset>
          <fields>
            <field>
              <name>swc</name>
              <description>Dual mode direction switch wait clock counter</description>
              <bitRange>[19:16]</bitRange>
            </field>
            <field>
              <name>wwc</name>
              <description>Wait clock counter</description>
              <bitRange>[15:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>SPI_SAMP_DL</name>
          <description>SPI Sample Delay Control Register</description>
          <addressOffset>0x0028</addressOffset>
          <fields>
            <field>
              <name>samp_dl_cal_start</name>
              <description>Sample Delay Calibration Start</description>
              <bitRange>[15:15]</bitRange>
            </field>
            <field>
              <name>samp_dl_cal_done</name>
              <description>Sample Delay Calibration Dont</description>
              <bitRange>[14:14]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>samp_dl</name>
              <description>Sample Delay</description>
              <bitRange>[13:8]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>samp_dl_sw_en</name>
              <description>Sample Delay Software Enable</description>
              <bitRange>[7:7]</bitRange>
            </field>
            <field>
              <name>samp_dl_sw</name>
              <description>Sample Delay Software</description>
              <bitRange>[5:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>SPI_MBC</name>
          <description>SPI Master Burst Counter Register</description>
          <addressOffset>0x0030</addressOffset>
          <fields>
            <field>
              <name>mbc</name>
              <description>Master Burst Counter</description>
              <bitRange>[23:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>SPI_MTC</name>
          <description>SPI Master Transmit Counter Register</description>
          <addressOffset>0x0034</addressOffset>
          <fields>
            <field>
              <name>mwtc</name>
              <description>Master Write Transmit Counter</description>
              <bitRange>[23:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>SPI_BCC</name>
          <description>SPI Master Burst Control Register</description>
          <addressOffset>0x0038</addressOffset>
          <fields>
            <field>
              <name>quad_en</name>
              <description>Quad Mode Enable</description>
              <bitRange>[29:29]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>drm</name>
              <description>Master Dual Mode RX Enable</description>
              <bitRange>[28:28]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>single</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>dual</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dbc</name>
              <description>Master Dummy Burst Counter</description>
              <bitRange>[27:24]</bitRange>
            </field>
            <field>
              <name>stc</name>
              <description>Master Single Mode Transmit Counter</description>
              <bitRange>[23:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>SPI_BATC</name>
          <description>SPI Bit-Aligned Transfer Configure Register</description>
          <addressOffset>0x0040</addressOffset>
          <fields>
            <field>
              <name>tce</name>
              <description>Transfer Control Enable</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>idle</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>init</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>msms</name>
              <description>Master Sample Standard</description>
              <bitRange>[30:30]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>delay</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>standard</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tbc</name>
              <description>Transfer Bits Completed</description>
              <bitRange>[25:25]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>busy</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>completed</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tbc_int_en</name>
              <description>Transfer Bits Completed Interrupt Enable</description>
              <bitRange>[24:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rx_frm_len</name>
              <description>Configure the length of serial data frame of RX</description>
              <bitRange>[21:16]</bitRange>
            </field>
            <field>
              <name>tx_frm_len</name>
              <description>Configure the length of serial data frame of TX</description>
              <bitRange>[13:8]</bitRange>
            </field>
            <field>
              <name>ss_level</name>
              <bitRange>[7:7]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>high</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ss_owner</name>
              <description>SS Output Owner Select</description>
              <bitRange>[6:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SPI_controller</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Software</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>spol</name>
              <description>SPI Chip Select Signal Polarity Control</description>
              <bitRange>[5:5]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>high</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>low</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ss_sel</name>
              <description>SPI Chip Select</description>
              <bitRange>[3:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SS0</name>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SS1</name>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SS2</name>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SS3</name>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>wms</name>
              <description>Work Mode Select</description>
              <bitRange>[1:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>byte_aligned</name>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>reserved</name>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>bit_aligned_3wire</name>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>bit_aligned_standard</name>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SPI_BA_CCR</name>
          <description>SPI Bit-Aligned Clock Configuration Register</description>
          <addressOffset>0x0044</addressOffset>
          <fields>
            <field>
              <name>cdr_n</name>
              <description>Clock Divide Rate</description>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>SPI_TBR</name>
          <description>SPI TX Bit Register\n\nVTB [31:0]: The Value of the Transmit Bits</description>
          <addressOffset>0x0048</addressOffset>
        </register>
        <register>
          <name>SPI_RBR</name>
          <description>SPI RX Bit Register\n\nVRB [31:0]: The Value of the Receive Bits</description>
          <addressOffset>0x004C</addressOffset>
        </register>
        <register>
          <name>SPI_NDMA_MODE_CTL</name>
          <description>SPI Normal DMA Mode Control Register</description>
          <addressOffset>0x0088</addressOffset>
          <fields>
            <field>
              <name>spi_act_m</name>
              <description>SPI NDMA Active Mode</description>
              <bitRange>[7:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low</name>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>high</name>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>drq_control</name>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>controller_control</name>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>spi_ack_m</name>
              <description>SPI NDMA Acknowledge Mode</description>
              <bitRange>[5:5]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ignore</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>after_detect</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>spi_dma_wait</name>
              <bitRange>[4:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>SPI_TXD</name>
          <description>SPI TX Data Register\n\nTDATA [31:0]: Transmit Data</description>
          <addressOffset>0x0200</addressOffset>
        </register>
        <register>
          <name>SPI_RXD</name>
          <description>SPI RX Data Register\n\nRDATA [31:0]: Receive Data</description>
          <addressOffset>0x0300</addressOffset>
        </register>
      </registers>
    </peripheral>

    <peripheral>
      <name>SPI_DBI</name>
      <description>Serial Peripheral Interface Display Bus Interface</description>
      <groupName>Interfaces</groupName>
      <baseAddress>0x04026000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>SPI1</name>
        <value>32</value>
      </interrupt>
      <registers>
        <register>
          <name>SPI_GCR</name>
          <description>SPI Global Control Register</description>
          <addressOffset>0x0004</addressOffset>
          <fields>
            <field>
              <name>srst</name>
              <description>Soft reset</description>
              <bitRange>[31:31]</bitRange>
            </field>
            <field>
              <name>tp_en</name>
              <description>Transmit Pause Enable</description>
              <bitRange>[7:7]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>normal</name>
                  <description>normal operation, ignore RXFIFO status</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>stop_when_full</name>
                  <description>Stop transmit data when RXFIFO full</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>mode_selec</name>
              <description>Sample timing Mode Select</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>old_mode</name>
                  <description>Old mode of Sample Timing</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>new_mode</name>
                  <description>New mode of Sample Timing</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>mode</name>
              <description>SPI Function Mode Select</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>slave</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>master</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>en</name>
              <description>SPI Module Enable Control</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SPI_TCR</name>
          <description>SPI Transfer Control Register</description>
          <addressOffset>0x0008</addressOffset>
          <fields>
            <field>
              <name>xch</name>
              <description>Exchange Burst</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>idle</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>initiate_exchange</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>sdc1</name>
              <description>Master Sample Data Control register1</description>
              <bitRange>[15:15]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>normal</name>
                  <description>normal operation, do not delay the internal read sample point</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>delay</name>
                  <description>delay the internal read sample point</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>sddm</name>
              <description>Sending Data Delay Mode</description>
              <bitRange>[14:14]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>normal</name>
                  <description>normal sending</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>delay</name>
                  <description>delay sending</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>sdm</name>
              <description>Master Sample Data Mode</description>
              <bitRange>[13:13]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>delay</name>
                  <description>delay sample mode</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>normal</name>
                  <description>normal sample mode</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>fbs</name>
              <description>First Transmit Bit Select</description>
              <bitRange>[12:12]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>msb</name>
                  <description>MSB first</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>lsb</name>
                  <description>LSB first</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>sdc</name>
              <description>Master Sample Data Control</description>
              <bitRange>[11:11]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>normal</name>
                  <description>Normal operation, do not delay the internal read sample point</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>delay</name>
                  <description>Delay the internal read sample point</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rpsm</name>
              <description>Rapids Mode Select</description>
              <bitRange>[10:10]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>normal</name>
                  <description>Normal write mode</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>rapid</name>
                  <description>Rapid write mode</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ddb</name>
              <description>Dummy Burst Type</description>
              <bitRange>[9:9]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>zero</name>
                  <description>The bit value of dummy SPI burst is zero</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>one</name>
                  <description>The bit value of dummy SPI burst is one</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dhb</name>
              <description>Discard Hash Burst</description>
              <bitRange>[8:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>receive</name>
                  <description>Receiving all SPI bursts in the BC period</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>discard</name>
                  <description>Discard unused SPI bursts</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ss_level</name>
              <bitRange>[7:7]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>high</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ss_owner</name>
              <bitRange>[6:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>spi_controller</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>software</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ss_sel</name>
              <bitRange>[5:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ss0</name>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ss1</name>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ss2</name>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ss3</name>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ssctl</name>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>assert</name>
                  <description>SPI_SSx remains asserted between SPI bursts</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>negate</name>
                  <description>Negate SPI_SSx between SPI bursts</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>spol</name>
              <description>SPI Chip Select Signal Polarity Control</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>high</name>
                  <description>Active high polarity</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>low</name>
                  <description>Active low polarity</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cpol</name>
              <description>SPI Clock Polarity Control</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>high</name>
                  <description>Active high polarity</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>low</name>
                  <description>Active low polarity</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cpha</name>
              <description>SPI Clock/Data Phase Control</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>P0</name>
                  <description>Phase 0 (Leading edge for sample data)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>P1</name>
                  <description>Phase 1 (Leading edge for setup data)</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SPI_IER</name>
          <description>SPI Interrupt Control Register</description>
          <addressOffset>0x0010</addressOffset>
          <fields>
            <field>
              <name>ss_int_en</name>
              <description>SSI Interrupt Enable</description>
              <bitRange>[13:13]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tc_int_en</name>
              <description>Transfer Completed Interrupt Enable</description>
              <bitRange>[12:12]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tf_udr_int_en</name>
              <description>TXFIFO Underrun Interrupt Enable</description>
              <bitRange>[11:11]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tf_ovf_int_en</name>
              <description>TXFIFO Overflow Interrupt Enable</description>
              <bitRange>[10:10]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rf_udr_int_en</name>
              <description>RXFIFO Underrun Interrupt Enable</description>
              <bitRange>[9:9]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rf_ovf_int_en</name>
              <description>RXFIFO Overflow Interrupt Enable</description>
              <bitRange>[8:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tf_full_int_en</name>
              <description>TXFIFO Full Interrupt Enable</description>
              <bitRange>[6:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tf_emp_int_en</name>
              <description>TXFIFO Empty Interrupt Enable</description>
              <bitRange>[5:5]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tf_erq_int_en</name>
              <description>TXFIFO Empty Request Interrupt Enable</description>
              <bitRange>[4:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rf_full_int_en</name>
              <description>RXFIFO Full Interrupt Enable</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rf_emp_int_en</name>
              <description>RXFIFO Empty Interrupt Enable</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rf_rdy_int_en</name>
              <description>RXFIFO Ready Request Interrupt Enable</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SPI_ISR</name>
          <description>SPI Interrupt Status Register</description>
          <addressOffset>0x0014</addressOffset>
          <fields>
            <field>
              <name>ssi</name>
              <description>SS Invalid Enable</description>
              <bitRange>[13:13]</bitRange>
            </field>
            <field>
              <name>tc</name>
              <description>Transfer Completed</description>
              <bitRange>[12:12]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>busy</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>transfer_completed</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tf_udr</name>
              <description>TXFIFO Underrun</description>
              <bitRange>[11:11]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_underrun</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>underrun</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tf_ovf</name>
              <description>TXFIFO Overflow</description>
              <bitRange>[10:10]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_overflow</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>overflow</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rf_udr</name>
              <description>RXFIFO Underrun</description>
              <bitRange>[9:9]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_underrun</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>underrun</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rf_ovf</name>
              <description>RXFIFO Overflow</description>
              <bitRange>[8:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_overflow</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>overflow</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tf_full</name>
              <description>TXFIFO Full</description>
              <bitRange>[6:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_full</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>full</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tf_emp</name>
              <description>TXFIFO Empty</description>
              <bitRange>[5:5]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_empty</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>empty</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tf_ready</name>
              <description>TXFIFO Ready</description>
              <bitRange>[4:4]</bitRange>
            </field>
            <field>
              <name>rf_full</name>
              <description>RXFIFO Full</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_full</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>full</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rf_emp</name>
              <description>RXFIFO Empty</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_empty</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>empty</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rf_rdy</name>
              <description>RXFIFO Ready</description>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>SPI_FCR</name>
          <description>SPI FIFO Control Register</description>
          <addressOffset>0x0018</addressOffset>
          <fields>
            <field>
              <name>tf_rst</name>
              <description>TXFIFO Reset</description>
              <bitRange>[31:31]</bitRange>
            </field>
            <field>
              <name>tf_test_en</name>
              <description>TXFIFO Test Mode Enable</description>
              <bitRange>[30:30]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tf_drq_en</name>
              <description>TXFIFO DMA Request Enable</description>
              <bitRange>[24:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tf_trig_level</name>
              <description>TXFIFO Empty Request Trigger Level</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>rf_rst</name>
              <description>RXFIFO Reset</description>
              <bitRange>[15:15]</bitRange>
            </field>
            <field>
              <name>rf_test_en</name>
              <description>RXFIFO Test Mode Enable</description>
              <bitRange>[14:14]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rf_drq_en</name>
              <description>RXFIFO DMA Request Enable</description>
              <bitRange>[8:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rf_trig_level</name>
              <description>RXFIFO Ready Request Trigger Level</description>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>SPI_FSR</name>
          <description>SPI FIFO Status Register</description>
          <addressOffset>0x001C</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>tb_wr</name>
              <description>TXFIFO Write Buffer Write Enable</description>
              <bitRange>[31:31]</bitRange>
            </field>
            <field>
              <name>tb_cnt</name>
              <description>TXFIFO Write Buffer Counter</description>
              <bitRange>[30:28]</bitRange>
            </field>
            <field>
              <name>tf_cnt</name>
              <description>TXFIFO Counter\n\nThese bits indicate the number of bytes in TXFIFO</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>rb_wr</name>
              <description>RXFIFO Write Buffer Write Enable</description>
              <bitRange>[15:15]</bitRange>
            </field>
            <field>
              <name>rb_cnt</name>
              <description>RXFIFO Write Buffer Counter</description>
              <bitRange>[14:12]</bitRange>
            </field>
            <field>
              <name>rf_cnt</name>
              <description>RXFIFO Counter\n\nThese bits indicate the number of bytes in RXFIFO</description>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>SPI_WCR</name>
          <description>SPI Wait Clock Register</description>
          <addressOffset>0x0020</addressOffset>
          <fields>
            <field>
              <name>swc</name>
              <description>Dual mode direction switch wait clock counter</description>
              <bitRange>[19:16]</bitRange>
            </field>
            <field>
              <name>wwc</name>
              <description>Wait clock counter</description>
              <bitRange>[15:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>SPI_SAMP_DL</name>
          <description>SPI Sample Delay Control Register</description>
          <addressOffset>0x0028</addressOffset>
          <fields>
            <field>
              <name>samp_dl_cal_start</name>
              <description>Sample Delay Calibration Start</description>
              <bitRange>[15:15]</bitRange>
            </field>
            <field>
              <name>samp_dl_cal_done</name>
              <description>Sample Delay Calibration Dont</description>
              <bitRange>[14:14]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>samp_dl</name>
              <description>Sample Delay</description>
              <bitRange>[13:8]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>samp_dl_sw_en</name>
              <description>Sample Delay Software Enable</description>
              <bitRange>[7:7]</bitRange>
            </field>
            <field>
              <name>samp_dl_sw</name>
              <description>Sample Delay Software</description>
              <bitRange>[5:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>SPI_MBC</name>
          <description>SPI Master Burst Counter Register</description>
          <addressOffset>0x0030</addressOffset>
          <fields>
            <field>
              <name>mbc</name>
              <description>Master Burst Counter</description>
              <bitRange>[23:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>SPI_MTC</name>
          <description>SPI Master Transmit Counter Register</description>
          <addressOffset>0x0034</addressOffset>
          <fields>
            <field>
              <name>mwtc</name>
              <description>Master Write Transmit Counter</description>
              <bitRange>[23:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>SPI_BCC</name>
          <description>SPI Master Burst Control Register</description>
          <addressOffset>0x0038</addressOffset>
          <fields>
            <field>
              <name>quad_en</name>
              <description>Quad Mode Enable</description>
              <bitRange>[29:29]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>drm</name>
              <description>Master Dual Mode RX Enable</description>
              <bitRange>[28:28]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>single</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>dual</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dbc</name>
              <description>Master Dummy Burst Counter</description>
              <bitRange>[27:24]</bitRange>
            </field>
            <field>
              <name>stc</name>
              <description>Master Single Mode Transmit Counter</description>
              <bitRange>[23:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>SPI_BATC</name>
          <description>SPI Bit-Aligned Transfer Configure Register</description>
          <addressOffset>0x0040</addressOffset>
          <fields>
            <field>
              <name>tce</name>
              <description>Transfer Control Enable</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>idle</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>init</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>msms</name>
              <description>Master Sample Standard</description>
              <bitRange>[30:30]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>delay</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>standard</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tbc</name>
              <description>Transfer Bits Completed</description>
              <bitRange>[25:25]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>busy</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>completed</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tbc_int_en</name>
              <description>Transfer Bits Completed Interrupt Enable</description>
              <bitRange>[24:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rx_frm_len</name>
              <description>Configure the length of serial data frame of RX</description>
              <bitRange>[21:16]</bitRange>
            </field>
            <field>
              <name>tx_frm_len</name>
              <description>Configure the length of serial data frame of TX</description>
              <bitRange>[13:8]</bitRange>
            </field>
            <field>
              <name>ss_level</name>
              <bitRange>[7:7]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>high</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ss_owner</name>
              <description>SS Output Owner Select</description>
              <bitRange>[6:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SPI_controller</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Software</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>spol</name>
              <description>SPI Chip Select Signal Polarity Control</description>
              <bitRange>[5:5]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>high</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>low</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ss_sel</name>
              <description>SPI Chip Select</description>
              <bitRange>[3:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SS0</name>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SS1</name>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SS2</name>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SS3</name>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>wms</name>
              <description>Work Mode Select</description>
              <bitRange>[1:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>byte_aligned</name>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>reserved</name>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>bit_aligned_3wire</name>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>bit_aligned_standard</name>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SPI_BA_CCR</name>
          <description>SPI Bit-Aligned Clock Configuration Register</description>
          <addressOffset>0x0044</addressOffset>
          <fields>
            <field>
              <name>cdr_n</name>
              <description>Clock Divide Rate</description>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>SPI_TBR</name>
          <description>SPI TX Bit Register\n\nVTB [31:0]: The Value of the Transmit Bits</description>
          <addressOffset>0x0048</addressOffset>
        </register>
        <register>
          <name>SPI_RBR</name>
          <description>SPI RX Bit Register\n\nVRB [31:0]: The Value of the Receive Bits</description>
          <addressOffset>0x004C</addressOffset>
        </register>
        <register>
          <name>SPI_NDMA_MODE_CTL</name>
          <description>SPI Normal DMA Mode Control Register</description>
          <addressOffset>0x0088</addressOffset>
          <fields>
            <field>
              <name>spi_act_m</name>
              <description>SPI NDMA Active Mode</description>
              <bitRange>[7:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low</name>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>high</name>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>drq_control</name>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>controller_control</name>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>spi_ack_m</name>
              <description>SPI NDMA Acknowledge Mode</description>
              <bitRange>[5:5]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ignore</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>after_detect</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>spi_dma_wait</name>
              <bitRange>[4:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>DBI_CTL_0</name>
          <description>DBI Control Register 0</description>
          <addressOffset>0x0100</addressOffset>
          <fields>
            <field>
              <name>cmdt</name>
              <description>Command Type</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>write</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>read</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>wcdc</name>
              <description>Write Command Dummy Cycles</description>
              <bitRange>[30:20]</bitRange>
            </field>
            <field>
              <name>dat_seq</name>
              <description>Output Data Sequence</description>
              <bitRange>[19:19]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>msb</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>lsb</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rgb_seq</name>
              <description>Output RGB Sequence</description>
              <bitRange>[18:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RGB</name>
                  <value>0b000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RBG</name>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GRB</name>
                  <value>0b010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GBR</name>
                  <value>0b011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BRG</name>
                  <value>0b100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BGR</name>
                  <value>0b101</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tran_mod</name>
              <description>Transmit Mode</description>
              <bitRange>[15:15]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>command_parameter</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>video</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dat_fmt</name>
              <description>Output Data Format</description>
              <bitRange>[14:12]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RGB111</name>
                  <value>0b000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RGB444</name>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RGB565</name>
                  <value>0b010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RGB666</name>
                  <value>0b011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RGB888</name>
                  <value>0b100</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dbi_interface</name>
              <bitRange>[10:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>L3I1</name>
                  <description>3 Line Interface I</description>
                  <value>0b000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L3I2</name>
                  <description>3 Line Interface II</description>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L4I1</name>
                  <description>4 Line Interface I</description>
                  <value>0b010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L4I2</name>
                  <description>4 Line Interface II</description>
                  <value>0b011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D2LI</name>
                  <description>2 Data Lane Interface</description>
                  <value>0b100</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rgb_src_fmt</name>
              <description>RGB Source Format</description>
              <bitRange>[7:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RGB</name>
                  <value>0b000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RBG</name>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GRB</name>
                  <value>0b010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GBR</name>
                  <value>0b011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BRG</name>
                  <value>0b100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BGR</name>
                  <value>0b101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GRBG_0</name>
                  <value>0b110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GBRG_0</name>
                  <value>0b111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GRBG_1</name>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GBRG_1</name>
                  <value>0b1001</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dum_val</name>
              <description>Dummy Cycle Value</description>
              <bitRange>[3:3]</bitRange>
            </field>
            <field>
              <name>rgb_bo</name>
              <description>RGB Bit Order</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>data</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>swap</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>element_a_pos</name>
              <description>Element A Position</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>31_24</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>7_0</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>vi_src_type</name>
              <description>Video Source Type</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>rgb32</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>rgb16</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DBI_CTL_1</name>
          <description>DBI Control Register 1</description>
          <addressOffset>0x0104</addressOffset>
          <fields>
            <field>
              <name>dbi_soft_trg</name>
              <description>DBI Soft Trigger</description>
              <bitRange>[31:31]</bitRange>
            </field>
            <field>
              <name>dbi_en_mode_sel</name>
              <description>DBI Enable Mode Select</description>
              <bitRange>[30:29]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DBI</name>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Software</name>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Timer</name>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TE</name>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RGB666_FMT</name>
              <description>2 Data Lane RGB666 Format</description>
              <bitRange>[27:26]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>normal</name>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>special_ilitek</name>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>special_new_vision</name>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dbi_rxclk_inv</name>
              <description>DBI RX Clock Inverse</description>
              <bitRange>[25:25]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>positive</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>negative</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dbi_clko_mod</name>
              <description>DBI Output Clock Mode</description>
              <bitRange>[24:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>always_on</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>auto_gating</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dbi_clko_inv</name>
              <description>DBI Clock Output Inverse</description>
              <bitRange>[23:23]</bitRange>
            </field>
            <field>
              <name>dcx_data</name>
              <description>DCX Data Value</description>
              <bitRange>[22:22]</bitRange>
            </field>
            <field>
              <name>RGB16_data_source_select</name>
              <description>RGB 16 Data Source Select</description>
              <bitRange>[21:21]</bitRange>
            </field>
            <field>
              <name>rdat_lsb</name>
              <description>Bit Order of Read Data</description>
              <bitRange>[20:20]</bitRange>
            </field>
            <field>
              <name>rcdc</name>
              <description>Read Command Dummy Cycles</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>rdbn</name>
              <description>Read Data Number of Bytes</description>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>DBI_CTL_2</name>
          <description>DBI Control Register 2</description>
          <addressOffset>0x0108</addressOffset>
          <fields>
            <field>
              <name>dbi_fifo_drq_en</name>
              <description>DBI FIFO DMA Request Enable</description>
              <bitRange>[15:15]</bitRange>
            </field>
            <field>
              <name>dbi_trig_level</name>
              <description>DBI FIFO Empty Request Trigger Level</description>
              <bitRange>[14:8]</bitRange>
            </field>
            <field>
              <name>dbi_sdq_out_sel</name>
              <description>DBI SDI PIN Output Select</description>
              <bitRange>[6:6]</bitRange>
            </field>
            <field>
              <name>dbi_dcx_sel</name>
              <description>DBI DCX PIN Function Select</description>
              <bitRange>[5:5]</bitRange>
            </field>
            <field>
              <name>dbi_sdi_sel</name>
              <description>DBI SDI PIN FUnction Select</description>
              <bitRange>[4:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>dbi_sdi</name>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>dbi_te</name>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>dbi_dcx</name>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>te_dbc_sel</name>
              <description>TE debounce function select</description>
              <bitRange>[2:2]</bitRange>
            </field>
            <field>
              <name>te_trig_sel</name>
              <description>TE edge trigger select</description>
              <bitRange>[1:1]</bitRange>
            </field>
            <field>
              <name>te_en</name>
              <description>TE Enable</description>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>DBI_TIMER</name>
          <description>DBI Timer Control Register</description>
          <addressOffset>0x010C</addressOffset>
          <fields>
            <field>
              <name>dbi_tm_en</name>
              <description>DBI Timer Enable</description>
              <bitRange>[31:31]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>enable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>disable</name>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dbi_timer_value</name>
              <bitRange>[30:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>DBI_VIDEO_SZIE</name>
          <description>DBI Video Size Configuration Register</description>
          <addressOffset>0x0110</addressOffset>
          <fields>
            <field>
              <name>v_size</name>
              <bitRange>[26:16]</bitRange>
            </field>
            <field>
              <name>h_size</name>
              <bitRange>[10:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>DBI_INT</name>
          <description>DBI Interrupt Register</description>
          <addressOffset>0x0120</addressOffset>
          <fields>
            <field>
              <name>dbi_fifo_empty_int</name>
              <bitRange>[14:14]</bitRange>
            </field>
            <field>
              <name>dbi_fifo_full_int</name>
              <bitRange>[13:13]</bitRange>
            </field>
            <field>
              <name>timer_int</name>
              <bitRange>[12:12]</bitRange>
            </field>
            <field>
              <name>rd_done_int</name>
              <bitRange>[11:11]</bitRange>
            </field>
            <field>
              <name>te_int</name>
              <bitRange>[10:10]</bitRange>
            </field>
            <field>
              <name>fram_done_int</name>
              <bitRange>[9:9]</bitRange>
            </field>
            <field>
              <name>line_done_int</name>
              <bitRange>[8:8]</bitRange>
            </field>
            <field>
              <name>dbi_fifo_empty_int_en</name>
              <bitRange>[6:6]</bitRange>
            </field>
            <field>
              <name>dbi_fifo_full_int_en</name>
              <bitRange>[5:5]</bitRange>
            </field>
            <field>
              <name>timer_int_en</name>
              <bitRange>[4:4]</bitRange>
            </field>
            <field>
              <name>rd_done_int_en</name>
              <bitRange>[3:3]</bitRange>
            </field>
            <field>
              <name>te_int_en</name>
              <bitRange>[2:2]</bitRange>
            </field>
            <field>
              <name>fram_done_int_en</name>
              <bitRange>[1:1]</bitRange>
            </field>
            <field>
              <name>line_done_int_en</name>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>DBI_DEBUG_0</name>
          <description>DBI BEBUG 0 Register</description>
          <addressOffset>0x0124</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>dbi_fifo_avail</name>
              <bitRange>[22:16]</bitRange>
            </field>
            <field>
              <name>te_val</name>
              <bitRange>[12:12]</bitRange>
            </field>
            <field>
              <name>dbi_rxcs</name>
              <bitRange>[11:8]</bitRange>
            </field>
            <field>
              <name>sh_cs</name>
              <bitRange>[7:4]</bitRange>
            </field>
            <field>
              <name>dbi_txcs</name>
              <bitRange>[3:2]</bitRange>
            </field>
            <field>
              <name>mem_cs</name>
              <bitRange>[1:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>DBI_DEBUG_1</name>
          <description>DBI BEBUG 1 Register</description>
          <addressOffset>0x0128</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>lcnt</name>
              <bitRange>[25:16]</bitRange>
            </field>
            <field>
              <name>ccnt</name>
              <bitRange>[11:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>SPI_TXD</name>
          <description>SPI TX Data Register\n\nTDATA [31:0]: Transmit Data</description>
          <addressOffset>0x0200</addressOffset>
        </register>
        <register>
          <name>SPI_RXD</name>
          <description>SPI RX Data Register\n\nRDATA [31:0]: Receive Data</description>
          <addressOffset>0x0300</addressOffset>
        </register>
      </registers>
    </peripheral>

    <peripheral>
      <name>USB0</name>
      <description>USB2.0 DRD</description>
      <groupName>Interfaces</groupName>
      <baseAddress>0x04100000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x100000</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>USB0_DEVICE</name>
        <value>45</value>
      </interrupt>
      <interrupt>
        <name>USB0_EHCI</name>
        <value>46</value>
      </interrupt>
      <interrupt>
        <name>USB0_OHCI</name>
        <value>47</value>
      </interrupt>
    </peripheral>

    <peripheral>
      <name>USB1</name>
      <description>USB2.0 HOST</description>
      <groupName>Interfaces</groupName>
      <baseAddress>0x04200000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x100000</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>USB1_EHCI</name>
        <value>49</value>
      </interrupt>
      <interrupt>
        <name>USB1_OHCI</name>
        <value>50</value>
      </interrupt>
      <registers>
        <register>
          <name>E_CAPLENGTH</name>
          <description>EHCI Capability Register Length Register</description>
          <addressOffset>0x0000</addressOffset>
        </register>
        <register>
          <name>E_HCIVERSION</name>
          <description>EHCI Host Interface Version Number Register</description>
          <addressOffset>0x0002</addressOffset>
        </register>
        <register>
          <name>E_HCSPARAMS</name>
          <description>EHCI Host Control Structural Parameter Register</description>
          <addressOffset>0x0004</addressOffset>
        </register>
        <register>
          <name>E_HCCPARAMS</name>
          <description>EHCI Host Control Capability Parameter Register</description>
          <addressOffset>0x0008</addressOffset>
        </register>
        <register>
          <name>E_HCSPPORTROUTE</name>
          <description>EHCI Companion Port Route Description</description>
          <addressOffset>0x000C</addressOffset>
        </register>
        <register>
          <name>E_USBCMD</name>
          <description>EHCI USB Command Register</description>
          <addressOffset>0x0010</addressOffset>
        </register>
        <register>
          <name>E_USBSTS</name>
          <description>EHCI USB Status Register</description>
          <addressOffset>0x0014</addressOffset>
        </register>
        <register>
          <name>E_USBINTR</name>
          <description>EHCI USB Interrupt Enable Register</description>
          <addressOffset>0x0018</addressOffset>
        </register>
        <register>
          <name>E_FRINDEX</name>
          <description>EHCI USB Frame Index Register</description>
          <addressOffset>0x001C</addressOffset>
        </register>
        <register>
          <name>E_CTRLDSSEGMENT</name>
          <description>EHCI 4G Segment Selector Register</description>
          <addressOffset>0x0020</addressOffset>
        </register>
        <register>
          <name>E_PERIODICLISTBASE</name>
          <description>EHCI Frame List Base Address Register</description>
          <addressOffset>0x0024</addressOffset>
        </register>
        <register>
          <name>E_ASYNCLISTADDR</name>
          <description>EHCI Next Asynchronous List Address Register</description>
          <addressOffset>0x0028</addressOffset>
        </register>
        <register>
          <name>E_CONFIGFLAG</name>
          <description>EHCI Configured Flag Register</description>
          <addressOffset>0x0050</addressOffset>
        </register>
        <register>
          <name>E_PORTSC</name>
          <description>EHCI Port Status/Control Register</description>
          <addressOffset>0x0054</addressOffset>
        </register>
        <register>
          <name>O_HcControl</name>
          <description>OHCI Control Register</description>
          <addressOffset>0x0404</addressOffset>
        </register>
        <register>
          <name>O_HcCommandStatus</name>
          <description>OHCI Command Status Register</description>
          <addressOffset>0x0408</addressOffset>
        </register>
        <register>
          <name>O_HcInterruptStatus</name>
          <description>OHCI Interrupt Status Register</description>
          <addressOffset>0x040C</addressOffset>
        </register>
        <register>
          <name>O_HcInterruptEnable</name>
          <description>OHCI Interrupt Enable Register</description>
          <addressOffset>0x0410</addressOffset>
        </register>
        <register>
          <name>O_HcInterruptDisable</name>
          <description>OHCI Interrupt Disable Register</description>
          <addressOffset>0x0414</addressOffset>
        </register>
        <register>
          <name>O_HcHCCA</name>
          <description>OHCI HCCA Base</description>
          <addressOffset>0x0418</addressOffset>
        </register>
        <register>
          <name>O_HcPeriodCurrentED</name>
          <description>OHCI Period Current ED Base</description>
          <addressOffset>0x041C</addressOffset>
        </register>
        <register>
          <name>O_HcControlHeadED</name>
          <description>OHCI Control Head ED Base</description>
          <addressOffset>0x0420</addressOffset>
        </register>
        <register>
          <name>O_HcControlCurrentED</name>
          <description>OHCI Control Current ED Base</description>
          <addressOffset>0x0424</addressOffset>
        </register>
        <register>
          <name>O_HcBulkHeadED</name>
          <description>OHCI Bulk Head ED Base</description>
          <addressOffset>0x0428</addressOffset>
        </register>
        <register>
          <name>O_HcBulkCurrentED</name>
          <description>OHCI Bulk Current ED Base</description>
          <addressOffset>0x042C</addressOffset>
        </register>
        <register>
          <name>O_HcDoneHead</name>
          <description>OHCI Done Head Base</description>
          <addressOffset>0x0430</addressOffset>
        </register>
        <register>
          <name>O_HcFmInterval</name>
          <description>OHCI Frame Interval Register</description>
          <addressOffset>0x0434</addressOffset>
        </register>
        <register>
          <name>O_HcFmRemaining</name>
          <description>OHCI Frame Remaining Register</description>
          <addressOffset>0x0438</addressOffset>
        </register>
        <register>
          <name>O_HcFmNumber</name>
          <description>OHCI Frame Number Register</description>
          <addressOffset>0x043C</addressOffset>
        </register>
        <register>
          <name>O_HcPerioddicStart</name>
          <description>OHCI Periodic Start Register</description>
          <addressOffset>0x0440</addressOffset>
        </register>
        <register>
          <name>O_HcLSThreshold</name>
          <description>OHCI LS Threshold Register</description>
          <addressOffset>0x0444</addressOffset>
        </register>
        <register>
          <name>O_HcRhDescriptorA</name>
          <description>OHCI Root Hub Descriptor Register A</description>
          <addressOffset>0x0448</addressOffset>
        </register>
        <register>
          <name>O_HcRhDesriptorB</name>
          <description>OHCI Root Hub Descriptor Register B</description>
          <addressOffset>0x044C</addressOffset>
        </register>
        <register>
          <name>O_HcRhStatus</name>
          <description>OHCI Root Hub Status Register</description>
          <addressOffset>0x0450</addressOffset>
        </register>
        <register>
          <name>O_HcRhPortStatus</name>
          <description>OHCI Root Hub Port Status Register</description>
          <addressOffset>0x0454</addressOffset>
        </register>
        <register>
          <name>HCI_Interface</name>
          <description>HCI Interface Register</description>
          <addressOffset>0x0800</addressOffset>
        </register>
        <register>
          <name>HCI_CTRL3</name>
          <description>HCI Control Register</description>
          <addressOffset>0x0808</addressOffset>
        </register>
        <register>
          <name>PHY_Control</name>
          <description>PHY Control Register</description>
          <addressOffset>0x0810</addressOffset>
        </register>
        <register>
          <name>PHY_STATUS</name>
          <description>PHY Status Register</description>
          <addressOffset>0x0824</addressOffset>
        </register>
        <register>
          <name>HCI_SIE_PORT_DISABLE_CONTROL</name>
          <description>HCI SIE Port Disable Control Register</description>
          <addressOffset>0x0828</addressOffset>
        </register>
      </registers>
    </peripheral>

    <peripheral>
      <name>GPIO</name>
      <description>Gerneral Purpose Input/Output</description>
      <groupName>Interfaces</groupName>
      <baseAddress>0x02000000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x800</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>GPIOB_NS</name>
        <value>85</value>
      </interrupt>
      <interrupt>
        <name>GPIOC_NS</name>
        <value>87</value>
      </interrupt>
      <interrupt>
        <name>GPIOD_NS</name>
        <value>89</value>
      </interrupt>
      <interrupt>
        <name>GPIOE_NS</name>
        <value>91</value>
      </interrupt>
      <interrupt>
        <name>GPIOF_NS</name>
        <value>93</value>
      </interrupt>
      <registers>
        <register>
          <name>pb_cfg0</name>
          <description>PB Configure Register 0</description>
          <addressOffset>0x0030</addressOffset>
          <fields>
            <field>
              <name>pb7_select</name>
              <bitRange>[31:28]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>input</name>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>output</name>
                  <value>0b0001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>lcd0_d17</name>
                  <value>0b0010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>i2_s2_mclk</name>
                  <value>0b0011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>twi3_sda</name>
                  <value>0b0100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ir_rx</name>
                  <value>0b0101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>lcd0_d23</name>
                  <value>0b0110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>uart3_rx</name>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>cpubist1</name>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>reserved</name>
                  <value>0b1001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pb_eint7</name>
                  <value>0b1110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>io_disable</name>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>

            <field>
              <name>pb6_select</name>
              <bitRange>[27:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>input</name>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>output</name>
                  <value>0b0001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>lcd0_d16</name>
                  <value>0b0010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>i2_s2_lrck</name>
                  <value>0b0011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>twi3_sck</name>
                  <value>0b0100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pwm1</name>
                  <value>0b0101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>lcd0_d22</name>
                  <value>0b0110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>uart3_tx</name>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>cpubist0</name>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>reserved</name>
                  <value>0b1001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pb_eint6</name>
                  <value>0b1110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>io_disable</name>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>

            <field>
              <name>pb5_select</name>
              <bitRange>[23:20]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>input</name>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>output</name>
                  <value>0b0001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>lcd0_d9</name>
                  <value>0b0010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>i2_s2_bclk</name>
                  <value>0b0011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>twi1_sda</name>
                  <value>0b0100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pwm0</name>
                  <value>0b0101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>lcd0_d21</name>
                  <value>0b0110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>uart5_rx</name>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>reserved</name>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>reserved</name>
                  <value>0b1001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pb_eint5</name>
                  <value>0b1110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>io_disable</name>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>

            <field>
              <name>pb4_select</name>
              <bitRange>[19:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>input</name>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>output</name>
                  <value>0b0001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>lcd0_d8</name>
                  <value>0b0010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>i2_s2_dout0</name>
                  <value>0b0011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>twi1_sck</name>
                  <value>0b0100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>i2_s2_din1</name>
                  <value>0b0101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>lcd0_d20</name>
                  <value>0b0110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>uart5_tx</name>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>reserved</name>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>reserved</name>
                  <value>0b1001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pb_eint4</name>
                  <value>0b1110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>io_disable</name>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>

            <field>
              <name>pb3_select</name>
              <bitRange>[15:12]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>input</name>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>output</name>
                  <value>0b0001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>lcd0_d1</name>
                  <value>0b0010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>i2_s2_dout1</name>
                  <value>0b0011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>twi0_sck</name>
                  <value>0b0100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>i2_s2_din0</name>
                  <value>0b0101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>lcd0_d19</name>
                  <value>0b0110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>uart4_rx</name>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>reserved</name>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>reserved</name>
                  <value>0b1001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pb_eint3</name>
                  <value>0b1110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>io_disable</name>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>

            <field>
              <name>pb2_select</name>
              <bitRange>[11:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>input</name>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>output</name>
                  <value>0b0001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>lcd0_d0</name>
                  <value>0b0010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>i2_s2_dout2</name>
                  <value>0b0011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>twi0_sda</name>
                  <value>0b0100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>i2_s2_din2</name>
                  <value>0b0101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>lcd0_d18</name>
                  <value>0b0110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>uart4_tx</name>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>reserved</name>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>reserved</name>
                  <value>0b1001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pb_eint2</name>
                  <value>0b1110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>io_disable</name>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>

            <field>
              <name>pb1_select</name>
              <bitRange>[7:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>input</name>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>output</name>
                  <value>0b0001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pwm4</name>
                  <value>0b0010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>i2_s2_dout3</name>
                  <value>0b0011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>twi2_sda</name>
                  <value>0b0100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>i2_s2_din3</name>
                  <value>0b0101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>uart0_rx</name>
                  <value>0b0110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>uart2_rx</name>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ir_rx</name>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>reserved</name>
                  <value>0b1001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pb_eint1</name>
                  <value>0b1110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>io_disable</name>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>

            <field>
              <name>pb0_select</name>
              <bitRange>[3:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>input</name>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>output</name>
                  <value>0b0001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pwm3</name>
                  <value>0b0010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ir_tx</name>
                  <value>0b0011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>twi2_sck</name>
                  <value>0b0100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>spi1_wp__dbi_te</name>
                  <value>0b0101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>uart0_tx</name>
                  <value>0b0110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>uart2_tx</name>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>owa_out</name>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>reserved</name>
                  <value>0b1001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pb_eint0</name>
                  <value>0b1110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>io_disable</name>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pb_cfg1</name>
          <description>PB Configure Register 1</description>
          <addressOffset>0x0034</addressOffset>
          <fields>
            <field>
              <name>pb12_select</name>
              <bitRange>[19:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>input</name>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>output</name>
                  <value>0b0001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>dmic_clk</name>
                  <value>0b0010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pwm0</name>
                  <value>0b0011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>owa_in</name>
                  <value>0b0100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>spi1_cs__dbi_csx</name>
                  <value>0b0101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>clk_fanout2</name>
                  <value>0b0110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ir_rx</name>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>reserved</name>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>reserved</name>
                  <value>0b1001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pb_eint12</name>
                  <value>0b1110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>io_disable</name>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>

            <field>
              <name>pb11_select</name>
              <bitRange>[15:12]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>input</name>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>output</name>
                  <value>0b0001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>dmic_data0</name>
                  <value>0b0010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pwm2</name>
                  <value>0b0011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>twi0_sda</name>
                  <value>0b0100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>spi1_clk__dbi_sclk</name>
                  <value>0b0101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>clk_fanout1</name>
                  <value>0b0110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>uart1_cts</name>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>reserved</name>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>reserved</name>
                  <value>0b1001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pb_eint11</name>
                  <value>0b1110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>io_disable</name>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>

            <field>
              <name>pb10_select</name>
              <bitRange>[11:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>input</name>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>output</name>
                  <value>0b0001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>dmic_data1</name>
                  <value>0b0010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pwm7</name>
                  <value>0b0011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>twi0_sck</name>
                  <value>0b0100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>spi1_mosi__dbi_sdo</name>
                  <value>0b0101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>clk_fanout0</name>
                  <value>0b0110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>uart1_rts</name>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>reserved</name>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>reserved</name>
                  <value>0b1001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pb_eint10</name>
                  <value>0b1110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>io_disable</name>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>

            <field>
              <name>pb9_select</name>
              <bitRange>[7:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>input</name>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>output</name>
                  <value>0b0001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>dmic_data2</name>
                  <value>0b0010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pwm6</name>
                  <value>0b0011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>twi2_sda</name>
                  <value>0b0100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>spi1_miso__dbi_sdi__dbi_te__dbi_dcx</name>
                  <value>0b0101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>uart0_rx</name>
                  <value>0b0110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>uart1_rx</name>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>reserved</name>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>reserved</name>
                  <value>0b1001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pb_eint9</name>
                  <value>0b1110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>io_disable</name>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>

            <field>
              <name>pb8_select</name>
              <bitRange>[3:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>input</name>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>output</name>
                  <value>0b0001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>dmic_data3</name>
                  <value>0b0010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pwm5</name>
                  <value>0b0011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>twi2_sck</name>
                  <value>0b0100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>spi1_hold_dbi_dcx_dbi_wrx</name>
                  <value>0b0101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>uart0_tx</name>
                  <value>0b0110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>uart1_tx</name>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>reserved</name>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>reserved</name>
                  <value>0b1001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pb_eint8</name>
                  <value>0b1110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>io_disable</name>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pb_dat</name>
          <description>PB Data Register</description>
          <addressOffset>0x0040</addressOffset>
          <fields>
            <field>
              <name>pb_dat</name>
              <bitRange>[12:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>pb_drv0</name>
          <description>PB Multi_Driving Register 0</description>
          <addressOffset>0x0044</addressOffset>
          <fields>
            <field>
              <name>pb7_drv</name>
              <bitRange>[29:28]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>L0</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L1</name>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L2</name>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L3</name>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pb6_drv</name>
              <bitRange>[25:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>L0</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L1</name>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L2</name>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L3</name>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pb5_drv</name>
              <bitRange>[21:20]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>L0</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L1</name>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L2</name>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L3</name>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pb4_drv</name>
              <bitRange>[17:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>L0</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L1</name>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L2</name>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L3</name>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pb3_drv</name>
              <bitRange>[13:12]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>L0</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L1</name>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L2</name>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L3</name>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pb2_drv</name>
              <bitRange>[9:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>L0</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L1</name>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L2</name>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L3</name>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pb1_drv</name>
              <bitRange>[5:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>L0</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L1</name>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L2</name>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L3</name>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pb0_drv</name>
              <bitRange>[1:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>L0</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L1</name>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L2</name>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L3</name>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pb_drv1</name>
          <description>PB Multi_Driving Register 1</description>
          <addressOffset>0x0048</addressOffset>
          <fields>
            <field>
              <name>pb12_drv</name>
              <bitRange>[17:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>L0</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L1</name>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L2</name>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L3</name>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pb11_drv</name>
              <bitRange>[13:12]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>L0</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L1</name>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L2</name>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L3</name>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pb10_drv</name>
              <bitRange>[9:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>L0</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L1</name>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L2</name>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L3</name>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pb9_drv</name>
              <bitRange>[5:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>L0</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L1</name>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L2</name>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L3</name>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pb8_drv</name>
              <bitRange>[1:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>L0</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L1</name>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L2</name>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L3</name>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pb_pull0</name>
          <description>PB Pull Register 0</description>
          <addressOffset>0x0054</addressOffset>
          <fields>
            <field>
              <name>pb12_pull</name>
              <bitRange>[25:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_up</name>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_down</name>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>reserved</name>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pb11_pull</name>
              <bitRange>[23:22]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_up</name>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_down</name>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>reserved</name>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pb10_pull</name>
              <bitRange>[21:20]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_up</name>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_down</name>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>reserved</name>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pb9_pull</name>
              <bitRange>[19:18]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_up</name>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_down</name>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>reserved</name>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pb8_pull</name>
              <bitRange>[17:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_up</name>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_down</name>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>reserved</name>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pb7_pull</name>
              <bitRange>[15:14]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_up</name>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_down</name>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>reserved</name>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pb6_pull</name>
              <bitRange>[13:12]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_up</name>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_down</name>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>reserved</name>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pb5_pull</name>
              <bitRange>[11:10]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_up</name>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_down</name>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>reserved</name>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pb4_pull</name>
              <bitRange>[9:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_up</name>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_down</name>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>reserved</name>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pb3_pull</name>
              <bitRange>[7:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_up</name>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_down</name>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>reserved</name>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pb2_pull</name>
              <bitRange>[5:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_up</name>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_down</name>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>reserved</name>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pb1_pull</name>
              <bitRange>[3:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_up</name>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_down</name>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>reserved</name>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pb0_pull</name>
              <bitRange>[1:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_up</name>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_down</name>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>reserved</name>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>

        <register>
          <name>pc_cfg0</name>
          <description>PC Configure Register 0</description>
          <addressOffset>0x0060</addressOffset>
        </register>
        <register>
          <name>pc_dat</name>
          <description>PC Data Register</description>
          <addressOffset>0x0070</addressOffset>
        </register>
        <register>
          <name>pc_drv0</name>
          <description>PC Multi_Driving Register 0</description>
          <addressOffset>0x0074</addressOffset>
        </register>
        <register>
          <name>pc_pull0</name>
          <description>PC Pull Register 0</description>
          <addressOffset>0x0084</addressOffset>
        </register>

        <register>
          <name>pd_cfg0</name>
          <description>PD Configure Register 0</description>
          <addressOffset>0x0090</addressOffset>
        </register>
        <register>
          <name>pd_cfg1</name>
          <description>PD Configure Register 1</description>
          <addressOffset>0x0094</addressOffset>
        </register>
        <register>
          <name>pd_cfg2</name>
          <description>PD Configure Register 2</description>
          <addressOffset>0x0098</addressOffset>
        </register>
        <register>
          <name>pd_dat</name>
          <description>PD Data Register</description>
          <addressOffset>0x00A0</addressOffset>
          <fields>
            <field>
              <name>pd_dat</name>
              <bitRange>[22:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>pd_drv0</name>
          <description>PD Multi_Driving Register 0</description>
          <addressOffset>0x00A4</addressOffset>
          <fields>
            <field>
              <name>pd7_drv</name>
              <bitRange>[29:28]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>L0</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L1</name>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L2</name>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L3</name>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd6_drv</name>
              <bitRange>[25:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>L0</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L1</name>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L2</name>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L3</name>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd5_drv</name>
              <bitRange>[21:20]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>L0</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L1</name>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L2</name>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L3</name>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd4_drv</name>
              <bitRange>[17:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>L0</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L1</name>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L2</name>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L3</name>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd3_drv</name>
              <bitRange>[13:12]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>L0</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L1</name>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L2</name>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L3</name>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd2_drv</name>
              <bitRange>[9:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>L0</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L1</name>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L2</name>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L3</name>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd1_drv</name>
              <bitRange>[5:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>L0</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L1</name>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L2</name>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L3</name>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd0_drv</name>
              <bitRange>[1:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>L0</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L1</name>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L2</name>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L3</name>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pd_drv1</name>
          <description>PD Multi_Driving Register 1</description>
          <addressOffset>0x00A8</addressOffset>
          <fields>
            <field>
              <name>pd15_drv</name>
              <bitRange>[29:28]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>L0</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L1</name>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L2</name>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L3</name>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd14_drv</name>
              <bitRange>[25:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>L0</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L1</name>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L2</name>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L3</name>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd13_drv</name>
              <bitRange>[21:20]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>L0</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L1</name>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L2</name>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L3</name>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd12_drv</name>
              <bitRange>[17:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>L0</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L1</name>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L2</name>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L3</name>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd11_drv</name>
              <bitRange>[13:12]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>L0</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L1</name>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L2</name>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L3</name>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd10_drv</name>
              <bitRange>[9:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>L0</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L1</name>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L2</name>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L3</name>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd9_drv</name>
              <bitRange>[5:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>L0</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L1</name>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L2</name>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L3</name>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd8_drv</name>
              <bitRange>[1:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>L0</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L1</name>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L2</name>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L3</name>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pd_drv2</name>
          <description>PD Multi_Driving Register 2</description>
          <addressOffset>0x00AC</addressOffset>
          <fields>
            <field>
              <name>pd22_drv</name>
              <bitRange>[25:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>L0</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L1</name>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L2</name>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L3</name>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd21_drv</name>
              <bitRange>[21:20]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>L0</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L1</name>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L2</name>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L3</name>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd20_drv</name>
              <bitRange>[17:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>L0</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L1</name>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L2</name>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L3</name>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd19_drv</name>
              <bitRange>[13:12]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>L0</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L1</name>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L2</name>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L3</name>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd18_drv</name>
              <bitRange>[9:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>L0</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L1</name>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L2</name>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L3</name>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd17_drv</name>
              <bitRange>[5:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>L0</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L1</name>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L2</name>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L3</name>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd16_drv</name>
              <bitRange>[1:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>L0</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L1</name>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L2</name>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>L3</name>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pd_pull0</name>
          <description>PD Pull Register 0</description>
          <addressOffset>0x00B4</addressOffset>
          <fields>
            <field>
              <name>pd15_pull</name>
              <bitRange>[31:30]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_up</name>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_down</name>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>reserved</name>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd14_pull</name>
              <bitRange>[29:28]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_up</name>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_down</name>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>reserved</name>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd13_pull</name>
              <bitRange>[27:26]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_up</name>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_down</name>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>reserved</name>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd12_pull</name>
              <bitRange>[25:24]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_up</name>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_down</name>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>reserved</name>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd11_pull</name>
              <bitRange>[23:22]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_up</name>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_down</name>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>reserved</name>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd10_pull</name>
              <bitRange>[21:20]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_up</name>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_down</name>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>reserved</name>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd9_pull</name>
              <bitRange>[19:18]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_up</name>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_down</name>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>reserved</name>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd8_pull</name>
              <bitRange>[17:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_up</name>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_down</name>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>reserved</name>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd7_pull</name>
              <bitRange>[15:14]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_up</name>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_down</name>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>reserved</name>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd6_pull</name>
              <bitRange>[13:12]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_up</name>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_down</name>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>reserved</name>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd5_pull</name>
              <bitRange>[11:10]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_up</name>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_down</name>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>reserved</name>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd4_pull</name>
              <bitRange>[9:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_up</name>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_down</name>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>reserved</name>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd3_pull</name>
              <bitRange>[7:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_up</name>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_down</name>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>reserved</name>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd2_pull</name>
              <bitRange>[5:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_up</name>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_down</name>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>reserved</name>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd1_pull</name>
              <bitRange>[3:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_up</name>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_down</name>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>reserved</name>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd0_pull</name>
              <bitRange>[1:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_up</name>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_down</name>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>reserved</name>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>pd_pull1</name>
          <description>PD Pull Register 1</description>
          <addressOffset>0x00B8</addressOffset>
          <fields>
            <field>
              <name>pd22_pull</name>
              <bitRange>[13:12]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_up</name>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_down</name>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>reserved</name>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd21_pull</name>
              <bitRange>[11:10]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_up</name>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_down</name>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>reserved</name>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd20_pull</name>
              <bitRange>[9:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_up</name>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_down</name>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>reserved</name>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd19_pull</name>
              <bitRange>[7:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_up</name>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_down</name>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>reserved</name>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd18_pull</name>
              <bitRange>[5:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_up</name>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_down</name>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>reserved</name>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd17_pull</name>
              <bitRange>[3:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_up</name>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_down</name>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>reserved</name>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd16_pull</name>
              <bitRange>[1:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disable</name>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_up</name>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_down</name>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>reserved</name>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>

        <register>
          <name>pe_cfg0</name>
          <description>PE Configure Register 0</description>
          <addressOffset>0x00C0</addressOffset>
        </register>
        <register>
          <name>pe_cfg1</name>
          <description>PE Configure Register 1</description>
          <addressOffset>0x00C4</addressOffset>
        </register>
        <register>
          <name>pe_dat</name>
          <description>PE Data Register</description>
          <addressOffset>0x00D0</addressOffset>
        </register>
        <register>
          <name>pe_drv0</name>
          <description>PE Multi_Driving Register 0</description>
          <addressOffset>0x00D4</addressOffset>
        </register>
        <register>
          <name>pe_drv1</name>
          <description>PE Multi_Driving Register 1</description>
          <addressOffset>0x00D8</addressOffset>
        </register>
        <register>
          <name>pe_pull0</name>
          <description>PE Pull Register 0</description>
          <addressOffset>0x00E4</addressOffset>
        </register>

        <register>
          <name>pf_cfg0</name>
          <description>PF Configure Register 0</description>
          <addressOffset>0x00F0</addressOffset>
        </register>
        <register>
          <name>pf_dat</name>
          <description>PF Data Register</description>
          <addressOffset>0x0100</addressOffset>
        </register>
        <register>
          <name>pf_drv0</name>
          <description>PF Multi_Driving Register 0</description>
          <addressOffset>0x0104</addressOffset>
        </register>
        <register>
          <name>pf_pull0</name>
          <description>PF Pull Register 0</description>
          <addressOffset>0x0114</addressOffset>
        </register>

        <register>
          <name>pg_cfg0</name>
          <description>PG Configure Register 0</description>
          <addressOffset>0x0120</addressOffset>
        </register>
        <register>
          <name>pg_cfg1</name>
          <description>PG Configure Register 1</description>
          <addressOffset>0x0124</addressOffset>
        </register>
        <register>
          <name>pg_cfg2</name>
          <description>PG Configure Register 2</description>
          <addressOffset>0x0128</addressOffset>
        </register>
        <register>
          <name>pg_dat</name>
          <description>PG Data Register</description>
          <addressOffset>0x0130</addressOffset>
        </register>
        <register>
          <name>pg_drv0</name>
          <description>PG Multi_Driving Register 0</description>
          <addressOffset>0x0134</addressOffset>
        </register>
        <register>
          <name>pg_drv1</name>
          <description>PG Multi_Driving Register 1</description>
          <addressOffset>0x0138</addressOffset>
        </register>
        <register>
          <name>pg_drv2</name>
          <description>PG Multi_Driving Register 2</description>
          <addressOffset>0x013C</addressOffset>
        </register>
        <register>
          <name>pg_pull0</name>
          <description>PG Pull Register 0</description>
          <addressOffset>0x0144</addressOffset>
        </register>
        <register>
          <name>pg_pull1</name>
          <description>PG Pull Register 1</description>
          <addressOffset>0x0148</addressOffset>
        </register>

        <register>
          <name>pb_eint_cfg0</name>
          <description>PB External Interrupt Configure Register 0</description>
          <addressOffset>0x0220</addressOffset>
        </register>
        <register>
          <name>pb_eint_cfg1</name>
          <description>PB External Interrupt Configure Register 1</description>
          <addressOffset>0x0224</addressOffset>
        </register>
        <register>
          <name>pb_eint_ctl</name>
          <description>PB External Interrupt Control Register</description>
          <addressOffset>0x0230</addressOffset>
        </register>
        <register>
          <name>pb_eint_status</name>
          <description>PB External Interrupt Status Register</description>
          <addressOffset>0x0234</addressOffset>
        </register>
        <register>
          <name>pb_eint_deb</name>
          <description>PB External Interrupt Debounce Register</description>
          <addressOffset>0x0238</addressOffset>
        </register>

        <register>
          <name>pc_eint_cfg0</name>
          <description>PC External Interrupt Configure Register 0</description>
          <addressOffset>0x0240</addressOffset>
        </register>
        <register>
          <name>pc_eint_ctl</name>
          <description>PC External Interrupt Control Register</description>
          <addressOffset>0x0250</addressOffset>
        </register>
        <register>
          <name>pc_eint_status</name>
          <description>PC External Interrupt Status Register</description>
          <addressOffset>0x0254</addressOffset>
        </register>
        <register>
          <name>pc_eint_deb</name>
          <description>PC External Interrupt Debounce Register</description>
          <addressOffset>0x0258</addressOffset>
        </register>

        <register>
          <name>pd_eint_cfg0</name>
          <description>PD External Interrupt Configure Register 0</description>
          <addressOffset>0x0260</addressOffset>
        </register>
        <register>
          <name>pd_eint_cfg1</name>
          <description>PD External Interrupt Configure Register 1</description>
          <addressOffset>0x0264</addressOffset>
        </register>
        <register>
          <name>pd_eint_cfg2</name>
          <description>PD External Interrupt Configure Register 2</description>
          <addressOffset>0x0268</addressOffset>
        </register>
        <register>
          <name>pd_eint_ctl</name>
          <description>PD External Interrupt Control Register</description>
          <addressOffset>0x0270</addressOffset>
        </register>
        <register>
          <name>pd_eint_status</name>
          <description>PD External Interrupt Status Register</description>
          <addressOffset>0x0274</addressOffset>
        </register>
        <register>
          <name>pd_eint_deb</name>
          <description>PD External Interrupt Debounce Register</description>
          <addressOffset>0x0278</addressOffset>
        </register>

        <register>
          <name>pe_eint_cfg0</name>
          <description>PE External Interrupt Configure Register 0</description>
          <addressOffset>0x0280</addressOffset>
        </register>
        <register>
          <name>pe_eint_cfg1</name>
          <description>PE External Interrupt Configure Register 1</description>
          <addressOffset>0x0284</addressOffset>
        </register>
        <register>
          <name>pe_eint_cfg2</name>
          <description>PE External Interrupt Configure Register 2</description>
          <addressOffset>0x0288</addressOffset>
        </register>
        <register>
          <name>pe_eint_ctl</name>
          <description>PE External Interrupt Control Register</description>
          <addressOffset>0x0290</addressOffset>
        </register>
        <register>
          <name>pe_eint_status</name>
          <description>PE External Interrupt Status Register</description>
          <addressOffset>0x0294</addressOffset>
        </register>
        <register>
          <name>pe_eint_deb</name>
          <description>PE External Interrupt Debounce Register</description>
          <addressOffset>0x0298</addressOffset>
        </register>

        <register>
          <name>pf_eint_cfg0</name>
          <description>PF External Interrupt Configure Register 0</description>
          <addressOffset>0x02A0</addressOffset>
        </register>
        <register>
          <name>pf_eint_ctl</name>
          <description>PF External Interrupt Control Register</description>
          <addressOffset>0x02B0</addressOffset>
        </register>
        <register>
          <name>pf_eint_status</name>
          <description>PF External Interrupt Status Register</description>
          <addressOffset>0x02B4</addressOffset>
        </register>
        <register>
          <name>pf_eint_deb</name>
          <description>PF External Interrupt Debounce Register</description>
          <addressOffset>0x02B8</addressOffset>
        </register>

        <register>
          <name>pg_eint_cfg0</name>
          <description>PG External Interrupt Configure Register 0</description>
          <addressOffset>0x02C0</addressOffset>
        </register>
        <register>
          <name>pg_eint_cfg1</name>
          <description>PG External Interrupt Configure Register 1</description>
          <addressOffset>0x02C4</addressOffset>
        </register>
        <register>
          <name>pg_eint_cfg2</name>
          <description>PG External Interrupt Configure Register 2</description>
          <addressOffset>0x02C8</addressOffset>
        </register>
        <register>
          <name>pg_eint_ctl</name>
          <description>PG External Interrupt Control Register</description>
          <addressOffset>0x02D0</addressOffset>
        </register>
        <register>
          <name>pg_eint_status</name>
          <description>PG External Interrupt Status Register</description>
          <addressOffset>0x02D4</addressOffset>
        </register>
        <register>
          <name>pg_eint_deb</name>
          <description>PG External Interrupt Debounce Register</description>
          <addressOffset>0x02D8</addressOffset>
        </register>

        <register>
          <name>pio_pow_mod_sel</name>
          <description>PIO Group Withstand Voltage Mode Select Register</description>
          <addressOffset>0x0340</addressOffset>
        </register>
        <register>
          <name>pio_pow_ms_ctl</name>
          <description>PIO Group Withstand Voltage Mode Select Control Register</description>
          <addressOffset>0x0344</addressOffset>
        </register>
        <register>
          <name>pio_pow_val</name>
          <description>PIO Group Power Value Register</description>
          <addressOffset>0x0348</addressOffset>
        </register>
        <register>
          <name>pio_pow_vol_sel_ctl</name>
          <description>PIO Group Power Voltage Select Control Register</description>
          <addressOffset>0x0350</addressOffset>
        </register>
      </registers>
    </peripheral>

    <peripheral>
      <name>GPADC</name>
      <description>General Purpose ADC</description>
      <groupName>Interfaces</groupName>
      <baseAddress>0x02009000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x400</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>GPADC</name>
        <value>73</value>
      </interrupt>
      <registers>
        <register>
          <name>GP_SR_CON</name>
          <description>GPADC Sample Rate Configure Register</description>
          <addressOffset>0x0000</addressOffset>
        </register>
        <register>
          <name>GP_CTRL</name>
          <description>GPADC Control Register</description>
          <addressOffset>0x0004</addressOffset>
        </register>
        <register>
          <name>GP_CS_EN</name>
          <description>GPADC Compare and Select Enable Register</description>
          <addressOffset>0x0008</addressOffset>
        </register>
        <register>
          <name>GP_FIFO_INTC</name>
          <description>GPADC FIFO Interrupt Control Register</description>
          <addressOffset>0x000C</addressOffset>
        </register>
        <register>
          <name>GP_FIFO_INTS</name>
          <description>GPADC FIFO Interrupt Status Register</description>
          <addressOffset>0x0010</addressOffset>
        </register>
        <register>
          <name>GP_FIFO_DATA</name>
          <description>GPADC FIFO Data Register</description>
          <addressOffset>0x0014</addressOffset>
        </register>
        <register>
          <name>GP_CDATA</name>
          <description>GPADC Calibration Data Register</description>
          <addressOffset>0x0018</addressOffset>
        </register>
        <register>
          <name>GP_DATAL_INTC</name>
          <description>GPADC Data Low Interrupt Configure Register</description>
          <addressOffset>0x0020</addressOffset>
        </register>
        <register>
          <name>GP_DATAH_INTC</name>
          <description>GPADC Data High Interrupt Configure Register</description>
          <addressOffset>0x0024</addressOffset>
        </register>
        <register>
          <name>GP_DATA_INTC</name>
          <description>GPADC Data Interrupt Configure Register</description>
          <addressOffset>0x0028</addressOffset>
        </register>
        <register>
          <name>GP_DATAL_INTS</name>
          <description>GPADC Data Low Interrupt Status Register</description>
          <addressOffset>0x0030</addressOffset>
        </register>
        <register>
          <name>GP_DATAH_INTS</name>
          <description>GPADC Data High Interrupt Status Register</description>
          <addressOffset>0x0034</addressOffset>
        </register>
        <register>
          <name>GP_DATA_INTS</name>
          <description>GPADC Data Interrupt Status Register</description>
          <addressOffset>0x0038</addressOffset>
        </register>
        <register>
          <name>GP_CH0_CMP_DATA</name>
          <description>GPADC CH0 Compare Data Register</description>
          <addressOffset>0x0040</addressOffset>
        </register>
        <register>
          <name>GP_CH1_CMP_DATA</name>
          <description>GPADC CH1 Compare Data Register</description>
          <addressOffset>0x0044</addressOffset>
        </register>
        <register>
          <name>GP_CH0_DATA</name>
          <description>GPADC CH0 Data Register</description>
          <addressOffset>0x0080</addressOffset>
        </register>
        <register>
          <name>GP_CH1_DATA</name>
          <description>GPADC CH1 Data Register</description>
          <addressOffset>0x0084</addressOffset>
        </register>
      </registers>
    </peripheral>

    <peripheral>
      <name>TPADC</name>
      <description>Touch Panel ADC</description>
      <groupName>Interfaces</groupName>
      <baseAddress>0x02009C00</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x400</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>TPADC</name>
        <value>78</value>
      </interrupt>
      <registers>
        <register>
          <name>TP_CTRL0</name>
          <description>TP Control Register 0</description>
          <addressOffset>0x0000</addressOffset>
        </register>
        <register>
          <name>TP_CTRL1</name>
          <description>TP Control Register 1</description>
          <addressOffset>0x0004</addressOffset>
        </register>
        <register>
          <name>TP_CTRL2</name>
          <description>TP Control Register 2</description>
          <addressOffset>0x0008</addressOffset>
        </register>
        <register>
          <name>TP_CTRL3</name>
          <description>TP Control Register 3</description>
          <addressOffset>0x000C</addressOffset>
        </register>
        <register>
          <name>TP_INT_FIFO_CTRL</name>
          <description>TP Interrupt FIFO Control Register</description>
          <addressOffset>0x0010</addressOffset>
        </register>
        <register>
          <name>TP_INT_FIFO_STAT</name>
          <description>TP Interrupt FIFO Status Register</description>
          <addressOffset>0x0014</addressOffset>
        </register>
        <register>
          <name>TP_CALI_DATA</name>
          <description>TP Calibration Data Register</description>
          <addressOffset>0x001C</addressOffset>
        </register>
        <register>
          <name>TP_DATA</name>
          <description>TP Data Register</description>
          <addressOffset>0x0024</addressOffset>
        </register>
      </registers>
    </peripheral>

    <peripheral>
      <name>LRADC</name>
      <description>Low Rate ADC</description>
      <groupName>Interfaces</groupName>
      <baseAddress>0x02009800</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x400</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>LRADC</name>
        <value>77</value>
      </interrupt>
      <registers>
        <register>
          <name>LRADC_CTRL</name>
          <description>LRADC Control Register</description>
          <addressOffset>0x0000</addressOffset>
        </register>
        <register>
          <name>LRADC_INTC</name>
          <description>LRADC Interrupt Control Register</description>
          <addressOffset>0x0004</addressOffset>
        </register>
        <register>
          <name>LRADC_INTS</name>
          <description>LRADC Interrupt Status Register</description>
          <addressOffset>0x0008</addressOffset>
        </register>
        <register>
          <name>LRADC_DATA</name>
          <description>LRADC Data Register</description>
          <addressOffset>0x000C</addressOffset>
        </register>
      </registers>
    </peripheral>

    <peripheral>
      <name>PWM</name>
      <description>Pulse Width Modulation</description>
      <groupName>Interfaces</groupName>
      <baseAddress>0x02000C00</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x400</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>PWM</name>
        <value>34</value>
      </interrupt>
      <registers>
        <register>
          <name>PIER</name>
          <description>PWM IRQ Enable Register</description>
          <addressOffset>0x0000</addressOffset>
        </register>
        <register>
          <name>PISR</name>
          <description>PWM IRQ Status Register</description>
          <addressOffset>0x0004</addressOffset>
        </register>
        <register>
          <name>CIER</name>
          <description>Capture IRQ Enable Register</description>
          <addressOffset>0x0010</addressOffset>
        </register>
        <register>
          <name>CISR</name>
          <description>Capture IRQ Status Register</description>
          <addressOffset>0x0014</addressOffset>
        </register>
        <register>
          <name>PCCR01</name>
          <description>PWM01 Clock Configuration Register</description>
          <addressOffset>0x0020</addressOffset>
        </register>
        <register>
          <name>PCCR23</name>
          <description>PWM23 Clock Configuration Register</description>
          <addressOffset>0x0024</addressOffset>
        </register>
        <register>
          <name>PCCR45</name>
          <description>PWM45 Clock Configuration Register</description>
          <addressOffset>0x0028</addressOffset>
        </register>
        <register>
          <name>PCCR67</name>
          <description>PWM67 Clock Configuration Register</description>
          <addressOffset>0x002C</addressOffset>
        </register>
        <register>
          <name>PCGR</name>
          <description>PWM Clock Gating Register</description>
          <addressOffset>0x0040</addressOffset>
        </register>
        <register>
          <name>PDZCR01</name>
          <description>PWM01 Dead Zone Control Register</description>
          <addressOffset>0x0060</addressOffset>
        </register>
        <register>
          <name>PDZCR23</name>
          <description>PWM23 Dead Zone Control Register</description>
          <addressOffset>0x0064</addressOffset>
        </register>
        <register>
          <name>PDZCR45</name>
          <description>PWM45 Dead Zone Control Register</description>
          <addressOffset>0x0068</addressOffset>
        </register>
        <register>
          <name>PDZCR67</name>
          <description>PWM67 Dead Zone Control Register</description>
          <addressOffset>0x006C</addressOffset>
        </register>
        <register>
          <name>PER</name>
          <description>PWM Enable Register</description>
          <addressOffset>0x0080</addressOffset>
        </register>
        <register>
          <name>PGR0</name>
          <description>PWM Group0 Register</description>
          <addressOffset>0x0090</addressOffset>
        </register>
        <register>
          <name>PGR1</name>
          <description>PWM Group1 Register</description>
          <addressOffset>0x0094</addressOffset>
        </register>
        <register>
          <name>PGR2</name>
          <description>PWM Group2 Register</description>
          <addressOffset>0x0098</addressOffset>
        </register>
        <register>
          <name>PGR3</name>
          <description>PWM Group3 Register</description>
          <addressOffset>0x009C</addressOffset>
        </register>
        <register>
          <name>CER</name>
          <description>Capture Enable Register</description>
          <addressOffset>0x00C0</addressOffset>
        </register>
        <register>
          <dim>8</dim>
          <dimIncrement>0x0020</dimIncrement>
          <name>pcr%s</name>
          <description>PWM Control Register</description>
          <addressOffset>0x0100</addressOffset>
        </register>
        <register>
          <dim>8</dim>
          <dimIncrement>0x0020</dimIncrement>
          <name>ppr%s</name>
          <description>PWM Period Register</description>
          <addressOffset>0x0104</addressOffset>
        </register>
        <register>
          <dim>8</dim>
          <dimIncrement>0x0020</dimIncrement>
          <name>pcntr%s</name>
          <description>PWM Count Register</description>
          <addressOffset>0x0108</addressOffset>
        </register>
        <register>
          <dim>8</dim>
          <dimIncrement>0x0020</dimIncrement>
          <name>ppcntr%s</name>
          <description>PWM Pulse Count Register</description>
          <addressOffset>0x010c</addressOffset>
        </register>
        <register>
          <dim>8</dim>
          <dimIncrement>0x0020</dimIncrement>
          <name>ccr%s</name>
          <description>Capture Control Register</description>
          <addressOffset>0x0110</addressOffset>
        </register>
        <register>
          <dim>8</dim>
          <dimIncrement>0x0020</dimIncrement>
          <name>crlr%s</name>
          <description>Capture Rise Lock Register</description>
          <addressOffset>0x0114</addressOffset>
        </register>
        <register>
          <dim>8</dim>
          <dimIncrement>0x0020</dimIncrement>
          <name>cflr%s</name>
          <description>Capture Fall Lock Register</description>
          <addressOffset>0x0118</addressOffset>
        </register>
      </registers>
    </peripheral>

    <peripheral>
      <name>LEDC</name>
      <description>LEDC</description>
      <groupName>Interfaces</groupName>
      <baseAddress>0x02008000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x400</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>LEDC</name>
        <value>36</value>
      </interrupt>
      <registers>
        <register>
          <name>LEDC_CTRL</name>
          <description>LEDC Control Register</description>
          <addressOffset>0x0000</addressOffset>
        </register>
        <register>
          <name>LED_T01_TIMING_CTRL</name>
          <description>LEDC T0 T1 Timing Control Register</description>
          <addressOffset>0x0004</addressOffset>
        </register>
        <register>
          <name>LEDC_DATA_FINISH_CNT</name>
          <description>LEDC Data Finish Counter Register</description>
          <addressOffset>0x0008</addressOffset>
        </register>
        <register>
          <name>LED_RESET_TIMING_CTRL</name>
          <description>LEDC Reset Timing Control Register</description>
          <addressOffset>0x000C</addressOffset>
        </register>
        <register>
          <name>LEDC_WAIT_TIME0_CTRL</name>
          <description>LEDC Wait Time0 Control Register</description>
          <addressOffset>0x0010</addressOffset>
        </register>
        <register>
          <name>LEDC_DATA</name>
          <description>LEDC Data Register</description>
          <addressOffset>0x0014</addressOffset>
        </register>
        <register>
          <name>LEDC_DMA_CTRL</name>
          <description>LEDC DMA Control Register</description>
          <addressOffset>0x0018</addressOffset>
        </register>
        <register>
          <name>LEDC_INT_CTRL</name>
          <description>LEDC Interrupt Control Register</description>
          <addressOffset>0x001C</addressOffset>
        </register>
        <register>
          <name>LEDC_INT_STS</name>
          <description>LEDC Interrupt Status Register</description>
          <addressOffset>0x0020</addressOffset>
        </register>
        <register>
          <name>LEDC_WAIT_TIME1_CTRL</name>
          <description>LEDC Wait Time1 Control Register</description>
          <addressOffset>0x0028</addressOffset>
        </register>
        <register>
          <dim>32</dim>
          <dimIncrement>0x04</dimIncrement>
          <name>LEDC_FIFO_DATA%s</name>
          <description>LEDC FIFO Data Register</description>
          <addressOffset>0x0030</addressOffset>
          <access>read-only</access>
        </register>
      </registers>
    </peripheral>

    <peripheral>
      <name>EMAC</name>
      <description>Ethernet Medium Access Controller</description>
      <groupName>Interfaces</groupName>
      <baseAddress>0x04500000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x10000</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>EMAC</name>
        <value>62</value>
      </interrupt>
      <registers>
        <register>
          <name>EMAC_BASIC_CTL0</name>
          <description>EMAC Basic Control Register0</description>
          <addressOffset>0x0000</addressOffset>
        </register>
        <register>
          <name>EMAC_BASIC_CTL1</name>
          <description>EMAC Basic Control Register1</description>
          <addressOffset>0x0004</addressOffset>
        </register>
        <register>
          <name>EMAC_INT_STA</name>
          <description>EMAC Interrupt Status Register</description>
          <addressOffset>0x0008</addressOffset>
        </register>
        <register>
          <name>EMAC_INT_EN</name>
          <description>EMAC Interrupt Enable Register</description>
          <addressOffset>0x000C</addressOffset>
        </register>
        <register>
          <name>EMAC_TX_CTL0</name>
          <description>EMAC Transmit Control Register0</description>
          <addressOffset>0x0010</addressOffset>
        </register>
        <register>
          <name>EMAC_TX_CTL1</name>
          <description>EMAC Transmit Control Register1</description>
          <addressOffset>0x0014</addressOffset>
        </register>
        <register>
          <name>EMAC_TX_FLOW_CTL</name>
          <description>EMAC Transmit Flow Control Register</description>
          <addressOffset>0x001C</addressOffset>
        </register>
        <register>
          <name>EMAC_TX_DMA_DESC_LIST</name>
          <description>EMAC Transmit Descriptor List Address Register</description>
          <addressOffset>0x0020</addressOffset>
        </register>
        <register>
          <name>EMAC_RX_CTL0</name>
          <description>EMAC Receive Control Register0</description>
          <addressOffset>0x0024</addressOffset>
        </register>
        <register>
          <name>EMAC_RX_CTL1</name>
          <description>EMAC Receive Control Register1</description>
          <addressOffset>0x0028</addressOffset>
        </register>
        <register>
          <name>EMAC_RX_DMA_DESC_LIST</name>
          <description>EMAC Receive Descriptor List Address Register</description>
          <addressOffset>0x0034</addressOffset>
        </register>
        <register>
          <name>EMAC_RX_FRM_FLT</name>
          <description>EMAC Receive Frame Filter Register</description>
          <addressOffset>0x0038</addressOffset>
        </register>
        <register>
          <name>EMAC_RX_HASH0</name>
          <description>EMAC Hash Table Register0</description>
          <addressOffset>0x0040</addressOffset>
        </register>
        <register>
          <name>EMAC_RX_HASH1</name>
          <description>EMAC Hash Table Register1</description>
          <addressOffset>0x0044</addressOffset>
        </register>
        <register>
          <name>EMAC_MII_CMD</name>
          <description>EMAC Management Interface Command Register</description>
          <addressOffset>0x0048</addressOffset>
        </register>
        <register>
          <name>EMAC_MII_DATA</name>
          <description>EMAC Management Interface Data Register</description>
          <addressOffset>0x004C</addressOffset>
        </register>
        <register>
          <dim>8</dim>
          <dimIncrement>0x08</dimIncrement>
          <name>EMAC_ADDR_HIGH%s</name>
          <description>EMAC MAC Address High Register</description>
          <addressOffset>0x0050</addressOffset>
        </register>
        <register>
          <dim>8</dim>
          <dimIncrement>0x08</dimIncrement>
          <name>EMAC_ADDR_LOW%s</name>
          <description>EMAC MAC Address Low Register</description>
          <addressOffset>0x0054</addressOffset>
        </register>
        <register>
          <name>EMAC_TX_DMA_STA</name>
          <description>EMAC Transmit DMA Status Register</description>
          <addressOffset>0x00B0</addressOffset>
        </register>
        <register>
          <name>EMAC_TX_CUR_DESC</name>
          <description>EMAC Current Transmit Descriptor Register</description>
          <addressOffset>0x00B4</addressOffset>
        </register>
        <register>
          <name>EMAC_TX_CUR_BUF</name>
          <description>EMAC Current Transmit Buffer Address Register</description>
          <addressOffset>0x00B8</addressOffset>
        </register>
        <register>
          <name>EMAC_RX_DMA_STA</name>
          <description>EMAC Receive DMA Status Register</description>
          <addressOffset>0x00C0</addressOffset>
        </register>
        <register>
          <name>EMAC_RX_CUR_DESC</name>
          <description>EMAC Current Receive Descriptor Register</description>
          <addressOffset>0x00C4</addressOffset>
        </register>
        <register>
          <name>EMAC_RX_CUR_BUF</name>
          <description>EMAC Current Receive Buffer Address Register</description>
          <addressOffset>0x00C8</addressOffset>
        </register>
        <register>
          <name>EMAC_RGMII_STA</name>
          <description>EMAC RGMII Status Register</description>
          <addressOffset>0x00D0</addressOffset>
        </register>
      </registers>
    </peripheral>

    <peripheral>
      <name>CIR_RX</name>
      <description>Counsumer Infrared Receiver</description>
      <groupName>Interfaces</groupName>
      <baseAddress>0x07040000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x400</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>IR_RX</name>
        <value>167</value>
      </interrupt>
      <registers>
        <register>
          <name>CIR_CTL</name>
          <description>CIR Control Register</description>
          <addressOffset>0x0000</addressOffset>
        </register>
        <register>
          <name>CIR_RXPCFG</name>
          <description>CIR Receiver Pulse Configure Register</description>
          <addressOffset>0x0010</addressOffset>
        </register>
        <register>
          <name>CIR_RXFIFO</name>
          <description>CIR Receiver FIFO Register</description>
          <addressOffset>0x0020</addressOffset>
        </register>
        <register>
          <name>CIR_RXINT</name>
          <description>CIR Receiver Interrupt Control Register</description>
          <addressOffset>0x002C</addressOffset>
        </register>
        <register>
          <name>CIR_RXSTA</name>
          <description>CIR Receiver Status Register</description>
          <addressOffset>0x0030</addressOffset>
        </register>
        <register>
          <name>CIR_RXCFG</name>
          <description>CIR Receiver Configure Register</description>
          <addressOffset>0x0034</addressOffset>
        </register>
      </registers>
    </peripheral>

    <peripheral>
      <name>CIR_TX</name>
      <description>Counsumer Infrared Transmitter</description>
      <groupName>Interfaces</groupName>
      <baseAddress>0x02003000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x400</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>IR_TX</name>
        <value>35</value>
      </interrupt>
      <registers>
        <register>
          <name>CIR_TGLR</name>
          <description>CIR Transmit Global Register</description>
          <addressOffset>0x0000</addressOffset>
        </register>
        <register>
          <name>CIR_TMCR</name>
          <description>CIR Transmit Modulation Control Register</description>
          <addressOffset>0x0004</addressOffset>
        </register>
        <register>
          <name>CIR_TCR</name>
          <description>CIR Transmit Control Register</description>
          <addressOffset>0x0008</addressOffset>
        </register>
        <register>
          <name>CIR_IDC_H</name>
          <description>CIR Transmit Idle Duration Threshold High Bit Register</description>
          <addressOffset>0x000C</addressOffset>
        </register>
        <register>
          <name>CIR_IDC_L</name>
          <description>CIR Transmit Idle Duration Threshold Low Bit Register</description>
          <addressOffset>0x0010</addressOffset>
        </register>
        <register>
          <name>CIR_TICR_H</name>
          <description>CIR Transmit Idle Counter High Bit Register</description>
          <addressOffset>0x0014</addressOffset>
        </register>
        <register>
          <name>CIR_TICR_L</name>
          <description>CIR Transmit Idle Counter Low Bit Register</description>
          <addressOffset>0x0018</addressOffset>
        </register>
        <register>
          <name>CIR_TEL</name>
          <description>CIR TX FIFO Empty Level Register</description>
          <addressOffset>0x0020</addressOffset>
        </register>
        <register>
          <name>CIR_TXINT</name>
          <description>CIR Transmit Interrupt Control Register</description>
          <addressOffset>0x0024</addressOffset>
        </register>
        <register>
          <name>CIR_TAC</name>
          <description>CIR Transmit FIFO Available Counter Register</description>
          <addressOffset>0x0028</addressOffset>
        </register>
        <register>
          <name>CIR_TXSTA</name>
          <description>CIR Transmit Status Register</description>
          <addressOffset>0x002C</addressOffset>
        </register>
        <register>
          <name>CIR_TXT</name>
          <description>CIR Transmit Threshold Register</description>
          <addressOffset>0x0030</addressOffset>
        </register>
        <register>
          <name>CIR_DMA</name>
          <description>CIR DMA Control Register</description>
          <addressOffset>0x0034</addressOffset>
        </register>
        <register>
          <name>CIR_TXFIFO</name>
          <description>CIR Transmit FIFO Data Register</description>
          <addressOffset>0x0080</addressOffset>
        </register>
      </registers>
    </peripheral>

    <peripheral>
      <name>CE_NS</name>
      <description>Crypoto Engine</description>
      <groupName>Interfaces</groupName>
      <baseAddress>0x03040000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x800</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>CE_NS</name>
        <value>68</value>
      </interrupt>

      <registers>
        <register>
          <name>CE_TDA</name>
          <description>Task Descriptor Address</description>
          <addressOffset>0x0000</addressOffset>
        </register>
        <register>
          <name>CE_ICR</name>
          <description>Interrupt Control Register</description>
          <addressOffset>0x0008</addressOffset>
        </register>
        <register>
          <name>CE_ISR</name>
          <description>Interrupt Status Register</description>
          <addressOffset>0x000C</addressOffset>
        </register>
        <register>
          <name>CE_TLR</name>
          <description>Task Load Register</description>
          <addressOffset>0x0010</addressOffset>
        </register>
        <register>
          <name>CE_TSR</name>
          <description>Task Status Register</description>
          <addressOffset>0x0014</addressOffset>
        </register>
        <register>
          <name>CE_ESR</name>
          <description>Error Status Register</description>
          <addressOffset>0x0018</addressOffset>
        </register>
        <register>
          <name>CE_CSA</name>
          <description>DMA Current Source Address</description>
          <addressOffset>0x0024</addressOffset>
        </register>
        <register>
          <name>CE_CDA</name>
          <description>DMA Current Destination Address</description>
          <addressOffset>0x0028</addressOffset>
        </register>
        <register>
          <name>CE_TPR</name>
          <description>Throughput Register</description>
          <addressOffset>0x002C</addressOffset>
        </register>
      </registers>
    </peripheral>

  </peripherals>
</device>