Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Apr 19 11:38:04 2018
| Host         : LAPTOP-LPSVHG67 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file multiplier_1_0_timing_summary_routed.rpt -rpx multiplier_1_0_timing_summary_routed.rpx -warn_on_violation
| Design       : multiplier_1_0
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.206        0.000                      0                   65        0.289        0.000                      0                   65        4.500        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.206        0.000                      0                   65        0.289        0.000                      0                   65        4.500        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.206ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.289ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.206ns  (required time - arrival time)
  Source:                 FSM_sequential_State_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.847ns  (logic 1.664ns (43.257%)  route 2.183ns (56.743%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 9.845 - 5.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.624     5.145    clock_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  FSM_sequential_State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  FSM_sequential_State_reg[2]/Q
                         net (fo=49, routed)          0.921     6.522    State[2]
    SLICE_X3Y22          LUT5 (Prop_lut5_I2_O)        0.124     6.646 r  out[7]_i_15/O
                         net (fo=2, routed)           0.650     7.296    out[7]_i_15_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I0_O)        0.124     7.420 r  out[7]_i_4/O
                         net (fo=1, routed)           0.612     8.032    out[7]_i_4_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.552 r  out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.552    out_reg[7]_i_1_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.669 r  out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.669    out_reg[11]_i_1_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.992 r  out_reg[15]_i_3/O[1]
                         net (fo=1, routed)           0.000     8.992    out_reg[15]_i_3_n_6
    SLICE_X2Y23          FDRE                                         r  out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.504     9.845    clock_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  out_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.274    10.119    
                         clock uncertainty           -0.035    10.084    
    SLICE_X2Y23          FDRE (Setup_fdre_C_D)        0.114    10.198    out_reg[13]
  -------------------------------------------------------------------
                         required time                         10.198    
                         arrival time                          -8.992    
  -------------------------------------------------------------------
                         slack                                  1.206    

Slack (MET) :             1.214ns  (required time - arrival time)
  Source:                 FSM_sequential_State_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.839ns  (logic 1.656ns (43.139%)  route 2.183ns (56.861%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 9.845 - 5.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.624     5.145    clock_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  FSM_sequential_State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  FSM_sequential_State_reg[2]/Q
                         net (fo=49, routed)          0.921     6.522    State[2]
    SLICE_X3Y22          LUT5 (Prop_lut5_I2_O)        0.124     6.646 r  out[7]_i_15/O
                         net (fo=2, routed)           0.650     7.296    out[7]_i_15_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I0_O)        0.124     7.420 r  out[7]_i_4/O
                         net (fo=1, routed)           0.612     8.032    out[7]_i_4_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.552 r  out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.552    out_reg[7]_i_1_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.669 r  out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.669    out_reg[11]_i_1_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.984 r  out_reg[15]_i_3/O[3]
                         net (fo=1, routed)           0.000     8.984    out_reg[15]_i_3_n_4
    SLICE_X2Y23          FDRE                                         r  out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.504     9.845    clock_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  out_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.274    10.119    
                         clock uncertainty           -0.035    10.084    
    SLICE_X2Y23          FDRE (Setup_fdre_C_D)        0.114    10.198    out_reg[15]
  -------------------------------------------------------------------
                         required time                         10.198    
                         arrival time                          -8.984    
  -------------------------------------------------------------------
                         slack                                  1.214    

Slack (MET) :             1.290ns  (required time - arrival time)
  Source:                 FSM_sequential_State_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.763ns  (logic 1.580ns (41.990%)  route 2.183ns (58.010%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 9.845 - 5.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.624     5.145    clock_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  FSM_sequential_State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  FSM_sequential_State_reg[2]/Q
                         net (fo=49, routed)          0.921     6.522    State[2]
    SLICE_X3Y22          LUT5 (Prop_lut5_I2_O)        0.124     6.646 r  out[7]_i_15/O
                         net (fo=2, routed)           0.650     7.296    out[7]_i_15_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I0_O)        0.124     7.420 r  out[7]_i_4/O
                         net (fo=1, routed)           0.612     8.032    out[7]_i_4_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.552 r  out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.552    out_reg[7]_i_1_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.669 r  out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.669    out_reg[11]_i_1_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.908 r  out_reg[15]_i_3/O[2]
                         net (fo=1, routed)           0.000     8.908    out_reg[15]_i_3_n_5
    SLICE_X2Y23          FDRE                                         r  out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.504     9.845    clock_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  out_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.274    10.119    
                         clock uncertainty           -0.035    10.084    
    SLICE_X2Y23          FDRE (Setup_fdre_C_D)        0.114    10.198    out_reg[14]
  -------------------------------------------------------------------
                         required time                         10.198    
                         arrival time                          -8.908    
  -------------------------------------------------------------------
                         slack                                  1.290    

Slack (MET) :             1.310ns  (required time - arrival time)
  Source:                 FSM_sequential_State_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 1.560ns (41.680%)  route 2.183ns (58.320%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 9.845 - 5.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.624     5.145    clock_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  FSM_sequential_State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  FSM_sequential_State_reg[2]/Q
                         net (fo=49, routed)          0.921     6.522    State[2]
    SLICE_X3Y22          LUT5 (Prop_lut5_I2_O)        0.124     6.646 r  out[7]_i_15/O
                         net (fo=2, routed)           0.650     7.296    out[7]_i_15_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I0_O)        0.124     7.420 r  out[7]_i_4/O
                         net (fo=1, routed)           0.612     8.032    out[7]_i_4_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.552 r  out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.552    out_reg[7]_i_1_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.669 r  out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.669    out_reg[11]_i_1_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.888 r  out_reg[15]_i_3/O[0]
                         net (fo=1, routed)           0.000     8.888    out_reg[15]_i_3_n_7
    SLICE_X2Y23          FDRE                                         r  out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.504     9.845    clock_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  out_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.274    10.119    
                         clock uncertainty           -0.035    10.084    
    SLICE_X2Y23          FDRE (Setup_fdre_C_D)        0.114    10.198    out_reg[12]
  -------------------------------------------------------------------
                         required time                         10.198    
                         arrival time                          -8.888    
  -------------------------------------------------------------------
                         slack                                  1.310    

Slack (MET) :             1.324ns  (required time - arrival time)
  Source:                 FSM_sequential_State_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.730ns  (logic 1.547ns (41.477%)  route 2.183ns (58.523%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 9.846 - 5.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.624     5.145    clock_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  FSM_sequential_State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  FSM_sequential_State_reg[2]/Q
                         net (fo=49, routed)          0.921     6.522    State[2]
    SLICE_X3Y22          LUT5 (Prop_lut5_I2_O)        0.124     6.646 r  out[7]_i_15/O
                         net (fo=2, routed)           0.650     7.296    out[7]_i_15_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I0_O)        0.124     7.420 r  out[7]_i_4/O
                         net (fo=1, routed)           0.612     8.032    out[7]_i_4_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.552 r  out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.552    out_reg[7]_i_1_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.875 r  out_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.875    out_reg[11]_i_1_n_6
    SLICE_X2Y22          FDRE                                         r  out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.505     9.846    clock_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  out_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.274    10.120    
                         clock uncertainty           -0.035    10.085    
    SLICE_X2Y22          FDRE (Setup_fdre_C_D)        0.114    10.199    out_reg[9]
  -------------------------------------------------------------------
                         required time                         10.199    
                         arrival time                          -8.875    
  -------------------------------------------------------------------
                         slack                                  1.324    

Slack (MET) :             1.332ns  (required time - arrival time)
  Source:                 FSM_sequential_State_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.722ns  (logic 1.539ns (41.351%)  route 2.183ns (58.649%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 9.846 - 5.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.624     5.145    clock_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  FSM_sequential_State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  FSM_sequential_State_reg[2]/Q
                         net (fo=49, routed)          0.921     6.522    State[2]
    SLICE_X3Y22          LUT5 (Prop_lut5_I2_O)        0.124     6.646 r  out[7]_i_15/O
                         net (fo=2, routed)           0.650     7.296    out[7]_i_15_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I0_O)        0.124     7.420 r  out[7]_i_4/O
                         net (fo=1, routed)           0.612     8.032    out[7]_i_4_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.552 r  out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.552    out_reg[7]_i_1_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.867 r  out_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.867    out_reg[11]_i_1_n_4
    SLICE_X2Y22          FDRE                                         r  out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.505     9.846    clock_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  out_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.274    10.120    
                         clock uncertainty           -0.035    10.085    
    SLICE_X2Y22          FDRE (Setup_fdre_C_D)        0.114    10.199    out_reg[11]
  -------------------------------------------------------------------
                         required time                         10.199    
                         arrival time                          -8.867    
  -------------------------------------------------------------------
                         slack                                  1.332    

Slack (MET) :             1.408ns  (required time - arrival time)
  Source:                 FSM_sequential_State_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 1.463ns (40.129%)  route 2.183ns (59.871%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 9.846 - 5.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.624     5.145    clock_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  FSM_sequential_State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  FSM_sequential_State_reg[2]/Q
                         net (fo=49, routed)          0.921     6.522    State[2]
    SLICE_X3Y22          LUT5 (Prop_lut5_I2_O)        0.124     6.646 r  out[7]_i_15/O
                         net (fo=2, routed)           0.650     7.296    out[7]_i_15_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I0_O)        0.124     7.420 r  out[7]_i_4/O
                         net (fo=1, routed)           0.612     8.032    out[7]_i_4_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.552 r  out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.552    out_reg[7]_i_1_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.791 r  out_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.791    out_reg[11]_i_1_n_5
    SLICE_X2Y22          FDRE                                         r  out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.505     9.846    clock_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  out_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.274    10.120    
                         clock uncertainty           -0.035    10.085    
    SLICE_X2Y22          FDRE (Setup_fdre_C_D)        0.114    10.199    out_reg[10]
  -------------------------------------------------------------------
                         required time                         10.199    
                         arrival time                          -8.791    
  -------------------------------------------------------------------
                         slack                                  1.408    

Slack (MET) :             1.428ns  (required time - arrival time)
  Source:                 FSM_sequential_State_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.626ns  (logic 1.443ns (39.798%)  route 2.183ns (60.202%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 9.846 - 5.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.624     5.145    clock_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  FSM_sequential_State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  FSM_sequential_State_reg[2]/Q
                         net (fo=49, routed)          0.921     6.522    State[2]
    SLICE_X3Y22          LUT5 (Prop_lut5_I2_O)        0.124     6.646 r  out[7]_i_15/O
                         net (fo=2, routed)           0.650     7.296    out[7]_i_15_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I0_O)        0.124     7.420 r  out[7]_i_4/O
                         net (fo=1, routed)           0.612     8.032    out[7]_i_4_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.552 r  out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.552    out_reg[7]_i_1_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.771 r  out_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.771    out_reg[11]_i_1_n_7
    SLICE_X2Y22          FDRE                                         r  out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.505     9.846    clock_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  out_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.274    10.120    
                         clock uncertainty           -0.035    10.085    
    SLICE_X2Y22          FDRE (Setup_fdre_C_D)        0.114    10.199    out_reg[8]
  -------------------------------------------------------------------
                         required time                         10.199    
                         arrival time                          -8.771    
  -------------------------------------------------------------------
                         slack                                  1.428    

Slack (MET) :             1.559ns  (required time - arrival time)
  Source:                 FSM_sequential_State_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.497ns  (logic 1.314ns (37.578%)  route 2.183ns (62.422%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 9.848 - 5.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.624     5.145    clock_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  FSM_sequential_State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  FSM_sequential_State_reg[2]/Q
                         net (fo=49, routed)          0.921     6.522    State[2]
    SLICE_X3Y22          LUT5 (Prop_lut5_I2_O)        0.124     6.646 r  out[7]_i_15/O
                         net (fo=2, routed)           0.650     7.296    out[7]_i_15_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I0_O)        0.124     7.420 r  out[7]_i_4/O
                         net (fo=1, routed)           0.612     8.032    out[7]_i_4_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     8.642 r  out_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.642    out_reg[7]_i_1_n_4
    SLICE_X2Y21          FDRE                                         r  out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.507     9.848    clock_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  out_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.274    10.122    
                         clock uncertainty           -0.035    10.087    
    SLICE_X2Y21          FDRE (Setup_fdre_C_D)        0.114    10.201    out_reg[7]
  -------------------------------------------------------------------
                         required time                         10.201    
                         arrival time                          -8.642    
  -------------------------------------------------------------------
                         slack                                  1.559    

Slack (MET) :             1.622ns  (required time - arrival time)
  Source:                 FSM_sequential_State_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.434ns  (logic 1.251ns (36.432%)  route 2.183ns (63.568%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 9.848 - 5.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.624     5.145    clock_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  FSM_sequential_State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  FSM_sequential_State_reg[2]/Q
                         net (fo=49, routed)          0.921     6.522    State[2]
    SLICE_X3Y22          LUT5 (Prop_lut5_I2_O)        0.124     6.646 r  out[7]_i_15/O
                         net (fo=2, routed)           0.650     7.296    out[7]_i_15_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I0_O)        0.124     7.420 r  out[7]_i_4/O
                         net (fo=1, routed)           0.612     8.032    out[7]_i_4_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547     8.579 r  out_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.579    out_reg[7]_i_1_n_5
    SLICE_X2Y21          FDRE                                         r  out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.507     9.848    clock_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  out_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.274    10.122    
                         clock uncertainty           -0.035    10.087    
    SLICE_X2Y21          FDRE (Setup_fdre_C_D)        0.114    10.201    out_reg[6]
  -------------------------------------------------------------------
                         required time                         10.201    
                         arrival time                          -8.579    
  -------------------------------------------------------------------
                         slack                                  1.622    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 out_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.427ns  (logic 0.276ns (64.566%)  route 0.151ns (35.434%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns = ( 6.981 - 5.000 ) 
    Source Clock Delay      (SCD):    1.468ns = ( 6.468 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.585     6.468    clock_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  out_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.167     6.635 r  out_reg[7]/Q
                         net (fo=2, routed)           0.151     6.787    out_OBUF[7]
    SLICE_X2Y21          LUT6 (Prop_lut6_I5_O)        0.045     6.832 r  out[7]_i_6/O
                         net (fo=1, routed)           0.000     6.832    out[7]_i_6_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     6.896 r  out_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.896    out_reg[7]_i_1_n_4
    SLICE_X2Y21          FDRE                                         r  out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.854     6.981    clock_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  out_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.468    
    SLICE_X2Y21          FDRE (Hold_fdre_C_D)         0.138     6.606    out_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.606    
                         arrival time                           6.896    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 out_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.439ns  (logic 0.277ns (63.159%)  route 0.162ns (36.841%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns = ( 6.982 - 5.000 ) 
    Source Clock Delay      (SCD):    1.469ns = ( 6.469 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.586     6.469    clock_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  out_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.167     6.636 r  out_reg[2]/Q
                         net (fo=2, routed)           0.162     6.798    out_OBUF[2]
    SLICE_X2Y20          LUT3 (Prop_lut3_I2_O)        0.045     6.843 r  out[3]_i_7/O
                         net (fo=1, routed)           0.000     6.843    out[3]_i_7_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     6.908 r  out_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.908    out_reg[3]_i_1_n_5
    SLICE_X2Y20          FDRE                                         r  out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.855     6.982    clock_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  out_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.469    
    SLICE_X2Y20          FDRE (Hold_fdre_C_D)         0.138     6.607    out_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.607    
                         arrival time                           6.908    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 out_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.459ns  (logic 0.282ns (61.375%)  route 0.177ns (38.625%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns = ( 6.980 - 5.000 ) 
    Source Clock Delay      (SCD):    1.468ns = ( 6.468 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.585     6.468    clock_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  out_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.167     6.635 r  out_reg[8]/Q
                         net (fo=2, routed)           0.177     6.813    out_OBUF[8]
    SLICE_X2Y22          LUT6 (Prop_lut6_I5_O)        0.045     6.858 r  out[11]_i_9/O
                         net (fo=1, routed)           0.000     6.858    out[11]_i_9_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     6.928 r  out_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.928    out_reg[11]_i_1_n_7
    SLICE_X2Y22          FDRE                                         r  out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.853     6.980    clock_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  out_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.512     6.468    
    SLICE_X2Y22          FDRE (Hold_fdre_C_D)         0.138     6.606    out_reg[8]
  -------------------------------------------------------------------
                         required time                         -6.606    
                         arrival time                           6.928    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 out_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.459ns  (logic 0.282ns (61.375%)  route 0.177ns (38.625%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns = ( 6.982 - 5.000 ) 
    Source Clock Delay      (SCD):    1.469ns = ( 6.469 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.586     6.469    clock_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  out_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.167     6.636 r  out_reg[0]/Q
                         net (fo=2, routed)           0.177     6.814    out_OBUF[0]
    SLICE_X2Y20          LUT5 (Prop_lut5_I4_O)        0.045     6.859 r  out[3]_i_9/O
                         net (fo=1, routed)           0.000     6.859    out[3]_i_9_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     6.929 r  out_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.929    out_reg[3]_i_1_n_7
    SLICE_X2Y20          FDRE                                         r  out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.855     6.982    clock_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  out_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.469    
    SLICE_X2Y20          FDRE (Hold_fdre_C_D)         0.138     6.607    out_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.607    
                         arrival time                           6.929    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 out_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.459ns  (logic 0.282ns (61.375%)  route 0.177ns (38.625%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns = ( 6.978 - 5.000 ) 
    Source Clock Delay      (SCD):    1.466ns = ( 6.466 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.583     6.466    clock_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  out_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.167     6.633 r  out_reg[12]/Q
                         net (fo=2, routed)           0.177     6.811    out_OBUF[12]
    SLICE_X2Y23          LUT6 (Prop_lut6_I5_O)        0.045     6.856 r  out[15]_i_9/O
                         net (fo=1, routed)           0.000     6.856    out[15]_i_9_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     6.926 r  out_reg[15]_i_3/O[0]
                         net (fo=1, routed)           0.000     6.926    out_reg[15]_i_3_n_7
    SLICE_X2Y23          FDRE                                         r  out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.851     6.978    clock_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  out_reg[12]/C  (IS_INVERTED)
                         clock pessimism             -0.512     6.466    
    SLICE_X2Y23          FDRE (Hold_fdre_C_D)         0.138     6.604    out_reg[12]
  -------------------------------------------------------------------
                         required time                         -6.604    
                         arrival time                           6.926    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 out_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.463ns  (logic 0.276ns (59.609%)  route 0.187ns (40.391%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns = ( 6.978 - 5.000 ) 
    Source Clock Delay      (SCD):    1.466ns = ( 6.466 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.583     6.466    clock_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  out_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.167     6.633 r  out_reg[15]/Q
                         net (fo=2, routed)           0.187     6.820    out_OBUF[15]
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     6.929 r  out_reg[15]_i_3/O[3]
                         net (fo=1, routed)           0.000     6.929    out_reg[15]_i_3_n_4
    SLICE_X2Y23          FDRE                                         r  out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.851     6.978    clock_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  out_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.512     6.466    
    SLICE_X2Y23          FDRE (Hold_fdre_C_D)         0.138     6.604    out_reg[15]
  -------------------------------------------------------------------
                         required time                         -6.604    
                         arrival time                           6.929    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 out_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.475ns  (logic 0.313ns (65.953%)  route 0.162ns (34.047%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns = ( 6.982 - 5.000 ) 
    Source Clock Delay      (SCD):    1.469ns = ( 6.469 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.586     6.469    clock_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  out_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.167     6.636 r  out_reg[2]/Q
                         net (fo=2, routed)           0.162     6.798    out_OBUF[2]
    SLICE_X2Y20          LUT3 (Prop_lut3_I2_O)        0.045     6.843 r  out[3]_i_7/O
                         net (fo=1, routed)           0.000     6.843    out[3]_i_7_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     6.944 r  out_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.944    out_reg[3]_i_1_n_4
    SLICE_X2Y20          FDRE                                         r  out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.855     6.982    clock_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  out_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.469    
    SLICE_X2Y20          FDRE (Hold_fdre_C_D)         0.138     6.607    out_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.607    
                         arrival time                           6.944    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 out_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.494ns  (logic 0.317ns (64.109%)  route 0.177ns (35.891%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns = ( 6.980 - 5.000 ) 
    Source Clock Delay      (SCD):    1.468ns = ( 6.468 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.585     6.468    clock_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  out_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.167     6.635 r  out_reg[8]/Q
                         net (fo=2, routed)           0.177     6.813    out_OBUF[8]
    SLICE_X2Y22          LUT6 (Prop_lut6_I5_O)        0.045     6.858 r  out[11]_i_9/O
                         net (fo=1, routed)           0.000     6.858    out[11]_i_9_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     6.963 r  out_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.963    out_reg[11]_i_1_n_6
    SLICE_X2Y22          FDRE                                         r  out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.853     6.980    clock_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  out_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.512     6.468    
    SLICE_X2Y22          FDRE (Hold_fdre_C_D)         0.138     6.606    out_reg[9]
  -------------------------------------------------------------------
                         required time                         -6.606    
                         arrival time                           6.963    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 out_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.494ns  (logic 0.317ns (64.109%)  route 0.177ns (35.891%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns = ( 6.978 - 5.000 ) 
    Source Clock Delay      (SCD):    1.466ns = ( 6.466 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.583     6.466    clock_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  out_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.167     6.633 r  out_reg[12]/Q
                         net (fo=2, routed)           0.177     6.811    out_OBUF[12]
    SLICE_X2Y23          LUT6 (Prop_lut6_I5_O)        0.045     6.856 r  out[15]_i_9/O
                         net (fo=1, routed)           0.000     6.856    out[15]_i_9_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     6.961 r  out_reg[15]_i_3/O[1]
                         net (fo=1, routed)           0.000     6.961    out_reg[15]_i_3_n_6
    SLICE_X2Y23          FDRE                                         r  out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.851     6.978    clock_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  out_reg[13]/C  (IS_INVERTED)
                         clock pessimism             -0.512     6.466    
    SLICE_X2Y23          FDRE (Hold_fdre_C_D)         0.138     6.604    out_reg[13]
  -------------------------------------------------------------------
                         required time                         -6.604    
                         arrival time                           6.961    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 out_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.494ns  (logic 0.317ns (64.109%)  route 0.177ns (35.891%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns = ( 6.982 - 5.000 ) 
    Source Clock Delay      (SCD):    1.469ns = ( 6.469 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.586     6.469    clock_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  out_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.167     6.636 r  out_reg[0]/Q
                         net (fo=2, routed)           0.177     6.814    out_OBUF[0]
    SLICE_X2Y20          LUT5 (Prop_lut5_I4_O)        0.045     6.859 r  out[3]_i_9/O
                         net (fo=1, routed)           0.000     6.859    out[3]_i_9_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     6.964 r  out_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.964    out_reg[3]_i_1_n_6
    SLICE_X2Y20          FDRE                                         r  out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.855     6.982    clock_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  out_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.469    
    SLICE_X2Y20          FDRE (Hold_fdre_C_D)         0.138     6.607    out_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.607    
                         arrival time                           6.964    
  -------------------------------------------------------------------
                         slack                                  0.356    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y20    Done_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y18    FSM_sequential_NextState_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y20    FSM_sequential_NextState_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y20    FSM_sequential_NextState_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y18    FSM_sequential_NextState_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y20    FSM_sequential_NextState_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y18    FSM_sequential_State_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y21    FSM_sequential_State_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y21    FSM_sequential_State_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y18    FSM_sequential_State_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y21    FSM_sequential_State_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y21    FSM_sequential_State_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y21    FSM_sequential_State_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y21    FSM_sequential_State_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y18    FSM_sequential_State_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y21    FSM_sequential_State_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y21    FSM_sequential_State_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y22    out_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y22    out_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y20    Done_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    FSM_sequential_NextState_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y20    FSM_sequential_NextState_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y20    FSM_sequential_NextState_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    FSM_sequential_NextState_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y20    FSM_sequential_NextState_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y20    out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y22    out_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y22    out_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y23    out_reg[12]/C



