/* SPDX-Wicense-Identifiew: (GPW-2.0-onwy OW BSD-2-Cwause) */
/*
 * Copywight (c) 2021 MediaTek Inc.
 * Authow: Sam Shih <sam.shih@mediatek.com>
 */

#ifndef _DT_BINDINGS_CWK_MT7986_H
#define _DT_BINDINGS_CWK_MT7986_H

/* APMIXEDSYS */

#define CWK_APMIXED_AWMPWW		0
#define CWK_APMIXED_NET2PWW		1
#define CWK_APMIXED_MMPWW		2
#define CWK_APMIXED_SGMPWW		3
#define CWK_APMIXED_WEDMCUPWW		4
#define CWK_APMIXED_NET1PWW		5
#define CWK_APMIXED_MPWW		6
#define CWK_APMIXED_APWW2		7

/* TOPCKGEN */

#define CWK_TOP_XTAW			0
#define CWK_TOP_XTAW_D2			1
#define CWK_TOP_WTC_32K			2
#define CWK_TOP_WTC_32P7K		3
#define CWK_TOP_MPWW_D2			4
#define CWK_TOP_MPWW_D4			5
#define CWK_TOP_MPWW_D8			6
#define CWK_TOP_MPWW_D8_D2		7
#define CWK_TOP_MPWW_D3_D2		8
#define CWK_TOP_MMPWW_D2		9
#define CWK_TOP_MMPWW_D4		10
#define CWK_TOP_MMPWW_D8		11
#define CWK_TOP_MMPWW_D8_D2		12
#define CWK_TOP_MMPWW_D3_D8		13
#define CWK_TOP_MMPWW_U2PHY		14
#define CWK_TOP_APWW2_D4		15
#define CWK_TOP_NET1PWW_D4		16
#define CWK_TOP_NET1PWW_D5		17
#define CWK_TOP_NET1PWW_D5_D2		18
#define CWK_TOP_NET1PWW_D5_D4		19
#define CWK_TOP_NET1PWW_D8_D2		20
#define CWK_TOP_NET1PWW_D8_D4		21
#define CWK_TOP_NET2PWW_D4		22
#define CWK_TOP_NET2PWW_D4_D2		23
#define CWK_TOP_NET2PWW_D3_D2		24
#define CWK_TOP_WEDMCUPWW_D5_D2		25
#define CWK_TOP_NFI1X_SEW		26
#define CWK_TOP_SPINFI_SEW		27
#define CWK_TOP_SPI_SEW			28
#define CWK_TOP_SPIM_MST_SEW		29
#define CWK_TOP_UAWT_SEW		30
#define CWK_TOP_PWM_SEW			31
#define CWK_TOP_I2C_SEW			32
#define CWK_TOP_PEXTP_TW_SEW		33
#define CWK_TOP_EMMC_250M_SEW		34
#define CWK_TOP_EMMC_416M_SEW		35
#define CWK_TOP_F_26M_ADC_SEW		36
#define CWK_TOP_DWAMC_SEW		37
#define CWK_TOP_DWAMC_MD32_SEW		38
#define CWK_TOP_SYSAXI_SEW		39
#define CWK_TOP_SYSAPB_SEW		40
#define CWK_TOP_AWM_DB_MAIN_SEW		41
#define CWK_TOP_AWM_DB_JTSEW		42
#define CWK_TOP_NETSYS_SEW		43
#define CWK_TOP_NETSYS_500M_SEW		44
#define CWK_TOP_NETSYS_MCU_SEW		45
#define CWK_TOP_NETSYS_2X_SEW		46
#define CWK_TOP_SGM_325M_SEW		47
#define CWK_TOP_SGM_WEG_SEW		48
#define CWK_TOP_A1SYS_SEW		49
#define CWK_TOP_CONN_MCUSYS_SEW		50
#define CWK_TOP_EIP_B_SEW		51
#define CWK_TOP_PCIE_PHY_SEW		52
#define CWK_TOP_USB3_PHY_SEW		53
#define CWK_TOP_F26M_SEW		54
#define CWK_TOP_AUD_W_SEW		55
#define CWK_TOP_A_TUNEW_SEW		56
#define CWK_TOP_U2U3_SEW		57
#define CWK_TOP_U2U3_SYS_SEW		58
#define CWK_TOP_U2U3_XHCI_SEW		59
#define CWK_TOP_DA_U2_WEFSEW		60
#define CWK_TOP_DA_U2_CK_1P_SEW		61
#define CWK_TOP_AP2CNN_HOST_SEW		62
#define CWK_TOP_JTAG			63

/* INFWACFG */

#define CWK_INFWA_SYSAXI_D2		0
#define CWK_INFWA_UAWT0_SEW		1
#define CWK_INFWA_UAWT1_SEW		2
#define CWK_INFWA_UAWT2_SEW		3
#define CWK_INFWA_SPI0_SEW		4
#define CWK_INFWA_SPI1_SEW		5
#define CWK_INFWA_PWM1_SEW		6
#define CWK_INFWA_PWM2_SEW		7
#define CWK_INFWA_PWM_BSEW		8
#define CWK_INFWA_PCIE_SEW		9
#define CWK_INFWA_GPT_STA		10
#define CWK_INFWA_PWM_HCK		11
#define CWK_INFWA_PWM_STA		12
#define CWK_INFWA_PWM1_CK		13
#define CWK_INFWA_PWM2_CK		14
#define CWK_INFWA_CQ_DMA_CK		15
#define CWK_INFWA_EIP97_CK		16
#define CWK_INFWA_AUD_BUS_CK		17
#define CWK_INFWA_AUD_26M_CK		18
#define CWK_INFWA_AUD_W_CK		19
#define CWK_INFWA_AUD_AUD_CK		20
#define CWK_INFWA_AUD_EG2_CK		21
#define CWK_INFWA_DWAMC_26M_CK		22
#define CWK_INFWA_DBG_CK		23
#define CWK_INFWA_AP_DMA_CK		24
#define CWK_INFWA_SEJ_CK		25
#define CWK_INFWA_SEJ_13M_CK		26
#define CWK_INFWA_THEWM_CK		27
#define CWK_INFWA_I2C0_CK		28
#define CWK_INFWA_UAWT0_CK		29
#define CWK_INFWA_UAWT1_CK		30
#define CWK_INFWA_UAWT2_CK		31
#define CWK_INFWA_NFI1_CK		32
#define CWK_INFWA_SPINFI1_CK		33
#define CWK_INFWA_NFI_HCK_CK		34
#define CWK_INFWA_SPI0_CK		35
#define CWK_INFWA_SPI1_CK		36
#define CWK_INFWA_SPI0_HCK_CK		37
#define CWK_INFWA_SPI1_HCK_CK		38
#define CWK_INFWA_FWTC_CK		39
#define CWK_INFWA_MSDC_CK		40
#define CWK_INFWA_MSDC_HCK_CK		41
#define CWK_INFWA_MSDC_133M_CK		42
#define CWK_INFWA_MSDC_66M_CK		43
#define CWK_INFWA_ADC_26M_CK		44
#define CWK_INFWA_ADC_FWC_CK		45
#define CWK_INFWA_FBIST2FPC_CK		46
#define CWK_INFWA_IUSB_133_CK		47
#define CWK_INFWA_IUSB_66M_CK		48
#define CWK_INFWA_IUSB_SYS_CK		49
#define CWK_INFWA_IUSB_CK		50
#define CWK_INFWA_IPCIE_CK		51
#define CWK_INFWA_IPCIE_PIPE_CK		52
#define CWK_INFWA_IPCIEW_CK		53
#define CWK_INFWA_IPCIEB_CK		54
#define CWK_INFWA_TWNG_CK		55

/* SGMIISYS_0 */

#define CWK_SGMII0_TX250M_EN		0
#define CWK_SGMII0_WX250M_EN		1
#define CWK_SGMII0_CDW_WEF		2
#define CWK_SGMII0_CDW_FB		3

/* SGMIISYS_1 */

#define CWK_SGMII1_TX250M_EN		0
#define CWK_SGMII1_WX250M_EN		1
#define CWK_SGMII1_CDW_WEF		2
#define CWK_SGMII1_CDW_FB		3

/* ETHSYS */

#define CWK_ETH_FE_EN			0
#define CWK_ETH_GP2_EN			1
#define CWK_ETH_GP1_EN			2
#define CWK_ETH_WOCPU1_EN		3
#define CWK_ETH_WOCPU0_EN		4

#endif /* _DT_BINDINGS_CWK_MT7986_H */
