;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-20
	MOV -16, <-20
	DJN -1, @-20
	SLT -702, -0
	SUB #12, @0
	SUB @121, 106
	SUB #12, @0
	SUB 102, -101
	ADD @-127, 100
	SUB 12, @10
	SUB #72, @200
	SLT -702, -0
	SLT 0, @2
	SLT 0, @2
	SUB 102, -101
	SUB @121, 103
	SUB @126, @106
	SLT 0, @2
	ADD 270, 1
	SUB @121, 106
	MOV -16, <-20
	MOV -16, <-20
	ADD @-127, 100
	SUB @-1, <-20
	MOV -16, <-20
	SLT 0, @2
	SUB @127, 104
	SLT 0, @2
	SLT -702, -0
	SLT -702, -0
	ADD 210, 660
	ADD 210, 660
	ADD 210, 660
	SUB @121, 160
	SUB 12, @12
	SUB 12, @12
	MOV -16, <-20
	SUB @121, 160
	SUB 12, @-10
	SPL 0, <753
	SLT 721, 0
	CMP -207, <-120
	SLT -702, -0
	SPL 0, <753
	MOV -1, <-20
	CMP -207, <-120
	SPL 0, <753
	SLT 721, 0
