
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/tools/xilinx/Vivado/2018.3/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/tools/xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'lau' on host 'u0-lau' (Linux_x86_64 version 4.4.0-169-generic) on Wed Feb 05 13:21:29 PST 2020
INFO: [HLS 200-10] On os Ubuntu 16.04.5 LTS
INFO: [HLS 200-10] In directory '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384'
INFO: [HLS 200-10] Creating and opening project '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device'.
INFO: [HLS 200-10] Adding design file 'kernel.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-fsgd2104-3-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 434.996 ; gain = 0.051 ; free physical = 44021 ; free virtual = 45210
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 434.996 ; gain = 0.051 ; free physical = 44017 ; free virtual = 45206
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 434.996 ; gain = 0.051 ; free physical = 43883 ; free virtual = 45072
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemclass_Node' into '__dst_alloc_list_pop__dmemclass_Node' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemclass_Node' into '__dst_alloc_malloc__dmemclass_Node' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemclass_Node' into '__dst_alloc_malloc__dmemclass_Node' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemclass_Node' into '__dst_alloc_malloc__dmemclass_Node' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemclass_Node' into '__dst_alloc_malloc__dmemclass_Node' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemclass_Node' into '__dst_alloc_malloc__dmemclass_Node' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemclass_Node' into '__dst_alloc_malloc__dmemclass_Node' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function 'push' into 'process_top' (<stdin>:405) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 434.996 ; gain = 0.051 ; free physical = 43858 ; free virtual = 45047
INFO: [XFORM 203-102] Automatically partitioning small array '.str' completely based on array size.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemclass_Node' into '__dst_alloc_list_pop__dmemclass_Node' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemclass_Node' into '__dst_alloc_malloc__dmemclass_Node' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemclass_Node' into '__dst_alloc_malloc__dmemclass_Node' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemclass_Node' into '__dst_alloc_malloc__dmemclass_Node' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemclass_Node' into '__dst_alloc_malloc__dmemclass_Node' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemclass_Node' into '__dst_alloc_malloc__dmemclass_Node' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function 'push' into 'process_top' (<stdin>:405) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_pop__dmemclass_Node' into '__dst_alloc_malloc__dmemclass_Node' (<stdin>:148) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 562.945 ; gain = 128.000 ; free physical = 43632 ; free virtual = 44821
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_malloc__dmemclass_Node' to '__dst_alloc_malloc__' (<stdin>:79:10)
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (<stdin>:405:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 562.945 ; gain = 128.000 ; free physical = 43458 ; free virtual = 44647
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'process_top' ...
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_malloc__' to 'p_dst_alloc_malloc_s'.
WARNING: [SYN 201-107] Renaming port name 'process_top/input' to 'process_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'process_top/output' to 'process_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_malloc_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.37 seconds; current allocated memory: 108.954 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 109.400 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SortedMerge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 110.144 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 110.823 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MergeSort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 111.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 112.331 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'printList' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 112.416 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 112.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 112.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 113.072 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_malloc_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_malloc_s'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 113.888 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SortedMerge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SortedMerge'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 117.432 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MergeSort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MergeSort'.
INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 123.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'printList' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'printList'.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 128.261 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/n' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/fallback' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'process_top' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'g_fallback' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'n', 'input_r', 'output_r' and 'fallback' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_top'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 129.955 MB.
INFO: [RTMG 210-278] Implementing memory 'p_dst_alloc_malloc_s_p_dst_alloc_buckets_s_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'p_dst_alloc_malloc_s_p_dst_alloc_node_spl_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'SortedMerge_p_rect_packed_var_L5_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'SortedMerge_p_rect_packed_var_L5_3_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'MergeSort_p_rect_packed_var_L5_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'MergeSort_p_rect_packed_var_L5_76_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dmemclass_Node_da_1_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dmemclass_Node_da_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 626.945 ; gain = 192.000 ; free physical = 47402 ; free virtual = 48640
INFO: [SYSC 207-301] Generating SystemC RTL for process_top.
INFO: [VHDL 208-304] Generating VHDL RTL for process_top.
INFO: [VLOG 209-307] Generating Verilog RTL for process_top.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed Feb  5 13:22:12 2020...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1326.617 ; gain = 2.016 ; free physical = 48407 ; free virtual = 49641
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1344.367 ; gain = 17.750 ; free physical = 47495 ; free virtual = 48732
Wrote  : </home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
</hls_inst/s_axi_control/Reg> is being mapped into </s_axi_control> at <0x00000000 [ 4K ]>
</m_axi_gmem/Reg> is being mapped into </hls_inst/Data_m_axi_gmem> at <0x44A00000 [ 64K ]>
WARNING: [BD 41-927] Following properties on pin /hls_inst/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=bd_0_ap_clk_0 
Wrote  : </home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
Using BD top: bd_0_wrapper
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Block Design Tcl file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0_bd.tcl
Generated Hardware Definition File /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.hwdef
[Wed Feb  5 13:22:43 2020] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Wed Feb  5 13:22:44 2020] Launched synth_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/verilog/project.runs/synth_1/runme.log
[Wed Feb  5 13:22:44 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1371.160 ; gain = 0.000 ; free physical = 49114 ; free virtual = 50535
Command: synth_design -top bd_0_wrapper -part xcvu9p-fsgd2104-3-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3201515 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1494.094 ; gain = 81.000 ; free physical = 48883 ; free virtual = 50283
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/verilog/project.runs/synth_1/.Xil/Vivado-3200868-u0-lau/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (1#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/verilog/project.runs/synth_1/.Xil/Vivado-3200868-u0-lau/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (2#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (3#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1547.844 ; gain = 134.750 ; free physical = 48311 ; free virtual = 49709
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1547.844 ; gain = 134.750 ; free physical = 48387 ; free virtual = 49786
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1547.844 ; gain = 134.750 ; free physical = 48387 ; free virtual = 49785
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/verilog/process_top.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/verilog/process_top.xdc]
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2523.914 ; gain = 0.000 ; free physical = 44647 ; free virtual = 46075
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2523.914 ; gain = 0.000 ; free physical = 44637 ; free virtual = 46066
Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2523.914 ; gain = 0.000 ; free physical = 44632 ; free virtual = 46061
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:49 . Memory (MB): peak = 2523.914 ; gain = 1110.820 ; free physical = 44475 ; free virtual = 45859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu9p-fsgd2104-3-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:49 . Memory (MB): peak = 2523.914 ; gain = 1110.820 ; free physical = 44474 ; free virtual = 45858
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for bd_0_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_0_i/hls_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:49 . Memory (MB): peak = 2523.914 ; gain = 1110.820 ; free physical = 44472 ; free virtual = 45856
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:49 . Memory (MB): peak = 2523.914 ; gain = 1110.820 ; free physical = 44467 ; free virtual = 45852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:50 . Memory (MB): peak = 2523.914 ; gain = 1110.820 ; free physical = 44439 ; free virtual = 45825
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:01:55 . Memory (MB): peak = 2813.414 ; gain = 1400.320 ; free physical = 41647 ; free virtual = 43037
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:01:55 . Memory (MB): peak = 2813.414 ; gain = 1400.320 ; free physical = 41644 ; free virtual = 43033
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:01:55 . Memory (MB): peak = 2822.430 ; gain = 1409.336 ; free physical = 41631 ; free virtual = 43020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:01:56 . Memory (MB): peak = 2822.430 ; gain = 1409.336 ; free physical = 41479 ; free virtual = 42869
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:01:56 . Memory (MB): peak = 2822.430 ; gain = 1409.336 ; free physical = 41477 ; free virtual = 42867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:01:56 . Memory (MB): peak = 2822.430 ; gain = 1409.336 ; free physical = 41476 ; free virtual = 42865
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:01:56 . Memory (MB): peak = 2822.430 ; gain = 1409.336 ; free physical = 41475 ; free virtual = 42864
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:01:56 . Memory (MB): peak = 2822.430 ; gain = 1409.336 ; free physical = 41474 ; free virtual = 42863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:01:56 . Memory (MB): peak = 2822.430 ; gain = 1409.336 ; free physical = 41473 ; free virtual = 42862
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |bd_0_hls_inst_0 |     1|
+------+----------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   208|
|2     |  bd_0_i |bd_0   |   208|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:01:56 . Memory (MB): peak = 2822.430 ; gain = 1409.336 ; free physical = 41472 ; free virtual = 42861
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:01:16 . Memory (MB): peak = 2822.430 ; gain = 433.266 ; free physical = 41479 ; free virtual = 42869
Synthesis Optimization Complete : Time (s): cpu = 00:00:51 ; elapsed = 00:01:56 . Memory (MB): peak = 2822.438 ; gain = 1409.336 ; free physical = 41488 ; free virtual = 42878
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2887.344 ; gain = 0.000 ; free physical = 41293 ; free virtual = 42683
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:01:59 . Memory (MB): peak = 2887.344 ; gain = 1516.184 ; free physical = 41300 ; free virtual = 42690
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2887.344 ; gain = 0.000 ; free physical = 41295 ; free virtual = 42684
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb  5 13:28:30 2020...
[Wed Feb  5 13:28:31 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:03:18 ; elapsed = 00:05:47 . Memory (MB): peak = 1614.324 ; gain = 4.000 ; free physical = 42735 ; free virtual = 44122
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcvu9p-fsgd2104-3-e
INFO: [Project 1-454] Reading design checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
INFO: [Netlist 29-17] Analyzing 121 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/verilog/process_top.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/verilog/process_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2604.023 ; gain = 0.000 ; free physical = 39652 ; free virtual = 41035
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 35 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 35 instances

open_run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:46 . Memory (MB): peak = 2604.023 ; gain = 989.699 ; free physical = 39659 ; free virtual = 41041
Running report: report_utilization -file ./report/process_top_utilization_synth.rpt
Contents of report file './report/process_top_utilization_synth.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Feb  5 13:29:18 2020
| Host         : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_utilization -file ./report/process_top_utilization_synth.rpt
| Design       : bd_0_wrapper
| Device       : xcvu9pfsgd2104-3
| Design State : Synthesized
-------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists
11. SLR Connectivity
12. SLR Connectivity Matrix
13. SLR CLB Logic and Dedicated Block Utilization
14. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs*                  | 2849 |     0 |   1182240 |  0.24 |
|   LUT as Logic             | 2715 |     0 |   1182240 |  0.23 |
|   LUT as Memory            |  134 |     0 |    591840 |  0.02 |
|     LUT as Distributed RAM |   35 |     0 |           |       |
|     LUT as Shift Register  |   99 |     0 |           |       |
| CLB Registers              | 2962 |     0 |   2364480 |  0.13 |
|   Register as Flip Flop    | 2962 |     0 |   2364480 |  0.13 |
|   Register as Latch        |    0 |     0 |   2364480 |  0.00 |
| CARRY8                     |   84 |     0 |    147780 |  0.06 |
| F7 Muxes                   |    2 |     0 |    591120 | <0.01 |
| F8 Muxes                   |    0 |     0 |    295560 |  0.00 |
| F9 Muxes                   |    0 |     0 |    147780 |  0.00 |
+----------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 11    |          Yes |         Set |            - |
| 2951  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+-------+-------+-----------+-------+
|     Site Type     |  Used | Fixed | Available | Util% |
+-------------------+-------+-------+-----------+-------+
| Block RAM Tile    | 361.5 |     0 |      2160 | 16.74 |
|   RAMB36/FIFO*    |   353 |     0 |      2160 | 16.34 |
|     RAMB36E2 only |   353 |       |           |       |
|   RAMB18          |    17 |     0 |      4320 |  0.39 |
|     RAMB18E2 only |    17 |       |           |       |
| URAM              |     0 |     0 |       960 |  0.00 |
+-------------------+-------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      6840 |  0.00 |
+-----------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |    0 |     0 |       676 |  0.00 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |      1800 |  0.00 |
|   BUFGCE             |    0 |     0 |       720 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |       120 |  0.00 |
|   BUFG_GT            |    0 |     0 |       720 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |       240 |  0.00 |
| PLL                  |    0 |     0 |        60 |  0.00 |
| MMCM                 |    0 |     0 |        30 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         9 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        76 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |        19 |  0.00 |
| ILKNE4          |    0 |     0 |         9 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        38 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        38 |  0.00 |
| PCIE40E4        |    0 |     0 |         6 |  0.00 |
| SYSMONE4        |    0 |     0 |         3 |  0.00 |
+-----------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |        12 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         3 |  0.00 |
| ICAPE3      |    0 |     0 |         6 |  0.00 |
| MASTER_JTAG |    0 |     0 |         3 |  0.00 |
| STARTUPE3   |    0 |     0 |         3 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 2951 |            Register |
| LUT3     |  922 |                 CLB |
| LUT4     |  782 |                 CLB |
| LUT5     |  631 |                 CLB |
| LUT6     |  585 |                 CLB |
| RAMB36E2 |  353 |           Block Ram |
| LUT2     |  261 |                 CLB |
| LUT1     |  123 |                 CLB |
| SRL16E   |   99 |                 CLB |
| CARRY8   |   84 |                 CLB |
| RAMS32   |   35 |                 CLB |
| RAMB18E2 |   17 |           Block Ram |
| FDSE     |   11 |            Register |
| MUXF7    |    2 |                 CLB |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+


11. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR2 <-> SLR1                    |    0 |       |     17280 |  0.00 |
|   SLR1 -> SLR2                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    |    0 |       |     17280 |  0.00 |
|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  |    0 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


12. SLR Connectivity Matrix
---------------------------

+------+------+------+------+
|      | SLR2 | SLR1 | SLR0 |
+------+------+------+------+
| SLR2 |    0 |    0 |    0 |
| SLR1 |    0 |    0 |    0 |
| SLR0 |    0 |    0 |    0 |
+------+------+------+------+


13. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+------+------+------+--------+--------+--------+
|          Site Type         | SLR0 | SLR1 | SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+------+------+------+--------+--------+--------+
| CLB                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   CLBL                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   CLBM                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CLB LUTs                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   LUT as Logic             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   LUT as Memory            |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|     LUT as Distributed RAM |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|     LUT as Shift Register  |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CLB Registers              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CARRY8                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F7 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F8 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F9 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   RAMB36/FIFO              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   RAMB18                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| URAM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| PLL                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| MMCM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Unique Control Sets        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
+----------------------------+------+------+------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


14. SLR IO Utilization
----------------------

+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR Index | Bonded IOBs | (%)IOBs | Bonded IPADs | (%)IPADs | Bonded OPADs | (%)OPADs | GTs |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR2      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR1      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR0      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| Total     |           0 |         |            0 |          |            0 |          |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+



Running report: report_timing_summary -file ./report/process_top_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:01:16 ; elapsed = 00:01:50 . Memory (MB): peak = 4150.395 ; gain = 1546.371 ; free physical = 36382 ; free virtual = 37693
Contents of report file './report/process_top_timing_synth.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Wed Feb  5 13:31:07 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing_summary -file ./report/process_top_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 94 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 148 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.744        0.000                      0                13855        0.057        0.000                      0                13855        1.155        0.000                       0                  3514  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.650}        3.300           303.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.744        0.000                      0                13855        0.057        0.000                      0                13855        1.155        0.000                       0                  3514  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.744ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.744ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_36/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.242ns  (logic 1.145ns (51.070%)  route 1.097ns (48.930%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3513, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[0])
                                                      0.902     0.902 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_1/DOUTADOUT[0]
                         net (fo=7, unplaced)         0.216     1.118    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/q0[2]
                         LUT6 (Prop_LUT6_I1_O)        0.115     1.233 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_68/O
                         net (fo=1, unplaced)         0.187     1.420    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_68_n_3
                         LUT5 (Prop_LUT5_I0_O)        0.032     1.452 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_51/O
                         net (fo=1, unplaced)         0.187     1.639    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_36_3
                         LUT5 (Prop_LUT5_I4_O)        0.032     1.671 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_33__0/O
                         net (fo=3, unplaced)         0.193     1.864    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_36_1
                         LUT5 (Prop_LUT5_I4_O)        0.064     1.928 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_36_i_14/O
                         net (fo=28, unplaced)        0.314     2.242    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ADDRARDADDR[2]
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_36/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3513, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_36/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
                         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.279     2.986    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_36
  -------------------------------------------------------------------
                         required time                          2.986    
                         arrival time                          -2.242    
  -------------------------------------------------------------------
                         slack                                  0.744    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_top_L5_fu_70_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_76_U/MergeSort_p_rect_packed_var_L5_76_ram_U/ram_reg_0_15_0_0/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.039ns (32.773%)  route 0.080ns (67.227%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3513, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_top_L5_fu_70_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     0.039 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_top_L5_fu_70_reg[3]/Q
                         net (fo=26, unplaced)        0.080     0.119    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_76_U/MergeSort_p_rect_packed_var_L5_76_ram_U/ram_reg_0_15_0_0/A3
                         RAMS32                                       r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_76_U/MergeSort_p_rect_packed_var_L5_76_ram_U/ram_reg_0_15_0_0/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3513, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_76_U/MergeSort_p_rect_packed_var_L5_76_ram_U/ram_reg_0_15_0_0/WCLK
                         RAMS32                                       r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_76_U/MergeSort_p_rect_packed_var_L5_76_ram_U/ram_reg_0_15_0_0/SP/CLK
                         clock pessimism              0.000     0.000    
                         RAMS32 (Hold_RAMS32_CLK_ADR3)
                                                      0.062     0.062    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_76_U/MergeSort_p_rect_packed_var_L5_76_ram_U/ram_reg_0_15_0_0/SP
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.119    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.650 }
Period(ns):         3.300
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.392         3.300       1.908                bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_77_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.495         1.650       1.155                bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_77_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.495         1.650       1.155                bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_77_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0/CLKARDCLK




Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4150.395 ; gain = 0.000 ; free physical = 36376 ; free virtual = 37687
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4182.410 ; gain = 0.000 ; free physical = 36337 ; free virtual = 37660
[Wed Feb  5 13:31:13 2020] Launched impl_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/verilog/project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 4182.410 ; gain = 32.016 ; free physical = 36234 ; free virtual = 37549
[Wed Feb  5 13:31:13 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1372.145 ; gain = 0.000 ; free physical = 35490 ; free virtual = 36857
INFO: [Netlist 29-17] Analyzing 121 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2617.480 ; gain = 0.000 ; free physical = 33821 ; free virtual = 35099
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 35 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 35 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
open_checkpoint: Time (s): cpu = 00:00:29 ; elapsed = 00:01:02 . Memory (MB): peak = 2617.480 ; gain = 1245.336 ; free physical = 33820 ; free virtual = 35098
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2775.195 ; gain = 87.031 ; free physical = 33349 ; free virtual = 34674

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 101c6e0cf

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2775.195 ; gain = 0.000 ; free physical = 33342 ; free virtual = 34667

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1206 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 49885cb2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2826.191 ; gain = 24.012 ; free physical = 33741 ; free virtual = 35065
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 8 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 4b970e46

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2826.191 ; gain = 24.012 ; free physical = 33837 ; free virtual = 35161
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 826dde5f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2826.191 ; gain = 24.012 ; free physical = 34087 ; free virtual = 35411
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 826dde5f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2826.191 ; gain = 24.012 ; free physical = 34338 ; free virtual = 35662
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 104291e90

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2826.191 ; gain = 24.012 ; free physical = 35053 ; free virtual = 36381
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 104291e90

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2826.191 ; gain = 24.012 ; free physical = 35081 ; free virtual = 36409
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               8  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2826.191 ; gain = 0.000 ; free physical = 35086 ; free virtual = 36414
Ending Logic Optimization Task | Checksum: 104291e90

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2826.191 ; gain = 24.012 ; free physical = 35089 ; free virtual = 36420

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.744 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 370 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 740
Ending PowerOpt Patch Enables Task | Checksum: 104291e90

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4541.711 ; gain = 0.000 ; free physical = 33604 ; free virtual = 34940
Ending Power Optimization Task | Checksum: 104291e90

Time (s): cpu = 00:01:39 ; elapsed = 00:01:52 . Memory (MB): peak = 4541.711 ; gain = 1715.520 ; free physical = 33626 ; free virtual = 34962

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 104291e90

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4541.711 ; gain = 0.000 ; free physical = 33626 ; free virtual = 34962

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4541.711 ; gain = 0.000 ; free physical = 33626 ; free virtual = 34962
Ending Netlist Obfuscation Task | Checksum: 104291e90

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4541.711 ; gain = 0.000 ; free physical = 33626 ; free virtual = 34962
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:47 ; elapsed = 00:02:01 . Memory (MB): peak = 4541.711 ; gain = 1903.480 ; free physical = 33625 ; free virtual = 34961
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4541.711 ; gain = 0.000 ; free physical = 33625 ; free virtual = 34961
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4541.711 ; gain = 0.000 ; free physical = 33516 ; free virtual = 34839
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 4541.711 ; gain = 0.000 ; free physical = 33191 ; free virtual = 34530
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4541.711 ; gain = 0.000 ; free physical = 32979 ; free virtual = 34318
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4541.711 ; gain = 0.000 ; free physical = 32796 ; free virtual = 34109
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 4c2f5a49

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4541.711 ; gain = 0.000 ; free physical = 32796 ; free virtual = 34109
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4541.711 ; gain = 0.000 ; free physical = 32795 ; free virtual = 34108

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 30eb4e90

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4541.711 ; gain = 0.000 ; free physical = 32923 ; free virtual = 34236

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 6a4b19ec

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 4541.711 ; gain = 0.000 ; free physical = 32723 ; free virtual = 34036

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 6a4b19ec

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 4541.711 ; gain = 0.000 ; free physical = 32723 ; free virtual = 34036
Phase 1 Placer Initialization | Checksum: 6a4b19ec

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 4541.711 ; gain = 0.000 ; free physical = 32753 ; free virtual = 34066

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 6f01e41c

Time (s): cpu = 00:00:32 ; elapsed = 00:00:18 . Memory (MB): peak = 4541.711 ; gain = 0.000 ; free physical = 32478 ; free virtual = 33667

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-76] Pass 1. Identified 2 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/ap_CS_fsm_reg[11]_rep_n_3. Replicated 6 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/ap_CS_fsm_reg[15]_rep_n_3. Replicated 4 times.
INFO: [Physopt 32-232] Optimized 2 nets. Created 10 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 10 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4541.711 ; gain = 0.000 ; free physical = 33629 ; free virtual = 34593
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_0_reg_235_reg[14]_0[9] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_18_i_7 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_0_reg_235_reg[14]_0[13] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_18_i_3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_0_reg_235_reg[14]_0[6] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_18_i_10 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_0_reg_235_reg[14]_0[8] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_18_i_8 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ADDRARDADDR[13] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_36_i_3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_0_reg_235_reg[14]_0[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_18_i_16 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ADDRARDADDR[9] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_36_i_7 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_0_reg_235_reg[14]_0[7] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_18_i_9 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_0_reg_235_reg[14]_0[1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_18_i_15 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_0_reg_235_reg[14]_0[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_18_i_12 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_0_reg_235_reg[14]_0[5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_18_i_11 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_0_reg_235_reg[14]_0[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_18_i_14 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ADDRARDADDR[8] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_36_i_8 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_0_reg_235_reg[14]_1[13] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_0_i_3__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_0_reg_235_reg[14]_0[12] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_18_i_4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_0_reg_235_reg[14]_1[9] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_0_i_7__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ADDRARDADDR[12] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_36_i_4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ADDRARDADDR[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_36_i_16 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ADDRARDADDR[6] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_36_i_10 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_0_reg_235_reg[14]_0[11] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_18_i_5 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ADDRARDADDR[14] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_36_i_2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ADDRARDADDR[7] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_36_i_9 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ADDRARDADDR[1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_36_i_15 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_0_reg_235_reg[14]_1[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_0_i_16__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_0_reg_235_reg[14]_0[3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_18_i_13 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_0_reg_235_reg[14]_1[6] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_0_i_10__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ADDRARDADDR[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_36_i_12 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ADDRARDADDR[5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_36_i_11 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_0_reg_235_reg[14]_0[14] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_18_i_2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_0_reg_235_reg[14]_1[8] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_0_i_8__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_0_reg_235_reg[14]_1[1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_0_i_15__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ADDRARDADDR[11] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_36_i_5 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_0_reg_235_reg[14]_1[7] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_0_i_9__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_0_reg_235_reg[14]_1[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_0_i_12__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_0_reg_235_reg[14]_1[5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_0_i_11__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_0_reg_235_reg[14]_0[10] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_18_i_6 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_0_reg_235_reg[14]_1[12] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_0_i_4__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ADDRARDADDR[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_36_i_14 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ADDRARDADDR[10] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_36_i_6 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_0_reg_235_reg[14]_1[14] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_0_i_2__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ADDRARDADDR[3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_36_i_13 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_0_reg_235_reg[14]_1[11] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_0_i_5__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_0_reg_235_reg[14]_1[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_0_i_14__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_0_reg_235_reg[14]_1[3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_0_i_13__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_0_reg_235_reg[14]_1[10] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_0_i_6__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ap_CS_fsm_reg[9]_0[8] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_0_i_9 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ap_CS_fsm_reg[9]_2[8] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_16_i_9 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ADDRARDADDR[7] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_0_i_8__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ap_CS_fsm_reg[7][7] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_16_i_8__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ap_CS_fsm_reg[9]_0[13] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_0_i_4__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ap_CS_fsm_reg[9]_0[5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_0_i_12 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ap_CS_fsm_reg[7][3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_16_i_12__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ap_CS_fsm_reg[9]_0[12] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_0_i_5 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ADDRARDADDR[10] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_0_i_5__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ap_CS_fsm_reg[9]_0[9] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_0_i_8 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ap_CS_fsm_reg[9]_0[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_0_i_13__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ADDRARDADDR[3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_0_i_12__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ap_CS_fsm_reg[7][2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_16_i_13 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ap_CS_fsm_reg[9]_2[9] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_16_i_8 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ap_CS_fsm_reg[7][10] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_16_i_5__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ap_CS_fsm_reg[7][12] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_16_i_3__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ap_CS_fsm_reg[9]_2[12] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_16_i_5 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_da_1_ce0 could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_0_i_1__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ADDRARDADDR[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_0_i_13 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ap_CS_fsm_reg[9]_0[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_0_i_17__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_18_i_15_n_3 could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_18_i_15 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ap_CS_fsm_reg[7][8] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_16_i_7__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ADDRARDADDR[8] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_0_i_7__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_18_i_9_n_3 could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_18_i_9 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_18_i_2__2_n_3 could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_18_i_2__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ap_CS_fsm_reg[7][1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_16_i_15 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ADDRARDADDR[12] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_0_i_3__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ADDRARDADDR[1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_0_i_15 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_dmemclass_Node_da_1_ce1 could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/ram_reg_0_0_i_2__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_18_i_14_n_3 could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_18_i_14 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_18_i_7_n_3 could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_18_i_7 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ap_CS_fsm_reg[9]_2[13] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_16_i_4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ap_CS_fsm_reg[7][13] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_16_i_2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ap_CS_fsm_reg[9]_0[1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_0_i_16__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ADDRARDADDR[6] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_0_i_9__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ap_CS_fsm_reg[9]_0[3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_0_i_14__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_18_i_8_n_3 could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_18_i_8 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ap_CS_fsm_reg[7][0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_16_i_16 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_18_i_6_n_3 could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_18_i_6 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ap_CS_fsm_reg[9]_0[14] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_0_i_3__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ADDRARDADDR[9] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_0_i_6__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ap_CS_fsm_reg[7][9] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_16_i_6__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/p_rect_packed_var_L5_4_address0[6] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_i_9__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_18_i_5_n_3 could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_18_i_5 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_6_U/SortedMerge_p_rect_packed_var_L5_ram_U/p_rect_packed_var_L5_6_ce0 could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_6_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_i_1__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ap_CS_fsm_reg[9]_0[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_0_i_15__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ap_CS_fsm_reg[9]_2[14] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_16_i_3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ap_CS_fsm_reg[11] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_16_i_1__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ap_CS_fsm_reg[7][6] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_16_i_9__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ADDRARDADDR[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_0_i_11__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ap_CS_fsm_reg[7][4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_16_i_11__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ap_CS_fsm_reg[9]_2[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_16_i_17__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ap_CS_fsm_reg[9]_2[1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_16_i_16__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ADDRARDADDR[13] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ap_CS_fsm_reg[9]_0[11] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_0_i_6 could not be replicated
INFO: [Common 17-14] Message 'Physopt 32-117' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4541.711 ; gain = 0.000 ; free physical = 33622 ; free virtual = 34587

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                        |           10  |              0  |                     2  |           0  |           1  |  00:00:00  |
|  Critical Cell                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |           10  |              0  |                     2  |           0  |           7  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: dd90145c

Time (s): cpu = 00:01:37 ; elapsed = 00:01:00 . Memory (MB): peak = 4541.711 ; gain = 0.000 ; free physical = 33602 ; free virtual = 34571
Phase 2 Global Placement | Checksum: 15f471a56

Time (s): cpu = 00:01:46 ; elapsed = 00:01:04 . Memory (MB): peak = 4557.719 ; gain = 16.008 ; free physical = 33584 ; free virtual = 34550

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 15f471a56

Time (s): cpu = 00:01:47 ; elapsed = 00:01:05 . Memory (MB): peak = 4557.719 ; gain = 16.008 ; free physical = 33580 ; free virtual = 34547

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: a0bda314

Time (s): cpu = 00:01:50 ; elapsed = 00:01:06 . Memory (MB): peak = 4621.750 ; gain = 80.039 ; free physical = 33500 ; free virtual = 34466

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: be32f6ba

Time (s): cpu = 00:01:50 ; elapsed = 00:01:06 . Memory (MB): peak = 4621.750 ; gain = 80.039 ; free physical = 33441 ; free virtual = 34407

Phase 3.4 IO Cut Optimizer
Phase 3.4 IO Cut Optimizer | Checksum: 14db194c6

Time (s): cpu = 00:01:51 ; elapsed = 00:01:06 . Memory (MB): peak = 4621.750 ; gain = 80.039 ; free physical = 33425 ; free virtual = 34392

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1108b5536

Time (s): cpu = 00:01:54 ; elapsed = 00:01:08 . Memory (MB): peak = 4621.750 ; gain = 80.039 ; free physical = 32813 ; free virtual = 33857

Phase 3.6 Small Shape Clustering
Phase 3.6 Small Shape Clustering | Checksum: 1ab9d8b55

Time (s): cpu = 00:01:58 ; elapsed = 00:01:12 . Memory (MB): peak = 4621.750 ; gain = 80.039 ; free physical = 32747 ; free virtual = 33792

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 17ec1a4b4

Time (s): cpu = 00:01:59 ; elapsed = 00:01:13 . Memory (MB): peak = 4621.750 ; gain = 80.039 ; free physical = 32727 ; free virtual = 33771

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: 15ada06a9

Time (s): cpu = 00:02:00 ; elapsed = 00:01:14 . Memory (MB): peak = 4621.750 ; gain = 80.039 ; free physical = 32589 ; free virtual = 33614

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: 12847406f

Time (s): cpu = 00:02:03 ; elapsed = 00:01:15 . Memory (MB): peak = 4621.750 ; gain = 80.039 ; free physical = 32595 ; free virtual = 33655

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: 147b6cbe5

Time (s): cpu = 00:02:04 ; elapsed = 00:01:15 . Memory (MB): peak = 4621.750 ; gain = 80.039 ; free physical = 32634 ; free virtual = 33695

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: 11479af66

Time (s): cpu = 00:02:04 ; elapsed = 00:01:16 . Memory (MB): peak = 4621.750 ; gain = 80.039 ; free physical = 32622 ; free virtual = 33683

Phase 3.12 Fast Optimization
Phase 3.12 Fast Optimization | Checksum: e4d30941

Time (s): cpu = 00:02:21 ; elapsed = 00:01:26 . Memory (MB): peak = 4621.750 ; gain = 80.039 ; free physical = 32437 ; free virtual = 33205
Phase 3 Detail Placement | Checksum: e4d30941

Time (s): cpu = 00:02:21 ; elapsed = 00:01:26 . Memory (MB): peak = 4621.750 ; gain = 80.039 ; free physical = 32411 ; free virtual = 33153

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 10824ca31

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 10824ca31

Time (s): cpu = 00:02:36 ; elapsed = 00:01:31 . Memory (MB): peak = 4621.750 ; gain = 80.039 ; free physical = 32367 ; free virtual = 32991

Phase 4.1.1.2 BUFG Replication
Phase 4.1.1.2 BUFG Replication | Checksum: 10824ca31

Time (s): cpu = 00:02:36 ; elapsed = 00:01:32 . Memory (MB): peak = 4621.750 ; gain = 80.039 ; free physical = 32364 ; free virtual = 32987
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.491. For the most accurate timing information please run report_timing.

Phase 4.1.1.3 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=-0.491. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Replication | Checksum: 1fe6a1ffb

Time (s): cpu = 00:03:46 ; elapsed = 00:05:29 . Memory (MB): peak = 4621.750 ; gain = 80.039 ; free physical = 29027 ; free virtual = 29479
Phase 4.1.1 Post Placement Optimization | Checksum: 1fe6a1ffb

Time (s): cpu = 00:03:46 ; elapsed = 00:05:29 . Memory (MB): peak = 4621.750 ; gain = 80.039 ; free physical = 28992 ; free virtual = 29455
Phase 4.1 Post Commit Optimization | Checksum: 1fe6a1ffb

Time (s): cpu = 00:03:46 ; elapsed = 00:05:30 . Memory (MB): peak = 4621.750 ; gain = 80.039 ; free physical = 29013 ; free virtual = 29438

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1fe6a1ffb

Time (s): cpu = 00:03:47 ; elapsed = 00:05:30 . Memory (MB): peak = 4621.750 ; gain = 80.039 ; free physical = 29077 ; free virtual = 29484

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1fe6a1ffb

Time (s): cpu = 00:04:19 ; elapsed = 00:06:04 . Memory (MB): peak = 4621.750 ; gain = 80.039 ; free physical = 28799 ; free virtual = 29240

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4621.750 ; gain = 0.000 ; free physical = 28798 ; free virtual = 29240
Phase 4.4 Final Placement Cleanup | Checksum: 25c422061

Time (s): cpu = 00:04:19 ; elapsed = 00:06:04 . Memory (MB): peak = 4621.750 ; gain = 80.039 ; free physical = 28791 ; free virtual = 29239
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 25c422061

Time (s): cpu = 00:04:19 ; elapsed = 00:06:04 . Memory (MB): peak = 4621.750 ; gain = 80.039 ; free physical = 28779 ; free virtual = 29239
Ending Placer Task | Checksum: 1793c3551

Time (s): cpu = 00:04:20 ; elapsed = 00:06:05 . Memory (MB): peak = 4621.750 ; gain = 80.039 ; free physical = 29008 ; free virtual = 29493
INFO: [Common 17-83] Releasing license: Implementation
177 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:27 ; elapsed = 00:06:12 . Memory (MB): peak = 4621.750 ; gain = 80.039 ; free physical = 28990 ; free virtual = 29492
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4621.750 ; gain = 0.000 ; free physical = 28951 ; free virtual = 29466
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4621.750 ; gain = 0.000 ; free physical = 28862 ; free virtual = 29390
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4621.750 ; gain = 0.000 ; free physical = 28328 ; free virtual = 28929
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:01 . Memory (MB): peak = 4621.750 ; gain = 0.000 ; free physical = 28230 ; free virtual = 28790
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.28 . Memory (MB): peak = 4621.750 ; gain = 0.000 ; free physical = 28243 ; free virtual = 28828
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4621.750 ; gain = 0.000 ; free physical = 28204 ; free virtual = 28679

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.491 | TNS=-58.653 |
Phase 1 Physical Synthesis Initialization | Checksum: fea511e1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 4621.750 ; gain = 0.000 ; free physical = 28093 ; free virtual = 28544
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.491 | TNS=-58.653 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 6 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ap_CS_fsm_reg[8][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ap_ready. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/WEA[0]. Replicated 3 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ap_CS_fsm_reg[3]_0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/WEA[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dst_alloc_buckets_s_U/p_dst_alloc_malloc_s_p_dst_alloc_buckets_s_ram_U/prev_reg_746_reg[13][1]. Replicated 4 times.
INFO: [Physopt 32-76] Pass 2. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ap_CS_fsm_reg[8][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 3 nets. Created 9 new instances.
INFO: [Physopt 32-775] End 4 Pass. Optimized 3 nets or cells. Created 9 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.491 | TNS=-57.846 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4621.750 ; gain = 0.000 ; free physical = 28108 ; free virtual = 28665
Phase 2 Fanout Optimization | Checksum: 20eb574e6

Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 4621.750 ; gain = 0.000 ; free physical = 28109 ; free virtual = 28668

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 10 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/ap_CS_fsm_state36.  Did not re-place instance bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/ap_CS_fsm_reg[35]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/ap_NS_fsm[35].  Did not re-place instance bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/ap_CS_fsm[35]_i_1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_Node_da_1_U/process_top_p_dmemclass_Node_da_1_ram_U/ap_CS_fsm[35]_i_17_n_3.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_Node_da_1_U/process_top_p_dmemclass_Node_da_1_ram_U/ap_CS_fsm[35]_i_17
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_Node_da_1_U/process_top_p_dmemclass_Node_da_1_ram_U/ap_CS_fsm[35]_i_9_n_3.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_Node_da_1_U/process_top_p_dmemclass_Node_da_1_ram_U/ap_CS_fsm[35]_i_9
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_0_reg_235_reg[14]_1[13].  Re-placed instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_0_i_3__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/p_0_reg_107_reg[13].  Did not re-place instance bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_22__1
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_57_n_3.  Re-placed instance bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_57
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_13.  Did not re-place instance bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_40
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_Node_da_1_U/process_top_p_dmemclass_Node_da_1_ram_U/ap_CS_fsm[35]_i_14_n_3.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_Node_da_1_U/process_top_p_dmemclass_Node_da_1_ram_U/ap_CS_fsm[35]_i_14
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_Node_da_1_U/process_top_p_dmemclass_Node_da_1_ram_U/ap_CS_fsm[35]_i_12_n_3.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_Node_da_1_U/process_top_p_dmemclass_Node_da_1_ram_U/ap_CS_fsm[35]_i_12
INFO: [Physopt 32-661] Optimized 2 nets.  Re-placed 2 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 2 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.491 | TNS=-55.094 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4621.750 ; gain = 0.000 ; free physical = 28100 ; free virtual = 28629
Phase 3 Placement Based Optimization | Checksum: 1f1b2ac85

Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 4621.750 ; gain = 0.000 ; free physical = 28131 ; free virtual = 28661

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 6 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_6. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_13. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_5. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_7. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_4. Rewiring did not optimize the net.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4621.750 ; gain = 0.000 ; free physical = 27770 ; free virtual = 28125
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4621.750 ; gain = 0.000 ; free physical = 27770 ; free virtual = 28125
Phase 4 Rewire | Checksum: 1eb517d45

Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 4621.750 ; gain = 0.000 ; free physical = 27766 ; free virtual = 28120

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 19 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ADDRARDADDR[12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/p_0_reg_107_reg[12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_0_reg_235_reg[14]_1[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/p_0_reg_107_reg[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_0_reg_235_reg[14]_1[13] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/p_0_reg_107_reg[13] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_0_reg_235_reg[14]_0[12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ADDRARDADDR[13] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_0_reg_235_reg[14]_1[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/p_0_reg_107_reg[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_0_reg_235_reg[14]_1[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/p_0_reg_107_reg[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_0_reg_235_reg[14]_1[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/p_0_reg_107_reg[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_0_reg_235_reg[14]_1[4]. Replicated 2 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/p_0_reg_107_reg[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_0_reg_235_reg[14]_0[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ADDRARDADDR[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_0_reg_235_reg[14]_0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 1 net. Created 2 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 2 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.491 | TNS=-55.012 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.21 . Memory (MB): peak = 4621.750 ; gain = 0.000 ; free physical = 25969 ; free virtual = 26353
Phase 5 Critical Cell Optimization | Checksum: 9e8916f9

Time (s): cpu = 00:02:15 ; elapsed = 00:02:33 . Memory (MB): peak = 4621.750 ; gain = 0.000 ; free physical = 25963 ; free virtual = 26353

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: 9e8916f9

Time (s): cpu = 00:02:15 ; elapsed = 00:03:19 . Memory (MB): peak = 4621.750 ; gain = 0.000 ; free physical = 25423 ; free virtual = 26047

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_10' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_11' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_12' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_13' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_14' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_15' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_16' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_17' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_18' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_19' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_20' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_21' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_22' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_23' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_24' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_25' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_26' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_27' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_28' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_29' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_30' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_31' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_6' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_8' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_9' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_10' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_11' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_12' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_13' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_14' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_15' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_16' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_17' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_18' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_19' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_20' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_21' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_22' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_23' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_24' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_25' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_26' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_27' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_28' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_29' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_30' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_31' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_6' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_8' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_9' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_3_U/SortedMerge_p_rect_packed_var_L5_3_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_10' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_11' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_12' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_13' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_14' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_15' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_16' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_17' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_18' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_19' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_20' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_21' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_22' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_23' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_24' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_25' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_26' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_27' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_28' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_29' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_30' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_31' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_6' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_8' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_9' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_10' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Common 17-14] Message 'Physopt 32-614' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: 9e8916f9

Time (s): cpu = 00:02:15 ; elapsed = 00:03:19 . Memory (MB): peak = 4621.750 ; gain = 0.000 ; free physical = 25422 ; free virtual = 26047

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: 9e8916f9

Time (s): cpu = 00:02:15 ; elapsed = 00:03:19 . Memory (MB): peak = 4621.750 ; gain = 0.000 ; free physical = 25482 ; free virtual = 26107

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: 9e8916f9

Time (s): cpu = 00:02:15 ; elapsed = 00:03:19 . Memory (MB): peak = 4621.750 ; gain = 0.000 ; free physical = 25527 ; free virtual = 26151

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 5 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 82 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 82 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.491 | TNS=-55.012 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4621.750 ; gain = 0.000 ; free physical = 24788 ; free virtual = 25137
Phase 10 Critical Pin Optimization | Checksum: 9e8916f9

Time (s): cpu = 00:02:22 ; elapsed = 00:03:39 . Memory (MB): peak = 4621.750 ; gain = 0.000 ; free physical = 24787 ; free virtual = 25134

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: 9e8916f9

Time (s): cpu = 00:02:22 ; elapsed = 00:03:48 . Memory (MB): peak = 4621.750 ; gain = 0.000 ; free physical = 25502 ; free virtual = 26026

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 9e8916f9

Time (s): cpu = 00:02:22 ; elapsed = 00:03:48 . Memory (MB): peak = 4621.750 ; gain = 0.000 ; free physical = 25484 ; free virtual = 26015
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4621.750 ; gain = 0.000 ; free physical = 25483 ; free virtual = 26014
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.491 | TNS=-55.012 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.807  |            9  |              0  |                     3  |           0  |           1  |  00:00:25  |
|  Placement Based    |          0.000  |          2.752  |            0  |              0  |                     2  |           0  |           1  |  00:00:02  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:05  |
|  Critical Cell      |          0.000  |          0.082  |            2  |              0  |                     1  |           0  |           1  |  00:01:37  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          0.000  |          0.000  |            0  |              0  |                     1  |           0  |           1  |  00:00:20  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.000  |          3.641  |           11  |              0  |                     7  |           0  |          11  |  00:02:29  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4621.750 ; gain = 0.000 ; free physical = 25447 ; free virtual = 25990
Ending Physical Synthesis Task | Checksum: 969749a8

Time (s): cpu = 00:02:22 ; elapsed = 00:03:48 . Memory (MB): peak = 4621.750 ; gain = 0.000 ; free physical = 25430 ; free virtual = 25978
INFO: [Common 17-83] Releasing license: Implementation
364 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:02:32 ; elapsed = 00:03:51 . Memory (MB): peak = 4621.750 ; gain = 0.000 ; free physical = 25458 ; free virtual = 26024
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4621.750 ; gain = 0.000 ; free physical = 25457 ; free virtual = 26023
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4621.750 ; gain = 0.000 ; free physical = 25413 ; free virtual = 25993
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4621.750 ; gain = 0.000 ; free physical = 25332 ; free virtual = 25925
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 163afbd4 ConstDB: 0 ShapeSum: 7b65fd3b RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rresp[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rresp[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rresp[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rresp[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rlast" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rlast". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_wready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_wready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_arvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_arvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_rready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_rready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_bready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_bready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_bvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_bvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_arready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_arready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_awready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_awready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: a9f2c899

Time (s): cpu = 00:03:57 ; elapsed = 00:03:59 . Memory (MB): peak = 5523.457 ; gain = 901.707 ; free physical = 34699 ; free virtual = 35957
Post Restoration Checksum: NetGraph: 89ccbe87 NumContArr: 20260a12 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: a9f2c899

Time (s): cpu = 00:03:57 ; elapsed = 00:04:00 . Memory (MB): peak = 5523.457 ; gain = 901.707 ; free physical = 34696 ; free virtual = 35955

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: a9f2c899

Time (s): cpu = 00:03:58 ; elapsed = 00:04:00 . Memory (MB): peak = 5523.457 ; gain = 901.707 ; free physical = 34564 ; free virtual = 35823

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: a9f2c899

Time (s): cpu = 00:03:58 ; elapsed = 00:04:00 . Memory (MB): peak = 5523.457 ; gain = 901.707 ; free physical = 34563 ; free virtual = 35822

Phase 2.4 Global Clock Net Routing
Phase 2.4 Global Clock Net Routing | Checksum: a9f2c899

Time (s): cpu = 00:04:04 ; elapsed = 00:04:06 . Memory (MB): peak = 5596.555 ; gain = 974.805 ; free physical = 34234 ; free virtual = 35483

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 17bdde40f

Time (s): cpu = 00:04:11 ; elapsed = 00:04:09 . Memory (MB): peak = 5596.555 ; gain = 974.805 ; free physical = 34097 ; free virtual = 35346
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.491 | TNS=-29.919| WHS=0.018  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 19f221028

Time (s): cpu = 00:04:14 ; elapsed = 00:04:11 . Memory (MB): peak = 5596.555 ; gain = 974.805 ; free physical = 34035 ; free virtual = 35284

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1f915d9a0

Time (s): cpu = 00:04:51 ; elapsed = 00:04:28 . Memory (MB): peak = 5596.555 ; gain = 974.805 ; free physical = 36792 ; free virtual = 38051

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 537
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.608 | TNS=-146.948| WHS=0.030  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 173a665e3

Time (s): cpu = 00:05:15 ; elapsed = 00:04:41 . Memory (MB): peak = 5596.555 ; gain = 974.805 ; free physical = 36490 ; free virtual = 37805

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.521 | TNS=-128.965| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1326cf21a

Time (s): cpu = 00:05:18 ; elapsed = 00:04:45 . Memory (MB): peak = 5596.555 ; gain = 974.805 ; free physical = 36270 ; free virtual = 37585

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.507 | TNS=-122.527| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1ee00d5fc

Time (s): cpu = 00:05:22 ; elapsed = 00:04:49 . Memory (MB): peak = 5596.555 ; gain = 974.805 ; free physical = 36073 ; free virtual = 37391
Phase 4 Rip-up And Reroute | Checksum: 1ee00d5fc

Time (s): cpu = 00:05:22 ; elapsed = 00:04:49 . Memory (MB): peak = 5596.555 ; gain = 974.805 ; free physical = 36072 ; free virtual = 37390

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2af04e166

Time (s): cpu = 00:05:25 ; elapsed = 00:04:50 . Memory (MB): peak = 5596.555 ; gain = 974.805 ; free physical = 36029 ; free virtual = 37347
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.507 | TNS=-122.527| WHS=0.030  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1eeb0d9ac

Time (s): cpu = 00:06:07 ; elapsed = 00:04:59 . Memory (MB): peak = 5745.555 ; gain = 1123.805 ; free physical = 41565 ; free virtual = 42884

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1eeb0d9ac

Time (s): cpu = 00:06:08 ; elapsed = 00:04:59 . Memory (MB): peak = 5745.555 ; gain = 1123.805 ; free physical = 41525 ; free virtual = 42845
Phase 5 Delay and Skew Optimization | Checksum: 1eeb0d9ac

Time (s): cpu = 00:06:08 ; elapsed = 00:04:59 . Memory (MB): peak = 5745.555 ; gain = 1123.805 ; free physical = 41479 ; free virtual = 42828

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 224de8e8d

Time (s): cpu = 00:06:10 ; elapsed = 00:05:01 . Memory (MB): peak = 5745.555 ; gain = 1123.805 ; free physical = 41463 ; free virtual = 42814
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.507 | TNS=-113.516| WHS=0.030  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 224de8e8d

Time (s): cpu = 00:06:10 ; elapsed = 00:05:01 . Memory (MB): peak = 5745.555 ; gain = 1123.805 ; free physical = 41516 ; free virtual = 42867
Phase 6 Post Hold Fix | Checksum: 224de8e8d

Time (s): cpu = 00:06:10 ; elapsed = 00:05:01 . Memory (MB): peak = 5745.555 ; gain = 1123.805 ; free physical = 41515 ; free virtual = 42866

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.536166 %
  Global Horizontal Routing Utilization  = 0.255588 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 66.1972%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 72.9858%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 40.3846%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 38.4615%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1ddf292ad

Time (s): cpu = 00:06:14 ; elapsed = 00:05:02 . Memory (MB): peak = 5745.555 ; gain = 1123.805 ; free physical = 41504 ; free virtual = 42854

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1ddf292ad

Time (s): cpu = 00:06:14 ; elapsed = 00:05:02 . Memory (MB): peak = 5745.555 ; gain = 1123.805 ; free physical = 41512 ; free virtual = 42863

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1ddf292ad

Time (s): cpu = 00:06:15 ; elapsed = 00:05:03 . Memory (MB): peak = 5745.555 ; gain = 1123.805 ; free physical = 41454 ; free virtual = 42805

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.507 | TNS=-113.516| WHS=0.030  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1ddf292ad

Time (s): cpu = 00:06:15 ; elapsed = 00:05:03 . Memory (MB): peak = 5745.555 ; gain = 1123.805 ; free physical = 41462 ; free virtual = 42813
Skip laguna hold fix in PhysOpt in Router as non-negative WHS value: 4.5e-11 .
Time taken to check if laguna hold fix is required (in secs): 0

Phase 11 Physical Synthesis in Router

Phase 11.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.461 | TNS=-89.517 | WHS=0.045 | THS=0.000 |
Phase 11.1 Physical Synthesis Initialization | Checksum: 1ddf292ad

Time (s): cpu = 00:06:49 ; elapsed = 00:05:32 . Memory (MB): peak = 6339.555 ; gain = 1717.805 ; free physical = 36342 ; free virtual = 37768

Phase 11.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.461 | TNS=-89.517 | WHS=0.045 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: ap_clk. Processed net: bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/ap_CS_fsm_state36.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: ap_clk. Processed net: bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/ap_NS_fsm[35].
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.461 | TNS=-89.517 | WHS=0.045 | THS=0.000 |
Phase 11.2 Critical Path Optimization | Checksum: 1ddf292ad

Time (s): cpu = 00:06:52 ; elapsed = 00:05:33 . Memory (MB): peak = 6364.566 ; gain = 1742.816 ; free physical = 35626 ; free virtual = 37052
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6364.566 ; gain = 0.000 ; free physical = 35315 ; free virtual = 36741
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.461 | TNS=-89.517 | WHS=0.045 | THS=0.000 |
Phase 11 Physical Synthesis in Router | Checksum: 1ddf292ad

Time (s): cpu = 00:06:53 ; elapsed = 00:05:34 . Memory (MB): peak = 6364.566 ; gain = 1742.816 ; free physical = 35170 ; free virtual = 36596
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:06:53 ; elapsed = 00:05:34 . Memory (MB): peak = 6364.566 ; gain = 1742.816 ; free physical = 35331 ; free virtual = 36758
INFO: [Common 17-83] Releasing license: Implementation
390 Infos, 97 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:07:02 ; elapsed = 00:05:42 . Memory (MB): peak = 6364.566 ; gain = 1742.816 ; free physical = 35329 ; free virtual = 36755
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6364.566 ; gain = 0.000 ; free physical = 35308 ; free virtual = 36734
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 6364.566 ; gain = 0.000 ; free physical = 35250 ; free virtual = 36680
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 6364.566 ; gain = 0.000 ; free physical = 34811 ; free virtual = 36262
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 6445.309 ; gain = 80.742 ; free physical = 31553 ; free virtual = 33011
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 6445.309 ; gain = 0.000 ; free physical = 28506 ; free virtual = 29964
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
402 Infos, 97 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 6445.309 ; gain = 0.000 ; free physical = 26958 ; free virtual = 28394
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 6445.309 ; gain = 0.000 ; free physical = 24415 ; free virtual = 25378
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Feb  5 13:51:22 2020...
[Wed Feb  5 13:51:27 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:20:15 . Memory (MB): peak = 4182.410 ; gain = 0.000 ; free physical = 27739 ; free virtual = 28710
INFO: [Netlist 29-17] Analyzing 121 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4254.090 ; gain = 13.672 ; free physical = 27376 ; free virtual = 28413
Restored from archive | CPU: 1.160000 secs | Memory: 18.371025 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4254.090 ; gain = 13.672 ; free physical = 27376 ; free virtual = 28413
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4254.090 ; gain = 0.000 ; free physical = 27374 ; free virtual = 28411
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 35 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 35 instances

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 4254.090 ; gain = 71.680 ; free physical = 27374 ; free virtual = 28411
Running report: report_route_status -file ./report/process_top_status_routed.rpt
Contents of report file './report/process_top_status_routed.rpt' is as follows:
Design Route Status
                                               :      # nets :
   ------------------------------------------- : ----------- :
   # of logical nets.......................... :        8241 :
       # of nets not needing routing.......... :        2074 :
           # of internally routed nets........ :        1909 :
           # of implicitly routed ports....... :         165 :
       # of routable nets..................... :        6167 :
           # of fully routed nets............. :        6167 :
       # of nets with routing errors.......... :           0 :
   ------------------------------------------- : ----------- :


Running report: report_timing -max_paths 10 -file ./report/process_top_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
Contents of report file './report/process_top_timing_paths_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Wed Feb  5 13:51:42 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing -max_paths 10 -file ./report/process_top_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.461ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemclass_Node_da_1_U/process_top_p_dmemclass_Node_da_1_ram_U/ram_reg_0_20/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/ap_CS_fsm_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 1.162ns (30.987%)  route 2.588ns (69.013%))
  Logic Levels:           3  (CARRY8=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3525, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_1_U/process_top_p_dmemclass_Node_da_1_ram_U/ap_clk
    RAMB36_X1Y27         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_1_U/process_top_p_dmemclass_Node_da_1_ram_U/ram_reg_0_20/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_1_U/process_top_p_dmemclass_Node_da_1_ram_U/ram_reg_0_20/DOUTADOUT[0]
                         net (fo=3, routed)           0.952     1.858    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_1_U/process_top_p_dmemclass_Node_da_1_ram_U/q0[20]
    SLICE_X14Y36         LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.081     1.939 r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_1_U/process_top_p_dmemclass_Node_da_1_ram_U/ap_CS_fsm[35]_i_17/O
                         net (fo=1, routed)           0.013     1.952    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_1_U/process_top_p_dmemclass_Node_da_1_ram_U/ap_CS_fsm[35]_i_17_n_3
    SLICE_X14Y36         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.144     2.096 r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_1_U/process_top_p_dmemclass_Node_da_1_ram_U/ap_CS_fsm_reg[35]_i_2/CO[7]
                         net (fo=2, routed)           1.576     3.672    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/CO[0]
    SLICE_X39Y171        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.031     3.703 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/ap_CS_fsm[35]_i_1/O
                         net (fo=1, routed)           0.047     3.750    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/ap_NS_fsm[35]
    SLICE_X39Y171        FDRE                                         r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/ap_CS_fsm_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3525, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/ap_clk
    SLICE_X39Y171        FDRE                                         r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/ap_CS_fsm_reg[35]/C
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    SLICE_X39Y171        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.024     3.289    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/ap_CS_fsm_reg[35]
  -------------------------------------------------------------------
                         required time                          3.289    
                         arrival time                          -3.750    
  -------------------------------------------------------------------
                         slack                                 -0.461    

Slack (VIOLATED) :        -0.367ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_41/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.383ns  (logic 0.846ns (25.007%)  route 2.537ns (74.993%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3525, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ap_clk
    RAMB18_X3Y74         RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y74         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[12])
                                                      0.768     0.768 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_bram_0/DOUTADOUT[12]
                         net (fo=1, routed)           0.895     1.663    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/p_rect_packed_var_L5_73_q0[12]
    SLICE_X29Y139        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.047     1.710 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_23__1/O
                         net (fo=3, routed)           0.551     2.261    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_36_11
    SLICE_X39Y112        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.031     2.292 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_36_i_4/O
                         net (fo=28, routed)          1.091     3.383    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ADDRARDADDR[12]
    RAMB36_X4Y13         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_41/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3525, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ap_clk
    RAMB36_X4Y13         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_41/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X4Y13         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.249     3.016    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_41
  -------------------------------------------------------------------
                         required time                          3.016    
                         arrival time                          -3.383    
  -------------------------------------------------------------------
                         slack                                 -0.367    

Slack (VIOLATED) :        -0.350ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_41/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.378ns  (logic 1.177ns (34.843%)  route 2.201ns (65.157%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3525, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ap_clk
    RAMB36_X2Y6          RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.886     0.886 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_3/DOUTADOUT[1]
                         net (fo=37, routed)          0.948     1.834    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_31_3[7]
    SLICE_X39Y100        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.114     1.948 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_63/O
                         net (fo=1, routed)           0.045     1.993    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_63_n_3
    SLICE_X39Y99         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.032     2.025 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_46/O
                         net (fo=1, routed)           0.039     2.064    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_36_8
    SLICE_X39Y99         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.031     2.095 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_28/O
                         net (fo=3, routed)           0.054     2.149    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_36_6
    SLICE_X39Y99         LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.114     2.263 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_36_i_9/O
                         net (fo=28, routed)          1.115     3.378    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ADDRARDADDR[7]
    RAMB36_X4Y13         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_41/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3525, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ap_clk
    RAMB36_X4Y13         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_41/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X4Y13         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.237     3.028    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_41
  -------------------------------------------------------------------
                         required time                          3.028    
                         arrival time                          -3.378    
  -------------------------------------------------------------------
                         slack                                 -0.350    

Slack (VIOLATED) :        -0.344ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_42/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.360ns  (logic 0.846ns (25.179%)  route 2.514ns (74.821%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3525, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ap_clk
    RAMB18_X3Y74         RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y74         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[12])
                                                      0.768     0.768 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_bram_0/DOUTADOUT[12]
                         net (fo=1, routed)           0.895     1.663    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/p_rect_packed_var_L5_73_q0[12]
    SLICE_X29Y139        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.047     1.710 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_23__1/O
                         net (fo=3, routed)           0.551     2.261    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_36_11
    SLICE_X39Y112        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.031     2.292 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_36_i_4/O
                         net (fo=28, routed)          1.068     3.360    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ADDRARDADDR[12]
    RAMB36_X3Y5          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_42/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3525, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ap_clk
    RAMB36_X3Y5          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_42/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X3Y5          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.249     3.016    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_42
  -------------------------------------------------------------------
                         required time                          3.016    
                         arrival time                          -3.360    
  -------------------------------------------------------------------
                         slack                                 -0.344    

Slack (VIOLATED) :        -0.343ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_2/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.352ns  (logic 1.043ns (31.116%)  route 2.309ns (68.884%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3525, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ap_clk
    RAMB36_X2Y4          RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.902     0.902 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_3/DOUTADOUT[0]
                         net (fo=2, routed)           1.055     1.957    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_31_4[6]
    SLICE_X40Y99         LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.048     2.005 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_64/O
                         net (fo=1, routed)           0.042     2.047    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_64_n_3
    SLICE_X40Y99         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.031     2.078 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_47/O
                         net (fo=1, routed)           0.039     2.117    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_36_7
    SLICE_X40Y99         LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.031     2.148 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_29__0/O
                         net (fo=3, routed)           0.097     2.245    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_36_5
    SLICE_X39Y99         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.031     2.276 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_0_i_10__0/O
                         net (fo=18, routed)          1.076     3.352    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_0_1[6]
    RAMB36_X2Y3          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_2/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3525, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ap_clk
    RAMB36_X2Y3          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_2/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X2Y3          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.256     3.009    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_2
  -------------------------------------------------------------------
                         required time                          3.009    
                         arrival time                          -3.352    
  -------------------------------------------------------------------
                         slack                                 -0.343    

Slack (VIOLATED) :        -0.336ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_57/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 1.177ns (34.988%)  route 2.187ns (65.012%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3525, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ap_clk
    RAMB36_X2Y6          RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.886     0.886 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_3/DOUTADOUT[1]
                         net (fo=37, routed)          0.948     1.834    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_31_3[7]
    SLICE_X39Y100        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.114     1.948 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_63/O
                         net (fo=1, routed)           0.045     1.993    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_63_n_3
    SLICE_X39Y99         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.032     2.025 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_46/O
                         net (fo=1, routed)           0.039     2.064    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_36_8
    SLICE_X39Y99         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.031     2.095 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_28/O
                         net (fo=3, routed)           0.054     2.149    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_36_6
    SLICE_X39Y99         LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.114     2.263 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_36_i_9/O
                         net (fo=28, routed)          1.101     3.364    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ADDRARDADDR[7]
    RAMB36_X4Y14         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_57/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3525, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ap_clk
    RAMB36_X4Y14         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_57/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X4Y14         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.237     3.028    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_57
  -------------------------------------------------------------------
                         required time                          3.028    
                         arrival time                          -3.364    
  -------------------------------------------------------------------
                         slack                                 -0.336    

Slack (VIOLATED) :        -0.335ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_57/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.321ns  (logic 1.209ns (36.405%)  route 2.112ns (63.595%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3525, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ap_clk
    RAMB36_X2Y12         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.902     0.902 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_1/DOUTADOUT[0]
                         net (fo=7, routed)           0.774     1.676    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/q0[2]
    SLICE_X40Y98         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.114     1.790 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_68/O
                         net (fo=1, routed)           0.040     1.830    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_68_n_3
    SLICE_X40Y98         LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.031     1.861 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_51/O
                         net (fo=1, routed)           0.050     1.911    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_36_3
    SLICE_X40Y98         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.113     2.024 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_33__0/O
                         net (fo=3, routed)           0.141     2.165    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_36_1
    SLICE_X39Y98         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.049     2.214 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_36_i_14/O
                         net (fo=28, routed)          1.107     3.321    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ADDRARDADDR[2]
    RAMB36_X4Y14         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_57/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3525, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ap_clk
    RAMB36_X4Y14         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_57/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X4Y14         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.279     2.986    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_57
  -------------------------------------------------------------------
                         required time                          2.986    
                         arrival time                          -3.321    
  -------------------------------------------------------------------
                         slack                                 -0.335    

Slack (VIOLATED) :        -0.325ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_57/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.341ns  (logic 0.846ns (25.322%)  route 2.495ns (74.678%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3525, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ap_clk
    RAMB18_X3Y74         RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y74         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[12])
                                                      0.768     0.768 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_bram_0/DOUTADOUT[12]
                         net (fo=1, routed)           0.895     1.663    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/p_rect_packed_var_L5_73_q0[12]
    SLICE_X29Y139        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.047     1.710 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_23__1/O
                         net (fo=3, routed)           0.551     2.261    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_36_11
    SLICE_X39Y112        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.031     2.292 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_36_i_4/O
                         net (fo=28, routed)          1.049     3.341    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ADDRARDADDR[12]
    RAMB36_X4Y14         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_57/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3525, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ap_clk
    RAMB36_X4Y14         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_57/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X4Y14         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.249     3.016    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_57
  -------------------------------------------------------------------
                         required time                          3.016    
                         arrival time                          -3.341    
  -------------------------------------------------------------------
                         slack                                 -0.325    

Slack (VIOLATED) :        -0.319ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemclass_Node_da_1_U/process_top_p_dmemclass_Node_da_1_ram_U/ram_reg_0_2/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.333ns  (logic 0.902ns (27.063%)  route 2.431ns (72.937%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3525, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ap_clk
    RAMB36_X2Y37         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y37         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.902     0.902 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_6/DOUTADOUT[0]
                         net (fo=37, routed)          2.431     3.333    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_1_U/process_top_p_dmemclass_Node_da_1_ram_U/ram_reg_0_0_1[12]
    RAMB36_X0Y10         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_1_U/process_top_p_dmemclass_Node_da_1_ram_U/ram_reg_0_2/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3525, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_1_U/process_top_p_dmemclass_Node_da_1_ram_U/ap_clk
    RAMB36_X0Y10         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_1_U/process_top_p_dmemclass_Node_da_1_ram_U/ram_reg_0_2/CLKBWRCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X0Y10         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.251     3.014    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_1_U/process_top_p_dmemclass_Node_da_1_ram_U/ram_reg_0_2
  -------------------------------------------------------------------
                         required time                          3.014    
                         arrival time                          -3.333    
  -------------------------------------------------------------------
                         slack                                 -0.319    

Slack (VIOLATED) :        -0.319ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_4/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.328ns  (logic 1.043ns (31.340%)  route 2.285ns (68.660%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3525, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ap_clk
    RAMB36_X2Y4          RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.902     0.902 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_3/DOUTADOUT[0]
                         net (fo=2, routed)           1.055     1.957    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_31_4[6]
    SLICE_X40Y99         LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.048     2.005 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_64/O
                         net (fo=1, routed)           0.042     2.047    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_64_n_3
    SLICE_X40Y99         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.031     2.078 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_47/O
                         net (fo=1, routed)           0.039     2.117    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_36_7
    SLICE_X40Y99         LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.031     2.148 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_29__0/O
                         net (fo=3, routed)           0.097     2.245    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_36_5
    SLICE_X39Y99         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.031     2.276 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_0_i_10__0/O
                         net (fo=18, routed)          1.052     3.328    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_0_1[6]
    RAMB36_X1Y28         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_4/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3525, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ap_clk
    RAMB36_X1Y28         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_4/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X1Y28         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.256     3.009    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_4
  -------------------------------------------------------------------
                         required time                          3.009    
                         arrival time                          -3.328    
  -------------------------------------------------------------------
                         slack                                 -0.319    





Running report: report_utilization -file ./report/process_top_utilization_routed.rpt
Contents of report file './report/process_top_utilization_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Feb  5 13:51:43 2020
| Host         : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_utilization -file ./report/process_top_utilization_routed.rpt
| Design       : bd_0_wrapper
| Device       : xcvu9pfsgd2104-3
| Design State : Fully Placed
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists
12. SLR Connectivity
13. SLR Connectivity Matrix
14. SLR CLB Logic and Dedicated Block Utilization
15. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   | 2799 |     0 |   1182240 |  0.24 |
|   LUT as Logic             | 2726 |     0 |   1182240 |  0.23 |
|   LUT as Memory            |   73 |     0 |    591840 |  0.01 |
|     LUT as Distributed RAM |   18 |     0 |           |       |
|     LUT as Shift Register  |   55 |     0 |           |       |
| CLB Registers              | 2974 |     0 |   2364480 |  0.13 |
|   Register as Flip Flop    | 2974 |     0 |   2364480 |  0.13 |
|   Register as Latch        |    0 |     0 |   2364480 |  0.00 |
| CARRY8                     |   84 |     0 |    147780 |  0.06 |
| F7 Muxes                   |    2 |     0 |    591120 | <0.01 |
| F8 Muxes                   |    0 |     0 |    295560 |  0.00 |
| F9 Muxes                   |    0 |     0 |    147780 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 11    |          Yes |         Set |            - |
| 2963  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| CLB                                        | 1198 |     0 |    147780 |  0.81 |
|   CLBL                                     |  673 |     0 |           |       |
|   CLBM                                     |  525 |     0 |           |       |
| LUT as Logic                               | 2726 |     0 |   1182240 |  0.23 |
|   using O5 output only                     |   25 |       |           |       |
|   using O6 output only                     | 2122 |       |           |       |
|   using O5 and O6                          |  579 |       |           |       |
| LUT as Memory                              |   73 |     0 |    591840 |  0.01 |
|   LUT as Distributed RAM                   |   18 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |    1 |       |           |       |
|     using O5 and O6                        |   17 |       |           |       |
|   LUT as Shift Register                    |   55 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |   11 |       |           |       |
|     using O5 and O6                        |   44 |       |           |       |
| CLB Registers                              | 2974 |     0 |   2364480 |  0.13 |
|   Register driven from within the CLB      | 1482 |       |           |       |
|   Register driven from outside the CLB     | 1492 |       |           |       |
|     LUT in front of the register is unused | 1174 |       |           |       |
|     LUT in front of the register is used   |  318 |       |           |       |
| Unique Control Sets                        |   93 |       |    295560 |  0.03 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+-------+-------+-----------+-------+
|     Site Type     |  Used | Fixed | Available | Util% |
+-------------------+-------+-------+-----------+-------+
| Block RAM Tile    | 361.5 |     0 |      2160 | 16.74 |
|   RAMB36/FIFO*    |   353 |     0 |      2160 | 16.34 |
|     RAMB36E2 only |   353 |       |           |       |
|   RAMB18          |    17 |     0 |      4320 |  0.39 |
|     RAMB18E2 only |    17 |       |           |       |
| URAM              |     0 |     0 |       960 |  0.00 |
+-------------------+-------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      6840 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |       676 |  0.00 |
| HPIOB_M          |    0 |     0 |       312 |  0.00 |
| HPIOB_S          |    0 |     0 |       312 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        52 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |       720 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       720 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |       240 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |      1560 |  0.00 |
| BITSLICE_TX      |    0 |     0 |       240 |  0.00 |
| RIU_OR           |    0 |     0 |       120 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |      1800 |  0.00 |
|   BUFGCE             |    0 |     0 |       720 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |       120 |  0.00 |
|   BUFG_GT            |    0 |     0 |       720 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |       240 |  0.00 |
| PLL                  |    0 |     0 |        60 |  0.00 |
| MMCM                 |    0 |     0 |        30 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         9 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        76 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |        19 |  0.00 |
| ILKNE4          |    0 |     0 |         9 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        38 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        38 |  0.00 |
| PCIE40E4        |    0 |     0 |         6 |  0.00 |
| SYSMONE4        |    0 |     0 |         3 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |        12 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         3 |  0.00 |
| ICAPE3      |    0 |     0 |         6 |  0.00 |
| MASTER_JTAG |    0 |     0 |         3 |  0.00 |
| STARTUPE3   |    0 |     0 |         3 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 2963 |            Register |
| LUT3     |  922 |                 CLB |
| LUT4     |  782 |                 CLB |
| LUT5     |  636 |                 CLB |
| LUT6     |  589 |                 CLB |
| RAMB36E2 |  353 |           Block Ram |
| LUT2     |  261 |                 CLB |
| LUT1     |  115 |                 CLB |
| SRL16E   |   99 |                 CLB |
| CARRY8   |   84 |                 CLB |
| RAMS32   |   35 |                 CLB |
| RAMB18E2 |   17 |           Block Ram |
| FDSE     |   11 |            Register |
| MUXF7    |    2 |                 CLB |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+


12. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR2 <-> SLR1                    |    0 |       |     17280 |  0.00 |
|   SLR1 -> SLR2                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    |    0 |       |     17280 |  0.00 |
|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  |    0 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


13. SLR Connectivity Matrix
---------------------------

+------+------+------+------+
|      | SLR2 | SLR1 | SLR0 |
+------+------+------+------+
| SLR2 |    0 |    0 |    0 |
| SLR1 |    0 |    0 |    0 |
| SLR0 |    0 |    0 |    0 |
+------+------+------+------+


14. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+-------+------+------+--------+--------+--------+
|          Site Type         |  SLR0 | SLR1 | SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+-------+------+------+--------+--------+--------+
| CLB                        |  1198 |    0 |    0 |   2.43 |   0.00 |   0.00 |
|   CLBL                     |   673 |    0 |    0 |   2.74 |   0.00 |   0.00 |
|   CLBM                     |   525 |    0 |    0 |   2.13 |   0.00 |   0.00 |
| CLB LUTs                   |  2799 |    0 |    0 |   0.71 |   0.00 |   0.00 |
|   LUT as Logic             |  2726 |    0 |    0 |   0.69 |   0.00 |   0.00 |
|   LUT as Memory            |    73 |    0 |    0 |   0.04 |   0.00 |   0.00 |
|     LUT as Distributed RAM |    18 |    0 |    0 |  <0.01 |   0.00 |   0.00 |
|     LUT as Shift Register  |    55 |    0 |    0 |   0.03 |   0.00 |   0.00 |
| CLB Registers              |  2974 |    0 |    0 |   0.38 |   0.00 |   0.00 |
| CARRY8                     |    84 |    0 |    0 |   0.17 |   0.00 |   0.00 |
| F7 Muxes                   |     2 |    0 |    0 |  <0.01 |   0.00 |   0.00 |
| F8 Muxes                   |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F9 Muxes                   |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             | 361.5 |    0 |    0 |  50.21 |   0.00 |   0.00 |
|   RAMB36/FIFO              |   353 |    0 |    0 |  49.03 |   0.00 |   0.00 |
|   RAMB18                   |    17 |    0 |    0 |   1.18 |   0.00 |   0.00 |
| URAM                       |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| PLL                        |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| MMCM                       |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Unique Control Sets        |    93 |    0 |    0 |   0.09 |   0.00 |   0.00 |
+----------------------------+-------+------+------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


15. SLR IO Utilization
----------------------

+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR Index | Bonded IOBs | (%)IOBs | Bonded IPADs | (%)IPADs | Bonded OPADs | (%)OPADs | GTs |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR2      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR1      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR0      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| Total     |           0 |         |            0 |          |            0 |          |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+



Running report: report_timing_summary -file ./report/process_top_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Contents of report file './report/process_top_timing_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Wed Feb  5 13:51:44 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing_summary -file ./report/process_top_timing_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 94 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 148 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.461      -89.517                    727                13867        0.045        0.000                      0                13867        1.155        0.000                       0                  3526  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.650}        3.300           303.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.461      -89.517                    727                13867        0.045        0.000                      0                13867        1.155        0.000                       0                  3526  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :          727  Failing Endpoints,  Worst Slack       -0.461ns,  Total Violation      -89.517ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.461ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemclass_Node_da_1_U/process_top_p_dmemclass_Node_da_1_ram_U/ram_reg_0_20/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/ap_CS_fsm_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 1.162ns (30.987%)  route 2.588ns (69.013%))
  Logic Levels:           3  (CARRY8=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3525, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_1_U/process_top_p_dmemclass_Node_da_1_ram_U/ap_clk
    RAMB36_X1Y27         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_1_U/process_top_p_dmemclass_Node_da_1_ram_U/ram_reg_0_20/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_1_U/process_top_p_dmemclass_Node_da_1_ram_U/ram_reg_0_20/DOUTADOUT[0]
                         net (fo=3, routed)           0.952     1.858    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_1_U/process_top_p_dmemclass_Node_da_1_ram_U/q0[20]
    SLICE_X14Y36         LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.081     1.939 r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_1_U/process_top_p_dmemclass_Node_da_1_ram_U/ap_CS_fsm[35]_i_17/O
                         net (fo=1, routed)           0.013     1.952    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_1_U/process_top_p_dmemclass_Node_da_1_ram_U/ap_CS_fsm[35]_i_17_n_3
    SLICE_X14Y36         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.144     2.096 r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_1_U/process_top_p_dmemclass_Node_da_1_ram_U/ap_CS_fsm_reg[35]_i_2/CO[7]
                         net (fo=2, routed)           1.576     3.672    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/CO[0]
    SLICE_X39Y171        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.031     3.703 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/ap_CS_fsm[35]_i_1/O
                         net (fo=1, routed)           0.047     3.750    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/ap_NS_fsm[35]
    SLICE_X39Y171        FDRE                                         r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/ap_CS_fsm_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3525, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/ap_clk
    SLICE_X39Y171        FDRE                                         r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/ap_CS_fsm_reg[35]/C
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    SLICE_X39Y171        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.024     3.289    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/ap_CS_fsm_reg[35]
  -------------------------------------------------------------------
                         required time                          3.289    
                         arrival time                          -3.750    
  -------------------------------------------------------------------
                         slack                                 -0.461    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/process_top_gmem_m_axi_U/bus_read/fifo_rreq/q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/process_top_gmem_m_axi_U/bus_read/start_addr_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.091ns  (logic 0.038ns (41.758%)  route 0.053ns (58.242%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3525, unset)         0.000     0.000    bd_0_i/hls_inst/inst/process_top_gmem_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X60Y109        FDRE                                         r  bd_0_i/hls_inst/inst/process_top_gmem_m_axi_U/bus_read/fifo_rreq/q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y109        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.038 r  bd_0_i/hls_inst/inst/process_top_gmem_m_axi_U/bus_read/fifo_rreq/q_reg[20]/Q
                         net (fo=1, routed)           0.053     0.091    bd_0_i/hls_inst/inst/process_top_gmem_m_axi_U/bus_read/fifo_rreq_n_51
    SLICE_X60Y110        FDRE                                         r  bd_0_i/hls_inst/inst/process_top_gmem_m_axi_U/bus_read/start_addr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3525, unset)         0.000     0.000    bd_0_i/hls_inst/inst/process_top_gmem_m_axi_U/bus_read/ap_clk
    SLICE_X60Y110        FDRE                                         r  bd_0_i/hls_inst/inst/process_top_gmem_m_axi_U/bus_read/start_addr_reg[22]/C
                         clock pessimism              0.000     0.000    
    SLICE_X60Y110        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     0.046    bd_0_i/hls_inst/inst/process_top_gmem_m_axi_U/bus_read/start_addr_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.091    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.650 }
Period(ns):         3.300
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.392         3.300       1.908      RAMB18_X3Y77  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_77_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.495         1.650       1.155      RAMB18_X3Y77  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_77_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.495         1.650       1.155      RAMB18_X3Y77  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_77_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0/CLKARDCLK




HLS: impl run complete: worst setup slack (WNS)=-0.461356, worst hold slack (WHS)=0.045000, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
Vivado implementation timing failed: WNS (-0.461356) is less than 0
HLS EXTRACTION: calculating BRAM count: (17 bram18) + 2 * (353 bram36)
HLS EXTRACTION: impl area_totals:  0 0 0 0 0 {0 } 0
HLS EXTRACTION: impl area_current: 0 2799 2974 0 723 0 55 1198 0 0
HLS EXTRACTION: generated /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/report/verilog/process_top_export.xml


Implementation tool: Xilinx Vivado v.2018.3
Project:             device
Solution:            device
Device target:       xcvu9p-fsgd2104-3-e
Report date:         Wed Feb 05 13:51:44 PST 2020

#=== Post-Implementation Resource usage ===
CLB:           1198
LUT:           2799
FF:            2974
DSP:              0
BRAM:           723
SRL:             55
#=== Final timing ===
CP required:    3.300
CP achieved post-synthesis:    2.556
CP achieved post-implementation:    3.761
Timing not met

HLS EXTRACTION: generated /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/report/verilog/process_top_export.rpt
INFO: [Common 17-206] Exiting Vivado at Wed Feb  5 13:51:44 2020...
INFO: [HLS 200-112] Total elapsed time: 1816.29 seconds; peak allocated memory: 129.955 MB.
INFO: [Common 17-206] Exiting vivado_hls at Wed Feb  5 13:51:45 2020...
