

================================================================
== Vitis HLS Report for 'dropper'
================================================================
* Date:           Sat Mar 18 14:31:46 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        icmp_server_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  1.975 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.97>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i73 %packageBuffer1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i73 %packageBuffer1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i73 %packageBuffer1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %validFifo, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %validFifo, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %validFifo, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %validFifo, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i73 %packageBuffer1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln323 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:323]   --->   Operation 15 'specpipeline' 'specpipeline_ln323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i73P0A, i73 %packageBuffer1, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 16 'nbreadreq' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.06> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 73> <Depth = 64> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln331 = br i1 %tmp_i, void %dropper.exit, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:331]   --->   Operation 17 'br' 'br_ln331' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%d_isFirstWord_load = load i1 %d_isFirstWord" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:332]   --->   Operation 18 'load' 'd_isFirstWord_load' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%d_drop_load = load i1 %d_drop" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:343]   --->   Operation 19 'load' 'd_drop_load' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln332 = br i1 %d_isFirstWord_load, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:332]   --->   Operation 20 'br' 'br_ln332' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.06ns)   --->   "%packageBuffer1_read = read i73 @_ssdm_op_Read.ap_fifo.volatile.i73P0A, i73 %packageBuffer1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 21 'read' 'packageBuffer1_read' <Predicate = (tmp_i & !d_isFirstWord_load)> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.06> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 73> <Depth = 64> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%currWord_last_V_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i73.i32, i73 %packageBuffer1_read, i32 72" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 22 'bitselect' 'currWord_last_V_1' <Predicate = (tmp_i & !d_isFirstWord_load)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln343 = br i1 %d_drop_load, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:343]   --->   Operation 23 'br' 'br_ln343' <Predicate = (tmp_i & !d_isFirstWord_load)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.41ns)   --->   "%br_ln349 = br i1 %currWord_last_V_1, void %._crit_edge2.i, void %.thread.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:349]   --->   Operation 24 'br' 'br_ln349' <Predicate = (tmp_i & !d_isFirstWord_load & !d_drop_load)> <Delay = 0.41>
ST_1 : Operation 25 [1/1] (0.41ns)   --->   "%br_ln349 = br i1 %currWord_last_V_1, void %._crit_edge2.i, void %.thread.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:349]   --->   Operation 25 'br' 'br_ln349' <Predicate = (tmp_i & !d_isFirstWord_load & d_drop_load)> <Delay = 0.41>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_i_51 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1P0A, i1 %validFifo, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 26 'nbreadreq' 'tmp_i_51' <Predicate = (tmp_i & d_isFirstWord_load)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 8> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln333 = br i1 %tmp_i_51, void %.thread.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:333]   --->   Operation 27 'br' 'br_ln333' <Predicate = (tmp_i & d_isFirstWord_load)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.06ns)   --->   "%packageBuffer1_read_1 = read i73 @_ssdm_op_Read.ap_fifo.volatile.i73P0A, i73 %packageBuffer1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 28 'read' 'packageBuffer1_read_1' <Predicate = (tmp_i & d_isFirstWord_load & tmp_i_51)> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.06> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 73> <Depth = 64> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%currWord_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i73.i32, i73 %packageBuffer1_read_1, i32 72" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 29 'bitselect' 'currWord_last_V' <Predicate = (tmp_i & d_isFirstWord_load & tmp_i_51)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.16ns)   --->   "%d_valid = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %validFifo" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 30 'read' 'd_valid' <Predicate = (tmp_i & d_isFirstWord_load & tmp_i_51)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 8> <FIFO>
ST_1 : Operation 31 [1/1] (0.38ns)   --->   "%br_ln336 = br i1 %d_valid, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:336]   --->   Operation 31 'br' 'br_ln336' <Predicate = (tmp_i & d_isFirstWord_load & tmp_i_51)> <Delay = 0.38>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%br_ln337 = br void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:337]   --->   Operation 32 'br' 'br_ln337' <Predicate = (tmp_i & d_isFirstWord_load & tmp_i_51 & d_valid)> <Delay = 0.38>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%d_drop_flag_0_i = phi i1 0, void, i1 1, void"   --->   Operation 33 'phi' 'd_drop_flag_0_i' <Predicate = (tmp_i & d_isFirstWord_load & tmp_i_51)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.41ns)   --->   "%br_ln349 = br i1 %currWord_last_V, void %._crit_edge2.i, void %.thread.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:349]   --->   Operation 34 'br' 'br_ln349' <Predicate = (tmp_i & d_isFirstWord_load & tmp_i_51)> <Delay = 0.41>
ST_1 : Operation 35 [1/1] (0.41ns)   --->   "%br_ln352 = br void %._crit_edge2.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:352]   --->   Operation 35 'br' 'br_ln352' <Predicate = (tmp_i & d_isFirstWord_load & currWord_last_V) | (tmp_i & d_isFirstWord_load & !tmp_i_51) | (tmp_i & !d_isFirstWord_load & currWord_last_V_1)> <Delay = 0.41>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%d_isFirstWord_flag_0_i = phi i1 1, void %.thread.i, i1 1, void, i1 0, void, i1 0, void"   --->   Operation 36 'phi' 'd_isFirstWord_flag_0_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%d_isFirstWord_new_0_i = phi i1 1, void %.thread.i, i1 0, void, i1 0, void, i1 0, void"   --->   Operation 37 'phi' 'd_isFirstWord_new_0_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%d_drop_flag_1_i = phi i1 1, void %.thread.i, i1 %d_drop_flag_0_i, void, i1 0, void, i1 0, void"   --->   Operation 38 'phi' 'd_drop_flag_1_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%d_drop_new_1_i = phi i1 0, void %.thread.i, i1 1, void, i1 0, void, i1 0, void"   --->   Operation 39 'phi' 'd_drop_new_1_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %d_drop_flag_1_i, void %._crit_edge2.new2.i, void %mergeST1.i"   --->   Operation 40 'br' 'br_ln0' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%store_ln339 = store i1 %d_drop_new_1_i, i1 %d_drop" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:339]   --->   Operation 41 'store' 'store_ln339' <Predicate = (tmp_i & d_drop_flag_1_i)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge2.new2.i"   --->   Operation 42 'br' 'br_ln0' <Predicate = (tmp_i & d_drop_flag_1_i)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %d_isFirstWord_flag_0_i, void %._crit_edge2.new.i, void %mergeST.i"   --->   Operation 43 'br' 'br_ln0' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%store_ln340 = store i1 %d_isFirstWord_new_0_i, i1 %d_isFirstWord" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:340]   --->   Operation 44 'store' 'store_ln340' <Predicate = (tmp_i & d_isFirstWord_flag_0_i)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge2.new.i"   --->   Operation 45 'br' 'br_ln0' <Predicate = (tmp_i & d_isFirstWord_flag_0_i)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln353 = br void %dropper.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:353]   --->   Operation 46 'br' 'br_ln353' <Predicate = (tmp_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.16>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%p_06 = zext i73 %packageBuffer1_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 47 'zext' 'p_06' <Predicate = (tmp_i & !d_isFirstWord_load & !d_drop_load)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_1, i128 %p_06" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 48 'write' 'write_ln173' <Predicate = (tmp_i & !d_isFirstWord_load & !d_drop_load)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 16> <FIFO>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%p_0 = zext i73 %packageBuffer1_read_1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 49 'zext' 'p_0' <Predicate = (tmp_i & d_isFirstWord_load & tmp_i_51)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_1, i128 %p_0" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 50 'write' 'write_ln173' <Predicate = (tmp_i & d_isFirstWord_load & tmp_i_51 & d_valid)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 16> <FIFO>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 51 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ packageBuffer1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ d_isFirstWord]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ d_drop]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ validFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0      (specinterface) [ 000]
specinterface_ln0      (specinterface) [ 000]
specinterface_ln0      (specinterface) [ 000]
specinterface_ln0      (specinterface) [ 000]
specinterface_ln0      (specinterface) [ 000]
specinterface_ln0      (specinterface) [ 000]
specinterface_ln0      (specinterface) [ 000]
specinterface_ln0      (specinterface) [ 000]
specinterface_ln0      (specinterface) [ 000]
specinterface_ln0      (specinterface) [ 000]
specinterface_ln0      (specinterface) [ 000]
specinterface_ln0      (specinterface) [ 000]
specpipeline_ln323     (specpipeline ) [ 000]
tmp_i                  (nbreadreq    ) [ 011]
br_ln331               (br           ) [ 000]
d_isFirstWord_load     (load         ) [ 011]
d_drop_load            (load         ) [ 011]
br_ln332               (br           ) [ 000]
packageBuffer1_read    (read         ) [ 011]
currWord_last_V_1      (bitselect    ) [ 010]
br_ln343               (br           ) [ 000]
br_ln349               (br           ) [ 000]
br_ln349               (br           ) [ 000]
tmp_i_51               (nbreadreq    ) [ 011]
br_ln333               (br           ) [ 000]
packageBuffer1_read_1  (read         ) [ 011]
currWord_last_V        (bitselect    ) [ 010]
d_valid                (read         ) [ 011]
br_ln336               (br           ) [ 000]
br_ln337               (br           ) [ 000]
d_drop_flag_0_i        (phi          ) [ 000]
br_ln349               (br           ) [ 000]
br_ln352               (br           ) [ 000]
d_isFirstWord_flag_0_i (phi          ) [ 010]
d_isFirstWord_new_0_i  (phi          ) [ 000]
d_drop_flag_1_i        (phi          ) [ 010]
d_drop_new_1_i         (phi          ) [ 000]
br_ln0                 (br           ) [ 000]
store_ln339            (store        ) [ 000]
br_ln0                 (br           ) [ 000]
br_ln0                 (br           ) [ 000]
store_ln340            (store        ) [ 000]
br_ln0                 (br           ) [ 000]
br_ln353               (br           ) [ 000]
p_06                   (zext         ) [ 000]
write_ln173            (write        ) [ 000]
p_0                    (zext         ) [ 000]
write_ln173            (write        ) [ 000]
ret_ln0                (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="packageBuffer1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="packageBuffer1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="d_isFirstWord">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_isFirstWord"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="d_drop">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_drop"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="validFifo">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="validFifo"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i73P0A"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i73P0A"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i73.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="tmp_i_nbreadreq_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="0" index="1" bw="73" slack="0"/>
<pin id="45" dir="0" index="2" bw="1" slack="0"/>
<pin id="46" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="grp_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="73" slack="0"/>
<pin id="52" dir="0" index="1" bw="73" slack="0"/>
<pin id="53" dir="1" index="2" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="packageBuffer1_read/1 packageBuffer1_read_1/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="tmp_i_51_nbreadreq_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="1" slack="0"/>
<pin id="60" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i_51/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="d_valid_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_valid/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="128" slack="0"/>
<pin id="73" dir="0" index="2" bw="73" slack="0"/>
<pin id="74" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/2 write_ln173/2 "/>
</bind>
</comp>

<comp id="77" class="1005" name="d_drop_flag_0_i_reg_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="79" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="d_drop_flag_0_i (phireg) "/>
</bind>
</comp>

<comp id="80" class="1004" name="d_drop_flag_0_i_phi_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="83" dir="0" index="2" bw="1" slack="0"/>
<pin id="84" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="d_drop_flag_0_i/1 "/>
</bind>
</comp>

<comp id="88" class="1005" name="d_isFirstWord_flag_0_i_reg_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="90" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="d_isFirstWord_flag_0_i (phireg) "/>
</bind>
</comp>

<comp id="91" class="1004" name="d_isFirstWord_flag_0_i_phi_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="1" slack="0"/>
<pin id="93" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="1" slack="0"/>
<pin id="95" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="96" dir="0" index="4" bw="1" slack="0"/>
<pin id="97" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="98" dir="0" index="6" bw="1" slack="0"/>
<pin id="99" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="8" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="d_isFirstWord_flag_0_i/1 "/>
</bind>
</comp>

<comp id="105" class="1005" name="d_isFirstWord_new_0_i_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="107" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="d_isFirstWord_new_0_i (phireg) "/>
</bind>
</comp>

<comp id="108" class="1004" name="d_isFirstWord_new_0_i_phi_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="1" slack="0"/>
<pin id="112" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="113" dir="0" index="4" bw="1" slack="0"/>
<pin id="114" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="115" dir="0" index="6" bw="1" slack="0"/>
<pin id="116" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="8" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="d_isFirstWord_new_0_i/1 "/>
</bind>
</comp>

<comp id="122" class="1005" name="d_drop_flag_1_i_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="124" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="d_drop_flag_1_i (phireg) "/>
</bind>
</comp>

<comp id="125" class="1004" name="d_drop_flag_1_i_phi_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="0"/>
<pin id="127" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="1" slack="0"/>
<pin id="129" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="130" dir="0" index="4" bw="1" slack="0"/>
<pin id="131" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="6" bw="1" slack="0"/>
<pin id="133" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="8" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="d_drop_flag_1_i/1 "/>
</bind>
</comp>

<comp id="139" class="1005" name="d_drop_new_1_i_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="141" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="d_drop_new_1_i (phireg) "/>
</bind>
</comp>

<comp id="142" class="1004" name="d_drop_new_1_i_phi_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="1" slack="0"/>
<pin id="146" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="4" bw="1" slack="0"/>
<pin id="148" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="6" bw="1" slack="0"/>
<pin id="150" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="8" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="d_drop_new_1_i/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="73" slack="0"/>
<pin id="159" dir="0" index="2" bw="8" slack="0"/>
<pin id="160" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="currWord_last_V_1/1 currWord_last_V/1 "/>
</bind>
</comp>

<comp id="164" class="1005" name="reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="73" slack="1"/>
<pin id="166" dir="1" index="1" bw="73" slack="1"/>
</pin_list>
<bind>
<opset="packageBuffer1_read packageBuffer1_read_1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="d_isFirstWord_load_load_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_isFirstWord_load/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="d_drop_load_load_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_drop_load/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln339_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln339/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln340_store_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln340/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="p_06_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="73" slack="1"/>
<pin id="190" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_06/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="p_0_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="73" slack="1"/>
<pin id="195" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_0/2 "/>
</bind>
</comp>

<comp id="198" class="1005" name="tmp_i_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="1"/>
<pin id="200" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="202" class="1005" name="d_isFirstWord_load_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="1"/>
<pin id="204" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="d_isFirstWord_load "/>
</bind>
</comp>

<comp id="206" class="1005" name="d_drop_load_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="1"/>
<pin id="208" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="d_drop_load "/>
</bind>
</comp>

<comp id="213" class="1005" name="tmp_i_51_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="1"/>
<pin id="215" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_51 "/>
</bind>
</comp>

<comp id="220" class="1005" name="d_valid_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="1"/>
<pin id="222" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="d_valid "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="22" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="0" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="49"><net_src comp="20" pin="0"/><net_sink comp="42" pin=2"/></net>

<net id="54"><net_src comp="24" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="30" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="6" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="63"><net_src comp="20" pin="0"/><net_sink comp="56" pin=2"/></net>

<net id="68"><net_src comp="32" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="40" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="8" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="86"><net_src comp="34" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="36" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="101"><net_src comp="36" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="102"><net_src comp="36" pin="0"/><net_sink comp="91" pin=2"/></net>

<net id="103"><net_src comp="34" pin="0"/><net_sink comp="91" pin=4"/></net>

<net id="104"><net_src comp="34" pin="0"/><net_sink comp="91" pin=6"/></net>

<net id="118"><net_src comp="36" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="119"><net_src comp="34" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="120"><net_src comp="38" pin="0"/><net_sink comp="108" pin=4"/></net>

<net id="121"><net_src comp="38" pin="0"/><net_sink comp="108" pin=6"/></net>

<net id="135"><net_src comp="36" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="136"><net_src comp="80" pin="4"/><net_sink comp="125" pin=2"/></net>

<net id="137"><net_src comp="34" pin="0"/><net_sink comp="125" pin=4"/></net>

<net id="138"><net_src comp="34" pin="0"/><net_sink comp="125" pin=6"/></net>

<net id="152"><net_src comp="34" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="153"><net_src comp="36" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="154"><net_src comp="38" pin="0"/><net_sink comp="142" pin=4"/></net>

<net id="155"><net_src comp="38" pin="0"/><net_sink comp="142" pin=6"/></net>

<net id="161"><net_src comp="26" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="50" pin="2"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="28" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="167"><net_src comp="50" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="2" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="4" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="180"><net_src comp="142" pin="8"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="4" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="108" pin="8"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="2" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="191"><net_src comp="164" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="196"><net_src comp="164" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="201"><net_src comp="42" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="168" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="172" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="56" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="64" pin="2"/><net_sink comp="220" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: d_isFirstWord | {1 }
	Port: d_drop | {1 }
	Port: icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_1 | {2 }
 - Input state : 
	Port: dropper : packageBuffer1 | {1 }
	Port: dropper : d_isFirstWord | {1 }
	Port: dropper : d_drop | {1 }
	Port: dropper : validFifo | {1 }
  - Chain level:
	State 1
		br_ln332 : 1
		br_ln343 : 1
		br_ln349 : 1
		br_ln349 : 1
		d_drop_flag_0_i : 1
		br_ln349 : 1
		d_isFirstWord_flag_0_i : 2
		d_isFirstWord_new_0_i : 2
		d_drop_flag_1_i : 2
		d_drop_new_1_i : 2
		br_ln0 : 3
		store_ln339 : 3
		br_ln0 : 3
		store_ln340 : 3
	State 2
		write_ln173 : 1
		write_ln173 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|
| Operation|      Functional Unit     |
|----------|--------------------------|
| nbreadreq|   tmp_i_nbreadreq_fu_42  |
|          | tmp_i_51_nbreadreq_fu_56 |
|----------|--------------------------|
|   read   |      grp_read_fu_50      |
|          |    d_valid_read_fu_64    |
|----------|--------------------------|
|   write  |      grp_write_fu_70     |
|----------|--------------------------|
| bitselect|        grp_fu_156        |
|----------|--------------------------|
|   zext   |        p_06_fu_188       |
|          |        p_0_fu_193        |
|----------|--------------------------|
|   Total  |                          |
|----------|--------------------------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|    d_drop_flag_0_i_reg_77   |    1   |
|   d_drop_flag_1_i_reg_122   |    1   |
|     d_drop_load_reg_206     |    1   |
|    d_drop_new_1_i_reg_139   |    1   |
|d_isFirstWord_flag_0_i_reg_88|    1   |
|  d_isFirstWord_load_reg_202 |    1   |
|d_isFirstWord_new_0_i_reg_105|    1   |
|       d_valid_reg_220       |    1   |
|           reg_164           |   73   |
|       tmp_i_51_reg_213      |    1   |
|        tmp_i_reg_198        |    1   |
+-----------------------------+--------+
|            Total            |   83   |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_70 |  p2  |   2  |  73  |   146  ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   146  ||  0.387  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   83   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   83   |    9   |
+-----------+--------+--------+--------+
