RF90_PATH_A,VAR_0
RF90_PATH_B,VAR_1
RF90_PATH_C,VAR_2
RF90_PATH_D,VAR_3
TransceiverA_HSPI_Readback,VAR_4
TransceiverB_HSPI_Readback,VAR_5
ieee80211_priv,FUNC_0
rFPGA0_TxGainStage,VAR_6
rFPGA0_XAB_RFInterfaceRB,VAR_7
rFPGA0_XAB_RFInterfaceSW,VAR_8
rFPGA0_XAB_RFParameter,VAR_9
rFPGA0_XAB_SwitchControl,VAR_10
rFPGA0_XA_HSSIParameter1,VAR_11
rFPGA0_XA_HSSIParameter2,VAR_12
rFPGA0_XA_LSSIParameter,VAR_13
rFPGA0_XA_LSSIReadBack,VAR_14
rFPGA0_XA_RFInterfaceOE,VAR_15
rFPGA0_XB_HSSIParameter1,VAR_16
rFPGA0_XB_HSSIParameter2,VAR_17
rFPGA0_XB_LSSIParameter,VAR_18
rFPGA0_XB_LSSIReadBack,VAR_19
rFPGA0_XB_RFInterfaceOE,VAR_20
rFPGA0_XCD_RFInterfaceRB,VAR_21
rFPGA0_XCD_RFInterfaceSW,VAR_22
rFPGA0_XCD_RFParameter,VAR_23
rFPGA0_XCD_SwitchControl,VAR_24
rFPGA0_XC_HSSIParameter1,VAR_25
rFPGA0_XC_HSSIParameter2,VAR_26
rFPGA0_XC_LSSIParameter,VAR_27
rFPGA0_XC_LSSIReadBack,VAR_28
rFPGA0_XC_RFInterfaceOE,VAR_29
rFPGA0_XD_HSSIParameter1,VAR_30
rFPGA0_XD_HSSIParameter2,VAR_31
rFPGA0_XD_LSSIParameter,VAR_32
rFPGA0_XD_LSSIReadBack,VAR_33
rFPGA0_XD_RFInterfaceOE,VAR_34
rOFDM0_XAAGCCore1,VAR_35
rOFDM0_XAAGCCore2,VAR_36
rOFDM0_XARxAFE,VAR_37
rOFDM0_XARxIQImbalance,VAR_38
rOFDM0_XATxAFE,VAR_39
rOFDM0_XATxIQImbalance,VAR_40
rOFDM0_XBAGCCore1,VAR_41
rOFDM0_XBAGCCore2,VAR_42
rOFDM0_XBRxAFE,VAR_43
rOFDM0_XBRxIQImbalance,VAR_44
rOFDM0_XBTxAFE,VAR_45
rOFDM0_XBTxIQImbalance,VAR_46
rOFDM0_XCAGCCore1,VAR_47
rOFDM0_XCAGCCore2,VAR_48
rOFDM0_XCRxAFE,VAR_49
rOFDM0_XCRxIQImbalance,VAR_50
rOFDM0_XCTxAFE,VAR_51
rOFDM0_XCTxIQImbalance,VAR_52
rOFDM0_XDAGCCore1,VAR_53
rOFDM0_XDAGCCore2,VAR_54
rOFDM0_XDRxAFE,VAR_55
rOFDM0_XDRxIQImbalance,VAR_56
rOFDM0_XDTxAFE,VAR_57
rOFDM0_XDTxIQImbalance,VAR_58
phy_InitBBRFRegisterDefinition,FUNC_1
dev,VAR_59
priv,VAR_60
