library ieee;
use ieee. std_logic_1164.all;
use ieee. std_logic_arith.all;
use ieee. std_logic_unsigned.all;


entity D_FF is
PORT 
( 	
	D: in std_logic_vector(3 downto 0);
	clk,reset: in std_logic;
	Q: out std_logic
);

end D_FF;


 -- CREA FLIP FLOP TIPO D
architecture behave of D_FF is
 
begin

	signal s0: in std_logic

	process (clk,reset)
	begin
	-- FLANCO ALTO
		if (reset = '0') then
			
		elsif (clk = '1' and CLOCK'EVENT) then
			Q <= D;
		end if;
	
	end process;

end behave;

	
		