// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1830\sampleModel1830_5_sub\Mysubsystem_25.v
// Created: 2024-07-02 03:47:02
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_25
// Source Path: sampleModel1830_5_sub/Subsystem/Mysubsystem_25
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_25
          (Out1);


  output  [63:0] Out1;  // double


  real cfblk161_out1;  // double


  initial cfblk161_out1 = 1.0;



  assign Out1 = $realtobits(cfblk161_out1);

endmodule  // Mysubsystem_25

