Qflow route logfile created on Wed 09 Apr 2025 11:27:18 PM PDT
qrouter -noc  -s sig_control.cfg
Qrouter detail maze router version 1.4.59.T
Reading LEF data from file /usr/local/share/qflow/tech/osu035/osu035_stdcells.lef.
LEF Read, Line 135: NOTE:  Old format VIARULE ignored.
LEF Read, Line 136: NOTE:  Old format VIARULE ignored.
LEF Read, Line 140: NOTE:  Old format VIARULE ignored.
LEF Read, Line 141: NOTE:  Old format VIARULE ignored.
LEF Read, Line 151: NOTE:  Old format VIARULE ignored.
LEF Read, Line 152: NOTE:  Old format VIARULE ignored.
LEF Read, Line 156: NOTE:  Old format VIARULE ignored.
LEF Read, Line 157: NOTE:  Old format VIARULE ignored.
LEF Read, Line 167: NOTE:  Old format VIARULE ignored.
LEF Read, Line 168: NOTE:  Old format VIARULE ignored.
LEF Read, Line 172: NOTE:  Old format VIARULE ignored.
LEF Read, Line 173: NOTE:  Old format VIARULE ignored.
LEF file:  Defines site corner (ignored)
LEF file:  Defines site IO (ignored)
LEF file:  Defines site core (ignored)
LEF read: Processed 3179 lines.
LEF Read: encountered 0 errors and 12 warnings total.
Vertical route layer at non-minimum pitch 3.2.  Using smaller pitch 1.6, will route on 1-of-2 tracks for layer metal4.
Reading DEF data from file sig_control.def.
Diagnostic: Design name: "sig_control"
  Processed 3 vias total.
  Processed 52 subcell instances total.
  Processed 9 pins total.
  Processed 36 nets total (0 fixed).
  Processed 2 special nets total (3 fixed).
DEF read: Processed 303 lines.
Output scale = microns / 100, precision 1
No antenna cell defined!
There are 37 nets in this design.
*** Running stage1 routing with defaults
Finished routing net _6_
Nets remaining: 36
Finished routing net clock
Nets remaining: 35
Finished routing net vdd
Nets remaining: 34
Finished routing net delay_count[1]
Nets remaining: 33
Finished routing net delay_count[0]
Nets remaining: 32
Finished routing net _11_
Nets remaining: 31
Finished routing net state[3]
Nets remaining: 30
Finished routing net X
Nets remaining: 29
Finished routing net _7_
Nets remaining: 28
Finished routing net state[0]
Nets remaining: 27
Finished routing net _8_
Nets remaining: 26
Finished routing net _9_
Nets remaining: 25
Finished routing net _10_
Nets remaining: 24
Finished routing net state[1]
Nets remaining: 23
Finished routing net _12_
Nets remaining: 22
Finished routing net state[4]
Nets remaining: 21
Finished routing net _13_
Nets remaining: 20
Finished routing net state[2]
Nets remaining: 19
Finished routing net _14_
Nets remaining: 18
Finished routing net _15_
Nets remaining: 17
Finished routing net _16_
Nets remaining: 16
Finished routing net _4_
Nets remaining: 15
Finished routing net _1_
Nets remaining: 14
Finished routing net _2_
Nets remaining: 13
Finished routing net _3_
Nets remaining: 12
Finished routing net _5_
Nets remaining: 11
Finished routing net _0_[0]
Nets remaining: 10
Finished routing net _17_
Nets remaining: 9
Finished routing net _18_
Nets remaining: 8
Finished routing net _19_
Nets remaining: 7
Finished routing net _0_[1]
Nets remaining: 6
Finished routing net clear
Nets remaining: 5
Finished routing net cntry[0]
Nets remaining: 4
Finished routing net cntry[1]
Nets remaining: 3
Finished routing net hwy[0]
Nets remaining: 2
Finished routing net hwy[1]
Nets remaining: 1

----------------------------------------------
Progress: Stage 1 total routes completed: 82
No failed routes!
----------------------------------------------
*** Running stage3 routing with defaults, 1st round
Finished routing net _6_
Nets remaining: 36
Finished routing net clock
Nets remaining: 35
Keeping route for net vdd
Finished routing net delay_count[1]
Nets remaining: 33
Finished routing net delay_count[0]
Nets remaining: 32
Finished routing net _11_
Nets remaining: 31
Finished routing net state[3]
Nets remaining: 30
Finished routing net X
Nets remaining: 29
Finished routing net _7_
Nets remaining: 28
Finished routing net state[0]
Nets remaining: 27
Finished routing net _8_
Nets remaining: 26
Finished routing net _9_
Nets remaining: 25
Finished routing net _10_
Nets remaining: 24
Finished routing net state[1]
Nets remaining: 23
Finished routing net _12_
Nets remaining: 22
Finished routing net state[4]
Nets remaining: 21
Finished routing net _13_
Nets remaining: 20
Finished routing net state[2]
Nets remaining: 19
Finished routing net _14_
Nets remaining: 18
Finished routing net _15_
Nets remaining: 17
Finished routing net _16_
Nets remaining: 16
Finished routing net _4_
Nets remaining: 15
Finished routing net _1_
Nets remaining: 14
Finished routing net _2_
Nets remaining: 13
Keeping route for net _3_
Finished routing net _5_
Nets remaining: 11
Finished routing net _0_[0]
Nets remaining: 10
Keeping route for net _17_
Finished routing net _18_
Nets remaining: 8
Finished routing net _19_
Nets remaining: 7
Finished routing net _0_[1]
Nets remaining: 6
Finished routing net clear
Nets remaining: 5
Finished routing net cntry[0]
Nets remaining: 4
Keeping route for net cntry[1]
Keeping route for net hwy[0]
Finished routing net hwy[1]
Nets remaining: 1

----------------------------------------------
Progress: Stage 3 total routes completed: 153
No failed routes!
----------------------------------------------
*** Running stage3 routing with defaults, 2nd round
Finished routing net _6_
Nets remaining: 36
Finished routing net clock
Nets remaining: 35
Keeping route for net vdd
Finished routing net delay_count[1]
Nets remaining: 33
Finished routing net delay_count[0]
Nets remaining: 32
Finished routing net _11_
Nets remaining: 31
Finished routing net state[3]
Nets remaining: 30
Finished routing net X
Nets remaining: 29
Finished routing net _7_
Nets remaining: 28
Finished routing net state[0]
Nets remaining: 27
Finished routing net _8_
Nets remaining: 26
Finished routing net _9_
Nets remaining: 25
Finished routing net _10_
Nets remaining: 24
Finished routing net state[1]
Nets remaining: 23
Finished routing net _12_
Nets remaining: 22
Finished routing net state[4]
Nets remaining: 21
Finished routing net _13_
Nets remaining: 20
Finished routing net state[2]
Nets remaining: 19
Finished routing net _14_
Nets remaining: 18
Finished routing net _15_
Nets remaining: 17
Finished routing net _16_
Nets remaining: 16
Finished routing net _4_
Nets remaining: 15
Finished routing net _1_
Nets remaining: 14
Finished routing net _2_
Nets remaining: 13
Keeping route for net _3_
Finished routing net _5_
Nets remaining: 11
Finished routing net _0_[0]
Nets remaining: 10
Keeping route for net _17_
Finished routing net _18_
Nets remaining: 8
Finished routing net _19_
Nets remaining: 7
Finished routing net _0_[1]
Nets remaining: 6
Finished routing net clear
Nets remaining: 5
Finished routing net cntry[0]
Nets remaining: 4
Keeping route for net cntry[1]
Keeping route for net hwy[0]
Finished routing net hwy[1]
Nets remaining: 1

----------------------------------------------
Progress: Stage 3 total routes completed: 224
No failed routes!
----------------------------------------------
*** Writing DEF file sig_control_route.def
emit_routes():  DEF file has 36 nets and 3 specialnets.
but qrouter wants to write 37 nets and specialnets.
----------------------------------------------
Final: No failed routes!
----------------------------------------------
*** Writing RC file sig_control_route.rc
Running annotate.tcl antenna.out /home/robot/opensource/vsdflow/synthesis/sig_control.rtlnopwr.v
  /home/robot/opensource/vsdflow/synthesis/sig_control.spc /home/robot/opensource/vsdflow/synthesis/sig_control.rtlnopwr.anno.v
  /home/robot/opensource/vsdflow/synthesis/sig_control.anno.spc  /usr/local/share/qflow/tech/osu035/osu035_stdcells.sp /home/robot/opensource/vsdflow/synthesis/sig_control_powerground
Running annotate.tcl
found cell FILL pinlist vdd gnd
Done with annotate.tcl
Router script ended on Wed 09 Apr 2025 11:27:19 PM PDT
