<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Newlib OR1K Support: /home/gu45zin/dev/or1k-src/newlib/libc/machine/or1k/include/spr-defs.h Source File</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />

<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>

</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">Newlib OR1K Support
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">/home/gu45zin/dev/or1k-src/newlib/libc/machine/or1k/include/spr-defs.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/* spr-defs.h - Special purpose registers definitions file</span>
<a name="l00002"></a>00002 <span class="comment">        </span>
<a name="l00003"></a>00003 <span class="comment">   Copyright (C) 2000 Damjan Lampret</span>
<a name="l00004"></a>00004 <span class="comment">   Copyright (C) 2008, 2010 Embecosm Limited</span>
<a name="l00005"></a>00005 <span class="comment">   </span>
<a name="l00006"></a>00006 <span class="comment">   Contributor Damjan Lampret &lt;lampret@opencores.org&gt;</span>
<a name="l00007"></a>00007 <span class="comment">   Contributor Jeremy Bennett &lt;jeremy.bennett@embecosm.com&gt;</span>
<a name="l00008"></a>00008 <span class="comment"></span>
<a name="l00009"></a>00009 <span class="comment">   This file is part of OpenRISC 1000 Architectural Simulator.</span>
<a name="l00010"></a>00010 <span class="comment"></span>
<a name="l00011"></a>00011 <span class="comment">   This program is free software; you can redistribute it and/or modify it</span>
<a name="l00012"></a>00012 <span class="comment">   under the terms of the GNU General Public License as published by the Free</span>
<a name="l00013"></a>00013 <span class="comment">   Software Foundation; either version 3 of the License, or (at your option)</span>
<a name="l00014"></a>00014 <span class="comment">   any later version.</span>
<a name="l00015"></a>00015 <span class="comment"></span>
<a name="l00016"></a>00016 <span class="comment">   This program is distributed in the hope that it will be useful, but WITHOUT</span>
<a name="l00017"></a>00017 <span class="comment">   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span>
<a name="l00018"></a>00018 <span class="comment">   FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</span>
<a name="l00019"></a>00019 <span class="comment">   more details.</span>
<a name="l00020"></a>00020 <span class="comment"></span>
<a name="l00021"></a>00021 <span class="comment">   You should have received a copy of the GNU General Public License along</span>
<a name="l00022"></a>00022 <span class="comment">   with this program.  If not, see &lt;http:  www.gnu.org/licenses/&gt;.  */</span>
<a name="l00023"></a>00023 
<a name="l00024"></a>00024 <span class="comment">/* ----------------------------------------------------------------------------</span>
<a name="l00025"></a>00025 <span class="comment">   This code is commented throughout for use with Doxygen.</span>
<a name="l00026"></a>00026 <span class="comment">   --------------------------------------------------------------------------*/</span>
<a name="l00027"></a>00027 
<a name="l00028"></a>00028 <span class="comment">/* This file is part of test microkernel for OpenRISC 1000. */</span>
<a name="l00029"></a>00029 <span class="comment">/* spr-defs.h -- Defines OR1K architecture specific special-purpose registers</span>
<a name="l00030"></a>00030 <span class="comment"></span>
<a name="l00031"></a>00031 <span class="comment">   Copyright (C) 1999 Damjan Lampret, lampret@opencores.org</span>
<a name="l00032"></a>00032 <span class="comment">   Copyright (C) 2008 Embecosm Limited</span>
<a name="l00033"></a>00033 <span class="comment">  </span>
<a name="l00034"></a>00034 <span class="comment">   Contributor Jeremy Bennett &lt;jeremy.bennett@embecosm.com&gt;</span>
<a name="l00035"></a>00035 <span class="comment">  </span>
<a name="l00036"></a>00036 <span class="comment">   This file is part of OpenRISC 1000 Architectural Simulator.</span>
<a name="l00037"></a>00037 <span class="comment">  </span>
<a name="l00038"></a>00038 <span class="comment">   This program is free software; you can redistribute it and/or modify it</span>
<a name="l00039"></a>00039 <span class="comment">   under the terms of the GNU General Public License as published by the Free</span>
<a name="l00040"></a>00040 <span class="comment">   Software Foundation; either version 3 of the License, or (at your option)</span>
<a name="l00041"></a>00041 <span class="comment">   any later version.</span>
<a name="l00042"></a>00042 <span class="comment">  </span>
<a name="l00043"></a>00043 <span class="comment">   This program is distributed in the hope that it will be useful, but WITHOUT</span>
<a name="l00044"></a>00044 <span class="comment">   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span>
<a name="l00045"></a>00045 <span class="comment">   FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</span>
<a name="l00046"></a>00046 <span class="comment">   more details.</span>
<a name="l00047"></a>00047 <span class="comment">  </span>
<a name="l00048"></a>00048 <span class="comment">   You should have received a copy of the GNU General Public License along</span>
<a name="l00049"></a>00049 <span class="comment">   with this program.  If not, see &lt;http://www.gnu.org/licenses/&gt;. */</span>
<a name="l00050"></a>00050 
<a name="l00051"></a>00051 <span class="comment">/* This program is commented throughout in a fashion suitable for processing</span>
<a name="l00052"></a>00052 <span class="comment">   with Doxygen. */</span>
<a name="l00053"></a>00053 
<a name="l00054"></a>00054 
<a name="l00055"></a>00055 <span class="preprocessor">#ifndef SPR_DEFS__H</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DEFS__H</span>
<a name="l00057"></a>00057 <span class="preprocessor"></span>
<a name="l00058"></a>00058 <span class="comment">/* Definition of special-purpose registers (SPRs). */</span>
<a name="l00059"></a>00059 
<a name="l00060"></a>00060 <span class="preprocessor">#define MAX_GRPS (32)</span>
<a name="l00061"></a>00061 <span class="preprocessor"></span><span class="preprocessor">#define MAX_SPRS_PER_GRP_BITS (11)</span>
<a name="l00062"></a>00062 <span class="preprocessor"></span><span class="preprocessor">#define MAX_SPRS_PER_GRP (1 &lt;&lt; MAX_SPRS_PER_GRP_BITS)</span>
<a name="l00063"></a>00063 <span class="preprocessor"></span><span class="preprocessor">#define MAX_SPRS (0x10000)</span>
<a name="l00064"></a>00064 <span class="preprocessor"></span>
<a name="l00065"></a>00065 <span class="comment">/* Base addresses for the groups */</span>
<a name="l00066"></a>00066 <span class="preprocessor">#define SPRGROUP_SYS    (0&lt;&lt; MAX_SPRS_PER_GRP_BITS)</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span><span class="preprocessor">#define SPRGROUP_DMMU   (1&lt;&lt; MAX_SPRS_PER_GRP_BITS)</span>
<a name="l00068"></a>00068 <span class="preprocessor"></span><span class="preprocessor">#define SPRGROUP_IMMU   (2&lt;&lt; MAX_SPRS_PER_GRP_BITS)</span>
<a name="l00069"></a>00069 <span class="preprocessor"></span><span class="preprocessor">#define SPRGROUP_DC     (3&lt;&lt; MAX_SPRS_PER_GRP_BITS)</span>
<a name="l00070"></a>00070 <span class="preprocessor"></span><span class="preprocessor">#define SPRGROUP_IC     (4&lt;&lt; MAX_SPRS_PER_GRP_BITS)</span>
<a name="l00071"></a>00071 <span class="preprocessor"></span><span class="preprocessor">#define SPRGROUP_MAC    (5&lt;&lt; MAX_SPRS_PER_GRP_BITS)</span>
<a name="l00072"></a>00072 <span class="preprocessor"></span><span class="preprocessor">#define SPRGROUP_D      (6&lt;&lt; MAX_SPRS_PER_GRP_BITS)</span>
<a name="l00073"></a>00073 <span class="preprocessor"></span><span class="preprocessor">#define SPRGROUP_PC     (7&lt;&lt; MAX_SPRS_PER_GRP_BITS)</span>
<a name="l00074"></a>00074 <span class="preprocessor"></span><span class="preprocessor">#define SPRGROUP_PM     (8&lt;&lt; MAX_SPRS_PER_GRP_BITS)</span>
<a name="l00075"></a>00075 <span class="preprocessor"></span><span class="preprocessor">#define SPRGROUP_PIC    (9&lt;&lt; MAX_SPRS_PER_GRP_BITS)</span>
<a name="l00076"></a>00076 <span class="preprocessor"></span><span class="preprocessor">#define SPRGROUP_TT     (10&lt;&lt; MAX_SPRS_PER_GRP_BITS)</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span><span class="preprocessor">#define SPRGROUP_FP     (11&lt;&lt; MAX_SPRS_PER_GRP_BITS)</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span>
<a name="l00079"></a>00079 <span class="comment">/* System control and status group */</span>
<a name="l00080"></a>00080 <span class="preprocessor">#define SPR_VR          (SPRGROUP_SYS + 0)</span>
<a name="l00081"></a>00081 <span class="preprocessor"></span><span class="preprocessor">#define SPR_UPR         (SPRGROUP_SYS + 1)</span>
<a name="l00082"></a>00082 <span class="preprocessor"></span><span class="preprocessor">#define SPR_CPUCFGR     (SPRGROUP_SYS + 2)</span>
<a name="l00083"></a>00083 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DMMUCFGR    (SPRGROUP_SYS + 3)</span>
<a name="l00084"></a>00084 <span class="preprocessor"></span><span class="preprocessor">#define SPR_IMMUCFGR    (SPRGROUP_SYS + 4)</span>
<a name="l00085"></a>00085 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DCCFGR      (SPRGROUP_SYS + 5)</span>
<a name="l00086"></a>00086 <span class="preprocessor"></span><span class="preprocessor">#define SPR_ICCFGR      (SPRGROUP_SYS + 6)</span>
<a name="l00087"></a>00087 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DCFGR       (SPRGROUP_SYS + 7)</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span><span class="preprocessor">#define SPR_PCCFGR      (SPRGROUP_SYS + 8)</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span><span class="preprocessor">#define SPR_NPC         (SPRGROUP_SYS + 16)  </span><span class="comment">/* CZ 21/06/01 */</span>
<a name="l00090"></a>00090 <span class="preprocessor">#define SPR_SR          (SPRGROUP_SYS + 17)  </span><span class="comment">/* CZ 21/06/01 */</span>
<a name="l00091"></a>00091 <span class="preprocessor">#define SPR_PPC         (SPRGROUP_SYS + 18)  </span><span class="comment">/* CZ 21/06/01 */</span>
<a name="l00092"></a>00092 <span class="preprocessor">#define SPR_FPCSR       (SPRGROUP_SYS + 20)  </span><span class="comment">/* CZ 21/06/01 */</span>
<a name="l00093"></a>00093 <span class="preprocessor">#define SPR_EPCR_BASE   (SPRGROUP_SYS + 32)  </span><span class="comment">/* CZ 21/06/01 */</span>
<a name="l00094"></a>00094 <span class="preprocessor">#define SPR_EPCR_LAST   (SPRGROUP_SYS + 47)  </span><span class="comment">/* CZ 21/06/01 */</span>
<a name="l00095"></a>00095 <span class="preprocessor">#define SPR_EEAR_BASE   (SPRGROUP_SYS + 48)</span>
<a name="l00096"></a>00096 <span class="preprocessor"></span><span class="preprocessor">#define SPR_EEAR_LAST   (SPRGROUP_SYS + 63)</span>
<a name="l00097"></a>00097 <span class="preprocessor"></span><span class="preprocessor">#define SPR_ESR_BASE    (SPRGROUP_SYS + 64)</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span><span class="preprocessor">#define SPR_ESR_LAST    (SPRGROUP_SYS + 79)</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span><span class="preprocessor">#define SPR_COREID      (SPRGROUP_SYS + 128)</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span><span class="preprocessor">#define SPR_NUMCORES    (SPRGROUP_SYS + 129)</span>
<a name="l00101"></a>00101 <span class="preprocessor"></span><span class="preprocessor">#define SPR_GPR_BASE    (SPRGROUP_SYS + 1024)</span>
<a name="l00102"></a>00102 <span class="preprocessor"></span>
<a name="l00103"></a>00103 <span class="comment">/* Data MMU group */</span>
<a name="l00104"></a>00104 <span class="preprocessor">#define SPR_DMMUCR      (SPRGROUP_DMMU + 0)</span>
<a name="l00105"></a>00105 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DTLBEIR     (SPRGROUP_DMMU + 2)</span>
<a name="l00106"></a>00106 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DTLBMR_BASE(WAY)    (SPRGROUP_DMMU + 0x200 + (WAY) * 0x100)</span>
<a name="l00107"></a>00107 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DTLBMR_LAST(WAY)    (SPRGROUP_DMMU + 0x27f + (WAY) * 0x100)</span>
<a name="l00108"></a>00108 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DTLBTR_BASE(WAY)    (SPRGROUP_DMMU + 0x280 + (WAY) * 0x100)</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DTLBTR_LAST(WAY)    (SPRGROUP_DMMU + 0x2ff + (WAY) * 0x100)</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span>
<a name="l00111"></a>00111 <span class="comment">/* Instruction MMU group */</span>
<a name="l00112"></a>00112 <span class="preprocessor">#define SPR_IMMUCR      (SPRGROUP_IMMU + 0)</span>
<a name="l00113"></a>00113 <span class="preprocessor"></span><span class="preprocessor">#define SPR_ITLBEIR     (SPRGROUP_IMMU + 2)</span>
<a name="l00114"></a>00114 <span class="preprocessor"></span><span class="preprocessor">#define SPR_ITLBMR_BASE(WAY)    (SPRGROUP_IMMU + 0x200 + (WAY) * 0x100)</span>
<a name="l00115"></a>00115 <span class="preprocessor"></span><span class="preprocessor">#define SPR_ITLBMR_LAST(WAY)    (SPRGROUP_IMMU + 0x27f + (WAY) * 0x100)</span>
<a name="l00116"></a>00116 <span class="preprocessor"></span><span class="preprocessor">#define SPR_ITLBTR_BASE(WAY)    (SPRGROUP_IMMU + 0x280 + (WAY) * 0x100)</span>
<a name="l00117"></a>00117 <span class="preprocessor"></span><span class="preprocessor">#define SPR_ITLBTR_LAST(WAY)    (SPRGROUP_IMMU + 0x2ff + (WAY) * 0x100)</span>
<a name="l00118"></a>00118 <span class="preprocessor"></span>
<a name="l00119"></a>00119 <span class="comment">/* Data cache group */</span>
<a name="l00120"></a>00120 <span class="preprocessor">#define SPR_DCCR        (SPRGROUP_DC + 0)</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DCBPR       (SPRGROUP_DC + 1)</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DCBFR       (SPRGROUP_DC + 2)</span>
<a name="l00123"></a>00123 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DCBIR       (SPRGROUP_DC + 3)</span>
<a name="l00124"></a>00124 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DCBWR       (SPRGROUP_DC + 4)</span>
<a name="l00125"></a>00125 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DCBLR       (SPRGROUP_DC + 5)</span>
<a name="l00126"></a>00126 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DCR_BASE(WAY)       (SPRGROUP_DC + 0x200 + (WAY) * 0x200)</span>
<a name="l00127"></a>00127 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DCR_LAST(WAY)       (SPRGROUP_DC + 0x3ff + (WAY) * 0x200)</span>
<a name="l00128"></a>00128 <span class="preprocessor"></span>
<a name="l00129"></a>00129 <span class="comment">/* Instruction cache group */</span>
<a name="l00130"></a>00130 <span class="preprocessor">#define SPR_ICCR        (SPRGROUP_IC + 0)</span>
<a name="l00131"></a>00131 <span class="preprocessor"></span><span class="preprocessor">#define SPR_ICBPR       (SPRGROUP_IC + 1)</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span><span class="preprocessor">#define SPR_ICBIR       (SPRGROUP_IC + 2)</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span><span class="preprocessor">#define SPR_ICBLR       (SPRGROUP_IC + 3)</span>
<a name="l00134"></a>00134 <span class="preprocessor"></span><span class="preprocessor">#define SPR_ICR_BASE(WAY)       (SPRGROUP_IC + 0x200 + (WAY) * 0x200)</span>
<a name="l00135"></a>00135 <span class="preprocessor"></span><span class="preprocessor">#define SPR_ICR_LAST(WAY)       (SPRGROUP_IC + 0x3ff + (WAY) * 0x200)</span>
<a name="l00136"></a>00136 <span class="preprocessor"></span>
<a name="l00137"></a>00137 <span class="comment">/* MAC group */</span>
<a name="l00138"></a>00138 <span class="preprocessor">#define SPR_MACLO       (SPRGROUP_MAC + 1)</span>
<a name="l00139"></a>00139 <span class="preprocessor"></span><span class="preprocessor">#define SPR_MACHI       (SPRGROUP_MAC + 2)</span>
<a name="l00140"></a>00140 <span class="preprocessor"></span>
<a name="l00141"></a>00141 <span class="comment">/* Debug group */</span>
<a name="l00142"></a>00142 <span class="preprocessor">#define SPR_DVR(N)      (SPRGROUP_D + (N))</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DCR(N)      (SPRGROUP_D + 8 + (N))</span>
<a name="l00144"></a>00144 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DMR1        (SPRGROUP_D + 16)</span>
<a name="l00145"></a>00145 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DMR2        (SPRGROUP_D + 17)</span>
<a name="l00146"></a>00146 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DWCR0       (SPRGROUP_D + 18)</span>
<a name="l00147"></a>00147 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DWCR1       (SPRGROUP_D + 19)</span>
<a name="l00148"></a>00148 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DSR         (SPRGROUP_D + 20)</span>
<a name="l00149"></a>00149 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DRR         (SPRGROUP_D + 21)</span>
<a name="l00150"></a>00150 <span class="preprocessor"></span>
<a name="l00151"></a>00151 <span class="comment">/* Performance counters group */</span>
<a name="l00152"></a>00152 <span class="preprocessor">#define SPR_PCCR(N)     (SPRGROUP_PC + (N))</span>
<a name="l00153"></a>00153 <span class="preprocessor"></span><span class="preprocessor">#define SPR_PCMR(N)     (SPRGROUP_PC + 8 + (N))</span>
<a name="l00154"></a>00154 <span class="preprocessor"></span>
<a name="l00155"></a>00155 <span class="comment">/* Power management group */</span>
<a name="l00156"></a>00156 <span class="preprocessor">#define SPR_PMR (SPRGROUP_PM + 0)</span>
<a name="l00157"></a>00157 <span class="preprocessor"></span>
<a name="l00158"></a>00158 <span class="comment">/* PIC group */</span>
<a name="l00159"></a>00159 <span class="preprocessor">#define SPR_PICMR (SPRGROUP_PIC + 0)</span>
<a name="l00160"></a>00160 <span class="preprocessor"></span><span class="preprocessor">#define SPR_PICPR (SPRGROUP_PIC + 1)</span>
<a name="l00161"></a>00161 <span class="preprocessor"></span><span class="preprocessor">#define SPR_PICSR (SPRGROUP_PIC + 2)</span>
<a name="l00162"></a>00162 <span class="preprocessor"></span>
<a name="l00163"></a>00163 <span class="comment">/* Tick Timer group */</span>
<a name="l00164"></a>00164 <span class="preprocessor">#define SPR_TTMR (SPRGROUP_TT + 0)</span>
<a name="l00165"></a>00165 <span class="preprocessor"></span><span class="preprocessor">#define SPR_TTCR (SPRGROUP_TT + 1)</span>
<a name="l00166"></a>00166 <span class="preprocessor"></span>
<a name="l00167"></a>00167 <span class="comment">/*</span>
<a name="l00168"></a>00168 <span class="comment"> * Bit definitions for the Version Register</span>
<a name="l00169"></a>00169 <span class="comment"> *</span>
<a name="l00170"></a>00170 <span class="comment"> */</span>
<a name="l00171"></a>00171 <span class="preprocessor">#define SPR_VR_VER      0xff000000  </span><span class="comment">/* Processor version */</span>
<a name="l00172"></a>00172 <span class="preprocessor">#define SPR_VR_CFG      0x00ff0000  </span><span class="comment">/* Processor configuration */</span>
<a name="l00173"></a>00173 <span class="preprocessor">#define SPR_VR_RES      0x0000ffc0  </span><span class="comment">/* Reserved */</span>
<a name="l00174"></a>00174 <span class="preprocessor">#define SPR_VR_REV      0x0000003f  </span><span class="comment">/* Processor revision */</span>
<a name="l00175"></a>00175 
<a name="l00176"></a>00176 <span class="preprocessor">#define SPR_VR_VER_OFF  24</span>
<a name="l00177"></a>00177 <span class="preprocessor"></span><span class="preprocessor">#define SPR_VR_CFG_OFF  16</span>
<a name="l00178"></a>00178 <span class="preprocessor"></span><span class="preprocessor">#define SPR_VR_REV_OFF  0</span>
<a name="l00179"></a>00179 <span class="preprocessor"></span>
<a name="l00180"></a>00180 <span class="comment">/*</span>
<a name="l00181"></a>00181 <span class="comment"> * Bit definitions for the Unit Present Register</span>
<a name="l00182"></a>00182 <span class="comment"> *</span>
<a name="l00183"></a>00183 <span class="comment"> */</span>
<a name="l00184"></a>00184 <span class="preprocessor">#define SPR_UPR_UP         0x00000001  </span><span class="comment">/* UPR present */</span>
<a name="l00185"></a>00185 <span class="preprocessor">#define SPR_UPR_DCP        0x00000002  </span><span class="comment">/* Data cache present */</span>
<a name="l00186"></a>00186 <span class="preprocessor">#define SPR_UPR_ICP        0x00000004  </span><span class="comment">/* Instruction cache present */</span>
<a name="l00187"></a>00187 <span class="preprocessor">#define SPR_UPR_DMP        0x00000008  </span><span class="comment">/* Data MMU present */</span>
<a name="l00188"></a>00188 <span class="preprocessor">#define SPR_UPR_IMP        0x00000010  </span><span class="comment">/* Instruction MMU present */</span>
<a name="l00189"></a>00189 <span class="preprocessor">#define SPR_UPR_MP         0x00000020  </span><span class="comment">/* MAC present */</span>
<a name="l00190"></a>00190 <span class="preprocessor">#define SPR_UPR_DUP        0x00000040  </span><span class="comment">/* Debug unit present */</span>
<a name="l00191"></a>00191 <span class="preprocessor">#define SPR_UPR_PCUP       0x00000080  </span><span class="comment">/* Performance counters unit present */</span>
<a name="l00192"></a>00192 <span class="preprocessor">#define SPR_UPR_PMP        0x00000100  </span><span class="comment">/* Power management present */</span>
<a name="l00193"></a>00193 <span class="preprocessor">#define SPR_UPR_PICP       0x00000200  </span><span class="comment">/* PIC present */</span>
<a name="l00194"></a>00194 <span class="preprocessor">#define SPR_UPR_TTP        0x00000400  </span><span class="comment">/* Tick timer present */</span>
<a name="l00195"></a>00195 <span class="preprocessor">#define SPR_UPR_RES        0x00fe0000  </span><span class="comment">/* Reserved */</span>
<a name="l00196"></a>00196 <span class="preprocessor">#define SPR_UPR_CUP        0xff000000  </span><span class="comment">/* Context units present */</span>
<a name="l00197"></a>00197 
<a name="l00198"></a>00198 <span class="comment">/*</span>
<a name="l00199"></a>00199 <span class="comment"> * JPB: Bit definitions for the CPU configuration register</span>
<a name="l00200"></a>00200 <span class="comment"> *</span>
<a name="l00201"></a>00201 <span class="comment"> */</span>
<a name="l00202"></a>00202 <span class="preprocessor">#define SPR_CPUCFGR_NSGF   0x0000000f  </span><span class="comment">/* Number of shadow GPR files */</span>
<a name="l00203"></a>00203 <span class="preprocessor">#define SPR_CPUCFGR_CGF    0x00000010  </span><span class="comment">/* Custom GPR file */</span>
<a name="l00204"></a>00204 <span class="preprocessor">#define SPR_CPUCFGR_OB32S  0x00000020  </span><span class="comment">/* ORBIS32 supported */</span>
<a name="l00205"></a>00205 <span class="preprocessor">#define SPR_CPUCFGR_OB64S  0x00000040  </span><span class="comment">/* ORBIS64 supported */</span>
<a name="l00206"></a>00206 <span class="preprocessor">#define SPR_CPUCFGR_OF32S  0x00000080  </span><span class="comment">/* ORFPX32 supported */</span>
<a name="l00207"></a>00207 <span class="preprocessor">#define SPR_CPUCFGR_OF64S  0x00000100  </span><span class="comment">/* ORFPX64 supported */</span>
<a name="l00208"></a>00208 <span class="preprocessor">#define SPR_CPUCFGR_OV64S  0x00000200  </span><span class="comment">/* ORVDX64 supported */</span>
<a name="l00209"></a>00209 <span class="preprocessor">#define SPR_CPUCFGR_RES    0xfffffc00  </span><span class="comment">/* Reserved */</span>
<a name="l00210"></a>00210 
<a name="l00211"></a>00211 <span class="comment">/*</span>
<a name="l00212"></a>00212 <span class="comment"> * JPB: Bit definitions for the Debug configuration register and other</span>
<a name="l00213"></a>00213 <span class="comment"> * constants.</span>
<a name="l00214"></a>00214 <span class="comment"> *</span>
<a name="l00215"></a>00215 <span class="comment"> */</span>
<a name="l00216"></a>00216 
<a name="l00217"></a>00217 <span class="preprocessor">#define SPR_DCFGR_NDP      0x00000007  </span><span class="comment">/* Number of matchpoints mask */</span>
<a name="l00218"></a>00218 <span class="preprocessor">#define SPR_DCFGR_NDP1     0x00000000  </span><span class="comment">/* One matchpoint supported */</span>
<a name="l00219"></a>00219 <span class="preprocessor">#define SPR_DCFGR_NDP2     0x00000001  </span><span class="comment">/* Two matchpoints supported */</span>
<a name="l00220"></a>00220 <span class="preprocessor">#define SPR_DCFGR_NDP3     0x00000002  </span><span class="comment">/* Three matchpoints supported */</span>
<a name="l00221"></a>00221 <span class="preprocessor">#define SPR_DCFGR_NDP4     0x00000003  </span><span class="comment">/* Four matchpoints supported */</span>
<a name="l00222"></a>00222 <span class="preprocessor">#define SPR_DCFGR_NDP5     0x00000004  </span><span class="comment">/* Five matchpoints supported */</span>
<a name="l00223"></a>00223 <span class="preprocessor">#define SPR_DCFGR_NDP6     0x00000005  </span><span class="comment">/* Six matchpoints supported */</span>
<a name="l00224"></a>00224 <span class="preprocessor">#define SPR_DCFGR_NDP7     0x00000006  </span><span class="comment">/* Seven matchpoints supported */</span>
<a name="l00225"></a>00225 <span class="preprocessor">#define SPR_DCFGR_NDP8     0x00000007  </span><span class="comment">/* Eight matchpoints supported */</span>
<a name="l00226"></a>00226 <span class="preprocessor">#define SPR_DCFGR_WPCI     0x00000008  </span><span class="comment">/* Watchpoint counters implemented */</span>
<a name="l00227"></a>00227 
<a name="l00228"></a>00228 <span class="preprocessor">#define MATCHPOINTS_TO_NDP(n) (1 == n ? SPR_DCFGR_NDP1 : \</span>
<a name="l00229"></a>00229 <span class="preprocessor">                               2 == n ? SPR_DCFGR_NDP2 : \</span>
<a name="l00230"></a>00230 <span class="preprocessor">                               3 == n ? SPR_DCFGR_NDP3 : \</span>
<a name="l00231"></a>00231 <span class="preprocessor">                               4 == n ? SPR_DCFGR_NDP4 : \</span>
<a name="l00232"></a>00232 <span class="preprocessor">                               5 == n ? SPR_DCFGR_NDP5 : \</span>
<a name="l00233"></a>00233 <span class="preprocessor">                               6 == n ? SPR_DCFGR_NDP6 : \</span>
<a name="l00234"></a>00234 <span class="preprocessor">                               7 == n ? SPR_DCFGR_NDP7 : SPR_DCFGR_NDP8)</span>
<a name="l00235"></a>00235 <span class="preprocessor"></span><span class="preprocessor">#define MAX_MATCHPOINTS  8</span>
<a name="l00236"></a>00236 <span class="preprocessor"></span><span class="preprocessor">#define MAX_WATCHPOINTS  (MAX_MATCHPOINTS + 2)</span>
<a name="l00237"></a>00237 <span class="preprocessor"></span>
<a name="l00238"></a>00238 <span class="comment">/*</span>
<a name="l00239"></a>00239 <span class="comment"> * Bit definitions for the Supervision Register</span>
<a name="l00240"></a>00240 <span class="comment"> *</span>
<a name="l00241"></a>00241 <span class="comment"> */</span>
<a name="l00242"></a>00242 <span class="preprocessor">#define SPR_SR_SM          0x00000001  </span><span class="comment">/* Supervisor Mode */</span>
<a name="l00243"></a>00243 <span class="preprocessor">#define SPR_SR_TEE         0x00000002  </span><span class="comment">/* Tick timer Exception Enable */</span>
<a name="l00244"></a>00244 <span class="preprocessor">#define SPR_SR_IEE         0x00000004  </span><span class="comment">/* Interrupt Exception Enable */</span>
<a name="l00245"></a>00245 <span class="preprocessor">#define SPR_SR_DCE         0x00000008  </span><span class="comment">/* Data Cache Enable */</span>
<a name="l00246"></a>00246 <span class="preprocessor">#define SPR_SR_ICE         0x00000010  </span><span class="comment">/* Instruction Cache Enable */</span>
<a name="l00247"></a>00247 <span class="preprocessor">#define SPR_SR_DME         0x00000020  </span><span class="comment">/* Data MMU Enable */</span>
<a name="l00248"></a>00248 <span class="preprocessor">#define SPR_SR_IME         0x00000040  </span><span class="comment">/* Instruction MMU Enable */</span>
<a name="l00249"></a>00249 <span class="preprocessor">#define SPR_SR_LEE         0x00000080  </span><span class="comment">/* Little Endian Enable */</span>
<a name="l00250"></a>00250 <span class="preprocessor">#define SPR_SR_CE          0x00000100  </span><span class="comment">/* CID Enable */</span>
<a name="l00251"></a>00251 <span class="preprocessor">#define SPR_SR_F           0x00000200  </span><span class="comment">/* Condition Flag */</span>
<a name="l00252"></a>00252 <span class="preprocessor">#define SPR_SR_CY          0x00000400  </span><span class="comment">/* Carry flag */</span>
<a name="l00253"></a>00253 <span class="preprocessor">#define SPR_SR_OV          0x00000800  </span><span class="comment">/* Overflow flag */</span>
<a name="l00254"></a>00254 <span class="preprocessor">#define SPR_SR_OVE         0x00001000  </span><span class="comment">/* Overflow flag Exception */</span>
<a name="l00255"></a>00255 <span class="preprocessor">#define SPR_SR_DSX         0x00002000  </span><span class="comment">/* Delay Slot Exception */</span>
<a name="l00256"></a>00256 <span class="preprocessor">#define SPR_SR_EPH         0x00004000  </span><span class="comment">/* Exception Prefix High */</span>
<a name="l00257"></a>00257 <span class="preprocessor">#define SPR_SR_FO          0x00008000  </span><span class="comment">/* Fixed one */</span>
<a name="l00258"></a>00258 <span class="preprocessor">#define SPR_SR_SUMRA       0x00010000  </span><span class="comment">/* Supervisor SPR read access */</span>
<a name="l00259"></a>00259 <span class="preprocessor">#define SPR_SR_RES         0x0ffe0000  </span><span class="comment">/* Reserved */</span>
<a name="l00260"></a>00260 <span class="preprocessor">#define SPR_SR_CID         0xf0000000  </span><span class="comment">/* Context ID */</span>
<a name="l00261"></a>00261 
<a name="l00262"></a>00262 <span class="comment">/*</span>
<a name="l00263"></a>00263 <span class="comment"> * Bit definitions for the Data MMU Control Register</span>
<a name="l00264"></a>00264 <span class="comment"> *</span>
<a name="l00265"></a>00265 <span class="comment"> */</span>
<a name="l00266"></a>00266 <span class="preprocessor">#define SPR_DMMUCR_P2S     0x0000003e  </span><span class="comment">/* Level 2 Page Size */</span>
<a name="l00267"></a>00267 <span class="preprocessor">#define SPR_DMMUCR_P1S     0x000007c0  </span><span class="comment">/* Level 1 Page Size */</span>
<a name="l00268"></a>00268 <span class="preprocessor">#define SPR_DMMUCR_VADDR_WIDTH  0x0000f800  </span><span class="comment">/* Virtual ADDR Width */</span>
<a name="l00269"></a>00269 <span class="preprocessor">#define SPR_DMMUCR_PADDR_WIDTH  0x000f0000  </span><span class="comment">/* Physical ADDR Width */</span>
<a name="l00270"></a>00270 
<a name="l00271"></a>00271 <span class="comment">/*</span>
<a name="l00272"></a>00272 <span class="comment"> * Bit definitions for the Instruction MMU Control Register</span>
<a name="l00273"></a>00273 <span class="comment"> *</span>
<a name="l00274"></a>00274 <span class="comment"> */</span>
<a name="l00275"></a>00275 <span class="preprocessor">#define SPR_IMMUCR_P2S     0x0000003e  </span><span class="comment">/* Level 2 Page Size */</span>
<a name="l00276"></a>00276 <span class="preprocessor">#define SPR_IMMUCR_P1S     0x000007c0  </span><span class="comment">/* Level 1 Page Size */</span>
<a name="l00277"></a>00277 <span class="preprocessor">#define SPR_IMMUCR_VADDR_WIDTH  0x0000f800  </span><span class="comment">/* Virtual ADDR Width */</span>
<a name="l00278"></a>00278 <span class="preprocessor">#define SPR_IMMUCR_PADDR_WIDTH  0x000f0000  </span><span class="comment">/* Physical ADDR Width */</span>
<a name="l00279"></a>00279 
<a name="l00280"></a>00280 <span class="comment">/*</span>
<a name="l00281"></a>00281 <span class="comment"> * Bit definitions for the Data TLB Match Register</span>
<a name="l00282"></a>00282 <span class="comment"> *</span>
<a name="l00283"></a>00283 <span class="comment"> */</span>
<a name="l00284"></a>00284 <span class="preprocessor">#define SPR_DTLBMR_V       0x00000001  </span><span class="comment">/* Valid */</span>
<a name="l00285"></a>00285 <span class="preprocessor">#define SPR_DTLBMR_PL1     0x00000002  </span><span class="comment">/* Page Level 1 (if 0 then PL2) */</span>
<a name="l00286"></a>00286 <span class="preprocessor">#define SPR_DTLBMR_CID     0x0000003c  </span><span class="comment">/* Context ID */</span>
<a name="l00287"></a>00287 <span class="preprocessor">#define SPR_DTLBMR_LRU     0x000000c0  </span><span class="comment">/* Least Recently Used */</span>
<a name="l00288"></a>00288 <span class="preprocessor">#define SPR_DTLBMR_VPN     0xffffe000  </span><span class="comment">/* Virtual Page Number */</span>
<a name="l00289"></a>00289 
<a name="l00290"></a>00290 <span class="comment">/*</span>
<a name="l00291"></a>00291 <span class="comment"> * Bit definitions for the Data TLB Translate Register</span>
<a name="l00292"></a>00292 <span class="comment"> *</span>
<a name="l00293"></a>00293 <span class="comment"> */</span>
<a name="l00294"></a>00294 <span class="preprocessor">#define SPR_DTLBTR_CC      0x00000001  </span><span class="comment">/* Cache Coherency */</span>
<a name="l00295"></a>00295 <span class="preprocessor">#define SPR_DTLBTR_CI      0x00000002  </span><span class="comment">/* Cache Inhibit */</span>
<a name="l00296"></a>00296 <span class="preprocessor">#define SPR_DTLBTR_WBC     0x00000004  </span><span class="comment">/* Write-Back Cache */</span>
<a name="l00297"></a>00297 <span class="preprocessor">#define SPR_DTLBTR_WOM     0x00000008  </span><span class="comment">/* Weakly-Ordered Memory */</span>
<a name="l00298"></a>00298 <span class="preprocessor">#define SPR_DTLBTR_A       0x00000010  </span><span class="comment">/* Accessed */</span>
<a name="l00299"></a>00299 <span class="preprocessor">#define SPR_DTLBTR_D       0x00000020  </span><span class="comment">/* Dirty */</span>
<a name="l00300"></a>00300 <span class="preprocessor">#define SPR_DTLBTR_URE     0x00000040  </span><span class="comment">/* User Read Enable */</span>
<a name="l00301"></a>00301 <span class="preprocessor">#define SPR_DTLBTR_UWE     0x00000080  </span><span class="comment">/* User Write Enable */</span>
<a name="l00302"></a>00302 <span class="preprocessor">#define SPR_DTLBTR_SRE     0x00000100  </span><span class="comment">/* Supervisor Read Enable */</span>
<a name="l00303"></a>00303 <span class="preprocessor">#define SPR_DTLBTR_SWE     0x00000200  </span><span class="comment">/* Supervisor Write Enable */</span>
<a name="l00304"></a>00304 <span class="preprocessor">#define SPR_DTLBTR_PPN     0xffffe000  </span><span class="comment">/* Physical Page Number */</span>
<a name="l00305"></a>00305 
<a name="l00306"></a>00306 <span class="preprocessor">#define DTLB_PR_NOLIMIT  ( SPR_DTLBTR_URE  | \</span>
<a name="l00307"></a>00307 <span class="preprocessor">                           SPR_DTLBTR_UWE  | \</span>
<a name="l00308"></a>00308 <span class="preprocessor">                           SPR_DTLBTR_SRE  | \</span>
<a name="l00309"></a>00309 <span class="preprocessor">                           SPR_DTLBTR_SWE  )</span>
<a name="l00310"></a>00310 <span class="preprocessor"></span>
<a name="l00311"></a>00311 <span class="comment">/*</span>
<a name="l00312"></a>00312 <span class="comment"> * Bit definitions for the Instruction TLB Match Register</span>
<a name="l00313"></a>00313 <span class="comment"> *</span>
<a name="l00314"></a>00314 <span class="comment"> */</span>
<a name="l00315"></a>00315 <span class="preprocessor">#define SPR_ITLBMR_V       0x00000001  </span><span class="comment">/* Valid */</span>
<a name="l00316"></a>00316 <span class="preprocessor">#define SPR_ITLBMR_PL1     0x00000002  </span><span class="comment">/* Page Level 1 (if 0 then PL2) */</span>
<a name="l00317"></a>00317 <span class="preprocessor">#define SPR_ITLBMR_CID     0x0000003c  </span><span class="comment">/* Context ID */</span>
<a name="l00318"></a>00318 <span class="preprocessor">#define SPR_ITLBMR_LRU     0x000000c0  </span><span class="comment">/* Least Recently Used */</span>
<a name="l00319"></a>00319 <span class="preprocessor">#define SPR_ITLBMR_VPN     0xffffe000  </span><span class="comment">/* Virtual Page Number */</span>
<a name="l00320"></a>00320 
<a name="l00321"></a>00321 <span class="comment">/*</span>
<a name="l00322"></a>00322 <span class="comment"> * Bit definitions for the Instruction TLB Translate Register</span>
<a name="l00323"></a>00323 <span class="comment"> *</span>
<a name="l00324"></a>00324 <span class="comment"> */</span>
<a name="l00325"></a>00325 <span class="preprocessor">#define SPR_ITLBTR_CC      0x00000001  </span><span class="comment">/* Cache Coherency */</span>
<a name="l00326"></a>00326 <span class="preprocessor">#define SPR_ITLBTR_CI      0x00000002  </span><span class="comment">/* Cache Inhibit */</span>
<a name="l00327"></a>00327 <span class="preprocessor">#define SPR_ITLBTR_WBC     0x00000004  </span><span class="comment">/* Write-Back Cache */</span>
<a name="l00328"></a>00328 <span class="preprocessor">#define SPR_ITLBTR_WOM     0x00000008  </span><span class="comment">/* Weakly-Ordered Memory */</span>
<a name="l00329"></a>00329 <span class="preprocessor">#define SPR_ITLBTR_A       0x00000010  </span><span class="comment">/* Accessed */</span>
<a name="l00330"></a>00330 <span class="preprocessor">#define SPR_ITLBTR_D       0x00000020  </span><span class="comment">/* Dirty */</span>
<a name="l00331"></a>00331 <span class="preprocessor">#define SPR_ITLBTR_SXE     0x00000040  </span><span class="comment">/* User Read Enable */</span>
<a name="l00332"></a>00332 <span class="preprocessor">#define SPR_ITLBTR_UXE     0x00000080  </span><span class="comment">/* User Write Enable */</span>
<a name="l00333"></a>00333 <span class="preprocessor">#define SPR_ITLBTR_PPN     0xffffe000  </span><span class="comment">/* Physical Page Number */</span>
<a name="l00334"></a>00334 
<a name="l00335"></a>00335 <span class="preprocessor">#define ITLB_PR_NOLIMIT  ( SPR_ITLBTR_SXE  |    \</span>
<a name="l00336"></a>00336 <span class="preprocessor">                           SPR_ITLBTR_UXE  )</span>
<a name="l00337"></a>00337 <span class="preprocessor"></span>
<a name="l00338"></a>00338 
<a name="l00339"></a>00339 <span class="comment">/*</span>
<a name="l00340"></a>00340 <span class="comment"> * Bit definitions for Data Cache Control register</span>
<a name="l00341"></a>00341 <span class="comment"> *</span>
<a name="l00342"></a>00342 <span class="comment"> */</span>
<a name="l00343"></a>00343 <span class="preprocessor">#define SPR_DCCR_EW        0x000000ff  </span><span class="comment">/* Enable ways */</span>
<a name="l00344"></a>00344 
<a name="l00345"></a>00345 <span class="comment">/*</span>
<a name="l00346"></a>00346 <span class="comment"> * Bit definitions for Insn Cache Control register</span>
<a name="l00347"></a>00347 <span class="comment"> *</span>
<a name="l00348"></a>00348 <span class="comment"> */</span>
<a name="l00349"></a>00349 <span class="preprocessor">#define SPR_ICCR_EW        0x000000ff  </span><span class="comment">/* Enable ways */</span>
<a name="l00350"></a>00350 
<a name="l00351"></a>00351 <span class="comment">/*</span>
<a name="l00352"></a>00352 <span class="comment"> * Bit definitions for Data Cache Configuration Register</span>
<a name="l00353"></a>00353 <span class="comment"> *</span>
<a name="l00354"></a>00354 <span class="comment"> */</span>
<a name="l00355"></a>00355 
<a name="l00356"></a>00356 <span class="preprocessor">#define SPR_DCCFGR_NCW          0x00000007</span>
<a name="l00357"></a>00357 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DCCFGR_NCS          0x00000078</span>
<a name="l00358"></a>00358 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DCCFGR_CBS          0x00000080</span>
<a name="l00359"></a>00359 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DCCFGR_CWS          0x00000100</span>
<a name="l00360"></a>00360 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DCCFGR_CCRI         0x00000200</span>
<a name="l00361"></a>00361 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DCCFGR_CBIRI        0x00000400</span>
<a name="l00362"></a>00362 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DCCFGR_CBPRI        0x00000800</span>
<a name="l00363"></a>00363 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DCCFGR_CBLRI        0x00001000</span>
<a name="l00364"></a>00364 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DCCFGR_CBFRI        0x00002000</span>
<a name="l00365"></a>00365 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DCCFGR_CBWBRI       0x00004000</span>
<a name="l00366"></a>00366 <span class="preprocessor"></span>
<a name="l00367"></a>00367 <span class="preprocessor">#define SPR_DCCFGR_NCW_OFF      0</span>
<a name="l00368"></a>00368 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DCCFGR_NCS_OFF      3</span>
<a name="l00369"></a>00369 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DCCFGR_CBS_OFF      7</span>
<a name="l00370"></a>00370 <span class="preprocessor"></span>
<a name="l00371"></a>00371 <span class="comment">/*</span>
<a name="l00372"></a>00372 <span class="comment"> * Bit definitions for Instruction Cache Configuration Register</span>
<a name="l00373"></a>00373 <span class="comment"> *</span>
<a name="l00374"></a>00374 <span class="comment"> */</span>
<a name="l00375"></a>00375 <span class="preprocessor">#define SPR_ICCFGR_NCW          0x00000007</span>
<a name="l00376"></a>00376 <span class="preprocessor"></span><span class="preprocessor">#define SPR_ICCFGR_NCS          0x00000078</span>
<a name="l00377"></a>00377 <span class="preprocessor"></span><span class="preprocessor">#define SPR_ICCFGR_CBS          0x00000080</span>
<a name="l00378"></a>00378 <span class="preprocessor"></span><span class="preprocessor">#define SPR_ICCFGR_CCRI         0x00000200</span>
<a name="l00379"></a>00379 <span class="preprocessor"></span><span class="preprocessor">#define SPR_ICCFGR_CBIRI        0x00000400</span>
<a name="l00380"></a>00380 <span class="preprocessor"></span><span class="preprocessor">#define SPR_ICCFGR_CBPRI        0x00000800</span>
<a name="l00381"></a>00381 <span class="preprocessor"></span><span class="preprocessor">#define SPR_ICCFGR_CBLRI        0x00001000</span>
<a name="l00382"></a>00382 <span class="preprocessor"></span>
<a name="l00383"></a>00383 <span class="preprocessor">#define SPR_ICCFGR_NCW_OFF      0</span>
<a name="l00384"></a>00384 <span class="preprocessor"></span><span class="preprocessor">#define SPR_ICCFGR_NCS_OFF      3</span>
<a name="l00385"></a>00385 <span class="preprocessor"></span><span class="preprocessor">#define SPR_ICCFGR_CBS_OFF      7</span>
<a name="l00386"></a>00386 <span class="preprocessor"></span>
<a name="l00387"></a>00387 <span class="comment">/*</span>
<a name="l00388"></a>00388 <span class="comment"> * Bit definitions for Data MMU Configuration Register</span>
<a name="l00389"></a>00389 <span class="comment"> *</span>
<a name="l00390"></a>00390 <span class="comment"> */</span>
<a name="l00391"></a>00391 
<a name="l00392"></a>00392 <span class="preprocessor">#define SPR_DMMUCFGR_NTW        0x00000003</span>
<a name="l00393"></a>00393 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DMMUCFGR_NTS        0x0000001C</span>
<a name="l00394"></a>00394 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DMMUCFGR_NAE        0x000000E0</span>
<a name="l00395"></a>00395 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DMMUCFGR_CRI        0x00000100</span>
<a name="l00396"></a>00396 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DMMUCFGR_PRI        0x00000200</span>
<a name="l00397"></a>00397 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DMMUCFGR_TEIRI      0x00000400</span>
<a name="l00398"></a>00398 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DMMUCFGR_HTR        0x00000800</span>
<a name="l00399"></a>00399 <span class="preprocessor"></span>
<a name="l00400"></a>00400 <span class="preprocessor">#define SPR_DMMUCFGR_NTW_OFF    0</span>
<a name="l00401"></a>00401 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DMMUCFGR_NTS_OFF    2</span>
<a name="l00402"></a>00402 <span class="preprocessor"></span>
<a name="l00403"></a>00403 <span class="comment">/*</span>
<a name="l00404"></a>00404 <span class="comment"> * Bit definitions for Instruction MMU Configuration Register</span>
<a name="l00405"></a>00405 <span class="comment"> *</span>
<a name="l00406"></a>00406 <span class="comment"> */</span>
<a name="l00407"></a>00407 
<a name="l00408"></a>00408 <span class="preprocessor">#define SPR_IMMUCFGR_NTW        0x00000003</span>
<a name="l00409"></a>00409 <span class="preprocessor"></span><span class="preprocessor">#define SPR_IMMUCFGR_NTS        0x0000001C</span>
<a name="l00410"></a>00410 <span class="preprocessor"></span><span class="preprocessor">#define SPR_IMMUCFGR_NAE        0x000000E0</span>
<a name="l00411"></a>00411 <span class="preprocessor"></span><span class="preprocessor">#define SPR_IMMUCFGR_CRI        0x00000100</span>
<a name="l00412"></a>00412 <span class="preprocessor"></span><span class="preprocessor">#define SPR_IMMUCFGR_PRI        0x00000200</span>
<a name="l00413"></a>00413 <span class="preprocessor"></span><span class="preprocessor">#define SPR_IMMUCFGR_TEIRI      0x00000400</span>
<a name="l00414"></a>00414 <span class="preprocessor"></span><span class="preprocessor">#define SPR_IMMUCFGR_HTR        0x00000800</span>
<a name="l00415"></a>00415 <span class="preprocessor"></span>
<a name="l00416"></a>00416 <span class="preprocessor">#define SPR_IMMUCFGR_NTW_OFF    0</span>
<a name="l00417"></a>00417 <span class="preprocessor"></span><span class="preprocessor">#define SPR_IMMUCFGR_NTS_OFF    2</span>
<a name="l00418"></a>00418 <span class="preprocessor"></span>
<a name="l00419"></a>00419 <span class="comment">/*</span>
<a name="l00420"></a>00420 <span class="comment"> * Bit definitions for Debug Control registers</span>
<a name="l00421"></a>00421 <span class="comment"> *</span>
<a name="l00422"></a>00422 <span class="comment"> */</span>
<a name="l00423"></a>00423 <span class="preprocessor">#define SPR_DCR_DP      0x00000001  </span><span class="comment">/* DVR/DCR present */</span>
<a name="l00424"></a>00424 <span class="preprocessor">#define SPR_DCR_CC      0x0000000e  </span><span class="comment">/* Compare condition */</span>
<a name="l00425"></a>00425 <span class="preprocessor">#define SPR_DCR_SC      0x00000010  </span><span class="comment">/* Signed compare */</span>
<a name="l00426"></a>00426 <span class="preprocessor">#define SPR_DCR_CT      0x000000e0  </span><span class="comment">/* Compare to */</span>
<a name="l00427"></a>00427 
<a name="l00428"></a>00428 <span class="comment">/* Bit results with SPR_DCR_CC mask */</span>
<a name="l00429"></a>00429 <span class="preprocessor">#define SPR_DCR_CC_MASKED 0x00000000</span>
<a name="l00430"></a>00430 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DCR_CC_EQUAL  0x00000002</span>
<a name="l00431"></a>00431 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DCR_CC_LESS   0x00000004</span>
<a name="l00432"></a>00432 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DCR_CC_LESSE  0x00000006</span>
<a name="l00433"></a>00433 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DCR_CC_GREAT  0x00000008</span>
<a name="l00434"></a>00434 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DCR_CC_GREATE 0x0000000a</span>
<a name="l00435"></a>00435 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DCR_CC_NEQUAL 0x0000000c</span>
<a name="l00436"></a>00436 <span class="preprocessor"></span>
<a name="l00437"></a>00437 <span class="comment">/* Bit results with SPR_DCR_CT mask */</span>
<a name="l00438"></a>00438 <span class="preprocessor">#define SPR_DCR_CT_DISABLED 0x00000000</span>
<a name="l00439"></a>00439 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DCR_CT_IFEA     0x00000020</span>
<a name="l00440"></a>00440 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DCR_CT_LEA      0x00000040</span>
<a name="l00441"></a>00441 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DCR_CT_SEA      0x00000060</span>
<a name="l00442"></a>00442 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DCR_CT_LD       0x00000080</span>
<a name="l00443"></a>00443 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DCR_CT_SD       0x000000a0</span>
<a name="l00444"></a>00444 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DCR_CT_LSEA     0x000000c0</span>
<a name="l00445"></a>00445 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DCR_CT_LSD      0x000000e0</span>
<a name="l00446"></a>00446 <span class="preprocessor"></span><span class="comment">/* SPR_DCR_CT_LSD doesn&#39;t seem to be implemented anywhere in or1ksim. 2004-1-30 HP */</span>
<a name="l00447"></a>00447 
<a name="l00448"></a>00448 <span class="comment">/*</span>
<a name="l00449"></a>00449 <span class="comment"> * Bit definitions for Debug Mode 1 register</span>
<a name="l00450"></a>00450 <span class="comment"> *</span>
<a name="l00451"></a>00451 <span class="comment"> */</span>
<a name="l00452"></a>00452 <span class="preprocessor">#define SPR_DMR1_CW       0x000fffff  </span><span class="comment">/* Chain register pair data */</span>
<a name="l00453"></a>00453 <span class="preprocessor">#define SPR_DMR1_CW0_AND  0x00000001</span>
<a name="l00454"></a>00454 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DMR1_CW0_OR   0x00000002</span>
<a name="l00455"></a>00455 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DMR1_CW0      (SPR_DMR1_CW0_AND | SPR_DMR1_CW0_OR)</span>
<a name="l00456"></a>00456 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DMR1_CW1_AND  0x00000004</span>
<a name="l00457"></a>00457 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DMR1_CW1_OR   0x00000008</span>
<a name="l00458"></a>00458 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DMR1_CW1      (SPR_DMR1_CW1_AND | SPR_DMR1_CW1_OR)</span>
<a name="l00459"></a>00459 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DMR1_CW2_AND  0x00000010</span>
<a name="l00460"></a>00460 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DMR1_CW2_OR   0x00000020</span>
<a name="l00461"></a>00461 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DMR1_CW2      (SPR_DMR1_CW2_AND | SPR_DMR1_CW2_OR)</span>
<a name="l00462"></a>00462 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DMR1_CW3_AND  0x00000040</span>
<a name="l00463"></a>00463 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DMR1_CW3_OR   0x00000080</span>
<a name="l00464"></a>00464 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DMR1_CW3      (SPR_DMR1_CW3_AND | SPR_DMR1_CW3_OR)</span>
<a name="l00465"></a>00465 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DMR1_CW4_AND  0x00000100</span>
<a name="l00466"></a>00466 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DMR1_CW4_OR   0x00000200</span>
<a name="l00467"></a>00467 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DMR1_CW4      (SPR_DMR1_CW4_AND | SPR_DMR1_CW4_OR)</span>
<a name="l00468"></a>00468 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DMR1_CW5_AND  0x00000400</span>
<a name="l00469"></a>00469 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DMR1_CW5_OR   0x00000800</span>
<a name="l00470"></a>00470 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DMR1_CW5      (SPR_DMR1_CW5_AND | SPR_DMR1_CW5_OR)</span>
<a name="l00471"></a>00471 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DMR1_CW6_AND  0x00001000</span>
<a name="l00472"></a>00472 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DMR1_CW6_OR   0x00002000</span>
<a name="l00473"></a>00473 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DMR1_CW6      (SPR_DMR1_CW6_AND | SPR_DMR1_CW6_OR)</span>
<a name="l00474"></a>00474 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DMR1_CW7_AND  0x00004000</span>
<a name="l00475"></a>00475 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DMR1_CW7_OR   0x00008000</span>
<a name="l00476"></a>00476 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DMR1_CW7      (SPR_DMR1_CW7_AND | SPR_DMR1_CW7_OR)</span>
<a name="l00477"></a>00477 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DMR1_CW8_AND  0x00010000</span>
<a name="l00478"></a>00478 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DMR1_CW8_OR   0x00020000</span>
<a name="l00479"></a>00479 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DMR1_CW8      (SPR_DMR1_CW8_AND | SPR_DMR1_CW8_OR)</span>
<a name="l00480"></a>00480 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DMR1_CW9_AND  0x00040000</span>
<a name="l00481"></a>00481 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DMR1_CW9_OR   0x00080000</span>
<a name="l00482"></a>00482 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DMR1_CW9      (SPR_DMR1_CW9_AND | SPR_DMR1_CW9_OR)</span>
<a name="l00483"></a>00483 <span class="preprocessor"></span><span class="preprocessor">#define SPR_DMR1_RES1      0x00300000  </span><span class="comment">/* Reserved */</span>
<a name="l00484"></a>00484 <span class="preprocessor">#define SPR_DMR1_ST       0x00400000  </span><span class="comment">/* Single-step trace*/</span>
<a name="l00485"></a>00485 <span class="preprocessor">#define SPR_DMR1_BT       0x00800000  </span><span class="comment">/* Branch trace */</span>
<a name="l00486"></a>00486 <span class="preprocessor">#define SPR_DMR1_RES2     0xff000000  </span><span class="comment">/* Reserved */</span>
<a name="l00487"></a>00487 
<a name="l00488"></a>00488 <span class="comment">/*</span>
<a name="l00489"></a>00489 <span class="comment"> * Bit definitions for Debug Mode 2 register. AWTC and WGB corrected by JPB</span>
<a name="l00490"></a>00490 <span class="comment"> *</span>
<a name="l00491"></a>00491 <span class="comment"> */</span>
<a name="l00492"></a>00492 <span class="preprocessor">#define SPR_DMR2_WCE0      0x00000001  </span><span class="comment">/* Watchpoint counter 0 enable */</span>
<a name="l00493"></a>00493 <span class="preprocessor">#define SPR_DMR2_WCE1      0x00000002  </span><span class="comment">/* Watchpoint counter 0 enable */</span>
<a name="l00494"></a>00494 <span class="preprocessor">#define SPR_DMR2_AWTC      0x00000ffc  </span><span class="comment">/* Assign watchpoints to counters */</span>
<a name="l00495"></a>00495 <span class="preprocessor">#define SPR_DMR2_AWTC_OFF           2  </span><span class="comment">/* Bit offset to AWTC field */</span>
<a name="l00496"></a>00496 <span class="preprocessor">#define SPR_DMR2_WGB       0x003ff000  </span><span class="comment">/* Watchpoints generating breakpoint */</span>
<a name="l00497"></a>00497 <span class="preprocessor">#define SPR_DMR2_WGB_OFF           12  </span><span class="comment">/* Bit offset to WGB field */</span>
<a name="l00498"></a>00498 <span class="preprocessor">#define SPR_DMR2_WBS       0xffc00000  </span><span class="comment">/* JPB: Watchpoint status */</span>
<a name="l00499"></a>00499 <span class="preprocessor">#define SPR_DMR2_WBS_OFF           22  </span><span class="comment">/* Bit offset to WBS field */</span>
<a name="l00500"></a>00500 
<a name="l00501"></a>00501 <span class="comment">/*</span>
<a name="l00502"></a>00502 <span class="comment"> * Bit definitions for Debug watchpoint counter registers</span>
<a name="l00503"></a>00503 <span class="comment"> *</span>
<a name="l00504"></a>00504 <span class="comment"> */</span>
<a name="l00505"></a>00505 <span class="preprocessor">#define SPR_DWCR_COUNT      0x0000ffff  </span><span class="comment">/* Count */</span>
<a name="l00506"></a>00506 <span class="preprocessor">#define SPR_DWCR_MATCH      0xffff0000  </span><span class="comment">/* Match */</span>
<a name="l00507"></a>00507 <span class="preprocessor">#define SPR_DWCR_MATCH_OFF          16  </span><span class="comment">/* Match bit offset */</span>
<a name="l00508"></a>00508 
<a name="l00509"></a>00509 <span class="comment">/*</span>
<a name="l00510"></a>00510 <span class="comment"> * Bit definitions for Debug stop register</span>
<a name="l00511"></a>00511 <span class="comment"> *</span>
<a name="l00512"></a>00512 <span class="comment"> */</span>
<a name="l00513"></a>00513 <span class="preprocessor">#define SPR_DSR_RSTE    0x00000001  </span><span class="comment">/* Reset exception */</span>
<a name="l00514"></a>00514 <span class="preprocessor">#define SPR_DSR_BUSEE   0x00000002  </span><span class="comment">/* Bus error exception */</span>
<a name="l00515"></a>00515 <span class="preprocessor">#define SPR_DSR_DPFE    0x00000004  </span><span class="comment">/* Data Page Fault exception */</span>
<a name="l00516"></a>00516 <span class="preprocessor">#define SPR_DSR_IPFE    0x00000008  </span><span class="comment">/* Insn Page Fault exception */</span>
<a name="l00517"></a>00517 <span class="preprocessor">#define SPR_DSR_TTE     0x00000010  </span><span class="comment">/* Tick Timer exception */</span>
<a name="l00518"></a>00518 <span class="preprocessor">#define SPR_DSR_AE      0x00000020  </span><span class="comment">/* Alignment exception */</span>
<a name="l00519"></a>00519 <span class="preprocessor">#define SPR_DSR_IIE     0x00000040  </span><span class="comment">/* Illegal Instruction exception */</span>
<a name="l00520"></a>00520 <span class="preprocessor">#define SPR_DSR_IE      0x00000080  </span><span class="comment">/* Interrupt exception */</span>
<a name="l00521"></a>00521 <span class="preprocessor">#define SPR_DSR_DME     0x00000100  </span><span class="comment">/* DTLB miss exception */</span>
<a name="l00522"></a>00522 <span class="preprocessor">#define SPR_DSR_IME     0x00000200  </span><span class="comment">/* ITLB miss exception */</span>
<a name="l00523"></a>00523 <span class="preprocessor">#define SPR_DSR_RE      0x00000400  </span><span class="comment">/* Range exception */</span>
<a name="l00524"></a>00524 <span class="preprocessor">#define SPR_DSR_SCE     0x00000800  </span><span class="comment">/* System call exception */</span>
<a name="l00525"></a>00525 <span class="preprocessor">#define SPR_DSR_FPE     0x00001000  </span><span class="comment">/* Floating Point Exception */</span>
<a name="l00526"></a>00526 <span class="preprocessor">#define SPR_DSR_TE      0x00002000  </span><span class="comment">/* Trap exception */</span>
<a name="l00527"></a>00527 
<a name="l00528"></a>00528 <span class="comment">/*</span>
<a name="l00529"></a>00529 <span class="comment"> * Bit definitions for Debug reason register</span>
<a name="l00530"></a>00530 <span class="comment"> *</span>
<a name="l00531"></a>00531 <span class="comment"> */</span>
<a name="l00532"></a>00532 <span class="preprocessor">#define SPR_DRR_RSTE    0x00000001  </span><span class="comment">/* Reset exception */</span>
<a name="l00533"></a>00533 <span class="preprocessor">#define SPR_DRR_BUSEE   0x00000002  </span><span class="comment">/* Bus error exception */</span>
<a name="l00534"></a>00534 <span class="preprocessor">#define SPR_DRR_DPFE    0x00000004  </span><span class="comment">/* Data Page Fault exception */</span>
<a name="l00535"></a>00535 <span class="preprocessor">#define SPR_DRR_IPFE    0x00000008  </span><span class="comment">/* Insn Page Fault exception */</span>
<a name="l00536"></a>00536 <span class="preprocessor">#define SPR_DRR_TTE     0x00000010  </span><span class="comment">/* Tick Timer exception */</span>
<a name="l00537"></a>00537 <span class="preprocessor">#define SPR_DRR_AE      0x00000020  </span><span class="comment">/* Alignment exception */</span>
<a name="l00538"></a>00538 <span class="preprocessor">#define SPR_DRR_IIE     0x00000040  </span><span class="comment">/* Illegal Instruction exception */</span>
<a name="l00539"></a>00539 <span class="preprocessor">#define SPR_DRR_IE      0x00000080  </span><span class="comment">/* Interrupt exception */</span>
<a name="l00540"></a>00540 <span class="preprocessor">#define SPR_DRR_DME     0x00000100  </span><span class="comment">/* DTLB miss exception */</span>
<a name="l00541"></a>00541 <span class="preprocessor">#define SPR_DRR_IME     0x00000200  </span><span class="comment">/* ITLB miss exception */</span>
<a name="l00542"></a>00542 <span class="preprocessor">#define SPR_DRR_RE      0x00000400  </span><span class="comment">/* Range exception */</span>
<a name="l00543"></a>00543 <span class="preprocessor">#define SPR_DRR_SCE     0x00000800  </span><span class="comment">/* System call exception */</span>
<a name="l00544"></a>00544 <span class="preprocessor">#define SPR_DRR_FPE     0x00001000  </span><span class="comment">/* Floating Point Exception */</span>
<a name="l00545"></a>00545 <span class="preprocessor">#define SPR_DRR_TE      0x00002000  </span><span class="comment">/* Trap exception */</span>
<a name="l00546"></a>00546 
<a name="l00547"></a>00547 <span class="comment">/*</span>
<a name="l00548"></a>00548 <span class="comment"> * Bit definitions for Performance counters mode registers</span>
<a name="l00549"></a>00549 <span class="comment"> *</span>
<a name="l00550"></a>00550 <span class="comment"> */</span>
<a name="l00551"></a>00551 <span class="preprocessor">#define SPR_PCMR_CP     0x00000001  </span><span class="comment">/* Counter present */</span>
<a name="l00552"></a>00552 <span class="preprocessor">#define SPR_PCMR_UMRA   0x00000002  </span><span class="comment">/* User mode read access */</span>
<a name="l00553"></a>00553 <span class="preprocessor">#define SPR_PCMR_CISM   0x00000004  </span><span class="comment">/* Count in supervisor mode */</span>
<a name="l00554"></a>00554 <span class="preprocessor">#define SPR_PCMR_CIUM   0x00000008  </span><span class="comment">/* Count in user mode */</span>
<a name="l00555"></a>00555 <span class="preprocessor">#define SPR_PCMR_LA     0x00000010  </span><span class="comment">/* Load access event */</span>
<a name="l00556"></a>00556 <span class="preprocessor">#define SPR_PCMR_SA     0x00000020  </span><span class="comment">/* Store access event */</span>
<a name="l00557"></a>00557 <span class="preprocessor">#define SPR_PCMR_IF     0x00000040  </span><span class="comment">/* Instruction fetch event*/</span>
<a name="l00558"></a>00558 <span class="preprocessor">#define SPR_PCMR_DCM    0x00000080  </span><span class="comment">/* Data cache miss event */</span>
<a name="l00559"></a>00559 <span class="preprocessor">#define SPR_PCMR_ICM    0x00000100  </span><span class="comment">/* Insn cache miss event */</span>
<a name="l00560"></a>00560 <span class="preprocessor">#define SPR_PCMR_IFS    0x00000200  </span><span class="comment">/* Insn fetch stall event */</span>
<a name="l00561"></a>00561 <span class="preprocessor">#define SPR_PCMR_LSUS   0x00000400  </span><span class="comment">/* LSU stall event */</span>
<a name="l00562"></a>00562 <span class="preprocessor">#define SPR_PCMR_BS     0x00000800  </span><span class="comment">/* Branch stall event */</span>
<a name="l00563"></a>00563 <span class="preprocessor">#define SPR_PCMR_DTLBM  0x00001000  </span><span class="comment">/* DTLB miss event */</span>
<a name="l00564"></a>00564 <span class="preprocessor">#define SPR_PCMR_ITLBM  0x00002000  </span><span class="comment">/* ITLB miss event */</span>
<a name="l00565"></a>00565 <span class="preprocessor">#define SPR_PCMR_DDS    0x00004000  </span><span class="comment">/* Data dependency stall event */</span>
<a name="l00566"></a>00566 <span class="preprocessor">#define SPR_PCMR_WPE    0x03ff8000  </span><span class="comment">/* Watchpoint events */</span>
<a name="l00567"></a>00567 
<a name="l00568"></a>00568 <span class="comment">/* </span>
<a name="l00569"></a>00569 <span class="comment"> * Bit definitions for the Power management register</span>
<a name="l00570"></a>00570 <span class="comment"> *</span>
<a name="l00571"></a>00571 <span class="comment"> */</span>
<a name="l00572"></a>00572 <span class="preprocessor">#define SPR_PMR_SDF     0x0000000f  </span><span class="comment">/* Slow down factor */</span>
<a name="l00573"></a>00573 <span class="preprocessor">#define SPR_PMR_DME     0x00000010  </span><span class="comment">/* Doze mode enable */</span>
<a name="l00574"></a>00574 <span class="preprocessor">#define SPR_PMR_SME     0x00000020  </span><span class="comment">/* Sleep mode enable */</span>
<a name="l00575"></a>00575 <span class="preprocessor">#define SPR_PMR_DCGE    0x00000040  </span><span class="comment">/* Dynamic clock gating enable */</span>
<a name="l00576"></a>00576 <span class="preprocessor">#define SPR_PMR_SUME    0x00000080  </span><span class="comment">/* Suspend mode enable */</span>
<a name="l00577"></a>00577 
<a name="l00578"></a>00578 <span class="comment">/*</span>
<a name="l00579"></a>00579 <span class="comment"> * Bit definitions for PICMR</span>
<a name="l00580"></a>00580 <span class="comment"> *</span>
<a name="l00581"></a>00581 <span class="comment"> */</span>
<a name="l00582"></a>00582 <span class="preprocessor">#define SPR_PICMR_IUM   0xfffffffc  </span><span class="comment">/* Interrupt unmask */</span>
<a name="l00583"></a>00583 
<a name="l00584"></a>00584 <span class="comment">/*</span>
<a name="l00585"></a>00585 <span class="comment"> * Bit definitions for PICPR</span>
<a name="l00586"></a>00586 <span class="comment"> *</span>
<a name="l00587"></a>00587 <span class="comment"> */</span>
<a name="l00588"></a>00588 <span class="preprocessor">#define SPR_PICPR_IPRIO 0xfffffffc  </span><span class="comment">/* Interrupt priority */</span>
<a name="l00589"></a>00589 
<a name="l00590"></a>00590 <span class="comment">/*</span>
<a name="l00591"></a>00591 <span class="comment"> * Bit definitions for PICSR</span>
<a name="l00592"></a>00592 <span class="comment"> *</span>
<a name="l00593"></a>00593 <span class="comment"> */</span>
<a name="l00594"></a>00594 <span class="preprocessor">#define SPR_PICSR_IS    0xffffffff  </span><span class="comment">/* Interrupt status */</span>
<a name="l00595"></a>00595 
<a name="l00596"></a>00596 <span class="comment">/*</span>
<a name="l00597"></a>00597 <span class="comment"> * Bit definitions for Tick Timer Control Register</span>
<a name="l00598"></a>00598 <span class="comment"> *</span>
<a name="l00599"></a>00599 <span class="comment"> */</span>
<a name="l00600"></a>00600 <span class="preprocessor">#define SPR_TTCR_PERIOD 0x0fffffff  </span><span class="comment">/* Time Period */</span>
<a name="l00601"></a>00601 <span class="preprocessor">#define SPR_TTMR_PERIOD SPR_TTCR_PERIOD</span>
<a name="l00602"></a>00602 <span class="preprocessor"></span><span class="preprocessor">#define SPR_TTMR_IP     0x10000000  </span><span class="comment">/* Interrupt Pending */</span>
<a name="l00603"></a>00603 <span class="preprocessor">#define SPR_TTMR_IE     0x20000000  </span><span class="comment">/* Interrupt Enable */</span>
<a name="l00604"></a>00604 <span class="preprocessor">#define SPR_TTMR_RT     0x40000000  </span><span class="comment">/* Restart tick */</span>
<a name="l00605"></a>00605 <span class="preprocessor">#define SPR_TTMR_SR     0x80000000  </span><span class="comment">/* Single run */</span>
<a name="l00606"></a>00606 <span class="preprocessor">#define SPR_TTMR_CR     0xc0000000  </span><span class="comment">/* Continuous run */</span>
<a name="l00607"></a>00607 <span class="preprocessor">#define SPR_TTMR_M      0xc0000000  </span><span class="comment">/* Tick mode */</span>
<a name="l00608"></a>00608 
<a name="l00609"></a>00609 <span class="comment">/*</span>
<a name="l00610"></a>00610 <span class="comment"> * Bit definitions for the FP Control Status Register</span>
<a name="l00611"></a>00611 <span class="comment"> *</span>
<a name="l00612"></a>00612 <span class="comment"> */</span>
<a name="l00613"></a>00613 <span class="preprocessor">#define SPR_FPCSR_FPEE  0x00000001  </span><span class="comment">/* Floating Point Exception Enable */</span>
<a name="l00614"></a>00614 <span class="preprocessor">#define SPR_FPCSR_RM    0x00000006  </span><span class="comment">/* Rounding Mode */</span>
<a name="l00615"></a>00615 <span class="preprocessor">#define SPR_FPCSR_OVF   0x00000008  </span><span class="comment">/* Overflow Flag */</span>
<a name="l00616"></a>00616 <span class="preprocessor">#define SPR_FPCSR_UNF   0x00000010  </span><span class="comment">/* Underflow Flag */</span>
<a name="l00617"></a>00617 <span class="preprocessor">#define SPR_FPCSR_SNF   0x00000020  </span><span class="comment">/* SNAN Flag */</span>
<a name="l00618"></a>00618 <span class="preprocessor">#define SPR_FPCSR_QNF   0x00000040  </span><span class="comment">/* QNAN Flag */</span>
<a name="l00619"></a>00619 <span class="preprocessor">#define SPR_FPCSR_ZF    0x00000080  </span><span class="comment">/* Zero Flag */</span>
<a name="l00620"></a>00620 <span class="preprocessor">#define SPR_FPCSR_IXF   0x00000100  </span><span class="comment">/* Inexact Flag */</span>
<a name="l00621"></a>00621 <span class="preprocessor">#define SPR_FPCSR_IVF   0x00000200  </span><span class="comment">/* Invalid Flag */</span>
<a name="l00622"></a>00622 <span class="preprocessor">#define SPR_FPCSR_INF   0x00000400  </span><span class="comment">/* Infinity Flag */</span>
<a name="l00623"></a>00623 <span class="preprocessor">#define SPR_FPCSR_DZF   0x00000800  </span><span class="comment">/* Divide By Zero Flag */</span>
<a name="l00624"></a>00624 <span class="preprocessor">#define SPR_FPCSR_ALLF (SPR_FPCSR_OVF | SPR_FPCSR_UNF | SPR_FPCSR_SNF | \</span>
<a name="l00625"></a>00625 <span class="preprocessor">                        SPR_FPCSR_QNF | SPR_FPCSR_ZF | SPR_FPCSR_IXF |  \</span>
<a name="l00626"></a>00626 <span class="preprocessor">                        SPR_FPCSR_IVF | SPR_FPCSR_INF | SPR_FPCSR_DZF)</span>
<a name="l00627"></a>00627 <span class="preprocessor"></span>
<a name="l00628"></a>00628 <span class="preprocessor">#define FPCSR_RM_RN (0&lt;&lt;1)</span>
<a name="l00629"></a>00629 <span class="preprocessor"></span><span class="preprocessor">#define FPCSR_RM_RZ (1&lt;&lt;1)</span>
<a name="l00630"></a>00630 <span class="preprocessor"></span><span class="preprocessor">#define FPCSR_RM_RIP (2&lt;&lt;1)</span>
<a name="l00631"></a>00631 <span class="preprocessor"></span><span class="preprocessor">#define FPCSR_RM_RIN (3&lt;&lt;1)</span>
<a name="l00632"></a>00632 <span class="preprocessor"></span>
<a name="l00633"></a>00633 <span class="preprocessor">#endif  </span><span class="comment">/* SPR_DEFS__H */</span>
</pre></div></div><!-- contents -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>



<hr class="footer"/><address class="footer"><small>
Generated on Tue Apr 22 2014 10:09:31 for Newlib OR1K Support by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
