

================================================================
== Vitis HLS Report for 'mod_inverse'
================================================================
* Date:           Thu Dec 12 16:35:21 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        baseline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.275 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |      265|    33793|  2.650 us|  0.338 ms|  265|  33793|       no|
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+---------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- MOD_INVERSE  |      264|    33792|       264|          -|          -|  1 ~ 128|        no|
        +---------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 134
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 135 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%a_buf_0 = alloca i32 1"   --->   Operation 136 'alloca' 'a_buf_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%ret_V_5 = alloca i32 1"   --->   Operation 137 'alloca' 'ret_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%mod_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %mod_r" [rsa.cpp:122]   --->   Operation 138 'read' 'mod_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%a_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %a" [rsa.cpp:122]   --->   Operation 139 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (1.58ns)   --->   "%store_ln126 = store i128 %mod_read, i128 %ret_V_5" [rsa.cpp:126]   --->   Operation 140 'store' 'store_ln126' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 141 [1/1] (1.58ns)   --->   "%store_ln126 = store i128 %a_read, i128 %a_buf_0" [rsa.cpp:126]   --->   Operation 141 'store' 'store_ln126' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 142 [1/1] (1.58ns)   --->   "%store_ln126 = store i8 0, i8 %i" [rsa.cpp:126]   --->   Operation 142 'store' 'store_ln126' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 143 [1/1] (1.58ns)   --->   "%br_ln126 = br void %for.body" [rsa.cpp:126]   --->   Operation 143 'br' 'br_ln126' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.27>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%x1_V = phi i129 1, void %entry, i129 %x0_V_3, void %for.inc"   --->   Operation 144 'phi' 'x1_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%x0_V_3 = phi i129 0, void %entry, i129 %x0_V_2, void %for.inc"   --->   Operation 145 'phi' 'x0_V_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%i_5 = load i8 %i" [rsa.cpp:126]   --->   Operation 146 'load' 'i_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%ret_V_5_load = load i128 %ret_V_5"   --->   Operation 147 'load' 'ret_V_5_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (1.55ns)   --->   "%icmp_ln126 = icmp_eq  i8 %i_5, i8 128" [rsa.cpp:126]   --->   Operation 148 'icmp' 'icmp_ln126' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 128, i64 64"   --->   Operation 149 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (1.91ns)   --->   "%i_6 = add i8 %i_5, i8 1" [rsa.cpp:126]   --->   Operation 150 'add' 'i_6' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln126 = br i1 %icmp_ln126, void %for.body.split, void %for.end" [rsa.cpp:126]   --->   Operation 151 'br' 'br_ln126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%a_buf_0_load = load i128 %a_buf_0"   --->   Operation 152 'load' 'a_buf_0_load' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%specloopname_ln1788 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9"   --->   Operation 153 'specloopname' 'specloopname_ln1788' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%tmp = partselect i127 @_ssdm_op_PartSelect.i127.i128.i32.i32, i128 %a_buf_0_load, i32 1, i32 127"   --->   Operation 154 'partselect' 'tmp' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (3.46ns)   --->   "%icmp_ln1039 = icmp_eq  i127 %tmp, i127 0"   --->   Operation 155 'icmp' 'icmp_ln1039' <Predicate = (!icmp_ln126)> <Delay = 3.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln128 = br i1 %icmp_ln1039, void %for.inc, void %for.end" [rsa.cpp:128]   --->   Operation 156 'br' 'br_ln128' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_2 : Operation 157 [132/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 157 'udiv' 'ret_V' <Predicate = (!icmp_ln126 & !icmp_ln1039)> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [132/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 158 'urem' 'ret_V_6' <Predicate = (!icmp_ln126 & !icmp_ln1039)> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (1.58ns)   --->   "%store_ln126 = store i128 %ret_V_5_load, i128 %a_buf_0" [rsa.cpp:126]   --->   Operation 159 'store' 'store_ln126' <Predicate = (!icmp_ln126 & !icmp_ln1039)> <Delay = 1.58>
ST_2 : Operation 160 [1/1] (1.58ns)   --->   "%store_ln126 = store i8 %i_6, i8 %i" [rsa.cpp:126]   --->   Operation 160 'store' 'store_ln126' <Predicate = (!icmp_ln126 & !icmp_ln1039)> <Delay = 1.58>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i129.i32, i129 %x1_V, i32 128"   --->   Operation 161 'bitselect' 'tmp_1' <Predicate = (icmp_ln1039) | (icmp_ln126)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln840 = trunc i129 %x1_V"   --->   Operation 162 'trunc' 'trunc_ln840' <Predicate = (icmp_ln1039) | (icmp_ln126)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (5.35ns)   --->   "%add_ln142 = add i128 %trunc_ln840, i128 %mod_read" [rsa.cpp:142]   --->   Operation 163 'add' 'add_ln142' <Predicate = (icmp_ln1039) | (icmp_ln126)> <Delay = 5.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (1.92ns)   --->   "%select_ln142 = select i1 %tmp_1, i128 %add_ln142, i128 %trunc_ln840" [rsa.cpp:142]   --->   Operation 164 'select' 'select_ln142' <Predicate = (icmp_ln1039) | (icmp_ln126)> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%ret_ln145 = ret i128 %select_ln142" [rsa.cpp:145]   --->   Operation 165 'ret' 'ret_ln145' <Predicate = (icmp_ln1039) | (icmp_ln126)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.07>
ST_3 : Operation 166 [131/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 166 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 167 [131/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 167 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.07>
ST_4 : Operation 168 [130/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 168 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 169 [130/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 169 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.07>
ST_5 : Operation 170 [129/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 170 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 171 [129/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 171 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.07>
ST_6 : Operation 172 [128/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 172 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 173 [128/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 173 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.07>
ST_7 : Operation 174 [127/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 174 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 175 [127/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 175 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.07>
ST_8 : Operation 176 [126/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 176 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 177 [126/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 177 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.07>
ST_9 : Operation 178 [125/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 178 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 179 [125/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 179 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.07>
ST_10 : Operation 180 [124/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 180 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 181 [124/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 181 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.07>
ST_11 : Operation 182 [123/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 182 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 183 [123/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 183 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.07>
ST_12 : Operation 184 [122/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 184 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 185 [122/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 185 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.07>
ST_13 : Operation 186 [121/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 186 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 187 [121/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 187 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.07>
ST_14 : Operation 188 [120/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 188 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 189 [120/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 189 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.07>
ST_15 : Operation 190 [119/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 190 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 191 [119/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 191 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.07>
ST_16 : Operation 192 [118/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 192 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 193 [118/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 193 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.07>
ST_17 : Operation 194 [117/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 194 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 195 [117/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 195 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.07>
ST_18 : Operation 196 [116/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 196 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 197 [116/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 197 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.07>
ST_19 : Operation 198 [115/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 198 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 199 [115/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 199 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.07>
ST_20 : Operation 200 [114/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 200 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 201 [114/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 201 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.07>
ST_21 : Operation 202 [113/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 202 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 203 [113/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 203 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.07>
ST_22 : Operation 204 [112/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 204 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 205 [112/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 205 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.07>
ST_23 : Operation 206 [111/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 206 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 207 [111/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 207 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.07>
ST_24 : Operation 208 [110/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 208 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 209 [110/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 209 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.07>
ST_25 : Operation 210 [109/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 210 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 211 [109/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 211 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.07>
ST_26 : Operation 212 [108/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 212 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 213 [108/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 213 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.07>
ST_27 : Operation 214 [107/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 214 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 215 [107/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 215 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.07>
ST_28 : Operation 216 [106/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 216 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 217 [106/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 217 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.07>
ST_29 : Operation 218 [105/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 218 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 219 [105/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 219 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.07>
ST_30 : Operation 220 [104/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 220 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 221 [104/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 221 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.07>
ST_31 : Operation 222 [103/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 222 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 223 [103/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 223 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 5.07>
ST_32 : Operation 224 [102/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 224 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 225 [102/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 225 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 5.07>
ST_33 : Operation 226 [101/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 226 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 227 [101/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 227 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.07>
ST_34 : Operation 228 [100/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 228 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 229 [100/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 229 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 5.07>
ST_35 : Operation 230 [99/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 230 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 231 [99/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 231 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.07>
ST_36 : Operation 232 [98/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 232 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 233 [98/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 233 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.07>
ST_37 : Operation 234 [97/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 234 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 235 [97/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 235 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.07>
ST_38 : Operation 236 [96/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 236 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 237 [96/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 237 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.07>
ST_39 : Operation 238 [95/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 238 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 239 [95/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 239 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.07>
ST_40 : Operation 240 [94/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 240 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 241 [94/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 241 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 5.07>
ST_41 : Operation 242 [93/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 242 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 243 [93/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 243 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 5.07>
ST_42 : Operation 244 [92/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 244 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 245 [92/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 245 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 5.07>
ST_43 : Operation 246 [91/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 246 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 247 [91/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 247 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 5.07>
ST_44 : Operation 248 [90/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 248 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 249 [90/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 249 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.07>
ST_45 : Operation 250 [89/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 250 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 251 [89/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 251 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.07>
ST_46 : Operation 252 [88/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 252 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 253 [88/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 253 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 5.07>
ST_47 : Operation 254 [87/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 254 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 255 [87/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 255 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 5.07>
ST_48 : Operation 256 [86/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 256 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 257 [86/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 257 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 5.07>
ST_49 : Operation 258 [85/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 258 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 259 [85/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 259 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 5.07>
ST_50 : Operation 260 [84/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 260 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 261 [84/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 261 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 5.07>
ST_51 : Operation 262 [83/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 262 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 263 [83/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 263 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 5.07>
ST_52 : Operation 264 [82/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 264 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 265 [82/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 265 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 5.07>
ST_53 : Operation 266 [81/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 266 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 267 [81/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 267 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 5.07>
ST_54 : Operation 268 [80/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 268 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 269 [80/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 269 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 5.07>
ST_55 : Operation 270 [79/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 270 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 271 [79/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 271 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 5.07>
ST_56 : Operation 272 [78/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 272 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 273 [78/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 273 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 5.07>
ST_57 : Operation 274 [77/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 274 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 275 [77/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 275 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 5.07>
ST_58 : Operation 276 [76/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 276 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 277 [76/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 277 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 5.07>
ST_59 : Operation 278 [75/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 278 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 279 [75/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 279 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 5.07>
ST_60 : Operation 280 [74/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 280 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 281 [74/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 281 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 5.07>
ST_61 : Operation 282 [73/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 282 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 283 [73/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 283 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 5.07>
ST_62 : Operation 284 [72/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 284 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 285 [72/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 285 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 5.07>
ST_63 : Operation 286 [71/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 286 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 287 [71/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 287 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 5.07>
ST_64 : Operation 288 [70/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 288 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 289 [70/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 289 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 5.07>
ST_65 : Operation 290 [69/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 290 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 291 [69/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 291 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 5.07>
ST_66 : Operation 292 [68/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 292 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 293 [68/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 293 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 5.07>
ST_67 : Operation 294 [67/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 294 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 295 [67/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 295 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 5.07>
ST_68 : Operation 296 [66/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 296 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 297 [66/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 297 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 5.07>
ST_69 : Operation 298 [65/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 298 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 299 [65/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 299 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 5.07>
ST_70 : Operation 300 [64/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 300 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 301 [64/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 301 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 5.07>
ST_71 : Operation 302 [63/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 302 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 303 [63/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 303 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 5.07>
ST_72 : Operation 304 [62/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 304 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 305 [62/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 305 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 5.07>
ST_73 : Operation 306 [61/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 306 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 307 [61/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 307 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 5.07>
ST_74 : Operation 308 [60/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 308 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 309 [60/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 309 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 5.07>
ST_75 : Operation 310 [59/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 310 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 311 [59/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 311 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 5.07>
ST_76 : Operation 312 [58/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 312 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 313 [58/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 313 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 5.07>
ST_77 : Operation 314 [57/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 314 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 315 [57/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 315 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 5.07>
ST_78 : Operation 316 [56/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 316 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 317 [56/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 317 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 5.07>
ST_79 : Operation 318 [55/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 318 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 319 [55/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 319 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 5.07>
ST_80 : Operation 320 [54/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 320 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 321 [54/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 321 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 5.07>
ST_81 : Operation 322 [53/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 322 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 323 [53/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 323 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 5.07>
ST_82 : Operation 324 [52/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 324 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 325 [52/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 325 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 5.07>
ST_83 : Operation 326 [51/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 326 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 327 [51/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 327 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 5.07>
ST_84 : Operation 328 [50/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 328 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 329 [50/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 329 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 5.07>
ST_85 : Operation 330 [49/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 330 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 331 [49/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 331 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 5.07>
ST_86 : Operation 332 [48/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 332 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 333 [48/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 333 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 5.07>
ST_87 : Operation 334 [47/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 334 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 335 [47/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 335 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 5.07>
ST_88 : Operation 336 [46/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 336 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 337 [46/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 337 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 5.07>
ST_89 : Operation 338 [45/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 338 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 339 [45/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 339 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 5.07>
ST_90 : Operation 340 [44/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 340 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 341 [44/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 341 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 5.07>
ST_91 : Operation 342 [43/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 342 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 343 [43/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 343 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 5.07>
ST_92 : Operation 344 [42/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 344 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 345 [42/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 345 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 5.07>
ST_93 : Operation 346 [41/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 346 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 347 [41/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 347 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 5.07>
ST_94 : Operation 348 [40/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 348 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 349 [40/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 349 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 5.07>
ST_95 : Operation 350 [39/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 350 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 351 [39/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 351 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 5.07>
ST_96 : Operation 352 [38/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 352 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 353 [38/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 353 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 5.07>
ST_97 : Operation 354 [37/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 354 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 355 [37/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 355 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 5.07>
ST_98 : Operation 356 [36/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 356 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 357 [36/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 357 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 5.07>
ST_99 : Operation 358 [35/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 358 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 359 [35/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 359 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 5.07>
ST_100 : Operation 360 [34/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 360 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 361 [34/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 361 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 5.07>
ST_101 : Operation 362 [33/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 362 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 363 [33/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 363 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 5.07>
ST_102 : Operation 364 [32/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 364 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 365 [32/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 365 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 5.07>
ST_103 : Operation 366 [31/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 366 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 367 [31/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 367 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 5.07>
ST_104 : Operation 368 [30/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 368 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 369 [30/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 369 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 5.07>
ST_105 : Operation 370 [29/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 370 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 371 [29/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 371 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 5.07>
ST_106 : Operation 372 [28/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 372 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 373 [28/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 373 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 5.07>
ST_107 : Operation 374 [27/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 374 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 375 [27/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 375 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 5.07>
ST_108 : Operation 376 [26/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 376 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 377 [26/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 377 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 5.07>
ST_109 : Operation 378 [25/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 378 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 379 [25/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 379 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 5.07>
ST_110 : Operation 380 [24/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 380 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 381 [24/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 381 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 5.07>
ST_111 : Operation 382 [23/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 382 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 383 [23/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 383 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 5.07>
ST_112 : Operation 384 [22/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 384 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 385 [22/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 385 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 5.07>
ST_113 : Operation 386 [21/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 386 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 387 [21/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 387 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 5.07>
ST_114 : Operation 388 [20/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 388 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 389 [20/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 389 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 5.07>
ST_115 : Operation 390 [19/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 390 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 391 [19/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 391 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 5.07>
ST_116 : Operation 392 [18/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 392 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 393 [18/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 393 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 5.07>
ST_117 : Operation 394 [17/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 394 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 395 [17/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 395 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 5.07>
ST_118 : Operation 396 [16/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 396 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 397 [16/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 397 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 5.07>
ST_119 : Operation 398 [15/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 398 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 399 [15/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 399 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 5.07>
ST_120 : Operation 400 [14/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 400 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 401 [14/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 401 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 5.07>
ST_121 : Operation 402 [13/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 402 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 403 [13/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 403 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 5.07>
ST_122 : Operation 404 [12/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 404 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 405 [12/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 405 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 5.07>
ST_123 : Operation 406 [11/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 406 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 407 [11/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 407 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 5.07>
ST_124 : Operation 408 [10/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 408 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 409 [10/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 409 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 5.07>
ST_125 : Operation 410 [9/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 410 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 411 [9/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 411 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 5.07>
ST_126 : Operation 412 [8/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 412 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 413 [8/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 413 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 5.07>
ST_127 : Operation 414 [7/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 414 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 415 [7/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 415 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 5.07>
ST_128 : Operation 416 [6/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 416 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 417 [6/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 417 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 5.07>
ST_129 : Operation 418 [5/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 418 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 419 [5/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 419 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 5.07>
ST_130 : Operation 420 [4/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 420 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 421 [4/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 421 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 5.07>
ST_131 : Operation 422 [3/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 422 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 423 [3/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 423 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 5.07>
ST_132 : Operation 424 [2/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 424 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 425 [2/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 425 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 6.65>
ST_133 : Operation 426 [1/132] (5.07ns)   --->   "%ret_V = udiv i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 426 'udiv' 'ret_V' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 427 [1/132] (5.07ns)   --->   "%ret_V_6 = urem i128 %a_buf_0_load, i128 %ret_V_5_load"   --->   Operation 427 'urem' 'ret_V_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 128> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 428 [2/2] (1.58ns)   --->   "%x0_V = call i129 @multi_stage_mul_x0, i128 %ret_V, i129 %x0_V_3" [rsa.cpp:137]   --->   Operation 428 'call' 'x0_V' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_133 : Operation 429 [1/1] (1.58ns)   --->   "%store_ln126 = store i128 %ret_V_6, i128 %ret_V_5" [rsa.cpp:126]   --->   Operation 429 'store' 'store_ln126' <Predicate = true> <Delay = 1.58>

State 134 <SV = 133> <Delay = 6.96>
ST_134 : Operation 430 [1/2] (1.58ns)   --->   "%x0_V = call i129 @multi_stage_mul_x0, i128 %ret_V, i129 %x0_V_3" [rsa.cpp:137]   --->   Operation 430 'call' 'x0_V' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_134 : Operation 431 [1/1] (5.38ns)   --->   "%x0_V_2 = sub i129 %x1_V, i129 %x0_V" [rsa.cpp:138]   --->   Operation 431 'sub' 'x0_V_2' <Predicate = true> <Delay = 5.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 432 [1/1] (0.00ns)   --->   "%br_ln126 = br void %for.body" [rsa.cpp:126]   --->   Operation 432 'br' 'br_ln126' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('ret.V') [5]  (0 ns)
	'store' operation ('store_ln126', rsa.cpp:126) of variable 'mod_read', rsa.cpp:122 on local variable 'ret.V' [8]  (1.59 ns)

 <State 2>: 7.28ns
The critical path consists of the following:
	'phi' operation ('t.V') with incoming values : ('x0.V', rsa.cpp:138) [13]  (0 ns)
	'add' operation ('add_ln142', rsa.cpp:142) [39]  (5.35 ns)
	'select' operation ('x2.V', rsa.cpp:142) [40]  (1.92 ns)

 <State 3>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 4>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 5>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 6>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 7>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 8>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 9>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 10>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 11>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 12>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 13>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 14>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 15>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 16>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 17>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 18>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 19>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 20>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 21>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 22>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 23>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 24>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 25>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 26>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 27>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 28>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 29>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 30>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 31>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 32>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 33>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 34>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 35>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 36>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 37>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 38>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 39>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 40>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 41>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 42>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 43>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 44>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 45>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 46>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 47>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 48>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 49>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 50>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 51>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 52>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 53>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 54>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 55>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 56>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 57>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 58>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 59>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 60>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 61>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 62>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 63>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 64>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 65>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 66>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 67>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 68>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 69>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 70>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 71>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 72>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 73>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 74>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 75>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 76>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 77>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 78>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 79>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 80>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 81>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 82>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 83>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 84>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 85>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 86>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 87>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 88>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 89>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 90>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 91>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 92>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 93>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 94>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 95>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 96>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 97>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 98>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 99>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 100>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 101>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 102>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 103>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 104>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 105>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 106>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 107>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 108>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 109>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 110>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 111>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 112>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 113>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 114>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 115>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 116>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 117>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 118>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 119>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 120>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 121>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 122>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 123>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 124>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 125>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 126>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 127>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 128>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 129>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 130>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 131>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 132>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)

 <State 133>: 6.66ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [28]  (5.07 ns)
	'call' operation ('x0.V', rsa.cpp:137) to 'multi_stage_mul_x0' [30]  (1.59 ns)

 <State 134>: 6.97ns
The critical path consists of the following:
	'call' operation ('x0.V', rsa.cpp:137) to 'multi_stage_mul_x0' [30]  (1.59 ns)
	'sub' operation ('x0.V', rsa.cpp:138) [31]  (5.38 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
