

================================================================
== Vitis HLS Report for 'grayscale_kernel_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2'
================================================================
* Date:           Thu Mar  6 03:14:28 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        grayscale
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_38_1_VITIS_LOOP_39_2  |        ?|        ?|        24|          1|          1|     ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1119|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   13|     839|   1743|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     72|    -|
|Register         |        -|    -|     704|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   13|    1543|   3030|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    5|       1|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U1  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U2  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U3   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U4   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U5   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |uitofp_32ns_32_6_no_dsp_1_U6       |uitofp_32ns_32_6_no_dsp_1       |        0|   0|    0|    0|    0|
    |uitofp_32ns_32_6_no_dsp_1_U7       |uitofp_32ns_32_6_no_dsp_1       |        0|   0|    0|    0|    0|
    |uitofp_32ns_32_6_no_dsp_1_U8       |uitofp_32ns_32_6_no_dsp_1       |        0|   0|    0|    0|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|  13|  839| 1743|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+-----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+-----+------------+------------+
    |add_ln317_fu_307_p2             |         +|   0|  0|   14|           9|           8|
    |add_ln38_1_fu_354_p2            |         +|   0|  0|   38|          31|           1|
    |add_ln38_fu_223_p2              |         +|   0|  0|   69|          62|           1|
    |add_ln39_fu_459_p2              |         +|   0|  0|   38|          31|           1|
    |result_2_fu_483_p2              |         -|   0|  0|   39|           1|          32|
    |sub_ln18_fu_321_p2              |         -|   0|  0|   15|           7|           8|
    |pixel_last_fu_453_p2            |       and|   0|  0|    2|           1|           1|
    |cmp21_fu_384_p2                 |      icmp|   0|  0|   39|          32|          32|
    |icmp_ln38_fu_218_p2             |      icmp|   0|  0|   69|          62|          62|
    |icmp_ln39_fu_349_p2             |      icmp|   0|  0|   39|          32|          32|
    |icmp_ln52_fu_448_p2             |      icmp|   0|  0|   39|          32|          32|
    |lshr_ln18_fu_409_p2             |      lshr|   0|  0|  242|          79|          79|
    |ap_block_pp0_stage0_01001_grp1  |        or|   0|  0|    2|           1|           1|
    |or_ln50_fu_506_p2               |        or|   0|  0|   32|          32|          32|
    |output_stream_TDATA             |        or|   0|  0|   32|          32|          32|
    |col_1_fu_465_p3                 |    select|   0|  0|   31|           1|          31|
    |result_fu_488_p3                |    select|   0|  0|   32|           1|          32|
    |select_ln18_fu_331_p3           |    select|   0|  0|    9|           1|           9|
    |select_ln38_1_fu_372_p3         |    select|   0|  0|   31|           1|          31|
    |select_ln38_fu_360_p3           |    select|   0|  0|   31|           1|          31|
    |val_fu_441_p3                   |    select|   0|  0|   32|           1|          32|
    |shl_ln18_fu_415_p2              |       shl|   0|  0|  242|          79|          79|
    |ap_enable_pp0                   |       xor|   0|  0|    2|           1|           2|
    +--------------------------------+----------+----+---+-----+------------+------------+
    |Total                           |          |   0|  0| 1119|         530|         601|
    +--------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_done_int                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2    |   9|          2|    1|          2|
    |col_fu_104                 |   9|          2|   31|         62|
    |indvar_flatten_fu_112      |   9|          2|   62|        124|
    |input_stream_TDATA_blk_n   |   9|          2|    1|          2|
    |output_stream_TDATA_blk_n  |   9|          2|    1|          2|
    |row_fu_108                 |   9|          2|   31|         62|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  72|         16|  129|        258|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_reg_619                        |  32|   0|   32|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |b_reg_614                          |  32|   0|   32|          0|
    |col_fu_104                         |  31|   0|   31|          0|
    |g_reg_594                          |  32|   0|   32|          0|
    |gray_value_reg_629                 |  32|   0|   32|          0|
    |indvar_flatten_fu_112              |  62|   0|   62|          0|
    |mul1_reg_609                       |  32|   0|   32|          0|
    |mul2_reg_624                       |  32|   0|   32|          0|
    |mul_reg_604                        |  32|   0|   32|          0|
    |pixel_keep_reg_564                 |   4|   0|    4|          0|
    |pixel_last_reg_660                 |   1|   0|    1|          0|
    |pixel_strb_reg_569                 |   4|   0|    4|          0|
    |r_reg_589                          |  32|   0|   32|          0|
    |row_fu_108                         |  31|   0|   31|          0|
    |select_ln18_reg_649                |   9|   0|    9|          0|
    |tmp_2_reg_584                      |   8|   0|    8|          0|
    |tmp_reg_644                        |   1|   0|    1|          0|
    |trunc_ln342_reg_639                |  23|   0|   23|          0|
    |val_reg_654                        |  32|   0|   32|          0|
    |xs_sign_reg_634                    |   1|   0|    1|          0|
    |xs_sign_reg_634_pp0_iter23_reg     |   1|   0|    1|          0|
    |pixel_keep_reg_564                 |  64|  32|    4|          0|
    |pixel_strb_reg_569                 |  64|  32|    4|          0|
    |tmp_2_reg_584                      |  64|  32|    8|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 704|  96|  528|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                       Source Object                       |    C Type    |
+----------------------+-----+-----+------------+-----------------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  grayscale_kernel_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  grayscale_kernel_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  grayscale_kernel_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  grayscale_kernel_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  grayscale_kernel_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  grayscale_kernel_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2|  return value|
|input_stream_TVALID   |   in|    1|        axis|                                      input_stream_V_data_V|       pointer|
|input_stream_TDATA    |   in|   32|        axis|                                      input_stream_V_data_V|       pointer|
|output_stream_TREADY  |   in|    1|        axis|                                     output_stream_V_data_V|       pointer|
|output_stream_TDATA   |  out|   32|        axis|                                     output_stream_V_data_V|       pointer|
|mul_ln12              |   in|   62|     ap_none|                                                   mul_ln12|        scalar|
|width                 |   in|   32|     ap_none|                                                      width|        scalar|
|sub                   |   in|   32|     ap_none|                                                        sub|        scalar|
|input_stream_TREADY   |  out|    1|        axis|                                      input_stream_V_last_V|       pointer|
|input_stream_TLAST    |   in|    1|        axis|                                      input_stream_V_last_V|       pointer|
|input_stream_TKEEP    |   in|    4|        axis|                                      input_stream_V_keep_V|       pointer|
|input_stream_TSTRB    |   in|    4|        axis|                                      input_stream_V_strb_V|       pointer|
|sub22                 |   in|   32|     ap_none|                                                      sub22|        scalar|
|output_stream_TVALID  |  out|    1|        axis|                                     output_stream_V_last_V|       pointer|
|output_stream_TLAST   |  out|    1|        axis|                                     output_stream_V_last_V|       pointer|
|output_stream_TKEEP   |  out|    4|        axis|                                     output_stream_V_keep_V|       pointer|
|output_stream_TSTRB   |  out|    4|        axis|                                     output_stream_V_strb_V|       pointer|
+----------------------+-----+-----+------------+-----------------------------------------------------------+--------------+

