Fitter Route Stage Report for quartus_compile
Wed Apr  5 14:05:37 2023
Quartus Prime Version 21.4.0 Build 67 12/06/2021 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Routing Usage Summary
  3. Route Messages
  4. Estimated Delay Added for Hold Timing Summary
  5. Estimated Delay Added for Hold Timing Details



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------+
; Routing Usage Summary                                       ;
+------------------------------+------------------------------+
; Routing Resource Type        ; Usage                        ;
+------------------------------+------------------------------+
; Block interconnects          ; 12,747 / 3,375,986 ( < 1 % ) ;
; C27 interconnects            ; 8 / 56,741 ( < 1 % )         ;
; C4 interconnects             ; 10,241 / 2,570,048 ( < 1 % ) ;
; Direct links                 ; 2,007 / 3,375,986 ( < 1 % )  ;
; Global clocks                ; 1 / 32 ( 3 % )               ;
; Periphery clocks             ; 0 / 910 ( 0 % )              ;
; R3 interconnects             ; 4,994 / 1,214,760 ( < 1 % )  ;
; R32 interconnects            ; 3 / 99,472 ( < 1 % )         ;
; R32/C27 interconnect drivers ; 10 / 385,136 ( < 1 % )       ;
; R6 interconnects             ; 8,442 / 2,336,152 ( < 1 % )  ;
; Regional clock lefts         ; 0 / 16 ( 0 % )               ;
; Regional clock out bottoms   ; 0 / 16 ( 0 % )               ;
; Regional clock out tops      ; 0 / 16 ( 0 % )               ;
; Regional clock rights        ; 0 / 16 ( 0 % )               ;
; Regional clocks              ; 0 / 16 ( 0 % )               ;
; Spine buffers                ; 10 / 704 ( 1 % )             ;
; Spine clocks                 ; 10 / 1,056 ( < 1 % )         ;
; Spine feedthroughs           ; 0 / 1,024 ( 0 % )            ;
+------------------------------+------------------------------+


+----------------+
; Route Messages ;
+----------------+
Info (20030): Parallel compilation is enabled and will use 16 of the 40 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 21.4.0 Build 67 12/06/2021 SC Pro Edition
    Info: Processing started: Wed Apr  5 14:00:53 2023
    Info: System process ID: 69058
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off quartus_compile -c quartus_compile
Info: Using INI file /home/dirren/IntelHLS/atax/test-fpga.prj/quartus/quartus.ini
Info: qfit2_default_script.tcl version: #1
Info: Project  = quartus_compile
Info: Revision = quartus_compile
Info (170193): Fitter routing operations beginning
Info (11888): Total time spent on timing analysis during Routing is 1.67 seconds.
Info (16607): Fitter routing operations ending: elapsed time is 00:01:33


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; clock           ; clock                ; 4324.5            ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Destination Register                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Delay Added in ns ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|theatax_B9_merge_reg_aunroll_x|atax_B9_merge_reg_data_reg_5_x_q[0]                                                                                                                                                                                                                                                                                     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body41_ataxs_c0_enter16619_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body41_ataxs_c0_enter16619_atax0_aunroll_x|redist7_sync_together105_aunroll_x_in_c0_eni7_6_tpl_1_q[0]                                                                                                                                                                    ; 0.591             ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[12]                                                                                                                                                                                                                                                                                                                                                                     ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.address[12]                                                                                                                                                                                                                                                                                                                                                                                  ; 0.589             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body41_ataxs_c0_enter16619_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body41_ataxs_c0_enter16619_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax14_atax19|readdata_reg_unnamed_atax14_atax6_readdata_reg_unnamed_atax14_atax6_data_reg_x_q[18]                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body41_ataxs_c0_enter16619_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body41_ataxs_c0_enter16619_atax0_aunroll_x|i_mul_atax20_ma3_cma_DSP0~reg0                                                                                                                                                                                                ; 0.579             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|write_into_fifo_ESM1                                                                                                                                                                                                                                                           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                             ; 0.572             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8_sr_0_aunroll_x|sr_0_x_q[4]                                                                                                                                                                                                                                                                                                                                                        ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|coalesced_delay_0_0_q[4]                                                                                                                                                                                                                                                                                                                                            ; 0.571             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7_sr_1_aunroll_x|sr_0_x_q[0]                                                                                                                                                                                                                                                                                                                                                        ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|theatax_B7_merge_reg_aunroll_x|atax_B7_merge_reg_data_reg_0_x_q[0]                                                                                                                                                                                                                                                                                                  ; 0.565             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8_sr_0_aunroll_x|sr_0_x_q[6]                                                                                                                                                                                                                                                                                                                                                        ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|coalesced_delay_0_0_q[6]                                                                                                                                                                                                                                                                                                                                            ; 0.564             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body41_ataxs_c0_enter16619_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body41_ataxs_c0_enter16619_atax0_aunroll_x|redist14_i_masked59_atax36_q_9|delays[6][0]                                                                                                                                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body41_ataxs_c0_enter16619_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body41_ataxs_c0_enter16619_atax0_aunroll_x|redist14_i_masked59_atax36_q_9|delays[7][0]                                                                                                                                                                                   ; 0.561             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8_sr_0_aunroll_x|sr_3_x_q[6]                                                                                                                                                                                                                                                                                                                                                        ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|coalesced_delay_0_0_q[70]                                                                                                                                                                                                                                                                                                                                           ; 0.558             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8_sr_0_aunroll_x|sr_1_x_q[6]                                                                                                                                                                                                                                                                                                                                                        ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|coalesced_delay_0_0_q[134]                                                                                                                                                                                                                                                                                                                                          ; 0.555             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|thebb_atax_B11_stall_region|theatax_B11_merge_reg_aunroll_x|atax_B11_merge_reg_data_reg_2_x_q[5]                                                                                                                                                                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|thebb_atax_B11_stall_region|thei_sfc_s_c0_in_for_body55_ataxs_c0_enter19220_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_ataxs_c0_enter19220_atax0_aunroll_x|redist3_sync_together106_aunroll_x_in_c0_eni7191_3_tpl_1_q[5]                                                                                                                                                               ; 0.555             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11_sr_1_aunroll_x|sr_3_x_q[24]                                                                                                                                                                                                                                                                                                                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|thebb_atax_B11_stall_region|theatax_B11_merge_reg_aunroll_x|atax_B11_merge_reg_data_reg_3_x_q[24]                                                                                                                                                                                                                                                                                             ; 0.555             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_atax4_atax1|source_NO_SHIFT_REG[48]                                                                                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_ffwd_dest_p1024i32_x4925_atax0|thei_llvm_fpga_ffwd_dest_p1024i32_x4925_atax1|gen_stallable.data_reg[48]                                                                                                                                                                                                                                              ; 0.551             ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.byteenable[2]                                                                                                                                                                                                                                                                                                                                                                   ; atax_avmm_0_rw_byteenable[2]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 0.549             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body41_ataxs_c0_enter16619_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body41_ataxs_c0_enter16619_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax14_atax19|readdata_reg_unnamed_atax14_atax6_readdata_reg_unnamed_atax14_atax6_data_reg_x_q[9]                                                                                     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body41_ataxs_c0_enter16619_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body41_ataxs_c0_enter16619_atax0_aunroll_x|i_mul_atax20_im8_cma_DSP0~reg0                                                                                                                                                                                                ; 0.548             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8_sr_0_aunroll_x|sr_1_x_q[20]                                                                                                                                                                                                                                                                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|coalesced_delay_0_0_q[148]                                                                                                                                                                                                                                                                                                                                          ; 0.547             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8_sr_0_aunroll_x|sr_5_x_q[0]                                                                                                                                                                                                                                                                                                                                                        ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|coalesced_delay_0_0_q[161]                                                                                                                                                                                                                                                                                                                                          ; 0.545             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8_sr_0_aunroll_x|sr_1_x_q[11]                                                                                                                                                                                                                                                                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|coalesced_delay_0_0_q[139]                                                                                                                                                                                                                                                                                                                                          ; 0.545             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|thebb_atax_B11_stall_region|theatax_B11_merge_reg_aunroll_x|atax_B11_merge_reg_data_reg_2_x_q[1]                                                                                                                                                                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|thebb_atax_B11_stall_region|thei_sfc_s_c0_in_for_body55_ataxs_c0_enter19220_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_ataxs_c0_enter19220_atax0_aunroll_x|redist3_sync_together106_aunroll_x_in_c0_eni7191_3_tpl_1_q[1]                                                                                                                                                               ; 0.545             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body41_ataxs_c0_enter16619_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body41_ataxs_c0_enter16619_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax14_atax19|readdata_reg_unnamed_atax14_atax6_readdata_reg_unnamed_atax14_atax6_data_reg_x_q[13]                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body41_ataxs_c0_enter16619_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body41_ataxs_c0_enter16619_atax0_aunroll_x|i_mul_atax20_im8_cma_DSP0~reg0                                                                                                                                                                                                ; 0.544             ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[16]                                                                                                                                                                                                                                                                                                                                                                     ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.address[16]                                                                                                                                                                                                                                                                                                                                                                                  ; 0.544             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_atax4_atax1|source_NO_SHIFT_REG[51]                                                                                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_ffwd_dest_p1024i32_x4925_atax0|thei_llvm_fpga_ffwd_dest_p1024i32_x4925_atax1|gen_stallable.data_reg[51]                                                                                                                                                                                                                                              ; 0.542             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_atax4_atax1|source_NO_SHIFT_REG[34]                                                                                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_ffwd_dest_p1024i32_x4925_atax0|thei_llvm_fpga_ffwd_dest_p1024i32_x4925_atax1|gen_stallable.data_reg[34]                                                                                                                                                                                                                                              ; 0.542             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8_sr_0_aunroll_x|sr_1_x_q[3]                                                                                                                                                                                                                                                                                                                                                        ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|coalesced_delay_0_0_q[131]                                                                                                                                                                                                                                                                                                                                          ; 0.542             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8_sr_0_aunroll_x|sr_1_x_q[13]                                                                                                                                                                                                                                                                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|coalesced_delay_0_0_q[141]                                                                                                                                                                                                                                                                                                                                          ; 0.542             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8_sr_0_aunroll_x|sr_1_x_q[15]                                                                                                                                                                                                                                                                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|coalesced_delay_0_0_q[143]                                                                                                                                                                                                                                                                                                                                          ; 0.541             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|thebb_atax_B11_stall_region|thei_sfc_s_c0_in_for_body55_ataxs_c0_enter19220_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_ataxs_c0_enter19220_atax0_aunroll_x|redist5_sync_together106_aunroll_x_in_c0_eni7191_5_tpl_2_q[6]                                                                                                                                                  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|thebb_atax_B11_stall_region|thei_sfc_s_c0_in_for_body55_ataxs_c0_enter19220_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_ataxs_c0_enter19220_atax0_aunroll_x|redist17_i_llvm_fpga_pop_p67i32_arrayidx365100_pop47_atax40_out_data_out_1_q[6]                                                                                                                                             ; 0.541             ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[5].dp|pipe_r.req.writedata[57]                                                                                                                                                                                                                                                                                                                                                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.writedata[25]                                                                                                                                                                                                                                                                                                                                                                                ; 0.541             ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[29]                                                                                                                                                                                                                                                                                                                                                                     ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.address[29]                                                                                                                                                                                                                                                                                                                                                                                  ; 0.539             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8_sr_0_aunroll_x|sr_1_x_q[28]                                                                                                                                                                                                                                                                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|coalesced_delay_0_0_q[156]                                                                                                                                                                                                                                                                                                                                          ; 0.539             ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.address[20]                                                                                                                                                                                                                                                                                                                                                                     ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[20]                                                                                                                                                                                                                                                                                                                                                                                  ; 0.539             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_atax4_atax1|source_NO_SHIFT_REG[39]                                                                                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_ffwd_dest_p1024i32_x4925_atax0|thei_llvm_fpga_ffwd_dest_p1024i32_x4925_atax1|gen_stallable.data_reg[39]                                                                                                                                                                                                                                              ; 0.539             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_atax4_atax1|source_NO_SHIFT_REG[14]                                                                                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_ffwd_dest_p1024i32_x4925_atax0|thei_llvm_fpga_ffwd_dest_p1024i32_x4925_atax1|gen_stallable.data_reg[14]                                                                                                                                                                                                                                              ; 0.538             ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[8]                                                                                                                                                                                                                                                                                                                                                                      ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.address[8]                                                                                                                                                                                                                                                                                                                                                                                   ; 0.538             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_atax4_atax1|source_NO_SHIFT_REG[25]                                                                                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_ffwd_dest_p1024i32_x4925_atax0|thei_llvm_fpga_ffwd_dest_p1024i32_x4925_atax1|gen_stallable.data_reg[25]                                                                                                                                                                                                                                              ; 0.538             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8_sr_0_aunroll_x|sr_1_x_q[27]                                                                                                                                                                                                                                                                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|coalesced_delay_0_0_q[155]                                                                                                                                                                                                                                                                                                                                          ; 0.537             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|thebb_atax_B11_stall_region|theatax_B11_merge_reg_aunroll_x|atax_B11_merge_reg_data_reg_2_x_q[6]                                                                                                                                                                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|thebb_atax_B11_stall_region|thei_sfc_s_c0_in_for_body55_ataxs_c0_enter19220_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_ataxs_c0_enter19220_atax0_aunroll_x|redist3_sync_together106_aunroll_x_in_c0_eni7191_3_tpl_1_q[6]                                                                                                                                                               ; 0.537             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]                                                                                                                                                                                           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                        ; 0.537             ;
; atax_x_reg[29]                                                                                                                                                                                                                                                                                                                                                                                                                                              ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_atax4_atax1|source_NO_SHIFT_REG[29]                                                                                                                                                                                                                 ; 0.537             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|thebb_atax_B11_stall_region|thei_sfc_s_c0_in_for_body55_ataxs_c0_enter19220_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_ataxs_c0_enter19220_atax0_aunroll_x|redist4_sync_together106_aunroll_x_in_c0_eni7191_4_tpl_1_q[5]                                                                                                                                                  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|thebb_atax_B11_stall_region|thei_sfc_s_c0_in_for_body55_ataxs_c0_enter19220_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_ataxs_c0_enter19220_atax0_aunroll_x|redist19_i_llvm_fpga_pop_i32_add106_pop51_atax22_out_data_out_1_q[5]                                                                                                                                                        ; 0.537             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_sr_0_aunroll_x|sr_0_x_q[16]                                                                                                                                                                                                                                                                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|redist1_stall_entry_o4_1_0_q[16]                                                                                                                                                                                                                                                                                                                                    ; 0.537             ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[5].dp|pipe_r.req.writedata[43]                                                                                                                                                                                                                                                                                                                                                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.writedata[11]                                                                                                                                                                                                                                                                                                                                                                                ; 0.535             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8_sr_0_aunroll_x|sr_1_x_q[18]                                                                                                                                                                                                                                                                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|coalesced_delay_0_0_q[146]                                                                                                                                                                                                                                                                                                                                          ; 0.535             ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[28]                                                                                                                                                                                                                                                                                                                                                                     ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.address[28]                                                                                                                                                                                                                                                                                                                                                                                  ; 0.534             ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[3]                                                                                                                                                                                                                                                                                                                                                                    ; atax_avmm_0_rw_writedata[3]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 0.534             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_atax4_atax1|source_NO_SHIFT_REG[23]                                                                                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_ffwd_dest_p1024i32_x4925_atax0|thei_llvm_fpga_ffwd_dest_p1024i32_x4925_atax1|gen_stallable.data_reg[23]                                                                                                                                                                                                                                              ; 0.534             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|theatax_B9_merge_reg_aunroll_x|atax_B9_merge_reg_data_reg_6_x_q[0]                                                                                                                                                                                                                                                                                     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body41_ataxs_c0_enter16619_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body41_ataxs_c0_enter16619_atax0_aunroll_x|redist8_sync_together105_aunroll_x_in_c0_eni7_7_tpl_9|delays[0][0]                                                                                                                                                            ; 0.534             ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.byteenable[5]                                                                                                                                                                                                                                                                                                                                                                   ; atax_avmm_0_rw_byteenable[5]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 0.532             ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.byteenable[4]                                                                                                                                                                                                                                                                                                                                                                   ; atax_avmm_0_rw_byteenable[4]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 0.532             ;
; atax_tmp_reg[11]                                                                                                                                                                                                                                                                                                                                                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_atax6_atax7|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_atax6_atax1|source_NO_SHIFT_REG[11]                                                                                                                                                                                                                 ; 0.532             ;
; atax_tmp_reg[7]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_atax6_atax7|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_atax6_atax1|source_NO_SHIFT_REG[7]                                                                                                                                                                                                                  ; 0.532             ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[31]                                                                                                                                                                                                                                                                                                                                                                     ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.address[31]                                                                                                                                                                                                                                                                                                                                                                                  ; 0.532             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|thebb_atax_B11_stall_region|thei_sfc_s_c0_in_for_body55_ataxs_c0_enter19220_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_ataxs_c0_enter19220_atax0_aunroll_x|redist5_sync_together106_aunroll_x_in_c0_eni7191_5_tpl_2_delay_0[6]                                                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|thebb_atax_B11_stall_region|thei_sfc_s_c0_in_for_body55_ataxs_c0_enter19220_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_ataxs_c0_enter19220_atax0_aunroll_x|redist5_sync_together106_aunroll_x_in_c0_eni7191_5_tpl_2_q[6]                                                                                                                                                               ; 0.532             ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[18]                                                                                                                                                                                                                                                                                                                                                                   ; atax_avmm_0_rw_writedata[18]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 0.531             ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[40]                                                                                                                                                                                                                                                                                                                                                                     ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.address[40]                                                                                                                                                                                                                                                                                                                                                                                  ; 0.531             ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[5].dp|pipe_r.req.writedata[55]                                                                                                                                                                                                                                                                                                                                                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.writedata[23]                                                                                                                                                                                                                                                                                                                                                                                ; 0.531             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax2|thereaddata_reg_unnamed_atax7_atax0|readdata_reg_unnamed_atax7_atax0_data_reg_q[6]                                                                                                                                                                                                                              ; atax_inst|atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][10]                                                                                                                                                                                                                                                                                                                                                                ; 0.531             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8_sr_0_aunroll_x|sr_1_x_q[9]                                                                                                                                                                                                                                                                                                                                                        ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|coalesced_delay_0_0_q[137]                                                                                                                                                                                                                                                                                                                                          ; 0.531             ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[40]                                                                                                                                                                                                                                                                                                                                                                   ; atax_avmm_0_rw_writedata[40]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 0.531             ;
; atax_x_reg[49]                                                                                                                                                                                                                                                                                                                                                                                                                                              ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[114]                                                                                                                                                                                          ; 0.531             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body41_ataxs_c0_enter16619_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body41_ataxs_c0_exit177_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body41_ataxs_c0_exit177_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body41_ataxs_c0_exit177_atax0|ms.acl_mid_speed_fifo_inst|write_into_fifo_ESM1 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body41_ataxs_c0_enter16619_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body41_ataxs_c0_exit177_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body41_ataxs_c0_exit177_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body41_ataxs_c0_exit177_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached ; 0.529             ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[18]                                                                                                                                                                                                                                                                                                                                                                     ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.address[18]                                                                                                                                                                                                                                                                                                                                                                                  ; 0.529             ;
; atax_x_reg[44]                                                                                                                                                                                                                                                                                                                                                                                                                                              ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_atax4_atax1|source_NO_SHIFT_REG[44]                                                                                                                                                                                                                 ; 0.529             ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[60]                                                                                                                                                                                                                                                                                                                                                                     ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.address[60]                                                                                                                                                                                                                                                                                                                                                                                  ; 0.529             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax2|thereaddata_reg_unnamed_atax7_atax0|readdata_reg_unnamed_atax7_atax0_data_reg_q[18]                                                                                                                                                                                                                             ; atax_inst|atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][22]                                                                                                                                                                                                                                                                                                                                                                ; 0.529             ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[16]                                                                                                                                                                                                                                                                                                                                                                     ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.address[16]                                                                                                                                                                                                                                                                                                                                                                                  ; 0.528             ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[53]                                                                                                                                                                                                                                                                                                                                                                     ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.address[53]                                                                                                                                                                                                                                                                                                                                                                                  ; 0.528             ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[6]                                                                                                                                                                                                                                                                                                                                                                      ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.address[6]                                                                                                                                                                                                                                                                                                                                                                                   ; 0.528             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8_sr_0_aunroll_x|sr_1_x_q[24]                                                                                                                                                                                                                                                                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|coalesced_delay_0_0_q[152]                                                                                                                                                                                                                                                                                                                                          ; 0.528             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body41_ataxs_c0_enter16619_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body41_ataxs_c0_enter16619_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax14_atax19|readdata_reg_unnamed_atax14_atax6_readdata_reg_unnamed_atax14_atax6_data_reg_x_q[12]                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body41_ataxs_c0_enter16619_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body41_ataxs_c0_enter16619_atax0_aunroll_x|i_mul_atax20_im8_cma_DSP0~reg0                                                                                                                                                                                                ; 0.527             ;
; atax_x_reg[15]                                                                                                                                                                                                                                                                                                                                                                                                                                              ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_atax4_atax1|source_NO_SHIFT_REG[15]                                                                                                                                                                                                                 ; 0.527             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8_sr_0_aunroll_x|sr_0_x_q[3]                                                                                                                                                                                                                                                                                                                                                        ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|coalesced_delay_0_0_q[3]                                                                                                                                                                                                                                                                                                                                            ; 0.527             ;
; atax_x_reg[13]                                                                                                                                                                                                                                                                                                                                                                                                                                              ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_atax4_atax1|source_NO_SHIFT_REG[13]                                                                                                                                                                                                                 ; 0.527             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_branch|c0_exe3180_reg_q[17]                                                                                                                                                                                                                                                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|coalesced_delay_0_0_q[145]                                                                                                                                                                                                                                                                                                                                          ; 0.527             ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[5].dp|pipe_r.req.writedata[34]                                                                                                                                                                                                                                                                                                                                                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.writedata[2]                                                                                                                                                                                                                                                                                                                                                                                 ; 0.527             ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[5].dp|pipe_r.req.writedata[48]                                                                                                                                                                                                                                                                                                                                                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.writedata[16]                                                                                                                                                                                                                                                                                                                                                                                ; 0.527             ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[38]                                                                                                                                                                                                                                                                                                                                                                     ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.address[38]                                                                                                                                                                                                                                                                                                                                                                                  ; 0.527             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going64_atax2_sr|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                                     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going64_atax2_sr|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                                                  ; 0.527             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][11]                                                                                                                                                                                                                                                                                                                                                   ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a7~reg0                                                                                                                                                                                                                        ; 0.527             ;
; atax_y_reg[49]                                                                                                                                                                                                                                                                                                                                                                                                                                              ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_atax5_atax6|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_atax5_atax1|source_NO_SHIFT_REG[49]                                                                                                                                                                                                                 ; 0.525             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_atax4_atax1|source_NO_SHIFT_REG[30]                                                                                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_ffwd_dest_p1024i32_x4925_atax0|thei_llvm_fpga_ffwd_dest_p1024i32_x4925_atax1|gen_stallable.data_reg[30]                                                                                                                                                                                                                                              ; 0.525             ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.writedata[11]                                                                                                                                                                                                                                                                                                                                                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[43]                                                                                                                                                                                                                                                                                                                                                                                ; 0.525             ;
; atax_tmp_reg[49]                                                                                                                                                                                                                                                                                                                                                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_atax6_atax7|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_atax6_atax1|source_NO_SHIFT_REG[49]                                                                                                                                                                                                                 ; 0.525             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax2|thereaddata_reg_unnamed_atax7_atax0|readdata_reg_unnamed_atax7_atax0_data_reg_q[0]                                                                                                                                                                                                                              ; atax_inst|atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][4]                                                                                                                                                                                                                                                                                                                                                                 ; 0.525             ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[33]                                                                                                                                                                                                                                                                                                                                                                     ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.address[33]                                                                                                                                                                                                                                                                                                                                                                                  ; 0.525             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_branch|c0_exe6183_reg_q[4]                                                                                                                                                                                                                                                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8_sr_0_aunroll_x|sr_3_x_q[4]                                                                                                                                                                                                                                                                                                                                                                     ; 0.525             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9_sr_1_aunroll_x|sr_4_x_q[15]                                                                                                                                                                                                                                                                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|theatax_B9_merge_reg_aunroll_x|atax_B9_merge_reg_data_reg_4_x_q[15]                                                                                                                                                                                                                                                                                                 ; 0.525             ;
; atax_y_reg[38]                                                                                                                                                                                                                                                                                                                                                                                                                                              ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_atax5_atax6|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_atax5_atax1|source_NO_SHIFT_REG[38]                                                                                                                                                                                                                 ; 0.524             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|theredist4_atax_B13_merge_reg_aunroll_x_out_data_out_0_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]                                                                                                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|theredist4_atax_B13_merge_reg_aunroll_x_out_data_out_0_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                   ; 0.524             ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[50]                                                                                                                                                                                                                                                                                                                                                                     ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.address[50]                                                                                                                                                                                                                                                                                                                                                                                  ; 0.524             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|theredist4_atax_B13_merge_reg_aunroll_x_out_data_out_0_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[0]                                                                                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|theredist4_atax_B13_merge_reg_aunroll_x_out_data_out_0_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[1]                                                                                                                                                                                                              ; 0.524             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11_sr_1_aunroll_x|sr_4_x_q[2]                                                                                                                                                                                                                                                                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|thebb_atax_B11_stall_region|theatax_B11_merge_reg_aunroll_x|atax_B11_merge_reg_data_reg_4_x_q[2]                                                                                                                                                                                                                                                                                              ; 0.524             ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[4].dp|pipe_r.req.writedata[54]                                                                                                                                                                                                                                                                                                                                                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.writedata[22]                                                                                                                                                                                                                                                                                                                                                                                ; 0.524             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|theatax_B13_merge_reg_aunroll_x|atax_B13_merge_reg_data_reg_0_x_q[0]                                                                                                                                                                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|theredist4_atax_B13_merge_reg_aunroll_x_out_data_out_0_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a0~reg0                                                                                                                                                                     ; 0.524             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|pipe_cmd[2][1][37]                                                                                                                                                                                                                                                                                                                                                   ; atax_inst|atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|MLAB.hld_ram_lower_mlab_simple_dual_port_inst|rdaddress[1]                                                                                                                                                                                                                                                                              ; 0.524             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|theredist4_atax_B13_merge_reg_aunroll_x_out_data_out_0_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|theredist4_atax_B13_merge_reg_aunroll_x_out_data_out_0_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]                                                                                                                                                                                     ; 0.524             ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[51]                                                                                                                                                                                                                                                                                                                                                                     ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.address[51]                                                                                                                                                                                                                                                                                                                                                                                  ; 0.522             ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[5].dp|pipe_r.req.writedata[39]                                                                                                                                                                                                                                                                                                                                                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.writedata[39]                                                                                                                                                                                                                                                                                                                                                                                ; 0.522             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax2|thereaddata_reg_unnamed_atax7_atax0|readdata_reg_unnamed_atax7_atax0_data_reg_q[11]                                                                                                                                                                                                                             ; atax_inst|atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][15]                                                                                                                                                                                                                                                                                                                                                                ; 0.522             ;
; atax_y_reg[37]                                                                                                                                                                                                                                                                                                                                                                                                                                              ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_atax5_atax6|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_atax5_atax1|source_NO_SHIFT_REG[37]                                                                                                                                                                                                                 ; 0.522             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


