{
  "module_name": "hdmi4_core.h",
  "hash_id": "73eb71fcd863378dd35d903cd4b0ea194a8eb87a540c79b47f391245e30321be",
  "original_prompt": "Ingested from linux-6.6.14/drivers/video/fbdev/omap2/omapfb/dss/hdmi4_core.h",
  "human_readable_source": " \n \n\n#ifndef _HDMI4_CORE_H_\n#define _HDMI4_CORE_H_\n\n#include \"hdmi.h\"\n\n \n\n#define HDMI_CORE_SYS_VND_IDL\t\t\t0x0\n#define HDMI_CORE_SYS_DEV_IDL\t\t\t0x8\n#define HDMI_CORE_SYS_DEV_IDH\t\t\t0xC\n#define HDMI_CORE_SYS_DEV_REV\t\t\t0x10\n#define HDMI_CORE_SYS_SRST\t\t\t0x14\n#define HDMI_CORE_SYS_SYS_CTRL1\t\t\t0x20\n#define HDMI_CORE_SYS_SYS_STAT\t\t\t0x24\n#define HDMI_CORE_SYS_SYS_CTRL3\t\t\t0x28\n#define HDMI_CORE_SYS_DCTL\t\t\t0x34\n#define HDMI_CORE_SYS_DE_DLY\t\t\t0xC8\n#define HDMI_CORE_SYS_DE_CTRL\t\t\t0xCC\n#define HDMI_CORE_SYS_DE_TOP\t\t\t0xD0\n#define HDMI_CORE_SYS_DE_CNTL\t\t\t0xD8\n#define HDMI_CORE_SYS_DE_CNTH\t\t\t0xDC\n#define HDMI_CORE_SYS_DE_LINL\t\t\t0xE0\n#define HDMI_CORE_SYS_DE_LINH_1\t\t\t0xE4\n#define HDMI_CORE_SYS_HRES_L\t\t\t0xE8\n#define HDMI_CORE_SYS_HRES_H\t\t\t0xEC\n#define HDMI_CORE_SYS_VRES_L\t\t\t0xF0\n#define HDMI_CORE_SYS_VRES_H\t\t\t0xF4\n#define HDMI_CORE_SYS_IADJUST\t\t\t0xF8\n#define HDMI_CORE_SYS_POLDETECT\t\t\t0xFC\n#define HDMI_CORE_SYS_HWIDTH1\t\t\t0x110\n#define HDMI_CORE_SYS_HWIDTH2\t\t\t0x114\n#define HDMI_CORE_SYS_VWIDTH\t\t\t0x11C\n#define HDMI_CORE_SYS_VID_CTRL\t\t\t0x120\n#define HDMI_CORE_SYS_VID_ACEN\t\t\t0x124\n#define HDMI_CORE_SYS_VID_MODE\t\t\t0x128\n#define HDMI_CORE_SYS_VID_BLANK1\t\t0x12C\n#define HDMI_CORE_SYS_VID_BLANK2\t\t0x130\n#define HDMI_CORE_SYS_VID_BLANK3\t\t0x134\n#define HDMI_CORE_SYS_DC_HEADER\t\t\t0x138\n#define HDMI_CORE_SYS_VID_DITHER\t\t0x13C\n#define HDMI_CORE_SYS_RGB2XVYCC_CT\t\t0x140\n#define HDMI_CORE_SYS_R2Y_COEFF_LOW\t\t0x144\n#define HDMI_CORE_SYS_R2Y_COEFF_UP\t\t0x148\n#define HDMI_CORE_SYS_G2Y_COEFF_LOW\t\t0x14C\n#define HDMI_CORE_SYS_G2Y_COEFF_UP\t\t0x150\n#define HDMI_CORE_SYS_B2Y_COEFF_LOW\t\t0x154\n#define HDMI_CORE_SYS_B2Y_COEFF_UP\t\t0x158\n#define HDMI_CORE_SYS_R2CB_COEFF_LOW\t\t0x15C\n#define HDMI_CORE_SYS_R2CB_COEFF_UP\t\t0x160\n#define HDMI_CORE_SYS_G2CB_COEFF_LOW\t\t0x164\n#define HDMI_CORE_SYS_G2CB_COEFF_UP\t\t0x168\n#define HDMI_CORE_SYS_B2CB_COEFF_LOW\t\t0x16C\n#define HDMI_CORE_SYS_B2CB_COEFF_UP\t\t0x170\n#define HDMI_CORE_SYS_R2CR_COEFF_LOW\t\t0x174\n#define HDMI_CORE_SYS_R2CR_COEFF_UP\t\t0x178\n#define HDMI_CORE_SYS_G2CR_COEFF_LOW\t\t0x17C\n#define HDMI_CORE_SYS_G2CR_COEFF_UP\t\t0x180\n#define HDMI_CORE_SYS_B2CR_COEFF_LOW\t\t0x184\n#define HDMI_CORE_SYS_B2CR_COEFF_UP\t\t0x188\n#define HDMI_CORE_SYS_RGB_OFFSET_LOW\t\t0x18C\n#define HDMI_CORE_SYS_RGB_OFFSET_UP\t\t0x190\n#define HDMI_CORE_SYS_Y_OFFSET_LOW\t\t0x194\n#define HDMI_CORE_SYS_Y_OFFSET_UP\t\t0x198\n#define HDMI_CORE_SYS_CBCR_OFFSET_LOW\t\t0x19C\n#define HDMI_CORE_SYS_CBCR_OFFSET_UP\t\t0x1A0\n#define HDMI_CORE_SYS_INTR_STATE\t\t0x1C0\n#define HDMI_CORE_SYS_INTR1\t\t\t0x1C4\n#define HDMI_CORE_SYS_INTR2\t\t\t0x1C8\n#define HDMI_CORE_SYS_INTR3\t\t\t0x1CC\n#define HDMI_CORE_SYS_INTR4\t\t\t0x1D0\n#define HDMI_CORE_SYS_INTR_UNMASK1\t\t0x1D4\n#define HDMI_CORE_SYS_INTR_UNMASK2\t\t0x1D8\n#define HDMI_CORE_SYS_INTR_UNMASK3\t\t0x1DC\n#define HDMI_CORE_SYS_INTR_UNMASK4\t\t0x1E0\n#define HDMI_CORE_SYS_INTR_CTRL\t\t\t0x1E4\n#define HDMI_CORE_SYS_TMDS_CTRL\t\t\t0x208\n\n \n#define HDMI_CORE_SYS_SYS_CTRL1_VEN_FOLLOWVSYNC\t0x1\n#define HDMI_CORE_SYS_SYS_CTRL1_HEN_FOLLOWHSYNC\t0x1\n#define HDMI_CORE_SYS_SYS_CTRL1_BSEL_24BITBUS\t0x1\n#define HDMI_CORE_SYS_SYS_CTRL1_EDGE_RISINGEDGE\t0x1\n\n \n#define HDMI_CORE_DDC_ADDR\t\t\t0x3B4\n#define HDMI_CORE_DDC_SEGM\t\t\t0x3B8\n#define HDMI_CORE_DDC_OFFSET\t\t\t0x3BC\n#define HDMI_CORE_DDC_COUNT1\t\t\t0x3C0\n#define HDMI_CORE_DDC_COUNT2\t\t\t0x3C4\n#define HDMI_CORE_DDC_STATUS\t\t\t0x3C8\n#define HDMI_CORE_DDC_CMD\t\t\t0x3CC\n#define HDMI_CORE_DDC_DATA\t\t\t0x3D0\n\n \n\n#define HDMI_CORE_AV_ACR_CTRL\t\t\t0x4\n#define HDMI_CORE_AV_FREQ_SVAL\t\t\t0x8\n#define HDMI_CORE_AV_N_SVAL1\t\t\t0xC\n#define HDMI_CORE_AV_N_SVAL2\t\t\t0x10\n#define HDMI_CORE_AV_N_SVAL3\t\t\t0x14\n#define HDMI_CORE_AV_CTS_SVAL1\t\t\t0x18\n#define HDMI_CORE_AV_CTS_SVAL2\t\t\t0x1C\n#define HDMI_CORE_AV_CTS_SVAL3\t\t\t0x20\n#define HDMI_CORE_AV_CTS_HVAL1\t\t\t0x24\n#define HDMI_CORE_AV_CTS_HVAL2\t\t\t0x28\n#define HDMI_CORE_AV_CTS_HVAL3\t\t\t0x2C\n#define HDMI_CORE_AV_AUD_MODE\t\t\t0x50\n#define HDMI_CORE_AV_SPDIF_CTRL\t\t\t0x54\n#define HDMI_CORE_AV_HW_SPDIF_FS\t\t0x60\n#define HDMI_CORE_AV_SWAP_I2S\t\t\t0x64\n#define HDMI_CORE_AV_SPDIF_ERTH\t\t\t0x6C\n#define HDMI_CORE_AV_I2S_IN_MAP\t\t\t0x70\n#define HDMI_CORE_AV_I2S_IN_CTRL\t\t0x74\n#define HDMI_CORE_AV_I2S_CHST0\t\t\t0x78\n#define HDMI_CORE_AV_I2S_CHST1\t\t\t0x7C\n#define HDMI_CORE_AV_I2S_CHST2\t\t\t0x80\n#define HDMI_CORE_AV_I2S_CHST4\t\t\t0x84\n#define HDMI_CORE_AV_I2S_CHST5\t\t\t0x88\n#define HDMI_CORE_AV_ASRC\t\t\t0x8C\n#define HDMI_CORE_AV_I2S_IN_LEN\t\t\t0x90\n#define HDMI_CORE_AV_HDMI_CTRL\t\t\t0xBC\n#define HDMI_CORE_AV_AUDO_TXSTAT\t\t0xC0\n#define HDMI_CORE_AV_AUD_PAR_BUSCLK_1\t\t0xCC\n#define HDMI_CORE_AV_AUD_PAR_BUSCLK_2\t\t0xD0\n#define HDMI_CORE_AV_AUD_PAR_BUSCLK_3\t\t0xD4\n#define HDMI_CORE_AV_TEST_TXCTRL\t\t0xF0\n#define HDMI_CORE_AV_DPD\t\t\t0xF4\n#define HDMI_CORE_AV_PB_CTRL1\t\t\t0xF8\n#define HDMI_CORE_AV_PB_CTRL2\t\t\t0xFC\n#define HDMI_CORE_AV_AVI_BASE\t\t\t0x100\n#define HDMI_CORE_AV_AVI_TYPE\t\t\t0x100\n#define HDMI_CORE_AV_AVI_VERS\t\t\t0x104\n#define HDMI_CORE_AV_AVI_LEN\t\t\t0x108\n#define HDMI_CORE_AV_AVI_CHSUM\t\t\t0x10C\n#define HDMI_CORE_AV_AVI_DBYTE(n)\t\t(n * 4 + 0x110)\n#define HDMI_CORE_AV_SPD_TYPE\t\t\t0x180\n#define HDMI_CORE_AV_SPD_VERS\t\t\t0x184\n#define HDMI_CORE_AV_SPD_LEN\t\t\t0x188\n#define HDMI_CORE_AV_SPD_CHSUM\t\t\t0x18C\n#define HDMI_CORE_AV_SPD_DBYTE(n)\t\t(n * 4 + 0x190)\n#define HDMI_CORE_AV_AUDIO_TYPE\t\t\t0x200\n#define HDMI_CORE_AV_AUDIO_VERS\t\t\t0x204\n#define HDMI_CORE_AV_AUDIO_LEN\t\t\t0x208\n#define HDMI_CORE_AV_AUDIO_CHSUM\t\t0x20C\n#define HDMI_CORE_AV_AUD_DBYTE(n)\t\t(n * 4 + 0x210)\n#define HDMI_CORE_AV_MPEG_TYPE\t\t\t0x280\n#define HDMI_CORE_AV_MPEG_VERS\t\t\t0x284\n#define HDMI_CORE_AV_MPEG_LEN\t\t\t0x288\n#define HDMI_CORE_AV_MPEG_CHSUM\t\t\t0x28C\n#define HDMI_CORE_AV_MPEG_DBYTE(n)\t\t(n * 4 + 0x290)\n#define HDMI_CORE_AV_GEN_DBYTE(n)\t\t(n * 4 + 0x300)\n#define HDMI_CORE_AV_CP_BYTE1\t\t\t0x37C\n#define HDMI_CORE_AV_GEN2_DBYTE(n)\t\t(n * 4 + 0x380)\n#define HDMI_CORE_AV_CEC_ADDR_ID\t\t0x3FC\n\n#define HDMI_CORE_AV_SPD_DBYTE_ELSIZE\t\t0x4\n#define HDMI_CORE_AV_GEN2_DBYTE_ELSIZE\t\t0x4\n#define HDMI_CORE_AV_MPEG_DBYTE_ELSIZE\t\t0x4\n#define HDMI_CORE_AV_GEN_DBYTE_ELSIZE\t\t0x4\n\n#define HDMI_CORE_AV_AVI_DBYTE_NELEMS\t\t15\n#define HDMI_CORE_AV_SPD_DBYTE_NELEMS\t\t27\n#define HDMI_CORE_AV_AUD_DBYTE_NELEMS\t\t10\n#define HDMI_CORE_AV_MPEG_DBYTE_NELEMS\t\t27\n#define HDMI_CORE_AV_GEN_DBYTE_NELEMS\t\t31\n#define HDMI_CORE_AV_GEN2_DBYTE_NELEMS\t\t31\n\nenum hdmi_core_inputbus_width {\n\tHDMI_INPUT_8BIT = 0,\n\tHDMI_INPUT_10BIT = 1,\n\tHDMI_INPUT_12BIT = 2\n};\n\nenum hdmi_core_dither_trunc {\n\tHDMI_OUTPUTTRUNCATION_8BIT = 0,\n\tHDMI_OUTPUTTRUNCATION_10BIT = 1,\n\tHDMI_OUTPUTTRUNCATION_12BIT = 2,\n\tHDMI_OUTPUTDITHER_8BIT = 3,\n\tHDMI_OUTPUTDITHER_10BIT = 4,\n\tHDMI_OUTPUTDITHER_12BIT = 5\n};\n\nenum hdmi_core_deepcolor_ed {\n\tHDMI_DEEPCOLORPACKECTDISABLE = 0,\n\tHDMI_DEEPCOLORPACKECTENABLE = 1\n};\n\nenum hdmi_core_packet_mode {\n\tHDMI_PACKETMODERESERVEDVALUE = 0,\n\tHDMI_PACKETMODE24BITPERPIXEL = 4,\n\tHDMI_PACKETMODE30BITPERPIXEL = 5,\n\tHDMI_PACKETMODE36BITPERPIXEL = 6,\n\tHDMI_PACKETMODE48BITPERPIXEL = 7\n};\n\nenum hdmi_core_tclkselclkmult {\n\tHDMI_FPLL05IDCK = 0,\n\tHDMI_FPLL10IDCK = 1,\n\tHDMI_FPLL20IDCK = 2,\n\tHDMI_FPLL40IDCK = 3\n};\n\nenum hdmi_core_packet_ctrl {\n\tHDMI_PACKETENABLE = 1,\n\tHDMI_PACKETDISABLE = 0,\n\tHDMI_PACKETREPEATON = 1,\n\tHDMI_PACKETREPEATOFF = 0\n};\n\nenum hdmi_audio_i2s_config {\n\tHDMI_AUDIO_I2S_MSB_SHIFTED_FIRST = 0,\n\tHDMI_AUDIO_I2S_LSB_SHIFTED_FIRST = 1,\n\tHDMI_AUDIO_I2S_SCK_EDGE_FALLING = 0,\n\tHDMI_AUDIO_I2S_SCK_EDGE_RISING = 1,\n\tHDMI_AUDIO_I2S_VBIT_FOR_PCM = 0,\n\tHDMI_AUDIO_I2S_VBIT_FOR_COMPRESSED = 1,\n\tHDMI_AUDIO_I2S_FIRST_BIT_SHIFT = 0,\n\tHDMI_AUDIO_I2S_FIRST_BIT_NO_SHIFT = 1,\n\tHDMI_AUDIO_I2S_SD0_EN = 1,\n\tHDMI_AUDIO_I2S_SD1_EN = 1 << 1,\n\tHDMI_AUDIO_I2S_SD2_EN = 1 << 2,\n\tHDMI_AUDIO_I2S_SD3_EN = 1 << 3,\n};\n\nstruct hdmi_core_video_config {\n\tenum hdmi_core_inputbus_width\tip_bus_width;\n\tenum hdmi_core_dither_trunc\top_dither_truc;\n\tenum hdmi_core_deepcolor_ed\tdeep_color_pkt;\n\tenum hdmi_core_packet_mode\tpkt_mode;\n\tenum hdmi_core_hdmi_dvi\t\thdmi_dvi;\n\tenum hdmi_core_tclkselclkmult\ttclk_sel_clkmult;\n};\n\nstruct hdmi_core_packet_enable_repeat {\n\tu32\taudio_pkt;\n\tu32\taudio_pkt_repeat;\n\tu32\tavi_infoframe;\n\tu32\tavi_infoframe_repeat;\n\tu32\tgen_cntrl_pkt;\n\tu32\tgen_cntrl_pkt_repeat;\n\tu32\tgeneric_pkt;\n\tu32\tgeneric_pkt_repeat;\n};\n\nint hdmi4_read_edid(struct hdmi_core_data *core, u8 *edid, int len);\nvoid hdmi4_configure(struct hdmi_core_data *core, struct hdmi_wp_data *wp,\n\t\tstruct hdmi_config *cfg);\nvoid hdmi4_core_dump(struct hdmi_core_data *core, struct seq_file *s);\nint hdmi4_core_init(struct platform_device *pdev, struct hdmi_core_data *core);\n\nint hdmi4_audio_start(struct hdmi_core_data *core, struct hdmi_wp_data *wp);\nvoid hdmi4_audio_stop(struct hdmi_core_data *core, struct hdmi_wp_data *wp);\nint hdmi4_audio_config(struct hdmi_core_data *core, struct hdmi_wp_data *wp,\n\t\tstruct omap_dss_audio *audio, u32 pclk);\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}