// Seed: 1559913473
module module_0 ();
  wire id_1, id_2, id_3, id_4, id_5;
  assign id_1 = id_2;
  assign module_1.id_4 = 0;
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_4 = id_4;
  wire id_5;
  assign id_1 = 1 * id_4;
  module_0 modCall_1 ();
  initial id_4 <= (1);
endmodule
module module_2 (
    output tri id_0,
    input uwire id_1,
    output uwire id_2,
    output tri1 id_3#(
        .id_11(1),
        .id_12(1)
    ),
    input tri1 id_4,
    input tri1 id_5,
    input wor id_6,
    output supply0 id_7,
    output tri id_8,
    input tri id_9
);
  wire id_13;
  wire id_14;
  wire id_15;
  assign id_3 = -1;
  wire id_16;
  module_0 modCall_1 ();
  assign id_12 = !1;
  assign id_3  = -1;
endmodule
